
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014ae8  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a9a0  08014d88  08014d88  00024d88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f728  0801f728  00050800  2**0
                  CONTENTS
  4 .ARM          00000008  0801f728  0801f728  0002f728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f730  0801f730  00050800  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f730  0801f730  0002f730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f734  0801f734  0002f734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005e0  24000000  0801f738  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d160  240005e0  0801fd18  000305e0  2**5
                  ALLOC
 10 ._user_heap_stack 00000640  2400d740  0801fd18  0003d740  2**0
                  ALLOC
 11 .dtcm         00010800  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  00050800  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0005082e  2**0
                  CONTENTS, READONLY
 14 .debug_line   00048e8e  00000000  00000000  00050871  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line_str 00000081  00000000  00000000  000996ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_info   00044f09  00000000  00000000  00099780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 000083ea  00000000  00000000  000de689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00001c70  00000000  00000000  000e6a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00189ee8  00000000  00000000  000e86e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 0001f305  00000000  00000000  002725d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 00003416  00000000  00000000  002918d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  0000a624  00000000  00000000  00294ceb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_frame  000072f0  00000000  00000000  0029f310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240005e0 	.word	0x240005e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08014d70 	.word	0x08014d70

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240005e4 	.word	0x240005e4
 80002dc:	08014d70 	.word	0x08014d70

080002e0 <arm_bitreversal_32>:
	ENDP

#else

arm_bitreversal_32 PROC
	ADDS     r3,r1,#1
 80002e0:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 80002e2:	2b01      	cmp	r3, #1
	IT       LS
 80002e4:	bf98      	it	ls
	BXLS     lr
 80002e6:	4770      	bxls	lr
	PUSH     {r4-r9}
 80002e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 80002ec:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 80002ee:	089b      	lsrs	r3, r3, #2

080002f0 <arm_bitreversal_32_0>:
arm_bitreversal_32_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 80002f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 80002f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 80002f8:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 80002fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8
 80002fe:	4480      	add	r8, r0
	ADD      r9,r0,r9
 8000300:	4481      	add	r9, r0
	ADD      r2,r0,r2
 8000302:	4402      	add	r2, r0
	ADD      r12,r0,r12
 8000304:	4484      	add	ip, r0
	LDR      r7,[r9,#0]
 8000306:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800030a:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 800030e:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000310:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000314:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 8000318:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800031c:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000320:	6014      	str	r4, [r2, #0]
	LDR      r7,[r9,#4]
 8000322:	f8d9 7004 	ldr.w	r7, [r9, #4]
	LDR      r6,[r8,#4]
 8000326:	f8d8 6004 	ldr.w	r6, [r8, #4]
	LDR      r5,[r2,#4]
 800032a:	6855      	ldr	r5, [r2, #4]
	LDR      r4,[r12,#4]
 800032c:	f8dc 4004 	ldr.w	r4, [ip, #4]
	STR      r6,[r9,#4]
 8000330:	f8c9 6004 	str.w	r6, [r9, #4]
	STR      r7,[r8,#4]
 8000334:	f8c8 7004 	str.w	r7, [r8, #4]
	STR      r5,[r12,#4]
 8000338:	f8cc 5004 	str.w	r5, [ip, #4]
	STR      r4,[r2,#4]
 800033c:	6054      	str	r4, [r2, #4]
	ADDS     r1,r1,#8
 800033e:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000340:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_32_0
 8000342:	d1d5      	bne.n	80002f0 <arm_bitreversal_32_0>
	POP      {r4-r9}
 8000344:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 8000348:	4770      	bx	lr

0800034a <arm_bitreversal_16>:
	ENDP

arm_bitreversal_16 PROC
	ADDS     r3,r1,#1
 800034a:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 800034c:	2b01      	cmp	r3, #1
	IT       LS
 800034e:	bf98      	it	ls
	BXLS     lr
 8000350:	4770      	bxls	lr
	PUSH     {r4-r9}
 8000352:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 8000356:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 8000358:	089b      	lsrs	r3, r3, #2

0800035a <arm_bitreversal_16_0>:
arm_bitreversal_16_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 800035a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 800035e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 8000362:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 8000364:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8,LSR #1
 8000368:	eb00 0858 	add.w	r8, r0, r8, lsr #1
	ADD      r9,r0,r9,LSR #1
 800036c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
	ADD      r2,r0,r2,LSR #1
 8000370:	eb00 0252 	add.w	r2, r0, r2, lsr #1
	ADD      r12,r0,r12,LSR #1
 8000374:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
	LDR      r7,[r9,#0]
 8000378:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800037c:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 8000380:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000382:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000386:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 800038a:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800038e:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000392:	6014      	str	r4, [r2, #0]
	ADDS     r1,r1,#8
 8000394:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000396:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_16_0
 8000398:	d1df      	bne.n	800035a <arm_bitreversal_16_0>
	POP      {r4-r9}
 800039a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 800039e:	4770      	bx	lr

080003a0 <memchr>:
 80003a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003a4:	2a10      	cmp	r2, #16
 80003a6:	db2b      	blt.n	8000400 <memchr+0x60>
 80003a8:	f010 0f07 	tst.w	r0, #7
 80003ac:	d008      	beq.n	80003c0 <memchr+0x20>
 80003ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003b2:	3a01      	subs	r2, #1
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d02d      	beq.n	8000414 <memchr+0x74>
 80003b8:	f010 0f07 	tst.w	r0, #7
 80003bc:	b342      	cbz	r2, 8000410 <memchr+0x70>
 80003be:	d1f6      	bne.n	80003ae <memchr+0xe>
 80003c0:	b4f0      	push	{r4, r5, r6, r7}
 80003c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80003c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80003ca:	f022 0407 	bic.w	r4, r2, #7
 80003ce:	f07f 0700 	mvns.w	r7, #0
 80003d2:	2300      	movs	r3, #0
 80003d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80003d8:	3c08      	subs	r4, #8
 80003da:	ea85 0501 	eor.w	r5, r5, r1
 80003de:	ea86 0601 	eor.w	r6, r6, r1
 80003e2:	fa85 f547 	uadd8	r5, r5, r7
 80003e6:	faa3 f587 	sel	r5, r3, r7
 80003ea:	fa86 f647 	uadd8	r6, r6, r7
 80003ee:	faa5 f687 	sel	r6, r5, r7
 80003f2:	b98e      	cbnz	r6, 8000418 <memchr+0x78>
 80003f4:	d1ee      	bne.n	80003d4 <memchr+0x34>
 80003f6:	bcf0      	pop	{r4, r5, r6, r7}
 80003f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003fc:	f002 0207 	and.w	r2, r2, #7
 8000400:	b132      	cbz	r2, 8000410 <memchr+0x70>
 8000402:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000406:	3a01      	subs	r2, #1
 8000408:	ea83 0301 	eor.w	r3, r3, r1
 800040c:	b113      	cbz	r3, 8000414 <memchr+0x74>
 800040e:	d1f8      	bne.n	8000402 <memchr+0x62>
 8000410:	2000      	movs	r0, #0
 8000412:	4770      	bx	lr
 8000414:	3801      	subs	r0, #1
 8000416:	4770      	bx	lr
 8000418:	2d00      	cmp	r5, #0
 800041a:	bf06      	itte	eq
 800041c:	4635      	moveq	r5, r6
 800041e:	3803      	subeq	r0, #3
 8000420:	3807      	subne	r0, #7
 8000422:	f015 0f01 	tst.w	r5, #1
 8000426:	d107      	bne.n	8000438 <memchr+0x98>
 8000428:	3001      	adds	r0, #1
 800042a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800042e:	bf02      	ittt	eq
 8000430:	3001      	addeq	r0, #1
 8000432:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000436:	3001      	addeq	r0, #1
 8000438:	bcf0      	pop	{r4, r5, r6, r7}
 800043a:	3801      	subs	r0, #1
 800043c:	4770      	bx	lr
 800043e:	bf00      	nop

08000440 <strlen>:
 8000440:	4603      	mov	r3, r0
 8000442:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000446:	2a00      	cmp	r2, #0
 8000448:	d1fb      	bne.n	8000442 <strlen+0x2>
 800044a:	1a18      	subs	r0, r3, r0
 800044c:	3801      	subs	r0, #1
 800044e:	4770      	bx	lr

08000450 <__aeabi_uldivmod>:
 8000450:	b953      	cbnz	r3, 8000468 <__aeabi_uldivmod+0x18>
 8000452:	b94a      	cbnz	r2, 8000468 <__aeabi_uldivmod+0x18>
 8000454:	2900      	cmp	r1, #0
 8000456:	bf08      	it	eq
 8000458:	2800      	cmpeq	r0, #0
 800045a:	bf1c      	itt	ne
 800045c:	f04f 31ff 	movne.w	r1, #4294967295
 8000460:	f04f 30ff 	movne.w	r0, #4294967295
 8000464:	f000 b970 	b.w	8000748 <__aeabi_idiv0>
 8000468:	f1ad 0c08 	sub.w	ip, sp, #8
 800046c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000470:	f000 f806 	bl	8000480 <__udivmoddi4>
 8000474:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800047c:	b004      	add	sp, #16
 800047e:	4770      	bx	lr

08000480 <__udivmoddi4>:
 8000480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000484:	9e08      	ldr	r6, [sp, #32]
 8000486:	460d      	mov	r5, r1
 8000488:	4604      	mov	r4, r0
 800048a:	460f      	mov	r7, r1
 800048c:	2b00      	cmp	r3, #0
 800048e:	d14a      	bne.n	8000526 <__udivmoddi4+0xa6>
 8000490:	428a      	cmp	r2, r1
 8000492:	4694      	mov	ip, r2
 8000494:	d965      	bls.n	8000562 <__udivmoddi4+0xe2>
 8000496:	fab2 f382 	clz	r3, r2
 800049a:	b143      	cbz	r3, 80004ae <__udivmoddi4+0x2e>
 800049c:	fa02 fc03 	lsl.w	ip, r2, r3
 80004a0:	f1c3 0220 	rsb	r2, r3, #32
 80004a4:	409f      	lsls	r7, r3
 80004a6:	fa20 f202 	lsr.w	r2, r0, r2
 80004aa:	4317      	orrs	r7, r2
 80004ac:	409c      	lsls	r4, r3
 80004ae:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80004b2:	fa1f f58c 	uxth.w	r5, ip
 80004b6:	fbb7 f1fe 	udiv	r1, r7, lr
 80004ba:	0c22      	lsrs	r2, r4, #16
 80004bc:	fb0e 7711 	mls	r7, lr, r1, r7
 80004c0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80004c4:	fb01 f005 	mul.w	r0, r1, r5
 80004c8:	4290      	cmp	r0, r2
 80004ca:	d90a      	bls.n	80004e2 <__udivmoddi4+0x62>
 80004cc:	eb1c 0202 	adds.w	r2, ip, r2
 80004d0:	f101 37ff 	add.w	r7, r1, #4294967295
 80004d4:	f080 811c 	bcs.w	8000710 <__udivmoddi4+0x290>
 80004d8:	4290      	cmp	r0, r2
 80004da:	f240 8119 	bls.w	8000710 <__udivmoddi4+0x290>
 80004de:	3902      	subs	r1, #2
 80004e0:	4462      	add	r2, ip
 80004e2:	1a12      	subs	r2, r2, r0
 80004e4:	b2a4      	uxth	r4, r4
 80004e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80004ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80004ee:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80004f2:	fb00 f505 	mul.w	r5, r0, r5
 80004f6:	42a5      	cmp	r5, r4
 80004f8:	d90a      	bls.n	8000510 <__udivmoddi4+0x90>
 80004fa:	eb1c 0404 	adds.w	r4, ip, r4
 80004fe:	f100 32ff 	add.w	r2, r0, #4294967295
 8000502:	f080 8107 	bcs.w	8000714 <__udivmoddi4+0x294>
 8000506:	42a5      	cmp	r5, r4
 8000508:	f240 8104 	bls.w	8000714 <__udivmoddi4+0x294>
 800050c:	4464      	add	r4, ip
 800050e:	3802      	subs	r0, #2
 8000510:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000514:	1b64      	subs	r4, r4, r5
 8000516:	2100      	movs	r1, #0
 8000518:	b11e      	cbz	r6, 8000522 <__udivmoddi4+0xa2>
 800051a:	40dc      	lsrs	r4, r3
 800051c:	2300      	movs	r3, #0
 800051e:	e9c6 4300 	strd	r4, r3, [r6]
 8000522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000526:	428b      	cmp	r3, r1
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0xbc>
 800052a:	2e00      	cmp	r6, #0
 800052c:	f000 80ed 	beq.w	800070a <__udivmoddi4+0x28a>
 8000530:	2100      	movs	r1, #0
 8000532:	e9c6 0500 	strd	r0, r5, [r6]
 8000536:	4608      	mov	r0, r1
 8000538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053c:	fab3 f183 	clz	r1, r3
 8000540:	2900      	cmp	r1, #0
 8000542:	d149      	bne.n	80005d8 <__udivmoddi4+0x158>
 8000544:	42ab      	cmp	r3, r5
 8000546:	d302      	bcc.n	800054e <__udivmoddi4+0xce>
 8000548:	4282      	cmp	r2, r0
 800054a:	f200 80f8 	bhi.w	800073e <__udivmoddi4+0x2be>
 800054e:	1a84      	subs	r4, r0, r2
 8000550:	eb65 0203 	sbc.w	r2, r5, r3
 8000554:	2001      	movs	r0, #1
 8000556:	4617      	mov	r7, r2
 8000558:	2e00      	cmp	r6, #0
 800055a:	d0e2      	beq.n	8000522 <__udivmoddi4+0xa2>
 800055c:	e9c6 4700 	strd	r4, r7, [r6]
 8000560:	e7df      	b.n	8000522 <__udivmoddi4+0xa2>
 8000562:	b902      	cbnz	r2, 8000566 <__udivmoddi4+0xe6>
 8000564:	deff      	udf	#255	; 0xff
 8000566:	fab2 f382 	clz	r3, r2
 800056a:	2b00      	cmp	r3, #0
 800056c:	f040 8090 	bne.w	8000690 <__udivmoddi4+0x210>
 8000570:	1a8a      	subs	r2, r1, r2
 8000572:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000576:	fa1f fe8c 	uxth.w	lr, ip
 800057a:	2101      	movs	r1, #1
 800057c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000580:	fb07 2015 	mls	r0, r7, r5, r2
 8000584:	0c22      	lsrs	r2, r4, #16
 8000586:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800058a:	fb0e f005 	mul.w	r0, lr, r5
 800058e:	4290      	cmp	r0, r2
 8000590:	d908      	bls.n	80005a4 <__udivmoddi4+0x124>
 8000592:	eb1c 0202 	adds.w	r2, ip, r2
 8000596:	f105 38ff 	add.w	r8, r5, #4294967295
 800059a:	d202      	bcs.n	80005a2 <__udivmoddi4+0x122>
 800059c:	4290      	cmp	r0, r2
 800059e:	f200 80cb 	bhi.w	8000738 <__udivmoddi4+0x2b8>
 80005a2:	4645      	mov	r5, r8
 80005a4:	1a12      	subs	r2, r2, r0
 80005a6:	b2a4      	uxth	r4, r4
 80005a8:	fbb2 f0f7 	udiv	r0, r2, r7
 80005ac:	fb07 2210 	mls	r2, r7, r0, r2
 80005b0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80005b4:	fb0e fe00 	mul.w	lr, lr, r0
 80005b8:	45a6      	cmp	lr, r4
 80005ba:	d908      	bls.n	80005ce <__udivmoddi4+0x14e>
 80005bc:	eb1c 0404 	adds.w	r4, ip, r4
 80005c0:	f100 32ff 	add.w	r2, r0, #4294967295
 80005c4:	d202      	bcs.n	80005cc <__udivmoddi4+0x14c>
 80005c6:	45a6      	cmp	lr, r4
 80005c8:	f200 80bb 	bhi.w	8000742 <__udivmoddi4+0x2c2>
 80005cc:	4610      	mov	r0, r2
 80005ce:	eba4 040e 	sub.w	r4, r4, lr
 80005d2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80005d6:	e79f      	b.n	8000518 <__udivmoddi4+0x98>
 80005d8:	f1c1 0720 	rsb	r7, r1, #32
 80005dc:	408b      	lsls	r3, r1
 80005de:	fa22 fc07 	lsr.w	ip, r2, r7
 80005e2:	ea4c 0c03 	orr.w	ip, ip, r3
 80005e6:	fa05 f401 	lsl.w	r4, r5, r1
 80005ea:	fa20 f307 	lsr.w	r3, r0, r7
 80005ee:	40fd      	lsrs	r5, r7
 80005f0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80005f4:	4323      	orrs	r3, r4
 80005f6:	fbb5 f8f9 	udiv	r8, r5, r9
 80005fa:	fa1f fe8c 	uxth.w	lr, ip
 80005fe:	fb09 5518 	mls	r5, r9, r8, r5
 8000602:	0c1c      	lsrs	r4, r3, #16
 8000604:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000608:	fb08 f50e 	mul.w	r5, r8, lr
 800060c:	42a5      	cmp	r5, r4
 800060e:	fa02 f201 	lsl.w	r2, r2, r1
 8000612:	fa00 f001 	lsl.w	r0, r0, r1
 8000616:	d90b      	bls.n	8000630 <__udivmoddi4+0x1b0>
 8000618:	eb1c 0404 	adds.w	r4, ip, r4
 800061c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000620:	f080 8088 	bcs.w	8000734 <__udivmoddi4+0x2b4>
 8000624:	42a5      	cmp	r5, r4
 8000626:	f240 8085 	bls.w	8000734 <__udivmoddi4+0x2b4>
 800062a:	f1a8 0802 	sub.w	r8, r8, #2
 800062e:	4464      	add	r4, ip
 8000630:	1b64      	subs	r4, r4, r5
 8000632:	b29d      	uxth	r5, r3
 8000634:	fbb4 f3f9 	udiv	r3, r4, r9
 8000638:	fb09 4413 	mls	r4, r9, r3, r4
 800063c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000640:	fb03 fe0e 	mul.w	lr, r3, lr
 8000644:	45a6      	cmp	lr, r4
 8000646:	d908      	bls.n	800065a <__udivmoddi4+0x1da>
 8000648:	eb1c 0404 	adds.w	r4, ip, r4
 800064c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000650:	d26c      	bcs.n	800072c <__udivmoddi4+0x2ac>
 8000652:	45a6      	cmp	lr, r4
 8000654:	d96a      	bls.n	800072c <__udivmoddi4+0x2ac>
 8000656:	3b02      	subs	r3, #2
 8000658:	4464      	add	r4, ip
 800065a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800065e:	fba3 9502 	umull	r9, r5, r3, r2
 8000662:	eba4 040e 	sub.w	r4, r4, lr
 8000666:	42ac      	cmp	r4, r5
 8000668:	46c8      	mov	r8, r9
 800066a:	46ae      	mov	lr, r5
 800066c:	d356      	bcc.n	800071c <__udivmoddi4+0x29c>
 800066e:	d053      	beq.n	8000718 <__udivmoddi4+0x298>
 8000670:	b156      	cbz	r6, 8000688 <__udivmoddi4+0x208>
 8000672:	ebb0 0208 	subs.w	r2, r0, r8
 8000676:	eb64 040e 	sbc.w	r4, r4, lr
 800067a:	fa04 f707 	lsl.w	r7, r4, r7
 800067e:	40ca      	lsrs	r2, r1
 8000680:	40cc      	lsrs	r4, r1
 8000682:	4317      	orrs	r7, r2
 8000684:	e9c6 7400 	strd	r7, r4, [r6]
 8000688:	4618      	mov	r0, r3
 800068a:	2100      	movs	r1, #0
 800068c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000690:	f1c3 0120 	rsb	r1, r3, #32
 8000694:	fa02 fc03 	lsl.w	ip, r2, r3
 8000698:	fa20 f201 	lsr.w	r2, r0, r1
 800069c:	fa25 f101 	lsr.w	r1, r5, r1
 80006a0:	409d      	lsls	r5, r3
 80006a2:	432a      	orrs	r2, r5
 80006a4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006a8:	fa1f fe8c 	uxth.w	lr, ip
 80006ac:	fbb1 f0f7 	udiv	r0, r1, r7
 80006b0:	fb07 1510 	mls	r5, r7, r0, r1
 80006b4:	0c11      	lsrs	r1, r2, #16
 80006b6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80006ba:	fb00 f50e 	mul.w	r5, r0, lr
 80006be:	428d      	cmp	r5, r1
 80006c0:	fa04 f403 	lsl.w	r4, r4, r3
 80006c4:	d908      	bls.n	80006d8 <__udivmoddi4+0x258>
 80006c6:	eb1c 0101 	adds.w	r1, ip, r1
 80006ca:	f100 38ff 	add.w	r8, r0, #4294967295
 80006ce:	d22f      	bcs.n	8000730 <__udivmoddi4+0x2b0>
 80006d0:	428d      	cmp	r5, r1
 80006d2:	d92d      	bls.n	8000730 <__udivmoddi4+0x2b0>
 80006d4:	3802      	subs	r0, #2
 80006d6:	4461      	add	r1, ip
 80006d8:	1b49      	subs	r1, r1, r5
 80006da:	b292      	uxth	r2, r2
 80006dc:	fbb1 f5f7 	udiv	r5, r1, r7
 80006e0:	fb07 1115 	mls	r1, r7, r5, r1
 80006e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80006e8:	fb05 f10e 	mul.w	r1, r5, lr
 80006ec:	4291      	cmp	r1, r2
 80006ee:	d908      	bls.n	8000702 <__udivmoddi4+0x282>
 80006f0:	eb1c 0202 	adds.w	r2, ip, r2
 80006f4:	f105 38ff 	add.w	r8, r5, #4294967295
 80006f8:	d216      	bcs.n	8000728 <__udivmoddi4+0x2a8>
 80006fa:	4291      	cmp	r1, r2
 80006fc:	d914      	bls.n	8000728 <__udivmoddi4+0x2a8>
 80006fe:	3d02      	subs	r5, #2
 8000700:	4462      	add	r2, ip
 8000702:	1a52      	subs	r2, r2, r1
 8000704:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000708:	e738      	b.n	800057c <__udivmoddi4+0xfc>
 800070a:	4631      	mov	r1, r6
 800070c:	4630      	mov	r0, r6
 800070e:	e708      	b.n	8000522 <__udivmoddi4+0xa2>
 8000710:	4639      	mov	r1, r7
 8000712:	e6e6      	b.n	80004e2 <__udivmoddi4+0x62>
 8000714:	4610      	mov	r0, r2
 8000716:	e6fb      	b.n	8000510 <__udivmoddi4+0x90>
 8000718:	4548      	cmp	r0, r9
 800071a:	d2a9      	bcs.n	8000670 <__udivmoddi4+0x1f0>
 800071c:	ebb9 0802 	subs.w	r8, r9, r2
 8000720:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000724:	3b01      	subs	r3, #1
 8000726:	e7a3      	b.n	8000670 <__udivmoddi4+0x1f0>
 8000728:	4645      	mov	r5, r8
 800072a:	e7ea      	b.n	8000702 <__udivmoddi4+0x282>
 800072c:	462b      	mov	r3, r5
 800072e:	e794      	b.n	800065a <__udivmoddi4+0x1da>
 8000730:	4640      	mov	r0, r8
 8000732:	e7d1      	b.n	80006d8 <__udivmoddi4+0x258>
 8000734:	46d0      	mov	r8, sl
 8000736:	e77b      	b.n	8000630 <__udivmoddi4+0x1b0>
 8000738:	3d02      	subs	r5, #2
 800073a:	4462      	add	r2, ip
 800073c:	e732      	b.n	80005a4 <__udivmoddi4+0x124>
 800073e:	4608      	mov	r0, r1
 8000740:	e70a      	b.n	8000558 <__udivmoddi4+0xd8>
 8000742:	4464      	add	r4, ip
 8000744:	3802      	subs	r0, #2
 8000746:	e742      	b.n	80005ce <__udivmoddi4+0x14e>

08000748 <__aeabi_idiv0>:
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop

0800074c <arm_cfft_radix8by2_f32>:
  @endcode
 
 */

void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 800074c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000750:	4605      	mov	r5, r0
 8000752:	4608      	mov	r0, r1
  uint32_t    L  = S->fftLen;
 8000754:	f8b5 8000 	ldrh.w	r8, [r5]
  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  float32_t * p2 = p1 + L;
  const float32_t * tw = (float32_t *) S->pTwiddle;
 8000758:	686a      	ldr	r2, [r5, #4]

  pCol1 = p1;
  pCol2 = p2;

  /* Define new length */
  L >>= 1;
 800075a:	ea4f 0158 	mov.w	r1, r8, lsr #1
  float32_t * p2 = p1 + L;
 800075e:	eb00 0688 	add.w	r6, r0, r8, lsl #2
  /* Initialize mid pointers */
  pMid1 = p1 + L;
  pMid2 = p2 + L;

  /* do two dot Fourier transform */
  for (l = L >> 2; l > 0; l-- )
 8000762:	ea5f 08d8 	movs.w	r8, r8, lsr #3
{
 8000766:	ed2d 8b08 	vpush	{d8-d11}
 800076a:	b082      	sub	sp, #8
  for (l = L >> 2; l > 0; l-- )
 800076c:	f000 80a9 	beq.w	80008c2 <arm_cfft_radix8by2_f32+0x176>
 8000770:	ea4f 0c81 	mov.w	ip, r1, lsl #2
 8000774:	f100 0310 	add.w	r3, r0, #16
 8000778:	f102 0710 	add.w	r7, r2, #16
 800077c:	f106 0e10 	add.w	lr, r6, #16
 8000780:	f10c 0c10 	add.w	ip, ip, #16
 8000784:	eb03 1808 	add.w	r8, r3, r8, lsl #4
 8000788:	eb00 040c 	add.w	r4, r0, ip
 800078c:	44b4      	add	ip, r6
    t1[0] = p1[0];
    t1[1] = p1[1];
    t1[2] = p1[2];
    t1[3] = p1[3];

    t2[0] = p2[0];
 800078e:	ed5e 2a04 	vldr	s5, [lr, #-16]
  for (l = L >> 2; l > 0; l-- )
 8000792:	f10c 0c10 	add.w	ip, ip, #16
    t2[1] = p2[1];
 8000796:	ed1e 3a03 	vldr	s6, [lr, #-12]
  for (l = L >> 2; l > 0; l-- )
 800079a:	f10e 0e10 	add.w	lr, lr, #16
    t3[0] = pMid1[0];
    t3[1] = pMid1[1];
    t3[2] = pMid1[2];
    t3[3] = pMid1[3];

    t4[0] = pMid2[0];
 800079e:	ed1c 2a08 	vldr	s4, [ip, #-32]	; 0xffffffe0
  for (l = L >> 2; l > 0; l-- )
 80007a2:	3710      	adds	r7, #16
    t4[1] = pMid2[1];
 80007a4:	ed5c 5a07 	vldr	s11, [ip, #-28]	; 0xffffffe4
  for (l = L >> 2; l > 0; l-- )
 80007a8:	3310      	adds	r3, #16
    t2[2] = p2[2];
 80007aa:	ed5e 3a06 	vldr	s7, [lr, #-24]	; 0xffffffe8
  for (l = L >> 2; l > 0; l-- )
 80007ae:	3410      	adds	r4, #16
    t2[3] = p2[3];
 80007b0:	ed1e 4a05 	vldr	s8, [lr, #-20]	; 0xffffffec
    t4[2] = pMid2[2];
 80007b4:	ed5c 7a06 	vldr	s15, [ip, #-24]	; 0xffffffe8
    t4[3] = pMid2[3];
 80007b8:	ed5c 6a05 	vldr	s13, [ip, #-20]	; 0xffffffec
    t1[0] = p1[0];
 80007bc:	ed13 1a08 	vldr	s2, [r3, #-32]	; 0xffffffe0
    t1[1] = p1[1];
 80007c0:	ed53 1a07 	vldr	s3, [r3, #-28]	; 0xffffffe4
    t1[2] = p1[2];
 80007c4:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8

    *p1++ = t1[0] + t2[0];
 80007c8:	ee71 ba22 	vadd.f32	s23, s2, s5
    t1[3] = p1[3];
 80007cc:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
    *p1++ = t1[1] + t2[1];
 80007d0:	ee31 ba83 	vadd.f32	s22, s3, s6
    t3[0] = pMid1[0];
 80007d4:	ed54 4a08 	vldr	s9, [r4, #-32]	; 0xffffffe0
    *p1++ = t1[2] + t2[2];
 80007d8:	ee76 aa23 	vadd.f32	s21, s12, s7
    t3[1] = pMid1[1];
 80007dc:	ed14 5a07 	vldr	s10, [r4, #-28]	; 0xffffffe4
    *p1++ = t1[3] + t2[3];    /* col 1 */
 80007e0:	ee37 aa04 	vadd.f32	s20, s14, s8
    t3[2] = pMid1[2];
 80007e4:	ed54 0a06 	vldr	s1, [r4, #-24]	; 0xffffffe8
    t2[0] = t1[0] - t2[0];
    t2[1] = t1[1] - t2[1];
    t2[2] = t1[2] - t2[2];
    t2[3] = t1[3] - t2[3];    /* for col 2 */

    *pMid1++ = t3[0] + t4[0];
 80007e8:	ee74 9a82 	vadd.f32	s19, s9, s4
    t3[3] = pMid1[3];
 80007ec:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
    *pMid1++ = t3[1] + t4[1];
 80007f0:	ee35 9a25 	vadd.f32	s18, s10, s11
    *pMid1++ = t3[2] + t4[2];
 80007f4:	ee70 8aa7 	vadd.f32	s17, s1, s15
    *p1++ = t1[0] + t2[0];
 80007f8:	ed43 ba08 	vstr	s23, [r3, #-32]	; 0xffffffe0
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 80007fc:	ee30 8a26 	vadd.f32	s16, s0, s13
    *p1++ = t1[1] + t2[1];
 8000800:	ed03 ba07 	vstr	s22, [r3, #-28]	; 0xffffffe4
    *p1++ = t1[2] + t2[2];
 8000804:	ed43 aa06 	vstr	s21, [r3, #-24]	; 0xffffffe8
    t2[0] = t1[0] - t2[0];
 8000808:	ee31 1a62 	vsub.f32	s2, s2, s5
    *p1++ = t1[3] + t2[3];    /* col 1 */
 800080c:	ed03 aa05 	vstr	s20, [r3, #-20]	; 0xffffffec
    t2[1] = t1[1] - t2[1];
 8000810:	ee71 1ac3 	vsub.f32	s3, s3, s6
    *pMid1++ = t3[0] + t4[0];
 8000814:	ed44 9a08 	vstr	s19, [r4, #-32]	; 0xffffffe0

    t4[0] = t4[0] - t3[0];
 8000818:	ee32 2a64 	vsub.f32	s4, s4, s9
    *pMid1++ = t3[1] + t4[1];
 800081c:	ed04 9a07 	vstr	s18, [r4, #-28]	; 0xffffffe4
    t4[1] = t4[1] - t3[1];
 8000820:	ee75 5ac5 	vsub.f32	s11, s11, s10
    *pMid1++ = t3[2] + t4[2];
 8000824:	ed44 8a06 	vstr	s17, [r4, #-24]	; 0xffffffe8
    t2[3] = t1[3] - t2[3];    /* for col 2 */
 8000828:	ee37 7a44 	vsub.f32	s14, s14, s8
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 800082c:	ed04 8a05 	vstr	s16, [r4, #-20]	; 0xffffffec
    t2[2] = t1[2] - t2[2];
 8000830:	ee36 6a63 	vsub.f32	s12, s12, s7
    t4[2] = t4[2] - t3[2];
    t4[3] = t4[3] - t3[3];    /* for col 2 */

    twR = *tw++;
 8000834:	ed57 4a08 	vldr	s9, [r7, #-32]	; 0xffffffe0
    t4[2] = t4[2] - t3[2];
 8000838:	ee77 7ae0 	vsub.f32	s15, s15, s1
    twI = *tw++;
 800083c:	ed17 5a07 	vldr	s10, [r7, #-28]	; 0xffffffe4
    t4[3] = t4[3] - t3[3];    /* for col 2 */
 8000840:	ee76 6ac0 	vsub.f32	s13, s13, s0
    /* use vertical symmetry */
    /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
    m0 = t4[0] * twI;
    m1 = t4[1] * twR;
    m2 = t4[1] * twI;
    m3 = t4[0] * twR;
 8000844:	ee22 4a24 	vmul.f32	s8, s4, s9
  for (l = L >> 2; l > 0; l-- )
 8000848:	4543      	cmp	r3, r8
    m1 = t2[1] * twI;
 800084a:	ee61 2a85 	vmul.f32	s5, s3, s10
    *p2++ = m2 - m3;
 800084e:	ee25 3a41 	vnmul.f32	s6, s10, s2

    *pMid2++ = m0 - m1;
 8000852:	ee64 3ae5 	vnmul.f32	s7, s9, s11
    *p2++ = m0 + m1;
 8000856:	eee1 2a24 	vfma.f32	s5, s2, s9
    *p2++ = m2 - m3;
 800085a:	eea1 3aa4 	vfma.f32	s6, s3, s9
    *pMid2++ = m2 + m3;
 800085e:	eef0 4a44 	vmov.f32	s9, s8
    *pMid2++ = m0 - m1;
 8000862:	eee2 3a05 	vfma.f32	s7, s4, s10
    *pMid2++ = m2 + m3;
 8000866:	eee5 4a85 	vfma.f32	s9, s11, s10
    *p2++ = m0 + m1;
 800086a:	ed4e 2a08 	vstr	s5, [lr, #-32]	; 0xffffffe0
    *p2++ = m2 - m3;
 800086e:	ed0e 3a07 	vstr	s6, [lr, #-28]	; 0xffffffe4
    *pMid2++ = m0 - m1;
 8000872:	ed4c 3a08 	vstr	s7, [ip, #-32]	; 0xffffffe0
    *pMid2++ = m2 + m3;
 8000876:	ed4c 4a07 	vstr	s9, [ip, #-28]	; 0xffffffe4

    twR = *tw++;
 800087a:	ed17 5a06 	vldr	s10, [r7, #-24]	; 0xffffffe8
    twI = *tw++;
 800087e:	ed57 5a05 	vldr	s11, [r7, #-20]	; 0xffffffec
    *p2++ = m2 - m3;

    m0 = t4[2] * twI;
    m1 = t4[3] * twR;
    m2 = t4[3] * twI;
    m3 = t4[2] * twR;
 8000882:	ee67 4a85 	vmul.f32	s9, s15, s10
    m1 = t2[3] * twI;
 8000886:	ee27 3a25 	vmul.f32	s6, s14, s11
    *p2++ = m2 - m3;
 800088a:	ee65 3ac6 	vnmul.f32	s7, s11, s12

    *pMid2++ = m0 - m1;
 800088e:	ee25 4a66 	vnmul.f32	s8, s10, s13
    *p2++ = m0 + m1;
 8000892:	eea6 3a05 	vfma.f32	s6, s12, s10
    *pMid2++ = m2 + m3;
 8000896:	eeb0 6a64 	vmov.f32	s12, s9
 800089a:	eea6 6aa5 	vfma.f32	s12, s13, s11
    *p2++ = m2 - m3;
 800089e:	eef0 6a63 	vmov.f32	s13, s7
    *p2++ = m0 + m1;
 80008a2:	ed0e 3a06 	vstr	s6, [lr, #-24]	; 0xffffffe8
    *p2++ = m2 - m3;
 80008a6:	eee7 6a05 	vfma.f32	s13, s14, s10
    *pMid2++ = m0 - m1;
 80008aa:	eeb0 7a44 	vmov.f32	s14, s8
 80008ae:	eea7 7aa5 	vfma.f32	s14, s15, s11
    *p2++ = m2 - m3;
 80008b2:	ed4e 6a05 	vstr	s13, [lr, #-20]	; 0xffffffec
    *pMid2++ = m2 + m3;
 80008b6:	ed0c 6a05 	vstr	s12, [ip, #-20]	; 0xffffffec
    *pMid2++ = m0 - m1;
 80008ba:	ed0c 7a06 	vstr	s14, [ip, #-24]	; 0xffffffe8
  for (l = L >> 2; l > 0; l-- )
 80008be:	f47f af66 	bne.w	800078e <arm_cfft_radix8by2_f32+0x42>
  }

  /* first col */
  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 80008c2:	b289      	uxth	r1, r1
 80008c4:	2302      	movs	r3, #2
 80008c6:	9101      	str	r1, [sp, #4]
 80008c8:	f000 facc 	bl	8000e64 <arm_radix8_butterfly_f32>

  /* second col */
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 80008cc:	2302      	movs	r3, #2
 80008ce:	686a      	ldr	r2, [r5, #4]
 80008d0:	9901      	ldr	r1, [sp, #4]
 80008d2:	4630      	mov	r0, r6
}
 80008d4:	b002      	add	sp, #8
 80008d6:	ecbd 8b08 	vpop	{d8-d11}
 80008da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 80008de:	f000 bac1 	b.w	8000e64 <arm_radix8_butterfly_f32>
 80008e2:	bf00      	nop

080008e4 <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 80008e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80008e8:	4607      	mov	r7, r0
    twMod2 = 2;
    twMod3 = 4;
    twMod4 = 6;

    /* TOP */
    p1ap3_0 = p1[0] + p3[0];
 80008ea:	edd1 7a00 	vldr	s15, [r1]
    p1sp3_0 = p1[0] - p3[0];
    p1ap3_1 = p1[1] + p3[1];
 80008ee:	ed91 7a01 	vldr	s14, [r1, #4]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
    t4[1] = p1sp3_1 + p2[0] - p4[0];
    /* col 1 */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 80008f2:	460e      	mov	r6, r1
    uint32_t    L  = S->fftLen >> 1;
 80008f4:	883a      	ldrh	r2, [r7, #0]
    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 80008f6:	687f      	ldr	r7, [r7, #4]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 80008f8:	3608      	adds	r6, #8
    uint32_t    L  = S->fftLen >> 1;
 80008fa:	0852      	lsrs	r2, r2, #1
{
 80008fc:	ed2d 8b06 	vpush	{d8-d10}
 8000900:	b08f      	sub	sp, #60	; 0x3c
    float32_t * p2 = p1 + L;
 8000902:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 8000906:	0093      	lsls	r3, r2, #2
{
 8000908:	900b      	str	r0, [sp, #44]	; 0x2c
 800090a:	4608      	mov	r0, r1
 800090c:	910c      	str	r1, [sp, #48]	; 0x30
    float32_t * p3 = p2 + L;
 800090e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000912:	ed95 5a00 	vldr	s10, [r5]
    p1ap3_0 = p1[0] + p3[0];
 8000916:	edd1 6a00 	vldr	s13, [r1]
    float32_t * p4 = p3 + L;
 800091a:	eb01 0482 	add.w	r4, r1, r2, lsl #2
    p1ap3_1 = p1[1] + p3[1];
 800091e:	edd1 5a01 	vldr	s11, [r1, #4]
    L >>= 1;
 8000922:	0852      	lsrs	r2, r2, #1
    p1ap3_0 = p1[0] + p3[0];
 8000924:	ee37 6aa6 	vadd.f32	s12, s15, s13
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000928:	edd5 2a01 	vldr	s5, [r5, #4]
    p1sp3_0 = p1[0] - p3[0];
 800092c:	ee77 7ae6 	vsub.f32	s15, s15, s13
    L >>= 1;
 8000930:	9207      	str	r2, [sp, #28]
    p1ap3_1 = p1[1] + p3[1];
 8000932:	ee77 6a25 	vadd.f32	s13, s14, s11
    *p1++ = p1ap3_1 + p2[1] + p4[1];

    /* Twiddle factors are ones */
    *p2++ = t2[0];
 8000936:	462a      	mov	r2, r5
    p1sp3_1 = p1[1] - p3[1];
 8000938:	ee37 7a65 	vsub.f32	s14, s14, s11
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800093c:	edd4 5a00 	vldr	s11, [r4]
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000940:	ee76 3a45 	vsub.f32	s7, s12, s10
    *p2++ = t2[0];
 8000944:	3208      	adds	r2, #8
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000946:	ee35 6a86 	vadd.f32	s12, s11, s12
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 800094a:	ed94 2a01 	vldr	s4, [r4, #4]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 800094e:	ee75 4a07 	vadd.f32	s9, s10, s14
    *p2++ = t2[0];
 8000952:	9206      	str	r2, [sp, #24]
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000954:	ee35 7a87 	vadd.f32	s14, s11, s14
    *p2++ = t2[1];
    *p3++ = t3[0];
 8000958:	460a      	mov	r2, r1
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800095a:	ee36 6a05 	vadd.f32	s12, s12, s10
 800095e:	9604      	str	r6, [sp, #16]
    *p3++ = t3[0];
 8000960:	3208      	adds	r2, #8
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000962:	ee32 3aa7 	vadd.f32	s6, s5, s15
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000966:	ee37 7a45 	vsub.f32	s14, s14, s10
    *p3++ = t3[1];
    *p4++ = t4[0];
    *p4++ = t4[1];

    tw2 += twMod2;
 800096a:	f107 0608 	add.w	r6, r7, #8
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800096e:	ed80 6a00 	vstr	s12, [r0]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000972:	ee36 4ae2 	vsub.f32	s8, s13, s5
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000976:	ed94 5a01 	vldr	s10, [r4, #4]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 800097a:	ee72 7a27 	vadd.f32	s15, s4, s15
    *p3++ = t3[0];
 800097e:	9200      	str	r2, [sp, #0]
    *p4++ = t4[0];
 8000980:	4622      	mov	r2, r4
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000982:	ee76 6a85 	vadd.f32	s13, s13, s10
 8000986:	ed95 6a01 	vldr	s12, [r5, #4]
    *p4++ = t4[0];
 800098a:	3208      	adds	r2, #8
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 800098c:	ee73 3ae5 	vsub.f32	s7, s7, s11
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000990:	ee33 3a42 	vsub.f32	s6, s6, s4
    float32_t * p3 = p2 + L;
 8000994:	9109      	str	r1, [sp, #36]	; 0x24
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000996:	ee34 4a42 	vsub.f32	s8, s8, s4
    *p4++ = t4[0];
 800099a:	9205      	str	r2, [sp, #20]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 800099c:	ee77 7ae2 	vsub.f32	s15, s15, s5
    tw3 += twMod3;
    tw4 += twMod4;

    for (l = (L - 2) >> 1; l > 0; l-- )
 80009a0:	9a07      	ldr	r2, [sp, #28]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 80009a2:	ee74 5ae5 	vsub.f32	s11, s9, s11
    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 80009a6:	970a      	str	r7, [sp, #40]	; 0x28
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 80009a8:	ee76 6a86 	vadd.f32	s13, s13, s12
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009ac:	3a02      	subs	r2, #2
 80009ae:	0852      	lsrs	r2, r2, #1
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 80009b0:	edc0 6a01 	vstr	s13, [r0, #4]
    *p2++ = t2[0];
 80009b4:	ed85 3a00 	vstr	s6, [r5]
    *p2++ = t2[1];
 80009b8:	ed85 7a01 	vstr	s14, [r5, #4]
    *p3++ = t3[0];
 80009bc:	edc1 3a00 	vstr	s7, [r1]
    *p3++ = t3[1];
 80009c0:	ed81 4a01 	vstr	s8, [r1, #4]
    *p4++ = t4[0];
 80009c4:	edc4 7a00 	vstr	s15, [r4]
    *p4++ = t4[1];
 80009c8:	edc4 5a01 	vstr	s11, [r4, #4]
    tw2 += twMod2;
 80009cc:	9603      	str	r6, [sp, #12]
    tw3 += twMod3;
 80009ce:	f107 0610 	add.w	r6, r7, #16
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009d2:	9208      	str	r2, [sp, #32]
    tw3 += twMod3;
 80009d4:	9601      	str	r6, [sp, #4]
    tw4 += twMod4;
 80009d6:	f107 0618 	add.w	r6, r7, #24
 80009da:	9602      	str	r6, [sp, #8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009dc:	f000 8134 	beq.w	8000c48 <arm_cfft_radix8by4_f32+0x364>
 80009e0:	4693      	mov	fp, r2
 80009e2:	f100 0210 	add.w	r2, r0, #16
 80009e6:	3b0c      	subs	r3, #12
 80009e8:	f107 0920 	add.w	r9, r7, #32
 80009ec:	920d      	str	r2, [sp, #52]	; 0x34
 80009ee:	460a      	mov	r2, r1
 80009f0:	f107 0830 	add.w	r8, r7, #48	; 0x30
 80009f4:	4423      	add	r3, r4
 80009f6:	f102 0e10 	add.w	lr, r2, #16
 80009fa:	f1a5 060c 	sub.w	r6, r5, #12
 80009fe:	f8dd a004 	ldr.w	sl, [sp, #4]
 8000a02:	f105 0010 	add.w	r0, r5, #16
 8000a06:	390c      	subs	r1, #12
 8000a08:	f1a4 0c0c 	sub.w	ip, r4, #12
 8000a0c:	f104 0210 	add.w	r2, r4, #16
 8000a10:	9f0d      	ldr	r7, [sp, #52]	; 0x34
      p1sp3_0 = p1[0] - p3[0];
      p1ap3_1 = p1[1] + p3[1];
      p1sp3_1 = p1[1] - p3[1];
      /* col 2 */
      t2[0] = p1sp3_0 + p2[1] - p4[1];
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a12:	ed12 5a02 	vldr	s10, [r2, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a16:	f1bb 0b01 	subs.w	fp, fp, #1
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a1a:	ed50 5a02 	vldr	s11, [r0, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a1e:	f107 0708 	add.w	r7, r7, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a22:	ed5e 3a02 	vldr	s7, [lr, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a26:	f1a6 0608 	sub.w	r6, r6, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a2a:	ed17 7a04 	vldr	s14, [r7, #-16]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
      /* col 4 */
      t4[0] = p1sp3_0 - p2[1] + p4[1];
      t4[1] = p1sp3_1 + p2[0] - p4[0];
      /* col 1 - top */
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a2e:	ee75 6a85 	vadd.f32	s13, s11, s10
      p1ap3_1 = p1[1] + p3[1];
 8000a32:	ed1e 4a01 	vldr	s8, [lr, #-4]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a36:	f10a 0a08 	add.w	sl, sl, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a3a:	ee37 1a23 	vadd.f32	s2, s14, s7
      p1ap3_1 = p1[1] + p3[1];
 8000a3e:	ed57 7a03 	vldr	s15, [r7, #-12]
      p1sp3_0 = p1[0] - p3[0];
 8000a42:	ee37 7a63 	vsub.f32	s14, s14, s7
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a46:	ed52 4a01 	vldr	s9, [r2, #-4]
 8000a4a:	ed10 6a01 	vldr	s12, [r0, #-4]
      p1ap3_1 = p1[1] + p3[1];
 8000a4e:	ee77 3a84 	vadd.f32	s7, s15, s8
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a52:	ee76 6a81 	vadd.f32	s13, s13, s2
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a56:	f100 0008 	add.w	r0, r0, #8
      p1sp3_1 = p1[1] - p3[1];
 8000a5a:	ee77 7ac4 	vsub.f32	s15, s15, s8
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a5e:	f1a1 0108 	sub.w	r1, r1, #8
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a62:	ee77 0a64 	vsub.f32	s1, s14, s9
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a66:	f109 0910 	add.w	r9, r9, #16
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a6a:	ed47 6a04 	vstr	s13, [r7, #-16]
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000a6e:	ee31 1a65 	vsub.f32	s2, s2, s11
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a72:	ed12 4a01 	vldr	s8, [r2, #-4]
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a76:	ee37 0ae5 	vsub.f32	s0, s15, s11
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a7a:	ed50 6a03 	vldr	s13, [r0, #-12]
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a7e:	ee70 0a86 	vadd.f32	s1, s1, s12
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000a82:	ee37 7a46 	vsub.f32	s14, s14, s12
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a86:	f10e 0e08 	add.w	lr, lr, #8
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a8a:	ee76 6a84 	vadd.f32	s13, s13, s8
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a8e:	f1ac 0c08 	sub.w	ip, ip, #8
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000a92:	ee33 6ac6 	vsub.f32	s12, s7, s12
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a96:	f108 0818 	add.w	r8, r8, #24
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000a9a:	ee77 7ac5 	vsub.f32	s15, s15, s10
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a9e:	f102 0208 	add.w	r2, r2, #8
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000aa2:	ee76 6aa3 	vadd.f32	s13, s13, s7
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000aa6:	f1a3 0308 	sub.w	r3, r3, #8
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000aaa:	ee36 4a64 	vsub.f32	s8, s12, s9
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000aae:	ee31 1a45 	vsub.f32	s2, s2, s10
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000ab2:	ed47 6a03 	vstr	s13, [r7, #-12]
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000ab6:	ee30 0a05 	vadd.f32	s0, s0, s10
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
      /* col 2 */
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000aba:	edd3 9a04 	vldr	s19, [r3, #16]
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000abe:	ee37 5aa5 	vadd.f32	s10, s15, s11
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000ac2:	ed96 8a04 	vldr	s16, [r6, #16]
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000ac6:	ee37 7a24 	vadd.f32	s14, s14, s9
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000aca:	eddc 7a04 	vldr	s15, [ip, #16]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000ace:	ed91 6a04 	vldr	s12, [r1, #16]
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000ad2:	ee38 3a27 	vadd.f32	s6, s16, s15
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000ad6:	ed93 9a03 	vldr	s18, [r3, #12]
 8000ada:	ee76 2a29 	vadd.f32	s5, s12, s19
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8000ade:	eddc 3a03 	vldr	s7, [ip, #12]
 8000ae2:	edd6 8a03 	vldr	s17, [r6, #12]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000ae6:	ee76 4a69 	vsub.f32	s9, s12, s19
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000aea:	ed91 2a03 	vldr	s4, [r1, #12]
      /* col 3 */
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8000aee:	ee73 5a46 	vsub.f32	s11, s6, s12
      /* col 4 */
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
      /* col 1 - Bottom */
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8000af2:	ee73 aa22 	vadd.f32	s21, s6, s5
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000af6:	ee78 6a09 	vadd.f32	s13, s16, s18
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8000afa:	ee38 aaa3 	vadd.f32	s20, s17, s7
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8000afe:	edc6 aa04 	vstr	s21, [r6, #16]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000b02:	ee74 1ae3 	vsub.f32	s3, s9, s7
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b06:	edd3 aa03 	vldr	s21, [r3, #12]
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000b0a:	ee76 6ae7 	vsub.f32	s13, s13, s15
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b0e:	ed91 6a03 	vldr	s12, [r1, #12]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b12:	ee77 7a89 	vadd.f32	s15, s15, s18
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 8000b16:	ee74 4ae8 	vsub.f32	s9, s9, s17
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b1a:	ee36 6a2a 	vadd.f32	s12, s12, s21
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000b1e:	ee71 1aa8 	vadd.f32	s3, s3, s17
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000b22:	ee76 6ac2 	vsub.f32	s13, s13, s4
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b26:	ee36 6a0a 	vadd.f32	s12, s12, s20
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b2a:	ee77 7ac2 	vsub.f32	s15, s15, s4
      *p3++ = m0 + m1;
      *p3++ = m2 - m3;
      /* use vertical symmetry col 3 */
      /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
      /* Bottom */
      m0 = -t3[3] * twR;
 8000b2e:	ee72 2ac3 	vsub.f32	s5, s5, s6
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8000b32:	ee3a 3a42 	vsub.f32	s6, s20, s4
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b36:	ed86 6a03 	vstr	s12, [r6, #12]
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 8000b3a:	ee74 4aa3 	vadd.f32	s9, s9, s7
      twI = *tw2++;
 8000b3e:	ed1a 2a03 	vldr	s4, [sl, #-12]
      twR = *tw2++;
 8000b42:	ed5a 3a04 	vldr	s7, [sl, #-16]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b46:	ee37 6ac8 	vsub.f32	s12, s15, s16
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8000b4a:	ee33 3a49 	vsub.f32	s6, s6, s18
      m3 = t2[3] * twR;
 8000b4e:	ee66 7aa3 	vmul.f32	s15, s13, s7
      *pEnd2-- = m0 - m1;
 8000b52:	ee23 8ae1 	vnmul.f32	s16, s7, s3
      *p2++ = m2 - m3;
 8000b56:	ee62 8a60 	vnmul.f32	s17, s4, s1
      m1 = t2[1] * twI;
 8000b5a:	ee20 9a02 	vmul.f32	s18, s0, s4
      *pEnd2-- = m2 + m3;
 8000b5e:	eee1 7a82 	vfma.f32	s15, s3, s4
      *pEnd2-- = m0 - m1;
 8000b62:	eea6 8a82 	vfma.f32	s16, s13, s4
      *p2++ = m0 + m1;
 8000b66:	eeb0 2a49 	vmov.f32	s4, s18
      *p2++ = m2 - m3;
 8000b6a:	eef0 6a68 	vmov.f32	s13, s17
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8000b6e:	ee75 5ae9 	vsub.f32	s11, s11, s19
      *p2++ = m0 + m1;
 8000b72:	eea0 2aa3 	vfma.f32	s4, s1, s7
      *p2++ = m2 - m3;
 8000b76:	eee0 6a23 	vfma.f32	s13, s0, s7
      *p2++ = m0 + m1;
 8000b7a:	ed00 2a04 	vstr	s4, [r0, #-16]
      *p2++ = m2 - m3;
 8000b7e:	ed40 6a03 	vstr	s13, [r0, #-12]
      *pEnd2-- = m0 - m1;
 8000b82:	ed81 8a04 	vstr	s16, [r1, #16]
      *pEnd2-- = m2 + m3;
 8000b86:	edc1 7a03 	vstr	s15, [r1, #12]
      twI = tw3[1];
 8000b8a:	ed59 7a07 	vldr	s15, [r9, #-28]	; 0xffffffe4
      twR = tw3[0];
 8000b8e:	ed59 3a08 	vldr	s7, [r9, #-32]	; 0xffffffe0
      *p3++ = m2 - m3;
 8000b92:	ee27 2ac1 	vnmul.f32	s4, s15, s2
      m1 = t3[1] * twI;
 8000b96:	ee64 1a27 	vmul.f32	s3, s8, s15
      m1 =  t3[2] * twI;
      m2 =  t3[2] * twR;
      m3 =  t3[3] * twI;
 8000b9a:	ee65 6aa7 	vmul.f32	s13, s11, s15

      *pEnd3-- = m0 - m1;
 8000b9e:	ee67 7ac3 	vnmul.f32	s15, s15, s6
      *p3++ = m2 - m3;
 8000ba2:	eef0 5a42 	vmov.f32	s11, s4
      *pEnd3-- = m3 - m2;
 8000ba6:	eee3 6a63 	vfms.f32	s13, s6, s7
      *pEnd3-- = m0 - m1;
 8000baa:	eee2 7aa3 	vfma.f32	s15, s5, s7
      *p3++ = m2 - m3;
 8000bae:	eee4 5a23 	vfma.f32	s11, s8, s7
      *p3++ = m0 + m1;
 8000bb2:	eee1 1a23 	vfma.f32	s3, s2, s7
 8000bb6:	ed4e 1a04 	vstr	s3, [lr, #-16]
      *p3++ = m2 - m3;
 8000bba:	ed4e 5a03 	vstr	s11, [lr, #-12]
      *pEnd3-- = m0 - m1;
 8000bbe:	edcc 7a04 	vstr	s15, [ip, #16]
      *pEnd3-- = m3 - m2;
 8000bc2:	edcc 6a03 	vstr	s13, [ip, #12]

      /* COL 4 */
      twR = tw4[0];
 8000bc6:	ed58 6a0c 	vldr	s13, [r8, #-48]	; 0xffffffd0
      twI = tw4[1];
 8000bca:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
      /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
      /* Bottom */
      m0 = t4[3] * twI;
      m1 = t4[2] * twR;
      m2 = t4[2] * twI;
      m3 = t4[3] * twR;
 8000bce:	ee66 5a26 	vmul.f32	s11, s12, s13
      *p4++ = m2 - m3;
 8000bd2:	ee67 3ac7 	vnmul.f32	s7, s15, s14
      m1 = t4[1] * twI;
 8000bd6:	ee25 3a27 	vmul.f32	s6, s10, s15

      *pEnd4-- = m0 - m1;
 8000bda:	ee26 4ae4 	vnmul.f32	s8, s13, s9
      *p4++ = m2 - m3;
 8000bde:	eee5 3a26 	vfma.f32	s7, s10, s13
      *p4++ = m0 + m1;
 8000be2:	eea7 3a26 	vfma.f32	s6, s14, s13
      *pEnd4-- = m0 - m1;
 8000be6:	eef0 6a44 	vmov.f32	s13, s8
      *pEnd4-- = m2 + m3;
 8000bea:	eeb0 7a65 	vmov.f32	s14, s11
      *pEnd4-- = m0 - m1;
 8000bee:	eee6 6a27 	vfma.f32	s13, s12, s15
      *pEnd4-- = m2 + m3;
 8000bf2:	eea4 7aa7 	vfma.f32	s14, s9, s15
      *p4++ = m2 - m3;
 8000bf6:	ed42 3a03 	vstr	s7, [r2, #-12]
      *p4++ = m0 + m1;
 8000bfa:	ed02 3a04 	vstr	s6, [r2, #-16]
      *pEnd4-- = m0 - m1;
 8000bfe:	edc3 6a04 	vstr	s13, [r3, #16]
      *pEnd4-- = m2 + m3;
 8000c02:	ed83 7a03 	vstr	s14, [r3, #12]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000c06:	f47f af04 	bne.w	8000a12 <arm_cfft_radix8by4_f32+0x12e>
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000c0a:	9b08      	ldr	r3, [sp, #32]
 8000c0c:	9a04      	ldr	r2, [sp, #16]
 8000c0e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c12:	9204      	str	r2, [sp, #16]
      twI = *tw2++;
 8000c14:	9a03      	ldr	r2, [sp, #12]
 8000c16:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c1a:	9203      	str	r2, [sp, #12]
      *p2++ = m2 - m3;
 8000c1c:	9a06      	ldr	r2, [sp, #24]
 8000c1e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c22:	9206      	str	r2, [sp, #24]
      tw3 += twMod3;
 8000c24:	9a01      	ldr	r2, [sp, #4]
 8000c26:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8000c2a:	9201      	str	r2, [sp, #4]
      *p3++ = m2 - m3;
 8000c2c:	9a00      	ldr	r2, [sp, #0]
 8000c2e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c32:	9200      	str	r2, [sp, #0]
      *p4++ = m2 - m3;
 8000c34:	9a05      	ldr	r2, [sp, #20]
 8000c36:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
      tw4 += twMod4;
 8000c3a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
      *p4++ = m2 - m3;
 8000c3e:	9205      	str	r2, [sp, #20]
      tw4 += twMod4;
 8000c40:	9a02      	ldr	r2, [sp, #8]
 8000c42:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8000c46:	9302      	str	r3, [sp, #8]
    p1ap3_1 = p1[1] + p3[1];
    p1sp3_1 = p1[1] - p3[1];

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000c48:	9b06      	ldr	r3, [sp, #24]
 8000c4a:	9e05      	ldr	r6, [sp, #20]
    p1ap3_0 = p1[0] + p3[0];
 8000c4c:	9f04      	ldr	r7, [sp, #16]
 8000c4e:	9900      	ldr	r1, [sp, #0]
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000c50:	edd3 3a00 	vldr	s7, [r3]
 8000c54:	ed96 3a00 	vldr	s6, [r6]
    p1ap3_0 = p1[0] + p3[0];
 8000c58:	ed91 7a00 	vldr	s14, [r1]
 8000c5c:	edd7 7a00 	vldr	s15, [r7]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
    t4[1] = p1sp3_1 + p2[0] - p4[0];
    /* col 1 - Top */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c60:	ee73 6a83 	vadd.f32	s13, s7, s6
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c64:	edd6 2a01 	vldr	s5, [r6, #4]
    p1ap3_0 = p1[0] + p3[0];
 8000c68:	ee77 5a87 	vadd.f32	s11, s15, s14
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c6c:	ed93 2a01 	vldr	s4, [r3, #4]
    p1ap3_1 = p1[1] + p3[1];
 8000c70:	ed91 5a01 	vldr	s10, [r1, #4]
    p1sp3_0 = p1[0] - p3[0];
 8000c74:	ee77 7ac7 	vsub.f32	s15, s15, s14
    p1ap3_1 = p1[1] + p3[1];
 8000c78:	ed97 6a01 	vldr	s12, [r7, #4]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c7c:	ee76 6aa5 	vadd.f32	s13, s13, s11

    *p4++ = m0 + m1;
    *p4++ = m2 - m3;

    /* first col */
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c80:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    p1sp3_1 = p1[1] - p3[1];
 8000c84:	ee36 7a45 	vsub.f32	s14, s12, s10
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    p1ap3_1 = p1[1] + p3[1];
 8000c8a:	ee36 6a05 	vadd.f32	s12, s12, s10
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c8e:	980c      	ldr	r0, [sp, #48]	; 0x30
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c90:	edc7 6a00 	vstr	s13, [r7]
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c94:	ee37 4ae2 	vsub.f32	s8, s15, s5
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000c98:	edd6 1a01 	vldr	s3, [r6, #4]
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000c9c:	ee77 4a63 	vsub.f32	s9, s14, s7
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000ca0:	edd3 6a01 	vldr	s13, [r3, #4]
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000ca4:	ee35 5ae3 	vsub.f32	s10, s11, s7
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000ca8:	ee34 4a02 	vadd.f32	s8, s8, s4
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cac:	ee76 6aa1 	vadd.f32	s13, s13, s3
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000cb0:	ee74 4a83 	vadd.f32	s9, s9, s6
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000cb4:	ee76 5a42 	vsub.f32	s11, s12, s4
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cb8:	ee76 6a86 	vadd.f32	s13, s13, s12
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000cbc:	ee35 5a43 	vsub.f32	s10, s10, s6
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000cc0:	ee37 7a43 	vsub.f32	s14, s14, s6
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cc4:	edc7 6a01 	vstr	s13, [r7, #4]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000cc8:	ee75 5ae2 	vsub.f32	s11, s11, s5
    twI = tw2[1];
 8000ccc:	9f03      	ldr	r7, [sp, #12]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000cce:	ee77 7ac2 	vsub.f32	s15, s15, s4
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000cd2:	ee37 7a23 	vadd.f32	s14, s14, s7
    twI = tw2[1];
 8000cd6:	edd7 6a01 	vldr	s13, [r7, #4]
    twR = tw2[0];
 8000cda:	ed97 3a00 	vldr	s6, [r7]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000cde:	ee77 7aa2 	vadd.f32	s15, s15, s5
    m1 = t2[1] * twI;
 8000ce2:	ee24 6aa6 	vmul.f32	s12, s9, s13
    twI = tw3[1];
 8000ce6:	9f01      	ldr	r7, [sp, #4]
    *p2++ = m2 - m3;
 8000ce8:	ee66 6ac4 	vnmul.f32	s13, s13, s8
    *p2++ = m0 + m1;
 8000cec:	eea4 6a03 	vfma.f32	s12, s8, s6
    *p2++ = m2 - m3;
 8000cf0:	eee4 6a83 	vfma.f32	s13, s9, s6
    *p2++ = m0 + m1;
 8000cf4:	ed83 6a00 	vstr	s12, [r3]
    *p2++ = m2 - m3;
 8000cf8:	edc3 6a01 	vstr	s13, [r3, #4]
    twI = tw3[1];
 8000cfc:	edd7 6a01 	vldr	s13, [r7, #4]
    twR = tw3[0];
 8000d00:	edd7 4a00 	vldr	s9, [r7]
    m1 = t3[1] * twI;
 8000d04:	ee25 6aa6 	vmul.f32	s12, s11, s13
    *p3++ = m0 + m1;
 8000d08:	9b00      	ldr	r3, [sp, #0]
    *p3++ = m2 - m3;
 8000d0a:	ee66 6ac5 	vnmul.f32	s13, s13, s10
    *p3++ = m0 + m1;
 8000d0e:	eea5 6a24 	vfma.f32	s12, s10, s9
    *p3++ = m2 - m3;
 8000d12:	eee5 6aa4 	vfma.f32	s13, s11, s9
    *p3++ = m0 + m1;
 8000d16:	ed83 6a00 	vstr	s12, [r3]
    *p3++ = m2 - m3;
 8000d1a:	edc3 6a01 	vstr	s13, [r3, #4]
    twI = tw4[1];
 8000d1e:	9b02      	ldr	r3, [sp, #8]
 8000d20:	edd3 6a01 	vldr	s13, [r3, #4]
    twR = tw4[0];
 8000d24:	edd3 5a00 	vldr	s11, [r3]
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d28:	2304      	movs	r3, #4
    m1 = t4[1] * twI;
 8000d2a:	ee27 6a26 	vmul.f32	s12, s14, s13
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d2e:	9100      	str	r1, [sp, #0]
    *p4++ = m2 - m3;
 8000d30:	ee66 6ae7 	vnmul.f32	s13, s13, s15
    *p4++ = m0 + m1;
 8000d34:	eea7 6aa5 	vfma.f32	s12, s15, s11
    *p4++ = m2 - m3;
 8000d38:	eee7 6a25 	vfma.f32	s13, s14, s11
    *p4++ = m0 + m1;
 8000d3c:	ed86 6a00 	vstr	s12, [r6]
    *p4++ = m2 - m3;
 8000d40:	edc6 6a01 	vstr	s13, [r6, #4]
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d44:	f000 f88e 	bl	8000e64 <arm_radix8_butterfly_f32>

    /* second col */
    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 8000d48:	4628      	mov	r0, r5
 8000d4a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8000d4c:	2304      	movs	r3, #4
 8000d4e:	9900      	ldr	r1, [sp, #0]
 8000d50:	686a      	ldr	r2, [r5, #4]
 8000d52:	f000 f887 	bl	8000e64 <arm_radix8_butterfly_f32>

    /* third col */
    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 8000d56:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000d58:	686a      	ldr	r2, [r5, #4]
 8000d5a:	2304      	movs	r3, #4
 8000d5c:	9900      	ldr	r1, [sp, #0]
 8000d5e:	f000 f881 	bl	8000e64 <arm_radix8_butterfly_f32>

    /* fourth col */
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8000d62:	2304      	movs	r3, #4
 8000d64:	686a      	ldr	r2, [r5, #4]
 8000d66:	4620      	mov	r0, r4
 8000d68:	9900      	ldr	r1, [sp, #0]
}
 8000d6a:	b00f      	add	sp, #60	; 0x3c
 8000d6c:	ecbd 8b06 	vpop	{d8-d10}
 8000d70:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8000d74:	f000 b876 	b.w	8000e64 <arm_radix8_butterfly_f32>

08000d78 <arm_cfft_f32>:
        uint8_t bitReverseFlag)
{
  uint32_t  L = S->fftLen, l;
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 8000d78:	2a01      	cmp	r2, #1
{
 8000d7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d7e:	4606      	mov	r6, r0
 8000d80:	4617      	mov	r7, r2
 8000d82:	460c      	mov	r4, r1
 8000d84:	4698      	mov	r8, r3
  uint32_t  L = S->fftLen, l;
 8000d86:	8805      	ldrh	r5, [r0, #0]
  if (ifftFlag == 1U)
 8000d88:	d059      	beq.n	8000e3e <arm_cfft_f32+0xc6>
      *pSrc = -*pSrc;
      pSrc += 2;
    }
  }

  switch (L)
 8000d8a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8000d8e:	d051      	beq.n	8000e34 <arm_cfft_f32+0xbc>
 8000d90:	d80f      	bhi.n	8000db2 <arm_cfft_f32+0x3a>
 8000d92:	2d40      	cmp	r5, #64	; 0x40
 8000d94:	d014      	beq.n	8000dc0 <arm_cfft_f32+0x48>
 8000d96:	d949      	bls.n	8000e2c <arm_cfft_f32+0xb4>
 8000d98:	2d80      	cmp	r5, #128	; 0x80
 8000d9a:	d103      	bne.n	8000da4 <arm_cfft_f32+0x2c>
  {
  case 16:
  case 128:
  case 1024:
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8000d9c:	4621      	mov	r1, r4
 8000d9e:	4630      	mov	r0, r6
 8000da0:	f7ff fcd4 	bl	800074c <arm_cfft_radix8by2_f32>
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
    break;
  }

  if ( bitReverseFlag )
 8000da4:	f1b8 0f00 	cmp.w	r8, #0
 8000da8:	d113      	bne.n	8000dd2 <arm_cfft_f32+0x5a>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);

  if (ifftFlag == 1U)
 8000daa:	2f01      	cmp	r7, #1
 8000dac:	d018      	beq.n	8000de0 <arm_cfft_f32+0x68>
      *pSrc++ *=   invL ;
      *pSrc    = -(*pSrc) * invL;
      pSrc++;
    }
  }
}
 8000dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch (L)
 8000db2:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000db6:	d03d      	beq.n	8000e34 <arm_cfft_f32+0xbc>
 8000db8:	d931      	bls.n	8000e1e <arm_cfft_f32+0xa6>
 8000dba:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8000dbe:	d1f1      	bne.n	8000da4 <arm_cfft_f32+0x2c>
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	6872      	ldr	r2, [r6, #4]
 8000dc4:	4629      	mov	r1, r5
 8000dc6:	4620      	mov	r0, r4
 8000dc8:	f000 f84c 	bl	8000e64 <arm_radix8_butterfly_f32>
  if ( bitReverseFlag )
 8000dcc:	f1b8 0f00 	cmp.w	r8, #0
 8000dd0:	d0eb      	beq.n	8000daa <arm_cfft_f32+0x32>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 8000dd2:	68b2      	ldr	r2, [r6, #8]
 8000dd4:	4620      	mov	r0, r4
 8000dd6:	89b1      	ldrh	r1, [r6, #12]
 8000dd8:	f7ff fa82 	bl	80002e0 <arm_bitreversal_32>
  if (ifftFlag == 1U)
 8000ddc:	2f01      	cmp	r7, #1
 8000dde:	d1e6      	bne.n	8000dae <arm_cfft_f32+0x36>
    invL = 1.0f / (float32_t)L;
 8000de0:	ee07 5a90 	vmov	s15, r5
 8000de4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000de8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000dec:	eec7 6a27 	vdiv.f32	s13, s14, s15
    for (l= 0; l < L; l++)
 8000df0:	2d00      	cmp	r5, #0
 8000df2:	d0dc      	beq.n	8000dae <arm_cfft_f32+0x36>
 8000df4:	f104 0108 	add.w	r1, r4, #8
 8000df8:	2300      	movs	r3, #0
      *pSrc++ *=   invL ;
 8000dfa:	ed11 7a02 	vldr	s14, [r1, #-8]
    for (l= 0; l < L; l++)
 8000dfe:	3301      	adds	r3, #1
      *pSrc    = -(*pSrc) * invL;
 8000e00:	ed51 7a01 	vldr	s15, [r1, #-4]
    for (l= 0; l < L; l++)
 8000e04:	3108      	adds	r1, #8
 8000e06:	429d      	cmp	r5, r3
      *pSrc++ *=   invL ;
 8000e08:	ee27 7a26 	vmul.f32	s14, s14, s13
      *pSrc    = -(*pSrc) * invL;
 8000e0c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
      *pSrc++ *=   invL ;
 8000e10:	ed01 7a04 	vstr	s14, [r1, #-16]
      *pSrc    = -(*pSrc) * invL;
 8000e14:	ed41 7a03 	vstr	s15, [r1, #-12]
    for (l= 0; l < L; l++)
 8000e18:	d1ef      	bne.n	8000dfa <arm_cfft_f32+0x82>
}
 8000e1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch (L)
 8000e1e:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8000e22:	d0cd      	beq.n	8000dc0 <arm_cfft_f32+0x48>
 8000e24:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8000e28:	d0b8      	beq.n	8000d9c <arm_cfft_f32+0x24>
 8000e2a:	e7bb      	b.n	8000da4 <arm_cfft_f32+0x2c>
 8000e2c:	2d10      	cmp	r5, #16
 8000e2e:	d0b5      	beq.n	8000d9c <arm_cfft_f32+0x24>
 8000e30:	2d20      	cmp	r5, #32
 8000e32:	d1b7      	bne.n	8000da4 <arm_cfft_f32+0x2c>
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8000e34:	4621      	mov	r1, r4
 8000e36:	4630      	mov	r0, r6
 8000e38:	f7ff fd54 	bl	80008e4 <arm_cfft_radix8by4_f32>
    break;
 8000e3c:	e7b2      	b.n	8000da4 <arm_cfft_f32+0x2c>
    for (l = 0; l < L; l++)
 8000e3e:	b175      	cbz	r5, 8000e5e <arm_cfft_f32+0xe6>
 8000e40:	310c      	adds	r1, #12
 8000e42:	f04f 0c00 	mov.w	ip, #0
      *pSrc = -*pSrc;
 8000e46:	ed51 7a02 	vldr	s15, [r1, #-8]
    for (l = 0; l < L; l++)
 8000e4a:	f10c 0c01 	add.w	ip, ip, #1
 8000e4e:	3108      	adds	r1, #8
      *pSrc = -*pSrc;
 8000e50:	eef1 7a67 	vneg.f32	s15, s15
    for (l = 0; l < L; l++)
 8000e54:	4565      	cmp	r5, ip
      *pSrc = -*pSrc;
 8000e56:	ed41 7a04 	vstr	s15, [r1, #-16]
    for (l = 0; l < L; l++)
 8000e5a:	d1f4      	bne.n	8000e46 <arm_cfft_f32+0xce>
 8000e5c:	e795      	b.n	8000d8a <arm_cfft_f32+0x12>
  if ( bitReverseFlag )
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d0a5      	beq.n	8000dae <arm_cfft_f32+0x36>
 8000e62:	e7b6      	b.n	8000dd2 <arm_cfft_f32+0x5a>

08000e64 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  const float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 8000e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e68:	ed2d 8b10 	vpush	{d8-d15}
 8000e6c:	b091      	sub	sp, #68	; 0x44
 8000e6e:	468a      	mov	sl, r1
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;

   n2 = fftLen;
 8000e70:	468b      	mov	fp, r1
         pSrc[2 * i7 + 1] = t2 + r3;
         r1 = (r6 - r8) * C81;
         r6 = (r6 + r8) * C81;
         r2 = (s6 - s8) * C81;
         s6 = (s6 + s8) * C81;
         t1 = r5 - r1;
 8000e72:	eddf babd 	vldr	s23, [pc, #756]	; 8001168 <arm_radix8_butterfly_f32+0x304>
{
 8000e76:	900e      	str	r0, [sp, #56]	; 0x38
 8000e78:	e9cd 320c 	strd	r3, r2, [sp, #48]	; 0x30
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	3304      	adds	r3, #4
 8000e80:	930f      	str	r3, [sp, #60]	; 0x3c
      n2 = n2 >> 3;
 8000e82:	ea4f 07db 	mov.w	r7, fp, lsr #3
 8000e86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8000e88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
      i1 = 0;
 8000e8c:	f04f 0e00 	mov.w	lr, #0
 8000e90:	eb07 0187 	add.w	r1, r7, r7, lsl #2
      n2 = n2 >> 3;
 8000e94:	970b      	str	r7, [sp, #44]	; 0x2c
      i1 = 0;
 8000e96:	0178      	lsls	r0, r7, #5
 8000e98:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 8000e9c:	9002      	str	r0, [sp, #8]
 8000e9e:	00c8      	lsls	r0, r1, #3
 8000ea0:	ebc7 01c7 	rsb	r1, r7, r7, lsl #3
 8000ea4:	ea4f 1807 	mov.w	r8, r7, lsl #4
 8000ea8:	9003      	str	r0, [sp, #12]
 8000eaa:	00c8      	lsls	r0, r1, #3
 8000eac:	eb02 1447 	add.w	r4, r2, r7, lsl #5
 8000eb0:	f108 0104 	add.w	r1, r8, #4
 8000eb4:	9006      	str	r0, [sp, #24]
 8000eb6:	f109 0004 	add.w	r0, r9, #4
 8000eba:	9401      	str	r4, [sp, #4]
 8000ebc:	eb07 0647 	add.w	r6, r7, r7, lsl #1
 8000ec0:	4410      	add	r0, r2
 8000ec2:	4411      	add	r1, r2
 8000ec4:	9a01      	ldr	r2, [sp, #4]
 8000ec6:	eb04 1507 	add.w	r5, r4, r7, lsl #4
 8000eca:	eb02 0cc7 	add.w	ip, r2, r7, lsl #3
 8000ece:	0132      	lsls	r2, r6, #4
 8000ed0:	eba5 04c6 	sub.w	r4, r5, r6, lsl #3
 8000ed4:	9204      	str	r2, [sp, #16]
 8000ed6:	00f2      	lsls	r2, r6, #3
 8000ed8:	eb04 1747 	add.w	r7, r4, r7, lsl #5
 8000edc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8000ede:	9205      	str	r2, [sp, #20]
 8000ee0:	9a01      	ldr	r2, [sp, #4]
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000ee2:	ed11 7a01 	vldr	s14, [r1, #-4]
         pSrc[2 * i2 + 1] = s5 - r7;
         pSrc[2 * i8 + 1] = s5 + r7;
         pSrc[2 * i6 + 1] = t2 - r8;
         pSrc[2 * i4 + 1] = t2 + r8;

         i1 += n1;
 8000ee6:	44de      	add	lr, fp
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8000ee8:	edd4 4a00 	vldr	s9, [r4]
 8000eec:	ed97 5a00 	vldr	s10, [r7]
      } while (i1 < fftLen);
 8000ef0:	45f2      	cmp	sl, lr
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000ef2:	ed95 9a00 	vldr	s18, [r5]
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000ef6:	ed92 6a00 	vldr	s12, [r2]
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8000efa:	ee74 8a85 	vadd.f32	s17, s9, s10
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000efe:	ed9c 4a00 	vldr	s8, [ip]
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000f02:	ee77 5a09 	vadd.f32	s11, s14, s18
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000f06:	ed56 6a01 	vldr	s13, [r6, #-4]
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8000f0a:	ee37 1a49 	vsub.f32	s2, s14, s18
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000f0e:	ed50 7a01 	vldr	s15, [r0, #-4]
 8000f12:	ee39 9a47 	vsub.f32	s18, s18, s14
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000f16:	ee76 1a86 	vadd.f32	s3, s13, s12
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000f1a:	ee37 8a84 	vadd.f32	s16, s15, s8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8000f1e:	ee76 6ac6 	vsub.f32	s13, s13, s12
         r1 = r1 + r3;
 8000f22:	ee31 7aa5 	vadd.f32	s14, s3, s11
         r2 = r2 + r4;
 8000f26:	ee38 6a28 	vadd.f32	s12, s16, s17
         t1 = r1 - r3;
 8000f2a:	ee71 1ae5 	vsub.f32	s3, s3, s11
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8000f2e:	ee77 7ac4 	vsub.f32	s15, s15, s8
         pSrc[2 * i1] = r1 + r2;
 8000f32:	ee77 5a06 	vadd.f32	s11, s14, s12
         pSrc[2 * i5] = r1 - r2;
 8000f36:	ee37 7a46 	vsub.f32	s14, s14, s12
         r1 = (r6 - r8) * C81;
 8000f3a:	ee37 4ae4 	vsub.f32	s8, s15, s9
         pSrc[2 * i1] = r1 + r2;
 8000f3e:	ed46 5a01 	vstr	s11, [r6, #-4]
         r6 = (r6 + r8) * C81;
 8000f42:	ee77 7ac5 	vsub.f32	s15, s15, s10
         pSrc[2 * i5] = r1 - r2;
 8000f46:	ed82 7a00 	vstr	s14, [r2]
         t1 = r5 - r1;
 8000f4a:	eeb0 0a66 	vmov.f32	s0, s13
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f4e:	ed9c aa01 	vldr	s20, [ip, #4]
         r1 = (r6 - r8) * C81;
 8000f52:	ee34 4a05 	vadd.f32	s8, s8, s10
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f56:	ed90 2a00 	vldr	s4, [r0]
         r6 = (r6 + r8) * C81;
 8000f5a:	ee77 7aa4 	vadd.f32	s15, s15, s9
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000f5e:	edd2 3a01 	vldr	s7, [r2, #4]
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8000f62:	ee32 6a4a 	vsub.f32	s12, s4, s20
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000f66:	edd4 2a01 	vldr	s5, [r4, #4]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000f6a:	edd6 5a00 	vldr	s11, [r6]
         t1 = r5 - r1;
 8000f6e:	eea4 0a6b 	vfms.f32	s0, s8, s23
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000f72:	edd7 9a01 	vldr	s19, [r7, #4]
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f76:	ee32 2a0a 	vadd.f32	s4, s4, s20
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8000f7a:	ee75 0ae3 	vsub.f32	s1, s11, s7
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000f7e:	ed91 5a00 	vldr	s10, [r1]
         r2 = (s6 - s8) * C81;
 8000f82:	ee36 3a62 	vsub.f32	s6, s12, s5
         s6 = (s6 + s8) * C81;
 8000f86:	ee36 7a69 	vsub.f32	s14, s12, s19
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000f8a:	ed95 6a01 	vldr	s12, [r5, #4]
         t2 = s5 - r2;
 8000f8e:	eef0 4a60 	vmov.f32	s9, s1
         r2 = (s6 - s8) * C81;
 8000f92:	ee33 3a29 	vadd.f32	s6, s6, s19
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000f96:	ee75 5aa3 	vadd.f32	s11, s11, s7
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8000f9a:	ee75 3a46 	vsub.f32	s7, s10, s12
         t2 = s5 - r2;
 8000f9e:	eee3 4a6b 	vfms.f32	s9, s6, s23
         s6 = (s6 + s8) * C81;
 8000fa2:	ee37 7a22 	vadd.f32	s14, s14, s5
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000fa6:	ee75 aa06 	vadd.f32	s21, s10, s12
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000faa:	ee72 2aa9 	vadd.f32	s5, s5, s19
         t2 = r1 - s3;
 8000fae:	ee36 5a45 	vsub.f32	s10, s12, s10
         s7 = s7 + s6;
 8000fb2:	eeb0 aa63 	vmov.f32	s20, s7
 8000fb6:	eef0 9a40 	vmov.f32	s19, s0
         t2 = r1 - s3;
 8000fba:	ee35 6aea 	vsub.f32	s12, s11, s21
         r5 = r5 + r1;
 8000fbe:	eee4 6a2b 	vfma.f32	s13, s8, s23
         s7 = s7 + s6;
 8000fc2:	eea7 aa2b 	vfma.f32	s20, s14, s23
 8000fc6:	eee7 9a6b 	vfms.f32	s19, s14, s23
 8000fca:	eea7 5a2b 	vfma.f32	s10, s14, s23
         r7 = r7 + r6;
 8000fce:	eeb0 4a41 	vmov.f32	s8, s2
         r1 = r1 + s3;
 8000fd2:	ee35 7aaa 	vadd.f32	s14, s11, s21
 8000fd6:	eef0 5a64 	vmov.f32	s11, s9
         r7 = r7 + r6;
 8000fda:	eea7 4aab 	vfma.f32	s8, s15, s23
         s5 = s5 + r2;
 8000fde:	eee3 0a2b 	vfma.f32	s1, s6, s23
 8000fe2:	eea7 9aab 	vfma.f32	s18, s15, s23
 8000fe6:	eee7 5aeb 	vfms.f32	s11, s15, s23
         r2 = r2 + r4;
 8000fea:	ee72 aa22 	vadd.f32	s21, s4, s5
         pSrc[2 * i3]     = t1 + s3;
 8000fee:	ee31 bae2 	vsub.f32	s22, s3, s5
         pSrc[2 * i7]     = t1 - s3;
 8000ff2:	ee71 7ac2 	vsub.f32	s15, s3, s4
         pSrc[2 * i3 + 1] = t2 - r3;
 8000ff6:	ee36 3a48 	vsub.f32	s6, s12, s16
         pSrc[2 * i7 + 1] = t2 + r3;
 8000ffa:	ee36 6a68 	vsub.f32	s12, s12, s17
         pSrc[2 * i1 + 1] = r1 + r2;
 8000ffe:	ee77 1a2a 	vadd.f32	s3, s14, s21
         pSrc[2 * i7]     = t1 - s3;
 8001002:	ee77 7aa2 	vadd.f32	s15, s15, s5
         pSrc[2 * i7 + 1] = t2 + r3;
 8001006:	ee36 6a08 	vadd.f32	s12, s12, s16
         pSrc[2 * i2 + 1] = s5 - r7;
 800100a:	ee70 2ac4 	vsub.f32	s5, s1, s8
         pSrc[2 * i1 + 1] = r1 + r2;
 800100e:	edc6 1a00 	vstr	s3, [r6]
         pSrc[2 * i2]     = r5 + s7;
 8001012:	ee36 8a8a 	vadd.f32	s16, s13, s20
      } while (i1 < fftLen);
 8001016:	441e      	add	r6, r3
         pSrc[2 * i5 + 1] = r1 - r2;
 8001018:	ee37 7a6a 	vsub.f32	s14, s14, s21
         pSrc[2 * i3]     = t1 + s3;
 800101c:	ee3b 2a02 	vadd.f32	s4, s22, s4
         pSrc[2 * i3 + 1] = t2 - r3;
 8001020:	ee33 3a28 	vadd.f32	s6, s6, s17
         pSrc[2 * i8]     = r5 - s7;
 8001024:	ee76 6aca 	vsub.f32	s13, s13, s20
         pSrc[2 * i5 + 1] = r1 - r2;
 8001028:	ed82 7a01 	vstr	s14, [r2, #4]
         pSrc[2 * i6]     = t1 + s8;
 800102c:	ee73 3aa9 	vadd.f32	s7, s7, s19
         pSrc[2 * i3]     = t1 + s3;
 8001030:	ed01 2a01 	vstr	s4, [r1, #-4]
         pSrc[2 * i4]     = t1 - s8;
 8001034:	ee30 5a05 	vadd.f32	s10, s0, s10
         pSrc[2 * i7]     = t1 - s3;
 8001038:	edc5 7a00 	vstr	s15, [r5]
         pSrc[2 * i8 + 1] = s5 + r7;
 800103c:	ee34 4a20 	vadd.f32	s8, s8, s1
         pSrc[2 * i3 + 1] = t2 - r3;
 8001040:	ed81 3a00 	vstr	s6, [r1]
         pSrc[2 * i6 + 1] = t2 - r8;
 8001044:	ee74 4a89 	vadd.f32	s9, s9, s18
         pSrc[2 * i7 + 1] = t2 + r3;
 8001048:	ed85 6a01 	vstr	s12, [r5, #4]
         pSrc[2 * i4 + 1] = t2 + r8;
 800104c:	ee71 5a25 	vadd.f32	s11, s2, s11
         pSrc[2 * i2]     = r5 + s7;
 8001050:	ed00 8a01 	vstr	s16, [r0, #-4]
      } while (i1 < fftLen);
 8001054:	441a      	add	r2, r3
         pSrc[2 * i8]     = r5 - s7;
 8001056:	edc7 6a00 	vstr	s13, [r7]
      } while (i1 < fftLen);
 800105a:	4419      	add	r1, r3
         pSrc[2 * i6]     = t1 + s8;
 800105c:	edcc 3a00 	vstr	s7, [ip]
      } while (i1 < fftLen);
 8001060:	441d      	add	r5, r3
         pSrc[2 * i4]     = t1 - s8;
 8001062:	ed84 5a00 	vstr	s10, [r4]
         pSrc[2 * i2 + 1] = s5 - r7;
 8001066:	edc0 2a00 	vstr	s5, [r0]
      } while (i1 < fftLen);
 800106a:	4418      	add	r0, r3
         pSrc[2 * i8 + 1] = s5 + r7;
 800106c:	ed87 4a01 	vstr	s8, [r7, #4]
      } while (i1 < fftLen);
 8001070:	441f      	add	r7, r3
         pSrc[2 * i6 + 1] = t2 - r8;
 8001072:	edcc 4a01 	vstr	s9, [ip, #4]
      } while (i1 < fftLen);
 8001076:	449c      	add	ip, r3
         pSrc[2 * i4 + 1] = t2 + r8;
 8001078:	edc4 5a01 	vstr	s11, [r4, #4]
      } while (i1 < fftLen);
 800107c:	441c      	add	r4, r3
 800107e:	f63f af30 	bhi.w	8000ee2 <arm_radix8_butterfly_f32+0x7e>

      if (n2 < 8)
 8001082:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001084:	2a07      	cmp	r2, #7
 8001086:	f240 819f 	bls.w	80013c8 <arm_radix8_butterfly_f32+0x564>
 800108a:	9d02      	ldr	r5, [sp, #8]
 800108c:	f109 0908 	add.w	r9, r9, #8
 8001090:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8001092:	f108 080c 	add.w	r8, r8, #12
 8001096:	3508      	adds	r5, #8
 8001098:	9a06      	ldr	r2, [sp, #24]
 800109a:	9905      	ldr	r1, [sp, #20]
 800109c:	1975      	adds	r5, r6, r5
 800109e:	3208      	adds	r2, #8
 80010a0:	9c03      	ldr	r4, [sp, #12]
 80010a2:	3108      	adds	r1, #8
 80010a4:	950a      	str	r5, [sp, #40]	; 0x28
 80010a6:	4635      	mov	r5, r6
 80010a8:	9804      	ldr	r0, [sp, #16]
 80010aa:	3408      	adds	r4, #8
 80010ac:	18aa      	adds	r2, r5, r2
 80010ae:	1869      	adds	r1, r5, r1
 80010b0:	3008      	adds	r0, #8
 80010b2:	444e      	add	r6, r9
 80010b4:	9205      	str	r2, [sp, #20]
 80010b6:	462a      	mov	r2, r5
 80010b8:	192c      	adds	r4, r5, r4
 80010ba:	1828      	adds	r0, r5, r0
 80010bc:	320c      	adds	r2, #12
 80010be:	9106      	str	r1, [sp, #24]
         break;

      ia1 = 0;
      j = 1;
 80010c0:	f04f 0901 	mov.w	r9, #1
 80010c4:	eb05 0108 	add.w	r1, r5, r8
      ia1 = 0;
 80010c8:	f04f 0800 	mov.w	r8, #0
 80010cc:	9609      	str	r6, [sp, #36]	; 0x24
 80010ce:	9408      	str	r4, [sp, #32]
 80010d0:	9007      	str	r0, [sp, #28]
 80010d2:	9103      	str	r1, [sp, #12]
 80010d4:	9204      	str	r2, [sp, #16]

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 80010d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
         si5 = pCoef[2 * ia4 + 1];
         si6 = pCoef[2 * ia5 + 1];
         si7 = pCoef[2 * ia6 + 1];
         si8 = pCoef[2 * ia7 + 1];

         i1 = j;
 80010d8:	46ce      	mov	lr, r9
         si8 = pCoef[2 * ia7 + 1];
 80010da:	9e05      	ldr	r6, [sp, #20]
         id  = ia1 + twidCoefModifier;
 80010dc:	4490      	add	r8, r2
         co2 = pCoef[2 * ia1];
 80010de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80010e0:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80010e4:	eb08 0148 	add.w	r1, r8, r8, lsl #1
 80010e8:	ed92 fa00 	vldr	s30, [r2]
         co3 = pCoef[2 * ia2];
 80010ec:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80010f0:	edd2 ea00 	vldr	s29, [r2]
         co4 = pCoef[2 * ia3];
 80010f4:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80010f8:	ed92 ea00 	vldr	s28, [r2]
         co5 = pCoef[2 * ia4];
 80010fc:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001100:	edd2 da00 	vldr	s27, [r2]
         co6 = pCoef[2 * ia5];
 8001104:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001108:	ed92 da00 	vldr	s26, [r2]
         co7 = pCoef[2 * ia6];
 800110c:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001110:	edd2 ca00 	vldr	s25, [r2]
         co8 = pCoef[2 * ia7];
 8001114:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001118:	ed92 ca00 	vldr	s24, [r2]
         si8 = pCoef[2 * ia7 + 1];
 800111c:	ed92 ba01 	vldr	s22, [r2, #4]
 8001120:	eba2 1201 	sub.w	r2, r2, r1, lsl #4
         si2 = pCoef[2 * ia1 + 1];
 8001124:	edd2 aa01 	vldr	s21, [r2, #4]
         si3 = pCoef[2 * ia2 + 1];
 8001128:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 800112c:	ed92 aa01 	vldr	s20, [r2, #4]
         si4 = pCoef[2 * ia3 + 1];
 8001130:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001134:	edd2 9a01 	vldr	s19, [r2, #4]
         si5 = pCoef[2 * ia4 + 1];
 8001138:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 800113c:	ed92 9a01 	vldr	s18, [r2, #4]
         si6 = pCoef[2 * ia5 + 1];
 8001140:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001144:	edd2 7a01 	vldr	s15, [r2, #4]
         si7 = pCoef[2 * ia6 + 1];
 8001148:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
         si6 = pCoef[2 * ia5 + 1];
 800114c:	edcd 7a01 	vstr	s15, [sp, #4]
         si7 = pCoef[2 * ia6 + 1];
 8001150:	edd2 7a01 	vldr	s15, [r2, #4]
         si8 = pCoef[2 * ia7 + 1];
 8001154:	9a0a      	ldr	r2, [sp, #40]	; 0x28
         si7 = pCoef[2 * ia6 + 1];
 8001156:	edcd 7a02 	vstr	s15, [sp, #8]
         si8 = pCoef[2 * ia7 + 1];
 800115a:	e9dd c703 	ldrd	ip, r7, [sp, #12]
 800115e:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8001162:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8001166:	e001      	b.n	800116c <arm_radix8_butterfly_f32+0x308>
 8001168:	3f3504f3 	.word	0x3f3504f3
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800116c:	edd5 3a00 	vldr	s7, [r5]
            p3 = co4 * t2;
            p4 = si4 * t1;
            pSrc[2 * i4]     = p1 + p2;
            pSrc[2 * i4 + 1] = p3 - p4;

            i1 += n1;
 8001170:	44de      	add	lr, fp
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8001172:	ed1c 7a01 	vldr	s14, [ip, #-4]
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8001176:	edd6 fa00 	vldr	s31, [r6]
         } while (i1 < fftLen);
 800117a:	45f2      	cmp	sl, lr
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800117c:	edd4 6a00 	vldr	s13, [r4]
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8001180:	edd2 4a00 	vldr	s9, [r2]
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8001184:	ee33 0aaf 	vadd.f32	s0, s7, s31
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8001188:	ed90 4a00 	vldr	s8, [r0]
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800118c:	ee37 5a26 	vadd.f32	s10, s14, s13
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8001190:	ed57 5a01 	vldr	s11, [r7, #-4]
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8001194:	ee77 8a66 	vsub.f32	s17, s14, s13
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8001198:	edd1 7a00 	vldr	s15, [r1]
 800119c:	ee76 6ac7 	vsub.f32	s13, s13, s14
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 80011a0:	ee35 6aa4 	vadd.f32	s12, s11, s9
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80011a4:	ed97 1a00 	vldr	s2, [r7]
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80011a8:	ee77 0a84 	vadd.f32	s1, s15, s8
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 80011ac:	ee77 7ac4 	vsub.f32	s15, s15, s8
            r1 = r1 + r3;
 80011b0:	ee36 2a05 	vadd.f32	s4, s12, s10
            r2 = r2 + r4;
 80011b4:	ee30 7a80 	vadd.f32	s14, s1, s0
            t1 = r1 - r3;
 80011b8:	ee36 6a45 	vsub.f32	s12, s12, s10
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 80011bc:	ee75 5ae4 	vsub.f32	s11, s11, s9
            pSrc[2 * i1] = r1 + r2;
 80011c0:	ee32 5a07 	vadd.f32	s10, s4, s14
            r2 = r1 - r2;
 80011c4:	ee32 2a47 	vsub.f32	s4, s4, s14
            pSrc[2 * i1] = r1 + r2;
 80011c8:	ed07 5a01 	vstr	s10, [r7, #-4]
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80011cc:	edd2 4a01 	vldr	s9, [r2, #4]
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80011d0:	ed90 7a01 	vldr	s14, [r0, #4]
 80011d4:	ed91 3a01 	vldr	s6, [r1, #4]
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 80011d8:	ee71 2a64 	vsub.f32	s5, s2, s9
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80011dc:	ee31 1a24 	vadd.f32	s2, s2, s9
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80011e0:	ed95 4a01 	vldr	s8, [r5, #4]
            r1 = (r6 - r8) * C81;
 80011e4:	ee77 4ae3 	vsub.f32	s9, s15, s7
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 80011e8:	ed9c 8a00 	vldr	s16, [ip]
            r6 = (r6 + r8) * C81;
 80011ec:	ee77 7aef 	vsub.f32	s15, s15, s31
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 80011f0:	ee33 5a47 	vsub.f32	s10, s6, s14
            r1 = (r6 - r8) * C81;
 80011f4:	ee74 4aaf 	vadd.f32	s9, s9, s31
            r6 = (r6 + r8) * C81;
 80011f8:	ee77 7aa3 	vadd.f32	s15, s15, s7
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80011fc:	edd6 3a01 	vldr	s7, [r6, #4]
            s1 = (s6 - s8) * C81;
 8001200:	ee75 fa44 	vsub.f32	s31, s10, s8
            s6 = (s6 + s8) * C81;
 8001204:	ee35 5a63 	vsub.f32	s10, s10, s7
 8001208:	eee7 6aab 	vfma.f32	s13, s15, s23
            s1 = (s6 - s8) * C81;
 800120c:	ee7f faa3 	vadd.f32	s31, s31, s7
            s6 = (s6 + s8) * C81;
 8001210:	ee35 5a04 	vadd.f32	s10, s10, s8
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8001214:	ee74 3a23 	vadd.f32	s7, s8, s7
            t1 = r5 - r1;
 8001218:	eeb0 4a65 	vmov.f32	s8, s11
            r5 = r5 + r1;
 800121c:	eee4 5aab 	vfma.f32	s11, s9, s23
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8001220:	ee33 3a07 	vadd.f32	s6, s6, s14
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8001224:	ed94 7a01 	vldr	s14, [r4, #4]
            t1 = r5 - r1;
 8001228:	eea4 4aeb 	vfms.f32	s8, s9, s23
            t2 = s5 - s1;
 800122c:	eef0 4a62 	vmov.f32	s9, s5
            s5 = s5 + s1;
 8001230:	eeef 2aab 	vfma.f32	s5, s31, s23
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8001234:	ee78 1a07 	vadd.f32	s3, s16, s14
            t2 = s5 - s1;
 8001238:	eeef 4aeb 	vfms.f32	s9, s31, s23
            r7 = r7 + r6;
 800123c:	eef0 fa68 	vmov.f32	s31, s17
 8001240:	eee7 faab 	vfma.f32	s31, s15, s23
            s6 = t2 - r8;
 8001244:	ee74 6aa6 	vadd.f32	s13, s9, s13
 8001248:	eee7 4aeb 	vfms.f32	s9, s15, s23
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800124c:	ee78 7a47 	vsub.f32	s15, s16, s14
            t2 = s1 - s3;
 8001250:	ee37 7a48 	vsub.f32	s14, s14, s16
            s7 = s7 + s6;
 8001254:	eeb0 8a67 	vmov.f32	s16, s15
 8001258:	eea5 7a2b 	vfma.f32	s14, s10, s23
            t2 = t2 + r8;
 800125c:	ee78 4aa4 	vadd.f32	s9, s17, s9
            s7 = s7 + s6;
 8001260:	eea5 8a2b 	vfma.f32	s16, s10, s23
            t1 = t1 - s8;
 8001264:	ee37 7a04 	vadd.f32	s14, s14, s8
 8001268:	eea5 4a6b 	vfms.f32	s8, s10, s23
            s2 = s2 + s4;
 800126c:	ee33 5a23 	vadd.f32	s10, s6, s7
            r6 = t1 + s8;
 8001270:	ee34 4a27 	vadd.f32	s8, s8, s15
            t2 = s1 - s3;
 8001274:	ee71 7a61 	vsub.f32	s15, s2, s3
            s1 = s1 + s3;
 8001278:	ee71 1a21 	vadd.f32	s3, s2, s3
            r1 = t1 + s3;
 800127c:	ee36 1a63 	vsub.f32	s2, s12, s7
 8001280:	ee36 6a43 	vsub.f32	s12, s12, s6
 8001284:	ee31 1a03 	vadd.f32	s2, s2, s6
            t1 = t1 - s3;
 8001288:	ee33 6a86 	vadd.f32	s12, s7, s12
            s1 = t2 - r3;
 800128c:	ee37 3ae0 	vsub.f32	s6, s15, s1
            pSrc[2 * i1 + 1] = s1 + s2;
 8001290:	ee71 3a85 	vadd.f32	s7, s3, s10
 8001294:	ee77 7ac0 	vsub.f32	s15, s15, s0
            s2 = s1 - s2;
 8001298:	ee31 5ac5 	vsub.f32	s10, s3, s10
            pSrc[2 * i1 + 1] = s1 + s2;
 800129c:	edc7 3a00 	vstr	s7, [r7]
            s1 = t2 - r3;
 80012a0:	ee73 3a00 	vadd.f32	s7, s6, s0
            t2 = t2 + r3;
 80012a4:	ee70 7aa7 	vadd.f32	s15, s1, s15
         } while (i1 < fftLen);
 80012a8:	441f      	add	r7, r3
            pSrc[2 * i5 + 1] = p3 - p4;
 80012aa:	ee62 0a49 	vnmul.f32	s1, s4, s18
            p2 = si3 * s1;
 80012ae:	ee6a 1a23 	vmul.f32	s3, s20, s7
            pSrc[2 * i3 + 1] = p3 - p4;
 80012b2:	ee21 3a4a 	vnmul.f32	s6, s2, s20
            pSrc[2 * i5 + 1] = p3 - p4;
 80012b6:	eeed 0a85 	vfma.f32	s1, s27, s10
            pSrc[2 * i3]     = p1 + p2;
 80012ba:	eeee 1a81 	vfma.f32	s3, s29, s2
            p2 = si7 * t2;
 80012be:	ed9d 1a02 	vldr	s2, [sp, #8]
            p2 = si5 * s2;
 80012c2:	ee29 0a05 	vmul.f32	s0, s18, s10
            r1 = r5 + s7;
 80012c6:	ee35 5a88 	vadd.f32	s10, s11, s16
            r5 = r5 - s7;
 80012ca:	ee35 8ac8 	vsub.f32	s16, s11, s16
            s1 = s5 - r7;
 80012ce:	ee72 5aef 	vsub.f32	s11, s5, s31
            s5 = s5 + r7;
 80012d2:	ee7f faa2 	vadd.f32	s31, s31, s5
            pSrc[2 * i5 + 1] = p3 - p4;
 80012d6:	edc2 0a01 	vstr	s1, [r2, #4]
            pSrc[2 * i7 + 1] = p3 - p4;
 80012da:	ee66 2a41 	vnmul.f32	s5, s12, s2
            pSrc[2 * i3 + 1] = p3 - p4;
 80012de:	eeae 3aa3 	vfma.f32	s6, s29, s7
            p2 = si7 * t2;
 80012e2:	ee61 3a27 	vmul.f32	s7, s2, s15
            pSrc[2 * i7 + 1] = p3 - p4;
 80012e6:	eeec 2aa7 	vfma.f32	s5, s25, s15
            pSrc[2 * i2 + 1] = p3 - p4;
 80012ea:	ee65 7a6a 	vnmul.f32	s15, s10, s21
            pSrc[2 * i5]     = p1 + p2;
 80012ee:	eead 0a82 	vfma.f32	s0, s27, s4
            p2 = si2 * s1;
 80012f2:	ee6a 0aa5 	vmul.f32	s1, s21, s11
            pSrc[2 * i2 + 1] = p3 - p4;
 80012f6:	eeef 7a25 	vfma.f32	s15, s30, s11
            pSrc[2 * i7]     = p1 + p2;
 80012fa:	eeec 3a86 	vfma.f32	s7, s25, s12
            pSrc[2 * i2]     = p1 + p2;
 80012fe:	eeef 0a05 	vfma.f32	s1, s30, s10
            p2 = si8 * s5;
 8001302:	ee2b 1a2f 	vmul.f32	s2, s22, s31
            pSrc[2 * i5]     = p1 + p2;
 8001306:	ed82 0a00 	vstr	s0, [r2]
            pSrc[2 * i8 + 1] = p3 - p4;
 800130a:	ee28 2a4b 	vnmul.f32	s4, s16, s22
            p2 = si6 * s6;
 800130e:	ed9d 0a01 	vldr	s0, [sp, #4]
            p2 = si4 * t2;
 8001312:	ee69 5aa4 	vmul.f32	s11, s19, s9
            pSrc[2 * i3]     = p1 + p2;
 8001316:	ed4c 1a01 	vstr	s3, [ip, #-4]
            pSrc[2 * i2 + 1] = p3 - p4;
 800131a:	eeb0 5a67 	vmov.f32	s10, s15
            p2 = si6 * s6;
 800131e:	ee20 6a26 	vmul.f32	s12, s0, s13
            pSrc[2 * i3 + 1] = p3 - p4;
 8001322:	ed8c 3a00 	vstr	s6, [ip]
            pSrc[2 * i6 + 1] = p3 - p4;
 8001326:	ee64 1a40 	vnmul.f32	s3, s8, s0
            pSrc[2 * i7]     = p1 + p2;
 800132a:	edc4 3a00 	vstr	s7, [r4]
            pSrc[2 * i4 + 1] = p3 - p4;
 800132e:	ee67 7a69 	vnmul.f32	s15, s14, s19
            pSrc[2 * i7 + 1] = p3 - p4;
 8001332:	edc4 2a01 	vstr	s5, [r4, #4]
            pSrc[2 * i8]     = p1 + p2;
 8001336:	eeac 1a08 	vfma.f32	s2, s24, s16
            pSrc[2 * i2]     = p1 + p2;
 800133a:	edc1 0a00 	vstr	s1, [r1]
            pSrc[2 * i8 + 1] = p3 - p4;
 800133e:	eeac 2a2f 	vfma.f32	s4, s24, s31
            pSrc[2 * i2 + 1] = p3 - p4;
 8001342:	ed81 5a01 	vstr	s10, [r1, #4]
            pSrc[2 * i6]     = p1 + p2;
 8001346:	eead 6a04 	vfma.f32	s12, s26, s8
         } while (i1 < fftLen);
 800134a:	441a      	add	r2, r3
            pSrc[2 * i6 + 1] = p3 - p4;
 800134c:	eeed 1a26 	vfma.f32	s3, s26, s13
         } while (i1 < fftLen);
 8001350:	449c      	add	ip, r3
            pSrc[2 * i4]     = p1 + p2;
 8001352:	eeee 5a07 	vfma.f32	s11, s28, s14
         } while (i1 < fftLen);
 8001356:	441c      	add	r4, r3
            pSrc[2 * i4 + 1] = p3 - p4;
 8001358:	eeee 7a24 	vfma.f32	s15, s28, s9
         } while (i1 < fftLen);
 800135c:	4419      	add	r1, r3
            pSrc[2 * i8]     = p1 + p2;
 800135e:	ed86 1a00 	vstr	s2, [r6]
            pSrc[2 * i8 + 1] = p3 - p4;
 8001362:	ed86 2a01 	vstr	s4, [r6, #4]
         } while (i1 < fftLen);
 8001366:	441e      	add	r6, r3
            pSrc[2 * i6]     = p1 + p2;
 8001368:	ed80 6a00 	vstr	s12, [r0]
            pSrc[2 * i6 + 1] = p3 - p4;
 800136c:	edc0 1a01 	vstr	s3, [r0, #4]
         } while (i1 < fftLen);
 8001370:	4418      	add	r0, r3
            pSrc[2 * i4]     = p1 + p2;
 8001372:	edc5 5a00 	vstr	s11, [r5]
            pSrc[2 * i4 + 1] = p3 - p4;
 8001376:	edc5 7a01 	vstr	s15, [r5, #4]
         } while (i1 < fftLen);
 800137a:	441d      	add	r5, r3
 800137c:	f63f aef6 	bhi.w	800116c <arm_radix8_butterfly_f32+0x308>

         j++;
      } while (j < n2);
 8001380:	9a0a      	ldr	r2, [sp, #40]	; 0x28
         j++;
 8001382:	f109 0901 	add.w	r9, r9, #1
      } while (j < n2);
 8001386:	3208      	adds	r2, #8
 8001388:	920a      	str	r2, [sp, #40]	; 0x28
 800138a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800138c:	3208      	adds	r2, #8
 800138e:	9209      	str	r2, [sp, #36]	; 0x24
 8001390:	9a08      	ldr	r2, [sp, #32]
 8001392:	3208      	adds	r2, #8
 8001394:	9208      	str	r2, [sp, #32]
 8001396:	9a07      	ldr	r2, [sp, #28]
 8001398:	3208      	adds	r2, #8
 800139a:	9207      	str	r2, [sp, #28]
 800139c:	9a06      	ldr	r2, [sp, #24]
 800139e:	3208      	adds	r2, #8
 80013a0:	9206      	str	r2, [sp, #24]
 80013a2:	9a05      	ldr	r2, [sp, #20]
 80013a4:	3208      	adds	r2, #8
 80013a6:	9205      	str	r2, [sp, #20]
 80013a8:	9a04      	ldr	r2, [sp, #16]
 80013aa:	3208      	adds	r2, #8
 80013ac:	9204      	str	r2, [sp, #16]
 80013ae:	9a03      	ldr	r2, [sp, #12]
 80013b0:	3208      	adds	r2, #8
 80013b2:	9203      	str	r2, [sp, #12]
 80013b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80013b6:	454a      	cmp	r2, r9
 80013b8:	f47f ae8d 	bne.w	80010d6 <arm_radix8_butterfly_f32+0x272>

      twidCoefModifier <<= 3;
 80013bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80013be:	4693      	mov	fp, r2
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	930c      	str	r3, [sp, #48]	; 0x30
   } while (n2 > 7);
 80013c6:	e55c      	b.n	8000e82 <arm_radix8_butterfly_f32+0x1e>
}
 80013c8:	b011      	add	sp, #68	; 0x44
 80013ca:	ecbd 8b10 	vpop	{d8-d15}
 80013ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013d2:	bf00      	nop

080013d4 <arm_cmplx_mult_cmplx_f32>:
  blkCnt = numSamples;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 80013d4:	b1eb      	cbz	r3, 8001412 <arm_cmplx_mult_cmplx_f32+0x3e>
 80013d6:	3008      	adds	r0, #8
 80013d8:	3108      	adds	r1, #8
 80013da:	3208      	adds	r2, #8
  {
    /* C[2 * i    ] = A[2 * i] * B[2 * i    ] - A[2 * i + 1] * B[2 * i + 1]. */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i    ]. */

    a = *pSrcA++;
    b = *pSrcA++;
 80013dc:	ed50 7a01 	vldr	s15, [r0, #-4]
  while (blkCnt > 0U)
 80013e0:	3208      	adds	r2, #8
    c = *pSrcB++;
 80013e2:	ed51 6a02 	vldr	s13, [r1, #-8]
  while (blkCnt > 0U)
 80013e6:	3b01      	subs	r3, #1
    d = *pSrcB++;
 80013e8:	ed51 5a01 	vldr	s11, [r1, #-4]
  while (blkCnt > 0U)
 80013ec:	f100 0008 	add.w	r0, r0, #8

    /* store result in destination buffer. */
    *pDst++ = (a * c) - (b * d);
    *pDst++ = (a * d) + (b * c);
 80013f0:	ee27 7aa6 	vmul.f32	s14, s15, s13
    a = *pSrcA++;
 80013f4:	ed10 6a04 	vldr	s12, [r0, #-16]
    *pDst++ = (a * c) - (b * d);
 80013f8:	ee65 7ae7 	vnmul.f32	s15, s11, s15
  while (blkCnt > 0U)
 80013fc:	f101 0108 	add.w	r1, r1, #8
    *pDst++ = (a * d) + (b * c);
 8001400:	eea6 7a25 	vfma.f32	s14, s12, s11
    *pDst++ = (a * c) - (b * d);
 8001404:	eee6 7a26 	vfma.f32	s15, s12, s13
    *pDst++ = (a * d) + (b * c);
 8001408:	ed02 7a03 	vstr	s14, [r2, #-12]
    *pDst++ = (a * c) - (b * d);
 800140c:	ed42 7a04 	vstr	s15, [r2, #-16]
  while (blkCnt > 0U)
 8001410:	d1e4      	bne.n	80013dc <arm_cmplx_mult_cmplx_f32+0x8>

    /* Decrement loop counter */
    blkCnt--;
  }

}
 8001412:	4770      	bx	lr

08001414 <arm_fir_decimate_f32>:
void arm_fir_decimate_f32(
  const arm_fir_decimate_instance_f32 * S,
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 8001414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        float32_t *pStateCur;                          /* Points to the current sample of the state */
        float32_t *px0;                                /* Temporary pointer for state buffer */
  const float32_t *pb;                                 /* Temporary pointer for coefficient buffer */
        float32_t x0, c0;                              /* Temporary variables to hold state and coefficient values */
        float32_t acc0;                                /* Accumulator */
        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 8001418:	8844      	ldrh	r4, [r0, #2]
        float32_t acc1, acc2, acc3;
#endif

  /* S->pState buffer contains previous frame (numTaps - 1) samples */
  /* pStateCur points to the location where the new input data should be written */
  pStateCur = S->pState + (numTaps - 1U);
 800141a:	f06f 4e40 	mvn.w	lr, #3221225472	; 0xc0000000
        uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
 800141e:	f890 8000 	ldrb.w	r8, [r0]
        float32_t *pState = S->pState;                 /* State pointer */
 8001422:	6887      	ldr	r7, [r0, #8]
  pStateCur = S->pState + (numTaps - 1U);
 8001424:	44a6      	add	lr, r4
  /* Initialize blkCnt with number of samples */
  blkCnt = outBlockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8001426:	4598      	cmp	r8, r3
  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 8001428:	f8d0 9004 	ldr.w	r9, [r0, #4]
  pStateCur = S->pState + (numTaps - 1U);
 800142c:	eb07 0e8e 	add.w	lr, r7, lr, lsl #2
        uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
 8001430:	fbb3 faf8 	udiv	sl, r3, r8
  while (blkCnt > 0U)
 8001434:	d834      	bhi.n	80014a0 <arm_fir_decimate_f32+0x8c>
      tapCnt--;
    }

    /* Advance the state pointer by the decimation factor
     * to process the next group of decimation factor number samples */
    pState = pState + S->M;
 8001436:	ea4f 0c88 	mov.w	ip, r8, lsl #2
  blkCnt = outBlockSize;
 800143a:	4655      	mov	r5, sl
        float32_t *pState = S->pState;                 /* State pointer */
 800143c:	463e      	mov	r6, r7
 800143e:	46f3      	mov	fp, lr
 8001440:	4643      	mov	r3, r8
 8001442:	4608      	mov	r0, r1
      *pStateCur++ = *pSrc++;
 8001444:	ecf0 7a01 	vldmia	r0!, {s15}
    } while (--i);
 8001448:	3b01      	subs	r3, #1
      *pStateCur++ = *pSrc++;
 800144a:	eceb 7a01 	vstmia	fp!, {s15}
    } while (--i);
 800144e:	d1f9      	bne.n	8001444 <arm_fir_decimate_f32+0x30>
      *pStateCur++ = *pSrc++;
 8001450:	4461      	add	r1, ip
 8001452:	44e6      	add	lr, ip
    while (tapCnt > 0U)
 8001454:	b1e4      	cbz	r4, 8001490 <arm_fir_decimate_f32+0x7c>
 8001456:	4623      	mov	r3, r4
    acc0 = 0.0f;
 8001458:	eddf 7a12 	vldr	s15, [pc, #72]	; 80014a4 <arm_fir_decimate_f32+0x90>
    pb = pCoeffs;
 800145c:	46cb      	mov	fp, r9
    while (tapCnt > 0U)
 800145e:	4630      	mov	r0, r6
      acc0 += x0 * c0;
 8001460:	ecfb 6a01 	vldmia	fp!, {s13}
    while (tapCnt > 0U)
 8001464:	3b01      	subs	r3, #1
      acc0 += x0 * c0;
 8001466:	ecb0 7a01 	vldmia	r0!, {s14}
 800146a:	eee6 7a87 	vfma.f32	s15, s13, s14
    while (tapCnt > 0U)
 800146e:	d1f7      	bne.n	8001460 <arm_fir_decimate_f32+0x4c>
  while (blkCnt > 0U)
 8001470:	3d01      	subs	r5, #1
    pState = pState + S->M;
 8001472:	4466      	add	r6, ip

    /* The result is in the accumulator, store in the destination buffer. */
    *pDst++ = acc0;
 8001474:	ece2 7a01 	vstmia	r2!, {s15}
  while (blkCnt > 0U)
 8001478:	d1e1      	bne.n	800143e <arm_fir_decimate_f32+0x2a>
    pState = pState + S->M;
 800147a:	fb0a 7c0c 	mla	ip, sl, ip, r7
 800147e:	e003      	b.n	8001488 <arm_fir_decimate_f32+0x74>
#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  /* Copy data */
  while (tapCnt > 0U)
  {
    *pStateCur++ = *pState++;
 8001480:	f85c 3b04 	ldr.w	r3, [ip], #4
 8001484:	f847 3b04 	str.w	r3, [r7], #4
  while (tapCnt > 0U)
 8001488:	3c01      	subs	r4, #1
 800148a:	d1f9      	bne.n	8001480 <arm_fir_decimate_f32+0x6c>

    /* Decrement loop counter */
    tapCnt--;
  }

}
 800148c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    acc0 = 0.0f;
 8001490:	eddf 7a04 	vldr	s15, [pc, #16]	; 80014a4 <arm_fir_decimate_f32+0x90>
  while (blkCnt > 0U)
 8001494:	3d01      	subs	r5, #1
    pState = pState + S->M;
 8001496:	4466      	add	r6, ip
    *pDst++ = acc0;
 8001498:	ece2 7a01 	vstmia	r2!, {s15}
  while (blkCnt > 0U)
 800149c:	d1cf      	bne.n	800143e <arm_fir_decimate_f32+0x2a>
 800149e:	e7ec      	b.n	800147a <arm_fir_decimate_f32+0x66>
        float32_t *pState = S->pState;                 /* State pointer */
 80014a0:	46bc      	mov	ip, r7
 80014a2:	e7f1      	b.n	8001488 <arm_fir_decimate_f32+0x74>
 80014a4:	00000000 	.word	0x00000000

080014a8 <arm_fir_decimate_init_f32>:
        uint16_t numTaps,
        uint8_t M,
  const float32_t * pCoeffs,
        float32_t * pState,
        uint32_t blockSize)
{
 80014a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014aa:	4616      	mov	r6, r2
 80014ac:	e9dd 7206 	ldrd	r7, r2, [sp, #24]
  arm_status status;

  /* The size of the input block must be a multiple of the decimation factor */
  if ((blockSize % M) != 0U)
 80014b0:	fbb2 f4f6 	udiv	r4, r2, r6
 80014b4:	fb06 2414 	mls	r4, r6, r4, r2
 80014b8:	b96c      	cbnz	r4, 80014d6 <arm_fir_decimate_init_f32+0x2e>
  {
    /* Assign filter taps */
    S->numTaps = numTaps;

    /* Assign coefficient pointer */
    S->pCoeffs = pCoeffs;
 80014ba:	6043      	str	r3, [r0, #4]

    /* Clear the state buffer. The size is always (blockSize + numTaps - 1) */
    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 80014bc:	1e4b      	subs	r3, r1, #1
 80014be:	4605      	mov	r5, r0
    S->numTaps = numTaps;
 80014c0:	8041      	strh	r1, [r0, #2]
    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 80014c2:	441a      	add	r2, r3
 80014c4:	4621      	mov	r1, r4
 80014c6:	4638      	mov	r0, r7
 80014c8:	0092      	lsls	r2, r2, #2
 80014ca:	f010 fa48 	bl	801195e <memset>
    S->pState = pState;

    /* Assign Decimation Factor */
    S->M = M;

    status = ARM_MATH_SUCCESS;
 80014ce:	4620      	mov	r0, r4
    S->pState = pState;
 80014d0:	60af      	str	r7, [r5, #8]
    S->M = M;
 80014d2:	702e      	strb	r6, [r5, #0]
  }

  return (status);

}
 80014d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    status = ARM_MATH_LENGTH_ERROR;
 80014d6:	f06f 0001 	mvn.w	r0, #1
}
 80014da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080014dc <loadWPM>:
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
	}
}

void loadWPM (int wpm) // Calculate new time constants based on wpm value
{
 80014dc:	b510      	push	{r4, lr}

	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 80014de:	4c05      	ldr	r4, [pc, #20]	; (80014f4 <loadWPM+0x18>)
{
 80014e0:	4602      	mov	r2, r0
	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 80014e2:	17c3      	asrs	r3, r0, #31
 80014e4:	2100      	movs	r1, #0
 80014e6:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80014ea:	f7fe ffb1 	bl	8000450 <__aeabi_uldivmod>
 80014ee:	6020      	str	r0, [r4, #0]

}
 80014f0:	bd10      	pop	{r4, pc}
 80014f2:	bf00      	nop
 80014f4:	24007c18 	.word	0x24007c18

080014f8 <HAL_TIM_PeriodElapsedCallback>:
		}
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80014f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

void DoKeyer(void)
{

#ifdef SEMI_QSK
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 80014fc:	4c9a      	ldr	r4, [pc, #616]	; (8001768 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80014fe:	6823      	ldr	r3, [r4, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d12f      	bne.n	8001564 <HAL_TIM_PeriodElapsedCallback+0x6c>
			semi_qsk_timeout = 0;
						pk = Saved_pk;
		}  // delayed QSK RX
#endif

	if(keyer_mode != SINGLE){  // check DIT/DAH keys for CW
 8001504:	4a99      	ldr	r2, [pc, #612]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001506:	7812      	ldrb	r2, [r2, #0]
 8001508:	2a02      	cmp	r2, #2
 800150a:	d029      	beq.n	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>

		switch(keyerState){ // Basic Iambic Keyer, keyerControl contains processing flags and keyer mode bits, Supports Iambic A and B, State machine based, uses calls to millis() for timing.
 800150c:	4d98      	ldr	r5, [pc, #608]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x278>)
 800150e:	782a      	ldrb	r2, [r5, #0]
 8001510:	2a05      	cmp	r2, #5
 8001512:	d825      	bhi.n	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
 8001514:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001518:	009f0070 	.word	0x009f0070
 800151c:	000600d9 	.word	0x000600d9
 8001520:	004000ad 	.word	0x004000ad
			} else {
				keyerState = IDLE;
			}
			break;
		case KEYED_PREP: // Assert key down, start timing, state shared for dit or dah
			Key_state = HIGH;
 8001524:	4a93      	ldr	r2, [pc, #588]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001526:	2001      	movs	r0, #1
 8001528:	6010      	str	r0, [r2, #0]
	if(!(semi_qsk_timeout))
 800152a:	2b00      	cmp	r3, #0
 800152c:	f000 80e2 	beq.w	80016f4 <HAL_TIM_PeriodElapsedCallback+0x1fc>
 8001530:	4f91      	ldr	r7, [pc, #580]	; (8001778 <HAL_TIM_PeriodElapsedCallback+0x280>)
	tx = tx_enable;
 8001532:	2601      	movs	r6, #1
		semi_qsk_timeout = 0;
 8001534:	2300      	movs	r3, #0
			CarrierEnable(1);
 8001536:	4630      	mov	r0, r6
		semi_qsk_timeout = 0;
 8001538:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 800153a:	703e      	strb	r6, [r7, #0]
			CarrierEnable(1);
 800153c:	f003 fd8c 	bl	8005058 <CarrierEnable>
		TXSwitch(1);
 8001540:	4630      	mov	r0, r6
			switch_rxtx(Key_state);
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
			keyerState = KEYED;                 // next state
 8001542:	2404      	movs	r4, #4
		TXSwitch(1);
 8001544:	f003 fd20 	bl	8004f88 <TXSwitch>
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001548:	f005 fb9a 	bl	8006c80 <HAL_GetTick>
 800154c:	498b      	ldr	r1, [pc, #556]	; (800177c <HAL_TIM_PeriodElapsedCallback+0x284>)
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 800154e:	4a8c      	ldr	r2, [pc, #560]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x288>)
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001550:	680b      	ldr	r3, [r1, #0]
			keyerState = KEYED;                 // next state
 8001552:	702c      	strb	r4, [r5, #0]
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001554:	4418      	add	r0, r3
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 8001556:	7813      	ldrb	r3, [r2, #0]
 8001558:	f023 0303 	bic.w	r3, r3, #3
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 800155c:	6008      	str	r0, [r1, #0]
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 800155e:	7013      	strb	r3, [r2, #0]
}
 8001560:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 8001564:	f005 fb8c 	bl	8006c80 <HAL_GetTick>
 8001568:	6823      	ldr	r3, [r4, #0]
 800156a:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800156e:	4290      	cmp	r0, r2
 8001570:	f200 80b9 	bhi.w	80016e6 <HAL_TIM_PeriodElapsedCallback+0x1ee>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 8001574:	2b00      	cmp	r3, #0
 8001576:	d0c5      	beq.n	8001504 <HAL_TIM_PeriodElapsedCallback+0xc>
 8001578:	f005 fb82 	bl	8006c80 <HAL_GetTick>
 800157c:	6823      	ldr	r3, [r4, #0]
 800157e:	4298      	cmp	r0, r3
 8001580:	d9c0      	bls.n	8001504 <HAL_TIM_PeriodElapsedCallback+0xc>
						pk = Saved_pk;
 8001582:	4f80      	ldr	r7, [pc, #512]	; (8001784 <HAL_TIM_PeriodElapsedCallback+0x28c>)
			TXSwitch(0);
 8001584:	2000      	movs	r0, #0
 8001586:	f003 fcff 	bl	8004f88 <TXSwitch>
						pk = Saved_pk;
 800158a:	4e7f      	ldr	r6, [pc, #508]	; (8001788 <HAL_TIM_PeriodElapsedCallback+0x290>)
			semi_qsk_timeout = 0;
 800158c:	2200      	movs	r2, #0
						pk = Saved_pk;
 800158e:	6839      	ldr	r1, [r7, #0]
 8001590:	4613      	mov	r3, r2
			semi_qsk_timeout = 0;
 8001592:	6022      	str	r2, [r4, #0]
						pk = Saved_pk;
 8001594:	6031      	str	r1, [r6, #0]
 8001596:	e7b5      	b.n	8001504 <HAL_TIM_PeriodElapsedCallback+0xc>
	if(KEYER_DASH) {
 8001598:	2140      	movs	r1, #64	; 0x40
 800159a:	487c      	ldr	r0, [pc, #496]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x294>)
 800159c:	f008 fd74 	bl	800a088 <HAL_GPIO_ReadPin>
 80015a0:	b948      	cbnz	r0, 80015b6 <HAL_TIM_PeriodElapsedCallback+0xbe>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 80015a2:	4b7b      	ldr	r3, [pc, #492]	; (8001790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80015a4:	4a76      	ldr	r2, [pc, #472]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	7811      	ldrb	r1, [r2, #0]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	bf14      	ite	ne
 80015ae:	2302      	movne	r3, #2
 80015b0:	2301      	moveq	r3, #1
 80015b2:	430b      	orrs	r3, r1
 80015b4:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 80015b6:	2180      	movs	r1, #128	; 0x80
 80015b8:	4874      	ldr	r0, [pc, #464]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x294>)
 80015ba:	f008 fd65 	bl	800a088 <HAL_GPIO_ReadPin>
 80015be:	b948      	cbnz	r0, 80015d4 <HAL_TIM_PeriodElapsedCallback+0xdc>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80015c0:	4b73      	ldr	r3, [pc, #460]	; (8001790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80015c2:	4a6f      	ldr	r2, [pc, #444]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	7811      	ldrb	r1, [r2, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	bf14      	ite	ne
 80015cc:	2301      	movne	r3, #1
 80015ce:	2302      	moveq	r3, #2
 80015d0:	430b      	orrs	r3, r1
 80015d2:	7013      	strb	r3, [r2, #0]
			}
			break;
		case INTER_ELEMENT:
			// Insert time between dits/dahs
			update_PaddleLatch();               // latch paddle state
			if(HAL_GetTick() > ktimer) {            // are we at end of inter-space ?
 80015d4:	f005 fb54 	bl	8006c80 <HAL_GetTick>
 80015d8:	4b68      	ldr	r3, [pc, #416]	; (800177c <HAL_TIM_PeriodElapsedCallback+0x284>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4298      	cmp	r0, r3
 80015de:	d9bf      	bls.n	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
				if(keyerControl & DIT_PROC) {             // was it a dit or dah ?
 80015e0:	4a67      	ldr	r2, [pc, #412]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80015e2:	7813      	ldrb	r3, [r2, #0]
 80015e4:	f013 0104 	ands.w	r1, r3, #4
 80015e8:	f000 80b9 	beq.w	800175e <HAL_TIM_PeriodElapsedCallback+0x266>
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80015ec:	f023 0305 	bic.w	r3, r3, #5
					keyerState = CHK_DAH;                  // dit done, check for dah
 80015f0:	2102      	movs	r1, #2
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80015f2:	7013      	strb	r3, [r2, #0]
					keyerState = CHK_DAH;                  // dit done, check for dah
 80015f4:	7029      	strb	r1, [r5, #0]
 80015f6:	e7b3      	b.n	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
			if((KEYER_DASH) ||
 80015f8:	2140      	movs	r1, #64	; 0x40
 80015fa:	4864      	ldr	r0, [pc, #400]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x294>)
 80015fc:	f008 fd44 	bl	800a088 <HAL_GPIO_ReadPin>
 8001600:	b140      	cbz	r0, 8001614 <HAL_TIM_PeriodElapsedCallback+0x11c>
					(KEYER_DOT) ||
 8001602:	2180      	movs	r1, #128	; 0x80
 8001604:	4861      	ldr	r0, [pc, #388]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001606:	f008 fd3f 	bl	800a088 <HAL_GPIO_ReadPin>
			if((KEYER_DASH) ||
 800160a:	b118      	cbz	r0, 8001614 <HAL_TIM_PeriodElapsedCallback+0x11c>
					(keyerControl & 0x03))
 800160c:	4b5c      	ldr	r3, [pc, #368]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x288>)
					(KEYER_DOT) ||
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	0798      	lsls	r0, r3, #30
 8001612:	d0a5      	beq.n	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
	if(KEYER_DASH) {
 8001614:	2140      	movs	r1, #64	; 0x40
 8001616:	485d      	ldr	r0, [pc, #372]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001618:	f008 fd36 	bl	800a088 <HAL_GPIO_ReadPin>
 800161c:	b948      	cbnz	r0, 8001632 <HAL_TIM_PeriodElapsedCallback+0x13a>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 800161e:	4b5c      	ldr	r3, [pc, #368]	; (8001790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001620:	4a57      	ldr	r2, [pc, #348]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	7811      	ldrb	r1, [r2, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	bf14      	ite	ne
 800162a:	2302      	movne	r3, #2
 800162c:	2301      	moveq	r3, #1
 800162e:	430b      	orrs	r3, r1
 8001630:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 8001632:	2180      	movs	r1, #128	; 0x80
 8001634:	4855      	ldr	r0, [pc, #340]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001636:	f008 fd27 	bl	800a088 <HAL_GPIO_ReadPin>
 800163a:	b948      	cbnz	r0, 8001650 <HAL_TIM_PeriodElapsedCallback+0x158>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 800163c:	4b54      	ldr	r3, [pc, #336]	; (8001790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800163e:	4a50      	ldr	r2, [pc, #320]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	7811      	ldrb	r1, [r2, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	bf14      	ite	ne
 8001648:	2301      	movne	r3, #1
 800164a:	2302      	moveq	r3, #2
 800164c:	430b      	orrs	r3, r1
 800164e:	7013      	strb	r3, [r2, #0]
				keyerState = CHK_DIT;
 8001650:	2301      	movs	r3, #1
 8001652:	702b      	strb	r3, [r5, #0]
 8001654:	e784      	b.n	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
			if(keyerControl & DIT_L) {
 8001656:	4a4a      	ldr	r2, [pc, #296]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001658:	7813      	ldrb	r3, [r2, #0]
 800165a:	07d9      	lsls	r1, r3, #31
 800165c:	d55e      	bpl.n	800171c <HAL_TIM_PeriodElapsedCallback+0x224>
				keyerControl |= DIT_PROC;
 800165e:	f043 0304 	orr.w	r3, r3, #4
				ktimer = ditTime;
 8001662:	484c      	ldr	r0, [pc, #304]	; (8001794 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001664:	4945      	ldr	r1, [pc, #276]	; (800177c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001666:	6800      	ldr	r0, [r0, #0]
				keyerControl |= DIT_PROC;
 8001668:	7013      	strb	r3, [r2, #0]
				keyerState = KEYED_PREP;
 800166a:	2303      	movs	r3, #3
				ktimer = ditTime;
 800166c:	6008      	str	r0, [r1, #0]
				keyerState = KEYED_PREP;
 800166e:	702b      	strb	r3, [r5, #0]
 8001670:	e776      	b.n	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
			if(HAL_GetTick() > ktimer) {            // are we at end of key down ?
 8001672:	f8df 8108 	ldr.w	r8, [pc, #264]	; 800177c <HAL_TIM_PeriodElapsedCallback+0x284>
 8001676:	f005 fb03 	bl	8006c80 <HAL_GetTick>
 800167a:	f8d8 3000 	ldr.w	r3, [r8]
 800167e:	4298      	cmp	r0, r3
 8001680:	d84f      	bhi.n	8001722 <HAL_TIM_PeriodElapsedCallback+0x22a>
			} else if(keyerControl & IAMBICB) {
 8001682:	4c3f      	ldr	r4, [pc, #252]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001684:	7823      	ldrb	r3, [r4, #0]
 8001686:	06db      	lsls	r3, r3, #27
 8001688:	f57f af6a 	bpl.w	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
	if(KEYER_DASH) {
 800168c:	2140      	movs	r1, #64	; 0x40
 800168e:	483f      	ldr	r0, [pc, #252]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001690:	f008 fcfa 	bl	800a088 <HAL_GPIO_ReadPin>
 8001694:	b940      	cbnz	r0, 80016a8 <HAL_TIM_PeriodElapsedCallback+0x1b0>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 8001696:	4b3e      	ldr	r3, [pc, #248]	; (8001790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001698:	7822      	ldrb	r2, [r4, #0]
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b00      	cmp	r3, #0
 800169e:	bf14      	ite	ne
 80016a0:	2302      	movne	r3, #2
 80016a2:	2301      	moveq	r3, #1
 80016a4:	4313      	orrs	r3, r2
 80016a6:	7023      	strb	r3, [r4, #0]
	if(KEYER_DOT) {
 80016a8:	2180      	movs	r1, #128	; 0x80
 80016aa:	4838      	ldr	r0, [pc, #224]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x294>)
 80016ac:	f008 fcec 	bl	800a088 <HAL_GPIO_ReadPin>
 80016b0:	2800      	cmp	r0, #0
 80016b2:	f47f af55 	bne.w	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80016b6:	4b36      	ldr	r3, [pc, #216]	; (8001790 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80016b8:	7822      	ldrb	r2, [r4, #0]
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	bf14      	ite	ne
 80016c0:	2301      	movne	r3, #1
 80016c2:	2302      	moveq	r3, #2
 80016c4:	4313      	orrs	r3, r2
 80016c6:	7023      	strb	r3, [r4, #0]
}
 80016c8:	e74a      	b.n	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
			if(keyerControl & DAH_L) {
 80016ca:	4b2d      	ldr	r3, [pc, #180]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	f013 0302 	ands.w	r3, r3, #2
 80016d2:	d00d      	beq.n	80016f0 <HAL_TIM_PeriodElapsedCallback+0x1f8>
				ktimer = ditTime*3;
 80016d4:	4b2f      	ldr	r3, [pc, #188]	; (8001794 <HAL_TIM_PeriodElapsedCallback+0x29c>)
				keyerState = KEYED_PREP;
 80016d6:	2103      	movs	r1, #3
				ktimer = ditTime*3;
 80016d8:	4a28      	ldr	r2, [pc, #160]	; (800177c <HAL_TIM_PeriodElapsedCallback+0x284>)
 80016da:	681b      	ldr	r3, [r3, #0]
				keyerState = KEYED_PREP;
 80016dc:	7029      	strb	r1, [r5, #0]
				ktimer = ditTime*3;
 80016de:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80016e2:	6013      	str	r3, [r2, #0]
				keyerState = KEYED_PREP;
 80016e4:	e73c      	b.n	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
		TXSwitch(0);
 80016e6:	2000      	movs	r0, #0
 80016e8:	f003 fc4e 	bl	8004f88 <TXSwitch>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 80016ec:	6823      	ldr	r3, [r4, #0]
 80016ee:	e741      	b.n	8001574 <HAL_TIM_PeriodElapsedCallback+0x7c>
				keyerState = IDLE;
 80016f0:	702b      	strb	r3, [r5, #0]
 80016f2:	e735      	b.n	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 80016f4:	4e28      	ldr	r6, [pc, #160]	; (8001798 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80016f6:	4f20      	ldr	r7, [pc, #128]	; (8001778 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80016f8:	7833      	ldrb	r3, [r6, #0]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	f43f af19 	beq.w	8001532 <HAL_TIM_PeriodElapsedCallback+0x3a>
 8001700:	783b      	ldrb	r3, [r7, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	f47f af15 	bne.w	8001532 <HAL_TIM_PeriodElapsedCallback+0x3a>
					Saved_pk = pk;
 8001708:	4b1f      	ldr	r3, [pc, #124]	; (8001788 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b1d      	ldr	r3, [pc, #116]	; (8001784 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800170e:	601a      	str	r2, [r3, #0]
			TXSwitch(1);
 8001710:	f003 fc3a 	bl	8004f88 <TXSwitch>
			HAL_Delay(txdelay);
 8001714:	7830      	ldrb	r0, [r6, #0]
 8001716:	f005 fab9 	bl	8006c8c <HAL_Delay>
 800171a:	e70a      	b.n	8001532 <HAL_TIM_PeriodElapsedCallback+0x3a>
				keyerState = CHK_DAH;
 800171c:	2302      	movs	r3, #2
 800171e:	702b      	strb	r3, [r5, #0]
 8001720:	e71e      	b.n	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
				Key_state = LOW;
 8001722:	4a14      	ldr	r2, [pc, #80]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001724:	2300      	movs	r3, #0
	if(!(semi_qsk_timeout))
 8001726:	6820      	ldr	r0, [r4, #0]
				Key_state = LOW;
 8001728:	6013      	str	r3, [r2, #0]
	if(!(semi_qsk_timeout))
 800172a:	bbb8      	cbnz	r0, 800179c <HAL_TIM_PeriodElapsedCallback+0x2a4>
	tx = tx_enable;
 800172c:	4b12      	ldr	r3, [pc, #72]	; (8001778 <HAL_TIM_PeriodElapsedCallback+0x280>)
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 800172e:	f8df 9064 	ldr.w	r9, [pc, #100]	; 8001794 <HAL_TIM_PeriodElapsedCallback+0x29c>
	tx = tx_enable;
 8001732:	7018      	strb	r0, [r3, #0]
			CarrierEnable(0);
 8001734:	f003 fc90 	bl	8005058 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8001738:	f005 faa2 	bl	8006c80 <HAL_GetTick>
 800173c:	f8d9 3000 	ldr.w	r3, [r9]
 8001740:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8001744:	6020      	str	r0, [r4, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 8001746:	2800      	cmp	r0, #0
 8001748:	d039      	beq.n	80017be <HAL_TIM_PeriodElapsedCallback+0x2c6>
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 800174a:	f005 fa99 	bl	8006c80 <HAL_GetTick>
 800174e:	f8d9 3000 	ldr.w	r3, [r9]
				keyerState = INTER_ELEMENT;     // next state
 8001752:	2205      	movs	r2, #5
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8001754:	4418      	add	r0, r3
				keyerState = INTER_ELEMENT;     // next state
 8001756:	702a      	strb	r2, [r5, #0]
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8001758:	f8c8 0000 	str.w	r0, [r8]
				keyerState = INTER_ELEMENT;     // next state
 800175c:	e700      	b.n	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
				} else {
					keyerControl &= ~(DAH_L);              // clear dah latch
 800175e:	f023 0302 	bic.w	r3, r3, #2
					keyerState = IDLE;                     // go idle
 8001762:	7029      	strb	r1, [r5, #0]
					keyerControl &= ~(DAH_L);              // clear dah latch
 8001764:	7013      	strb	r3, [r2, #0]
}
 8001766:	e6fb      	b.n	8001560 <HAL_TIM_PeriodElapsedCallback+0x68>
 8001768:	2400a9a0 	.word	0x2400a9a0
 800176c:	2400a816 	.word	0x2400a816
 8001770:	2400a815 	.word	0x2400a815
 8001774:	24005240 	.word	0x24005240
 8001778:	2400b9d4 	.word	0x2400b9d4
 800177c:	2400a820 	.word	0x2400a820
 8001780:	2400a814 	.word	0x2400a814
 8001784:	2400627c 	.word	0x2400627c
 8001788:	2400a84c 	.word	0x2400a84c
 800178c:	58020000 	.word	0x58020000
 8001790:	2400a81c 	.word	0x2400a81c
 8001794:	24007c18 	.word	0x24007c18
 8001798:	2400b9d5 	.word	0x2400b9d5
	tx = tx_enable;
 800179c:	4a09      	ldr	r2, [pc, #36]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
			pk = Saved_pk;
 800179e:	4f0a      	ldr	r7, [pc, #40]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80017a0:	4e0a      	ldr	r6, [pc, #40]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
			semi_qsk_timeout = 0;
 80017a2:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 80017a4:	7013      	strb	r3, [r2, #0]
			pk = Saved_pk;
 80017a6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 80017d0 <HAL_TIM_PeriodElapsedCallback+0x2d8>
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	6033      	str	r3, [r6, #0]
			TXSwitch(0);
 80017ae:	2000      	movs	r0, #0
 80017b0:	f003 fbea 	bl	8004f88 <TXSwitch>
						pk = Saved_pk;
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	6033      	str	r3, [r6, #0]
			semi_qsk_timeout = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	6023      	str	r3, [r4, #0]
						pk = Saved_pk;
 80017bc:	e7c5      	b.n	800174a <HAL_TIM_PeriodElapsedCallback+0x252>
 80017be:	4e03      	ldr	r6, [pc, #12]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80017c0:	4f01      	ldr	r7, [pc, #4]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80017c2:	e7f4      	b.n	80017ae <HAL_TIM_PeriodElapsedCallback+0x2b6>
 80017c4:	2400b9d4 	.word	0x2400b9d4
 80017c8:	2400627c 	.word	0x2400627c
 80017cc:	2400a84c 	.word	0x2400a84c
 80017d0:	24007c18 	.word	0x24007c18

080017d4 <cw_tx_char>:

uint8_t cw_msg_interval = 5; // number of seconds CW message is repeated
uint32_t cw_msg_event = 0;
uint8_t cw_msg_id = 0; // selected message

int cw_tx_char(char ch){    // Transmit message in CW
 80017d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  char sym;
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 80017d8:	497d      	ldr	r1, [pc, #500]	; (80019d0 <cw_tx_char+0x1fc>)
 80017da:	237e      	movs	r3, #126	; 0x7e
 80017dc:	2500      	movs	r5, #0
 80017de:	e004      	b.n	80017ea <cw_tx_char+0x16>
 80017e0:	b2d5      	uxtb	r5, r2
 80017e2:	5d4b      	ldrb	r3, [r1, r5]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f000 808b 	beq.w	8001900 <cw_tx_char+0x12c>
    if(sym == ch){  // found -> transmit CW character j
 80017ea:	4298      	cmp	r0, r3
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 80017ec:	f105 0201 	add.w	r2, r5, #1
    if(sym == ch){  // found -> transmit CW character j
 80017f0:	d1f6      	bne.n	80017e0 <cw_tx_char+0xc>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 80017f2:	062b      	lsls	r3, r5, #24
 80017f4:	f100 80e6 	bmi.w	80019c4 <cw_tx_char+0x1f0>
 80017f8:	2380      	movs	r3, #128	; 0x80
 80017fa:	461e      	mov	r6, r3
 80017fc:	085b      	lsrs	r3, r3, #1
 80017fe:	422b      	tst	r3, r5
 8001800:	d0fb      	beq.n	80017fa <cw_tx_char+0x26>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8001802:	08b6      	lsrs	r6, r6, #2
 8001804:	f000 80b2 	beq.w	800196c <cw_tx_char+0x198>
 8001808:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 80019e4 <cw_tx_char+0x210>
 800180c:	4f71      	ldr	r7, [pc, #452]	; (80019d4 <cw_tx_char+0x200>)
 800180e:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 80019ec <cw_tx_char+0x218>
					Saved_pk = pk;
 8001812:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 80019e8 <cw_tx_char+0x214>
	if(!(semi_qsk_timeout))
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	b93b      	cbnz	r3, 800182a <cw_tx_char+0x56>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 800181a:	4b6f      	ldr	r3, [pc, #444]	; (80019d8 <cw_tx_char+0x204>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	b123      	cbz	r3, 800182a <cw_tx_char+0x56>
 8001820:	f898 3000 	ldrb.w	r3, [r8]
 8001824:	2b00      	cmp	r3, #0
 8001826:	f000 8095 	beq.w	8001954 <cw_tx_char+0x180>
	tx = tx_enable;
 800182a:	2401      	movs	r4, #1
		semi_qsk_timeout = 0;
 800182c:	2300      	movs	r3, #0
			CarrierEnable(1);
 800182e:	4620      	mov	r0, r4
		semi_qsk_timeout = 0;
 8001830:	603b      	str	r3, [r7, #0]
	tx = tx_enable;
 8001832:	f888 4000 	strb.w	r4, [r8]
			CarrierEnable(1);
 8001836:	f003 fc0f 	bl	8005058 <CarrierEnable>
		TXSwitch(1);
 800183a:	4620      	mov	r0, r4
    if(KEYER_DASH || KEYER_DOT){
 800183c:	4c67      	ldr	r4, [pc, #412]	; (80019dc <cw_tx_char+0x208>)
		TXSwitch(1);
 800183e:	f003 fba3 	bl	8004f88 <TXSwitch>
      else {
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
          switch_rxtx(1);  // key-on  tx
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8001842:	422e      	tst	r6, r5
 8001844:	f8d9 3000 	ldr.w	r3, [r9]
 8001848:	bf14      	ite	ne
 800184a:	f04f 0b03 	movne.w	fp, #3
 800184e:	f04f 0b01 	moveq.w	fp, #1
 8001852:	fb03 fb0b 	mul.w	fp, r3, fp
  uint32_t event = HAL_GetTick() + ms;
 8001856:	f005 fa13 	bl	8006c80 <HAL_GetTick>
 800185a:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 800185c:	e00a      	b.n	8001874 <cw_tx_char+0xa0>
    if(KEYER_DASH || KEYER_DOT){
 800185e:	f008 fc13 	bl	800a088 <HAL_GPIO_ReadPin>
 8001862:	4603      	mov	r3, r0
 8001864:	2180      	movs	r1, #128	; 0x80
 8001866:	4620      	mov	r0, r4
 8001868:	2b00      	cmp	r3, #0
 800186a:	d04c      	beq.n	8001906 <cw_tx_char+0x132>
 800186c:	f008 fc0c 	bl	800a088 <HAL_GPIO_ReadPin>
 8001870:	2800      	cmp	r0, #0
 8001872:	d048      	beq.n	8001906 <cw_tx_char+0x132>
  while(HAL_GetTick() < event){
 8001874:	f005 fa04 	bl	8006c80 <HAL_GetTick>
 8001878:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 800187a:	2140      	movs	r1, #64	; 0x40
 800187c:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 800187e:	459b      	cmp	fp, r3
 8001880:	d8ed      	bhi.n	800185e <cw_tx_char+0x8a>
	if(!(semi_qsk_timeout))
 8001882:	6838      	ldr	r0, [r7, #0]
 8001884:	2800      	cmp	r0, #0
 8001886:	d151      	bne.n	800192c <cw_tx_char+0x158>
	tx = tx_enable;
 8001888:	f888 0000 	strb.w	r0, [r8]
			CarrierEnable(0);
 800188c:	f003 fbe4 	bl	8005058 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8001890:	f005 f9f6 	bl	8006c80 <HAL_GetTick>
 8001894:	f8d9 b000 	ldr.w	fp, [r9]
 8001898:	eb00 00cb 	add.w	r0, r0, fp, lsl #3
 800189c:	6038      	str	r0, [r7, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 800189e:	2800      	cmp	r0, #0
 80018a0:	d04c      	beq.n	800193c <cw_tx_char+0x168>
  uint32_t event = HAL_GetTick() + ms;
 80018a2:	f005 f9ed 	bl	8006c80 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 80018a6:	4c4d      	ldr	r4, [pc, #308]	; (80019dc <cw_tx_char+0x208>)
  uint32_t event = HAL_GetTick() + ms;
 80018a8:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 80018aa:	e008      	b.n	80018be <cw_tx_char+0xea>
    if(KEYER_DASH || KEYER_DOT){
 80018ac:	f008 fbec 	bl	800a088 <HAL_GPIO_ReadPin>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2180      	movs	r1, #128	; 0x80
 80018b4:	4620      	mov	r0, r4
 80018b6:	b3b3      	cbz	r3, 8001926 <cw_tx_char+0x152>
 80018b8:	f008 fbe6 	bl	800a088 <HAL_GPIO_ReadPin>
 80018bc:	b398      	cbz	r0, 8001926 <cw_tx_char+0x152>
  while(HAL_GetTick() < event){
 80018be:	f005 f9df 	bl	8006c80 <HAL_GetTick>
 80018c2:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 80018c4:	2140      	movs	r1, #64	; 0x40
 80018c6:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 80018c8:	459b      	cmp	fp, r3
 80018ca:	d8ef      	bhi.n	80018ac <cw_tx_char+0xd8>
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
 80018cc:	0876      	lsrs	r6, r6, #1
 80018ce:	d1a2      	bne.n	8001816 <cw_tx_char+0x42>
          switch_rxtx(0);  // key-off tx
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
        }
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 80018d0:	f8d9 5000 	ldr.w	r5, [r9]
  uint32_t event = HAL_GetTick() + ms;
 80018d4:	f005 f9d4 	bl	8006c80 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 80018d8:	4c40      	ldr	r4, [pc, #256]	; (80019dc <cw_tx_char+0x208>)
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 80018da:	006d      	lsls	r5, r5, #1
  uint32_t event = HAL_GetTick() + ms;
 80018dc:	4405      	add	r5, r0
  while(HAL_GetTick() < event){
 80018de:	e008      	b.n	80018f2 <cw_tx_char+0x11e>
    if(KEYER_DASH || KEYER_DOT){
 80018e0:	f008 fbd2 	bl	800a088 <HAL_GPIO_ReadPin>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2180      	movs	r1, #128	; 0x80
 80018e8:	4620      	mov	r0, r4
 80018ea:	b1e3      	cbz	r3, 8001926 <cw_tx_char+0x152>
 80018ec:	f008 fbcc 	bl	800a088 <HAL_GPIO_ReadPin>
 80018f0:	b1c8      	cbz	r0, 8001926 <cw_tx_char+0x152>
  while(HAL_GetTick() < event){
 80018f2:	f005 f9c5 	bl	8006c80 <HAL_GetTick>
 80018f6:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 80018f8:	2140      	movs	r1, #64	; 0x40
 80018fa:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 80018fc:	429d      	cmp	r5, r3
 80018fe:	d8ef      	bhi.n	80018e0 <cw_tx_char+0x10c>
      }
      break; // next character
    }
  }
  return 0;
 8001900:	2000      	movs	r0, #0
}
 8001902:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(!(semi_qsk_timeout))
 8001906:	6838      	ldr	r0, [r7, #0]
 8001908:	2800      	cmp	r0, #0
 800190a:	d14a      	bne.n	80019a2 <cw_tx_char+0x1ce>
	tx = tx_enable;
 800190c:	f888 0000 	strb.w	r0, [r8]
			CarrierEnable(0);
 8001910:	f003 fba2 	bl	8005058 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8001914:	f005 f9b4 	bl	8006c80 <HAL_GetTick>
 8001918:	f8d9 3000 	ldr.w	r3, [r9]
 800191c:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8001920:	6038      	str	r0, [r7, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 8001922:	2800      	cmp	r0, #0
 8001924:	d050      	beq.n	80019c8 <cw_tx_char+0x1f4>
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8001926:	2001      	movs	r0, #1
}
 8001928:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	tx = tx_enable;
 800192c:	2300      	movs	r3, #0
			pk = Saved_pk;
 800192e:	4a2c      	ldr	r2, [pc, #176]	; (80019e0 <cw_tx_char+0x20c>)
	tx = tx_enable;
 8001930:	f888 3000 	strb.w	r3, [r8]
			semi_qsk_timeout = 0;
 8001934:	603b      	str	r3, [r7, #0]
			pk = Saved_pk;
 8001936:	f8da 3000 	ldr.w	r3, [sl]
 800193a:	6013      	str	r3, [r2, #0]
			TXSwitch(0);
 800193c:	2000      	movs	r0, #0
 800193e:	f003 fb23 	bl	8004f88 <TXSwitch>
			semi_qsk_timeout = 0;
 8001942:	2300      	movs	r3, #0
						pk = Saved_pk;
 8001944:	4a26      	ldr	r2, [pc, #152]	; (80019e0 <cw_tx_char+0x20c>)
			semi_qsk_timeout = 0;
 8001946:	603b      	str	r3, [r7, #0]
						pk = Saved_pk;
 8001948:	f8da 3000 	ldr.w	r3, [sl]
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
 800194c:	f8d9 b000 	ldr.w	fp, [r9]
						pk = Saved_pk;
 8001950:	6013      	str	r3, [r2, #0]
 8001952:	e7a6      	b.n	80018a2 <cw_tx_char+0xce>
					Saved_pk = pk;
 8001954:	4b22      	ldr	r3, [pc, #136]	; (80019e0 <cw_tx_char+0x20c>)
			TXSwitch(1);
 8001956:	2001      	movs	r0, #1
					Saved_pk = pk;
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f8ca 3000 	str.w	r3, [sl]
			TXSwitch(1);
 800195e:	f003 fb13 	bl	8004f88 <TXSwitch>
			HAL_Delay(txdelay);
 8001962:	4b1d      	ldr	r3, [pc, #116]	; (80019d8 <cw_tx_char+0x204>)
 8001964:	7818      	ldrb	r0, [r3, #0]
 8001966:	f005 f991 	bl	8006c8c <HAL_Delay>
 800196a:	e75e      	b.n	800182a <cw_tx_char+0x56>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 800196c:	4b1d      	ldr	r3, [pc, #116]	; (80019e4 <cw_tx_char+0x210>)
    if(KEYER_DASH || KEYER_DOT){
 800196e:	4c1b      	ldr	r4, [pc, #108]	; (80019dc <cw_tx_char+0x208>)
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8001970:	681d      	ldr	r5, [r3, #0]
  uint32_t event = HAL_GetTick() + ms;
 8001972:	f005 f985 	bl	8006c80 <HAL_GetTick>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8001976:	00ad      	lsls	r5, r5, #2
  uint32_t event = HAL_GetTick() + ms;
 8001978:	4405      	add	r5, r0
  while(HAL_GetTick() < event){
 800197a:	e00a      	b.n	8001992 <cw_tx_char+0x1be>
    if(KEYER_DASH || KEYER_DOT){
 800197c:	f008 fb84 	bl	800a088 <HAL_GPIO_ReadPin>
 8001980:	4603      	mov	r3, r0
 8001982:	2180      	movs	r1, #128	; 0x80
 8001984:	4620      	mov	r0, r4
 8001986:	2b00      	cmp	r3, #0
 8001988:	d0ba      	beq.n	8001900 <cw_tx_char+0x12c>
 800198a:	f008 fb7d 	bl	800a088 <HAL_GPIO_ReadPin>
 800198e:	2800      	cmp	r0, #0
 8001990:	d0b6      	beq.n	8001900 <cw_tx_char+0x12c>
  while(HAL_GetTick() < event){
 8001992:	f005 f975 	bl	8006c80 <HAL_GetTick>
 8001996:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 8001998:	2140      	movs	r1, #64	; 0x40
 800199a:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 800199c:	429d      	cmp	r5, r3
 800199e:	d8ed      	bhi.n	800197c <cw_tx_char+0x1a8>
 80019a0:	e7ae      	b.n	8001900 <cw_tx_char+0x12c>
	tx = tx_enable;
 80019a2:	2300      	movs	r3, #0
			pk = Saved_pk;
 80019a4:	4d10      	ldr	r5, [pc, #64]	; (80019e8 <cw_tx_char+0x214>)
 80019a6:	4c0e      	ldr	r4, [pc, #56]	; (80019e0 <cw_tx_char+0x20c>)
	tx = tx_enable;
 80019a8:	f888 3000 	strb.w	r3, [r8]
			semi_qsk_timeout = 0;
 80019ac:	603b      	str	r3, [r7, #0]
			pk = Saved_pk;
 80019ae:	682b      	ldr	r3, [r5, #0]
 80019b0:	6023      	str	r3, [r4, #0]
			TXSwitch(0);
 80019b2:	2000      	movs	r0, #0
 80019b4:	f003 fae8 	bl	8004f88 <TXSwitch>
			semi_qsk_timeout = 0;
 80019b8:	2200      	movs	r2, #0
						pk = Saved_pk;
 80019ba:	682b      	ldr	r3, [r5, #0]
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 80019bc:	2001      	movs	r0, #1
			semi_qsk_timeout = 0;
 80019be:	603a      	str	r2, [r7, #0]
						pk = Saved_pk;
 80019c0:	6023      	str	r3, [r4, #0]
 80019c2:	e79e      	b.n	8001902 <cw_tx_char+0x12e>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 80019c4:	2640      	movs	r6, #64	; 0x40
 80019c6:	e71f      	b.n	8001808 <cw_tx_char+0x34>
 80019c8:	4d07      	ldr	r5, [pc, #28]	; (80019e8 <cw_tx_char+0x214>)
 80019ca:	4c05      	ldr	r4, [pc, #20]	; (80019e0 <cw_tx_char+0x20c>)
 80019cc:	e7f1      	b.n	80019b2 <cw_tx_char+0x1de>
 80019ce:	bf00      	nop
 80019d0:	08017bd0 	.word	0x08017bd0
 80019d4:	2400a9a0 	.word	0x2400a9a0
 80019d8:	2400b9d5 	.word	0x2400b9d5
 80019dc:	58020000 	.word	0x58020000
 80019e0:	2400a84c 	.word	0x2400a84c
 80019e4:	24007c18 	.word	0x24007c18
 80019e8:	2400627c 	.word	0x2400627c
 80019ec:	2400b9d4 	.word	0x2400b9d4

080019f0 <SendCWMessage>:
  return 0;
}


void SendCWMessage(uint8_t MessageNo)
{
 80019f0:	b538      	push	{r3, r4, r5, lr}
	cw_tx(cw_msg[MessageNo]);
 80019f2:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 80019f6:	4b08      	ldr	r3, [pc, #32]	; (8001a18 <SendCWMessage+0x28>)
 80019f8:	012a      	lsls	r2, r5, #4
 80019fa:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  for(uint8_t i = 0; msg[i]; i++){  // loop over message
 80019fe:	5c98      	ldrb	r0, [r3, r2]
 8001a00:	b148      	cbz	r0, 8001a16 <SendCWMessage+0x26>
 8001a02:	2400      	movs	r4, #0
 8001a04:	e002      	b.n	8001a0c <SendCWMessage+0x1c>
 8001a06:	b2e4      	uxtb	r4, r4
 8001a08:	5d28      	ldrb	r0, [r5, r4]
 8001a0a:	b120      	cbz	r0, 8001a16 <SendCWMessage+0x26>
 8001a0c:	3401      	adds	r4, #1
    if(cw_tx_char(msg[i])) return 1;
 8001a0e:	f7ff fee1 	bl	80017d4 <cw_tx_char>
 8001a12:	2800      	cmp	r0, #0
 8001a14:	d0f7      	beq.n	8001a06 <SendCWMessage+0x16>
}
 8001a16:	bd38      	pop	{r3, r4, r5, pc}
 8001a18:	24000000 	.word	0x24000000

08001a1c <DecodeDCF77>:
{
	uint8_t i;
	static uint8_t MinParity, HourParity;
	MinParity = HourParity = 0;
	for (i = 21 ; i < 28; i++)
		if (DCF77Message[i])
 8001a1c:	4b53      	ldr	r3, [pc, #332]	; (8001b6c <DecodeDCF77+0x150>)
{
 8001a1e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		if (DCF77Message[i])
 8001a22:	7d59      	ldrb	r1, [r3, #21]
{
 8001a24:	b085      	sub	sp, #20
		if (DCF77Message[i])
 8001a26:	f893 9016 	ldrb.w	r9, [r3, #22]
			MinParity ^= 1;
 8001a2a:	1e0a      	subs	r2, r1, #0
 8001a2c:	bf18      	it	ne
 8001a2e:	2201      	movne	r2, #1
		if (DCF77Message[i])
 8001a30:	f1b9 0f00 	cmp.w	r9, #0
 8001a34:	d001      	beq.n	8001a3a <DecodeDCF77+0x1e>
			MinParity ^= 1;
 8001a36:	f082 0201 	eor.w	r2, r2, #1
		if (DCF77Message[i])
 8001a3a:	f893 c017 	ldrb.w	ip, [r3, #23]
 8001a3e:	f1bc 0f00 	cmp.w	ip, #0
 8001a42:	d001      	beq.n	8001a48 <DecodeDCF77+0x2c>
			MinParity ^= 1;
 8001a44:	f082 0201 	eor.w	r2, r2, #1
		if (DCF77Message[i])
 8001a48:	f893 8018 	ldrb.w	r8, [r3, #24]
 8001a4c:	f1b8 0f00 	cmp.w	r8, #0
 8001a50:	d001      	beq.n	8001a56 <DecodeDCF77+0x3a>
			MinParity ^= 1;
 8001a52:	f082 0201 	eor.w	r2, r2, #1
		if (DCF77Message[i])
 8001a56:	7e5d      	ldrb	r5, [r3, #25]
 8001a58:	b10d      	cbz	r5, 8001a5e <DecodeDCF77+0x42>
			MinParity ^= 1;
 8001a5a:	f082 0201 	eor.w	r2, r2, #1
		if (DCF77Message[i])
 8001a5e:	7e98      	ldrb	r0, [r3, #26]
 8001a60:	9003      	str	r0, [sp, #12]
 8001a62:	b108      	cbz	r0, 8001a68 <DecodeDCF77+0x4c>
			MinParity ^= 1;
 8001a64:	f082 0201 	eor.w	r2, r2, #1
		if (DCF77Message[i])
 8001a68:	7edf      	ldrb	r7, [r3, #27]
 8001a6a:	b10f      	cbz	r7, 8001a70 <DecodeDCF77+0x54>
			MinParity ^= 1;
 8001a6c:	f082 0201 	eor.w	r2, r2, #1
	for (i = 21 ; i < 28; i++)
 8001a70:	483f      	ldr	r0, [pc, #252]	; (8001b70 <DecodeDCF77+0x154>)
	for (i = 29 ; i < 35; i++)
		if (DCF77Message[i])
 8001a72:	f893 e01d 	ldrb.w	lr, [r3, #29]
 8001a76:	7002      	strb	r2, [r0, #0]
 8001a78:	7f98      	ldrb	r0, [r3, #30]
 8001a7a:	4604      	mov	r4, r0
 8001a7c:	9001      	str	r0, [sp, #4]
			HourParity ^= 1;
 8001a7e:	f1be 0000 	subs.w	r0, lr, #0
 8001a82:	bf18      	it	ne
 8001a84:	2001      	movne	r0, #1
		if (DCF77Message[i])
 8001a86:	b10c      	cbz	r4, 8001a8c <DecodeDCF77+0x70>
			HourParity ^= 1;
 8001a88:	f080 0001 	eor.w	r0, r0, #1
		if (DCF77Message[i])
 8001a8c:	7fde      	ldrb	r6, [r3, #31]
 8001a8e:	b10e      	cbz	r6, 8001a94 <DecodeDCF77+0x78>
			HourParity ^= 1;
 8001a90:	f080 0001 	eor.w	r0, r0, #1
		if (DCF77Message[i])
 8001a94:	f893 4020 	ldrb.w	r4, [r3, #32]
 8001a98:	9402      	str	r4, [sp, #8]
 8001a9a:	b10c      	cbz	r4, 8001aa0 <DecodeDCF77+0x84>
			HourParity ^= 1;
 8001a9c:	f080 0001 	eor.w	r0, r0, #1
		if (DCF77Message[i])
 8001aa0:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
 8001aa4:	b10c      	cbz	r4, 8001aaa <DecodeDCF77+0x8e>
			HourParity ^= 1;
 8001aa6:	f080 0001 	eor.w	r0, r0, #1
		if (DCF77Message[i])
 8001aaa:	f893 a022 	ldrb.w	sl, [r3, #34]	; 0x22
 8001aae:	f1ba 0f00 	cmp.w	sl, #0
 8001ab2:	d143      	bne.n	8001b3c <DecodeDCF77+0x120>
	for (i = 29 ; i < 35; i++)
 8001ab4:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8001b8c <DecodeDCF77+0x170>
 8001ab8:	f88b 0000 	strb.w	r0, [fp]

	if (MinParity != DCF77Message[28] && HourParity != DCF77Message[35])
 8001abc:	f893 b01c 	ldrb.w	fp, [r3, #28]
 8001ac0:	4593      	cmp	fp, r2
 8001ac2:	d006      	beq.n	8001ad2 <DecodeDCF77+0xb6>
 8001ac4:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001ac8:	4283      	cmp	r3, r0
 8001aca:	d002      	beq.n	8001ad2 <DecodeDCF77+0xb6>
			SystemSeconds = 0;
			WSPRBeaconState = FIRST_FIX;
		}
		break;
	}
}
 8001acc:	b005      	add	sp, #20
 8001ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8001ad2:	9b03      	ldr	r3, [sp, #12]
		DCF77Min += DCF77Message[21+i] << i;
 8001ad4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8001ad8:	00bf      	lsls	r7, r7, #2
		DCF77Hour += (DCF77Message[29+i] << i);
 8001ada:	9a02      	ldr	r2, [sp, #8]
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8001adc:	eb0c 0c49 	add.w	ip, ip, r9, lsl #1
 8001ae0:	eb07 0743 	add.w	r7, r7, r3, lsl #1
		DCF77Hour += (DCF77Message[29+i] << i);
 8001ae4:	9b01      	ldr	r3, [sp, #4]
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8001ae6:	4461      	add	r1, ip
		DCF77Hour += (DCF77Message[29+i] << i);
 8001ae8:	00b6      	lsls	r6, r6, #2
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8001aea:	443d      	add	r5, r7
		DCF77Hour += 10 * (DCF77Message[33+i] << i);
 8001aec:	eb04 044a 	add.w	r4, r4, sl, lsl #1
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8001af0:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8001af4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
		DCF77Hour += (DCF77Message[29+i] << i);
 8001af8:	eb06 0643 	add.w	r6, r6, r3, lsl #1
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8001afc:	eb01 0145 	add.w	r1, r1, r5, lsl #1
	switch (WSPRBeaconState)
 8001b00:	4d1c      	ldr	r5, [pc, #112]	; (8001b74 <DecodeDCF77+0x158>)
		DCF77Hour += (DCF77Message[29+i] << i);
 8001b02:	eb0e 0306 	add.w	r3, lr, r6
		DCF77Hour += 10 * (DCF77Message[33+i] << i);
 8001b06:	eb04 0484 	add.w	r4, r4, r4, lsl #2
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8001b0a:	b2c9      	uxtb	r1, r1
		DCF77Hour += (DCF77Message[29+i] << i);
 8001b0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001b10:	4a19      	ldr	r2, [pc, #100]	; (8001b78 <DecodeDCF77+0x15c>)
		DCF77Hour += 10 * (DCF77Message[33+i] << i);
 8001b12:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 8001b16:	7011      	strb	r1, [r2, #0]
	switch (WSPRBeaconState)
 8001b18:	782c      	ldrb	r4, [r5, #0]
		DCF77Hour += 10 * (DCF77Message[33+i] << i);
 8001b1a:	4a18      	ldr	r2, [pc, #96]	; (8001b7c <DecodeDCF77+0x160>)
 8001b1c:	7013      	strb	r3, [r2, #0]
	switch (WSPRBeaconState)
 8001b1e:	b184      	cbz	r4, 8001b42 <DecodeDCF77+0x126>
 8001b20:	2c01      	cmp	r4, #1
 8001b22:	d1d3      	bne.n	8001acc <DecodeDCF77+0xb0>
		if (SystemMinutes == DCF77Min)
 8001b24:	4b16      	ldr	r3, [pc, #88]	; (8001b80 <DecodeDCF77+0x164>)
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	4291      	cmp	r1, r2
 8001b2a:	d013      	beq.n	8001b54 <DecodeDCF77+0x138>
			SystemSeconds = 0;
 8001b2c:	4a15      	ldr	r2, [pc, #84]	; (8001b84 <DecodeDCF77+0x168>)
			SystemMinutes = DCF77Min;
 8001b2e:	6019      	str	r1, [r3, #0]
			SystemSeconds = 0;
 8001b30:	2300      	movs	r3, #0
			WSPRBeaconState = FIRST_FIX;
 8001b32:	702c      	strb	r4, [r5, #0]
			SystemSeconds = 0;
 8001b34:	6013      	str	r3, [r2, #0]
}
 8001b36:	b005      	add	sp, #20
 8001b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			HourParity ^= 1;
 8001b3c:	f080 0001 	eor.w	r0, r0, #1
 8001b40:	e7b8      	b.n	8001ab4 <DecodeDCF77+0x98>
		SystemMinutes = DCF77Min;
 8001b42:	4b0f      	ldr	r3, [pc, #60]	; (8001b80 <DecodeDCF77+0x164>)
		SystemSeconds = 0;
 8001b44:	4a0f      	ldr	r2, [pc, #60]	; (8001b84 <DecodeDCF77+0x168>)
		SystemMinutes = DCF77Min;
 8001b46:	6019      	str	r1, [r3, #0]
		WSPRBeaconState = FIRST_FIX;
 8001b48:	2301      	movs	r3, #1
		SystemSeconds = 0;
 8001b4a:	6014      	str	r4, [r2, #0]
		WSPRBeaconState = FIRST_FIX;
 8001b4c:	702b      	strb	r3, [r5, #0]
}
 8001b4e:	b005      	add	sp, #20
 8001b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			SystemSeconds = 0;
 8001b54:	4b0b      	ldr	r3, [pc, #44]	; (8001b84 <DecodeDCF77+0x168>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
			srand((unsigned) HAL_GetTick());
 8001b5a:	f005 f891 	bl	8006c80 <HAL_GetTick>
 8001b5e:	f00f f8a5 	bl	8010cac <srand>
			TransmittingWSPR = 1;
 8001b62:	4a09      	ldr	r2, [pc, #36]	; (8001b88 <DecodeDCF77+0x16c>)
			WSPRBeaconState = SEND_WSPR;
 8001b64:	2302      	movs	r3, #2
			TransmittingWSPR = 1;
 8001b66:	7014      	strb	r4, [r2, #0]
			WSPRBeaconState = SEND_WSPR;
 8001b68:	702b      	strb	r3, [r5, #0]
 8001b6a:	e7af      	b.n	8001acc <DecodeDCF77+0xb0>
 8001b6c:	2400060c 	.word	0x2400060c
 8001b70:	2400064a 	.word	0x2400064a
 8001b74:	240073ed 	.word	0x240073ed
 8001b78:	2400100a 	.word	0x2400100a
 8001b7c:	24001007 	.word	0x24001007
 8001b80:	240062c4 	.word	0x240062c4
 8001b84:	240062c8 	.word	0x240062c8
 8001b88:	240062d9 	.word	0x240062d9
 8001b8c:	24000649 	.word	0x24000649

08001b90 <DoDCF77>:

void DoDCF77(uint16_t DCF77In)
{
 8001b90:	b5f0      	push	{r4, r5, r6, r7, lr}
//100 mSec (DCF77 0) is 3200 samples
//200 mSec (DCF77 1) is 6400 samples
//2 Sec (DCF77 Sync) is 64000 samples


	if (DCF77In && !LastDCF77In)
 8001b92:	4d39      	ldr	r5, [pc, #228]	; (8001c78 <DoDCF77+0xe8>)
{
 8001b94:	b083      	sub	sp, #12
	if (DCF77In && !LastDCF77In)
 8001b96:	b1c8      	cbz	r0, 8001bcc <DoDCF77+0x3c>
 8001b98:	882b      	ldrh	r3, [r5, #0]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d141      	bne.n	8001c22 <DoDCF77+0x92>
		RisingEdge = 1;
 8001b9e:	4937      	ldr	r1, [pc, #220]	; (8001c7c <DoDCF77+0xec>)
 8001ba0:	2201      	movs	r2, #1
		DCF77LowSampleCounter = 0;
	}

	if (RisingEdge)
	{
		if (DCF77LowSampleCounter > 3000 && DCF77LowSampleCounter < 6000)
 8001ba2:	f640 34b6 	movw	r4, #2998	; 0xbb6
		RisingEdge = 1;
 8001ba6:	700a      	strb	r2, [r1, #0]
	if (!DCF77In && LastDCF77In)
 8001ba8:	4935      	ldr	r1, [pc, #212]	; (8001c80 <DoDCF77+0xf0>)
 8001baa:	700b      	strb	r3, [r1, #0]
		if (DCF77LowSampleCounter > 3000 && DCF77LowSampleCounter < 6000)
 8001bac:	4935      	ldr	r1, [pc, #212]	; (8001c84 <DoDCF77+0xf4>)
 8001bae:	6809      	ldr	r1, [r1, #0]
 8001bb0:	f6a1 36b9 	subw	r6, r1, #3001	; 0xbb9
 8001bb4:	42a6      	cmp	r6, r4
 8001bb6:	d84f      	bhi.n	8001c58 <DoDCF77+0xc8>
			DCF77Message[DCF77BitCounter++] = 0;
 8001bb8:	4c33      	ldr	r4, [pc, #204]	; (8001c88 <DoDCF77+0xf8>)
 8001bba:	4934      	ldr	r1, [pc, #208]	; (8001c8c <DoDCF77+0xfc>)
 8001bbc:	6822      	ldr	r2, [r4, #0]
 8001bbe:	548b      	strb	r3, [r1, r2]
 8001bc0:	3201      	adds	r2, #1
 8001bc2:	6022      	str	r2, [r4, #0]
{
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	4a32      	ldr	r2, [pc, #200]	; (8001c90 <DoDCF77+0x100>)
			if (DCF77LowSampleCounter > 6000 && DCF77LowSampleCounter < 12000)
				DCF77Message[DCF77BitCounter++] = 1;
		DCF77HighSampleCounter = 0;
	}
	if (DCF77In && DCF77HighSampleCounter < 100000)
		DCF77HighSampleCounter++;
 8001bc8:	6013      	str	r3, [r2, #0]
 8001bca:	e01a      	b.n	8001c02 <DoDCF77+0x72>
	if (!DCF77In && LastDCF77In)
 8001bcc:	882a      	ldrh	r2, [r5, #0]
		RisingEdge = 0;
 8001bce:	4f2b      	ldr	r7, [pc, #172]	; (8001c7c <DoDCF77+0xec>)
	if (!DCF77In && LastDCF77In)
 8001bd0:	2a00      	cmp	r2, #0
 8001bd2:	4b2b      	ldr	r3, [pc, #172]	; (8001c80 <DoDCF77+0xf0>)
		RisingEdge = 0;
 8001bd4:	7038      	strb	r0, [r7, #0]
	if (!DCF77In && LastDCF77In)
 8001bd6:	bf14      	ite	ne
 8001bd8:	2201      	movne	r2, #1
 8001bda:	2200      	moveq	r2, #0
 8001bdc:	701a      	strb	r2, [r3, #0]
	if (FallingEdge)
 8001bde:	d02c      	beq.n	8001c3a <DoDCF77+0xaa>
		if (DCF77HighSampleCounter > 40000 && DCF77HighSampleCounter < 90000)
 8001be0:	4e2b      	ldr	r6, [pc, #172]	; (8001c90 <DoDCF77+0x100>)
 8001be2:	4b2c      	ldr	r3, [pc, #176]	; (8001c94 <DoDCF77+0x104>)
 8001be4:	6832      	ldr	r2, [r6, #0]
 8001be6:	4413      	add	r3, r2
 8001be8:	f24c 324e 	movw	r2, #49998	; 0xc34e
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d910      	bls.n	8001c12 <DoDCF77+0x82>
		DCF77LowSampleCounter = 0;
 8001bf0:	4b24      	ldr	r3, [pc, #144]	; (8001c84 <DoDCF77+0xf4>)
 8001bf2:	4c25      	ldr	r4, [pc, #148]	; (8001c88 <DoDCF77+0xf8>)
 8001bf4:	6018      	str	r0, [r3, #0]

	if (!DCF77In && DCF77LowSampleCounter < 100000)
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	4927      	ldr	r1, [pc, #156]	; (8001c98 <DoDCF77+0x108>)
 8001bfa:	428a      	cmp	r2, r1
 8001bfc:	d801      	bhi.n	8001c02 <DoDCF77+0x72>
		DCF77LowSampleCounter++;
 8001bfe:	3201      	adds	r2, #1
 8001c00:	601a      	str	r2, [r3, #0]

	if (DCF77BitCounter > 59)
 8001c02:	6823      	ldr	r3, [r4, #0]
 8001c04:	2b3b      	cmp	r3, #59	; 0x3b
 8001c06:	d901      	bls.n	8001c0c <DoDCF77+0x7c>
		DCF77BitCounter = 59;
 8001c08:	233b      	movs	r3, #59	; 0x3b
 8001c0a:	6023      	str	r3, [r4, #0]
	LastDCF77In = DCF77In;
 8001c0c:	8028      	strh	r0, [r5, #0]
}
 8001c0e:	b003      	add	sp, #12
 8001c10:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (DCF77BitCounter == 59)
 8001c12:	4c1d      	ldr	r4, [pc, #116]	; (8001c88 <DoDCF77+0xf8>)
 8001c14:	6823      	ldr	r3, [r4, #0]
 8001c16:	2b3b      	cmp	r3, #59	; 0x3b
 8001c18:	d012      	beq.n	8001c40 <DoDCF77+0xb0>
		DCF77LowSampleCounter = 0;
 8001c1a:	4b1a      	ldr	r3, [pc, #104]	; (8001c84 <DoDCF77+0xf4>)
			DCF77BitCounter = 0;
 8001c1c:	6020      	str	r0, [r4, #0]
		DCF77LowSampleCounter = 0;
 8001c1e:	6018      	str	r0, [r3, #0]
	if (RisingEdge)
 8001c20:	e7e9      	b.n	8001bf6 <DoDCF77+0x66>
		RisingEdge = 0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	4915      	ldr	r1, [pc, #84]	; (8001c7c <DoDCF77+0xec>)
	if (DCF77In && DCF77HighSampleCounter < 100000)
 8001c26:	4a1a      	ldr	r2, [pc, #104]	; (8001c90 <DoDCF77+0x100>)
		RisingEdge = 0;
 8001c28:	700b      	strb	r3, [r1, #0]
	if (!DCF77In && LastDCF77In)
 8001c2a:	4915      	ldr	r1, [pc, #84]	; (8001c80 <DoDCF77+0xf0>)
 8001c2c:	700b      	strb	r3, [r1, #0]
	if (DCF77In && DCF77HighSampleCounter < 100000)
 8001c2e:	6813      	ldr	r3, [r2, #0]
 8001c30:	4919      	ldr	r1, [pc, #100]	; (8001c98 <DoDCF77+0x108>)
 8001c32:	428b      	cmp	r3, r1
 8001c34:	d91d      	bls.n	8001c72 <DoDCF77+0xe2>
 8001c36:	4c14      	ldr	r4, [pc, #80]	; (8001c88 <DoDCF77+0xf8>)
 8001c38:	e7e3      	b.n	8001c02 <DoDCF77+0x72>
 8001c3a:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <DoDCF77+0xf4>)
 8001c3c:	4c12      	ldr	r4, [pc, #72]	; (8001c88 <DoDCF77+0xf8>)
 8001c3e:	e7da      	b.n	8001bf6 <DoDCF77+0x66>
				DecodeDCF77();
 8001c40:	9001      	str	r0, [sp, #4]
 8001c42:	f7ff feeb 	bl	8001a1c <DecodeDCF77>
			DCF77BitCounter = 0;
 8001c46:	9801      	ldr	r0, [sp, #4]
		DCF77LowSampleCounter = 0;
 8001c48:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <DoDCF77+0xf4>)
	if (RisingEdge)
 8001c4a:	783a      	ldrb	r2, [r7, #0]
			DCF77BitCounter = 0;
 8001c4c:	6020      	str	r0, [r4, #0]
		DCF77LowSampleCounter = 0;
 8001c4e:	6018      	str	r0, [r3, #0]
	if (RisingEdge)
 8001c50:	2a00      	cmp	r2, #0
 8001c52:	d0d0      	beq.n	8001bf6 <DoDCF77+0x66>
		DCF77HighSampleCounter = 0;
 8001c54:	6030      	str	r0, [r6, #0]
	if (DCF77In && DCF77HighSampleCounter < 100000)
 8001c56:	e7ce      	b.n	8001bf6 <DoDCF77+0x66>
			if (DCF77LowSampleCounter > 6000 && DCF77LowSampleCounter < 12000)
 8001c58:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <DoDCF77+0x10c>)
				DCF77Message[DCF77BitCounter++] = 1;
 8001c5a:	4c0b      	ldr	r4, [pc, #44]	; (8001c88 <DoDCF77+0xf8>)
			if (DCF77LowSampleCounter > 6000 && DCF77LowSampleCounter < 12000)
 8001c5c:	440b      	add	r3, r1
 8001c5e:	f241 716e 	movw	r1, #5998	; 0x176e
 8001c62:	428b      	cmp	r3, r1
 8001c64:	d8ae      	bhi.n	8001bc4 <DoDCF77+0x34>
				DCF77Message[DCF77BitCounter++] = 1;
 8001c66:	6823      	ldr	r3, [r4, #0]
 8001c68:	4908      	ldr	r1, [pc, #32]	; (8001c8c <DoDCF77+0xfc>)
 8001c6a:	54ca      	strb	r2, [r1, r3]
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	6023      	str	r3, [r4, #0]
 8001c70:	e7a8      	b.n	8001bc4 <DoDCF77+0x34>
		DCF77HighSampleCounter++;
 8001c72:	3301      	adds	r3, #1
 8001c74:	4c04      	ldr	r4, [pc, #16]	; (8001c88 <DoDCF77+0xf8>)
 8001c76:	e7a7      	b.n	8001bc8 <DoDCF77+0x38>
 8001c78:	24006250 	.word	0x24006250
 8001c7c:	2400064b 	.word	0x2400064b
 8001c80:	24000648 	.word	0x24000648
 8001c84:	24000608 	.word	0x24000608
 8001c88:	240005fc 	.word	0x240005fc
 8001c8c:	2400060c 	.word	0x2400060c
 8001c90:	24000604 	.word	0x24000604
 8001c94:	ffff63bf 	.word	0xffff63bf
 8001c98:	0001869f 	.word	0x0001869f
 8001c9c:	ffffe88f 	.word	0xffffe88f

08001ca0 <DCF77StatusDisplay>:

void DCF77StatusDisplay(void)
{
	static uint16_t DCF77DisplayCounter, DCF77DisplayPrescaler;

	if (DCF77DisplayPrescaler++ == 1)
 8001ca0:	4a18      	ldr	r2, [pc, #96]	; (8001d04 <DCF77StatusDisplay+0x64>)
{
 8001ca2:	b538      	push	{r3, r4, r5, lr}
	if (DCF77DisplayPrescaler++ == 1)
 8001ca4:	8813      	ldrh	r3, [r2, #0]
	{
		DCF77DisplayPrescaler = 0;
		DCF77DisplayCounter++;
 8001ca6:	4c18      	ldr	r4, [pc, #96]	; (8001d08 <DCF77StatusDisplay+0x68>)
	if (DCF77DisplayPrescaler++ == 1)
 8001ca8:	1c59      	adds	r1, r3, #1
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	8011      	strh	r1, [r2, #0]
 8001cae:	d019      	beq.n	8001ce4 <DCF77StatusDisplay+0x44>
		DCF77DisplayCounter++;
 8001cb0:	8823      	ldrh	r3, [r4, #0]
	}
	if (DCF77DisplayCounter % 2 == 0)
 8001cb2:	f013 0201 	ands.w	r2, r3, #1
 8001cb6:	d01e      	beq.n	8001cf6 <DCF77StatusDisplay+0x56>
		LED_GREEN_OFF;
	else
	{
		if (DCF77DisplayCounter <= (WSPRBeaconState + 1) * 2 )
 8001cb8:	4d14      	ldr	r5, [pc, #80]	; (8001d0c <DCF77StatusDisplay+0x6c>)
			LED_GREEN_ON;
		else
			LED_GREEN_OFF;
 8001cba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cbe:	4814      	ldr	r0, [pc, #80]	; (8001d10 <DCF77StatusDisplay+0x70>)
		if (DCF77DisplayCounter <= (WSPRBeaconState + 1) * 2 )
 8001cc0:	782a      	ldrb	r2, [r5, #0]
 8001cc2:	3201      	adds	r2, #1
 8001cc4:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
			LED_GREEN_ON;
 8001cc8:	bfd4      	ite	le
 8001cca:	2201      	movle	r2, #1
			LED_GREEN_OFF;
 8001ccc:	2200      	movgt	r2, #0
 8001cce:	f008 f9e1 	bl	800a094 <HAL_GPIO_WritePin>
		if (DCF77DisplayCounter > (WSPRBeaconState + 3) * 2 )
 8001cd2:	782b      	ldrb	r3, [r5, #0]
 8001cd4:	8822      	ldrh	r2, [r4, #0]
 8001cd6:	3303      	adds	r3, #3
 8001cd8:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 8001cdc:	dd01      	ble.n	8001ce2 <DCF77StatusDisplay+0x42>
			DCF77DisplayCounter = 0;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	8023      	strh	r3, [r4, #0]
	}

}
 8001ce2:	bd38      	pop	{r3, r4, r5, pc}
		DCF77DisplayCounter++;
 8001ce4:	8823      	ldrh	r3, [r4, #0]
		DCF77DisplayPrescaler = 0;
 8001ce6:	2100      	movs	r1, #0
		DCF77DisplayCounter++;
 8001ce8:	3301      	adds	r3, #1
		DCF77DisplayPrescaler = 0;
 8001cea:	8011      	strh	r1, [r2, #0]
		DCF77DisplayCounter++;
 8001cec:	b29b      	uxth	r3, r3
	if (DCF77DisplayCounter % 2 == 0)
 8001cee:	f013 0201 	ands.w	r2, r3, #1
		DCF77DisplayCounter++;
 8001cf2:	8023      	strh	r3, [r4, #0]
	if (DCF77DisplayCounter % 2 == 0)
 8001cf4:	d1e0      	bne.n	8001cb8 <DCF77StatusDisplay+0x18>
		LED_GREEN_OFF;
 8001cf6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cfa:	4805      	ldr	r0, [pc, #20]	; (8001d10 <DCF77StatusDisplay+0x70>)
}
 8001cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		LED_GREEN_OFF;
 8001d00:	f008 b9c8 	b.w	800a094 <HAL_GPIO_WritePin>
 8001d04:	24000602 	.word	0x24000602
 8001d08:	24000600 	.word	0x24000600
 8001d0c:	240073ed 	.word	0x240073ed
 8001d10:	58020400 	.word	0x58020400

08001d14 <Load_Presets>:
// Load from the Presets table
void Load_Presets(void)
{
	int k;

	for(k=0; k<MAXPRESETS; k++)
 8001d14:	4b0f      	ldr	r3, [pc, #60]	; (8001d54 <Load_Presets+0x40>)
{
 8001d16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d1a:	4c0f      	ldr	r4, [pc, #60]	; (8001d58 <Load_Presets+0x44>)
 8001d1c:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 8001d20:	4f0e      	ldr	r7, [pc, #56]	; (8001d5c <Load_Presets+0x48>)
 8001d22:	4e0f      	ldr	r6, [pc, #60]	; (8001d60 <Load_Presets+0x4c>)
 8001d24:	4d0f      	ldr	r5, [pc, #60]	; (8001d64 <Load_Presets+0x50>)
	{
		strcpy(psets[k].name, pNames[k]);
 8001d26:	4621      	mov	r1, r4
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f00f ff04 	bl	8011b36 <strcpy>
 8001d2e:	4603      	mov	r3, r0
		psets[k].freq = pFreqs[k];
 8001d30:	f857 0b04 	ldr.w	r0, [r7], #4
	for(k=0; k<MAXPRESETS; k++)
 8001d34:	3410      	adds	r4, #16
 8001d36:	3318      	adds	r3, #24
		psets[k].mode = pModes[k];
 8001d38:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		psets[k].freq = pFreqs[k];
 8001d3c:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 8001d40:	f815 2f01 	ldrb.w	r2, [r5, #1]!
	for(k=0; k<MAXPRESETS; k++)
 8001d44:	4543      	cmp	r3, r8
		psets[k].mode = pModes[k];
 8001d46:	f803 1c04 	strb.w	r1, [r3, #-4]
		psets[k].bw   = pBws[k];
 8001d4a:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 8001d4e:	d1ea      	bne.n	8001d26 <Load_Presets+0x12>
	}
}
 8001d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d54:	2400a850 	.word	0x2400a850
 8001d58:	24000120 	.word	0x24000120
 8001d5c:	0801dc60 	.word	0x0801dc60
 8001d60:	0801dc97 	.word	0x0801dc97
 8001d64:	0801dc4f 	.word	0x0801dc4f

08001d68 <SetBW>:
// Load the FFT mask according to the mode and the bandwidth chosen,
// and change the color of the buttons to indicate the active bandwidth
void SetBW(/*WM_HWIN ptr,*/ Bwidth newbw)
{
	CurrentBW = newbw;
	switch(CurrentMode)
 8001d68:	4b22      	ldr	r3, [pc, #136]	; (8001df4 <SetBW+0x8c>)
	CurrentBW = newbw;
 8001d6a:	4a23      	ldr	r2, [pc, #140]	; (8001df8 <SetBW+0x90>)
{
 8001d6c:	b410      	push	{r4}
	switch(CurrentMode)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
	CurrentBW = newbw;
 8001d70:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 8001d72:	2b03      	cmp	r3, #3
 8001d74:	d83a      	bhi.n	8001dec <SetBW+0x84>
 8001d76:	e8df f003 	tbb	[pc, r3]
 8001d7a:	232b      	.short	0x232b
 8001d7c:	0210      	.short	0x0210

		break;

	case CW  :

		bw[CW] = newbw;
 8001d7e:	4c1f      	ldr	r4, [pc, #124]	; (8001dfc <SetBW+0x94>)
		CWindex = (newbw == Narrow) ? 0 : 1;
		CWindex = 0; // TODO toglimi
 8001d80:	2100      	movs	r1, #0
 8001d82:	4a1f      	ldr	r2, [pc, #124]	; (8001e00 <SetBW+0x98>)
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001d84:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[CW] = newbw;
 8001d88:	70e0      	strb	r0, [r4, #3]
		CWindex = 0; // TODO toglimi
 8001d8a:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001d8c:	481d      	ldr	r0, [pc, #116]	; (8001e04 <SetBW+0x9c>)
 8001d8e:	4a1e      	ldr	r2, [pc, #120]	; (8001e08 <SetBW+0xa0>)
 8001d90:	491e      	ldr	r1, [pc, #120]	; (8001e0c <SetBW+0xa4>)
		break;

	default :
		break;
	}
}	
 8001d92:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001d96:	f001 b8ff 	b.w	8002f98 <SDR_2R_toC_f32>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001d9a:	1e02      	subs	r2, r0, #0
		bw[USB] = newbw;
 8001d9c:	4917      	ldr	r1, [pc, #92]	; (8001dfc <SetBW+0x94>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001d9e:	4b1c      	ldr	r3, [pc, #112]	; (8001e10 <SetBW+0xa8>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001da0:	bf18      	it	ne
 8001da2:	2201      	movne	r2, #1
		USBindex = 0; // TODO toglimi
 8001da4:	4c1b      	ldr	r4, [pc, #108]	; (8001e14 <SetBW+0xac>)
		bw[USB] = newbw;
 8001da6:	7088      	strb	r0, [r1, #2]
		USBindex = 0; // TODO toglimi
 8001da8:	2000      	movs	r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001daa:	801a      	strh	r2, [r3, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001dac:	491a      	ldr	r1, [pc, #104]	; (8001e18 <SetBW+0xb0>)
 8001dae:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 8001db2:	8020      	strh	r0, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001db4:	4a14      	ldr	r2, [pc, #80]	; (8001e08 <SetBW+0xa0>)
 8001db6:	4819      	ldr	r0, [pc, #100]	; (8001e1c <SetBW+0xb4>)
}	
 8001db8:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001dbc:	f001 b8ec 	b.w	8002f98 <SDR_2R_toC_f32>
		bw[LSB] = newbw;
 8001dc0:	490e      	ldr	r1, [pc, #56]	; (8001dfc <SetBW+0x94>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001dc2:	1e02      	subs	r2, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001dc4:	4b12      	ldr	r3, [pc, #72]	; (8001e10 <SetBW+0xa8>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001dc6:	bf18      	it	ne
 8001dc8:	2201      	movne	r2, #1
		LSBindex = 0; // TODO toglimi
 8001dca:	4c15      	ldr	r4, [pc, #84]	; (8001e20 <SetBW+0xb8>)
		bw[LSB] = newbw;
 8001dcc:	7048      	strb	r0, [r1, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001dce:	e7eb      	b.n	8001da8 <SetBW+0x40>
		bw[AM] = newbw;
 8001dd0:	4c0a      	ldr	r4, [pc, #40]	; (8001dfc <SetBW+0x94>)
		AMindex = 0; // TODO toglimi
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	4a0e      	ldr	r2, [pc, #56]	; (8001e10 <SetBW+0xa8>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8001dd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[AM] = newbw;
 8001dda:	7020      	strb	r0, [r4, #0]
		AMindex = 0; // TODO toglimi
 8001ddc:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8001dde:	4811      	ldr	r0, [pc, #68]	; (8001e24 <SetBW+0xbc>)
 8001de0:	4a09      	ldr	r2, [pc, #36]	; (8001e08 <SetBW+0xa0>)
 8001de2:	4911      	ldr	r1, [pc, #68]	; (8001e28 <SetBW+0xc0>)
}	
 8001de4:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8001de8:	f001 b8d6 	b.w	8002f98 <SDR_2R_toC_f32>
}	
 8001dec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	24001006 	.word	0x24001006
 8001df8:	24001005 	.word	0x24001005
 8001dfc:	24007c10 	.word	0x24007c10
 8001e00:	24000ff4 	.word	0x24000ff4
 8001e04:	0801ac50 	.word	0x0801ac50
 8001e08:	20005800 	.word	0x20005800
 8001e0c:	08019c50 	.word	0x08019c50
 8001e10:	240007c0 	.word	0x240007c0
 8001e14:	240062e4 	.word	0x240062e4
 8001e18:	0801bc50 	.word	0x0801bc50
 8001e1c:	0801cc50 	.word	0x0801cc50
 8001e20:	24006248 	.word	0x24006248
 8001e24:	08018c50 	.word	0x08018c50
 8001e28:	08017c50 	.word	0x08017c50

08001e2c <SetAGC>:
// Change the AGC constants according to the mode and the AGC chosen,
// and change the color of the buttons to indicate the active AGC speed
void SetAGC(/*WM_HWIN ptr,*/ Agctype newAGC)
{
	CurrentAGC =newAGC;
	switch(CurrentMode)
 8001e2c:	4b25      	ldr	r3, [pc, #148]	; (8001ec4 <SetAGC+0x98>)
	CurrentAGC =newAGC;
 8001e2e:	4a26      	ldr	r2, [pc, #152]	; (8001ec8 <SetAGC+0x9c>)
{
 8001e30:	b410      	push	{r4}
	switch(CurrentMode)
 8001e32:	781b      	ldrb	r3, [r3, #0]
	CurrentAGC =newAGC;
 8001e34:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 8001e36:	2b03      	cmp	r3, #3
 8001e38:	d810      	bhi.n	8001e5c <SetAGC+0x30>
 8001e3a:	e8df f003 	tbb	[pc, r3]
 8001e3e:	2333      	.short	0x2333
 8001e40:	1202      	.short	0x1202
	case LSB :      agc[LSB] = newAGC;
	Decay[LSB]  = AGC_decay[newAGC];
	Hcount[LSB] = Hangcount[newAGC]; break;

	case USB :      agc[USB] = newAGC;
	Decay[USB]  = AGC_decay[newAGC];
 8001e42:	4b22      	ldr	r3, [pc, #136]	; (8001ecc <SetAGC+0xa0>)
	case USB :      agc[USB] = newAGC;
 8001e44:	4922      	ldr	r1, [pc, #136]	; (8001ed0 <SetAGC+0xa4>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001e46:	4c23      	ldr	r4, [pc, #140]	; (8001ed4 <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 8001e48:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8001e4c:	4a22      	ldr	r2, [pc, #136]	; (8001ed8 <SetAGC+0xac>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001e4e:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8001e52:	681b      	ldr	r3, [r3, #0]
	case USB :      agc[USB] = newAGC;
 8001e54:	7088      	strb	r0, [r1, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8001e56:	4921      	ldr	r1, [pc, #132]	; (8001edc <SetAGC+0xb0>)
	Decay[USB]  = AGC_decay[newAGC];
 8001e58:	6093      	str	r3, [r2, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8001e5a:	808c      	strh	r4, [r1, #4]
	Decay[CW]   = AGC_decay[newAGC];
	Hcount[CW]  = Hangcount[newAGC]; break;
	}
	//  ChangeColor(ptr, hFAST, (newAGC == Fast) ? GUI_RED   : GUI_BLACK);
	//  ChangeColor(ptr, hSLOW, (newAGC == Slow) ? GUI_RED   : GUI_BLACK);
}	
 8001e5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001e60:	4770      	bx	lr
	Decay[CW]   = AGC_decay[newAGC];
 8001e62:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <SetAGC+0xa0>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001e64:	4c1b      	ldr	r4, [pc, #108]	; (8001ed4 <SetAGC+0xa8>)
	case CW :       agc[CW] = newAGC;
 8001e66:	491a      	ldr	r1, [pc, #104]	; (8001ed0 <SetAGC+0xa4>)
	Decay[CW]   = AGC_decay[newAGC];
 8001e68:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001e6c:	f834 c010 	ldrh.w	ip, [r4, r0, lsl #1]
	case CW :       agc[CW] = newAGC;
 8001e70:	70c8      	strb	r0, [r1, #3]
	Decay[CW]   = AGC_decay[newAGC];
 8001e72:	4a19      	ldr	r2, [pc, #100]	; (8001ed8 <SetAGC+0xac>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001e74:	4919      	ldr	r1, [pc, #100]	; (8001edc <SetAGC+0xb0>)
	Decay[CW]   = AGC_decay[newAGC];
 8001e76:	681b      	ldr	r3, [r3, #0]
}	
 8001e78:	f85d 4b04 	ldr.w	r4, [sp], #4
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001e7c:	f8a1 c006 	strh.w	ip, [r1, #6]
	Decay[CW]   = AGC_decay[newAGC];
 8001e80:	60d3      	str	r3, [r2, #12]
}	
 8001e82:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 8001e84:	4b11      	ldr	r3, [pc, #68]	; (8001ecc <SetAGC+0xa0>)
	case LSB :      agc[LSB] = newAGC;
 8001e86:	4912      	ldr	r1, [pc, #72]	; (8001ed0 <SetAGC+0xa4>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001e88:	4c12      	ldr	r4, [pc, #72]	; (8001ed4 <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 8001e8a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case LSB :      agc[LSB] = newAGC;
 8001e8e:	7048      	strb	r0, [r1, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001e90:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8001e94:	4a10      	ldr	r2, [pc, #64]	; (8001ed8 <SetAGC+0xac>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001e96:	4911      	ldr	r1, [pc, #68]	; (8001edc <SetAGC+0xb0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8001e98:	681b      	ldr	r3, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001e9a:	804c      	strh	r4, [r1, #2]
	Decay[LSB]  = AGC_decay[newAGC];
 8001e9c:	6053      	str	r3, [r2, #4]
}	
 8001e9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ea2:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8001ea4:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <SetAGC+0xa0>)
	case AM :       agc[AM] = newAGC;
 8001ea6:	490a      	ldr	r1, [pc, #40]	; (8001ed0 <SetAGC+0xa4>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001ea8:	4c0a      	ldr	r4, [pc, #40]	; (8001ed4 <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 8001eaa:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case AM :       agc[AM] = newAGC;
 8001eae:	7008      	strb	r0, [r1, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001eb0:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8001eb4:	4a08      	ldr	r2, [pc, #32]	; (8001ed8 <SetAGC+0xac>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001eb6:	4909      	ldr	r1, [pc, #36]	; (8001edc <SetAGC+0xb0>)
	Decay[AM]   = AGC_decay[newAGC];
 8001eb8:	681b      	ldr	r3, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001eba:	800c      	strh	r4, [r1, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8001ebc:	6013      	str	r3, [r2, #0]
}	
 8001ebe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ec2:	4770      	bx	lr
 8001ec4:	24001006 	.word	0x24001006
 8001ec8:	24001004 	.word	0x24001004
 8001ecc:	240007b8 	.word	0x240007b8
 8001ed0:	24007c00 	.word	0x24007c00
 8001ed4:	24005234 	.word	0x24005234
 8001ed8:	2400100c 	.word	0x2400100c
 8001edc:	24005238 	.word	0x24005238

08001ee0 <Tune_Preset>:
{
 8001ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LOfreq = psets[Idx].freq;
 8001ee4:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8001ee8:	4e47      	ldr	r6, [pc, #284]	; (8002008 <Tune_Preset+0x128>)
 8001eea:	4a48      	ldr	r2, [pc, #288]	; (800200c <Tune_Preset+0x12c>)
{
 8001eec:	4604      	mov	r4, r0
	LOfreq = psets[Idx].freq;
 8001eee:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	CurrentMode = newmode;
 8001ef2:	4f47      	ldr	r7, [pc, #284]	; (8002010 <Tune_Preset+0x130>)
	LOfreq = psets[Idx].freq;
 8001ef4:	0045      	lsls	r5, r0, #1
 8001ef6:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 8001ef8:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 8001efa:	6011      	str	r1, [r2, #0]
	CurrentMode = newmode;
 8001efc:	703b      	strb	r3, [r7, #0]

	switch(CurrentMode)
 8001efe:	2b03      	cmp	r3, #3
 8001f00:	d87b      	bhi.n	8001ffa <Tune_Preset+0x11a>
 8001f02:	e8df f003 	tbb	[pc, r3]
 8001f06:	626e      	.short	0x626e
 8001f08:	0256      	.short	0x0256
	case USB :
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001f0a:	f8df 8140 	ldr.w	r8, [pc, #320]	; 800204c <Tune_Preset+0x16c>
 8001f0e:	f898 0003 	ldrb.w	r0, [r8, #3]
 8001f12:	f7ff ff29 	bl	8001d68 <SetBW>
 8001f16:	4b3f      	ldr	r3, [pc, #252]	; (8002014 <Tune_Preset+0x134>)
 8001f18:	78d8      	ldrb	r0, [r3, #3]
 8001f1a:	f7ff ff87 	bl	8001e2c <SetAGC>
	switch(CurrentMode)
 8001f1e:	783a      	ldrb	r2, [r7, #0]
	SetBW( psets[Idx].bw);
 8001f20:	4425      	add	r5, r4
	CurrentBW = newbw;
 8001f22:	493d      	ldr	r1, [pc, #244]	; (8002018 <Tune_Preset+0x138>)
	SetBW( psets[Idx].bw);
 8001f24:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 8001f28:	7d6b      	ldrb	r3, [r5, #21]
	CurrentBW = newbw;
 8001f2a:	700b      	strb	r3, [r1, #0]
	switch(CurrentMode)
 8001f2c:	2a03      	cmp	r2, #3
 8001f2e:	d80f      	bhi.n	8001f50 <Tune_Preset+0x70>
 8001f30:	e8df f002 	tbb	[pc, r2]
 8001f34:	02173629 	.word	0x02173629
		CWindex = 0; // TODO toglimi
 8001f38:	4a38      	ldr	r2, [pc, #224]	; (800201c <Tune_Preset+0x13c>)
 8001f3a:	2100      	movs	r1, #0
		bw[CW] = newbw;
 8001f3c:	f888 3003 	strb.w	r3, [r8, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001f40:	f44f 6380 	mov.w	r3, #1024	; 0x400
		CWindex = 0; // TODO toglimi
 8001f44:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001f46:	4836      	ldr	r0, [pc, #216]	; (8002020 <Tune_Preset+0x140>)
 8001f48:	4a36      	ldr	r2, [pc, #216]	; (8002024 <Tune_Preset+0x144>)
 8001f4a:	4937      	ldr	r1, [pc, #220]	; (8002028 <Tune_Preset+0x148>)
 8001f4c:	f001 f824 	bl	8002f98 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8001f50:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001f54:	4835      	ldr	r0, [pc, #212]	; (800202c <Tune_Preset+0x14c>)
 8001f56:	eb06 01c4 	add.w	r1, r6, r4, lsl #3
}
 8001f5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 8001f5e:	f00f bdea 	b.w	8011b36 <strcpy>
		bw[USB] = newbw;
 8001f62:	f888 3002 	strb.w	r3, [r8, #2]
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001f66:	3b00      	subs	r3, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001f68:	4a31      	ldr	r2, [pc, #196]	; (8002030 <Tune_Preset+0x150>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001f6a:	bf18      	it	ne
 8001f6c:	2301      	movne	r3, #1
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001f6e:	8013      	strh	r3, [r2, #0]
		USBindex = 0; // TODO toglimi
 8001f70:	4a30      	ldr	r2, [pc, #192]	; (8002034 <Tune_Preset+0x154>)
 8001f72:	2100      	movs	r1, #0
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001f74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f78:	482f      	ldr	r0, [pc, #188]	; (8002038 <Tune_Preset+0x158>)
		USBindex = 0; // TODO toglimi
 8001f7a:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001f7c:	4a29      	ldr	r2, [pc, #164]	; (8002024 <Tune_Preset+0x144>)
 8001f7e:	492f      	ldr	r1, [pc, #188]	; (800203c <Tune_Preset+0x15c>)
 8001f80:	f001 f80a 	bl	8002f98 <SDR_2R_toC_f32>
		break;
 8001f84:	e7e4      	b.n	8001f50 <Tune_Preset+0x70>
		AMindex = 0; // TODO toglimi
 8001f86:	4a2a      	ldr	r2, [pc, #168]	; (8002030 <Tune_Preset+0x150>)
 8001f88:	2100      	movs	r1, #0
		bw[AM] = newbw;
 8001f8a:	f888 3000 	strb.w	r3, [r8]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8001f8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 8001f92:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8001f94:	482a      	ldr	r0, [pc, #168]	; (8002040 <Tune_Preset+0x160>)
 8001f96:	4a23      	ldr	r2, [pc, #140]	; (8002024 <Tune_Preset+0x144>)
 8001f98:	492a      	ldr	r1, [pc, #168]	; (8002044 <Tune_Preset+0x164>)
 8001f9a:	f000 fffd 	bl	8002f98 <SDR_2R_toC_f32>
		break;
 8001f9e:	e7d7      	b.n	8001f50 <Tune_Preset+0x70>
		bw[LSB] = newbw;
 8001fa0:	f888 3001 	strb.w	r3, [r8, #1]
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001fa4:	3b00      	subs	r3, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001fa6:	4a22      	ldr	r2, [pc, #136]	; (8002030 <Tune_Preset+0x150>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001fa8:	bf18      	it	ne
 8001faa:	2301      	movne	r3, #1
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001fac:	8013      	strh	r3, [r2, #0]
		LSBindex = 0; // TODO toglimi
 8001fae:	4a26      	ldr	r2, [pc, #152]	; (8002048 <Tune_Preset+0x168>)
 8001fb0:	e7df      	b.n	8001f72 <Tune_Preset+0x92>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001fb2:	f8df 8098 	ldr.w	r8, [pc, #152]	; 800204c <Tune_Preset+0x16c>
 8001fb6:	f898 0002 	ldrb.w	r0, [r8, #2]
 8001fba:	f7ff fed5 	bl	8001d68 <SetBW>
 8001fbe:	4b15      	ldr	r3, [pc, #84]	; (8002014 <Tune_Preset+0x134>)
 8001fc0:	7898      	ldrb	r0, [r3, #2]
 8001fc2:	f7ff ff33 	bl	8001e2c <SetAGC>
	switch(CurrentMode)
 8001fc6:	783a      	ldrb	r2, [r7, #0]
		break;
 8001fc8:	e7aa      	b.n	8001f20 <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001fca:	f8df 8080 	ldr.w	r8, [pc, #128]	; 800204c <Tune_Preset+0x16c>
 8001fce:	f898 0001 	ldrb.w	r0, [r8, #1]
 8001fd2:	f7ff fec9 	bl	8001d68 <SetBW>
 8001fd6:	4b0f      	ldr	r3, [pc, #60]	; (8002014 <Tune_Preset+0x134>)
 8001fd8:	7858      	ldrb	r0, [r3, #1]
 8001fda:	f7ff ff27 	bl	8001e2c <SetAGC>
	switch(CurrentMode)
 8001fde:	783a      	ldrb	r2, [r7, #0]
		break;
 8001fe0:	e79e      	b.n	8001f20 <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001fe2:	f8df 8068 	ldr.w	r8, [pc, #104]	; 800204c <Tune_Preset+0x16c>
 8001fe6:	f898 0000 	ldrb.w	r0, [r8]
 8001fea:	f7ff febd 	bl	8001d68 <SetBW>
 8001fee:	4b09      	ldr	r3, [pc, #36]	; (8002014 <Tune_Preset+0x134>)
 8001ff0:	7818      	ldrb	r0, [r3, #0]
 8001ff2:	f7ff ff1b 	bl	8001e2c <SetAGC>
	switch(CurrentMode)
 8001ff6:	783a      	ldrb	r2, [r7, #0]
		break;

	default :
		break;
	}
}	
 8001ff8:	e792      	b.n	8001f20 <Tune_Preset+0x40>
	SetBW( psets[Idx].bw);
 8001ffa:	2318      	movs	r3, #24
	CurrentBW = newbw;
 8001ffc:	4a06      	ldr	r2, [pc, #24]	; (8002018 <Tune_Preset+0x138>)
	SetBW( psets[Idx].bw);
 8001ffe:	fb03 6300 	mla	r3, r3, r0, r6
	CurrentBW = newbw;
 8002002:	7d5b      	ldrb	r3, [r3, #21]
 8002004:	7013      	strb	r3, [r2, #0]
	switch(CurrentMode)
 8002006:	e7a3      	b.n	8001f50 <Tune_Preset+0x70>
 8002008:	2400a850 	.word	0x2400a850
 800200c:	24006244 	.word	0x24006244
 8002010:	24001006 	.word	0x24001006
 8002014:	24007c00 	.word	0x24007c00
 8002018:	24001005 	.word	0x24001005
 800201c:	24000ff4 	.word	0x24000ff4
 8002020:	0801ac50 	.word	0x0801ac50
 8002024:	20005800 	.word	0x20005800
 8002028:	08019c50 	.word	0x08019c50
 800202c:	2400a828 	.word	0x2400a828
 8002030:	240007c0 	.word	0x240007c0
 8002034:	240062e4 	.word	0x240062e4
 8002038:	0801cc50 	.word	0x0801cc50
 800203c:	0801bc50 	.word	0x0801bc50
 8002040:	08018c50 	.word	0x08018c50
 8002044:	08017c50 	.word	0x08017c50
 8002048:	24006248 	.word	0x24006248
 800204c:	24007c10 	.word	0x24007c10

08002050 <SetMode>:
{
 8002050:	b508      	push	{r3, lr}
	CurrentMode = newmode;
 8002052:	4b18      	ldr	r3, [pc, #96]	; (80020b4 <SetMode+0x64>)
 8002054:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8002056:	2803      	cmp	r0, #3
 8002058:	d82b      	bhi.n	80020b2 <SetMode+0x62>
 800205a:	e8df f000 	tbb	[pc, r0]
 800205e:	1620      	.short	0x1620
 8002060:	020c      	.short	0x020c
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8002062:	4b15      	ldr	r3, [pc, #84]	; (80020b8 <SetMode+0x68>)
 8002064:	78d8      	ldrb	r0, [r3, #3]
 8002066:	f7ff fe7f 	bl	8001d68 <SetBW>
 800206a:	4b14      	ldr	r3, [pc, #80]	; (80020bc <SetMode+0x6c>)
 800206c:	78d8      	ldrb	r0, [r3, #3]
}	
 800206e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8002072:	f7ff bedb 	b.w	8001e2c <SetAGC>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8002076:	4b10      	ldr	r3, [pc, #64]	; (80020b8 <SetMode+0x68>)
 8002078:	7898      	ldrb	r0, [r3, #2]
 800207a:	f7ff fe75 	bl	8001d68 <SetBW>
 800207e:	4b0f      	ldr	r3, [pc, #60]	; (80020bc <SetMode+0x6c>)
 8002080:	7898      	ldrb	r0, [r3, #2]
}	
 8002082:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8002086:	f7ff bed1 	b.w	8001e2c <SetAGC>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 800208a:	4b0b      	ldr	r3, [pc, #44]	; (80020b8 <SetMode+0x68>)
 800208c:	7858      	ldrb	r0, [r3, #1]
 800208e:	f7ff fe6b 	bl	8001d68 <SetBW>
 8002092:	4b0a      	ldr	r3, [pc, #40]	; (80020bc <SetMode+0x6c>)
 8002094:	7858      	ldrb	r0, [r3, #1]
}	
 8002096:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 800209a:	f7ff bec7 	b.w	8001e2c <SetAGC>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 800209e:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <SetMode+0x68>)
 80020a0:	7818      	ldrb	r0, [r3, #0]
 80020a2:	f7ff fe61 	bl	8001d68 <SetBW>
 80020a6:	4b05      	ldr	r3, [pc, #20]	; (80020bc <SetMode+0x6c>)
 80020a8:	7818      	ldrb	r0, [r3, #0]
}	
 80020aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 80020ae:	f7ff bebd 	b.w	8001e2c <SetAGC>
}	
 80020b2:	bd08      	pop	{r3, pc}
 80020b4:	24001006 	.word	0x24001006
 80020b8:	24007c10 	.word	0x24007c10
 80020bc:	24007c00 	.word	0x24007c00

080020c0 <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	if (idx == 9)
 80020c0:	2809      	cmp	r0, #9
{
 80020c2:	b508      	push	{r3, lr}
	if (idx == 9)
 80020c4:	d012      	beq.n	80020ec <SetFstep+0x2c>
		Fstep = 9000;  // MW Channel for Europe
	else
		Fstep = pow(10, 5 - idx);
 80020c6:	f1c0 0005 	rsb	r0, r0, #5
 80020ca:	ee06 0a90 	vmov	s13, r0
 80020ce:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 80020f8 <SetFstep+0x38>
 80020d2:	eeb8 0be6 	vcvt.f64.s32	d0, s13
 80020d6:	ee20 0b07 	vmul.f64	d0, d0, d7
 80020da:	f011 fdfd 	bl	8013cd8 <exp>
 80020de:	4a08      	ldr	r2, [pc, #32]	; (8002100 <SetFstep+0x40>)
 80020e0:	eefc 7bc0 	vcvt.u32.f64	s15, d0
 80020e4:	ee17 3a90 	vmov	r3, s15
 80020e8:	6013      	str	r3, [r2, #0]
}	
 80020ea:	bd08      	pop	{r3, pc}
		Fstep = 9000;  // MW Channel for Europe
 80020ec:	f242 3328 	movw	r3, #9000	; 0x2328
 80020f0:	4a03      	ldr	r2, [pc, #12]	; (8002100 <SetFstep+0x40>)
 80020f2:	6013      	str	r3, [r2, #0]
}	
 80020f4:	bd08      	pop	{r3, pc}
 80020f6:	bf00      	nop
 80020f8:	bbb55516 	.word	0xbbb55516
 80020fc:	40026bb1 	.word	0x40026bb1
 8002100:	2400522c 	.word	0x2400522c

08002104 <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked(uint16_t Nsteps)
{	
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8002104:	4b2c      	ldr	r3, [pc, #176]	; (80021b8 <FplusClicked+0xb4>)
 8002106:	ee07 0a90 	vmov	s15, r0
 800210a:	4a2c      	ldr	r2, [pc, #176]	; (80021bc <FplusClicked+0xb8>)
 800210c:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8002110:	ed93 6a00 	vldr	s12, [r3]
 8002114:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002118:	ed92 7a00 	vldr	s14, [r2]
 800211c:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8002120:	4b27      	ldr	r3, [pc, #156]	; (80021c0 <FplusClicked+0xbc>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8002122:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	psets[0].bw = bw[CurrentMode];
 8002126:	4927      	ldr	r1, [pc, #156]	; (80021c4 <FplusClicked+0xc0>)
	LOfreq  = min(LOfreq, 50000000.f);
 8002128:	eddf 5a27 	vldr	s11, [pc, #156]	; 80021c8 <FplusClicked+0xc4>
	LOfreq += Fstep * (float)Nsteps / 2.0;
 800212c:	ee26 6a26 	vmul.f32	s12, s12, s13
{	
 8002130:	b510      	push	{r4, lr}
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8002132:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	4c24      	ldr	r4, [pc, #144]	; (80021cc <FplusClicked+0xc8>)
	psets[0].bw = bw[CurrentMode];
 800213a:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 800213c:	eea6 7b04 	vfma.f64	d7, d6, d4
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8002140:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 8002142:	7560      	strb	r0, [r4, #21]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8002144:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = min(LOfreq, 50000000.f);
 8002148:	fe87 7a65 	vminnm.f32	s14, s14, s11
 800214c:	ed82 7a00 	vstr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8002150:	ed84 7a04 	vstr	s14, [r4, #16]
	switch(CurrentMode)
 8002154:	2b03      	cmp	r3, #3
 8002156:	d80b      	bhi.n	8002170 <FplusClicked+0x6c>
 8002158:	e8df f003 	tbb	[pc, r3]
 800215c:	12021b24 	.word	0x12021b24
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8002160:	7888      	ldrb	r0, [r1, #2]
 8002162:	f7ff fe01 	bl	8001d68 <SetBW>
 8002166:	4b1a      	ldr	r3, [pc, #104]	; (80021d0 <FplusClicked+0xcc>)
 8002168:	7898      	ldrb	r0, [r3, #2]
 800216a:	f7ff fe5f 	bl	8001e2c <SetAGC>
	SetBW( psets[Idx].bw);
 800216e:	7d60      	ldrb	r0, [r4, #21]
 8002170:	f7ff fdfa 	bl	8001d68 <SetBW>
	strcpy(msg, psets[Idx].name);
 8002174:	4915      	ldr	r1, [pc, #84]	; (80021cc <FplusClicked+0xc8>)
 8002176:	4817      	ldr	r0, [pc, #92]	; (80021d4 <FplusClicked+0xd0>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8002178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 800217c:	f00f bcdb 	b.w	8011b36 <strcpy>
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8002180:	78c8      	ldrb	r0, [r1, #3]
 8002182:	f7ff fdf1 	bl	8001d68 <SetBW>
 8002186:	4b12      	ldr	r3, [pc, #72]	; (80021d0 <FplusClicked+0xcc>)
 8002188:	78d8      	ldrb	r0, [r3, #3]
 800218a:	f7ff fe4f 	bl	8001e2c <SetAGC>
	SetBW( psets[Idx].bw);
 800218e:	7d60      	ldrb	r0, [r4, #21]
		break;
 8002190:	e7ee      	b.n	8002170 <FplusClicked+0x6c>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8002192:	7848      	ldrb	r0, [r1, #1]
 8002194:	f7ff fde8 	bl	8001d68 <SetBW>
 8002198:	4b0d      	ldr	r3, [pc, #52]	; (80021d0 <FplusClicked+0xcc>)
 800219a:	7858      	ldrb	r0, [r3, #1]
 800219c:	f7ff fe46 	bl	8001e2c <SetAGC>
	SetBW( psets[Idx].bw);
 80021a0:	7d60      	ldrb	r0, [r4, #21]
		break;
 80021a2:	e7e5      	b.n	8002170 <FplusClicked+0x6c>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 80021a4:	7808      	ldrb	r0, [r1, #0]
 80021a6:	f7ff fddf 	bl	8001d68 <SetBW>
 80021aa:	4b09      	ldr	r3, [pc, #36]	; (80021d0 <FplusClicked+0xcc>)
 80021ac:	7818      	ldrb	r0, [r3, #0]
 80021ae:	f7ff fe3d 	bl	8001e2c <SetAGC>
	SetBW( psets[Idx].bw);
 80021b2:	7d60      	ldrb	r0, [r4, #21]
}	
 80021b4:	e7dc      	b.n	8002170 <FplusClicked+0x6c>
 80021b6:	bf00      	nop
 80021b8:	2400522c 	.word	0x2400522c
 80021bc:	24006244 	.word	0x24006244
 80021c0:	24001006 	.word	0x24001006
 80021c4:	24007c10 	.word	0x24007c10
 80021c8:	4c3ebc20 	.word	0x4c3ebc20
 80021cc:	2400a850 	.word	0x2400a850
 80021d0:	24007c00 	.word	0x24007c00
 80021d4:	2400a828 	.word	0x2400a828

080021d8 <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked(uint16_t Nsteps)
{	
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80021d8:	4b2c      	ldr	r3, [pc, #176]	; (800228c <FminusClicked+0xb4>)
 80021da:	ee07 0a90 	vmov	s15, r0
 80021de:	4a2c      	ldr	r2, [pc, #176]	; (8002290 <FminusClicked+0xb8>)
 80021e0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 80021e4:	ed93 6a00 	vldr	s12, [r3]
 80021e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021ec:	ed92 7a00 	vldr	s14, [r2]
 80021f0:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80021f4:	4b27      	ldr	r3, [pc, #156]	; (8002294 <FminusClicked+0xbc>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80021f6:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	psets[0].bw = bw[CurrentMode];
 80021fa:	4927      	ldr	r1, [pc, #156]	; (8002298 <FminusClicked+0xc0>)
	LOfreq  = max(LOfreq, 8000.f);
 80021fc:	eddf 5a27 	vldr	s11, [pc, #156]	; 800229c <FminusClicked+0xc4>
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8002200:	ee26 6a26 	vmul.f32	s12, s12, s13
{	
 8002204:	b510      	push	{r4, lr}
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8002206:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	4c24      	ldr	r4, [pc, #144]	; (80022a0 <FminusClicked+0xc8>)
	psets[0].bw = bw[CurrentMode];
 800220e:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8002210:	eea6 7b44 	vfms.f64	d7, d6, d4
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8002214:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 8002216:	7560      	strb	r0, [r4, #21]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8002218:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = max(LOfreq, 8000.f);
 800221c:	fe87 7a25 	vmaxnm.f32	s14, s14, s11
 8002220:	ed82 7a00 	vstr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8002224:	ed84 7a04 	vstr	s14, [r4, #16]
	switch(CurrentMode)
 8002228:	2b03      	cmp	r3, #3
 800222a:	d80b      	bhi.n	8002244 <FminusClicked+0x6c>
 800222c:	e8df f003 	tbb	[pc, r3]
 8002230:	12021b24 	.word	0x12021b24
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8002234:	7888      	ldrb	r0, [r1, #2]
 8002236:	f7ff fd97 	bl	8001d68 <SetBW>
 800223a:	4b1a      	ldr	r3, [pc, #104]	; (80022a4 <FminusClicked+0xcc>)
 800223c:	7898      	ldrb	r0, [r3, #2]
 800223e:	f7ff fdf5 	bl	8001e2c <SetAGC>
	SetBW( psets[Idx].bw);
 8002242:	7d60      	ldrb	r0, [r4, #21]
 8002244:	f7ff fd90 	bl	8001d68 <SetBW>
	strcpy(msg, psets[Idx].name);
 8002248:	4915      	ldr	r1, [pc, #84]	; (80022a0 <FminusClicked+0xc8>)
 800224a:	4817      	ldr	r0, [pc, #92]	; (80022a8 <FminusClicked+0xd0>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 800224c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8002250:	f00f bc71 	b.w	8011b36 <strcpy>
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8002254:	78c8      	ldrb	r0, [r1, #3]
 8002256:	f7ff fd87 	bl	8001d68 <SetBW>
 800225a:	4b12      	ldr	r3, [pc, #72]	; (80022a4 <FminusClicked+0xcc>)
 800225c:	78d8      	ldrb	r0, [r3, #3]
 800225e:	f7ff fde5 	bl	8001e2c <SetAGC>
	SetBW( psets[Idx].bw);
 8002262:	7d60      	ldrb	r0, [r4, #21]
		break;
 8002264:	e7ee      	b.n	8002244 <FminusClicked+0x6c>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8002266:	7848      	ldrb	r0, [r1, #1]
 8002268:	f7ff fd7e 	bl	8001d68 <SetBW>
 800226c:	4b0d      	ldr	r3, [pc, #52]	; (80022a4 <FminusClicked+0xcc>)
 800226e:	7858      	ldrb	r0, [r3, #1]
 8002270:	f7ff fddc 	bl	8001e2c <SetAGC>
	SetBW( psets[Idx].bw);
 8002274:	7d60      	ldrb	r0, [r4, #21]
		break;
 8002276:	e7e5      	b.n	8002244 <FminusClicked+0x6c>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8002278:	7808      	ldrb	r0, [r1, #0]
 800227a:	f7ff fd75 	bl	8001d68 <SetBW>
 800227e:	4b09      	ldr	r3, [pc, #36]	; (80022a4 <FminusClicked+0xcc>)
 8002280:	7818      	ldrb	r0, [r3, #0]
 8002282:	f7ff fdd3 	bl	8001e2c <SetAGC>
	SetBW( psets[Idx].bw);
 8002286:	7d60      	ldrb	r0, [r4, #21]
}	
 8002288:	e7dc      	b.n	8002244 <FminusClicked+0x6c>
 800228a:	bf00      	nop
 800228c:	2400522c 	.word	0x2400522c
 8002290:	24006244 	.word	0x24006244
 8002294:	24001006 	.word	0x24001006
 8002298:	24007c10 	.word	0x24007c10
 800229c:	45fa0000 	.word	0x45fa0000
 80022a0:	2400a850 	.word	0x2400a850
 80022a4:	24007c00 	.word	0x24007c00
 80022a8:	2400a828 	.word	0x2400a828

080022ac <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop

080022b0 <HAL_GPIO_EXTI_Callback>:
// This is the handler of the software interrupt generated by the highest
// priority task that handles the interrupts generated by DMA2 Stream 0,
// when an ADC buffer is filled
//void EXTI1_IRQHandler()
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 80022b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


	// copy into work buffers the data received by CIC decimator
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 80022b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80022b8:	4989      	ldr	r1, [pc, #548]	; (80024e0 <HAL_GPIO_EXTI_Callback+0x230>)
 80022ba:	488a      	ldr	r0, [pc, #552]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x234>)
	 */

	// TODO: check why with the original code above LSB and USB are swapped

	//if USB, copy the USB in the lower half (LSB)
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 80022bc:	4c8a      	ldr	r4, [pc, #552]	; (80024e8 <HAL_GPIO_EXTI_Callback+0x238>)
{
 80022be:	ed2d 8b08 	vpush	{d8-d11}
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 80022c2:	f000 ff6d 	bl	80031a0 <SDR_memcpy_f32>
	SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 80022c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80022ca:	4988      	ldr	r1, [pc, #544]	; (80024ec <HAL_GPIO_EXTI_Callback+0x23c>)
 80022cc:	4888      	ldr	r0, [pc, #544]	; (80024f0 <HAL_GPIO_EXTI_Callback+0x240>)
 80022ce:	f000 ff67 	bl	80031a0 <SDR_memcpy_f32>
	arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 80022d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022d6:	4a87      	ldr	r2, [pc, #540]	; (80024f4 <HAL_GPIO_EXTI_Callback+0x244>)
 80022d8:	4982      	ldr	r1, [pc, #520]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x234>)
 80022da:	4887      	ldr	r0, [pc, #540]	; (80024f8 <HAL_GPIO_EXTI_Callback+0x248>)
 80022dc:	f7ff f89a 	bl	8001414 <arm_fir_decimate_f32>
	arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 80022e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022e4:	4a85      	ldr	r2, [pc, #532]	; (80024fc <HAL_GPIO_EXTI_Callback+0x24c>)
 80022e6:	4982      	ldr	r1, [pc, #520]	; (80024f0 <HAL_GPIO_EXTI_Callback+0x240>)
 80022e8:	4885      	ldr	r0, [pc, #532]	; (8002500 <HAL_GPIO_EXTI_Callback+0x250>)
 80022ea:	f7ff f893 	bl	8001414 <arm_fir_decimate_f32>
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 80022ee:	4985      	ldr	r1, [pc, #532]	; (8002504 <HAL_GPIO_EXTI_Callback+0x254>)
 80022f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022f4:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
 80022f8:	f000 ff52 	bl	80031a0 <SDR_memcpy_f32>
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 80022fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002300:	4a80      	ldr	r2, [pc, #512]	; (8002504 <HAL_GPIO_EXTI_Callback+0x254>)
 8002302:	497e      	ldr	r1, [pc, #504]	; (80024fc <HAL_GPIO_EXTI_Callback+0x24c>)
 8002304:	487b      	ldr	r0, [pc, #492]	; (80024f4 <HAL_GPIO_EXTI_Callback+0x244>)
 8002306:	f000 fe47 	bl	8002f98 <SDR_2R_toC_f32>
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 800230a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800230e:	497e      	ldr	r1, [pc, #504]	; (8002508 <HAL_GPIO_EXTI_Callback+0x258>)
 8002310:	487e      	ldr	r0, [pc, #504]	; (800250c <HAL_GPIO_EXTI_Callback+0x25c>)
 8002312:	f000 ff45 	bl	80031a0 <SDR_memcpy_f32>
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 8002316:	2301      	movs	r3, #1
 8002318:	2200      	movs	r2, #0
 800231a:	497c      	ldr	r1, [pc, #496]	; (800250c <HAL_GPIO_EXTI_Callback+0x25c>)
 800231c:	487c      	ldr	r0, [pc, #496]	; (8002510 <HAL_GPIO_EXTI_Callback+0x260>)
 800231e:	f7fe fd2b 	bl	8000d78 <arm_cfft_f32>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8002322:	7823      	ldrb	r3, [r4, #0]
 8002324:	2b02      	cmp	r3, #2
 8002326:	f000 80c4 	beq.w	80024b2 <HAL_GPIO_EXTI_Callback+0x202>

#endif
	 */

	// mult. by the fast convolution mask
	arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 800232a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800232e:	4a79      	ldr	r2, [pc, #484]	; (8002514 <HAL_GPIO_EXTI_Callback+0x264>)
 8002330:	4979      	ldr	r1, [pc, #484]	; (8002518 <HAL_GPIO_EXTI_Callback+0x268>)
 8002332:	4876      	ldr	r0, [pc, #472]	; (800250c <HAL_GPIO_EXTI_Callback+0x25c>)
 8002334:	f7ff f84e 	bl	80013d4 <arm_cmplx_mult_cmplx_f32>

	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 8002338:	2301      	movs	r3, #1
 800233a:	4976      	ldr	r1, [pc, #472]	; (8002514 <HAL_GPIO_EXTI_Callback+0x264>)
 800233c:	461a      	mov	r2, r3
 800233e:	4874      	ldr	r0, [pc, #464]	; (8002510 <HAL_GPIO_EXTI_Callback+0x260>)
 8002340:	f7fe fd1a 	bl	8000d78 <arm_cfft_f32>
	// then do the overlap-discard
	SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 8002344:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002348:	4974      	ldr	r1, [pc, #464]	; (800251c <HAL_GPIO_EXTI_Callback+0x26c>)
 800234a:	4875      	ldr	r0, [pc, #468]	; (8002520 <HAL_GPIO_EXTI_Callback+0x270>)
 800234c:	f000 ff28 	bl	80031a0 <SDR_memcpy_f32>


	// we have now the bandpass filtered I/Q, demodulate the signal
	switch(CurrentMode)
 8002350:	7823      	ldrb	r3, [r4, #0]
 8002352:	2b02      	cmp	r3, #2
 8002354:	d831      	bhi.n	80023ba <HAL_GPIO_EXTI_Callback+0x10a>
 8002356:	2b00      	cmp	r3, #0
 8002358:	f040 80a6 	bne.w	80024a8 <HAL_GPIO_EXTI_Callback+0x1f8>
	{	
	case AM :
#ifdef RECEIVE_AM
		SDR_demodAM_AGC(tmpSamp, fAudio);  break;
 800235c:	4971      	ldr	r1, [pc, #452]	; (8002524 <HAL_GPIO_EXTI_Callback+0x274>)
 800235e:	4870      	ldr	r0, [pc, #448]	; (8002520 <HAL_GPIO_EXTI_Callback+0x270>)
 8002360:	f001 f86e 	bl	8003440 <SDR_demodAM_AGC>
	}


#ifdef DCF77_DECODER

	if (WSPRBeaconMode == 1)
 8002364:	4b70      	ldr	r3, [pc, #448]	; (8002528 <HAL_GPIO_EXTI_Callback+0x278>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d040      	beq.n	80023ee <HAL_GPIO_EXTI_Callback+0x13e>
#endif

#ifdef CW_TX_SIDETONE
	// CW tone while keying
	//TODO: make it sine and with attack/decay
	if (TXCarrierEnabled)
 800236c:	4b6f      	ldr	r3, [pc, #444]	; (800252c <HAL_GPIO_EXTI_Callback+0x27c>)
 800236e:	7819      	ldrb	r1, [r3, #0]
 8002370:	2900      	cmp	r1, #0
 8002372:	d032      	beq.n	80023da <HAL_GPIO_EXTI_Callback+0x12a>
		for (i=0; i<BSIZE; i++)
		{
			if (i % 64 > 31)
				fAudio[i] = volume * SIDETONE_VOLUME; //Volume
			else
				fAudio[i] = -volume * SIDETONE_VOLUME;
 8002374:	496e      	ldr	r1, [pc, #440]	; (8002530 <HAL_GPIO_EXTI_Callback+0x280>)
 8002376:	2300      	movs	r3, #0
 8002378:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8002534 <HAL_GPIO_EXTI_Callback+0x284>
 800237c:	edd1 7a00 	vldr	s15, [r1]
 8002380:	4a68      	ldr	r2, [pc, #416]	; (8002524 <HAL_GPIO_EXTI_Callback+0x274>)
 8002382:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002386:	eeb1 7a67 	vneg.f32	s14, s15
			if (i % 64 > 31)
 800238a:	0699      	lsls	r1, r3, #26
		for (i=0; i<BSIZE; i++)
 800238c:	f103 0301 	add.w	r3, r3, #1
 8002390:	f102 0204 	add.w	r2, r2, #4
				fAudio[i] = volume * SIDETONE_VOLUME; //Volume
 8002394:	bf4c      	ite	mi
 8002396:	ed02 7a01 	vstrmi	s14, [r2, #-4]
				fAudio[i] = -volume * SIDETONE_VOLUME;
 800239a:	ed42 7a01 	vstrpl	s15, [r2, #-4]
		for (i=0; i<BSIZE; i++)
 800239e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023a2:	d1f2      	bne.n	800238a <HAL_GPIO_EXTI_Callback+0xda>
#endif

	// send the demodulated audio to the DMA buffer just emptied

	//LED_YELLOW_ON;
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 80023a4:	4b64      	ldr	r3, [pc, #400]	; (8002538 <HAL_GPIO_EXTI_Callback+0x288>)
 80023a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023aa:	485e      	ldr	r0, [pc, #376]	; (8002524 <HAL_GPIO_EXTI_Callback+0x274>)
 80023ac:	6819      	ldr	r1, [r3, #0]
	//LED_YELLOW_OFF;


	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
}
 80023ae:	ecbd 8b08 	vpop	{d8-d11}
 80023b2:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 80023b6:	f000 be8d 	b.w	80030d4 <SDR_float_to_DAC_audio>
	switch(CurrentMode)
 80023ba:	2b03      	cmp	r3, #3
 80023bc:	d1d2      	bne.n	8002364 <HAL_GPIO_EXTI_Callback+0xb4>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 80023be:	4959      	ldr	r1, [pc, #356]	; (8002524 <HAL_GPIO_EXTI_Callback+0x274>)
 80023c0:	4857      	ldr	r0, [pc, #348]	; (8002520 <HAL_GPIO_EXTI_Callback+0x270>)
 80023c2:	f001 f8cd 	bl	8003560 <SDR_demodSSB_CW_AGC>
		if(bw[CW] == Narrow)
 80023c6:	4b5d      	ldr	r3, [pc, #372]	; (800253c <HAL_GPIO_EXTI_Callback+0x28c>)
 80023c8:	78db      	ldrb	r3, [r3, #3]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d1ca      	bne.n	8002364 <HAL_GPIO_EXTI_Callback+0xb4>
			SDR_CWPeak(fAudio, BSIZE);
 80023ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023d2:	4854      	ldr	r0, [pc, #336]	; (8002524 <HAL_GPIO_EXTI_Callback+0x274>)
 80023d4:	f000 ffa6 	bl	8003324 <SDR_CWPeak>
 80023d8:	e7c4      	b.n	8002364 <HAL_GPIO_EXTI_Callback+0xb4>
		if (TransmissionEnabled)
 80023da:	4b59      	ldr	r3, [pc, #356]	; (8002540 <HAL_GPIO_EXTI_Callback+0x290>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d0e0      	beq.n	80023a4 <HAL_GPIO_EXTI_Callback+0xf4>
				fAudio[i] = 0.;
 80023e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023e6:	484f      	ldr	r0, [pc, #316]	; (8002524 <HAL_GPIO_EXTI_Callback+0x274>)
 80023e8:	f00f fab9 	bl	801195e <memset>
 80023ec:	e7da      	b.n	80023a4 <HAL_GPIO_EXTI_Callback+0xf4>
		BaseNoiseLevel = 9999.f;
 80023ee:	4c4d      	ldr	r4, [pc, #308]	; (8002524 <HAL_GPIO_EXTI_Callback+0x274>)
 80023f0:	4b54      	ldr	r3, [pc, #336]	; (8002544 <HAL_GPIO_EXTI_Callback+0x294>)
 80023f2:	4a55      	ldr	r2, [pc, #340]	; (8002548 <HAL_GPIO_EXTI_Callback+0x298>)
 80023f4:	f504 6a00 	add.w	sl, r4, #2048	; 0x800
 80023f8:	f8df b164 	ldr.w	fp, [pc, #356]	; 8002560 <HAL_GPIO_EXTI_Callback+0x2b0>
 80023fc:	4f53      	ldr	r7, [pc, #332]	; (800254c <HAL_GPIO_EXTI_Callback+0x29c>)
 80023fe:	4e54      	ldr	r6, [pc, #336]	; (8002550 <HAL_GPIO_EXTI_Callback+0x2a0>)
 8002400:	f8df 9160 	ldr.w	r9, [pc, #352]	; 8002564 <HAL_GPIO_EXTI_Callback+0x2b4>
 8002404:	4d53      	ldr	r5, [pc, #332]	; (8002554 <HAL_GPIO_EXTI_Callback+0x2a4>)
				LED_RED_ON;
 8002406:	f8df 8160 	ldr.w	r8, [pc, #352]	; 8002568 <HAL_GPIO_EXTI_Callback+0x2b8>
		BaseNoiseLevel = 9999.f;
 800240a:	601a      	str	r2, [r3, #0]
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 800240c:	ed9f bb2c 	vldr	d11, [pc, #176]	; 80024c0 <HAL_GPIO_EXTI_Callback+0x210>
 8002410:	ed9f ab2d 	vldr	d10, [pc, #180]	; 80024c8 <HAL_GPIO_EXTI_Callback+0x218>
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 8002414:	ed9f 9b2e 	vldr	d9, [pc, #184]	; 80024d0 <HAL_GPIO_EXTI_Callback+0x220>
 8002418:	ed9f 8b2f 	vldr	d8, [pc, #188]	; 80024d8 <HAL_GPIO_EXTI_Callback+0x228>
 800241c:	e008      	b.n	8002430 <HAL_GPIO_EXTI_Callback+0x180>
				DCF77In = 0;
 800241e:	f8a5 c000 	strh.w	ip, [r5]
				LED_RED_ON;
 8002422:	f007 fe37 	bl	800a094 <HAL_GPIO_WritePin>
			DoDCF77(DCF77In);
 8002426:	8828      	ldrh	r0, [r5, #0]
 8002428:	f7ff fbb2 	bl	8001b90 <DoDCF77>
		for (i = 0; i < BSIZE; i++)
 800242c:	45a2      	cmp	sl, r4
 800242e:	d09d      	beq.n	800236c <HAL_GPIO_EXTI_Callback+0xbc>
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 8002430:	ed97 6a00 	vldr	s12, [r7]
				DCF77In = 0;
 8002434:	f04f 0c00 	mov.w	ip, #0
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 8002438:	ed96 7a00 	vldr	s14, [r6]
				LED_RED_OFF;
 800243c:	4640      	mov	r0, r8
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 800243e:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
			CWLevel = fabs(fAudio[i]);
 8002442:	ecf4 5a01 	vldmia	r4!, {s11}
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 8002446:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
			if ( MediumLevelFiltered - CWLevelFiltered  > CWThreshold)
 800244a:	ed99 5a00 	vldr	s10, [r9]
			CWLevel = fabs(fAudio[i]);
 800244e:	eef0 5ae5 	vabs.f32	s11, s11
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 8002452:	4b41      	ldr	r3, [pc, #260]	; (8002558 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8002454:	ee26 6b0b 	vmul.f64	d6, d6, d11
				LED_RED_OFF;
 8002458:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800245c:	4662      	mov	r2, ip
			CWLevel = fabs(fAudio[i]);
 800245e:	edcb 5a00 	vstr	s11, [fp]
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 8002462:	ee27 7b09 	vmul.f64	d7, d7, d9
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 8002466:	eeb7 4ae5 	vcvt.f64.f32	d4, s11
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 800246a:	eea4 7b08 	vfma.f64	d7, d4, d8
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 800246e:	eea4 6b0a 	vfma.f64	d6, d4, d10
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 8002472:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			OldMediumLevelAverage = MediumLevelFiltered;
 8002476:	ed86 7a00 	vstr	s14, [r6]
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 800247a:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
			if ( MediumLevelFiltered - CWLevelFiltered  > CWThreshold)
 800247e:	ee77 7a46 	vsub.f32	s15, s14, s12
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 8002482:	ed83 6a00 	vstr	s12, [r3]
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 8002486:	4b35      	ldr	r3, [pc, #212]	; (800255c <HAL_GPIO_EXTI_Callback+0x2ac>)
			OldCWLevelAverage = CWLevelFiltered;
 8002488:	ed87 6a00 	vstr	s12, [r7]
			if ( MediumLevelFiltered - CWLevelFiltered  > CWThreshold)
 800248c:	eef4 7ac5 	vcmpe.f32	s15, s10
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 8002490:	ed83 7a00 	vstr	s14, [r3]
			if ( MediumLevelFiltered - CWLevelFiltered  > CWThreshold)
 8002494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002498:	dcc1      	bgt.n	800241e <HAL_GPIO_EXTI_Callback+0x16e>
				DCF77In += 1; //TODO limit CW increase
 800249a:	882b      	ldrh	r3, [r5, #0]
				LED_RED_ON;
 800249c:	2201      	movs	r2, #1
 800249e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
				DCF77In += 1; //TODO limit CW increase
 80024a2:	4413      	add	r3, r2
 80024a4:	802b      	strh	r3, [r5, #0]
 80024a6:	e7bc      	b.n	8002422 <HAL_GPIO_EXTI_Callback+0x172>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 80024a8:	491e      	ldr	r1, [pc, #120]	; (8002524 <HAL_GPIO_EXTI_Callback+0x274>)
 80024aa:	481d      	ldr	r0, [pc, #116]	; (8002520 <HAL_GPIO_EXTI_Callback+0x270>)
 80024ac:	f001 f858 	bl	8003560 <SDR_demodSSB_CW_AGC>
 80024b0:	e758      	b.n	8002364 <HAL_GPIO_EXTI_Callback+0xb4>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 80024b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024b6:	4815      	ldr	r0, [pc, #84]	; (800250c <HAL_GPIO_EXTI_Callback+0x25c>)
 80024b8:	f000 fe8c 	bl	80031d4 <SDR_mirror_LSB>
 80024bc:	e735      	b.n	800232a <HAL_GPIO_EXTI_Callback+0x7a>
 80024be:	bf00      	nop
 80024c0:	d916872b 	.word	0xd916872b
 80024c4:	3feff7ce 	.word	0x3feff7ce
 80024c8:	d2f1a9fc 	.word	0xd2f1a9fc
 80024cc:	3f50624d 	.word	0x3f50624d
 80024d0:	074a771d 	.word	0x074a771d
 80024d4:	3fefffeb 	.word	0x3fefffeb
 80024d8:	88e368f1 	.word	0x88e368f1
 80024dc:	3ee4f8b5 	.word	0x3ee4f8b5
 80024e0:	2000e800 	.word	0x2000e800
 80024e4:	2000a800 	.word	0x2000a800
 80024e8:	24001006 	.word	0x24001006
 80024ec:	2000c800 	.word	0x2000c800
 80024f0:	20008800 	.word	0x20008800
 80024f4:	20008000 	.word	0x20008000
 80024f8:	2400628c 	.word	0x2400628c
 80024fc:	20007800 	.word	0x20007800
 8002500:	24006280 	.word	0x24006280
 8002504:	2400941c 	.word	0x2400941c
 8002508:	2400841c 	.word	0x2400841c
 800250c:	20003800 	.word	0x20003800
 8002510:	08017bc0 	.word	0x08017bc0
 8002514:	20001800 	.word	0x20001800
 8002518:	20005800 	.word	0x20005800
 800251c:	20002800 	.word	0x20002800
 8002520:	2400a9a4 	.word	0x2400a9a4
 8002524:	24007c1c 	.word	0x24007c1c
 8002528:	240073ec 	.word	0x240073ec
 800252c:	240062cc 	.word	0x240062cc
 8002530:	2400b9d8 	.word	0x2400b9d8
 8002534:	be4ccccd 	.word	0xbe4ccccd
 8002538:	240073e8 	.word	0x240073e8
 800253c:	24007c10 	.word	0x24007c10
 8002540:	240062d8 	.word	0x240062d8
 8002544:	24000fe4 	.word	0x24000fe4
 8002548:	461c3c00 	.word	0x461c3c00
 800254c:	24006264 	.word	0x24006264
 8002550:	24006268 	.word	0x24006268
 8002554:	24001008 	.word	0x24001008
 8002558:	24000fec 	.word	0x24000fec
 800255c:	2400625c 	.word	0x2400625c
 8002560:	24000fe8 	.word	0x24000fe8
 8002564:	24000ff0 	.word	0x24000ff0
 8002568:	58020400 	.word	0x58020400

0800256c <ADC_Stream0_Handler>:

//#pragma GCC push_options
//#pragma GCC optimize ("O0")

void ADC_Stream0_Handler(uint8_t FullConversion)
{
 800256c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* It needs a delay between fract div disable and parameter setting.
	 * Reference manual says otherwise.
	 * So we disable at the top of the ISR and set the parameter near the bottom.
	 */
	if (TransmittingWSPR)
 8002570:	4d8d      	ldr	r5, [pc, #564]	; (80027a8 <ADC_Stream0_Handler+0x23c>)
{
 8002572:	ed2d 8b10 	vpush	{d8-d15}
	if (TransmittingWSPR)
 8002576:	782b      	ldrb	r3, [r5, #0]
{
 8002578:	b095      	sub	sp, #84	; 0x54
	if (TransmittingWSPR)
 800257a:	b123      	cbz	r3, 8002586 <ADC_Stream0_Handler+0x1a>
	{
		__HAL_RCC_PLL2FRACN_DISABLE();
 800257c:	4a8b      	ldr	r2, [pc, #556]	; (80027ac <ADC_Stream0_Handler+0x240>)
 800257e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002580:	f023 0310 	bic.w	r3, r3, #16
 8002584:	62d3      	str	r3, [r2, #44]	; 0x2c

	// process the data contained in the just filled buffer
	if(FullConversion)
		pR =(uint16_t *) &aADCDualConvertedValues[BSIZE/2];
	else
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8002586:	4f8a      	ldr	r7, [pc, #552]	; (80027b0 <ADC_Stream0_Handler+0x244>)
	pR=TestSignalData;
#endif


	// compute the new NCO buffer, with the CWpitch offset if receiving CW
	if(CurrentMode == CW)
 8002588:	4b8a      	ldr	r3, [pc, #552]	; (80027b4 <ADC_Stream0_Handler+0x248>)
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 800258a:	f5a7 6280 	sub.w	r2, r7, #1024	; 0x400
	if(CurrentMode == CW)
 800258e:	781b      	ldrb	r3, [r3, #0]
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8002590:	2800      	cmp	r0, #0
 8002592:	bf08      	it	eq
 8002594:	4617      	moveq	r7, r2
	if(CurrentMode == CW)
 8002596:	2b03      	cmp	r3, #3
 8002598:	f000 842b 	beq.w	8002df2 <ADC_Stream0_Handler+0x886>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
	else
		SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 800259c:	4b86      	ldr	r3, [pc, #536]	; (80027b8 <ADC_Stream0_Handler+0x24c>)
 800259e:	ed93 0a00 	vldr	s0, [r3]
 80025a2:	f000 fc39 	bl	8002e18 <SDR_ComputeLO>
	// in the short words to floating point conversion routine

	//TODO Check if it should be BSIZE/2

	sum = 0; k = BSIZE;
	while(k)
 80025a6:	f207 32fe 	addw	r2, r7, #1022	; 0x3fe
 80025aa:	1eb8      	subs	r0, r7, #2
	sum = 0; k = BSIZE;
 80025ac:	ed9f 0a83 	vldr	s0, [pc, #524]	; 80027bc <ADC_Stream0_Handler+0x250>
	{
		sum += pR[k-1];
 80025b0:	8814      	ldrh	r4, [r2, #0]
	while(k)
 80025b2:	3a08      	subs	r2, #8
		sum += pR[k-2];
 80025b4:	88d3      	ldrh	r3, [r2, #6]
		sum += pR[k-1];
 80025b6:	b2a4      	uxth	r4, r4
		sum += pR[k-3];
 80025b8:	8896      	ldrh	r6, [r2, #4]
		sum += pR[k-2];
 80025ba:	b29b      	uxth	r3, r3
		sum += pR[k-4];
 80025bc:	8851      	ldrh	r1, [r2, #2]
		sum += pR[k-1];
 80025be:	ee07 4a10 	vmov	s14, r4
		sum += pR[k-3];
 80025c2:	b2b6      	uxth	r6, r6
		sum += pR[k-2];
 80025c4:	ee07 3a90 	vmov	s15, r3
		sum += pR[k-4];
 80025c8:	b289      	uxth	r1, r1
		sum += pR[k-1];
 80025ca:	eef8 6ac7 	vcvt.f32.s32	s13, s14
		sum += pR[k-3];
 80025ce:	ee07 6a10 	vmov	s14, r6
		sum += pR[k-2];
 80025d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	while(k)
 80025d6:	4290      	cmp	r0, r2
		sum += pR[k-3];
 80025d8:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
		sum += pR[k-4];
 80025dc:	ee07 1a10 	vmov	s14, r1
 80025e0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80025e4:	ee77 7a86 	vadd.f32	s15, s15, s12
 80025e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80025f0:	ee30 0a27 	vadd.f32	s0, s0, s15
	while(k)
 80025f4:	d1dc      	bne.n	80025b0 <ADC_Stream0_Handler+0x44>
		k-=4;
	}

	TestSampledValue=pR[BSIZE/2];
 80025f6:	f8b7 3200 	ldrh.w	r3, [r7, #512]	; 0x200
 80025fa:	2200      	movs	r2, #0

	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80025fc:	eddf 7a70 	vldr	s15, [pc, #448]	; 80027c0 <ADC_Stream0_Handler+0x254>

	// downconvert to zero IF, by multiplication by the exp(-jwt) signal
	// generated by the NCO, and at the same time convert to floating point
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8002600:	4638      	mov	r0, r7
	TestSampledValue=pR[BSIZE/2];
 8002602:	b29b      	uxth	r3, r3
 8002604:	4c6f      	ldr	r4, [pc, #444]	; (80027c4 <ADC_Stream0_Handler+0x258>)
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8002606:	ee20 0a27 	vmul.f32	s0, s0, s15
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 800260a:	496f      	ldr	r1, [pc, #444]	; (80027c8 <ADC_Stream0_Handler+0x25c>)
	TestSampledValue=pR[BSIZE/2];
 800260c:	ee07 3a90 	vmov	s15, r3
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8002610:	4b6e      	ldr	r3, [pc, #440]	; (80027cc <ADC_Stream0_Handler+0x260>)
 8002612:	8022      	strh	r2, [r4, #0]
	TestSampledValue=pR[BSIZE/2];
 8002614:	eef8 7a67 	vcvt.f32.u32	s15, s15
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8002618:	ed83 0a00 	vstr	s0, [r3]
	TestSampledValue=pR[BSIZE/2];
 800261c:	4b6c      	ldr	r3, [pc, #432]	; (80027d0 <ADC_Stream0_Handler+0x264>)
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 800261e:	4a6d      	ldr	r2, [pc, #436]	; (80027d4 <ADC_Stream0_Handler+0x268>)
	TestSampledValue=pR[BSIZE/2];
 8002620:	edc3 7a00 	vstr	s15, [r3]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8002624:	f000 fce4 	bl	8002ff0 <SDR_downconvert_f32>


	ptDataR = ADC_Rdata;  ptDataI = ADC_Idata;


	if (TransmittingWSPR)
 8002628:	782b      	ldrb	r3, [r5, #0]
 800262a:	b303      	cbz	r3, 800266e <ADC_Stream0_Handler+0x102>
	{
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 800262c:	496a      	ldr	r1, [pc, #424]	; (80027d8 <ADC_Stream0_Handler+0x26c>)
 800262e:	4d6b      	ldr	r5, [pc, #428]	; (80027dc <ADC_Stream0_Handler+0x270>)
 8002630:	7809      	ldrb	r1, [r1, #0]
 8002632:	4b6b      	ldr	r3, [pc, #428]	; (80027e0 <ADC_Stream0_Handler+0x274>)
 8002634:	f9b5 2000 	ldrsh.w	r2, [r5]
 8002638:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 800263c:	1c53      	adds	r3, r2, #1
 800263e:	4282      	cmp	r2, r0
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 8002640:	485a      	ldr	r0, [pc, #360]	; (80027ac <ADC_Stream0_Handler+0x240>)
 8002642:	4a68      	ldr	r2, [pc, #416]	; (80027e4 <ADC_Stream0_Handler+0x278>)
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 8002644:	b21b      	sxth	r3, r3
		}
		else
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 8002646:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 8002648:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 800264c:	4a66      	ldr	r2, [pc, #408]	; (80027e8 <ADC_Stream0_Handler+0x27c>)
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 800264e:	bfb8      	it	lt
 8002650:	3101      	addlt	r1, #1
		}
		if (IntCounter == 8)
 8002652:	2b08      	cmp	r3, #8
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 8002654:	ea02 0206 	and.w	r2, r2, r6
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 8002658:	802b      	strh	r3, [r5, #0]
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 800265a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800265e:	63c2      	str	r2, [r0, #60]	; 0x3c
		if (IntCounter == 8)
 8002660:	f000 83d3 	beq.w	8002e0a <ADC_Stream0_Handler+0x89e>
		{
			IntCounter = 0;
		}
		__HAL_RCC_PLL2FRACN_ENABLE();
 8002664:	4a51      	ldr	r2, [pc, #324]	; (80027ac <ADC_Stream0_Handler+0x240>)
 8002666:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002668:	f043 0310 	orr.w	r3, r3, #16
 800266c:	62d3      	str	r3, [r2, #44]	; 0x2c
	// passed to the baseband interrupt routine, where it is additionally filtered with a
	// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
	//-------------------------------------------------------------------------

	k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
	while(k--)
 800266e:	4a5f      	ldr	r2, [pc, #380]	; (80027ec <ADC_Stream0_Handler+0x280>)
 8002670:	23ff      	movs	r3, #255	; 0xff
 8002672:	495f      	ldr	r1, [pc, #380]	; (80027f0 <ADC_Stream0_Handler+0x284>)
 8002674:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 8002678:	edd2 7a00 	vldr	s15, [r2]
 800267c:	eef1 4a00 	vmov.f32	s9, #16	; 0x40800000  4.0
 8002680:	4a5c      	ldr	r2, [pc, #368]	; (80027f4 <ADC_Stream0_Handler+0x288>)
 8002682:	ed91 3a00 	vldr	s6, [r1]
 8002686:	edd2 2a00 	vldr	s5, [r2]
 800268a:	4a5b      	ldr	r2, [pc, #364]	; (80027f8 <ADC_Stream0_Handler+0x28c>)
 800268c:	495b      	ldr	r1, [pc, #364]	; (80027fc <ADC_Stream0_Handler+0x290>)
 800268e:	ed92 1a00 	vldr	s2, [r2]
 8002692:	4a5b      	ldr	r2, [pc, #364]	; (8002800 <ADC_Stream0_Handler+0x294>)
 8002694:	edd1 9a00 	vldr	s19, [r1]
 8002698:	ed92 7a00 	vldr	s14, [r2]
 800269c:	4a59      	ldr	r2, [pc, #356]	; (8002804 <ADC_Stream0_Handler+0x298>)
 800269e:	495a      	ldr	r1, [pc, #360]	; (8002808 <ADC_Stream0_Handler+0x29c>)
 80026a0:	eeb0 6a47 	vmov.f32	s12, s14
 80026a4:	ed92 2a00 	vldr	s4, [r2]
 80026a8:	4a58      	ldr	r2, [pc, #352]	; (800280c <ADC_Stream0_Handler+0x2a0>)
 80026aa:	ed91 da00 	vldr	s26, [r1]
 80026ae:	ed92 8a00 	vldr	s16, [r2]
 80026b2:	4957      	ldr	r1, [pc, #348]	; (8002810 <ADC_Stream0_Handler+0x2a4>)
 80026b4:	4a57      	ldr	r2, [pc, #348]	; (8002814 <ADC_Stream0_Handler+0x2a8>)
 80026b6:	edd1 6a00 	vldr	s13, [r1]
 80026ba:	edd2 5a00 	vldr	s11, [r2]
 80026be:	4956      	ldr	r1, [pc, #344]	; (8002818 <ADC_Stream0_Handler+0x2ac>)
 80026c0:	4a56      	ldr	r2, [pc, #344]	; (800281c <ADC_Stream0_Handler+0x2b0>)
 80026c2:	ed91 ca00 	vldr	s24, [r1]
 80026c6:	ed92 fa00 	vldr	s30, [r2]
 80026ca:	4955      	ldr	r1, [pc, #340]	; (8002820 <ADC_Stream0_Handler+0x2b4>)
 80026cc:	4a55      	ldr	r2, [pc, #340]	; (8002824 <ADC_Stream0_Handler+0x2b8>)
 80026ce:	edd1 ea00 	vldr	s29, [r1]
 80026d2:	edd2 8a00 	vldr	s17, [r2]
 80026d6:	4954      	ldr	r1, [pc, #336]	; (8002828 <ADC_Stream0_Handler+0x2bc>)
 80026d8:	4a54      	ldr	r2, [pc, #336]	; (800282c <ADC_Stream0_Handler+0x2c0>)
 80026da:	edcd 6a02 	vstr	s13, [sp, #8]
 80026de:	ed92 5a00 	vldr	s10, [r2]
 80026e2:	edd1 6a00 	vldr	s13, [r1]
 80026e6:	4a52      	ldr	r2, [pc, #328]	; (8002830 <ADC_Stream0_Handler+0x2c4>)
 80026e8:	4952      	ldr	r1, [pc, #328]	; (8002834 <ADC_Stream0_Handler+0x2c8>)
 80026ea:	edd2 fa00 	vldr	s31, [r2]
 80026ee:	edd1 ca00 	vldr	s25, [r1]
 80026f2:	4a51      	ldr	r2, [pc, #324]	; (8002838 <ADC_Stream0_Handler+0x2cc>)
 80026f4:	4951      	ldr	r1, [pc, #324]	; (800283c <ADC_Stream0_Handler+0x2d0>)
 80026f6:	ed92 ba00 	vldr	s22, [r2]
 80026fa:	edcd 6a01 	vstr	s13, [sp, #4]
 80026fe:	4a50      	ldr	r2, [pc, #320]	; (8002840 <ADC_Stream0_Handler+0x2d4>)
 8002700:	edd1 6a00 	vldr	s13, [r1]
 8002704:	494f      	ldr	r1, [pc, #316]	; (8002844 <ADC_Stream0_Handler+0x2d8>)
 8002706:	edd2 3a00 	vldr	s7, [r2]
 800270a:	edcd 6a03 	vstr	s13, [sp, #12]
 800270e:	4a4e      	ldr	r2, [pc, #312]	; (8002848 <ADC_Stream0_Handler+0x2dc>)
 8002710:	edd1 6a00 	vldr	s13, [r1]
 8002714:	494d      	ldr	r1, [pc, #308]	; (800284c <ADC_Stream0_Handler+0x2e0>)
 8002716:	ed92 9a00 	vldr	s18, [r2]
 800271a:	edcd 6a08 	vstr	s13, [sp, #32]
 800271e:	4a4c      	ldr	r2, [pc, #304]	; (8002850 <ADC_Stream0_Handler+0x2e4>)
 8002720:	edd1 6a00 	vldr	s13, [r1]
 8002724:	f8df b150 	ldr.w	fp, [pc, #336]	; 8002878 <ADC_Stream0_Handler+0x30c>
 8002728:	494a      	ldr	r1, [pc, #296]	; (8002854 <ADC_Stream0_Handler+0x2e8>)
 800272a:	edd2 ba00 	vldr	s23, [r2]
 800272e:	eddb 1a00 	vldr	s3, [fp]
 8002732:	8023      	strh	r3, [r4, #0]
 8002734:	edcd 6a09 	vstr	s13, [sp, #36]	; 0x24
 8002738:	edd1 6a00 	vldr	s13, [r1]
 800273c:	4946      	ldr	r1, [pc, #280]	; (8002858 <ADC_Stream0_Handler+0x2ec>)
 800273e:	edcd 6a00 	vstr	s13, [sp]
 8002742:	edd1 6a00 	vldr	s13, [r1]
 8002746:	4945      	ldr	r1, [pc, #276]	; (800285c <ADC_Stream0_Handler+0x2f0>)
 8002748:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 800274c:	edd1 6a00 	vldr	s13, [r1]
 8002750:	4943      	ldr	r1, [pc, #268]	; (8002860 <ADC_Stream0_Handler+0x2f4>)
 8002752:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 8002756:	edd1 6a00 	vldr	s13, [r1]
 800275a:	4942      	ldr	r1, [pc, #264]	; (8002864 <ADC_Stream0_Handler+0x2f8>)
 800275c:	4e42      	ldr	r6, [pc, #264]	; (8002868 <ADC_Stream0_Handler+0x2fc>)
 800275e:	edcd 6a06 	vstr	s13, [sp, #24]
 8002762:	edd1 6a00 	vldr	s13, [r1]
 8002766:	4f41      	ldr	r7, [pc, #260]	; (800286c <ADC_Stream0_Handler+0x300>)
 8002768:	edcd 6a0c 	vstr	s13, [sp, #48]	; 0x30
 800276c:	edd6 6a00 	vldr	s13, [r6]
 8002770:	f8df 8108 	ldr.w	r8, [pc, #264]	; 800287c <ADC_Stream0_Handler+0x310>
 8002774:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
 8002778:	edd7 6a00 	vldr	s13, [r7]
 800277c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8002880 <ADC_Stream0_Handler+0x314>
 8002780:	f8df a100 	ldr.w	sl, [pc, #256]	; 8002884 <ADC_Stream0_Handler+0x318>
 8002784:	edcd 6a07 	vstr	s13, [sp, #28]
 8002788:	edd8 6a00 	vldr	s13, [r8]
 800278c:	4a38      	ldr	r2, [pc, #224]	; (8002870 <ADC_Stream0_Handler+0x304>)
 800278e:	f9ba 0000 	ldrsh.w	r0, [sl]
 8002792:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 8002796:	f502 6c00 	add.w	ip, r2, #2048	; 0x800
 800279a:	edd9 6a00 	vldr	s13, [r9]
 800279e:	4686      	mov	lr, r0
 80027a0:	4934      	ldr	r1, [pc, #208]	; (8002874 <ADC_Stream0_Handler+0x308>)
 80027a2:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
 80027a6:	e17a      	b.n	8002a9e <ADC_Stream0_Handler+0x532>
 80027a8:	240062d9 	.word	0x240062d9
 80027ac:	58024400 	.word	0x58024400
 80027b0:	24007800 	.word	0x24007800
 80027b4:	24001006 	.word	0x24001006
 80027b8:	24006244 	.word	0x24006244
 80027bc:	00000000 	.word	0x00000000
 80027c0:	3b000000 	.word	0x3b000000
 80027c4:	240006e0 	.word	0x240006e0
 80027c8:	20000800 	.word	0x20000800
 80027cc:	2400a824 	.word	0x2400a824
 80027d0:	240062d4 	.word	0x240062d4
 80027d4:	20000000 	.word	0x20000000
 80027d8:	240073ef 	.word	0x240073ef
 80027dc:	2400064c 	.word	0x2400064c
 80027e0:	24005224 	.word	0x24005224
 80027e4:	24005218 	.word	0x24005218
 80027e8:	ffff0007 	.word	0xffff0007
 80027ec:	2400068c 	.word	0x2400068c
 80027f0:	240006a4 	.word	0x240006a4
 80027f4:	24000654 	.word	0x24000654
 80027f8:	24000680 	.word	0x24000680
 80027fc:	24000660 	.word	0x24000660
 8002800:	24000684 	.word	0x24000684
 8002804:	24000650 	.word	0x24000650
 8002808:	240006b8 	.word	0x240006b8
 800280c:	24000698 	.word	0x24000698
 8002810:	240006bc 	.word	0x240006bc
 8002814:	2400069c 	.word	0x2400069c
 8002818:	2400066c 	.word	0x2400066c
 800281c:	2400065c 	.word	0x2400065c
 8002820:	240006b0 	.word	0x240006b0
 8002824:	24000690 	.word	0x24000690
 8002828:	240006b4 	.word	0x240006b4
 800282c:	24000694 	.word	0x24000694
 8002830:	24000658 	.word	0x24000658
 8002834:	24000668 	.word	0x24000668
 8002838:	240006a8 	.word	0x240006a8
 800283c:	240006c8 	.word	0x240006c8
 8002840:	240006ac 	.word	0x240006ac
 8002844:	240006cc 	.word	0x240006cc
 8002848:	24000664 	.word	0x24000664
 800284c:	24000674 	.word	0x24000674
 8002850:	240006a0 	.word	0x240006a0
 8002854:	240006c0 	.word	0x240006c0
 8002858:	240006c4 	.word	0x240006c4
 800285c:	24000670 	.word	0x24000670
 8002860:	240006d8 	.word	0x240006d8
 8002864:	240006dc 	.word	0x240006dc
 8002868:	2400067c 	.word	0x2400067c
 800286c:	240006d0 	.word	0x240006d0
 8002870:	20000808 	.word	0x20000808
 8002874:	20000008 	.word	0x20000008
 8002878:	24000688 	.word	0x24000688
 800287c:	240006d4 	.word	0x240006d4
 8002880:	24000678 	.word	0x24000678
 8002884:	2400064e 	.word	0x2400064e
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 2
		// now compute the couple of elements for the next step

		inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8002888:	eef0 6a65 	vmov.f32	s13, s11

		inE2Rold = inER;                           inE2Iold = inEI;
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 800288c:	0798      	lsls	r0, r3, #30
 800288e:	eeb0 6a45 	vmov.f32	s12, s10
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8002892:	ee3f fa2a 	vadd.f32	s30, s30, s21
 8002896:	eee8 6a04 	vfma.f32	s13, s16, s8
 800289a:	eea8 6a84 	vfma.f32	s12, s17, s8
 800289e:	ee7f fa8a 	vadd.f32	s31, s31, s20
 80028a2:	eeef 6a24 	vfma.f32	s13, s30, s9
 80028a6:	eeaf 6aa4 	vfma.f32	s12, s31, s9
 80028aa:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028ae:	ee36 6a07 	vadd.f32	s12, s12, s14
		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 80028b2:	f100 811c 	bmi.w	8002aee <ADC_Stream0_Handler+0x582>
		// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 80028b6:	eef0 5a63 	vmov.f32	s11, s7

		inE3Rold  = inER;                          inE3Iold  = inEI;
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80028ba:	075d      	lsls	r5, r3, #29
 80028bc:	eeb0 5a43 	vmov.f32	s10, s6
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 80028c0:	ee79 3a0e 	vadd.f32	s7, s18, s28
 80028c4:	eeeb 5a04 	vfma.f32	s11, s22, s8
 80028c8:	eeab 5a84 	vfma.f32	s10, s23, s8
 80028cc:	ee79 9aad 	vadd.f32	s19, s19, s27
 80028d0:	eee3 5aa4 	vfma.f32	s11, s7, s9
 80028d4:	eea9 5aa4 	vfma.f32	s10, s19, s9
 80028d8:	ee35 9aa6 	vadd.f32	s18, s11, s13
 80028dc:	ee75 9a06 	vadd.f32	s19, s10, s12
		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80028e0:	f100 8116 	bmi.w	8002b10 <ADC_Stream0_Handler+0x5a4>
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 8
		// now compute the couple of elements for the next step

		inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80028e4:	eddd 5a02 	vldr	s11, [sp, #8]

		inE4Rold = inER;                           inE4Iold = inEI;
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 80028e8:	0718      	lsls	r0, r3, #28
 80028ea:	ed9d 5a01 	vldr	s10, [sp, #4]
 80028ee:	eeed 5a04 	vfma.f32	s11, s26, s8
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80028f2:	eddd 3a05 	vldr	s7, [sp, #20]
 80028f6:	eeae 5a84 	vfma.f32	s10, s29, s8
 80028fa:	ed9d 3a04 	vldr	s6, [sp, #16]
 80028fe:	ee7c 3a23 	vadd.f32	s7, s24, s7
 8002902:	ee7c ca83 	vadd.f32	s25, s25, s6
 8002906:	eee3 5aa4 	vfma.f32	s11, s7, s9
 800290a:	eeac 5aa4 	vfma.f32	s10, s25, s9
 800290e:	ee39 ca25 	vadd.f32	s24, s18, s11
 8002912:	ee75 ca29 	vadd.f32	s25, s10, s19
		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 8002916:	f100 81a5 	bmi.w	8002c64 <ADC_Stream0_Handler+0x6f8>
		// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 800291a:	ed9d fa08 	vldr	s30, [sp, #32]
		inE5Rold  = inER;                          inE5Iold  = inEI;
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;



		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 800291e:	f013 0010 	ands.w	r0, r3, #16
 8002922:	ed9d 3a03 	vldr	s6, [sp, #12]
 8002926:	eddd 5a00 	vldr	s11, [sp]
 800292a:	eddd fa0a 	vldr	s31, [sp, #40]	; 0x28
 800292e:	eea3 fa04 	vfma.f32	s30, s6, s8
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8002932:	ed9d 5a11 	vldr	s10, [sp, #68]	; 0x44
 8002936:	eee5 fa84 	vfma.f32	s31, s11, s8
 800293a:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
 800293e:	ee75 5a25 	vadd.f32	s11, s10, s11
 8002942:	ed9d 5a10 	vldr	s10, [sp, #64]	; 0x40
 8002946:	eea5 faa4 	vfma.f32	s30, s11, s9
 800294a:	eddd 5a0b 	vldr	s11, [sp, #44]	; 0x2c
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 800294e:	900b      	str	r0, [sp, #44]	; 0x2c
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8002950:	ee75 5a25 	vadd.f32	s11, s10, s11
 8002954:	eee5 faa4 	vfma.f32	s31, s11, s9
 8002958:	ee3c fa0f 	vadd.f32	s30, s24, s30
 800295c:	ed8d fa09 	vstr	s30, [sp, #36]	; 0x24
 8002960:	ee7c faaf 	vadd.f32	s31, s25, s31
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8002964:	f040 819b 	bne.w	8002c9e <ADC_Stream0_Handler+0x732>
		// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
		// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
		// a decimation by 16. Now compute the couple of elements for the next step

		inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8002968:	eddd 3a06 	vldr	s7, [sp, #24]
		// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
		// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

		// create a block of BSIZE*4 entries, which will be then decimated by 4

		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800296c:	ea4f 008e 	mov.w	r0, lr, lsl #2
 8002970:	eddd 5a0c 	vldr	s11, [sp, #48]	; 0x30
 8002974:	ed9d 5a0e 	vldr	s10, [sp, #56]	; 0x38
 8002978:	eee3 5a84 	vfma.f32	s11, s7, s8
 800297c:	eddd 3a07 	vldr	s7, [sp, #28]
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8002980:	ed9d fa0d 	vldr	s30, [sp, #52]	; 0x34
 8002984:	eea3 5a84 	vfma.f32	s10, s7, s8
 8002988:	eddd 3a12 	vldr	s7, [sp, #72]	; 0x48
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800298c:	4ddb      	ldr	r5, [pc, #876]	; (8002cfc <ADC_Stream0_Handler+0x790>)
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800298e:	ee73 3a8f 	vadd.f32	s7, s7, s30
 8002992:	ed9d fa0f 	vldr	s30, [sp, #60]	; 0x3c
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8002996:	4428      	add	r0, r5
 8002998:	4dd9      	ldr	r5, [pc, #868]	; (8002d00 <ADC_Stream0_Handler+0x794>)
 800299a:	eee3 5aa4 	vfma.f32	s11, s7, s9
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800299e:	eddd 3a13 	vldr	s7, [sp, #76]	; 0x4c
 80029a2:	ee73 3a8f 	vadd.f32	s7, s7, s30
 80029a6:	ed9d fa09 	vldr	s30, [sp, #36]	; 0x24
 80029aa:	eea3 5aa4 	vfma.f32	s10, s7, s9
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80029ae:	eddf 3ad5 	vldr	s7, [pc, #852]	; 8002d04 <ADC_Stream0_Handler+0x798>
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80029b2:	ee75 5a8f 	vadd.f32	s11, s11, s30
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80029b6:	ee65 5aa3 	vmul.f32	s11, s11, s7
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80029ba:	ee35 5a2f 	vadd.f32	s10, s10, s31
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80029be:	ee25 5a23 	vmul.f32	s10, s10, s7
 80029c2:	ed80 5a00 	vstr	s10, [r0]
 80029c6:	f10e 0001 	add.w	r0, lr, #1
 80029ca:	eb05 0e8e 	add.w	lr, r5, lr, lsl #2
 80029ce:	edce 5a00 	vstr	s11, [lr]
 80029d2:	fa0f fe80 	sxth.w	lr, r0
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80029d6:	eddd 5a07 	vldr	s11, [sp, #28]
		//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

		if(idx < BSIZE*4)
 80029da:	f5be 6f00 	cmp.w	lr, #2048	; 0x800
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80029de:	edcd 5a0e 	vstr	s11, [sp, #56]	; 0x38
		if(idx < BSIZE*4)
 80029e2:	f2c0 81cf 	blt.w	8002d84 <ADC_Stream0_Handler+0x818>
#endif


			// generate now an interrupt to signal the base band processing routine that it has a new buffer

			EXTI->SWIER1 |= GPIO_PIN_14;
 80029e6:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029ea:	eddd 5a00 	vldr	s11, [sp]
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80029ee:	eddd 3a06 	vldr	s7, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80029f2:	eeb0 5a68 	vmov.f32	s10, s17
			EXTI->SWIER1 |= GPIO_PIN_14;
 80029f6:	68a8      	ldr	r0, [r5, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80029f8:	eef0 8a47 	vmov.f32	s17, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029fc:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002a00:	eef0 5a48 	vmov.f32	s11, s16
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002a04:	edcd ea01 	vstr	s29, [sp, #4]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002a08:	eeb0 8a67 	vmov.f32	s16, s15
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002a0c:	ed8d da02 	vstr	s26, [sp, #8]
 8002a10:	eef0 ea69 	vmov.f32	s29, s19
 8002a14:	eeb0 da49 	vmov.f32	s26, s18
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002a18:	edcd 3a0c 	vstr	s7, [sp, #48]	; 0x30
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002a1c:	ed8d 3a08 	vstr	s6, [sp, #32]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002a20:	eef0 3a4b 	vmov.f32	s7, s22
 8002a24:	eeb0 3a6b 	vmov.f32	s6, s23
			EXTI->SWIER1 |= GPIO_PIN_14;
 8002a28:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002a2c:	eef0 ba46 	vmov.f32	s23, s12
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8002a30:	ed9d 7a10 	vldr	s14, [sp, #64]	; 0x40
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002a34:	eeb0 ba66 	vmov.f32	s22, s13
		inE6Rold = inER;                           inE6Iold = inEI;
 8002a38:	ed9d 6a13 	vldr	s12, [sp, #76]	; 0x4c
 8002a3c:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
		idx = 0;
 8002a40:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002a44:	edcd fa07 	vstr	s31, [sp, #28]
 8002a48:	ed8d fa06 	vstr	s30, [sp, #24]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002a4c:	edcd ca00 	vstr	s25, [sp]
 8002a50:	ed8d ca03 	vstr	s24, [sp, #12]
			EXTI->SWIER1 |= GPIO_PIN_14;
 8002a54:	60a8      	str	r0, [r5, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 8002a56:	ed8d 6a0f 	vstr	s12, [sp, #60]	; 0x3c
 8002a5a:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8002a5e:	ed8d 7a0b 	vstr	s14, [sp, #44]	; 0x2c
 8002a62:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 8002a66:	edcd 7a09 	vstr	s15, [sp, #36]	; 0x24
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8002a6a:	eef0 9a6d 	vmov.f32	s19, s27
		inE4Rold = inER;                           inE4Iold = inEI;
 8002a6e:	eddd ca04 	vldr	s25, [sp, #16]
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8002a72:	eeb0 9a4e 	vmov.f32	s18, s28
		inE4Rold = inER;                           inE4Iold = inEI;
 8002a76:	ed9d ca05 	vldr	s24, [sp, #20]
		inE2Rold = inER;                           inE2Iold = inEI;
 8002a7a:	eef0 fa4a 	vmov.f32	s31, s20
 8002a7e:	eeb0 fa6a 	vmov.f32	s30, s21
	while(k--)
 8002a82:	3208      	adds	r2, #8
 8002a84:	3b01      	subs	r3, #1
 8002a86:	eef0 7a61 	vmov.f32	s15, s3
 8002a8a:	3108      	adds	r1, #8
 8002a8c:	4594      	cmp	ip, r2
 8002a8e:	eeb0 6a41 	vmov.f32	s12, s2
 8002a92:	b29b      	uxth	r3, r3
 8002a94:	d059      	beq.n	8002b4a <ADC_Stream0_Handler+0x5de>
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 8002a96:	eeb0 1a40 	vmov.f32	s2, s0
 8002a9a:	eef0 1a60 	vmov.f32	s3, s1
 8002a9e:	eeb0 7a62 	vmov.f32	s14, s5
 8002aa2:	ed52 0a01 	vldr	s1, [r2, #-4]
 8002aa6:	ed52 2a02 	vldr	s5, [r2, #-8]
 8002aaa:	eef0 6a42 	vmov.f32	s13, s4
 8002aae:	ed11 0a01 	vldr	s0, [r1, #-4]
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 8002ab2:	07dd      	lsls	r5, r3, #31
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8002ab4:	ee32 2a87 	vadd.f32	s4, s5, s14
 8002ab8:	eeb0 7a60 	vmov.f32	s14, s1
 8002abc:	eea1 7a84 	vfma.f32	s14, s3, s8
 8002ac0:	eea2 7a24 	vfma.f32	s14, s4, s9
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 8002ac4:	ed11 2a02 	vldr	s4, [r1, #-8]
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8002ac8:	ee76 6a82 	vadd.f32	s13, s13, s4
 8002acc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002ad0:	eeb0 7a40 	vmov.f32	s14, s0
 8002ad4:	eea1 7a04 	vfma.f32	s14, s2, s8
 8002ad8:	eea6 7aa4 	vfma.f32	s14, s13, s9
 8002adc:	ee36 7a07 	vadd.f32	s14, s12, s14
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 8002ae0:	f57f aed2 	bpl.w	8002888 <ADC_Stream0_Handler+0x31c>
			tmp1R = outR; tmp1I = outI;  // save the even element produced
 8002ae4:	eeb0 aa47 	vmov.f32	s20, s14
 8002ae8:	eef0 aa67 	vmov.f32	s21, s15
 8002aec:	e7c9      	b.n	8002a82 <ADC_Stream0_Handler+0x516>
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002aee:	eeb0 5a68 	vmov.f32	s10, s17
 8002af2:	eef0 5a48 	vmov.f32	s11, s16
 8002af6:	eef0 8a47 	vmov.f32	s17, s14
 8002afa:	eeb0 8a67 	vmov.f32	s16, s15
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 8002afe:	eef0 da46 	vmov.f32	s27, s12
 8002b02:	eeb0 ea66 	vmov.f32	s28, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 8002b06:	eef0 fa4a 	vmov.f32	s31, s20
 8002b0a:	eeb0 fa6a 	vmov.f32	s30, s21
 8002b0e:	e7b8      	b.n	8002a82 <ADC_Stream0_Handler+0x516>
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002b10:	eeb0 3a6b 	vmov.f32	s6, s23
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8002b14:	edcd 9a04 	vstr	s19, [sp, #16]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002b18:	eef0 3a4b 	vmov.f32	s7, s22
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8002b1c:	ed8d 9a05 	vstr	s18, [sp, #20]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002b20:	eeb0 5a68 	vmov.f32	s10, s17
 8002b24:	eef0 5a48 	vmov.f32	s11, s16
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002b28:	eef0 ba46 	vmov.f32	s23, s12
 8002b2c:	eeb0 ba66 	vmov.f32	s22, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002b30:	eef0 8a47 	vmov.f32	s17, s14
 8002b34:	eeb0 8a67 	vmov.f32	s16, s15
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8002b38:	eef0 9a6d 	vmov.f32	s19, s27
 8002b3c:	eeb0 9a4e 	vmov.f32	s18, s28
		inE2Rold = inER;                           inE2Iold = inEI;
 8002b40:	eef0 fa4a 	vmov.f32	s31, s20
 8002b44:	eeb0 fa6a 	vmov.f32	s30, s21
 8002b48:	e79b      	b.n	8002a82 <ADC_Stream0_Handler+0x516>
 8002b4a:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 8002b4e:	4b6e      	ldr	r3, [pc, #440]	; (8002d08 <ADC_Stream0_Handler+0x79c>)
 8002b50:	edc9 7a00 	vstr	s15, [r9]
 8002b54:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 8002b58:	f8aa e000 	strh.w	lr, [sl]
 8002b5c:	edc8 7a00 	vstr	s15, [r8]
 8002b60:	eddd 7a07 	vldr	s15, [sp, #28]
 8002b64:	edc7 7a00 	vstr	s15, [r7]
 8002b68:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 8002b6c:	edc6 7a00 	vstr	s15, [r6]
 8002b70:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 8002b74:	edc3 7a00 	vstr	s15, [r3]
 8002b78:	eddd 7a06 	vldr	s15, [sp, #24]
 8002b7c:	4b63      	ldr	r3, [pc, #396]	; (8002d0c <ADC_Stream0_Handler+0x7a0>)
 8002b7e:	edc3 7a00 	vstr	s15, [r3]
 8002b82:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 8002b86:	4b62      	ldr	r3, [pc, #392]	; (8002d10 <ADC_Stream0_Handler+0x7a4>)
 8002b88:	edc3 7a00 	vstr	s15, [r3]
 8002b8c:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8002b90:	4b60      	ldr	r3, [pc, #384]	; (8002d14 <ADC_Stream0_Handler+0x7a8>)
 8002b92:	edc3 7a00 	vstr	s15, [r3]
 8002b96:	eddd 7a00 	vldr	s15, [sp]
 8002b9a:	4b5f      	ldr	r3, [pc, #380]	; (8002d18 <ADC_Stream0_Handler+0x7ac>)
 8002b9c:	edc3 7a00 	vstr	s15, [r3]
 8002ba0:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8002ba4:	4b5d      	ldr	r3, [pc, #372]	; (8002d1c <ADC_Stream0_Handler+0x7b0>)
 8002ba6:	edc3 7a00 	vstr	s15, [r3]
 8002baa:	eddd 7a08 	vldr	s15, [sp, #32]
 8002bae:	4b5c      	ldr	r3, [pc, #368]	; (8002d20 <ADC_Stream0_Handler+0x7b4>)
 8002bb0:	edc3 7a00 	vstr	s15, [r3]
 8002bb4:	eddd 7a03 	vldr	s15, [sp, #12]
 8002bb8:	4b5a      	ldr	r3, [pc, #360]	; (8002d24 <ADC_Stream0_Handler+0x7b8>)
 8002bba:	edc3 7a00 	vstr	s15, [r3]
 8002bbe:	4b5a      	ldr	r3, [pc, #360]	; (8002d28 <ADC_Stream0_Handler+0x7bc>)
 8002bc0:	eddd 7a01 	vldr	s15, [sp, #4]
 8002bc4:	edc3 ca00 	vstr	s25, [r3]
 8002bc8:	4b58      	ldr	r3, [pc, #352]	; (8002d2c <ADC_Stream0_Handler+0x7c0>)
 8002bca:	edc3 7a00 	vstr	s15, [r3]
 8002bce:	4b58      	ldr	r3, [pc, #352]	; (8002d30 <ADC_Stream0_Handler+0x7c4>)
 8002bd0:	eddd 7a02 	vldr	s15, [sp, #8]
 8002bd4:	edc3 ea00 	vstr	s29, [r3]
 8002bd8:	4b56      	ldr	r3, [pc, #344]	; (8002d34 <ADC_Stream0_Handler+0x7c8>)
 8002bda:	ed83 ca00 	vstr	s24, [r3]
 8002bde:	4b56      	ldr	r3, [pc, #344]	; (8002d38 <ADC_Stream0_Handler+0x7cc>)
 8002be0:	edc3 7a00 	vstr	s15, [r3]
 8002be4:	4b55      	ldr	r3, [pc, #340]	; (8002d3c <ADC_Stream0_Handler+0x7d0>)
 8002be6:	ed83 da00 	vstr	s26, [r3]
 8002bea:	4b55      	ldr	r3, [pc, #340]	; (8002d40 <ADC_Stream0_Handler+0x7d4>)
 8002bec:	edcb 0a00 	vstr	s1, [fp]
 8002bf0:	edc3 9a00 	vstr	s19, [r3]
 8002bf4:	4b53      	ldr	r3, [pc, #332]	; (8002d44 <ADC_Stream0_Handler+0x7d8>)
 8002bf6:	ed83 3a00 	vstr	s6, [r3]
 8002bfa:	4b53      	ldr	r3, [pc, #332]	; (8002d48 <ADC_Stream0_Handler+0x7dc>)
 8002bfc:	edc3 ba00 	vstr	s23, [r3]
 8002c00:	4b52      	ldr	r3, [pc, #328]	; (8002d4c <ADC_Stream0_Handler+0x7e0>)
 8002c02:	ed83 9a00 	vstr	s18, [r3]
 8002c06:	4b52      	ldr	r3, [pc, #328]	; (8002d50 <ADC_Stream0_Handler+0x7e4>)
 8002c08:	edc3 3a00 	vstr	s7, [r3]
 8002c0c:	4b51      	ldr	r3, [pc, #324]	; (8002d54 <ADC_Stream0_Handler+0x7e8>)
 8002c0e:	ed83 ba00 	vstr	s22, [r3]
 8002c12:	4b51      	ldr	r3, [pc, #324]	; (8002d58 <ADC_Stream0_Handler+0x7ec>)
 8002c14:	edc3 fa00 	vstr	s31, [r3]
 8002c18:	4b50      	ldr	r3, [pc, #320]	; (8002d5c <ADC_Stream0_Handler+0x7f0>)
 8002c1a:	ed83 5a00 	vstr	s10, [r3]
 8002c1e:	4b50      	ldr	r3, [pc, #320]	; (8002d60 <ADC_Stream0_Handler+0x7f4>)
 8002c20:	edc3 8a00 	vstr	s17, [r3]
 8002c24:	4b4f      	ldr	r3, [pc, #316]	; (8002d64 <ADC_Stream0_Handler+0x7f8>)
 8002c26:	ed83 fa00 	vstr	s30, [r3]
 8002c2a:	4b4f      	ldr	r3, [pc, #316]	; (8002d68 <ADC_Stream0_Handler+0x7fc>)
 8002c2c:	edc3 5a00 	vstr	s11, [r3]
 8002c30:	4b4e      	ldr	r3, [pc, #312]	; (8002d6c <ADC_Stream0_Handler+0x800>)
 8002c32:	ed83 8a00 	vstr	s16, [r3]
 8002c36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c3a:	8023      	strh	r3, [r4, #0]
 8002c3c:	4b4c      	ldr	r3, [pc, #304]	; (8002d70 <ADC_Stream0_Handler+0x804>)
 8002c3e:	ed83 2a00 	vstr	s4, [r3]
 8002c42:	4b4c      	ldr	r3, [pc, #304]	; (8002d74 <ADC_Stream0_Handler+0x808>)
 8002c44:	ed83 1a00 	vstr	s2, [r3]
 8002c48:	4b4b      	ldr	r3, [pc, #300]	; (8002d78 <ADC_Stream0_Handler+0x80c>)
 8002c4a:	ed83 0a00 	vstr	s0, [r3]
 8002c4e:	4b4b      	ldr	r3, [pc, #300]	; (8002d7c <ADC_Stream0_Handler+0x810>)
 8002c50:	edc3 2a00 	vstr	s5, [r3]
 8002c54:	4b4a      	ldr	r3, [pc, #296]	; (8002d80 <ADC_Stream0_Handler+0x814>)
 8002c56:	edc3 1a00 	vstr	s3, [r3]
		}

		// LED_YELLOW_OFF;

	}
 8002c5a:	b015      	add	sp, #84	; 0x54
 8002c5c:	ecbd 8b10 	vpop	{d8-d15}
 8002c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002c64:	eeb0 3a6b 	vmov.f32	s6, s23
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002c68:	edcd ea01 	vstr	s29, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002c6c:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002c70:	ed8d da02 	vstr	s26, [sp, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002c74:	eeb0 5a68 	vmov.f32	s10, s17
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8002c78:	edcd ca10 	vstr	s25, [sp, #64]	; 0x40
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002c7c:	eef0 5a48 	vmov.f32	s11, s16
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8002c80:	ed8d ca11 	vstr	s24, [sp, #68]	; 0x44
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002c84:	eef0 ea69 	vmov.f32	s29, s19
 8002c88:	eeb0 da49 	vmov.f32	s26, s18
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002c8c:	eef0 ba46 	vmov.f32	s23, s12
 8002c90:	eeb0 ba66 	vmov.f32	s22, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002c94:	eef0 8a47 	vmov.f32	s17, s14
 8002c98:	eeb0 8a67 	vmov.f32	s16, s15
 8002c9c:	e6e5      	b.n	8002a6a <ADC_Stream0_Handler+0x4fe>
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002c9e:	eddd 5a00 	vldr	s11, [sp]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002ca2:	eeb0 3a6b 	vmov.f32	s6, s23
 8002ca6:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002caa:	edcd ea01 	vstr	s29, [sp, #4]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002cae:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002cb2:	eeb0 5a68 	vmov.f32	s10, s17
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002cb6:	eddd 5a03 	vldr	s11, [sp, #12]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002cba:	eef0 ea69 	vmov.f32	s29, s19
 8002cbe:	ed8d da02 	vstr	s26, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002cc2:	eef0 ba46 	vmov.f32	s23, s12
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002cc6:	eeb0 da49 	vmov.f32	s26, s18
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002cca:	edcd 5a08 	vstr	s11, [sp, #32]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002cce:	eeb0 ba66 	vmov.f32	s22, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002cd2:	edcd ca00 	vstr	s25, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002cd6:	eef0 8a47 	vmov.f32	s17, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002cda:	ed8d ca03 	vstr	s24, [sp, #12]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002cde:	eef0 5a48 	vmov.f32	s11, s16
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 8002ce2:	edcd fa13 	vstr	s31, [sp, #76]	; 0x4c
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002ce6:	eeb0 8a67 	vmov.f32	s16, s15
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 8002cea:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8002cee:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8002cf2:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 8002cf6:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
 8002cfa:	e6b2      	b.n	8002a62 <ADC_Stream0_Handler+0x4f6>
 8002cfc:	2000c800 	.word	0x2000c800
 8002d00:	2000e800 	.word	0x2000e800
 8002d04:	34000000 	.word	0x34000000
 8002d08:	240006dc 	.word	0x240006dc
 8002d0c:	240006d8 	.word	0x240006d8
 8002d10:	24000670 	.word	0x24000670
 8002d14:	240006c4 	.word	0x240006c4
 8002d18:	240006c0 	.word	0x240006c0
 8002d1c:	24000674 	.word	0x24000674
 8002d20:	240006cc 	.word	0x240006cc
 8002d24:	240006c8 	.word	0x240006c8
 8002d28:	24000668 	.word	0x24000668
 8002d2c:	240006b4 	.word	0x240006b4
 8002d30:	240006b0 	.word	0x240006b0
 8002d34:	2400066c 	.word	0x2400066c
 8002d38:	240006bc 	.word	0x240006bc
 8002d3c:	240006b8 	.word	0x240006b8
 8002d40:	24000660 	.word	0x24000660
 8002d44:	240006a4 	.word	0x240006a4
 8002d48:	240006a0 	.word	0x240006a0
 8002d4c:	24000664 	.word	0x24000664
 8002d50:	240006ac 	.word	0x240006ac
 8002d54:	240006a8 	.word	0x240006a8
 8002d58:	24000658 	.word	0x24000658
 8002d5c:	24000694 	.word	0x24000694
 8002d60:	24000690 	.word	0x24000690
 8002d64:	2400065c 	.word	0x2400065c
 8002d68:	2400069c 	.word	0x2400069c
 8002d6c:	24000698 	.word	0x24000698
 8002d70:	24000650 	.word	0x24000650
 8002d74:	24000684 	.word	0x24000684
 8002d78:	24000680 	.word	0x24000680
 8002d7c:	24000654 	.word	0x24000654
 8002d80:	2400068c 	.word	0x2400068c
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002d84:	eddd 5a06 	vldr	s11, [sp, #24]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002d88:	eeb0 3a6b 	vmov.f32	s6, s23
 8002d8c:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002d90:	edcd ea01 	vstr	s29, [sp, #4]
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002d94:	edcd 5a0c 	vstr	s11, [sp, #48]	; 0x30
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002d98:	eeb0 5a68 	vmov.f32	s10, s17
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002d9c:	eddd 5a00 	vldr	s11, [sp]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002da0:	eef0 ea69 	vmov.f32	s29, s19
 8002da4:	ed8d da02 	vstr	s26, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002da8:	eef0 ba46 	vmov.f32	s23, s12
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002dac:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002db0:	eeb0 da49 	vmov.f32	s26, s18
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002db4:	eddd 5a03 	vldr	s11, [sp, #12]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002db8:	eeb0 ba66 	vmov.f32	s22, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002dbc:	eef0 8a47 	vmov.f32	s17, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002dc0:	edcd fa07 	vstr	s31, [sp, #28]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002dc4:	edcd 5a08 	vstr	s11, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002dc8:	eef0 5a48 	vmov.f32	s11, s16
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002dcc:	ed9d 8a09 	vldr	s16, [sp, #36]	; 0x24
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002dd0:	edcd ca00 	vstr	s25, [sp]
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002dd4:	ed8d 8a06 	vstr	s16, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002dd8:	eeb0 8a67 	vmov.f32	s16, s15
		inE6Rold = inER;                           inE6Iold = inEI;
 8002ddc:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002de0:	ed8d ca03 	vstr	s24, [sp, #12]
		inE6Rold = inER;                           inE6Iold = inEI;
 8002de4:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
 8002de8:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
 8002dec:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
 8002df0:	e77f      	b.n	8002cf2 <ADC_Stream0_Handler+0x786>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
 8002df2:	4a07      	ldr	r2, [pc, #28]	; (8002e10 <ADC_Stream0_Handler+0x8a4>)
 8002df4:	4b07      	ldr	r3, [pc, #28]	; (8002e14 <ADC_Stream0_Handler+0x8a8>)
 8002df6:	ed92 0a00 	vldr	s0, [r2]
 8002dfa:	edd3 7a00 	vldr	s15, [r3]
 8002dfe:	ee30 0a27 	vadd.f32	s0, s0, s15
 8002e02:	f000 f809 	bl	8002e18 <SDR_ComputeLO>
 8002e06:	f7ff bbce 	b.w	80025a6 <ADC_Stream0_Handler+0x3a>
			IntCounter = 0;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	802b      	strh	r3, [r5, #0]
 8002e0e:	e429      	b.n	8002664 <ADC_Stream0_Handler+0xf8>
 8002e10:	24006244 	.word	0x24006244
 8002e14:	24007c14 	.word	0x24007c14

08002e18 <SDR_ComputeLO>:

#include "Globals.h"

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 8002e18:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
	static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f,
			ypi, ypq, tmpi, gain=1.f;

	if (oldfreq != freq)
 8002e1a:	4b51      	ldr	r3, [pc, #324]	; (8002f60 <SDR_ComputeLO+0x148>)
 8002e1c:	edd3 7a00 	vldr	s15, [r3]
 8002e20:	eef4 7a40 	vcmp.f32	s15, s0
{
 8002e24:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 8002e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e2c:	d175      	bne.n	8002f1a <SDR_ComputeLO+0x102>
	// Coupled Quadrature Oscillator with level stabilization
	while(k)
	{                    
		// loop partially unrolled for performance

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002e2e:	4a4d      	ldr	r2, [pc, #308]	; (8002f64 <SDR_ComputeLO+0x14c>)
 8002e30:	4b4d      	ldr	r3, [pc, #308]	; (8002f68 <SDR_ComputeLO+0x150>)
 8002e32:	ed92 8a00 	vldr	s16, [r2]
 8002e36:	ed93 7a00 	vldr	s14, [r3]
 8002e3a:	4c4c      	ldr	r4, [pc, #304]	; (8002f6c <SDR_ComputeLO+0x154>)
 8002e3c:	4d4c      	ldr	r5, [pc, #304]	; (8002f70 <SDR_ComputeLO+0x158>)
 8002e3e:	484d      	ldr	r0, [pc, #308]	; (8002f74 <SDR_ComputeLO+0x15c>)
 8002e40:	4b4d      	ldr	r3, [pc, #308]	; (8002f78 <SDR_ComputeLO+0x160>)
 8002e42:	edd4 5a00 	vldr	s11, [r4]
 8002e46:	edd5 7a00 	vldr	s15, [r5]
 8002e4a:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 8002e4e:	edd0 6a00 	vldr	s13, [r0]
 8002e52:	4a4a      	ldr	r2, [pc, #296]	; (8002f7c <SDR_ComputeLO+0x164>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002e54:	ee27 6a88 	vmul.f32	s12, s15, s16
	while(k)
 8002e58:	3210      	adds	r2, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002e5a:	ee67 7a67 	vnmul.f32	s15, s14, s15
	while(k)
 8002e5e:	3310      	adds	r3, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002e60:	eea5 6a87 	vfma.f32	s12, s11, s14
	while(k)
 8002e64:	428b      	cmp	r3, r1
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002e66:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002e6a:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002e6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002e72:	ee26 5a08 	vmul.f32	s10, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002e76:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002e7a:	ee67 5a46 	vnmul.f32	s11, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002e7e:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002e82:	eea7 5a87 	vfma.f32	s10, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002e86:	eee7 5a88 	vfma.f32	s11, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002e8a:	ee26 5a85 	vmul.f32	s10, s13, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002e8e:	ee66 5aa5 	vmul.f32	s11, s13, s11
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002e92:	ee25 6a08 	vmul.f32	s12, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002e96:	ed02 5a07 	vstr	s10, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002e9a:	ee67 7a45 	vnmul.f32	s15, s14, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002e9e:	ed43 5a07 	vstr	s11, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002ea2:	eea5 6a87 	vfma.f32	s12, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ea6:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002eaa:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002eae:	ee66 7aa7 	vmul.f32	s15, s13, s15
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002eb2:	ee66 5a08 	vmul.f32	s11, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002eb6:	ed02 6a06 	vstr	s12, [r2, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002eba:	ee27 5a46 	vnmul.f32	s10, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ebe:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002ec2:	eeb0 6a65 	vmov.f32	s12, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ec6:	eea7 5a88 	vfma.f32	s10, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002eca:	eea7 6a87 	vfma.f32	s12, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ece:	ee66 5a85 	vmul.f32	s11, s13, s10
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002ed2:	ee66 7a86 	vmul.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ed6:	ed43 5a05 	vstr	s11, [r3, #-20]	; 0xffffffec
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002eda:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 8002ede:	d1b9      	bne.n	8002e54 <SDR_ComputeLO+0x3c>
		ym1i = tmpi;

		k--;
	}
	// compute the gain to be applied to stabilize the level
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8002ee0:	ee66 6a06 	vmul.f32	s13, s12, s12
 8002ee4:	edc5 7a00 	vstr	s15, [r5]
 8002ee8:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002f80 <SDR_ComputeLO+0x168>
 8002eec:	eddf 4a25 	vldr	s9, [pc, #148]	; 8002f84 <SDR_ComputeLO+0x16c>
 8002ef0:	eef0 7a66 	vmov.f32	s15, s13
 8002ef4:	4a24      	ldr	r2, [pc, #144]	; (8002f88 <SDR_ComputeLO+0x170>)
 8002ef6:	4b25      	ldr	r3, [pc, #148]	; (8002f8c <SDR_ComputeLO+0x174>)
 8002ef8:	ed82 5a00 	vstr	s10, [r2]
 8002efc:	eee5 7a05 	vfma.f32	s15, s10, s10
 8002f00:	ed83 6a00 	vstr	s12, [r3]
 8002f04:	edc4 5a00 	vstr	s11, [r4]
}	
 8002f08:	ecbd 8b04 	vpop	{d8-d9}
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8002f0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f10:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8002f14:	edc0 7a00 	vstr	s15, [r0]
}	
 8002f18:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002f1a:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8002f90 <SDR_ComputeLO+0x178>
 8002f1e:	4a1d      	ldr	r2, [pc, #116]	; (8002f94 <SDR_ComputeLO+0x17c>)
 8002f20:	ee60 7a27 	vmul.f32	s15, s0, s15
		oldfreq  =  freq;
 8002f24:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002f28:	ed92 7a00 	vldr	s14, [r2]
 8002f2c:	ee87 9a87 	vdiv.f32	s18, s15, s14
 8002f30:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 8002f34:	eeb0 0b49 	vmov.f64	d0, d9
 8002f38:	f010 fe2e 	bl	8013b98 <cos>
 8002f3c:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 8002f40:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <SDR_ComputeLO+0x14c>)
		sintheta = -sin(TWOPI * freq / SamplingRate);
 8002f42:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002f46:	ed83 8a00 	vstr	s16, [r3]
		sintheta = -sin(TWOPI * freq / SamplingRate);
 8002f4a:	f010 fe71 	bl	8013c30 <sin>
 8002f4e:	eeb7 7bc0 	vcvt.f32.f64	s14, d0
 8002f52:	4b05      	ldr	r3, [pc, #20]	; (8002f68 <SDR_ComputeLO+0x150>)
 8002f54:	eeb1 7a47 	vneg.f32	s14, s14
 8002f58:	ed83 7a00 	vstr	s14, [r3]
 8002f5c:	e76d      	b.n	8002e3a <SDR_ComputeLO+0x22>
 8002f5e:	bf00      	nop
 8002f60:	24000204 	.word	0x24000204
 8002f64:	240006e4 	.word	0x240006e4
 8002f68:	240006ec 	.word	0x240006ec
 8002f6c:	24000208 	.word	0x24000208
 8002f70:	24000704 	.word	0x24000704
 8002f74:	24000200 	.word	0x24000200
 8002f78:	24005a54 	.word	0x24005a54
 8002f7c:	24005254 	.word	0x24005254
 8002f80:	46000200 	.word	0x46000200
 8002f84:	39000000 	.word	0x39000000
 8002f88:	24000708 	.word	0x24000708
 8002f8c:	2400070c 	.word	0x2400070c
 8002f90:	40c90fdb 	.word	0x40c90fdb
 8002f94:	24006278 	.word	0x24006278

08002f98 <SDR_2R_toC_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time
	while(blkCnt)
 8002f98:	089b      	lsrs	r3, r3, #2
 8002f9a:	d028      	beq.n	8002fee <SDR_2R_toC_f32+0x56>
 8002f9c:	3010      	adds	r0, #16
 8002f9e:	3110      	adds	r1, #16
 8002fa0:	3220      	adds	r2, #32
	{
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002fa2:	f850 cc10 	ldr.w	ip, [r0, #-16]
	while(blkCnt)
 8002fa6:	3110      	adds	r1, #16
 8002fa8:	3010      	adds	r0, #16
 8002faa:	3b01      	subs	r3, #1
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002fac:	f842 cc20 	str.w	ip, [r2, #-32]
	while(blkCnt)
 8002fb0:	f102 0220 	add.w	r2, r2, #32
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002fb4:	f851 cc20 	ldr.w	ip, [r1, #-32]
 8002fb8:	f842 cc3c 	str.w	ip, [r2, #-60]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002fbc:	f850 cc1c 	ldr.w	ip, [r0, #-28]
 8002fc0:	f842 cc38 	str.w	ip, [r2, #-56]
 8002fc4:	f851 cc1c 	ldr.w	ip, [r1, #-28]
 8002fc8:	f842 cc34 	str.w	ip, [r2, #-52]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002fcc:	f850 cc18 	ldr.w	ip, [r0, #-24]
 8002fd0:	f842 cc30 	str.w	ip, [r2, #-48]
 8002fd4:	f851 cc18 	ldr.w	ip, [r1, #-24]
 8002fd8:	f842 cc2c 	str.w	ip, [r2, #-44]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002fdc:	f850 cc14 	ldr.w	ip, [r0, #-20]
 8002fe0:	f842 cc28 	str.w	ip, [r2, #-40]
 8002fe4:	f851 cc14 	ldr.w	ip, [r1, #-20]
 8002fe8:	f842 cc24 	str.w	ip, [r2, #-36]
	while(blkCnt)
 8002fec:	d1d9      	bne.n	8002fa2 <SDR_2R_toC_f32+0xa>

		blkCnt--;
	}
}
 8002fee:	4770      	bx	lr

08002ff0 <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 8002ff0:	4b35      	ldr	r3, [pc, #212]	; (80030c8 <SDR_downconvert_f32+0xd8>)
	float  tmp1, tmp2, tmp3, tmp4, *LOI=LO_R, *LOR=LO_I;
	uint16_t *pt = signal;

	// loop Unrolling
	blkCnt = BSIZE >> 2u;   // loop unrolling.  Compute 4 outputs at a time
	while(blkCnt)
 8002ff2:	3110      	adds	r1, #16
 8002ff4:	3210      	adds	r2, #16
 8002ff6:	3008      	adds	r0, #8
		tmp2=((*(pt+1)-offset)) / 2048.f;
		tmp1 = tmp2;
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3 = tmp4;
#else
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002ff8:	eddf 5a34 	vldr	s11, [pc, #208]	; 80030cc <SDR_downconvert_f32+0xdc>
 8002ffc:	f503 6c00 	add.w	ip, r3, #2048	; 0x800
{
 8003000:	b510      	push	{r4, lr}
 8003002:	4c33      	ldr	r4, [pc, #204]	; (80030d0 <SDR_downconvert_f32+0xe0>)
		tmp1=((*(pt)  -offset)) / 2048.f;
 8003004:	f830 ec08 	ldrh.w	lr, [r0, #-8]
	while(blkCnt)
 8003008:	3110      	adds	r1, #16
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3=((*(pt+2)-offset)) / 2048.f;
#endif


		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 800300a:	ed13 5a04 	vldr	s10, [r3, #-16]
	while(blkCnt)
 800300e:	3410      	adds	r4, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 8003010:	ee06 ea10 	vmov	s12, lr
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8003014:	f830 ec06 	ldrh.w	lr, [r0, #-6]
	while(blkCnt)
 8003018:	3310      	adds	r3, #16
 800301a:	3210      	adds	r2, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 800301c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8003020:	ee06 ea90 	vmov	s13, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8003024:	f830 ec02 	ldrh.w	lr, [r0, #-2]
	while(blkCnt)
 8003028:	4563      	cmp	r3, ip
		tmp2=((*(pt+1)-offset)) / 2048.f;
 800302a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	while(blkCnt)
 800302e:	f100 0008 	add.w	r0, r0, #8
		tmp1=((*(pt)  -offset)) / 2048.f;
 8003032:	ee36 6a40 	vsub.f32	s12, s12, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8003036:	ee07 ea90 	vmov	s15, lr
		tmp3=((*(pt+2)-offset)) / 2048.f;
 800303a:	f830 ec0c 	ldrh.w	lr, [r0, #-12]
		tmp2=((*(pt+1)-offset)) / 2048.f;
 800303e:	ee76 6ac0 	vsub.f32	s13, s13, s0
		tmp1=((*(pt)  -offset)) / 2048.f;
 8003042:	ee26 6a25 	vmul.f32	s12, s12, s11
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8003046:	ee07 ea10 	vmov	s14, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 800304a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		tmp2=((*(pt+1)-offset)) / 2048.f;
 800304e:	ee66 6aa5 	vmul.f32	s13, s13, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8003052:	ee25 5a06 	vmul.f32	s10, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8003056:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		tmp4=((*(pt+3)-offset)) / 2048.f;
 800305a:	ee77 7ac0 	vsub.f32	s15, s15, s0
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 800305e:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8003062:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8003066:	ee37 7a40 	vsub.f32	s14, s14, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 800306a:	ee67 7aa5 	vmul.f32	s15, s15, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 800306e:	ee25 6a06 	vmul.f32	s12, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8003072:	ee27 7a25 	vmul.f32	s14, s14, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8003076:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		*zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 800307a:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800307e:	ee26 6a26 	vmul.f32	s12, s12, s13
 8003082:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8003086:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 800308a:	ee66 6a26 	vmul.f32	s13, s12, s13
 800308e:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		*zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8003092:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8003096:	ee66 6a87 	vmul.f32	s13, s13, s14
 800309a:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 800309e:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 80030a2:	ee26 7a87 	vmul.f32	s14, s13, s14
 80030a6:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		*zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 80030aa:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
 80030ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030b2:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 80030b6:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 80030ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030be:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(blkCnt)
 80030c2:	d19f      	bne.n	8003004 <SDR_downconvert_f32+0x14>
		pt += 4;
		blkCnt--;
	}	
}
 80030c4:	bd10      	pop	{r4, pc}
 80030c6:	bf00      	nop
 80030c8:	24005254 	.word	0x24005254
 80030cc:	3a000000 	.word	0x3a000000
 80030d0:	24005a54 	.word	0x24005a54

080030d4 <SDR_float_to_DAC_audio>:
//---------------------------------------------------------------------------------------
// Convert back from floating point to short words, applying the volume setting
void SDR_float_to_DAC_audio(float *pSrc, short *pDst, uint16_t blockSize)
{
 80030d4:	b410      	push	{r4}
	short *AudioBuffer;

	AudioBuffer = pDst;

	/* loop Unrolling */
	blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 80030d6:	0894      	lsrs	r4, r2, #2
	while(blkCnt--)
 80030d8:	2c00      	cmp	r4, #0
 80030da:	d057      	beq.n	800318c <SDR_float_to_DAC_audio+0xb8>
 80030dc:	1e63      	subs	r3, r4, #1
	{
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80030de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80030e2:	fa1f fc83 	uxth.w	ip, r3
 80030e6:	4b2c      	ldr	r3, [pc, #176]	; (8003198 <SDR_float_to_DAC_audio+0xc4>)
 80030e8:	edd3 7a00 	vldr	s15, [r3]
 80030ec:	f100 0310 	add.w	r3, r0, #16
 80030f0:	3020      	adds	r0, #32
 80030f2:	eb00 1c0c 	add.w	ip, r0, ip, lsl #4
 80030f6:	f101 0008 	add.w	r0, r1, #8
 80030fa:	eeb0 5a47 	vmov.f32	s10, s14
 80030fe:	ed53 5a04 	vldr	s11, [r3, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003102:	ed13 6a03 	vldr	s12, [r3, #-12]
	while(blkCnt--)
 8003106:	3008      	adds	r0, #8
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003108:	ed53 6a02 	vldr	s13, [r3, #-8]
	while(blkCnt--)
 800310c:	3310      	adds	r3, #16
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 800310e:	eea5 5aa7 	vfma.f32	s10, s11, s15
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003112:	ed53 4a05 	vldr	s9, [r3, #-20]	; 0xffffffec
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003116:	eef0 5a47 	vmov.f32	s11, s14
	while(blkCnt--)
 800311a:	459c      	cmp	ip, r3
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 800311c:	eee7 5a86 	vfma.f32	s11, s15, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003120:	eeb0 6a47 	vmov.f32	s12, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003124:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003128:	eea7 6aa6 	vfma.f32	s12, s15, s13
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 800312c:	eef0 6a47 	vmov.f32	s13, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003130:	ee15 4a10 	vmov	r4, s10
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003134:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003138:	f820 4c10 	strh.w	r4, [r0, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 800313c:	eee7 6aa4 	vfma.f32	s13, s15, s9
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003140:	ee15 4a90 	vmov	r4, s11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003144:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003148:	f820 4c0e 	strh.w	r4, [r0, #-14]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 800314c:	ee16 4a10 	vmov	r4, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003150:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003154:	f820 4c0c 	strh.w	r4, [r0, #-12]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8003158:	ee16 4a90 	vmov	r4, s13
 800315c:	f820 4c0a 	strh.w	r4, [r0, #-10]
	while(blkCnt--)
 8003160:	d1cb      	bne.n	80030fa <SDR_float_to_DAC_audio+0x26>
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8003162:	f001 031f 	and.w	r3, r1, #31
	}	

	// SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
	SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8003166:	0092      	lsls	r2, r2, #2
 8003168:	441a      	add	r2, r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800316a:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800316e:	480b      	ldr	r0, [pc, #44]	; (800319c <SDR_float_to_DAC_audio+0xc8>)
 8003170:	440a      	add	r2, r1
 8003172:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8003176:	3120      	adds	r1, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8003178:	1a53      	subs	r3, r2, r1
 800317a:	2b00      	cmp	r3, #0
 800317c:	dcf9      	bgt.n	8003172 <SDR_float_to_DAC_audio+0x9e>
 800317e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003182:	f3bf 8f6f 	isb	sy
#endif
	return;
}	
 8003186:	f85d 4b04 	ldr.w	r4, [sp], #4
 800318a:	4770      	bx	lr
    if ( dsize > 0 ) { 
 800318c:	2a00      	cmp	r2, #0
 800318e:	d1e8      	bne.n	8003162 <SDR_float_to_DAC_audio+0x8e>
 8003190:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	2400b9d8 	.word	0x2400b9d8
 800319c:	e000ed00 	.word	0xe000ed00

080031a0 <SDR_memcpy_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time.
	while(blkCnt > 0u)
 80031a0:	0892      	lsrs	r2, r2, #2
 80031a2:	d016      	beq.n	80031d2 <SDR_memcpy_f32+0x32>
 80031a4:	3110      	adds	r1, #16
 80031a6:	3010      	adds	r0, #16
	{
		/* Copy and then store the results in the destination buffer */
		in1 = *pSrc++;  *pDst++ = in1;
 80031a8:	f851 3c10 	ldr.w	r3, [r1, #-16]
	while(blkCnt > 0u)
 80031ac:	3110      	adds	r1, #16
 80031ae:	3a01      	subs	r2, #1
 80031b0:	f100 0010 	add.w	r0, r0, #16
		in1 = *pSrc++;  *pDst++ = in1;
 80031b4:	f840 3c20 	str.w	r3, [r0, #-32]
		in2 = *pSrc++;  *pDst++ = in2;
 80031b8:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 80031bc:	f840 3c1c 	str.w	r3, [r0, #-28]
		in3 = *pSrc++;  *pDst++ = in3;
 80031c0:	f851 3c18 	ldr.w	r3, [r1, #-24]
 80031c4:	f840 3c18 	str.w	r3, [r0, #-24]
		in4 = *pSrc++;  *pDst++ = in4;
 80031c8:	f851 3c14 	ldr.w	r3, [r1, #-20]
 80031cc:	f840 3c14 	str.w	r3, [r0, #-20]
	while(blkCnt > 0u)
 80031d0:	d1ea      	bne.n	80031a8 <SDR_memcpy_f32+0x8>

		// Decrement the loop counter
		blkCnt--;
	}
}
 80031d2:	4770      	bx	lr

080031d4 <SDR_mirror_LSB>:
{
	uint32_t blkCnt;            /* loop counter */
	float *pbR, *pbI, *peR, *peI;

	// loop Unrolling */
	blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 80031d4:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 80031d6:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

	//  Compute 4 outputs at a time.
	while(blkCnt--)
 80031da:	2a01      	cmp	r2, #1
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 80031dc:	440b      	add	r3, r1
	while(blkCnt--)
 80031de:	f1a2 0102 	sub.w	r1, r2, #2
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 80031e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
	while(blkCnt--)
 80031e6:	d036      	beq.n	8003256 <SDR_mirror_LSB+0x82>
 80031e8:	f1a3 0220 	sub.w	r2, r3, #32
 80031ec:	f1a3 0c1c 	sub.w	ip, r3, #28
 80031f0:	f100 0328 	add.w	r3, r0, #40	; 0x28
 80031f4:	4402      	add	r2, r0
 80031f6:	4460      	add	r0, ip
	{
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 80031f8:	f8d2 c020 	ldr.w	ip, [r2, #32]
	while(blkCnt--)
 80031fc:	3a20      	subs	r2, #32
 80031fe:	3820      	subs	r0, #32
 8003200:	3901      	subs	r1, #1
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8003202:	f843 cc20 	str.w	ip, [r3, #-32]
	while(blkCnt--)
 8003206:	3320      	adds	r3, #32
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8003208:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
	while(blkCnt--)
 800320c:	f1b1 3fff 	cmp.w	r1, #4294967295
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8003210:	eef1 7a67 	vneg.f32	s15, s15
 8003214:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8003218:	f8d2 c038 	ldr.w	ip, [r2, #56]	; 0x38
 800321c:	f843 cc38 	str.w	ip, [r3, #-56]
 8003220:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8003224:	eef1 7a67 	vneg.f32	s15, s15
 8003228:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 800322c:	f8d2 c030 	ldr.w	ip, [r2, #48]	; 0x30
 8003230:	f843 cc30 	str.w	ip, [r3, #-48]
 8003234:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8003238:	eef1 7a67 	vneg.f32	s15, s15
 800323c:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8003240:	f8d2 c028 	ldr.w	ip, [r2, #40]	; 0x28
 8003244:	f843 cc28 	str.w	ip, [r3, #-40]
 8003248:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 800324c:	eef1 7a67 	vneg.f32	s15, s15
 8003250:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8003254:	d1d0      	bne.n	80031f8 <SDR_mirror_LSB+0x24>
	}
}
 8003256:	4770      	bx	lr

08003258 <SDR_compute_IIR_parms>:
#endif
	r = Qfactor;

	a1 = a2 = b0 = 0.f;
	r2 = r*r;
	wr = 2.f * cwpitch / rate * myPI;
 8003258:	4929      	ldr	r1, [pc, #164]	; (8003300 <SDR_compute_IIR_parms+0xa8>)
 800325a:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003304 <SDR_compute_IIR_parms+0xac>
 800325e:	edd1 7a00 	vldr	s15, [r1]
	float rate = SamplingRate/256; //SamplingRate / decimation
 8003262:	4a29      	ldr	r2, [pc, #164]	; (8003308 <SDR_compute_IIR_parms+0xb0>)
	wr = 2.f * cwpitch / rate * myPI;
 8003264:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003268:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800330c <SDR_compute_IIR_parms+0xb4>
 800326c:	edd2 6a00 	vldr	s13, [r2]
{
 8003270:	b508      	push	{r3, lr}
 8003272:	ed2d 8b06 	vpush	{d8-d10}
	wr = 2.f * cwpitch / rate * myPI;
 8003276:	eec7 8aa6 	vdiv.f32	s17, s15, s13
	r = Qfactor;
 800327a:	4b25      	ldr	r3, [pc, #148]	; (8003310 <SDR_compute_IIR_parms+0xb8>)
 800327c:	ed93 aa00 	vldr	s20, [r3]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8003280:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
	r2 = r*r;
 8003284:	ee6a aa0a 	vmul.f32	s21, s20, s20
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8003288:	ee7a 9a0a 	vadd.f32	s19, s20, s20
 800328c:	ee3a 9a88 	vadd.f32	s18, s21, s16
	// (see the Proakis & Manolakis book)
	a1 = -2.f * r * cosw0;
	a2 = r2;
	// b0 is normalized for gain ~ 2dB on all the band
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8003290:	ee38 8a4a 	vsub.f32	s16, s16, s20
	wr = 2.f * cwpitch / rate * myPI;
 8003294:	ee68 8a87 	vmul.f32	s17, s17, s14
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8003298:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 800329c:	f010 fc7c 	bl	8013b98 <cos>
 80032a0:	ee89 7a89 	vdiv.f32	s14, s19, s18
	a1 = -2.f * r * cosw0;
 80032a4:	4b1b      	ldr	r3, [pc, #108]	; (8003314 <SDR_compute_IIR_parms+0xbc>)
	a2 = r2;
 80032a6:	4a1c      	ldr	r2, [pc, #112]	; (8003318 <SDR_compute_IIR_parms+0xc0>)
 80032a8:	edc2 aa00 	vstr	s21, [r2]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 80032ac:	eeb0 6b40 	vmov.f64	d6, d0
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 80032b0:	ee78 8aa8 	vadd.f32	s17, s17, s17
 80032b4:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 80032b8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80032bc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80032c0:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	a1 = -2.f * r * cosw0;
 80032c4:	ee29 7ac7 	vnmul.f32	s14, s19, s14
 80032c8:	ed83 7a00 	vstr	s14, [r3]
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 80032cc:	f010 fc64 	bl	8013b98 <cos>
 80032d0:	eeb7 7ae9 	vcvt.f64.f32	d7, s19
 80032d4:	eddf 5a11 	vldr	s11, [pc, #68]	; 800331c <SDR_compute_IIR_parms+0xc4>
 80032d8:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 80032dc:	4b10      	ldr	r3, [pc, #64]	; (8003320 <SDR_compute_IIR_parms+0xc8>)
 80032de:	eea7 6b40 	vfms.f64	d6, d7, d0
 80032e2:	ee28 7a25 	vmul.f32	s14, s16, s11
}
 80032e6:	ecbd 8b06 	vpop	{d8-d10}
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 80032ea:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80032ee:	eeb1 5bc6 	vsqrt.f64	d5, d6
 80032f2:	ee27 7b05 	vmul.f64	d7, d7, d5
 80032f6:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 80032fa:	ed83 7a00 	vstr	s14, [r3]
}
 80032fe:	bd08      	pop	{r3, pc}
 8003300:	24007c14 	.word	0x24007c14
 8003304:	44000000 	.word	0x44000000
 8003308:	24006278 	.word	0x24006278
 800330c:	40490fdb 	.word	0x40490fdb
 8003310:	24006270 	.word	0x24006270
 8003314:	240073f4 	.word	0x240073f4
 8003318:	240073f8 	.word	0x240073f8
 800331c:	3f99999a 	.word	0x3f99999a
 8003320:	24007c0c 	.word	0x24007c0c

08003324 <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
	static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	register float x0, y0;
	uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 8003324:	0889      	lsrs	r1, r1, #2

	// Compute 4 outputs at a time, loop unrolled for performance
	while(blkCnt--)
 8003326:	2900      	cmp	r1, #0
 8003328:	d07b      	beq.n	8003422 <SDR_CWPeak+0xfe>
 800332a:	1e4b      	subs	r3, r1, #1
 800332c:	f8df c10c 	ldr.w	ip, [pc, #268]	; 800343c <SDR_CWPeak+0x118>
	{
		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003330:	493c      	ldr	r1, [pc, #240]	; (8003424 <SDR_CWPeak+0x100>)
 8003332:	3010      	adds	r0, #16
 8003334:	4a3c      	ldr	r2, [pc, #240]	; (8003428 <SDR_CWPeak+0x104>)
 8003336:	ed9c 7a00 	vldr	s14, [ip]
 800333a:	edd1 6a00 	vldr	s13, [r1]
 800333e:	edd2 5a00 	vldr	s11, [r2]
{
 8003342:	b4f0      	push	{r4, r5, r6, r7}
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003344:	4c39      	ldr	r4, [pc, #228]	; (800342c <SDR_CWPeak+0x108>)
 8003346:	4f3a      	ldr	r7, [pc, #232]	; (8003430 <SDR_CWPeak+0x10c>)
 8003348:	edd4 4a00 	vldr	s9, [r4]
 800334c:	4d39      	ldr	r5, [pc, #228]	; (8003434 <SDR_CWPeak+0x110>)
 800334e:	4e3a      	ldr	r6, [pc, #232]	; (8003438 <SDR_CWPeak+0x114>)
 8003350:	eef1 2a64 	vneg.f32	s5, s9
 8003354:	ed97 3a00 	vldr	s6, [r7]
 8003358:	ed95 6a00 	vldr	s12, [r5]
 800335c:	ed96 5a00 	vldr	s10, [r6]
 8003360:	ee66 4ac7 	vnmul.f32	s9, s13, s14
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003364:	ed50 7a03 	vldr	s15, [r0, #-12]
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003368:	ee26 4ac5 	vnmul.f32	s8, s13, s10
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800336c:	ed50 6a04 	vldr	s13, [r0, #-16]
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003370:	ed10 7a02 	vldr	s14, [r0, #-8]
	while(blkCnt--)
 8003374:	3010      	adds	r0, #16
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003376:	eeb0 5a64 	vmov.f32	s10, s9
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800337a:	ed50 3a05 	vldr	s7, [r0, #-20]	; 0xffffffec
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 800337e:	eea2 4a86 	vfma.f32	s8, s5, s12
	while(blkCnt--)
 8003382:	3b01      	subs	r3, #1
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003384:	eea2 5a83 	vfma.f32	s10, s5, s6
	while(blkCnt--)
 8003388:	f1b3 3fff 	cmp.w	r3, #4294967295
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800338c:	eea6 5aa5 	vfma.f32	s10, s13, s11
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003390:	eea5 4a25 	vfma.f32	s8, s10, s11
		*buf++ = y0;
 8003394:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003398:	edd2 5a00 	vldr	s11, [r2]
 800339c:	edd1 6a00 	vldr	s13, [r1]
 80033a0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80033a4:	edd4 4a00 	vldr	s9, [r4]
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80033a8:	ee25 7a87 	vmul.f32	s14, s11, s14
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80033ac:	ee65 3aa3 	vmul.f32	s7, s11, s7
 80033b0:	eee6 7ac3 	vfms.f32	s15, s13, s6
 80033b4:	eea6 7ac5 	vfms.f32	s14, s13, s10
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80033b8:	eef1 2a64 	vneg.f32	s5, s9
 80033bc:	eee4 7ac5 	vfms.f32	s15, s9, s10
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80033c0:	eeb0 5a63 	vmov.f32	s10, s7
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80033c4:	eea4 7ae7 	vfms.f32	s14, s9, s15
 80033c8:	eea6 5ae7 	vfms.f32	s10, s13, s15
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80033cc:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80033d0:	eee4 7ac4 	vfms.f32	s15, s9, s8
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80033d4:	eea4 5ac7 	vfms.f32	s10, s9, s14
 80033d8:	eeb0 3a45 	vmov.f32	s6, s10
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80033dc:	ee25 5a87 	vmul.f32	s10, s11, s14
 80033e0:	eea6 5ac4 	vfms.f32	s10, s13, s8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80033e4:	eeb0 4a67 	vmov.f32	s8, s15
 80033e8:	eed6 7a86 	vfnms.f32	s15, s13, s12
 80033ec:	eea6 4ac6 	vfms.f32	s8, s13, s12
		y2a = y1a;
		y1a = y0;
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80033f0:	ee25 6a83 	vmul.f32	s12, s11, s6
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80033f4:	eea4 5aa7 	vfma.f32	s10, s9, s15
 80033f8:	eea6 6ac4 	vfms.f32	s12, s13, s8
		*buf++ = y0;
 80033fc:	ed00 4a07 	vstr	s8, [r0, #-28]	; 0xffffffe4
		*buf++ = y0;
 8003400:	ed00 5a06 	vstr	s10, [r0, #-24]	; 0xffffffe8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003404:	eea4 6ac5 	vfms.f32	s12, s9, s10
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;
 8003408:	ed00 6a05 	vstr	s12, [r0, #-20]	; 0xffffffec
	while(blkCnt--)
 800340c:	d1a8      	bne.n	8003360 <SDR_CWPeak+0x3c>
 800340e:	ed87 3a00 	vstr	s6, [r7]
 8003412:	ed86 5a00 	vstr	s10, [r6]
 8003416:	ed85 6a00 	vstr	s12, [r5]
 800341a:	ed8c 7a00 	vstr	s14, [ip]
	}
}
 800341e:	bcf0      	pop	{r4, r5, r6, r7}
 8003420:	4770      	bx	lr
 8003422:	4770      	bx	lr
 8003424:	240073f8 	.word	0x240073f8
 8003428:	24007c0c 	.word	0x24007c0c
 800342c:	240073f4 	.word	0x240073f4
 8003430:	240006f4 	.word	0x240006f4
 8003434:	240006f8 	.word	0x240006f8
 8003438:	24000700 	.word	0x24000700
 800343c:	240006fc 	.word	0x240006fc

08003440 <SDR_demodAM_AGC>:

#ifdef RECEIVE_AM

// AM demodulation with AGC
void SDR_demodAM_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8003440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod

		if(pk < audiotmp)
		{
			pk = audiotmp;
			hangcnt = Hcount[AM];
 8003444:	4b3c      	ldr	r3, [pc, #240]	; (8003538 <SDR_demodAM_AGC+0xf8>)
{
 8003446:	b082      	sub	sp, #8
 8003448:	f8df 810c 	ldr.w	r8, [pc, #268]	; 8003558 <SDR_demodAM_AGC+0x118>
 800344c:	f500 5c80 	add.w	ip, r0, #4096	; 0x1000
			hangcnt = Hcount[AM];
 8003450:	881c      	ldrh	r4, [r3, #0]
 8003452:	ed98 7a00 	vldr	s14, [r8]

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8003456:	eddf 4a39 	vldr	s9, [pc, #228]	; 800353c <SDR_demodAM_AGC+0xfc>

		if(hangcnt == 0)
			pk  *= Decay[AM];

		// DC removal filter -----------------------
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 800345a:	ed9f 5a39 	vldr	s10, [pc, #228]	; 8003540 <SDR_demodAM_AGC+0x100>
 800345e:	4f39      	ldr	r7, [pc, #228]	; (8003544 <SDR_demodAM_AGC+0x104>)
 8003460:	4a39      	ldr	r2, [pc, #228]	; (8003548 <SDR_demodAM_AGC+0x108>)
 8003462:	4d3a      	ldr	r5, [pc, #232]	; (800354c <SDR_demodAM_AGC+0x10c>)
 8003464:	4e3a      	ldr	r6, [pc, #232]	; (8003550 <SDR_demodAM_AGC+0x110>)
			pk  *= Decay[AM];
 8003466:	f8df e0f4 	ldr.w	lr, [pc, #244]	; 800355c <SDR_demodAM_AGC+0x11c>
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 800346a:	edd0 7a01 	vldr	s15, [r0, #4]
			hangcnt = Hcount[AM];
 800346e:	4623      	mov	r3, r4
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8003470:	edd0 6a00 	vldr	s13, [r0]
 8003474:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003478:	eee6 7aa6 	vfma.f32	s15, s13, s13
 800347c:	edcd 7a01 	vstr	s15, [sp, #4]
		arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod
 8003480:	eddd 7a01 	vldr	s15, [sp, #4]
    if (in >= 0.0f)
 8003484:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      *pOut = sqrtf(in);
 800348c:	bfa8      	it	ge
 800348e:	eef1 5ae7 	vsqrtge.f32	s11, s15
		if(pk < audiotmp)
 8003492:	edd2 7a00 	vldr	s15, [r2]
      *pOut = 0.0f;
 8003496:	bfb8      	it	lt
 8003498:	eef0 5a64 	vmovlt.f32	s11, s9
 800349c:	eef4 7ae5 	vcmpe.f32	s15, s11
 80034a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034a4:	d52c      	bpl.n	8003500 <SDR_demodAM_AGC+0xc0>
			hangcnt = Hcount[AM];
 80034a6:	eef0 7a65 	vmov.f32	s15, s11
			pk = audiotmp;
 80034aa:	edc2 5a00 	vstr	s11, [r2]
			hangcnt = Hcount[AM];
 80034ae:	602c      	str	r4, [r5, #0]
		audiotmp /= max(pk, AgcThreshold);
 80034b0:	ed96 6a00 	vldr	s12, [r6]
 80034b4:	fe87 6a86 	vmaxnm.f32	s12, s15, s12
 80034b8:	eec5 6a86 	vdiv.f32	s13, s11, s12
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80034bc:	eef0 5a66 	vmov.f32	s11, s13
		audiotmp /= max(pk, AgcThreshold);
 80034c0:	edc7 6a00 	vstr	s13, [r7]
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80034c4:	eee7 5a05 	vfma.f32	s11, s14, s10
		if(hangcnt == 0)
 80034c8:	b9e3      	cbnz	r3, 8003504 <SDR_demodAM_AGC+0xc4>
			pk  *= Decay[AM];
 80034ca:	edde 6a00 	vldr	s13, [lr]
	for(k=j=0; k<BSIZE*2; k+=2)
 80034ce:	3008      	adds	r0, #8
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80034d0:	edcd 5a00 	vstr	s11, [sp]
			pk  *= Decay[AM];
 80034d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80034d8:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 80034dc:	4584      	cmp	ip, r0
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80034de:	ee77 7ac7 	vsub.f32	s15, s15, s14
		wold = w;
 80034e2:	ed9d 7a00 	vldr	s14, [sp]
			pk  *= Decay[AM];
 80034e6:	edc2 6a00 	vstr	s13, [r2]
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80034ea:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 80034ee:	d1bc      	bne.n	800346a <SDR_demodAM_AGC+0x2a>
		// -----------------------------------------
	}
	PeakAudioValue=pk;
 80034f0:	4b18      	ldr	r3, [pc, #96]	; (8003554 <SDR_demodAM_AGC+0x114>)
 80034f2:	6812      	ldr	r2, [r2, #0]
 80034f4:	ed88 7a00 	vstr	s14, [r8]
 80034f8:	601a      	str	r2, [r3, #0]
	if(hangcnt > 0)  hangcnt--;
}
 80034fa:	b002      	add	sp, #8
 80034fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(hangcnt == 0)
 8003500:	682b      	ldr	r3, [r5, #0]
 8003502:	e7d5      	b.n	80034b0 <SDR_demodAM_AGC+0x70>
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8003504:	edcd 5a00 	vstr	s11, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 8003508:	3008      	adds	r0, #8
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 800350a:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 800350e:	4584      	cmp	ip, r0
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8003510:	ee77 7ac7 	vsub.f32	s15, s15, s14
		wold = w;
 8003514:	ed9d 7a00 	vldr	s14, [sp]
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8003518:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 800351c:	d1a5      	bne.n	800346a <SDR_demodAM_AGC+0x2a>
	PeakAudioValue=pk;
 800351e:	490d      	ldr	r1, [pc, #52]	; (8003554 <SDR_demodAM_AGC+0x114>)
	if(hangcnt > 0)  hangcnt--;
 8003520:	2b00      	cmp	r3, #0
	PeakAudioValue=pk;
 8003522:	6812      	ldr	r2, [r2, #0]
 8003524:	ed88 7a00 	vstr	s14, [r8]
 8003528:	600a      	str	r2, [r1, #0]
	if(hangcnt > 0)  hangcnt--;
 800352a:	dd01      	ble.n	8003530 <SDR_demodAM_AGC+0xf0>
 800352c:	3b01      	subs	r3, #1
 800352e:	602b      	str	r3, [r5, #0]
}
 8003530:	b002      	add	sp, #8
 8003532:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003536:	bf00      	nop
 8003538:	24005238 	.word	0x24005238
 800353c:	00000000 	.word	0x00000000
 8003540:	3f75c28f 	.word	0x3f75c28f
 8003544:	24007c08 	.word	0x24007c08
 8003548:	2400a84c 	.word	0x2400a84c
 800354c:	2400a4e4 	.word	0x2400a4e4
 8003550:	240007c4 	.word	0x240007c4
 8003554:	2400626c 	.word	0x2400626c
 8003558:	240006f0 	.word	0x240006f0
 800355c:	2400100c 	.word	0x2400100c

08003560 <SDR_demodSSB_CW_AGC>:
#endif

//---------------------------------------------------------------------------
// SSB and CW demodulation with AGC
void SDR_demodSSB_CW_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8003560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		if(pk < sav)
		{
			pk = sav;
			if(CurrentMode == CW) hangcnt = Hcount[CW];
			else
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8003564:	4b38      	ldr	r3, [pc, #224]	; (8003648 <SDR_demodSSB_CW_AGC+0xe8>)
 8003566:	f241 0c04 	movw	ip, #4100	; 0x1004
		if(pk < sav)
 800356a:	4c38      	ldr	r4, [pc, #224]	; (800364c <SDR_demodSSB_CW_AGC+0xec>)
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 800356c:	f8b3 9004 	ldrh.w	r9, [r3, #4]
 8003570:	4484      	add	ip, r0
 8003572:	f8b3 8002 	ldrh.w	r8, [r3, #2]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 8003576:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 800357a:	1d03      	adds	r3, r0, #4
		if(pk < sav)
 800357c:	edd4 7a00 	vldr	s15, [r4]
 8003580:	4d33      	ldr	r5, [pc, #204]	; (8003650 <SDR_demodSSB_CW_AGC+0xf0>)
 8003582:	4f34      	ldr	r7, [pc, #208]	; (8003654 <SDR_demodSSB_CW_AGC+0xf4>)
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 8003584:	4e34      	ldr	r6, [pc, #208]	; (8003658 <SDR_demodSSB_CW_AGC+0xf8>)

		if(hangcnt == 0)
		{
			if(CurrentMode == CW) pk  *= Decay[CW];
			else
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8003586:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8003664 <SDR_demodSSB_CW_AGC+0x104>
 800358a:	e011      	b.n	80035b0 <SDR_demodSSB_CW_AGC+0x50>
			if(CurrentMode == CW) pk  *= Decay[CW];
 800358c:	7830      	ldrb	r0, [r6, #0]
 800358e:	2803      	cmp	r0, #3
 8003590:	d050      	beq.n	8003634 <SDR_demodSSB_CW_AGC+0xd4>
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8003592:	2801      	cmp	r0, #1
 8003594:	ed94 7a00 	vldr	s14, [r4]
 8003598:	bf0c      	ite	eq
 800359a:	edda 7a01 	vldreq	s15, [sl, #4]
 800359e:	edda 7a02 	vldrne	s15, [sl, #8]
 80035a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035a6:	edc4 7a00 	vstr	s15, [r4]
	for(k=j=0; k<BSIZE*2; k+=2)
 80035aa:	3308      	adds	r3, #8
 80035ac:	459c      	cmp	ip, r3
 80035ae:	d02b      	beq.n	8003608 <SDR_demodSSB_CW_AGC+0xa8>
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 80035b0:	ed93 7a00 	vldr	s14, [r3]
 80035b4:	ed53 6a01 	vldr	s13, [r3, #-4]
 80035b8:	ee27 7a07 	vmul.f32	s14, s14, s14
 80035bc:	eea6 7aa6 	vfma.f32	s14, s13, s13
      *pOut = sqrtf(in);
 80035c0:	eeb1 6ac7 	vsqrt.f32	s12, s14
		if(pk < sav)
 80035c4:	eef4 7ac6 	vcmpe.f32	s15, s12
 80035c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035cc:	d528      	bpl.n	8003620 <SDR_demodSSB_CW_AGC+0xc0>
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80035ce:	7830      	ldrb	r0, [r6, #0]
			pk = sav;
 80035d0:	ed84 6a00 	vstr	s12, [r4]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80035d4:	2803      	cmp	r0, #3
 80035d6:	d025      	beq.n	8003624 <SDR_demodSSB_CW_AGC+0xc4>
 80035d8:	eef0 7a46 	vmov.f32	s15, s12
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80035dc:	2801      	cmp	r0, #1
 80035de:	bf0c      	ite	eq
 80035e0:	4642      	moveq	r2, r8
 80035e2:	464a      	movne	r2, r9
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 80035e4:	ed53 6a01 	vldr	s13, [r3, #-4]
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80035e8:	602a      	str	r2, [r5, #0]
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 80035ea:	ed97 7a00 	vldr	s14, [r7]
 80035ee:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 80035f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035f6:	eca1 7a01 	vstmia	r1!, {s14}
		if(hangcnt == 0)
 80035fa:	2a00      	cmp	r2, #0
 80035fc:	d0c6      	beq.n	800358c <SDR_demodSSB_CW_AGC+0x2c>
	for(k=j=0; k<BSIZE*2; k+=2)
 80035fe:	3308      	adds	r3, #8
			if(CurrentMode == CW) pk  *= Decay[CW];
 8003600:	edd4 7a00 	vldr	s15, [r4]
	for(k=j=0; k<BSIZE*2; k+=2)
 8003604:	459c      	cmp	ip, r3
 8003606:	d1d3      	bne.n	80035b0 <SDR_demodSSB_CW_AGC+0x50>
 8003608:	4914      	ldr	r1, [pc, #80]	; (800365c <SDR_demodSSB_CW_AGC+0xfc>)
		}
	}
	PeakAudioValue=pk;
	if(hangcnt > 0)  hangcnt--;
 800360a:	2a00      	cmp	r2, #0
	PeakAudioValue=pk;
 800360c:	4b14      	ldr	r3, [pc, #80]	; (8003660 <SDR_demodSSB_CW_AGC+0x100>)
 800360e:	ed81 6a00 	vstr	s12, [r1]
 8003612:	edc3 7a00 	vstr	s15, [r3]
	if(hangcnt > 0)  hangcnt--;
 8003616:	dd01      	ble.n	800361c <SDR_demodSSB_CW_AGC+0xbc>
 8003618:	3a01      	subs	r2, #1
 800361a:	602a      	str	r2, [r5, #0]
}
 800361c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if(hangcnt == 0)
 8003620:	682a      	ldr	r2, [r5, #0]
 8003622:	e7e2      	b.n	80035ea <SDR_demodSSB_CW_AGC+0x8a>
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 8003624:	ed53 6a01 	vldr	s13, [r3, #-4]
 8003628:	eef0 7a46 	vmov.f32	s15, s12
 800362c:	4672      	mov	r2, lr
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 800362e:	f8c5 e000 	str.w	lr, [r5]
 8003632:	e7da      	b.n	80035ea <SDR_demodSSB_CW_AGC+0x8a>
			if(CurrentMode == CW) pk  *= Decay[CW];
 8003634:	ed94 7a00 	vldr	s14, [r4]
 8003638:	edda 7a03 	vldr	s15, [sl, #12]
 800363c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003640:	edc4 7a00 	vstr	s15, [r4]
 8003644:	e7b1      	b.n	80035aa <SDR_demodSSB_CW_AGC+0x4a>
 8003646:	bf00      	nop
 8003648:	24005238 	.word	0x24005238
 800364c:	2400a84c 	.word	0x2400a84c
 8003650:	2400a4e4 	.word	0x2400a4e4
 8003654:	240007c4 	.word	0x240007c4
 8003658:	24001006 	.word	0x24001006
 800365c:	240006e8 	.word	0x240006e8
 8003660:	2400626c 	.word	0x2400626c
 8003664:	2400100c 	.word	0x2400100c

08003668 <pack_call>:
	return m;
}

static long
unsigned int pack_call(char const *callsign)
{
 8003668:	b510      	push	{r4, lr}
	unsigned int i;
	long unsigned int n;
	char call6[6];
	memset(call6,' ',sizeof(call6));
 800366a:	f04f 3320 	mov.w	r3, #538976288	; 0x20202020
{
 800366e:	b082      	sub	sp, #8
 8003670:	4604      	mov	r4, r0
	memset(call6,' ',sizeof(call6));
 8003672:	9300      	str	r3, [sp, #0]
 8003674:	f8ad 3004 	strh.w	r3, [sp, #4]
	// callsign is 6 characters in length. Exactly.
	size_t call_len = strlen(callsign);
 8003678:	f7fc fee2 	bl	8000440 <strlen>
	if( call_len > 6 ) {
 800367c:	2806      	cmp	r0, #6
 800367e:	f200 808e 	bhi.w	800379e <pack_call+0x136>
		return 0;
	}
	if( isdigit((int) callsign[2]) ) {
 8003682:	78a2      	ldrb	r2, [r4, #2]
 8003684:	4b58      	ldr	r3, [pc, #352]	; (80037e8 <pack_call+0x180>)
 8003686:	5c9a      	ldrb	r2, [r3, r2]
 8003688:	0752      	lsls	r2, r2, #29
 800368a:	d57b      	bpl.n	8003784 <pack_call+0x11c>
		for (i=0; i<call_len; i++) {
 800368c:	b120      	cbz	r0, 8003698 <pack_call+0x30>
			call6[i]=callsign[i];
 800368e:	4602      	mov	r2, r0
 8003690:	4621      	mov	r1, r4
 8003692:	4668      	mov	r0, sp
 8003694:	f00e fa57 	bl	8011b46 <memcpy>
		for (i=1; i<call_len+1; i++) {
			call6[i]=callsign[i-1];
		}
	}
	for (i=0; i<6; i++) {
		call6[i]=get_callsign_character_code(call6[i]);
 8003698:	f89d 3000 	ldrb.w	r3, [sp]
	if( ch >=48 && ch <=57 ) { //0-9
 800369c:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80036a0:	fa5f fe8e 	uxtb.w	lr, lr
 80036a4:	f1be 0f09 	cmp.w	lr, #9
 80036a8:	d908      	bls.n	80036bc <pack_call+0x54>
	if( ch == 32 ) {  //space
 80036aa:	2b20      	cmp	r3, #32
 80036ac:	f000 8095 	beq.w	80037da <pack_call+0x172>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80036b0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80036b4:	2a19      	cmp	r2, #25
 80036b6:	d975      	bls.n	80037a4 <pack_call+0x13c>
	return -1;
 80036b8:	f04f 0eff 	mov.w	lr, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80036bc:	f89d 3001 	ldrb.w	r3, [sp, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 80036c0:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
 80036c4:	b2e4      	uxtb	r4, r4
 80036c6:	2c09      	cmp	r4, #9
 80036c8:	d907      	bls.n	80036da <pack_call+0x72>
	if( ch == 32 ) {  //space
 80036ca:	2b20      	cmp	r3, #32
 80036cc:	f000 8083 	beq.w	80037d6 <pack_call+0x16e>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80036d0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80036d4:	2a19      	cmp	r2, #25
 80036d6:	d977      	bls.n	80037c8 <pack_call+0x160>
	return -1;
 80036d8:	24ff      	movs	r4, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80036da:	f89d 3002 	ldrb.w	r3, [sp, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 80036de:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80036e2:	b2c9      	uxtb	r1, r1
 80036e4:	2909      	cmp	r1, #9
 80036e6:	d906      	bls.n	80036f6 <pack_call+0x8e>
	if( ch == 32 ) {  //space
 80036e8:	2b20      	cmp	r3, #32
 80036ea:	d072      	beq.n	80037d2 <pack_call+0x16a>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80036ec:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80036f0:	2a19      	cmp	r2, #25
 80036f2:	d966      	bls.n	80037c2 <pack_call+0x15a>
	return -1;
 80036f4:	21ff      	movs	r1, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80036f6:	f89d 3003 	ldrb.w	r3, [sp, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 80036fa:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80036fe:	b2d2      	uxtb	r2, r2
 8003700:	2a09      	cmp	r2, #9
 8003702:	d906      	bls.n	8003712 <pack_call+0xaa>
	if( ch == 32 ) {  //space
 8003704:	2b20      	cmp	r3, #32
 8003706:	d062      	beq.n	80037ce <pack_call+0x166>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8003708:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800370c:	2a19      	cmp	r2, #25
 800370e:	d955      	bls.n	80037bc <pack_call+0x154>
	return -1;
 8003710:	22ff      	movs	r2, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8003712:	f89d 0004 	ldrb.w	r0, [sp, #4]
	if( ch >=48 && ch <=57 ) { //0-9
 8003716:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800371a:	b2db      	uxtb	r3, r3
 800371c:	2b09      	cmp	r3, #9
 800371e:	d906      	bls.n	800372e <pack_call+0xc6>
	if( ch == 32 ) {  //space
 8003720:	2820      	cmp	r0, #32
 8003722:	d05d      	beq.n	80037e0 <pack_call+0x178>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8003724:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8003728:	2b19      	cmp	r3, #25
 800372a:	d93f      	bls.n	80037ac <pack_call+0x144>
	return -1;
 800372c:	23ff      	movs	r3, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 800372e:	f89d c005 	ldrb.w	ip, [sp, #5]
	if( ch >=48 && ch <=57 ) { //0-9
 8003732:	f1ac 0030 	sub.w	r0, ip, #48	; 0x30
 8003736:	b2c0      	uxtb	r0, r0
 8003738:	2809      	cmp	r0, #9
 800373a:	d907      	bls.n	800374c <pack_call+0xe4>
	if( ch == 32 ) {  //space
 800373c:	f1bc 0f20 	cmp.w	ip, #32
 8003740:	d050      	beq.n	80037e4 <pack_call+0x17c>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8003742:	f1ac 0041 	sub.w	r0, ip, #65	; 0x41
 8003746:	2819      	cmp	r0, #25
 8003748:	d933      	bls.n	80037b2 <pack_call+0x14a>
	return -1;
 800374a:	20ff      	movs	r0, #255	; 0xff
	}
	n = call6[0];
	n = n*36+call6[1];
 800374c:	f04f 0c24 	mov.w	ip, #36	; 0x24
 8003750:	fb1c 4c0e 	smlabb	ip, ip, lr, r4
	n = n*10+call6[2];
 8003754:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8003758:	eb01 014c 	add.w	r1, r1, ip, lsl #1
	n = n*27+call6[3]-10;
 800375c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8003760:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8003764:	390a      	subs	r1, #10
 8003766:	440a      	add	r2, r1
	n = n*27+call6[4]-10;
 8003768:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800376c:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8003770:	3a0a      	subs	r2, #10
 8003772:	4413      	add	r3, r2
	n = n*27+call6[5]-10;
 8003774:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003778:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800377c:	3b0a      	subs	r3, #10
 800377e:	4418      	add	r0, r3
	return n;
}
 8003780:	b002      	add	sp, #8
 8003782:	bd10      	pop	{r4, pc}
	} else if( isdigit((int) callsign[1]) ) {
 8003784:	7862      	ldrb	r2, [r4, #1]
 8003786:	5c9b      	ldrb	r3, [r3, r2]
 8003788:	075b      	lsls	r3, r3, #29
 800378a:	d585      	bpl.n	8003698 <pack_call+0x30>
		for (i=1; i<call_len+1; i++) {
 800378c:	2800      	cmp	r0, #0
 800378e:	d083      	beq.n	8003698 <pack_call+0x30>
			call6[i]=callsign[i-1];
 8003790:	4602      	mov	r2, r0
 8003792:	4621      	mov	r1, r4
 8003794:	f10d 0001 	add.w	r0, sp, #1
 8003798:	f00e f9d5 	bl	8011b46 <memcpy>
 800379c:	e77c      	b.n	8003698 <pack_call+0x30>
		return 0;
 800379e:	2000      	movs	r0, #0
}
 80037a0:	b002      	add	sp, #8
 80037a2:	bd10      	pop	{r4, pc}
		return ch-55;
 80037a4:	3b37      	subs	r3, #55	; 0x37
 80037a6:	fa5f fe83 	uxtb.w	lr, r3
 80037aa:	e787      	b.n	80036bc <pack_call+0x54>
 80037ac:	3837      	subs	r0, #55	; 0x37
 80037ae:	b2c3      	uxtb	r3, r0
 80037b0:	e7bd      	b.n	800372e <pack_call+0xc6>
 80037b2:	f1ac 0c37 	sub.w	ip, ip, #55	; 0x37
 80037b6:	fa5f f08c 	uxtb.w	r0, ip
 80037ba:	e7c7      	b.n	800374c <pack_call+0xe4>
 80037bc:	3b37      	subs	r3, #55	; 0x37
 80037be:	b2da      	uxtb	r2, r3
 80037c0:	e7a7      	b.n	8003712 <pack_call+0xaa>
 80037c2:	3b37      	subs	r3, #55	; 0x37
 80037c4:	b2d9      	uxtb	r1, r3
 80037c6:	e796      	b.n	80036f6 <pack_call+0x8e>
 80037c8:	3b37      	subs	r3, #55	; 0x37
 80037ca:	b2dc      	uxtb	r4, r3
 80037cc:	e785      	b.n	80036da <pack_call+0x72>
		return 36;
 80037ce:	2224      	movs	r2, #36	; 0x24
 80037d0:	e79f      	b.n	8003712 <pack_call+0xaa>
 80037d2:	2124      	movs	r1, #36	; 0x24
 80037d4:	e78f      	b.n	80036f6 <pack_call+0x8e>
 80037d6:	2424      	movs	r4, #36	; 0x24
 80037d8:	e77f      	b.n	80036da <pack_call+0x72>
 80037da:	f04f 0e24 	mov.w	lr, #36	; 0x24
 80037de:	e76d      	b.n	80036bc <pack_call+0x54>
 80037e0:	2324      	movs	r3, #36	; 0x24
 80037e2:	e7a4      	b.n	800372e <pack_call+0xc6>
 80037e4:	2024      	movs	r0, #36	; 0x24
 80037e6:	e7b1      	b.n	800374c <pack_call+0xe4>
 80037e8:	0801e09c 	.word	0x0801e09c

080037ec <get_wspr_channel_symbols>:
	memcpy(sym, tmp, sizeof(tmp));
}

int
get_wspr_channel_symbols(char* rawmessage, uint8_t* symbols)
{
 80037ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	};
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
	char *callsign, *grid, *powstr;
	char grid4[5], message[23];

	memset(message,0,sizeof(char)*23);
 80037f0:	2300      	movs	r3, #0
{
 80037f2:	b0ed      	sub	sp, #436	; 0x1b4
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 80037f4:	4fb0      	ldr	r7, [pc, #704]	; (8003ab8 <get_wspr_channel_symbols+0x2cc>)
{
 80037f6:	4605      	mov	r5, r0
	memset(message,0,sizeof(char)*23);
 80037f8:	930b      	str	r3, [sp, #44]	; 0x2c
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 80037fa:	ae0d      	add	r6, sp, #52	; 0x34
	i=0;
	while ( rawmessage[i] != 0 && i<23 ) {
 80037fc:	7804      	ldrb	r4, [r0, #0]
{
 80037fe:	9103      	str	r1, [sp, #12]
	memset(message,0,sizeof(char)*23);
 8003800:	f8cd 302f 	str.w	r3, [sp, #47]	; 0x2f
 8003804:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003808:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 800380c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800380e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003810:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8003812:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003814:	e897 0003 	ldmia.w	r7, {r0, r1}
 8003818:	e886 0003 	stmia.w	r6, {r0, r1}
	while ( rawmessage[i] != 0 && i<23 ) {
 800381c:	b154      	cbz	r4, 8003834 <get_wspr_channel_symbols+0x48>
 800381e:	aa07      	add	r2, sp, #28
 8003820:	1c6b      	adds	r3, r5, #1
 8003822:	e000      	b.n	8003826 <get_wspr_channel_symbols+0x3a>
 8003824:	b134      	cbz	r4, 8003834 <get_wspr_channel_symbols+0x48>
		message[i]=rawmessage[i];
 8003826:	f802 4b01 	strb.w	r4, [r2], #1
	while ( rawmessage[i] != 0 && i<23 ) {
 800382a:	f813 4b01 	ldrb.w	r4, [r3], #1
 800382e:	1b59      	subs	r1, r3, r5
 8003830:	2918      	cmp	r1, #24
 8003832:	d1f7      	bne.n	8003824 <get_wspr_channel_symbols+0x38>
		i++;
	}

	size_t i1=strcspn(message," ");
 8003834:	49a1      	ldr	r1, [pc, #644]	; (8003abc <get_wspr_channel_symbols+0x2d0>)
 8003836:	a807      	add	r0, sp, #28
 8003838:	f00e f899 	bl	801196e <strcspn>
	size_t i2=strcspn(message,"/");
 800383c:	49a0      	ldr	r1, [pc, #640]	; (8003ac0 <get_wspr_channel_symbols+0x2d4>)
	size_t i1=strcspn(message," ");
 800383e:	4604      	mov	r4, r0
	size_t i2=strcspn(message,"/");
 8003840:	a807      	add	r0, sp, #28
 8003842:	f00e f894 	bl	801196e <strcspn>
	size_t i3=strcspn(message,"<");
 8003846:	499f      	ldr	r1, [pc, #636]	; (8003ac4 <get_wspr_channel_symbols+0x2d8>)
	size_t i2=strcspn(message,"/");
 8003848:	4606      	mov	r6, r0
	size_t i3=strcspn(message,"<");
 800384a:	a807      	add	r0, sp, #28
 800384c:	f00e f88f 	bl	801196e <strcspn>
	size_t mlen=strlen(message);

	// Use the presence and/or absence of "<" and "/" to decide what
	// type of message. No sanity checks! Beware!

	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 8003850:	3c04      	subs	r4, #4
	size_t i4=strcspn(message,">");
 8003852:	499d      	ldr	r1, [pc, #628]	; (8003ac8 <get_wspr_channel_symbols+0x2dc>)
	size_t i3=strcspn(message,"<");
 8003854:	4605      	mov	r5, r0
	size_t i4=strcspn(message,">");
 8003856:	a807      	add	r0, sp, #28
 8003858:	f00e f889 	bl	801196e <strcspn>
 800385c:	4607      	mov	r7, r0
	size_t mlen=strlen(message);
 800385e:	a807      	add	r0, sp, #28
 8003860:	f7fc fdee 	bl	8000440 <strlen>
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 8003864:	2c02      	cmp	r4, #2
	size_t mlen=strlen(message);
 8003866:	4603      	mov	r3, r0
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 8003868:	d804      	bhi.n	8003874 <get_wspr_channel_symbols+0x88>
 800386a:	4286      	cmp	r6, r0
 800386c:	d102      	bne.n	8003874 <get_wspr_channel_symbols+0x88>
 800386e:	4285      	cmp	r5, r0
 8003870:	f000 8132 	beq.w	8003ad8 <get_wspr_channel_symbols+0x2ec>
		for (i=0; i<4; i++) {
			grid4[i]=get_locator_character_code(*(grid+i));
		}
		m = pack_grid4_power(grid4,power);

	} else if ( i3 == 0 && i4 < mlen ) {
 8003874:	b90d      	cbnz	r5, 800387a <get_wspr_channel_symbols+0x8e>
 8003876:	429f      	cmp	r7, r3
 8003878:	d37e      	bcc.n	8003978 <get_wspr_channel_symbols+0x18c>
		for(i=0; i<j-1; i++) {
			grid6[i]=grid[i+1];
		}
		grid6[5]=grid[0];
		n = pack_call(grid6);
	} else if ( i2 < mlen ) {  // just looks for a right slash
 800387a:	429e      	cmp	r6, r3
 800387c:	d303      	bcc.n	8003886 <get_wspr_channel_symbols+0x9a>
		pack_prefix(callsign, &n1, &ng, &nadd);
		ntype=power + 1 + nadd;
		m=128*ng+ntype+64;
		n=n1;
	} else {
		return 0;
 800387e:	2000      	movs	r0, #0

	for (i=0; i < 162; i++) {
		symbols[i] = 2 * channelbits[i] + pr3[i];
	}
	return 1;
}
 8003880:	b06d      	add	sp, #436	; 0x1b4
 8003882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		callsign = strtok (message," ");
 8003886:	498d      	ldr	r1, [pc, #564]	; (8003abc <get_wspr_channel_symbols+0x2d0>)
 8003888:	a807      	add	r0, sp, #28
 800388a:	f00e f881 	bl	8011990 <strtok>
 800388e:	4605      	mov	r5, r0
		if( i2==0 || i2>strlen(callsign) ) return 0; //guards against pathological case
 8003890:	2e00      	cmp	r6, #0
 8003892:	d0f4      	beq.n	800387e <get_wspr_channel_symbols+0x92>
 8003894:	f7fc fdd4 	bl	8000440 <strlen>
 8003898:	42b0      	cmp	r0, r6
 800389a:	d3f0      	bcc.n	800387e <get_wspr_channel_symbols+0x92>
		powstr = strtok (NULL," ");
 800389c:	4987      	ldr	r1, [pc, #540]	; (8003abc <get_wspr_channel_symbols+0x2d0>)
 800389e:	2000      	movs	r0, #0
 80038a0:	f00e f876 	bl	8011990 <strtok>
		int power = atoi (powstr);
 80038a4:	f00d f9fe 	bl	8010ca4 <atoi>
		if( power < 0 ) power=0;
 80038a8:	283c      	cmp	r0, #60	; 0x3c
		power=power+nu[power%10];
 80038aa:	4b88      	ldr	r3, [pc, #544]	; (8003acc <get_wspr_channel_symbols+0x2e0>)
 80038ac:	bfa8      	it	ge
 80038ae:	203c      	movge	r0, #60	; 0x3c
	size_t i1 = strcspn(callsign,"/");
 80038b0:	4983      	ldr	r1, [pc, #524]	; (8003ac0 <get_wspr_channel_symbols+0x2d4>)
 80038b2:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
		power=power+nu[power%10];
 80038b6:	fba3 2300 	umull	r2, r3, r3, r0
 80038ba:	aa0d      	add	r2, sp, #52	; 0x34
 80038bc:	08db      	lsrs	r3, r3, #3
 80038be:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80038c2:	eba0 0343 	sub.w	r3, r0, r3, lsl #1
 80038c6:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 80038ca:	4406      	add	r6, r0
	size_t i1 = strcspn(callsign,"/");
 80038cc:	4628      	mov	r0, r5
 80038ce:	f00e f84e 	bl	801196e <strcspn>
	if( callsign[i1+2] == 0 ) {
 80038d2:	f100 0802 	add.w	r8, r0, #2
	size_t i1 = strcspn(callsign,"/");
 80038d6:	4607      	mov	r7, r0
	if( callsign[i1+2] == 0 ) {
 80038d8:	f815 3008 	ldrb.w	r3, [r5, r8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	f000 842b 	beq.w	8004138 <get_wspr_channel_symbols+0x94c>
	} else if( callsign[i1+3]==0 ) {
 80038e2:	eb05 0900 	add.w	r9, r5, r0
 80038e6:	f899 3003 	ldrb.w	r3, [r9, #3]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	f040 8502 	bne.w	80042f4 <get_wspr_channel_symbols+0xb08>
		for (i=0; i<i1; i++) {
 80038f0:	ab40      	add	r3, sp, #256	; 0x100
 80038f2:	2800      	cmp	r0, #0
 80038f4:	f000 857d 	beq.w	80043f2 <get_wspr_channel_symbols+0xc06>
 80038f8:	461a      	mov	r2, r3
 80038fa:	9302      	str	r3, [sp, #8]
 80038fc:	1c6b      	adds	r3, r5, #1
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	f240 854d 	bls.w	80043a0 <get_wspr_channel_symbols+0xbb4>
 8003906:	1e43      	subs	r3, r0, #1
 8003908:	2b05      	cmp	r3, #5
 800390a:	f240 8549 	bls.w	80043a0 <get_wspr_channel_symbols+0xbb4>
			call6[i]=callsign[i];
 800390e:	682b      	ldr	r3, [r5, #0]
 8003910:	0782      	lsls	r2, r0, #30
 8003912:	9340      	str	r3, [sp, #256]	; 0x100
		for (i=0; i<i1; i++) {
 8003914:	f020 0303 	bic.w	r3, r0, #3
 8003918:	d017      	beq.n	800394a <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 800391a:	f503 72d8 	add.w	r2, r3, #432	; 0x1b0
 800391e:	5ce9      	ldrb	r1, [r5, r3]
 8003920:	446a      	add	r2, sp
 8003922:	f802 1cb0 	strb.w	r1, [r2, #-176]
		for (i=0; i<i1; i++) {
 8003926:	1c5a      	adds	r2, r3, #1
 8003928:	4290      	cmp	r0, r2
 800392a:	d90e      	bls.n	800394a <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 800392c:	5ca9      	ldrb	r1, [r5, r2]
		for (i=0; i<i1; i++) {
 800392e:	3302      	adds	r3, #2
			call6[i]=callsign[i];
 8003930:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
		for (i=0; i<i1; i++) {
 8003934:	4298      	cmp	r0, r3
			call6[i]=callsign[i];
 8003936:	446a      	add	r2, sp
 8003938:	f802 1cb0 	strb.w	r1, [r2, #-176]
		for (i=0; i<i1; i++) {
 800393c:	d905      	bls.n	800394a <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 800393e:	5cea      	ldrb	r2, [r5, r3]
 8003940:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8003944:	446b      	add	r3, sp
 8003946:	f803 2cb0 	strb.w	r2, [r3, #-176]
		*n=pack_call(call6);
 800394a:	9802      	ldr	r0, [sp, #8]
 800394c:	f7ff fe8c 	bl	8003668 <pack_call>
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 8003950:	f899 3001 	ldrb.w	r3, [r9, #1]
 8003954:	f815 2008 	ldrb.w	r2, [r5, r8]
		*n=pack_call(call6);
 8003958:	4604      	mov	r4, r0
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 800395a:	3b30      	subs	r3, #48	; 0x30
 800395c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003960:	eb02 0243 	add.w	r2, r2, r3, lsl #1
		*m=60000 + 26 + *m;
 8003964:	f64e 234a 	movw	r3, #59978	; 0xea4a
 8003968:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 800396a:	01db      	lsls	r3, r3, #7
		*nadd=1;
 800396c:	2001      	movs	r0, #1
		m=128*ng+ntype+64;
 800396e:	f106 0541 	add.w	r5, r6, #65	; 0x41
 8003972:	4405      	add	r5, r0
 8003974:	441d      	add	r5, r3
		n=n1;
 8003976:	e110      	b.n	8003b9a <get_wspr_channel_symbols+0x3ae>
		callsign=strtok(message,"<> ");
 8003978:	4955      	ldr	r1, [pc, #340]	; (8003ad0 <get_wspr_channel_symbols+0x2e4>)
 800397a:	a807      	add	r0, sp, #28
 800397c:	f00e f808 	bl	8011990 <strtok>
		grid=strtok(NULL," ");
 8003980:	494e      	ldr	r1, [pc, #312]	; (8003abc <get_wspr_channel_symbols+0x2d0>)
		callsign=strtok(message,"<> ");
 8003982:	4607      	mov	r7, r0
		grid=strtok(NULL," ");
 8003984:	2000      	movs	r0, #0
 8003986:	f00e f803 	bl	8011990 <strtok>
		powstr=strtok(NULL," ");
 800398a:	494c      	ldr	r1, [pc, #304]	; (8003abc <get_wspr_channel_symbols+0x2d0>)
		grid=strtok(NULL," ");
 800398c:	4604      	mov	r4, r0
		powstr=strtok(NULL," ");
 800398e:	2000      	movs	r0, #0
 8003990:	f00d fffe 	bl	8011990 <strtok>
		int power = atoi(powstr);
 8003994:	f00d f986 	bl	8010ca4 <atoi>
		if( power < 0 ) power=0;
 8003998:	283c      	cmp	r0, #60	; 0x3c
		power=power+nu[power%10];
 800399a:	4b4c      	ldr	r3, [pc, #304]	; (8003acc <get_wspr_channel_symbols+0x2e0>)
 800399c:	bfa8      	it	ge
 800399e:	203c      	movge	r0, #60	; 0x3c
 80039a0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80039a4:	fba3 2300 	umull	r2, r3, r3, r0
 80039a8:	aa0d      	add	r2, sp, #52	; 0x34
 80039aa:	08db      	lsrs	r3, r3, #3
 80039ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80039b0:	eba0 0343 	sub.w	r3, r0, r3, lsl #1
 80039b4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80039b8:	4405      	add	r5, r0
		ihash=nhash(callsign,strlen(callsign),(uint32_t)146);
 80039ba:	4638      	mov	r0, r7
 80039bc:	f7fc fd40 	bl	8000440 <strlen>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 80039c0:	4b44      	ldr	r3, [pc, #272]	; (8003ad4 <get_wspr_channel_symbols+0x2e8>)
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 80039c2:	07ba      	lsls	r2, r7, #30
		ntype=-(power+1);
 80039c4:	ea6f 0505 	mvn.w	r5, r5
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 80039c8:	4403      	add	r3, r0
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 80039ca:	f000 8282 	beq.w	8003ed2 <get_wspr_channel_symbols+0x6e6>
	} else if (HASH_LITTLE_ENDIAN && ((u.i & 0x1) == 0)) {
 80039ce:	07fe      	lsls	r6, r7, #31
 80039d0:	f140 8350 	bpl.w	8004074 <get_wspr_channel_symbols+0x888>
		while (length > 12)
 80039d4:	280c      	cmp	r0, #12
 80039d6:	f240 853a 	bls.w	800444e <get_wspr_channel_symbols+0xc62>
 80039da:	f107 060c 	add.w	r6, r7, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 80039de:	461a      	mov	r2, r3
 80039e0:	4619      	mov	r1, r3
 80039e2:	469c      	mov	ip, r3
			c += ((uint32_t)k[10])<<16;
 80039e4:	f816 ec02 	ldrb.w	lr, [r6, #-2]
			length -= 12;
 80039e8:	380c      	subs	r0, #12
			c += ((uint32_t)k[9])<<8;
 80039ea:	f816 3c03 	ldrb.w	r3, [r6, #-3]
			c += ((uint32_t)k[10])<<16;
 80039ee:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
			a += ((uint32_t)k[2])<<16;
 80039f2:	f816 7c0a 	ldrb.w	r7, [r6, #-10]
			c += ((uint32_t)k[11])<<24;
 80039f6:	f816 8c01 	ldrb.w	r8, [r6, #-1]
		while (length > 12)
 80039fa:	280c      	cmp	r0, #12
			c += ((uint32_t)k[11])<<24;
 80039fc:	eb0e 2e03 	add.w	lr, lr, r3, lsl #8
			c += k[8];
 8003a00:	f816 3c04 	ldrb.w	r3, [r6, #-4]
			a += ((uint32_t)k[2])<<16;
 8003a04:	ea4f 4707 	mov.w	r7, r7, lsl #16
			c += ((uint32_t)k[11])<<24;
 8003a08:	449e      	add	lr, r3
			a += ((uint32_t)k[1])<<8;
 8003a0a:	f816 3c0b 	ldrb.w	r3, [r6, #-11]
			c += ((uint32_t)k[11])<<24;
 8003a0e:	eb0e 6e08 	add.w	lr, lr, r8, lsl #24
			mix(a,b,c);
 8003a12:	eb07 2703 	add.w	r7, r7, r3, lsl #8
			b += ((uint32_t)k[6])<<16;
 8003a16:	f816 3c06 	ldrb.w	r3, [r6, #-6]
			c += ((uint32_t)k[11])<<24;
 8003a1a:	4472      	add	r2, lr
			a += k[0];
 8003a1c:	f816 ec0c 	ldrb.w	lr, [r6, #-12]
			b += ((uint32_t)k[6])<<16;
 8003a20:	ea4f 4303 	mov.w	r3, r3, lsl #16
			mix(a,b,c);
 8003a24:	4477      	add	r7, lr
			b += ((uint32_t)k[5])<<8;
 8003a26:	f816 ec07 	ldrb.w	lr, [r6, #-7]
			b += ((uint32_t)k[7])<<24;
 8003a2a:	eb03 230e 	add.w	r3, r3, lr, lsl #8
			a += ((uint32_t)k[3])<<24;
 8003a2e:	f816 ec09 	ldrb.w	lr, [r6, #-9]
			mix(a,b,c);
 8003a32:	eb07 670e 	add.w	r7, r7, lr, lsl #24
 8003a36:	eba7 0702 	sub.w	r7, r7, r2
 8003a3a:	4467      	add	r7, ip
			b += k[4];
 8003a3c:	f816 cc08 	ldrb.w	ip, [r6, #-8]
			b += ((uint32_t)k[7])<<24;
 8003a40:	4463      	add	r3, ip
 8003a42:	f816 cc05 	ldrb.w	ip, [r6, #-5]
			mix(a,b,c);
 8003a46:	ea87 7732 	eor.w	r7, r7, r2, ror #28
			b += ((uint32_t)k[7])<<24;
 8003a4a:	eb03 630c 	add.w	r3, r3, ip, lsl #24
 8003a4e:	440b      	add	r3, r1
			mix(a,b,c);
 8003a50:	441a      	add	r2, r3
 8003a52:	eba3 0307 	sub.w	r3, r3, r7
 8003a56:	ea83 63b7 	eor.w	r3, r3, r7, ror #26
 8003a5a:	eb07 0102 	add.w	r1, r7, r2
 8003a5e:	eba2 0203 	sub.w	r2, r2, r3
 8003a62:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 8003a66:	440b      	add	r3, r1
 8003a68:	eba1 0102 	sub.w	r1, r1, r2
 8003a6c:	ea81 4732 	eor.w	r7, r1, r2, ror #16
 8003a70:	441a      	add	r2, r3
 8003a72:	eba3 0307 	sub.w	r3, r3, r7
 8003a76:	eb07 0c02 	add.w	ip, r7, r2
 8003a7a:	ea83 3177 	eor.w	r1, r3, r7, ror #13
 8003a7e:	4637      	mov	r7, r6
		while (length > 12)
 8003a80:	f106 060c 	add.w	r6, r6, #12
			mix(a,b,c);
 8003a84:	eba2 0201 	sub.w	r2, r2, r1
 8003a88:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 8003a8c:	4461      	add	r1, ip
		while (length > 12)
 8003a8e:	d8a9      	bhi.n	80039e4 <get_wspr_channel_symbols+0x1f8>
 8003a90:	4663      	mov	r3, ip
		switch(length)                   /* all the case statements fall through */
 8003a92:	3801      	subs	r0, #1
 8003a94:	280b      	cmp	r0, #11
 8003a96:	f200 829c 	bhi.w	8003fd2 <get_wspr_channel_symbols+0x7e6>
 8003a9a:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003a9e:	027f      	.short	0x027f
 8003aa0:	0279027c 	.word	0x0279027c
 8003aa4:	02740276 	.word	0x02740276
 8003aa8:	026e0271 	.word	0x026e0271
 8003aac:	0269026b 	.word	0x0269026b
 8003ab0:	02630266 	.word	0x02630266
 8003ab4:	0260      	.short	0x0260
 8003ab6:	bf00      	nop
 8003ab8:	08014d88 	.word	0x08014d88
 8003abc:	0801de80 	.word	0x0801de80
 8003ac0:	0801dca8 	.word	0x0801dca8
 8003ac4:	0801dcac 	.word	0x0801dcac
 8003ac8:	0801dcb0 	.word	0x0801dcb0
 8003acc:	cccccccd 	.word	0xcccccccd
 8003ad0:	0801dcb4 	.word	0x0801dcb4
 8003ad4:	deadbf81 	.word	0xdeadbf81
		callsign = strtok(message," ");
 8003ad8:	49cb      	ldr	r1, [pc, #812]	; (8003e08 <get_wspr_channel_symbols+0x61c>)
 8003ada:	a807      	add	r0, sp, #28
 8003adc:	f00d ff58 	bl	8011990 <strtok>
		grid = strtok(NULL," ");
 8003ae0:	49c9      	ldr	r1, [pc, #804]	; (8003e08 <get_wspr_channel_symbols+0x61c>)
		callsign = strtok(message," ");
 8003ae2:	4604      	mov	r4, r0
		grid = strtok(NULL," ");
 8003ae4:	2000      	movs	r0, #0
 8003ae6:	f00d ff53 	bl	8011990 <strtok>
		powstr = strtok(NULL," ");
 8003aea:	49c7      	ldr	r1, [pc, #796]	; (8003e08 <get_wspr_channel_symbols+0x61c>)
		grid = strtok(NULL," ");
 8003aec:	4605      	mov	r5, r0
		powstr = strtok(NULL," ");
 8003aee:	2000      	movs	r0, #0
 8003af0:	f00d ff4e 	bl	8011990 <strtok>
		int power = atoi(powstr);
 8003af4:	f00d f8d6 	bl	8010ca4 <atoi>
 8003af8:	4607      	mov	r7, r0
		n = pack_call(callsign);
 8003afa:	4620      	mov	r0, r4
 8003afc:	f7ff fdb4 	bl	8003668 <pack_call>
			grid4[i]=get_locator_character_code(*(grid+i));
 8003b00:	782b      	ldrb	r3, [r5, #0]
		n = pack_call(callsign);
 8003b02:	4604      	mov	r4, r0
	if( ch >=48 && ch <=57 ) { //0-9
 8003b04:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003b08:	b2d2      	uxtb	r2, r2
 8003b0a:	2a09      	cmp	r2, #9
 8003b0c:	d907      	bls.n	8003b1e <get_wspr_channel_symbols+0x332>
	if( ch == 32 ) {  //space
 8003b0e:	2b20      	cmp	r3, #32
 8003b10:	f000 8439 	beq.w	8004386 <get_wspr_channel_symbols+0xb9a>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003b14:	3b41      	subs	r3, #65	; 0x41
 8003b16:	b2da      	uxtb	r2, r3
	return -1;
 8003b18:	2a12      	cmp	r2, #18
 8003b1a:	bf28      	it	cs
 8003b1c:	22ff      	movcs	r2, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8003b1e:	7869      	ldrb	r1, [r5, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 8003b20:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b09      	cmp	r3, #9
 8003b28:	d907      	bls.n	8003b3a <get_wspr_channel_symbols+0x34e>
	if( ch == 32 ) {  //space
 8003b2a:	2920      	cmp	r1, #32
 8003b2c:	f000 8428 	beq.w	8004380 <get_wspr_channel_symbols+0xb94>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003b30:	3941      	subs	r1, #65	; 0x41
 8003b32:	b2cb      	uxtb	r3, r1
	return -1;
 8003b34:	2b12      	cmp	r3, #18
 8003b36:	bf28      	it	cs
 8003b38:	23ff      	movcs	r3, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8003b3a:	78a9      	ldrb	r1, [r5, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 8003b3c:	f1a1 0630 	sub.w	r6, r1, #48	; 0x30
 8003b40:	b2f6      	uxtb	r6, r6
 8003b42:	2e09      	cmp	r6, #9
 8003b44:	d907      	bls.n	8003b56 <get_wspr_channel_symbols+0x36a>
	if( ch == 32 ) {  //space
 8003b46:	2920      	cmp	r1, #32
 8003b48:	f000 8417 	beq.w	800437a <get_wspr_channel_symbols+0xb8e>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003b4c:	3941      	subs	r1, #65	; 0x41
 8003b4e:	b2ce      	uxtb	r6, r1
	return -1;
 8003b50:	2e12      	cmp	r6, #18
 8003b52:	bf28      	it	cs
 8003b54:	26ff      	movcs	r6, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8003b56:	78e8      	ldrb	r0, [r5, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 8003b58:	f1a0 0130 	sub.w	r1, r0, #48	; 0x30
 8003b5c:	b2c9      	uxtb	r1, r1
 8003b5e:	2909      	cmp	r1, #9
 8003b60:	d907      	bls.n	8003b72 <get_wspr_channel_symbols+0x386>
	if( ch == 32 ) {  //space
 8003b62:	2820      	cmp	r0, #32
 8003b64:	f000 8406 	beq.w	8004374 <get_wspr_channel_symbols+0xb88>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003b68:	3841      	subs	r0, #65	; 0x41
 8003b6a:	b2c1      	uxtb	r1, r0
	return -1;
 8003b6c:	2912      	cmp	r1, #18
 8003b6e:	bf28      	it	cs
 8003b70:	21ff      	movcs	r1, #255	; 0xff
	m=(179-10*grid4[0]-grid4[2])*180+10*grid4[1]+grid4[3];
 8003b72:	f06f 0509 	mvn.w	r5, #9
 8003b76:	b21b      	sxth	r3, r3
	m=m*128+power+64;
 8003b78:	f107 0040 	add.w	r0, r7, #64	; 0x40
	m=(179-10*grid4[0]-grid4[2])*180+10*grid4[1]+grid4[3];
 8003b7c:	fb05 f202 	mul.w	r2, r5, r2
 8003b80:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003b84:	25b4      	movs	r5, #180	; 0xb4
 8003b86:	32b3      	adds	r2, #179	; 0xb3
 8003b88:	005b      	lsls	r3, r3, #1
 8003b8a:	1b92      	subs	r2, r2, r6
 8003b8c:	fb05 3302 	mla	r3, r5, r2, r3
 8003b90:	aa40      	add	r2, sp, #256	; 0x100
 8003b92:	440b      	add	r3, r1
	return m;
 8003b94:	9202      	str	r2, [sp, #8]
	m=m*128+power+64;
 8003b96:	eb00 15c3 	add.w	r5, r0, r3, lsl #7
	memset(data,0,sizeof(data));
 8003b9a:	2600      	movs	r6, #0
	it=0xFF & (n>>20);
 8003b9c:	0d21      	lsrs	r1, r4, #20
	it=0xFF & (n>>12);
 8003b9e:	0b23      	lsrs	r3, r4, #12
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 8003ba0:	f3c5 4083 	ubfx	r0, r5, #18, #4
	data[0]=it;
 8003ba4:	4632      	mov	r2, r6
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003ba6:	f8dd 9008 	ldr.w	r9, [sp, #8]
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 8003baa:	eb00 1004 	add.w	r0, r0, r4, lsl #4
	memset(data,0,sizeof(data));
 8003bae:	f8cd 6017 	str.w	r6, [sp, #23]
	data[0]=it;
 8003bb2:	f361 0207 	bfi	r2, r1, #0, #8
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003bb6:	4631      	mov	r1, r6
			ENCODE(sym,encstate);
 8003bb8:	46b2      	mov	sl, r6
	data[0]=it;
 8003bba:	f363 220f 	bfi	r2, r3, #8, #8
	it=0xFF & (n>>4);
 8003bbe:	0923      	lsrs	r3, r4, #4
	data[0]=it;
 8003bc0:	f363 4217 	bfi	r2, r3, #16, #8
	it=0xFF & (m>>10);
 8003bc4:	12ab      	asrs	r3, r5, #10
 8003bc6:	f88d 3014 	strb.w	r3, [sp, #20]
	it=0xFF & (m>>2);
 8003bca:	10ab      	asrs	r3, r5, #2
	data[0]=it;
 8003bcc:	f360 621f 	bfi	r2, r0, #24, #8
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003bd0:	4648      	mov	r0, r9
	it=0xFF & (m>>2);
 8003bd2:	f88d 3015 	strb.w	r3, [sp, #21]
	it=(m & 0x03)<<6 ;
 8003bd6:	01ab      	lsls	r3, r5, #6
	data[0]=it;
 8003bd8:	9204      	str	r2, [sp, #16]
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003bda:	22b0      	movs	r2, #176	; 0xb0
	it=(m & 0x03)<<6 ;
 8003bdc:	f88d 3016 	strb.w	r3, [sp, #22]
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003be0:	f00d febd 	bl	801195e <memset>
	while(nbytes-- != 0) {
 8003be4:	ab04      	add	r3, sp, #16
			ENCODE(sym,encstate);
 8003be6:	4989      	ldr	r1, [pc, #548]	; (8003e0c <get_wspr_channel_symbols+0x620>)
 8003be8:	4a89      	ldr	r2, [pc, #548]	; (8003e10 <get_wspr_channel_symbols+0x624>)
 8003bea:	9301      	str	r3, [sp, #4]
 8003bec:	4b89      	ldr	r3, [pc, #548]	; (8003e14 <get_wspr_channel_symbols+0x628>)
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003bee:	9801      	ldr	r0, [sp, #4]
 8003bf0:	f810 7b01 	ldrb.w	r7, [r0], #1
 8003bf4:	9001      	str	r0, [sp, #4]
 8003bf6:	09f8      	lsrs	r0, r7, #7
 8003bf8:	f3c7 1480 	ubfx	r4, r7, #6, #1
 8003bfc:	f3c7 06c0 	ubfx	r6, r7, #3, #1
 8003c00:	ea40 004a 	orr.w	r0, r0, sl, lsl #1
 8003c04:	ea44 0440 	orr.w	r4, r4, r0, lsl #1
			ENCODE(sym,encstate);
 8003c08:	ea00 0501 	and.w	r5, r0, r1
 8003c0c:	4010      	ands	r0, r2
 8003c0e:	ea85 4515 	eor.w	r5, r5, r5, lsr #16
 8003c12:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003c16:	ea85 2515 	eor.w	r5, r5, r5, lsr #8
 8003c1a:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003c1e:	b2ed      	uxtb	r5, r5
 8003c20:	b2c0      	uxtb	r0, r0
 8003c22:	5d5d      	ldrb	r5, [r3, r5]
 8003c24:	f813 e000 	ldrb.w	lr, [r3, r0]
 8003c28:	ea04 0002 	and.w	r0, r4, r2
 8003c2c:	ea4e 0e45 	orr.w	lr, lr, r5, lsl #1
 8003c30:	ea04 0501 	and.w	r5, r4, r1
 8003c34:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003c38:	ea85 4515 	eor.w	r5, r5, r5, lsr #16
 8003c3c:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003c40:	ea85 2515 	eor.w	r5, r5, r5, lsr #8
 8003c44:	b2c0      	uxtb	r0, r0
 8003c46:	b2ed      	uxtb	r5, r5
 8003c48:	5c18      	ldrb	r0, [r3, r0]
			*symbols++ = sym >> 1;
 8003c4a:	ea4f 0b6e 	mov.w	fp, lr, asr #1
			ENCODE(sym,encstate);
 8003c4e:	5d5d      	ldrb	r5, [r3, r5]
			*symbols++ = sym & 1;
 8003c50:	f00e 0e01 	and.w	lr, lr, #1
			ENCODE(sym,encstate);
 8003c54:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
 8003c58:	9000      	str	r0, [sp, #0]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003c5a:	f3c7 1040 	ubfx	r0, r7, #5, #1
 8003c5e:	ea40 0044 	orr.w	r0, r0, r4, lsl #1
			ENCODE(sym,encstate);
 8003c62:	ea00 0401 	and.w	r4, r0, r1
 8003c66:	ea84 4414 	eor.w	r4, r4, r4, lsr #16
 8003c6a:	ea84 2414 	eor.w	r4, r4, r4, lsr #8
 8003c6e:	b2e4      	uxtb	r4, r4
 8003c70:	5d1d      	ldrb	r5, [r3, r4]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003c72:	f3c7 1400 	ubfx	r4, r7, #4, #1
 8003c76:	ea44 0440 	orr.w	r4, r4, r0, lsl #1
			ENCODE(sym,encstate);
 8003c7a:	4010      	ands	r0, r2
 8003c7c:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003c80:	ea46 0644 	orr.w	r6, r6, r4, lsl #1
			ENCODE(sym,encstate);
 8003c84:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003c88:	b2c0      	uxtb	r0, r0
 8003c8a:	f813 c000 	ldrb.w	ip, [r3, r0]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003c8e:	f3c7 0080 	ubfx	r0, r7, #2, #1
			ENCODE(sym,encstate);
 8003c92:	ea4c 0c45 	orr.w	ip, ip, r5, lsl #1
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003c96:	f3c7 0540 	ubfx	r5, r7, #1, #1
 8003c9a:	ea40 0046 	orr.w	r0, r0, r6, lsl #1
 8003c9e:	f007 0701 	and.w	r7, r7, #1
 8003ca2:	ea45 0540 	orr.w	r5, r5, r0, lsl #1
 8003ca6:	ea47 0a45 	orr.w	sl, r7, r5, lsl #1
			ENCODE(sym,encstate);
 8003caa:	ea06 0701 	and.w	r7, r6, r1
 8003cae:	4016      	ands	r6, r2
 8003cb0:	ea87 4717 	eor.w	r7, r7, r7, lsr #16
 8003cb4:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 8003cb8:	ea87 2717 	eor.w	r7, r7, r7, lsr #8
 8003cbc:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 8003cc0:	b2ff      	uxtb	r7, r7
 8003cc2:	b2f6      	uxtb	r6, r6
 8003cc4:	f813 8007 	ldrb.w	r8, [r3, r7]
 8003cc8:	5d9f      	ldrb	r7, [r3, r6]
 8003cca:	ea05 0601 	and.w	r6, r5, r1
 8003cce:	4015      	ands	r5, r2
 8003cd0:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 8003cd4:	ea85 4515 	eor.w	r5, r5, r5, lsr #16
 8003cd8:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 8003cdc:	ea85 2515 	eor.w	r5, r5, r5, lsr #8
 8003ce0:	b2f6      	uxtb	r6, r6
 8003ce2:	b2ed      	uxtb	r5, r5
 8003ce4:	ea47 0748 	orr.w	r7, r7, r8, lsl #1
 8003ce8:	f813 8006 	ldrb.w	r8, [r3, r6]
 8003cec:	5d5e      	ldrb	r6, [r3, r5]
 8003cee:	ea04 0501 	and.w	r5, r4, r1
 8003cf2:	4014      	ands	r4, r2
 8003cf4:	ea85 4515 	eor.w	r5, r5, r5, lsr #16
 8003cf8:	ea84 4414 	eor.w	r4, r4, r4, lsr #16
 8003cfc:	ea85 2515 	eor.w	r5, r5, r5, lsr #8
 8003d00:	ea84 2414 	eor.w	r4, r4, r4, lsr #8
 8003d04:	b2ed      	uxtb	r5, r5
 8003d06:	b2e4      	uxtb	r4, r4
 8003d08:	ea46 0648 	orr.w	r6, r6, r8, lsl #1
 8003d0c:	f813 8005 	ldrb.w	r8, [r3, r5]
 8003d10:	5d1d      	ldrb	r5, [r3, r4]
 8003d12:	ea00 0401 	and.w	r4, r0, r1
 8003d16:	4010      	ands	r0, r2
 8003d18:	ea84 4414 	eor.w	r4, r4, r4, lsr #16
 8003d1c:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003d20:	ea84 2414 	eor.w	r4, r4, r4, lsr #8
 8003d24:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003d28:	b2e4      	uxtb	r4, r4
 8003d2a:	b2c0      	uxtb	r0, r0
 8003d2c:	ea45 0548 	orr.w	r5, r5, r8, lsl #1
 8003d30:	f813 8004 	ldrb.w	r8, [r3, r4]
 8003d34:	5c1c      	ldrb	r4, [r3, r0]
 8003d36:	ea0a 0001 	and.w	r0, sl, r1
 8003d3a:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003d3e:	ea44 0448 	orr.w	r4, r4, r8, lsl #1
 8003d42:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003d46:	b2c0      	uxtb	r0, r0
 8003d48:	f813 8000 	ldrb.w	r8, [r3, r0]
 8003d4c:	ea0a 0002 	and.w	r0, sl, r2
 8003d50:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003d54:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003d58:	b2c0      	uxtb	r0, r0
 8003d5a:	5c18      	ldrb	r0, [r3, r0]
 8003d5c:	ea40 0048 	orr.w	r0, r0, r8, lsl #1
			*symbols++ = sym >> 1;
 8003d60:	f04f 0800 	mov.w	r8, #0
 8003d64:	f36b 0807 	bfi	r8, fp, #0, #8
 8003d68:	ea4f 0b6c 	mov.w	fp, ip, asr #1
			*symbols++ = sym & 1;
 8003d6c:	f00c 0c01 	and.w	ip, ip, #1
			*symbols++ = sym >> 1;
 8003d70:	f36e 280f 	bfi	r8, lr, #8, #8
 8003d74:	f04f 0e00 	mov.w	lr, #0
 8003d78:	f36b 0e07 	bfi	lr, fp, #0, #8
 8003d7c:	ea4f 0b67 	mov.w	fp, r7, asr #1
			*symbols++ = sym & 1;
 8003d80:	f007 0701 	and.w	r7, r7, #1
			*symbols++ = sym >> 1;
 8003d84:	f36c 2e0f 	bfi	lr, ip, #8, #8
 8003d88:	f04f 0c00 	mov.w	ip, #0
 8003d8c:	f36b 0c07 	bfi	ip, fp, #0, #8
 8003d90:	ea4f 0b66 	mov.w	fp, r6, asr #1
			*symbols++ = sym & 1;
 8003d94:	f006 0601 	and.w	r6, r6, #1
			*symbols++ = sym >> 1;
 8003d98:	f367 2c0f 	bfi	ip, r7, #8, #8
 8003d9c:	2700      	movs	r7, #0
 8003d9e:	f36b 0707 	bfi	r7, fp, #0, #8
 8003da2:	f366 270f 	bfi	r7, r6, #8, #8
 8003da6:	9e00      	ldr	r6, [sp, #0]
 8003da8:	1076      	asrs	r6, r6, #1
 8003daa:	f366 4817 	bfi	r8, r6, #16, #8
			*symbols++ = sym & 1;
 8003dae:	9e00      	ldr	r6, [sp, #0]
 8003db0:	f006 0601 	and.w	r6, r6, #1
			*symbols++ = sym >> 1;
 8003db4:	f366 681f 	bfi	r8, r6, #24, #8
 8003db8:	106e      	asrs	r6, r5, #1
			*symbols++ = sym & 1;
 8003dba:	f005 0501 	and.w	r5, r5, #1
			*symbols++ = sym >> 1;
 8003dbe:	f366 4e17 	bfi	lr, r6, #16, #8
 8003dc2:	f849 8b10 	str.w	r8, [r9], #16
 8003dc6:	f365 6e1f 	bfi	lr, r5, #24, #8
 8003dca:	1065      	asrs	r5, r4, #1
			*symbols++ = sym & 1;
 8003dcc:	f004 0401 	and.w	r4, r4, #1
			*symbols++ = sym >> 1;
 8003dd0:	f365 4c17 	bfi	ip, r5, #16, #8
 8003dd4:	f849 ec0c 	str.w	lr, [r9, #-12]
 8003dd8:	f364 6c1f 	bfi	ip, r4, #24, #8
 8003ddc:	1044      	asrs	r4, r0, #1
			*symbols++ = sym & 1;
 8003dde:	f000 0001 	and.w	r0, r0, #1
			*symbols++ = sym >> 1;
 8003de2:	f364 4717 	bfi	r7, r4, #16, #8
 8003de6:	f849 cc08 	str.w	ip, [r9, #-8]
 8003dea:	f360 671f 	bfi	r7, r0, #24, #8
	while(nbytes-- != 0) {
 8003dee:	a86c      	add	r0, sp, #432	; 0x1b0
 8003df0:	4581      	cmp	r9, r0
			*symbols++ = sym >> 1;
 8003df2:	f849 7c04 	str.w	r7, [r9, #-4]
	while(nbytes-- != 0) {
 8003df6:	f47f aefa 	bne.w	8003bee <get_wspr_channel_symbols+0x402>
 8003dfa:	f04f 0e00 	mov.w	lr, #0
 8003dfe:	a917      	add	r1, sp, #92	; 0x5c
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003e00:	f8df a014 	ldr.w	sl, [pc, #20]	; 8003e18 <get_wspr_channel_symbols+0x62c>
	i = p = 0;
 8003e04:	46f4      	mov	ip, lr
 8003e06:	e009      	b.n	8003e1c <get_wspr_channel_symbols+0x630>
 8003e08:	0801de80 	.word	0x0801de80
 8003e0c:	f2d05351 	.word	0xf2d05351
 8003e10:	e4613c47 	.word	0xe4613c47
 8003e14:	0801dcc8 	.word	0x0801dcc8
 8003e18:	84422110 	.word	0x84422110
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003e1c:	fa5f f28e 	uxtb.w	r2, lr
 8003e20:	2300      	movs	r3, #0
			tmp[j] = sym[p];
 8003e22:	f50c 70d8 	add.w	r0, ip, #432	; 0x1b0
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003e26:	0295      	lsls	r5, r2, #10
			tmp[j] = sym[p];
 8003e28:	eb0d 0400 	add.w	r4, sp, r0
			p++;
 8003e2c:	f10c 0001 	add.w	r0, ip, #1
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003e30:	18ad      	adds	r5, r5, r2
 8003e32:	f143 0300 	adc.w	r3, r3, #0
 8003e36:	052a      	lsls	r2, r5, #20
 8003e38:	051e      	lsls	r6, r3, #20
 8003e3a:	18aa      	adds	r2, r5, r2
 8003e3c:	ea46 3615 	orr.w	r6, r6, r5, lsr #12
 8003e40:	eb43 0306 	adc.w	r3, r3, r6
 8003e44:	1892      	adds	r2, r2, r2
 8003e46:	415b      	adcs	r3, r3
 8003e48:	ea02 060a 	and.w	r6, r2, sl
 8003e4c:	f003 0308 	and.w	r3, r3, #8
 8003e50:	0235      	lsls	r5, r6, #8
 8003e52:	021a      	lsls	r2, r3, #8
 8003e54:	19ad      	adds	r5, r5, r6
 8003e56:	ea42 6216 	orr.w	r2, r2, r6, lsr #24
 8003e5a:	ea4f 4705 	mov.w	r7, r5, lsl #16
 8003e5e:	eb43 0202 	adc.w	r2, r3, r2
 8003e62:	19ef      	adds	r7, r5, r7
 8003e64:	ea4f 4902 	mov.w	r9, r2, lsl #16
 8003e68:	ea4f 2807 	mov.w	r8, r7, lsl #8
 8003e6c:	ea49 4915 	orr.w	r9, r9, r5, lsr #16
 8003e70:	eb42 0209 	adc.w	r2, r2, r9
 8003e74:	eb18 0806 	adds.w	r8, r8, r6
 8003e78:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003e7c:	ea42 6217 	orr.w	r2, r2, r7, lsr #24
 8003e80:	eb43 0302 	adc.w	r3, r3, r2
 8003e84:	b2db      	uxtb	r3, r3
		if (j < 162 ) {
 8003e86:	2ba1      	cmp	r3, #161	; 0xa1
 8003e88:	f200 80ed 	bhi.w	8004066 <get_wspr_channel_symbols+0x87a>
			p++;
 8003e8c:	fa5f fc80 	uxtb.w	ip, r0
			tmp[j] = sym[p];
 8003e90:	f814 2cb0 	ldrb.w	r2, [r4, #-176]
	while (p < 162) {
 8003e94:	f10e 0e01 	add.w	lr, lr, #1
 8003e98:	f1bc 0fa2 	cmp.w	ip, #162	; 0xa2
			tmp[j] = sym[p];
 8003e9c:	54ca      	strb	r2, [r1, r3]
	while (p < 162) {
 8003e9e:	d1bd      	bne.n	8003e1c <get_wspr_channel_symbols+0x630>
	memcpy(sym, tmp, sizeof(tmp));
 8003ea0:	22a2      	movs	r2, #162	; 0xa2
 8003ea2:	9802      	ldr	r0, [sp, #8]
 8003ea4:	f00d fe4f 	bl	8011b46 <memcpy>
	for (i=0; i < 162; i++) {
 8003ea8:	9b03      	ldr	r3, [sp, #12]
 8003eaa:	f10d 02ff 	add.w	r2, sp, #255	; 0xff
 8003eae:	48ca      	ldr	r0, [pc, #808]	; (80041d8 <get_wspr_channel_symbols+0x9ec>)
 8003eb0:	1e59      	subs	r1, r3, #1
 8003eb2:	f20d 15a1 	addw	r5, sp, #417	; 0x1a1
		symbols[i] = 2 * channelbits[i] + pr3[i];
 8003eb6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8003eba:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 8003ebe:	eb03 0344 	add.w	r3, r3, r4, lsl #1
	for (i=0; i < 162; i++) {
 8003ec2:	42aa      	cmp	r2, r5
		symbols[i] = 2 * channelbits[i] + pr3[i];
 8003ec4:	f801 3f01 	strb.w	r3, [r1, #1]!
	for (i=0; i < 162; i++) {
 8003ec8:	d1f5      	bne.n	8003eb6 <get_wspr_channel_symbols+0x6ca>
	return 1;
 8003eca:	2001      	movs	r0, #1
}
 8003ecc:	b06d      	add	sp, #436	; 0x1b4
 8003ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		while (length > 12)
 8003ed2:	280c      	cmp	r0, #12
 8003ed4:	f240 824b 	bls.w	800436e <get_wspr_channel_symbols+0xb82>
 8003ed8:	f107 060c 	add.w	r6, r7, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003edc:	461a      	mov	r2, r3
 8003ede:	4619      	mov	r1, r3
			c += k[2];
 8003ee0:	f856 7c04 	ldr.w	r7, [r6, #-4]
			length -= 12;
 8003ee4:	380c      	subs	r0, #12
			c += k[2];
 8003ee6:	443a      	add	r2, r7
			mix(a,b,c);
 8003ee8:	f856 7c0c 	ldr.w	r7, [r6, #-12]
		while (length > 12)
 8003eec:	280c      	cmp	r0, #12
			mix(a,b,c);
 8003eee:	eba7 0702 	sub.w	r7, r7, r2
 8003ef2:	441f      	add	r7, r3
			b += k[1];
 8003ef4:	f856 3c08 	ldr.w	r3, [r6, #-8]
			mix(a,b,c);
 8003ef8:	ea87 7732 	eor.w	r7, r7, r2, ror #28
			b += k[1];
 8003efc:	440b      	add	r3, r1
			mix(a,b,c);
 8003efe:	441a      	add	r2, r3
 8003f00:	eba3 0307 	sub.w	r3, r3, r7
 8003f04:	ea83 63b7 	eor.w	r3, r3, r7, ror #26
 8003f08:	4417      	add	r7, r2
 8003f0a:	eba2 0203 	sub.w	r2, r2, r3
 8003f0e:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 8003f12:	443b      	add	r3, r7
 8003f14:	eba7 0702 	sub.w	r7, r7, r2
 8003f18:	ea87 4732 	eor.w	r7, r7, r2, ror #16
 8003f1c:	441a      	add	r2, r3
 8003f1e:	eba3 0307 	sub.w	r3, r3, r7
 8003f22:	ea83 3177 	eor.w	r1, r3, r7, ror #13
 8003f26:	eb07 0302 	add.w	r3, r7, r2
 8003f2a:	4637      	mov	r7, r6
		while (length > 12)
 8003f2c:	f106 060c 	add.w	r6, r6, #12
			mix(a,b,c);
 8003f30:	eba2 0201 	sub.w	r2, r2, r1
 8003f34:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 8003f38:	4419      	add	r1, r3
		while (length > 12)
 8003f3a:	d8d1      	bhi.n	8003ee0 <get_wspr_channel_symbols+0x6f4>
		switch(length)
 8003f3c:	3801      	subs	r0, #1
 8003f3e:	280b      	cmp	r0, #11
 8003f40:	d847      	bhi.n	8003fd2 <get_wspr_channel_symbols+0x7e6>
 8003f42:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003f46:	002b      	.short	0x002b
 8003f48:	015f0140 	.word	0x015f0140
 8003f4c:	015a008d 	.word	0x015a008d
 8003f50:	014e0155 	.word	0x014e0155
 8003f54:	014b008b 	.word	0x014b008b
 8003f58:	00870146 	.word	0x00870146
 8003f5c:	0143      	.short	0x0143
		case 12: c+=((uint32_t)k[11])<<24;
 8003f5e:	7af8      	ldrb	r0, [r7, #11]
 8003f60:	eb02 6200 	add.w	r2, r2, r0, lsl #24
		case 11: c+=((uint32_t)k[10])<<16;
 8003f64:	7ab8      	ldrb	r0, [r7, #10]
 8003f66:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		case 10: c+=((uint32_t)k[9])<<8;
 8003f6a:	7a78      	ldrb	r0, [r7, #9]
 8003f6c:	eb02 2200 	add.w	r2, r2, r0, lsl #8
		case 9 : c+=k[8];
 8003f70:	7a38      	ldrb	r0, [r7, #8]
 8003f72:	4402      	add	r2, r0
		case 8 : b+=((uint32_t)k[7])<<24;
 8003f74:	79f8      	ldrb	r0, [r7, #7]
 8003f76:	eb01 6100 	add.w	r1, r1, r0, lsl #24
		case 7 : b+=((uint32_t)k[6])<<16;
 8003f7a:	79b8      	ldrb	r0, [r7, #6]
 8003f7c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		case 6 : b+=((uint32_t)k[5])<<8;
 8003f80:	7978      	ldrb	r0, [r7, #5]
 8003f82:	eb01 2100 	add.w	r1, r1, r0, lsl #8
		case 5 : b+=k[4];
 8003f86:	7938      	ldrb	r0, [r7, #4]
 8003f88:	4401      	add	r1, r0
		case 4 : a+=((uint32_t)k[3])<<24;
 8003f8a:	78f8      	ldrb	r0, [r7, #3]
 8003f8c:	eb03 6300 	add.w	r3, r3, r0, lsl #24
		case 3 : a+=((uint32_t)k[2])<<16;
 8003f90:	78b8      	ldrb	r0, [r7, #2]
 8003f92:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=((uint32_t)k[1])<<8;
 8003f96:	7878      	ldrb	r0, [r7, #1]
 8003f98:	eb03 2300 	add.w	r3, r3, r0, lsl #8
		case 1 : a+=k[0];
 8003f9c:	7838      	ldrb	r0, [r7, #0]
 8003f9e:	4403      	add	r3, r0
	final(a,b,c);
 8003fa0:	404a      	eors	r2, r1
 8003fa2:	eba2 40b1 	sub.w	r0, r2, r1, ror #18
 8003fa6:	4043      	eors	r3, r0
 8003fa8:	eba3 5370 	sub.w	r3, r3, r0, ror #21
 8003fac:	4059      	eors	r1, r3
 8003fae:	eba1 12f3 	sub.w	r2, r1, r3, ror #7
 8003fb2:	ea80 0102 	eor.w	r1, r0, r2
 8003fb6:	eba1 4132 	sub.w	r1, r1, r2, ror #16
 8003fba:	404b      	eors	r3, r1
 8003fbc:	eba3 7331 	sub.w	r3, r3, r1, ror #28
 8003fc0:	405a      	eors	r2, r3
 8003fc2:	eba2 43b3 	sub.w	r3, r2, r3, ror #18
 8003fc6:	ea81 0203 	eor.w	r2, r1, r3
 8003fca:	eba2 2233 	sub.w	r2, r2, r3, ror #8
	c=(32767&c);
 8003fce:	f3c2 020e 	ubfx	r2, r2, #0, #15
		memset(grid6,0,sizeof(char)*7);
 8003fd2:	2300      	movs	r3, #0
		m=128*ihash + ntype + 64;
 8003fd4:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
		memset(grid6,0,sizeof(char)*7);
 8003fd8:	aa40      	add	r2, sp, #256	; 0x100
		j=strlen(grid);
 8003fda:	4620      	mov	r0, r4
		memset(grid6,0,sizeof(char)*7);
 8003fdc:	9340      	str	r3, [sp, #256]	; 0x100
		m=128*ihash + ntype + 64;
 8003fde:	3540      	adds	r5, #64	; 0x40
		memset(grid6,0,sizeof(char)*7);
 8003fe0:	9202      	str	r2, [sp, #8]
 8003fe2:	f8cd 3103 	str.w	r3, [sp, #259]	; 0x103
		j=strlen(grid);
 8003fe6:	f7fc fa2b 	bl	8000440 <strlen>
		for(i=0; i<j-1; i++) {
 8003fea:	1e42      	subs	r2, r0, #1
 8003fec:	2a00      	cmp	r2, #0
 8003fee:	dd29      	ble.n	8004044 <get_wspr_channel_symbols+0x858>
 8003ff0:	1ca3      	adds	r3, r4, #2
 8003ff2:	9902      	ldr	r1, [sp, #8]
 8003ff4:	1acb      	subs	r3, r1, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	f240 814a 	bls.w	8004290 <get_wspr_channel_symbols+0xaa4>
 8003ffc:	3802      	subs	r0, #2
 8003ffe:	2805      	cmp	r0, #5
 8004000:	f240 8146 	bls.w	8004290 <get_wspr_channel_symbols+0xaa4>
			grid6[i]=grid[i+1];
 8004004:	f8d4 3001 	ldr.w	r3, [r4, #1]
 8004008:	0790      	lsls	r0, r2, #30
 800400a:	9340      	str	r3, [sp, #256]	; 0x100
		for(i=0; i<j-1; i++) {
 800400c:	f022 0303 	bic.w	r3, r2, #3
 8004010:	d018      	beq.n	8004044 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8004012:	18e0      	adds	r0, r4, r3
		for(i=0; i<j-1; i++) {
 8004014:	1c59      	adds	r1, r3, #1
			grid6[i]=grid[i+1];
 8004016:	f503 76d8 	add.w	r6, r3, #432	; 0x1b0
 800401a:	7847      	ldrb	r7, [r0, #1]
		for(i=0; i<j-1; i++) {
 800401c:	428a      	cmp	r2, r1
			grid6[i]=grid[i+1];
 800401e:	446e      	add	r6, sp
 8004020:	f806 7cb0 	strb.w	r7, [r6, #-176]
		for(i=0; i<j-1; i++) {
 8004024:	dd0e      	ble.n	8004044 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8004026:	f203 11b1 	addw	r1, r3, #433	; 0x1b1
		for(i=0; i<j-1; i++) {
 800402a:	3302      	adds	r3, #2
			grid6[i]=grid[i+1];
 800402c:	7886      	ldrb	r6, [r0, #2]
 800402e:	4469      	add	r1, sp
		for(i=0; i<j-1; i++) {
 8004030:	429a      	cmp	r2, r3
			grid6[i]=grid[i+1];
 8004032:	f801 6cb0 	strb.w	r6, [r1, #-176]
		for(i=0; i<j-1; i++) {
 8004036:	dd05      	ble.n	8004044 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8004038:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 800403c:	78c2      	ldrb	r2, [r0, #3]
 800403e:	446b      	add	r3, sp
 8004040:	f803 2cb0 	strb.w	r2, [r3, #-176]
		grid6[5]=grid[0];
 8004044:	7823      	ldrb	r3, [r4, #0]
		n = pack_call(grid6);
 8004046:	9802      	ldr	r0, [sp, #8]
		grid6[5]=grid[0];
 8004048:	f88d 3105 	strb.w	r3, [sp, #261]	; 0x105
		n = pack_call(grid6);
 800404c:	f7ff fb0c 	bl	8003668 <pack_call>
 8004050:	4604      	mov	r4, r0
 8004052:	e5a2      	b.n	8003b9a <get_wspr_channel_symbols+0x3ae>
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 8004054:	68b8      	ldr	r0, [r7, #8]
 8004056:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800405a:	4402      	add	r2, r0
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	4401      	add	r1, r0
 8004060:	6838      	ldr	r0, [r7, #0]
 8004062:	4403      	add	r3, r0
 8004064:	e79c      	b.n	8003fa0 <get_wspr_channel_symbols+0x7b4>
	while (p < 162) {
 8004066:	f1bc 0fa2 	cmp.w	ip, #162	; 0xa2
 800406a:	f10e 0e01 	add.w	lr, lr, #1
 800406e:	f47f aed5 	bne.w	8003e1c <get_wspr_channel_symbols+0x630>
 8004072:	e715      	b.n	8003ea0 <get_wspr_channel_symbols+0x6b4>
		while (length > 12)
 8004074:	280c      	cmp	r0, #12
 8004076:	f240 81bf 	bls.w	80043f8 <get_wspr_channel_symbols+0xc0c>
 800407a:	f107 060c 	add.w	r6, r7, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 800407e:	461a      	mov	r2, r3
 8004080:	4619      	mov	r1, r3
			c += k[4] + (((uint32_t)k[5])<<16);
 8004082:	f836 cc02 	ldrh.w	ip, [r6, #-2]
			length -= 12;
 8004086:	380c      	subs	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 8004088:	f836 7c04 	ldrh.w	r7, [r6, #-4]
		while (length > 12)
 800408c:	280c      	cmp	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 800408e:	eb07 470c 	add.w	r7, r7, ip, lsl #16
			a += k[0] + (((uint32_t)k[1])<<16);
 8004092:	f836 cc0a 	ldrh.w	ip, [r6, #-10]
			c += k[4] + (((uint32_t)k[5])<<16);
 8004096:	4417      	add	r7, r2
			a += k[0] + (((uint32_t)k[1])<<16);
 8004098:	f836 2c0c 	ldrh.w	r2, [r6, #-12]
			mix(a,b,c);
 800409c:	eb02 420c 	add.w	r2, r2, ip, lsl #16
			b += k[2] + (((uint32_t)k[3])<<16);
 80040a0:	f836 cc06 	ldrh.w	ip, [r6, #-6]
			mix(a,b,c);
 80040a4:	eba2 0207 	sub.w	r2, r2, r7
 80040a8:	441a      	add	r2, r3
			b += k[2] + (((uint32_t)k[3])<<16);
 80040aa:	f836 3c08 	ldrh.w	r3, [r6, #-8]
 80040ae:	eb03 430c 	add.w	r3, r3, ip, lsl #16
			mix(a,b,c);
 80040b2:	ea82 7237 	eor.w	r2, r2, r7, ror #28
			b += k[2] + (((uint32_t)k[3])<<16);
 80040b6:	440b      	add	r3, r1
			mix(a,b,c);
 80040b8:	441f      	add	r7, r3
 80040ba:	eba3 0302 	sub.w	r3, r3, r2
 80040be:	ea83 63b2 	eor.w	r3, r3, r2, ror #26
 80040c2:	443a      	add	r2, r7
 80040c4:	eba7 0703 	sub.w	r7, r7, r3
 80040c8:	ea87 6133 	eor.w	r1, r7, r3, ror #24
 80040cc:	4413      	add	r3, r2
 80040ce:	eba2 0201 	sub.w	r2, r2, r1
 80040d2:	eb01 0703 	add.w	r7, r1, r3
 80040d6:	ea82 4231 	eor.w	r2, r2, r1, ror #16
 80040da:	eba3 0302 	sub.w	r3, r3, r2
 80040de:	ea83 3172 	eor.w	r1, r3, r2, ror #13
 80040e2:	eb02 0307 	add.w	r3, r2, r7
 80040e6:	eba7 0701 	sub.w	r7, r7, r1
 80040ea:	ea87 7231 	eor.w	r2, r7, r1, ror #28
 80040ee:	4637      	mov	r7, r6
 80040f0:	4419      	add	r1, r3
		while (length > 12)
 80040f2:	f106 060c 	add.w	r6, r6, #12
 80040f6:	d8c4      	bhi.n	8004082 <get_wspr_channel_symbols+0x896>
		switch(length)
 80040f8:	3801      	subs	r0, #1
 80040fa:	280b      	cmp	r0, #11
 80040fc:	f63f af69 	bhi.w	8003fd2 <get_wspr_channel_symbols+0x7e6>
 8004100:	a601      	add	r6, pc, #4	; (adr r6, 8004108 <get_wspr_channel_symbols+0x91c>)
 8004102:	f856 f020 	ldr.w	pc, [r6, r0, lsl #2]
 8004106:	bf00      	nop
 8004108:	08003f9d 	.word	0x08003f9d
 800410c:	080041c7 	.word	0x080041c7
 8004110:	080041c1 	.word	0x080041c1
 8004114:	08004243 	.word	0x08004243
 8004118:	0800423f 	.word	0x0800423f
 800411c:	0800422f 	.word	0x0800422f
 8004120:	08004229 	.word	0x08004229
 8004124:	08004213 	.word	0x08004213
 8004128:	0800420f 	.word	0x0800420f
 800412c:	08004255 	.word	0x08004255
 8004130:	0800424f 	.word	0x0800424f
 8004134:	0800426f 	.word	0x0800426f
		for (i=0; i<i1; i++) {
 8004138:	ab40      	add	r3, sp, #256	; 0x100
 800413a:	2800      	cmp	r0, #0
 800413c:	f000 812e 	beq.w	800439c <get_wspr_channel_symbols+0xbb0>
 8004140:	461a      	mov	r2, r3
 8004142:	9302      	str	r3, [sp, #8]
 8004144:	1c6b      	adds	r3, r5, #1
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	2b02      	cmp	r3, #2
 800414a:	f240 8158 	bls.w	80043fe <get_wspr_channel_symbols+0xc12>
 800414e:	1e43      	subs	r3, r0, #1
 8004150:	2b05      	cmp	r3, #5
 8004152:	f240 8154 	bls.w	80043fe <get_wspr_channel_symbols+0xc12>
			call6[i]=callsign[i];
 8004156:	682b      	ldr	r3, [r5, #0]
 8004158:	0781      	lsls	r1, r0, #30
 800415a:	9340      	str	r3, [sp, #256]	; 0x100
		for (i=0; i<i1; i++) {
 800415c:	f020 0303 	bic.w	r3, r0, #3
 8004160:	d017      	beq.n	8004192 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 8004162:	f503 72d8 	add.w	r2, r3, #432	; 0x1b0
 8004166:	5ce9      	ldrb	r1, [r5, r3]
 8004168:	446a      	add	r2, sp
 800416a:	f802 1cb0 	strb.w	r1, [r2, #-176]
		for (i=0; i<i1; i++) {
 800416e:	1c5a      	adds	r2, r3, #1
 8004170:	4290      	cmp	r0, r2
 8004172:	d90e      	bls.n	8004192 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 8004174:	5ca9      	ldrb	r1, [r5, r2]
		for (i=0; i<i1; i++) {
 8004176:	3302      	adds	r3, #2
			call6[i]=callsign[i];
 8004178:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
		for (i=0; i<i1; i++) {
 800417c:	4298      	cmp	r0, r3
			call6[i]=callsign[i];
 800417e:	446a      	add	r2, sp
 8004180:	f802 1cb0 	strb.w	r1, [r2, #-176]
		for (i=0; i<i1; i++) {
 8004184:	d905      	bls.n	8004192 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 8004186:	5cea      	ldrb	r2, [r5, r3]
 8004188:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 800418c:	446b      	add	r3, sp
 800418e:	f803 2cb0 	strb.w	r2, [r3, #-176]
		call6[i] = '\0';
 8004192:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8004196:	2200      	movs	r2, #0
		int nc = callsign[i1+1];
 8004198:	442f      	add	r7, r5
		*n=pack_call(call6);
 800419a:	9802      	ldr	r0, [sp, #8]
		call6[i] = '\0';
 800419c:	446b      	add	r3, sp
 800419e:	f803 2cb0 	strb.w	r2, [r3, #-176]
		*n=pack_call(call6);
 80041a2:	f7ff fa61 	bl	8003668 <pack_call>
		int nc = callsign[i1+1];
 80041a6:	787a      	ldrb	r2, [r7, #1]
		*n=pack_call(call6);
 80041a8:	4604      	mov	r4, r0
		if( nc >= 48 && nc <= 57 ) {
 80041aa:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80041ae:	2b09      	cmp	r3, #9
 80041b0:	f200 8096 	bhi.w	80042e0 <get_wspr_channel_symbols+0xaf4>
		*m=60000-32768+*m;
 80041b4:	f646 2330 	movw	r3, #27184	; 0x6a30
 80041b8:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 80041ba:	01db      	lsls	r3, r3, #7
 80041bc:	f7ff bbd6 	b.w	800396c <get_wspr_channel_symbols+0x180>
		case 3 : a+=((uint32_t)k8[2])<<16;      /* fall through */
 80041c0:	78b8      	ldrb	r0, [r7, #2]
 80041c2:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=k[0];
 80041c6:	8838      	ldrh	r0, [r7, #0]
 80041c8:	4403      	add	r3, r0
		break;
 80041ca:	e6e9      	b.n	8003fa0 <get_wspr_channel_symbols+0x7b4>
		case 12: c+=k[2]; b+=k[1]; a+=k[0]; break;
 80041cc:	68b8      	ldr	r0, [r7, #8]
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 80041ce:	4402      	add	r2, r0
 80041d0:	e744      	b.n	800405c <get_wspr_channel_symbols+0x870>
		case 10: c+=k[2]&0xffff; b+=k[1]; a+=k[0]; break;
 80041d2:	8938      	ldrh	r0, [r7, #8]
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 80041d4:	4402      	add	r2, r0
 80041d6:	e741      	b.n	800405c <get_wspr_channel_symbols+0x870>
 80041d8:	0801ddc7 	.word	0x0801ddc7
		case 9 : c+=k[2]&0xff; b+=k[1]; a+=k[0]; break;
 80041dc:	7a38      	ldrb	r0, [r7, #8]
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 80041de:	4402      	add	r2, r0
 80041e0:	e73c      	b.n	800405c <get_wspr_channel_symbols+0x870>
		case 7 : b+=k[1]&0xffffff; a+=k[0]; break;
 80041e2:	e9d7 6000 	ldrd	r6, r0, [r7]
 80041e6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80041ea:	4433      	add	r3, r6
 80041ec:	4401      	add	r1, r0
 80041ee:	e6d7      	b.n	8003fa0 <get_wspr_channel_symbols+0x7b4>
		case 6 : b+=k[1]&0xffff; a+=k[0]; break;
 80041f0:	88b8      	ldrh	r0, [r7, #4]
 80041f2:	4401      	add	r1, r0
 80041f4:	6838      	ldr	r0, [r7, #0]
 80041f6:	4403      	add	r3, r0
 80041f8:	e6d2      	b.n	8003fa0 <get_wspr_channel_symbols+0x7b4>
		case 5 : b+=k[1]&0xff; a+=k[0]; break;
 80041fa:	7938      	ldrb	r0, [r7, #4]
 80041fc:	4401      	add	r1, r0
 80041fe:	6838      	ldr	r0, [r7, #0]
 8004200:	4403      	add	r3, r0
 8004202:	e6cd      	b.n	8003fa0 <get_wspr_channel_symbols+0x7b4>
		case 3 : a+=k[0]&0xffffff; break;
 8004204:	6838      	ldr	r0, [r7, #0]
 8004206:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800420a:	4403      	add	r3, r0
 800420c:	e6c8      	b.n	8003fa0 <get_wspr_channel_symbols+0x7b4>
		case 9 : c+=k8[8];                      /* fall through */
 800420e:	7a38      	ldrb	r0, [r7, #8]
 8004210:	4402      	add	r2, r0
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 8004212:	88be      	ldrh	r6, [r7, #4]
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004214:	8838      	ldrh	r0, [r7, #0]
 8004216:	440e      	add	r6, r1
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 8004218:	88f9      	ldrh	r1, [r7, #6]
 800421a:	4418      	add	r0, r3
		a+=k[0]+(((uint32_t)k[1])<<16);
 800421c:	887b      	ldrh	r3, [r7, #2]
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 800421e:	eb06 4101 	add.w	r1, r6, r1, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004222:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8004226:	e6bb      	b.n	8003fa0 <get_wspr_channel_symbols+0x7b4>
		case 7 : b+=((uint32_t)k8[6])<<16;      /* fall through */
 8004228:	79b8      	ldrb	r0, [r7, #6]
 800422a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 800422e:	8838      	ldrh	r0, [r7, #0]
 8004230:	4418      	add	r0, r3
		case 6 : b+=k[2];
 8004232:	88bb      	ldrh	r3, [r7, #4]
 8004234:	4419      	add	r1, r3
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004236:	887b      	ldrh	r3, [r7, #2]
 8004238:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 800423c:	e6b0      	b.n	8003fa0 <get_wspr_channel_symbols+0x7b4>
		case 5 : b+=k8[4];                      /* fall through */
 800423e:	7938      	ldrb	r0, [r7, #4]
 8004240:	4401      	add	r1, r0
		case 4 : a+=k[0]+(((uint32_t)k[1])<<16);
 8004242:	8838      	ldrh	r0, [r7, #0]
 8004244:	4418      	add	r0, r3
 8004246:	887b      	ldrh	r3, [r7, #2]
 8004248:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 800424c:	e6a8      	b.n	8003fa0 <get_wspr_channel_symbols+0x7b4>
		case 11: c+=((uint32_t)k8[10])<<16;     /* fall through */
 800424e:	7ab8      	ldrb	r0, [r7, #10]
 8004250:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004254:	8838      	ldrh	r0, [r7, #0]
		b+=k[2]+(((uint32_t)k[3])<<16);
 8004256:	88be      	ldrh	r6, [r7, #4]
 8004258:	4418      	add	r0, r3
		case 10: c+=k[4];
 800425a:	893b      	ldrh	r3, [r7, #8]
 800425c:	440e      	add	r6, r1
		b+=k[2]+(((uint32_t)k[3])<<16);
 800425e:	88f9      	ldrh	r1, [r7, #6]
		case 10: c+=k[4];
 8004260:	441a      	add	r2, r3
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004262:	887b      	ldrh	r3, [r7, #2]
		b+=k[2]+(((uint32_t)k[3])<<16);
 8004264:	eb06 4101 	add.w	r1, r6, r1, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004268:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 800426c:	e698      	b.n	8003fa0 <get_wspr_channel_symbols+0x7b4>
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 800426e:	f8b7 c008 	ldrh.w	ip, [r7, #8]
		b+=k[2]+(((uint32_t)k[3])<<16);
 8004272:	88be      	ldrh	r6, [r7, #4]
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004274:	8838      	ldrh	r0, [r7, #0]
 8004276:	4494      	add	ip, r2
 8004278:	440e      	add	r6, r1
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 800427a:	897a      	ldrh	r2, [r7, #10]
 800427c:	4418      	add	r0, r3
		b+=k[2]+(((uint32_t)k[3])<<16);
 800427e:	88f9      	ldrh	r1, [r7, #6]
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004280:	887b      	ldrh	r3, [r7, #2]
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 8004282:	eb0c 4202 	add.w	r2, ip, r2, lsl #16
		b+=k[2]+(((uint32_t)k[3])<<16);
 8004286:	eb06 4101 	add.w	r1, r6, r1, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 800428a:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 800428e:	e687      	b.n	8003fa0 <get_wspr_channel_symbols+0x7b4>
			grid6[i]=grid[i+1];
 8004290:	7863      	ldrb	r3, [r4, #1]
		for(i=0; i<j-1; i++) {
 8004292:	2a01      	cmp	r2, #1
			grid6[i]=grid[i+1];
 8004294:	f88d 3100 	strb.w	r3, [sp, #256]	; 0x100
		for(i=0; i<j-1; i++) {
 8004298:	f43f aed4 	beq.w	8004044 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 800429c:	78a3      	ldrb	r3, [r4, #2]
		for(i=0; i<j-1; i++) {
 800429e:	2a02      	cmp	r2, #2
			grid6[i]=grid[i+1];
 80042a0:	f88d 3101 	strb.w	r3, [sp, #257]	; 0x101
		for(i=0; i<j-1; i++) {
 80042a4:	f43f aece 	beq.w	8004044 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 80042a8:	78e3      	ldrb	r3, [r4, #3]
		for(i=0; i<j-1; i++) {
 80042aa:	2a03      	cmp	r2, #3
			grid6[i]=grid[i+1];
 80042ac:	f88d 3102 	strb.w	r3, [sp, #258]	; 0x102
		for(i=0; i<j-1; i++) {
 80042b0:	f43f aec8 	beq.w	8004044 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 80042b4:	7923      	ldrb	r3, [r4, #4]
		for(i=0; i<j-1; i++) {
 80042b6:	2a04      	cmp	r2, #4
			grid6[i]=grid[i+1];
 80042b8:	f88d 3103 	strb.w	r3, [sp, #259]	; 0x103
		for(i=0; i<j-1; i++) {
 80042bc:	f43f aec2 	beq.w	8004044 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 80042c0:	7963      	ldrb	r3, [r4, #5]
		for(i=0; i<j-1; i++) {
 80042c2:	2a05      	cmp	r2, #5
			grid6[i]=grid[i+1];
 80042c4:	f88d 3104 	strb.w	r3, [sp, #260]	; 0x104
		for(i=0; i<j-1; i++) {
 80042c8:	f43f aebc 	beq.w	8004044 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 80042cc:	79a3      	ldrb	r3, [r4, #6]
		for(i=0; i<j-1; i++) {
 80042ce:	2a06      	cmp	r2, #6
			grid6[i]=grid[i+1];
 80042d0:	f88d 3105 	strb.w	r3, [sp, #261]	; 0x105
		for(i=0; i<j-1; i++) {
 80042d4:	f43f aeb6 	beq.w	8004044 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 80042d8:	79e3      	ldrb	r3, [r4, #7]
 80042da:	f88d 3106 	strb.w	r3, [sp, #262]	; 0x106
		for(i=0; i<j-1; i++) {
 80042de:	e6b1      	b.n	8004044 <get_wspr_channel_symbols+0x858>
		} else if ( nc >= 65 && nc <= 90 ) {
 80042e0:	f1a2 0341 	sub.w	r3, r2, #65	; 0x41
 80042e4:	2b19      	cmp	r3, #25
 80042e6:	d851      	bhi.n	800438c <get_wspr_channel_symbols+0xba0>
		*m=60000-32768+*m;
 80042e8:	f646 2329 	movw	r3, #27177	; 0x6a29
 80042ec:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 80042ee:	01db      	lsls	r3, r3, #7
 80042f0:	f7ff bb3c 	b.w	800396c <get_wspr_channel_symbols+0x180>
		char const * pfx = strtok (callsign,"/");
 80042f4:	495d      	ldr	r1, [pc, #372]	; (800446c <get_wspr_channel_symbols+0xc80>)
 80042f6:	4628      	mov	r0, r5
 80042f8:	f00d fb4a 	bl	8011990 <strtok>
		char const * call = strtok(NULL," ");
 80042fc:	495c      	ldr	r1, [pc, #368]	; (8004470 <get_wspr_channel_symbols+0xc84>)
		char const * pfx = strtok (callsign,"/");
 80042fe:	4607      	mov	r7, r0
		char const * call = strtok(NULL," ");
 8004300:	2000      	movs	r0, #0
 8004302:	f00d fb45 	bl	8011990 <strtok>
		*n = pack_call (call);
 8004306:	f7ff f9af 	bl	8003668 <pack_call>
 800430a:	4604      	mov	r4, r0
		size_t plen=strlen (pfx);
 800430c:	4638      	mov	r0, r7
 800430e:	f7fc f897 	bl	8000440 <strlen>
		if( plen ==1 ) {
 8004312:	2801      	cmp	r0, #1
 8004314:	d03f      	beq.n	8004396 <get_wspr_channel_symbols+0xbaa>
		} else if( plen == 2 ) {
 8004316:	2802      	cmp	r0, #2
 8004318:	d03b      	beq.n	8004392 <get_wspr_channel_symbols+0xba6>
		for (i=0; i<plen; i++) {
 800431a:	2800      	cmp	r0, #0
 800431c:	f000 80a1 	beq.w	8004462 <get_wspr_channel_symbols+0xc76>
			*m=0;
 8004320:	2300      	movs	r3, #0
 8004322:	f105 3cff 	add.w	ip, r5, #4294967295
			} else if ( nc >= 65 && nc <= 90 ) {
 8004326:	4662      	mov	r2, ip
			int nc = callsign[i];
 8004328:	f81c 7f01 	ldrb.w	r7, [ip, #1]!
			if( nc >= 48 && nc <= 57 ) {
 800432c:	f1a7 0130 	sub.w	r1, r7, #48	; 0x30
			} else if ( nc >= 65 && nc <= 90 ) {
 8004330:	f1a7 0e41 	sub.w	lr, r7, #65	; 0x41
			if( nc >= 48 && nc <= 57 ) {
 8004334:	2909      	cmp	r1, #9
 8004336:	d906      	bls.n	8004346 <get_wspr_channel_symbols+0xb5a>
			} else if ( nc >= 65 && nc <= 90 ) {
 8004338:	f1be 0f19 	cmp.w	lr, #25
				nc=36;
 800433c:	f04f 0124 	mov.w	r1, #36	; 0x24
				nc=nc-65+10;
 8004340:	bf98      	it	ls
 8004342:	f1a7 0137 	subls.w	r1, r7, #55	; 0x37
		for (i=0; i<plen; i++) {
 8004346:	3202      	adds	r2, #2
			*m=37*(*m)+nc;
 8004348:	eb03 07c3 	add.w	r7, r3, r3, lsl #3
		for (i=0; i<plen; i++) {
 800434c:	1b52      	subs	r2, r2, r5
			*m=37*(*m)+nc;
 800434e:	eb03 0387 	add.w	r3, r3, r7, lsl #2
		for (i=0; i<plen; i++) {
 8004352:	4290      	cmp	r0, r2
			*m=37*(*m)+nc;
 8004354:	440b      	add	r3, r1
		for (i=0; i<plen; i++) {
 8004356:	d8e6      	bhi.n	8004326 <get_wspr_channel_symbols+0xb3a>
		if( *m > 32768 ) {
 8004358:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800435c:	dd7b      	ble.n	8004456 <get_wspr_channel_symbols+0xc6a>
			*m=*m-32768;
 800435e:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8004362:	aa40      	add	r2, sp, #256	; 0x100
			*nadd=1;
 8004364:	2001      	movs	r0, #1
		m=128*ng+ntype+64;
 8004366:	01db      	lsls	r3, r3, #7
 8004368:	9202      	str	r2, [sp, #8]
 800436a:	f7ff bb00 	b.w	800396e <get_wspr_channel_symbols+0x182>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 800436e:	461a      	mov	r2, r3
 8004370:	4619      	mov	r1, r3
 8004372:	e5e3      	b.n	8003f3c <get_wspr_channel_symbols+0x750>
		return 36;
 8004374:	2124      	movs	r1, #36	; 0x24
 8004376:	f7ff bbfc 	b.w	8003b72 <get_wspr_channel_symbols+0x386>
 800437a:	2624      	movs	r6, #36	; 0x24
 800437c:	f7ff bbeb 	b.w	8003b56 <get_wspr_channel_symbols+0x36a>
 8004380:	2324      	movs	r3, #36	; 0x24
 8004382:	f7ff bbda 	b.w	8003b3a <get_wspr_channel_symbols+0x34e>
 8004386:	2224      	movs	r2, #36	; 0x24
 8004388:	f7ff bbc9 	b.w	8003b1e <get_wspr_channel_symbols+0x332>
 800438c:	4b39      	ldr	r3, [pc, #228]	; (8004474 <get_wspr_channel_symbols+0xc88>)
		*m=60000-32768+*m;
 800438e:	f7ff baed 	b.w	800396c <get_wspr_channel_symbols+0x180>
			*m=36;
 8004392:	2324      	movs	r3, #36	; 0x24
		for (i=0; i<plen; i++) {
 8004394:	e7c5      	b.n	8004322 <get_wspr_channel_symbols+0xb36>
			*m=37*(*m)+36;
 8004396:	f44f 63ab 	mov.w	r3, #1368	; 0x558
 800439a:	e7c2      	b.n	8004322 <get_wspr_channel_symbols+0xb36>
 800439c:	9302      	str	r3, [sp, #8]
 800439e:	e6f8      	b.n	8004192 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 80043a0:	782b      	ldrb	r3, [r5, #0]
		for (i=0; i<i1; i++) {
 80043a2:	2f01      	cmp	r7, #1
			call6[i]=callsign[i];
 80043a4:	f88d 3100 	strb.w	r3, [sp, #256]	; 0x100
		for (i=0; i<i1; i++) {
 80043a8:	f43f aacf 	beq.w	800394a <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 80043ac:	786b      	ldrb	r3, [r5, #1]
		for (i=0; i<i1; i++) {
 80043ae:	2f02      	cmp	r7, #2
			call6[i]=callsign[i];
 80043b0:	f88d 3101 	strb.w	r3, [sp, #257]	; 0x101
		for (i=0; i<i1; i++) {
 80043b4:	f43f aac9 	beq.w	800394a <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 80043b8:	78ab      	ldrb	r3, [r5, #2]
		for (i=0; i<i1; i++) {
 80043ba:	2f03      	cmp	r7, #3
			call6[i]=callsign[i];
 80043bc:	f88d 3102 	strb.w	r3, [sp, #258]	; 0x102
		for (i=0; i<i1; i++) {
 80043c0:	f43f aac3 	beq.w	800394a <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 80043c4:	78eb      	ldrb	r3, [r5, #3]
		for (i=0; i<i1; i++) {
 80043c6:	2f04      	cmp	r7, #4
			call6[i]=callsign[i];
 80043c8:	f88d 3103 	strb.w	r3, [sp, #259]	; 0x103
		for (i=0; i<i1; i++) {
 80043cc:	f43f aabd 	beq.w	800394a <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 80043d0:	792b      	ldrb	r3, [r5, #4]
		for (i=0; i<i1; i++) {
 80043d2:	2f05      	cmp	r7, #5
			call6[i]=callsign[i];
 80043d4:	f88d 3104 	strb.w	r3, [sp, #260]	; 0x104
		for (i=0; i<i1; i++) {
 80043d8:	f43f aab7 	beq.w	800394a <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 80043dc:	796b      	ldrb	r3, [r5, #5]
		for (i=0; i<i1; i++) {
 80043de:	2f06      	cmp	r7, #6
			call6[i]=callsign[i];
 80043e0:	f88d 3105 	strb.w	r3, [sp, #261]	; 0x105
		for (i=0; i<i1; i++) {
 80043e4:	f43f aab1 	beq.w	800394a <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 80043e8:	79ab      	ldrb	r3, [r5, #6]
 80043ea:	f88d 3106 	strb.w	r3, [sp, #262]	; 0x106
		for (i=0; i<i1; i++) {
 80043ee:	f7ff baac 	b.w	800394a <get_wspr_channel_symbols+0x15e>
 80043f2:	9302      	str	r3, [sp, #8]
 80043f4:	f7ff baa9 	b.w	800394a <get_wspr_channel_symbols+0x15e>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 80043f8:	461a      	mov	r2, r3
 80043fa:	4619      	mov	r1, r3
 80043fc:	e67c      	b.n	80040f8 <get_wspr_channel_symbols+0x90c>
			call6[i]=callsign[i];
 80043fe:	782b      	ldrb	r3, [r5, #0]
		for (i=0; i<i1; i++) {
 8004400:	2f01      	cmp	r7, #1
			call6[i]=callsign[i];
 8004402:	f88d 3100 	strb.w	r3, [sp, #256]	; 0x100
		for (i=0; i<i1; i++) {
 8004406:	f43f aec4 	beq.w	8004192 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 800440a:	786b      	ldrb	r3, [r5, #1]
		for (i=0; i<i1; i++) {
 800440c:	2f02      	cmp	r7, #2
			call6[i]=callsign[i];
 800440e:	f88d 3101 	strb.w	r3, [sp, #257]	; 0x101
		for (i=0; i<i1; i++) {
 8004412:	f43f aebe 	beq.w	8004192 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 8004416:	78ab      	ldrb	r3, [r5, #2]
		for (i=0; i<i1; i++) {
 8004418:	2f03      	cmp	r7, #3
			call6[i]=callsign[i];
 800441a:	f88d 3102 	strb.w	r3, [sp, #258]	; 0x102
		for (i=0; i<i1; i++) {
 800441e:	f43f aeb8 	beq.w	8004192 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 8004422:	78eb      	ldrb	r3, [r5, #3]
		for (i=0; i<i1; i++) {
 8004424:	2f04      	cmp	r7, #4
			call6[i]=callsign[i];
 8004426:	f88d 3103 	strb.w	r3, [sp, #259]	; 0x103
		for (i=0; i<i1; i++) {
 800442a:	f43f aeb2 	beq.w	8004192 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 800442e:	792b      	ldrb	r3, [r5, #4]
		for (i=0; i<i1; i++) {
 8004430:	2f05      	cmp	r7, #5
			call6[i]=callsign[i];
 8004432:	f88d 3104 	strb.w	r3, [sp, #260]	; 0x104
		for (i=0; i<i1; i++) {
 8004436:	f43f aeac 	beq.w	8004192 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 800443a:	796b      	ldrb	r3, [r5, #5]
		for (i=0; i<i1; i++) {
 800443c:	2f06      	cmp	r7, #6
			call6[i]=callsign[i];
 800443e:	f88d 3105 	strb.w	r3, [sp, #261]	; 0x105
		for (i=0; i<i1; i++) {
 8004442:	f43f aea6 	beq.w	8004192 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 8004446:	79ab      	ldrb	r3, [r5, #6]
 8004448:	f88d 3106 	strb.w	r3, [sp, #262]	; 0x106
		for (i=0; i<i1; i++) {
 800444c:	e6a1      	b.n	8004192 <get_wspr_channel_symbols+0x9a6>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 800444e:	461a      	mov	r2, r3
 8004450:	4619      	mov	r1, r3
 8004452:	f7ff bb1e 	b.w	8003a92 <get_wspr_channel_symbols+0x2a6>
 8004456:	aa40      	add	r2, sp, #256	; 0x100
		m=128*ng+ntype+64;
 8004458:	01db      	lsls	r3, r3, #7
		*nadd=0;
 800445a:	2000      	movs	r0, #0
 800445c:	9202      	str	r2, [sp, #8]
 800445e:	f7ff ba86 	b.w	800396e <get_wspr_channel_symbols+0x182>
 8004462:	aa40      	add	r2, sp, #256	; 0x100
		for (i=0; i<plen; i++) {
 8004464:	4603      	mov	r3, r0
 8004466:	9202      	str	r2, [sp, #8]
 8004468:	f7ff ba81 	b.w	800396e <get_wspr_channel_symbols+0x182>
 800446c:	0801dca8 	.word	0x0801dca8
 8004470:	0801de80 	.word	0x0801de80
 8004474:	00354300 	.word	0x00354300

08004478 <SendWSPR>:
{
 8004478:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 800447c:	496a      	ldr	r1, [pc, #424]	; (8004628 <SendWSPR+0x1b0>)
 800447e:	486b      	ldr	r0, [pc, #428]	; (800462c <SendWSPR+0x1b4>)
	LOfreq = (double)WSPR_FREQ;
 8004480:	4c6b      	ldr	r4, [pc, #428]	; (8004630 <SendWSPR+0x1b8>)
 8004482:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 8004668 <SendWSPR+0x1f0>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8004486:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 800466c <SendWSPR+0x1f4>
{
 800448a:	ed2d 8b02 	vpush	{d8}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 800448e:	f7ff f9ad 	bl	80037ec <get_wspr_channel_symbols>
	LOfreq = (double)WSPR_FREQ;
 8004492:	4b68      	ldr	r3, [pc, #416]	; (8004634 <SendWSPR+0x1bc>)
	LastTXFreq = LOfreq;
 8004494:	4a68      	ldr	r2, [pc, #416]	; (8004638 <SendWSPR+0x1c0>)
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 8004496:	4969      	ldr	r1, [pc, #420]	; (800463c <SendWSPR+0x1c4>)
 8004498:	4869      	ldr	r0, [pc, #420]	; (8004640 <SendWSPR+0x1c8>)
	LastTXFreq = LOfreq;
 800449a:	6013      	str	r3, [r2, #0]
	LOfreq = (double)WSPR_FREQ;
 800449c:	6023      	str	r3, [r4, #0]
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 800449e:	ed9f 0b60 	vldr	d0, [pc, #384]	; 8004620 <SendWSPR+0x1a8>
 80044a2:	f000 fac5 	bl	8004a30 <SetWSPRPLLCoeff>
	WSPRTXFraction = 20; //percentage
 80044a6:	2314      	movs	r3, #20
 80044a8:	4a66      	ldr	r2, [pc, #408]	; (8004644 <SendWSPR+0x1cc>)
 80044aa:	7013      	strb	r3, [r2, #0]
				LED_GREEN_ON;
 80044ac:	4d66      	ldr	r5, [pc, #408]	; (8004648 <SendWSPR+0x1d0>)
			if(KEYER_DASH || KEYER_DOT)
 80044ae:	4c67      	ldr	r4, [pc, #412]	; (800464c <SendWSPR+0x1d4>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 80044b0:	e012      	b.n	80044d8 <SendWSPR+0x60>
 80044b2:	f8db 3000 	ldr.w	r3, [fp]
 80044b6:	07da      	lsls	r2, r3, #31
 80044b8:	d51e      	bpl.n	80044f8 <SendWSPR+0x80>
				LED_GREEN_ON;
 80044ba:	2201      	movs	r2, #1
 80044bc:	f005 fdea 	bl	800a094 <HAL_GPIO_WritePin>
			if(KEYER_DASH || KEYER_DOT)
 80044c0:	2140      	movs	r1, #64	; 0x40
 80044c2:	4620      	mov	r0, r4
 80044c4:	f005 fde0 	bl	800a088 <HAL_GPIO_ReadPin>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2180      	movs	r1, #128	; 0x80
 80044cc:	4620      	mov	r0, r4
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d036      	beq.n	8004540 <SendWSPR+0xc8>
 80044d2:	f005 fdd9 	bl	800a088 <HAL_GPIO_ReadPin>
 80044d6:	b398      	cbz	r0, 8004540 <SendWSPR+0xc8>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 80044d8:	f8d8 3000 	ldr.w	r3, [r8]
				LED_GREEN_OFF;
 80044dc:	2200      	movs	r2, #0
				LED_GREEN_ON;
 80044de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80044e2:	4628      	mov	r0, r5
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d0e4      	beq.n	80044b2 <SendWSPR+0x3a>
			if (SystemSeconds % 2 == 0)
 80044e8:	07de      	lsls	r6, r3, #31
 80044ea:	d5e6      	bpl.n	80044ba <SendWSPR+0x42>
				LED_GREEN_OFF;
 80044ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80044f0:	4628      	mov	r0, r5
 80044f2:	f005 fdcf 	bl	800a094 <HAL_GPIO_WritePin>
 80044f6:	e7e3      	b.n	80044c0 <SendWSPR+0x48>
		if (((rand() % 101) > WSPRTXFraction) && (!WSPRFirstTime))
 80044f8:	f00c fc06 	bl	8010d08 <rand>
 80044fc:	4b51      	ldr	r3, [pc, #324]	; (8004644 <SendWSPR+0x1cc>)
 80044fe:	2165      	movs	r1, #101	; 0x65
 8004500:	781a      	ldrb	r2, [r3, #0]
 8004502:	4b53      	ldr	r3, [pc, #332]	; (8004650 <SendWSPR+0x1d8>)
 8004504:	fb83 3400 	smull	r3, r4, r3, r0
 8004508:	17c3      	asrs	r3, r0, #31
 800450a:	ebc3 1324 	rsb	r3, r3, r4, asr #4
 800450e:	4c51      	ldr	r4, [pc, #324]	; (8004654 <SendWSPR+0x1dc>)
 8004510:	fb01 0013 	mls	r0, r1, r3, r0
 8004514:	4290      	cmp	r0, r2
 8004516:	dd17      	ble.n	8004548 <SendWSPR+0xd0>
 8004518:	7823      	ldrb	r3, [r4, #0]
 800451a:	b9ab      	cbnz	r3, 8004548 <SendWSPR+0xd0>
				if(KEYER_DASH || KEYER_DOT)
 800451c:	4c4b      	ldr	r4, [pc, #300]	; (800464c <SendWSPR+0x1d4>)
 800451e:	e002      	b.n	8004526 <SendWSPR+0xae>
 8004520:	f005 fdb2 	bl	800a088 <HAL_GPIO_ReadPin>
 8004524:	b160      	cbz	r0, 8004540 <SendWSPR+0xc8>
			while (SystemSeconds != 1)
 8004526:	f8d8 3000 	ldr.w	r3, [r8]
				if(KEYER_DASH || KEYER_DOT)
 800452a:	2140      	movs	r1, #64	; 0x40
 800452c:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 800452e:	2b01      	cmp	r3, #1
 8004530:	d0bc      	beq.n	80044ac <SendWSPR+0x34>
				if(KEYER_DASH || KEYER_DOT)
 8004532:	f005 fda9 	bl	800a088 <HAL_GPIO_ReadPin>
 8004536:	4603      	mov	r3, r0
 8004538:	2180      	movs	r1, #128	; 0x80
 800453a:	4620      	mov	r0, r4
 800453c:	2b00      	cmp	r3, #0
 800453e:	d1ef      	bne.n	8004520 <SendWSPR+0xa8>
}
 8004540:	ecbd 8b02 	vpop	{d8}
 8004544:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (HAL_ADCEx_MultiModeStart_DMA(HAdc1,
 8004548:	4b43      	ldr	r3, [pc, #268]	; (8004658 <SendWSPR+0x1e0>)
 800454a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800454e:	4943      	ldr	r1, [pc, #268]	; (800465c <SendWSPR+0x1e4>)
 8004550:	6818      	ldr	r0, [r3, #0]
 8004552:	f003 fc75 	bl	8007e40 <HAL_ADCEx_MultiModeStart_DMA>
 8004556:	2800      	cmp	r0, #0
 8004558:	d15f      	bne.n	800461a <SendWSPR+0x1a2>
			WSPRFirstTime = 0;
 800455a:	2300      	movs	r3, #0
			TXSwitch(1);
 800455c:	2001      	movs	r0, #1
			WSPRFirstTime = 0;
 800455e:	7023      	strb	r3, [r4, #0]
			TXSwitch(1);
 8004560:	f000 fd12 	bl	8004f88 <TXSwitch>
			CarrierEnable(1);
 8004564:	2001      	movs	r0, #1
				if(KEYER_DASH || KEYER_DOT)
 8004566:	4c39      	ldr	r4, [pc, #228]	; (800464c <SendWSPR+0x1d4>)
			CarrierEnable(1);
 8004568:	f000 fd76 	bl	8005058 <CarrierEnable>
			while (SystemSeconds != 1)
 800456c:	e00a      	b.n	8004584 <SendWSPR+0x10c>
				if(KEYER_DASH || KEYER_DOT)
 800456e:	f005 fd8b 	bl	800a088 <HAL_GPIO_ReadPin>
 8004572:	4603      	mov	r3, r0
 8004574:	2180      	movs	r1, #128	; 0x80
 8004576:	4620      	mov	r0, r4
 8004578:	2b00      	cmp	r3, #0
 800457a:	d0e1      	beq.n	8004540 <SendWSPR+0xc8>
 800457c:	f005 fd84 	bl	800a088 <HAL_GPIO_ReadPin>
 8004580:	2800      	cmp	r0, #0
 8004582:	d0dd      	beq.n	8004540 <SendWSPR+0xc8>
			while (SystemSeconds != 1)
 8004584:	f8d8 7000 	ldr.w	r7, [r8]
				if(KEYER_DASH || KEYER_DOT)
 8004588:	2140      	movs	r1, #64	; 0x40
 800458a:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 800458c:	2f01      	cmp	r7, #1
 800458e:	d1ee      	bne.n	800456e <SendWSPR+0xf6>
			WSPRTone = syms[txIndex++];
 8004590:	4b25      	ldr	r3, [pc, #148]	; (8004628 <SendWSPR+0x1b0>)
 8004592:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8004670 <SendWSPR+0x1f8>
 8004596:	781a      	ldrb	r2, [r3, #0]
 8004598:	4699      	mov	r9, r3
			WSPRStartTick = HAL_GetTick();
 800459a:	4d31      	ldr	r5, [pc, #196]	; (8004660 <SendWSPR+0x1e8>)
						LED_GREEN_OFF;
 800459c:	ed9f 8a2a 	vldr	s16, [pc, #168]	; 8004648 <SendWSPR+0x1d0>
			WSPRTone = syms[txIndex++];
 80045a0:	f88a 2000 	strb.w	r2, [sl]
			WSPRStartTick = HAL_GetTick();
 80045a4:	f002 fb6c 	bl	8006c80 <HAL_GetTick>
 80045a8:	6028      	str	r0, [r5, #0]
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80045aa:	4b2e      	ldr	r3, [pc, #184]	; (8004664 <SendWSPR+0x1ec>)
 80045ac:	037c      	lsls	r4, r7, #13
 80045ae:	fba3 3404 	umull	r3, r4, r3, r4
 80045b2:	07fb      	lsls	r3, r7, #31
 80045b4:	ea4f 04d4 	mov.w	r4, r4, lsr #3
 80045b8:	d522      	bpl.n	8004600 <SendWSPR+0x188>
 80045ba:	e001      	b.n	80045c0 <SendWSPR+0x148>
						LED_GREEN_OFF;
 80045bc:	f005 fd6a 	bl	800a094 <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80045c0:	f002 fb5e 	bl	8006c80 <HAL_GetTick>
 80045c4:	682e      	ldr	r6, [r5, #0]
 80045c6:	4603      	mov	r3, r0
						LED_GREEN_OFF;
 80045c8:	2200      	movs	r2, #0
 80045ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80045ce:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80045d2:	1b9b      	subs	r3, r3, r6
 80045d4:	429c      	cmp	r4, r3
 80045d6:	d8f1      	bhi.n	80045bc <SendWSPR+0x144>
				WSPRTone = syms[txIndex++];
 80045d8:	3701      	adds	r7, #1
 80045da:	f819 3f01 	ldrb.w	r3, [r9, #1]!
			while (txIndex < 162) {
 80045de:	2fa2      	cmp	r7, #162	; 0xa2
				WSPRTone = syms[txIndex++];
 80045e0:	f88a 3000 	strb.w	r3, [sl]
			while (txIndex < 162) {
 80045e4:	d1e1      	bne.n	80045aa <SendWSPR+0x132>
			TXSwitch(0);
 80045e6:	2000      	movs	r0, #0
 80045e8:	f000 fcce 	bl	8004f88 <TXSwitch>
			CarrierEnable(0);
 80045ec:	2000      	movs	r0, #0
 80045ee:	f000 fd33 	bl	8005058 <CarrierEnable>
			HAL_ADCEx_MultiModeStop_DMA(HAdc1);
 80045f2:	4b19      	ldr	r3, [pc, #100]	; (8004658 <SendWSPR+0x1e0>)
 80045f4:	6818      	ldr	r0, [r3, #0]
 80045f6:	f003 fc9f 	bl	8007f38 <HAL_ADCEx_MultiModeStop_DMA>
 80045fa:	e757      	b.n	80044ac <SendWSPR+0x34>
						LED_GREEN_ON;
 80045fc:	f005 fd4a 	bl	800a094 <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 8004600:	f002 fb3e 	bl	8006c80 <HAL_GetTick>
 8004604:	682e      	ldr	r6, [r5, #0]
 8004606:	4603      	mov	r3, r0
						LED_GREEN_ON;
 8004608:	2201      	movs	r2, #1
 800460a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800460e:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 8004612:	1b9b      	subs	r3, r3, r6
 8004614:	42a3      	cmp	r3, r4
 8004616:	d3f1      	bcc.n	80045fc <SendWSPR+0x184>
 8004618:	e7de      	b.n	80045d8 <SendWSPR+0x160>
				Error_Handler();
 800461a:	f000 fd7b 	bl	8005114 <Error_Handler>
 800461e:	e79c      	b.n	800455a <SendWSPR+0xe2>
 8004620:	c0000000 	.word	0xc0000000
 8004624:	415adb21 	.word	0x415adb21
 8004628:	24000714 	.word	0x24000714
 800462c:	0801dcb8 	.word	0x0801dcb8
 8004630:	24006244 	.word	0x24006244
 8004634:	4ad6d90e 	.word	0x4ad6d90e
 8004638:	24006254 	.word	0x24006254
 800463c:	24005224 	.word	0x24005224
 8004640:	24005218 	.word	0x24005218
 8004644:	240073ee 	.word	0x240073ee
 8004648:	58020400 	.word	0x58020400
 800464c:	58020000 	.word	0x58020000
 8004650:	288df0cb 	.word	0x288df0cb
 8004654:	2400020c 	.word	0x2400020c
 8004658:	24005230 	.word	0x24005230
 800465c:	24007400 	.word	0x24007400
 8004660:	24000710 	.word	0x24000710
 8004664:	aaaaaaab 	.word	0xaaaaaaab
 8004668:	240062c8 	.word	0x240062c8
 800466c:	240062c4 	.word	0x240062c4
 8004670:	240073ef 	.word	0x240073ef

08004674 <DisplayStatus.part.0>:
	static char StringStep[8];
	static char StringTxPower[8];

	if (!DisableDisplay)
	{
		switch(Fstep)
 8004674:	4b74      	ldr	r3, [pc, #464]	; (8004848 <DisplayStatus.part.0+0x1d4>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
void DisplayStatus(void)
 800467c:	b570      	push	{r4, r5, r6, lr}
 800467e:	b08a      	sub	sp, #40	; 0x28
		switch(Fstep)
 8004680:	f000 80d8 	beq.w	8004834 <DisplayStatus.part.0+0x1c0>
 8004684:	d81f      	bhi.n	80046c6 <DisplayStatus.part.0+0x52>
 8004686:	2b0a      	cmp	r3, #10
 8004688:	f000 80c6 	beq.w	8004818 <DisplayStatus.part.0+0x1a4>
 800468c:	2b64      	cmp	r3, #100	; 0x64
 800468e:	d110      	bne.n	80046b2 <DisplayStatus.part.0+0x3e>
		{
		case 1:			strcpy(StringStep,"   1 "); break;
		case 10: 		strcpy(StringStep,"  10 "); break;
		case 100: 		strcpy(StringStep," 100 "); break;
 8004690:	4b6e      	ldr	r3, [pc, #440]	; (800484c <DisplayStatus.part.0+0x1d8>)
 8004692:	4a6f      	ldr	r2, [pc, #444]	; (8004850 <DisplayStatus.part.0+0x1dc>)
 8004694:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004698:	6010      	str	r0, [r2, #0]
 800469a:	8091      	strh	r1, [r2, #4]
		case 9000: 		strcpy(StringStep,"   9K"); break;
		case 10000:		strcpy(StringStep,"  10K"); break;
		case 100000: 	strcpy(StringStep," 100K"); break;
		}

		switch(CurrentMode)
 800469c:	4b6d      	ldr	r3, [pc, #436]	; (8004854 <DisplayStatus.part.0+0x1e0>)
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	2b03      	cmp	r3, #3
 80046a2:	f200 80ce 	bhi.w	8004842 <DisplayStatus.part.0+0x1ce>
 80046a6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80046aa:	00ab      	.short	0x00ab
 80046ac:	008500a7 	.word	0x008500a7
 80046b0:	0029      	.short	0x0029
		switch(Fstep)
 80046b2:	2b01      	cmp	r3, #1
 80046b4:	f040 80aa 	bne.w	800480c <DisplayStatus.part.0+0x198>
		case 1:			strcpy(StringStep,"   1 "); break;
 80046b8:	4b67      	ldr	r3, [pc, #412]	; (8004858 <DisplayStatus.part.0+0x1e4>)
 80046ba:	4a65      	ldr	r2, [pc, #404]	; (8004850 <DisplayStatus.part.0+0x1dc>)
 80046bc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80046c0:	6010      	str	r0, [r2, #0]
 80046c2:	8091      	strh	r1, [r2, #4]
 80046c4:	e7ea      	b.n	800469c <DisplayStatus.part.0+0x28>
		switch(Fstep)
 80046c6:	f242 7210 	movw	r2, #10000	; 0x2710
 80046ca:	4293      	cmp	r3, r2
 80046cc:	f000 80ab 	beq.w	8004826 <DisplayStatus.part.0+0x1b2>
 80046d0:	4a62      	ldr	r2, [pc, #392]	; (800485c <DisplayStatus.part.0+0x1e8>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d106      	bne.n	80046e4 <DisplayStatus.part.0+0x70>
		case 100000: 	strcpy(StringStep," 100K"); break;
 80046d6:	4b62      	ldr	r3, [pc, #392]	; (8004860 <DisplayStatus.part.0+0x1ec>)
 80046d8:	4a5d      	ldr	r2, [pc, #372]	; (8004850 <DisplayStatus.part.0+0x1dc>)
 80046da:	e893 0003 	ldmia.w	r3, {r0, r1}
 80046de:	6010      	str	r0, [r2, #0]
 80046e0:	8091      	strh	r1, [r2, #4]
 80046e2:	e7db      	b.n	800469c <DisplayStatus.part.0+0x28>
		switch(Fstep)
 80046e4:	f242 3228 	movw	r2, #9000	; 0x2328
 80046e8:	4293      	cmp	r3, r2
 80046ea:	f040 808f 	bne.w	800480c <DisplayStatus.part.0+0x198>
		case 9000: 		strcpy(StringStep,"   9K"); break;
 80046ee:	4b5d      	ldr	r3, [pc, #372]	; (8004864 <DisplayStatus.part.0+0x1f0>)
 80046f0:	4a57      	ldr	r2, [pc, #348]	; (8004850 <DisplayStatus.part.0+0x1dc>)
 80046f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80046f6:	6010      	str	r0, [r2, #0]
 80046f8:	8091      	strh	r1, [r2, #4]
 80046fa:	e7cf      	b.n	800469c <DisplayStatus.part.0+0x28>
		{
		case LSB: strcpy(StringMode,"LSB"); break;
		case USB: strcpy(StringMode,"USB"); break;
		case AM: strcpy(StringMode,"AM"); break;
		case CW: strcpy(StringMode,"CW"); break;
 80046fc:	4b5a      	ldr	r3, [pc, #360]	; (8004868 <DisplayStatus.part.0+0x1f4>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4e5a      	ldr	r6, [pc, #360]	; (800486c <DisplayStatus.part.0+0x1f8>)
 8004702:	0c19      	lsrs	r1, r3, #16
 8004704:	8033      	strh	r3, [r6, #0]
 8004706:	70b1      	strb	r1, [r6, #2]
		}
		switch (CurrentAGC)
 8004708:	4b59      	ldr	r3, [pc, #356]	; (8004870 <DisplayStatus.part.0+0x1fc>)
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d058      	beq.n	80047c2 <DisplayStatus.part.0+0x14e>
 8004710:	2b01      	cmp	r3, #1
 8004712:	d179      	bne.n	8004808 <DisplayStatus.part.0+0x194>
		{
		case Fast: strcpy(StringAGC,"Fast"); break;
		case Slow: strcpy(StringAGC,"Slow"); break;
 8004714:	4b57      	ldr	r3, [pc, #348]	; (8004874 <DisplayStatus.part.0+0x200>)
 8004716:	4d58      	ldr	r5, [pc, #352]	; (8004878 <DisplayStatus.part.0+0x204>)
 8004718:	e893 0003 	ldmia.w	r3, {r0, r1}
 800471c:	6028      	str	r0, [r5, #0]
 800471e:	7129      	strb	r1, [r5, #4]
		}
		switch (CurrentBW)
 8004720:	4b56      	ldr	r3, [pc, #344]	; (800487c <DisplayStatus.part.0+0x208>)
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d056      	beq.n	80047d6 <DisplayStatus.part.0+0x162>
 8004728:	2b01      	cmp	r3, #1
 800472a:	d16b      	bne.n	8004804 <DisplayStatus.part.0+0x190>
		{
		case Narrow: strcpy(StringWidth,"Narrow"); break;
		case Wide: strcpy(StringWidth,"Wide"); break;
 800472c:	4b54      	ldr	r3, [pc, #336]	; (8004880 <DisplayStatus.part.0+0x20c>)
 800472e:	4c55      	ldr	r4, [pc, #340]	; (8004884 <DisplayStatus.part.0+0x210>)
 8004730:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004734:	6020      	str	r0, [r4, #0]
 8004736:	7121      	strb	r1, [r4, #4]
		}
		switch (TxPowerOut)
 8004738:	4b53      	ldr	r3, [pc, #332]	; (8004888 <DisplayStatus.part.0+0x214>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004740:	d056      	beq.n	80047f0 <DisplayStatus.part.0+0x17c>
 8004742:	f640 71ff 	movw	r1, #4095	; 0xfff
 8004746:	428b      	cmp	r3, r1
 8004748:	d062      	beq.n	8004810 <DisplayStatus.part.0+0x19c>
 800474a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800474e:	4b4f      	ldr	r3, [pc, #316]	; (800488c <DisplayStatus.part.0+0x218>)
		{
		case LOW_POWER_OUT: strcpy(StringTxPower,"Low"); break;
 8004750:	bf04      	itt	eq
 8004752:	494f      	ldreq	r1, [pc, #316]	; (8004890 <DisplayStatus.part.0+0x21c>)
 8004754:	6019      	streq	r1, [r3, #0]
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
		}
		sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s AGG %s ERR %d WPM %d PWR %s Volume %1.1f   \r", LOfreq/1000.f, StringStep, StringMode, StringWidth, StringAGC, TXFreqError, keyer_speed, StringTxPower, volume);
 8004756:	9306      	str	r3, [sp, #24]
 8004758:	4b4e      	ldr	r3, [pc, #312]	; (8004894 <DisplayStatus.part.0+0x220>)
 800475a:	9503      	str	r5, [sp, #12]
 800475c:	9402      	str	r4, [sp, #8]
 800475e:	ed93 7a00 	vldr	s14, [r3]
 8004762:	4b4d      	ldr	r3, [pc, #308]	; (8004898 <DisplayStatus.part.0+0x224>)
 8004764:	9601      	str	r6, [sp, #4]
 8004766:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	484b      	ldr	r0, [pc, #300]	; (800489c <DisplayStatus.part.0+0x228>)
 800476e:	eddf 6a4c 	vldr	s13, [pc, #304]	; 80048a0 <DisplayStatus.part.0+0x22c>
 8004772:	6804      	ldr	r4, [r0, #0]
 8004774:	9304      	str	r3, [sp, #16]
 8004776:	4b4b      	ldr	r3, [pc, #300]	; (80048a4 <DisplayStatus.part.0+0x230>)
 8004778:	9200      	str	r2, [sp, #0]
 800477a:	9405      	str	r4, [sp, #20]
 800477c:	494a      	ldr	r1, [pc, #296]	; (80048a8 <DisplayStatus.part.0+0x234>)
 800477e:	484b      	ldr	r0, [pc, #300]	; (80048ac <DisplayStatus.part.0+0x238>)
 8004780:	ed8d 7b08 	vstr	d7, [sp, #32]
 8004784:	edd3 7a00 	vldr	s15, [r3]
 8004788:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800478c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004790:	ec53 2b17 	vmov	r2, r3, d7
 8004794:	f00d f880 	bl	8011898 <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8004798:	4844      	ldr	r0, [pc, #272]	; (80048ac <DisplayStatus.part.0+0x238>)
 800479a:	f7fb fe51 	bl	8000440 <strlen>
 800479e:	4601      	mov	r1, r0
 80047a0:	4842      	ldr	r0, [pc, #264]	; (80048ac <DisplayStatus.part.0+0x238>)
 80047a2:	b289      	uxth	r1, r1
 80047a4:	f00b fffe 	bl	80107a4 <CDC_Transmit_FS>
	HAL_Delay(1);
 80047a8:	2001      	movs	r0, #1
		PrintUI(UartTXString);
	}
}
 80047aa:	b00a      	add	sp, #40	; 0x28
 80047ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(1);
 80047b0:	f002 ba6c 	b.w	8006c8c <HAL_Delay>
		case USB: strcpy(StringMode,"USB"); break;
 80047b4:	4b3e      	ldr	r3, [pc, #248]	; (80048b0 <DisplayStatus.part.0+0x23c>)
 80047b6:	4e2d      	ldr	r6, [pc, #180]	; (800486c <DisplayStatus.part.0+0x1f8>)
 80047b8:	6033      	str	r3, [r6, #0]
		switch (CurrentAGC)
 80047ba:	4b2d      	ldr	r3, [pc, #180]	; (8004870 <DisplayStatus.part.0+0x1fc>)
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1a6      	bne.n	8004710 <DisplayStatus.part.0+0x9c>
		case Fast: strcpy(StringAGC,"Fast"); break;
 80047c2:	4b3c      	ldr	r3, [pc, #240]	; (80048b4 <DisplayStatus.part.0+0x240>)
 80047c4:	4d2c      	ldr	r5, [pc, #176]	; (8004878 <DisplayStatus.part.0+0x204>)
 80047c6:	e893 0003 	ldmia.w	r3, {r0, r1}
		switch (CurrentBW)
 80047ca:	4b2c      	ldr	r3, [pc, #176]	; (800487c <DisplayStatus.part.0+0x208>)
		case Fast: strcpy(StringAGC,"Fast"); break;
 80047cc:	6028      	str	r0, [r5, #0]
		switch (CurrentBW)
 80047ce:	781b      	ldrb	r3, [r3, #0]
		case Fast: strcpy(StringAGC,"Fast"); break;
 80047d0:	7129      	strb	r1, [r5, #4]
		switch (CurrentBW)
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d1a8      	bne.n	8004728 <DisplayStatus.part.0+0xb4>
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 80047d6:	4b38      	ldr	r3, [pc, #224]	; (80048b8 <DisplayStatus.part.0+0x244>)
 80047d8:	4c2a      	ldr	r4, [pc, #168]	; (8004884 <DisplayStatus.part.0+0x210>)
 80047da:	e893 0003 	ldmia.w	r3, {r0, r1}
		switch (TxPowerOut)
 80047de:	4b2a      	ldr	r3, [pc, #168]	; (8004888 <DisplayStatus.part.0+0x214>)
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 80047e0:	80a1      	strh	r1, [r4, #4]
 80047e2:	0c09      	lsrs	r1, r1, #16
		switch (TxPowerOut)
 80047e4:	681b      	ldr	r3, [r3, #0]
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 80047e6:	6020      	str	r0, [r4, #0]
		switch (TxPowerOut)
 80047e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 80047ec:	71a1      	strb	r1, [r4, #6]
		switch (TxPowerOut)
 80047ee:	d1a8      	bne.n	8004742 <DisplayStatus.part.0+0xce>
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
 80047f0:	4b26      	ldr	r3, [pc, #152]	; (800488c <DisplayStatus.part.0+0x218>)
 80047f2:	4932      	ldr	r1, [pc, #200]	; (80048bc <DisplayStatus.part.0+0x248>)
 80047f4:	6019      	str	r1, [r3, #0]
 80047f6:	e7ae      	b.n	8004756 <DisplayStatus.part.0+0xe2>
		case LSB: strcpy(StringMode,"LSB"); break;
 80047f8:	4e1c      	ldr	r6, [pc, #112]	; (800486c <DisplayStatus.part.0+0x1f8>)
 80047fa:	4b31      	ldr	r3, [pc, #196]	; (80048c0 <DisplayStatus.part.0+0x24c>)
 80047fc:	6033      	str	r3, [r6, #0]
 80047fe:	e783      	b.n	8004708 <DisplayStatus.part.0+0x94>
		case AM: strcpy(StringMode,"AM"); break;
 8004800:	4b30      	ldr	r3, [pc, #192]	; (80048c4 <DisplayStatus.part.0+0x250>)
 8004802:	e77c      	b.n	80046fe <DisplayStatus.part.0+0x8a>
 8004804:	4c1f      	ldr	r4, [pc, #124]	; (8004884 <DisplayStatus.part.0+0x210>)
 8004806:	e797      	b.n	8004738 <DisplayStatus.part.0+0xc4>
 8004808:	4d1b      	ldr	r5, [pc, #108]	; (8004878 <DisplayStatus.part.0+0x204>)
 800480a:	e789      	b.n	8004720 <DisplayStatus.part.0+0xac>
 800480c:	4a10      	ldr	r2, [pc, #64]	; (8004850 <DisplayStatus.part.0+0x1dc>)
 800480e:	e745      	b.n	800469c <DisplayStatus.part.0+0x28>
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
 8004810:	4b1e      	ldr	r3, [pc, #120]	; (800488c <DisplayStatus.part.0+0x218>)
 8004812:	492d      	ldr	r1, [pc, #180]	; (80048c8 <DisplayStatus.part.0+0x254>)
 8004814:	6019      	str	r1, [r3, #0]
 8004816:	e79e      	b.n	8004756 <DisplayStatus.part.0+0xe2>
		case 10: 		strcpy(StringStep,"  10 "); break;
 8004818:	4b2c      	ldr	r3, [pc, #176]	; (80048cc <DisplayStatus.part.0+0x258>)
 800481a:	4a0d      	ldr	r2, [pc, #52]	; (8004850 <DisplayStatus.part.0+0x1dc>)
 800481c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004820:	6010      	str	r0, [r2, #0]
 8004822:	8091      	strh	r1, [r2, #4]
 8004824:	e73a      	b.n	800469c <DisplayStatus.part.0+0x28>
		case 10000:		strcpy(StringStep,"  10K"); break;
 8004826:	4b2a      	ldr	r3, [pc, #168]	; (80048d0 <DisplayStatus.part.0+0x25c>)
 8004828:	4a09      	ldr	r2, [pc, #36]	; (8004850 <DisplayStatus.part.0+0x1dc>)
 800482a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800482e:	6010      	str	r0, [r2, #0]
 8004830:	8091      	strh	r1, [r2, #4]
 8004832:	e733      	b.n	800469c <DisplayStatus.part.0+0x28>
		case 1000: 		strcpy(StringStep,"   1K"); break;
 8004834:	4b27      	ldr	r3, [pc, #156]	; (80048d4 <DisplayStatus.part.0+0x260>)
 8004836:	4a06      	ldr	r2, [pc, #24]	; (8004850 <DisplayStatus.part.0+0x1dc>)
 8004838:	e893 0003 	ldmia.w	r3, {r0, r1}
 800483c:	6010      	str	r0, [r2, #0]
 800483e:	8091      	strh	r1, [r2, #4]
 8004840:	e72c      	b.n	800469c <DisplayStatus.part.0+0x28>
 8004842:	4e0a      	ldr	r6, [pc, #40]	; (800486c <DisplayStatus.part.0+0x1f8>)
 8004844:	e760      	b.n	8004708 <DisplayStatus.part.0+0x94>
 8004846:	bf00      	nop
 8004848:	2400522c 	.word	0x2400522c
 800484c:	0801de7c 	.word	0x0801de7c
 8004850:	240062ac 	.word	0x240062ac
 8004854:	24001006 	.word	0x24001006
 8004858:	0801de6c 	.word	0x0801de6c
 800485c:	000186a0 	.word	0x000186a0
 8004860:	0801de9c 	.word	0x0801de9c
 8004864:	0801de8c 	.word	0x0801de8c
 8004868:	0801dea8 	.word	0x0801dea8
 800486c:	240062a4 	.word	0x240062a4
 8004870:	24001004 	.word	0x24001004
 8004874:	0801deb4 	.word	0x0801deb4
 8004878:	2400629c 	.word	0x2400629c
 800487c:	24001005 	.word	0x24001005
 8004880:	0801dec4 	.word	0x0801dec4
 8004884:	240062bc 	.word	0x240062bc
 8004888:	240062dc 	.word	0x240062dc
 800488c:	240062b4 	.word	0x240062b4
 8004890:	00776f4c 	.word	0x00776f4c
 8004894:	2400b9d8 	.word	0x2400b9d8
 8004898:	240062d0 	.word	0x240062d0
 800489c:	2400a818 	.word	0x2400a818
 80048a0:	3a83126f 	.word	0x3a83126f
 80048a4:	24006244 	.word	0x24006244
 80048a8:	0801decc 	.word	0x0801decc
 80048ac:	240063e8 	.word	0x240063e8
 80048b0:	00425355 	.word	0x00425355
 80048b4:	0801deac 	.word	0x0801deac
 80048b8:	0801debc 	.word	0x0801debc
 80048bc:	0064694d 	.word	0x0064694d
 80048c0:	0042534c 	.word	0x0042534c
 80048c4:	0801dea4 	.word	0x0801dea4
 80048c8:	0078614d 	.word	0x0078614d
 80048cc:	0801de74 	.word	0x0801de74
 80048d0:	0801de94 	.word	0x0801de94
 80048d4:	0801de84 	.word	0x0801de84

080048d8 <HAL_COMP_TriggerCallback>:
	CompTrigTime = DWT->CYCCNT;
 80048d8:	4a0a      	ldr	r2, [pc, #40]	; (8004904 <HAL_COMP_TriggerCallback+0x2c>)
	if ((CompTrigTime - LastCompTrigTime) > 6000)
 80048da:	f241 7070 	movw	r0, #6000	; 0x1770
	CompTrigTime = DWT->CYCCNT;
 80048de:	4b0a      	ldr	r3, [pc, #40]	; (8004908 <HAL_COMP_TriggerCallback+0x30>)
 80048e0:	6852      	ldr	r2, [r2, #4]
	if ((CompTrigTime - LastCompTrigTime) > 6000)
 80048e2:	490a      	ldr	r1, [pc, #40]	; (800490c <HAL_COMP_TriggerCallback+0x34>)
{
 80048e4:	b410      	push	{r4}
	CompTrigTime = DWT->CYCCNT;
 80048e6:	601a      	str	r2, [r3, #0]
	if ((CompTrigTime - LastCompTrigTime) > 6000)
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	680c      	ldr	r4, [r1, #0]
 80048ec:	1b12      	subs	r2, r2, r4
 80048ee:	4282      	cmp	r2, r0
 80048f0:	d903      	bls.n	80048fa <HAL_COMP_TriggerCallback+0x22>
	 CompCounter++;
 80048f2:	4807      	ldr	r0, [pc, #28]	; (8004910 <HAL_COMP_TriggerCallback+0x38>)
 80048f4:	6802      	ldr	r2, [r0, #0]
 80048f6:	3201      	adds	r2, #1
 80048f8:	6002      	str	r2, [r0, #0]
	LastCompTrigTime = CompTrigTime;
 80048fa:	681b      	ldr	r3, [r3, #0]
}
 80048fc:	f85d 4b04 	ldr.w	r4, [sp], #4
	LastCompTrigTime = CompTrigTime;
 8004900:	600b      	str	r3, [r1, #0]
}
 8004902:	4770      	bx	lr
 8004904:	e0001000 	.word	0xe0001000
 8004908:	24000ffc 	.word	0x24000ffc
 800490c:	2400624c 	.word	0x2400624c
 8004910:	24000ff8 	.word	0x24000ff8

08004914 <DWT_Delay_Init>:
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8004914:	4a12      	ldr	r2, [pc, #72]	; (8004960 <DWT_Delay_Init+0x4c>)
	DWT->CYCCNT = 0;
 8004916:	2000      	movs	r0, #0
	DWT->LAR = 0xC5ACCE55; // unlock CM7
 8004918:	4b12      	ldr	r3, [pc, #72]	; (8004964 <DWT_Delay_Init+0x50>)
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800491a:	f8d2 10fc 	ldr.w	r1, [r2, #252]	; 0xfc
 800491e:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
uint32_t DWT_Delay_Init(void) {
 8004922:	b410      	push	{r4}
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8004924:	f8c2 10fc 	str.w	r1, [r2, #252]	; 0xfc
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8004928:	f8d2 10fc 	ldr.w	r1, [r2, #252]	; 0xfc
	DWT->LAR = 0xC5ACCE55; // unlock CM7
 800492c:	4c0e      	ldr	r4, [pc, #56]	; (8004968 <DWT_Delay_Init+0x54>)
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 800492e:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8004932:	f8c2 10fc 	str.w	r1, [r2, #252]	; 0xfc
	DWT->LAR = 0xC5ACCE55; // unlock CM7
 8004936:	f8c3 4fb0 	str.w	r4, [r3, #4016]	; 0xfb0
	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	f022 0201 	bic.w	r2, r2, #1
 8004940:	601a      	str	r2, [r3, #0]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	f042 0201 	orr.w	r2, r2, #1
 8004948:	601a      	str	r2, [r3, #0]
	DWT->CYCCNT = 0;
 800494a:	6058      	str	r0, [r3, #4]
	asm("NOP");
 800494c:	bf00      	nop
	asm("NOP");
 800494e:	bf00      	nop
	asm("NOP");
 8004950:	bf00      	nop
	if(DWT->CYCCNT)
 8004952:	6858      	ldr	r0, [r3, #4]
}
 8004954:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004958:	fab0 f080 	clz	r0, r0
 800495c:	0940      	lsrs	r0, r0, #5
 800495e:	4770      	bx	lr
 8004960:	e000ed00 	.word	0xe000ed00
 8004964:	e0001000 	.word	0xe0001000
 8004968:	c5acce55 	.word	0xc5acce55

0800496c <HAL_ADC_ConvCpltCallback>:
{
 800496c:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800496e:	4b0b      	ldr	r3, [pc, #44]	; (800499c <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8004970:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8004974:	490a      	ldr	r1, [pc, #40]	; (80049a0 <HAL_ADC_ConvCpltCallback+0x34>)
 8004976:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 800497a:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800497e:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8004980:	4293      	cmp	r3, r2
 8004982:	d1fa      	bne.n	800497a <HAL_ADC_ConvCpltCallback+0xe>
 8004984:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004988:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(1);
 800498c:	2001      	movs	r0, #1
 800498e:	f7fd fded 	bl	800256c <ADC_Stream0_Handler>
	ubADCDualConversionComplete = SET;
 8004992:	4b04      	ldr	r3, [pc, #16]	; (80049a4 <HAL_ADC_ConvCpltCallback+0x38>)
 8004994:	2201      	movs	r2, #1
 8004996:	701a      	strb	r2, [r3, #0]
}
 8004998:	bd08      	pop	{r3, pc}
 800499a:	bf00      	nop
 800499c:	24007800 	.word	0x24007800
 80049a0:	e000ed00 	.word	0xe000ed00
 80049a4:	2400b9d6 	.word	0x2400b9d6

080049a8 <HAL_ADC_ConvHalfCpltCallback>:
{
 80049a8:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80049aa:	4b0b      	ldr	r3, [pc, #44]	; (80049d8 <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 80049ac:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80049b0:	490a      	ldr	r1, [pc, #40]	; (80049dc <HAL_ADC_ConvHalfCpltCallback+0x34>)
 80049b2:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 80049b6:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80049ba:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 80049bc:	4293      	cmp	r3, r2
 80049be:	d1fa      	bne.n	80049b6 <HAL_ADC_ConvHalfCpltCallback+0xe>
 80049c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80049c4:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(0);
 80049c8:	2000      	movs	r0, #0
 80049ca:	f7fd fdcf 	bl	800256c <ADC_Stream0_Handler>
	ubADCDualConversionComplete = RESET;
 80049ce:	4b04      	ldr	r3, [pc, #16]	; (80049e0 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	701a      	strb	r2, [r3, #0]
}
 80049d4:	bd08      	pop	{r3, pc}
 80049d6:	bf00      	nop
 80049d8:	24007400 	.word	0x24007400
 80049dc:	e000ed00 	.word	0xe000ed00
 80049e0:	2400b9d6 	.word	0x2400b9d6

080049e4 <HAL_DAC_ConvCpltCallbackCh1>:
	ValidAudioHalf = &AudioOut[BSIZE];
 80049e4:	4b01      	ldr	r3, [pc, #4]	; (80049ec <HAL_DAC_ConvCpltCallbackCh1+0x8>)
 80049e6:	4a02      	ldr	r2, [pc, #8]	; (80049f0 <HAL_DAC_ConvCpltCallbackCh1+0xc>)
 80049e8:	601a      	str	r2, [r3, #0]
}
 80049ea:	4770      	bx	lr
 80049ec:	240073e8 	.word	0x240073e8
 80049f0:	24000be0 	.word	0x24000be0

080049f4 <HAL_DAC_ConvHalfCpltCallbackCh1>:
	ValidAudioHalf = &AudioOut[0];
 80049f4:	4b01      	ldr	r3, [pc, #4]	; (80049fc <HAL_DAC_ConvHalfCpltCallbackCh1+0x8>)
 80049f6:	4a02      	ldr	r2, [pc, #8]	; (8004a00 <HAL_DAC_ConvHalfCpltCallbackCh1+0xc>)
 80049f8:	601a      	str	r2, [r3, #0]
}
 80049fa:	4770      	bx	lr
 80049fc:	240073e8 	.word	0x240073e8
 8004a00:	240007e0 	.word	0x240007e0

08004a04 <HAL_ADC_LevelOutOfWindowCallback>:
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004a04:	4907      	ldr	r1, [pc, #28]	; (8004a24 <HAL_ADC_LevelOutOfWindowCallback+0x20>)
	OVFDetected = OVF_TIMEOUT;
 8004a06:	2002      	movs	r0, #2
 8004a08:	4b07      	ldr	r3, [pc, #28]	; (8004a28 <HAL_ADC_LevelOutOfWindowCallback+0x24>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004a0a:	6809      	ldr	r1, [r1, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8004a0c:	4a07      	ldr	r2, [pc, #28]	; (8004a2c <HAL_ADC_LevelOutOfWindowCallback+0x28>)
	OVFDetected = OVF_TIMEOUT;
 8004a0e:	8018      	strh	r0, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004a10:	684b      	ldr	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8004a12:	6812      	ldr	r2, [r2, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004a14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a18:	604b      	str	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8004a1a:	6853      	ldr	r3, [r2, #4]
 8004a1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a20:	6053      	str	r3, [r2, #4]
}
 8004a22:	4770      	bx	lr
 8004a24:	2400a41c 	.word	0x2400a41c
 8004a28:	24006262 	.word	0x24006262
 8004a2c:	2400a480 	.word	0x2400a480

08004a30 <SetWSPRPLLCoeff>:
 * for 7040.1 PLL coeffs are N 450, M 17, P 94, FracDiv 48
 */


void SetWSPRPLLCoeff(double TXFreq, uint16_t *FracDivCoeff, uint16_t *FracPWMCoeff)
{
 8004a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
	uint32_t m, n, p, od;
	volatile uint32_t fm, fn, fp, fdiff, fod, FMaxErr, FracDiv, i;
	LastTXFreq = (float)TXFreq;
#define TEST_COEFF 1
	for (i = 0; i < 4; i++) {
 8004a34:	2300      	movs	r3, #0
	LastTXFreq = (float)TXFreq;
 8004a36:	eef7 7bc0 	vcvt.f32.f64	s15, d0
 8004a3a:	4ab1      	ldr	r2, [pc, #708]	; (8004d00 <SetWSPRPLLCoeff+0x2d0>)
{
 8004a3c:	ed2d 8b02 	vpush	{d8}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 8004a40:	f20f 2bac 	addw	fp, pc, #684	; 0x2ac
 8004a44:	e9db ab00 	ldrd	sl, fp, [fp]
{
 8004a48:	b08f      	sub	sp, #60	; 0x3c
	LastTXFreq = (float)TXFreq;
 8004a4a:	edc2 7a00 	vstr	s15, [r2]
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 8004a4e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
	for (i = 0; i < 4; i++) {
 8004a52:	9305      	str	r3, [sp, #20]
 8004a54:	9b05      	ldr	r3, [sp, #20]
 8004a56:	2b03      	cmp	r3, #3
 8004a58:	f200 80e0 	bhi.w	8004c1c <SetWSPRPLLCoeff+0x1ec>
		for (m = 2; m <= 25; m++) //was 64
		{
			for (n = 2; n <= 512; n++) //was 1
			{
				for (p = 2; p <= 128; p += 2) {
					OutF = XTalFreq * n / m / p / od;
 8004a5c:	4ba9      	ldr	r3, [pc, #676]	; (8004d04 <SetWSPRPLLCoeff+0x2d4>)
 8004a5e:	4604      	mov	r4, r0
 8004a60:	460d      	mov	r5, r1
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8004a62:	ed9f 8aa9 	vldr	s16, [pc, #676]	; 8004d08 <SetWSPRPLLCoeff+0x2d8>
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
							&& ((XTalFreq * n / m) > 150000000.0)
 8004a66:	ed9f 2aa9 	vldr	s4, [pc, #676]	; 8004d0c <SetWSPRPLLCoeff+0x2dc>
						MinDiff = abs(OutF - TF);

						fp = p;
						fn = n;
						fm = m;
						fod = od;
 8004a6a:	2001      	movs	r0, #1
					OutF = XTalFreq * n / m / p / od;
 8004a6c:	edd3 2a00 	vldr	s5, [r3]
 8004a70:	4ea7      	ldr	r6, [pc, #668]	; (8004d10 <SetWSPRPLLCoeff+0x2e0>)
							&& ((XTalFreq * n / m) < 960000000.0)) {
 8004a72:	ed9f 1aa8 	vldr	s2, [pc, #672]	; 8004d14 <SetWSPRPLLCoeff+0x2e4>
		}
		if (fn < 511) {
			OutF = XTalFreq * fn / fm / fp / fod;
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
					* 8192 * 8); //FracDiv PWM has 8 levels
 8004a76:	ed9f 3ba0 	vldr	d3, [pc, #640]	; 8004cf8 <SetWSPRPLLCoeff+0x2c8>
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8004a7a:	ed9d 7a05 	vldr	s14, [sp, #20]
 8004a7e:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
		for (m = 2; m <= 25; m++) //was 64
 8004a82:	2102      	movs	r1, #2
			for (n = 2; n <= 512; n++) //was 1
 8004a84:	f240 2e01 	movw	lr, #513	; 0x201
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8004a88:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004a8c:	ee27 7a08 	vmul.f32	s14, s14, s16
 8004a90:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004a94:	ee37 7b00 	vadd.f64	d7, d7, d0
 8004a98:	ed8d 7b06 	vstr	d7, [sp, #24]
		MinDiff = 999999999;
 8004a9c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
					OutF = XTalFreq * n / m / p / od;
 8004aa0:	ee07 1a90 	vmov	s15, r1
			for (n = 2; n <= 512; n++) //was 1
 8004aa4:	2202      	movs	r2, #2
					OutF = XTalFreq * n / m / p / od;
 8004aa6:	eeb8 4ae7 	vcvt.f32.s32	s8, s15
 8004aaa:	eec8 1a84 	vdiv.f32	s3, s17, s8
 8004aae:	ee07 2a90 	vmov	s15, r2
				for (p = 2; p <= 128; p += 2) {
 8004ab2:	2302      	movs	r3, #2
					OutF = XTalFreq * n / m / p / od;
 8004ab4:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 8004ab8:	ee64 4aa2 	vmul.f32	s9, s9, s5
							&& ((XTalFreq * n / m) > 150000000.0)
 8004abc:	ee64 7aa1 	vmul.f32	s15, s9, s3
 8004ac0:	eef4 7a42 	vcmp.f32	s15, s4
 8004ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ac8:	dd05      	ble.n	8004ad6 <SetWSPRPLLCoeff+0xa6>
 8004aca:	eef4 7ac1 	vcmpe.f32	s15, s2
 8004ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ad2:	f100 80c4 	bmi.w	8004c5e <SetWSPRPLLCoeff+0x22e>
					OutF = XTalFreq * n / m / p / od;
 8004ad6:	ee07 3a90 	vmov	s15, r3
 8004ada:	3302      	adds	r3, #2
 8004adc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ae0:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004ae4:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 8004ae8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004aec:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 8004af0:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004af4:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8004af8:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8004afc:	ee37 7b45 	vsub.f64	d7, d7, d5
 8004b00:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b08:	dd03      	ble.n	8004b12 <SetWSPRPLLCoeff+0xe2>
 8004b0a:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004b0e:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
				for (p = 2; p <= 128; p += 2) {
 8004b12:	2b82      	cmp	r3, #130	; 0x82
 8004b14:	d1df      	bne.n	8004ad6 <SetWSPRPLLCoeff+0xa6>
			for (n = 2; n <= 512; n++) //was 1
 8004b16:	3201      	adds	r2, #1
 8004b18:	4572      	cmp	r2, lr
 8004b1a:	d1c8      	bne.n	8004aae <SetWSPRPLLCoeff+0x7e>
		for (m = 2; m <= 25; m++) //was 64
 8004b1c:	3101      	adds	r1, #1
 8004b1e:	291a      	cmp	r1, #26
 8004b20:	d1be      	bne.n	8004aa0 <SetWSPRPLLCoeff+0x70>
		if (fn < 511) {
 8004b22:	9b01      	ldr	r3, [sp, #4]
 8004b24:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8004b28:	f200 80dc 	bhi.w	8004ce4 <SetWSPRPLLCoeff+0x2b4>
			OutF = XTalFreq * fn / fm / fp / fod;
 8004b2c:	ed9d 7a01 	vldr	s14, [sp, #4]
 8004b30:	eddd 7a00 	vldr	s15, [sp]
 8004b34:	eddd 6a02 	vldr	s13, [sp, #8]
 8004b38:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004b3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b40:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004b44:	ee27 7a22 	vmul.f32	s14, s14, s5
 8004b48:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004b4c:	eddd 6a03 	vldr	s13, [sp, #12]
 8004b50:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004b54:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004b58:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004b5c:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 8004b60:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 8004b64:	9b01      	ldr	r3, [sp, #4]
 8004b66:	eddd 7a00 	vldr	s15, [sp]
 8004b6a:	eddd 6a02 	vldr	s13, [sp, #8]
 8004b6e:	3301      	adds	r3, #1
 8004b70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b74:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004b78:	ee07 3a10 	vmov	s14, r3
 8004b7c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004b80:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004b84:	eddd 6a03 	vldr	s13, [sp, #12]
 8004b88:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004b8c:	ee27 7a22 	vmul.f32	s14, s14, s5
 8004b90:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004b94:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004b98:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 8004b9c:	ed8d 7b08 	vstr	d7, [sp, #32]
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 8004ba0:	ed9d 5b06 	vldr	d5, [sp, #24]
 8004ba4:	ed9d 4b0a 	vldr	d4, [sp, #40]	; 0x28
 8004ba8:	ed9d 6b08 	vldr	d6, [sp, #32]
 8004bac:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8004bb0:	ee35 5b44 	vsub.f64	d5, d5, d4
 8004bb4:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004bb8:	ee85 7b06 	vdiv.f64	d7, d5, d6
					* 8192 * 8); //FracDiv PWM has 8 levels
 8004bbc:	ee27 7b03 	vmul.f64	d7, d7, d3
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 8004bc0:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 8004bc4:	ed8d 7a04 	vstr	s14, [sp, #16]
		} else {
			FracDiv = 8191 * 8;
		}

		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 8004bc8:	9b04      	ldr	r3, [sp, #16]
		FracDiv >>= 0x03;
 8004bca:	9a04      	ldr	r2, [sp, #16]
		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 8004bcc:	f003 0307 	and.w	r3, r3, #7
		FracDiv >>= 0x03;
 8004bd0:	ea4f 08d2 	mov.w	r8, r2, lsr #3
		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 8004bd4:	8033      	strh	r3, [r6, #0]
		FracDiv >>= 0x03;
 8004bd6:	f8cd 8010 	str.w	r8, [sp, #16]
		FracDivCoeff[i] = FracDiv;
 8004bda:	9f04      	ldr	r7, [sp, #16]
 8004bdc:	9a05      	ldr	r2, [sp, #20]
 8004bde:	b2bf      	uxth	r7, r7
 8004be0:	eb04 0942 	add.w	r9, r4, r2, lsl #1
 8004be4:	f824 7012 	strh.w	r7, [r4, r2, lsl #1]
		FracPWMCoeff[i] = FracDivPWM;
 8004be8:	9a05      	ldr	r2, [sp, #20]
	for (i = 0; i < 4; i++) {
 8004bea:	9905      	ldr	r1, [sp, #20]
		FracPWMCoeff[i] = FracDivPWM;
 8004bec:	f8b6 e000 	ldrh.w	lr, [r6]
	for (i = 0; i < 4; i++) {
 8004bf0:	3101      	adds	r1, #1
		FracPWMCoeff[i] = FracDivPWM;
 8004bf2:	f825 e012 	strh.w	lr, [r5, r2, lsl #1]
 8004bf6:	eb05 0242 	add.w	r2, r5, r2, lsl #1
	for (i = 0; i < 4; i++) {
 8004bfa:	9105      	str	r1, [sp, #20]
 8004bfc:	f8dd c014 	ldr.w	ip, [sp, #20]
 8004c00:	f1bc 0f03 	cmp.w	ip, #3
 8004c04:	f67f af39 	bls.w	8004a7a <SetWSPRPLLCoeff+0x4a>
 8004c08:	f8cd 8010 	str.w	r8, [sp, #16]
 8004c0c:	9105      	str	r1, [sp, #20]
 8004c0e:	4942      	ldr	r1, [pc, #264]	; (8004d18 <SetWSPRPLLCoeff+0x2e8>)
 8004c10:	8033      	strh	r3, [r6, #0]
 8004c12:	800b      	strh	r3, [r1, #0]
 8004c14:	f8a9 7000 	strh.w	r7, [r9]
 8004c18:	f8a2 e000 	strh.w	lr, [r2]
	}
	__HAL_RCC_PLL2_DISABLE();
 8004c1c:	4a3f      	ldr	r2, [pc, #252]	; (8004d1c <SetWSPRPLLCoeff+0x2ec>)
 8004c1e:	6813      	ldr	r3, [r2, #0]
 8004c20:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004c24:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1); //These parameters should stay the same for the 4 WSPR tones
 8004c26:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004c28:	9900      	ldr	r1, [sp, #0]
 8004c2a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004c2e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8004c32:	6293      	str	r3, [r2, #40]	; 0x28
 8004c34:	9901      	ldr	r1, [sp, #4]
 8004c36:	9b02      	ldr	r3, [sp, #8]
 8004c38:	3901      	subs	r1, #1
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004c40:	025b      	lsls	r3, r3, #9
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	430b      	orrs	r3, r1
 8004c46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c4a:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8004c4c:	6813      	ldr	r3, [r2, #0]
 8004c4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004c52:	6013      	str	r3, [r2, #0]
}
 8004c54:	b00f      	add	sp, #60	; 0x3c
 8004c56:	ecbd 8b02 	vpop	{d8}
 8004c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					OutF = XTalFreq * n / m / p / od;
 8004c5e:	ee07 3a90 	vmov	s15, r3
 8004c62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c66:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004c6a:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 8004c6e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004c72:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 8004c76:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004c7a:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8004c7e:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8004c82:	ee37 7b45 	vsub.f64	d7, d7, d5
 8004c86:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c8e:	d521      	bpl.n	8004cd4 <SetWSPRPLLCoeff+0x2a4>
 8004c90:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004c94:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8004c98:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004c9c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ca4:	dd16      	ble.n	8004cd4 <SetWSPRPLLCoeff+0x2a4>
						MinDiff = abs(OutF - TF);
 8004ca6:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8004caa:	ed9d 6b06 	vldr	d6, [sp, #24]
 8004cae:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004cb2:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8004cb6:	ee17 7a10 	vmov	r7, s14
 8004cba:	2f00      	cmp	r7, #0
 8004cbc:	bfb8      	it	lt
 8004cbe:	427f      	neglt	r7, r7
 8004cc0:	ee07 7a10 	vmov	s14, r7
 8004cc4:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8004cc8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
						fp = p;
 8004ccc:	9302      	str	r3, [sp, #8]
						fn = n;
 8004cce:	9201      	str	r2, [sp, #4]
						fm = m;
 8004cd0:	9100      	str	r1, [sp, #0]
						fod = od;
 8004cd2:	9003      	str	r0, [sp, #12]
				for (p = 2; p <= 128; p += 2) {
 8004cd4:	3302      	adds	r3, #2
 8004cd6:	2b82      	cmp	r3, #130	; 0x82
 8004cd8:	d1c1      	bne.n	8004c5e <SetWSPRPLLCoeff+0x22e>
			for (n = 2; n <= 512; n++) //was 1
 8004cda:	3201      	adds	r2, #1
 8004cdc:	4572      	cmp	r2, lr
 8004cde:	f47f aee6 	bne.w	8004aae <SetWSPRPLLCoeff+0x7e>
 8004ce2:	e71b      	b.n	8004b1c <SetWSPRPLLCoeff+0xec>
			FracDiv = 8191 * 8;
 8004ce4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8004ce8:	9304      	str	r3, [sp, #16]
 8004cea:	e76d      	b.n	8004bc8 <SetWSPRPLLCoeff+0x198>
 8004cec:	f3af 8000 	nop.w
 8004cf0:	ff800000 	.word	0xff800000
 8004cf4:	41cdcd64 	.word	0x41cdcd64
 8004cf8:	00000000 	.word	0x00000000
 8004cfc:	40f00000 	.word	0x40f00000
 8004d00:	24006254 	.word	0x24006254
 8004d04:	240073f0 	.word	0x240073f0
 8004d08:	3fbb7e91 	.word	0x3fbb7e91
 8004d0c:	4d0f0d18 	.word	0x4d0f0d18
 8004d10:	24005220 	.word	0x24005220
 8004d14:	4e64e1c0 	.word	0x4e64e1c0
 8004d18:	24006258 	.word	0x24006258
 8004d1c:	58024400 	.word	0x58024400

08004d20 <SetTXPLL>:
	{
		for (n = 2; n <= 512; n++) //was 1
		{
			for (p = 2; p <= 128; p+=2)
			{
				OutF = XTalFreq * n / m / p / od;
 8004d20:	4a90      	ldr	r2, [pc, #576]	; (8004f64 <SetTXPLL+0x244>)
 8004d22:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 8004d26:	4b90      	ldr	r3, [pc, #576]	; (8004f68 <SetTXPLL+0x248>)
	for (m = 2; m <= 25; m++) //was 64
 8004d28:	2002      	movs	r0, #2
				OutF = XTalFreq * n / m / p / od;
 8004d2a:	edd2 5a00 	vldr	s11, [r2]
		for (n = 2; n <= 512; n++) //was 1
 8004d2e:	f240 2c01 	movw	ip, #513	; 0x201
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004d32:	ed9f 5a8e 	vldr	s10, [pc, #568]	; 8004f6c <SetTXPLL+0x24c>
 8004d36:	ed9f 4a8e 	vldr	s8, [pc, #568]	; 8004f70 <SetTXPLL+0x250>
{
 8004d3a:	b410      	push	{r4}
					MinDiff = abs(OutF - TF);

					fp = p;
					fn = n;
					fm = m;
					fod = od;
 8004d3c:	2401      	movs	r4, #1
{
 8004d3e:	b08b      	sub	sp, #44	; 0x2c
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 8004d40:	9303      	str	r3, [sp, #12]
	MinDiff = 999999999;
 8004d42:	9303      	str	r3, [sp, #12]
				OutF = XTalFreq * n / m / p / od;
 8004d44:	ee07 0a90 	vmov	s15, r0
		for (n = 2; n <= 512; n++) //was 1
 8004d48:	2102      	movs	r1, #2
				OutF = XTalFreq * n / m / p / od;
 8004d4a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8004d4e:	eec3 4a86 	vdiv.f32	s9, s7, s12
 8004d52:	ee07 1a90 	vmov	s15, r1
			for (p = 2; p <= 128; p+=2)
 8004d56:	2302      	movs	r3, #2
				OutF = XTalFreq * n / m / p / od;
 8004d58:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004d5c:	ee66 6aa5 	vmul.f32	s13, s13, s11
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004d60:	ee66 7aa4 	vmul.f32	s15, s13, s9
 8004d64:	eef4 7a45 	vcmp.f32	s15, s10
 8004d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d6c:	dd05      	ble.n	8004d7a <SetTXPLL+0x5a>
 8004d6e:	eef4 7ac4 	vcmpe.f32	s15, s8
 8004d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d76:	f100 80b6 	bmi.w	8004ee6 <SetTXPLL+0x1c6>
				OutF = XTalFreq * n / m / p / od;
 8004d7a:	ee07 3a90 	vmov	s15, r3
 8004d7e:	3302      	adds	r3, #2
 8004d80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d84:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004d88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d8c:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004d90:	eddd 7a02 	vldr	s15, [sp, #8]
 8004d94:	ed9d 7a03 	vldr	s14, [sp, #12]
 8004d98:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004d9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004da4:	dd00      	ble.n	8004da8 <SetTXPLL+0x88>
 8004da6:	9a02      	ldr	r2, [sp, #8]
			for (p = 2; p <= 128; p+=2)
 8004da8:	2b82      	cmp	r3, #130	; 0x82
 8004daa:	d1e6      	bne.n	8004d7a <SetTXPLL+0x5a>
		for (n = 2; n <= 512; n++) //was 1
 8004dac:	3101      	adds	r1, #1
 8004dae:	4561      	cmp	r1, ip
 8004db0:	d1cf      	bne.n	8004d52 <SetTXPLL+0x32>
	for (m = 2; m <= 25; m++) //was 64
 8004db2:	3001      	adds	r0, #1
 8004db4:	281a      	cmp	r0, #26
 8004db6:	d1c5      	bne.n	8004d44 <SetTXPLL+0x24>
				}
			}
		}
	}
	if (fn < 511)
 8004db8:	9b05      	ldr	r3, [sp, #20]
 8004dba:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8004dbe:	f200 80cd 	bhi.w	8004f5c <SetTXPLL+0x23c>
	{
		OutF = XTalFreq * fn / fm / fp / fod;
 8004dc2:	ed9d 7a05 	vldr	s14, [sp, #20]
 8004dc6:	eddd 7a04 	vldr	s15, [sp, #16]
 8004dca:	ed9d 6a06 	vldr	s12, [sp, #24]
 8004dce:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004dd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dd6:	eddd 6a07 	vldr	s13, [sp, #28]
 8004dda:	eeb8 6a46 	vcvt.f32.u32	s12, s12
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 8004dde:	ed9f 5a65 	vldr	s10, [pc, #404]	; 8004f74 <SetTXPLL+0x254>
		OutF = XTalFreq * fn / fm / fp / fod;
 8004de2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004de6:	ee27 7a25 	vmul.f32	s14, s14, s11
 8004dea:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004dee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004df2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004df6:	edcd 6a02 	vstr	s13, [sp, #8]
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 8004dfa:	9b05      	ldr	r3, [sp, #20]
 8004dfc:	eddd 7a04 	vldr	s15, [sp, #16]
 8004e00:	ed9d 6a06 	vldr	s12, [sp, #24]
 8004e04:	3301      	adds	r3, #1
 8004e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e0a:	eddd 6a07 	vldr	s13, [sp, #28]
 8004e0e:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8004e12:	ee07 3a10 	vmov	s14, r3
 8004e16:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004e1a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004e1e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004e22:	ee27 7a25 	vmul.f32	s14, s14, s11
 8004e26:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004e2a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004e2e:	edcd 6a01 	vstr	s13, [sp, #4]
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 8004e32:	eddd 6a02 	vldr	s13, [sp, #8]
 8004e36:	ed9d 7a01 	vldr	s14, [sp, #4]
 8004e3a:	eddd 7a02 	vldr	s15, [sp, #8]
 8004e3e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8004e42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004e46:	eec0 7a07 	vdiv.f32	s15, s0, s14
 8004e4a:	ee67 7a85 	vmul.f32	s15, s15, s10
 8004e4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e52:	edcd 7a08 	vstr	s15, [sp, #32]
	else
	{
		FracDiv = 8191;
	}

	TXFreqError = MinDiff;
 8004e56:	eddd 7a03 	vldr	s15, [sp, #12]
	for (i=0; i< 50; i++)
 8004e5a:	2000      	movs	r0, #0
	__HAL_RCC_PLL2_DISABLE();
 8004e5c:	4a46      	ldr	r2, [pc, #280]	; (8004f78 <SetTXPLL+0x258>)
	TXFreqError = MinDiff;
 8004e5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e62:	4b46      	ldr	r3, [pc, #280]	; (8004f7c <SetTXPLL+0x25c>)
 8004e64:	edc3 7a00 	vstr	s15, [r3]
	__HAL_RCC_PLL2_DISABLE();
 8004e68:	6813      	ldr	r3, [r2, #0]
 8004e6a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004e6e:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8004e70:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004e72:	9904      	ldr	r1, [sp, #16]
 8004e74:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004e78:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8004e7c:	6293      	str	r3, [r2, #40]	; 0x28
 8004e7e:	9905      	ldr	r1, [sp, #20]
 8004e80:	9b06      	ldr	r3, [sp, #24]
 8004e82:	3901      	subs	r1, #1
 8004e84:	3b01      	subs	r3, #1
 8004e86:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004e8a:	025b      	lsls	r3, r3, #9
 8004e8c:	b29b      	uxth	r3, r3
 8004e8e:	430b      	orrs	r3, r1
 8004e90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e94:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8004e96:	6813      	ldr	r3, [r2, #0]
 8004e98:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e9c:	6013      	str	r3, [r2, #0]

	SetFracPLL(FracDiv);
 8004e9e:	9908      	ldr	r1, [sp, #32]
	__HAL_RCC_PLL2FRACN_DISABLE();
 8004ea0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004ea2:	f023 0310 	bic.w	r3, r3, #16
 8004ea6:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 8004ea8:	9009      	str	r0, [sp, #36]	; 0x24
 8004eaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004eac:	2b31      	cmp	r3, #49	; 0x31
 8004eae:	d80b      	bhi.n	8004ec8 <SetTXPLL+0x1a8>
		i++;
 8004eb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	9309      	str	r3, [sp, #36]	; 0x24
		i--;
 8004eb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004eb8:	3b01      	subs	r3, #1
 8004eba:	9309      	str	r3, [sp, #36]	; 0x24
	for (i=0; i< 50; i++)
 8004ebc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	9309      	str	r3, [sp, #36]	; 0x24
 8004ec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ec4:	2b31      	cmp	r3, #49	; 0x31
 8004ec6:	d9f3      	bls.n	8004eb0 <SetTXPLL+0x190>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 8004ec8:	4a2b      	ldr	r2, [pc, #172]	; (8004f78 <SetTXPLL+0x258>)
 8004eca:	4b2d      	ldr	r3, [pc, #180]	; (8004f80 <SetTXPLL+0x260>)
 8004ecc:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
 8004ece:	4003      	ands	r3, r0
 8004ed0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004ed4:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 8004ed6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004ed8:	f043 0310 	orr.w	r3, r3, #16
 8004edc:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif

}
 8004ede:	b00b      	add	sp, #44	; 0x2c
 8004ee0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ee4:	4770      	bx	lr
				OutF = XTalFreq * n / m / p / od;
 8004ee6:	ee07 3a90 	vmov	s15, r3
 8004eea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004eee:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004ef2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ef6:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004efa:	eddd 7a02 	vldr	s15, [sp, #8]
 8004efe:	ed9d 7a03 	vldr	s14, [sp, #12]
 8004f02:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004f06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f0e:	d51d      	bpl.n	8004f4c <SetTXPLL+0x22c>
 8004f10:	eddd 7a02 	vldr	s15, [sp, #8]
 8004f14:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004f18:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f20:	dd14      	ble.n	8004f4c <SetTXPLL+0x22c>
					MinDiff = abs(OutF - TF);
 8004f22:	eddd 7a02 	vldr	s15, [sp, #8]
 8004f26:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8004f2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f2e:	ee17 2a90 	vmov	r2, s15
 8004f32:	2a00      	cmp	r2, #0
 8004f34:	bfb8      	it	lt
 8004f36:	4252      	neglt	r2, r2
 8004f38:	ee07 2a90 	vmov	s15, r2
 8004f3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f40:	edcd 7a03 	vstr	s15, [sp, #12]
					fp = p;
 8004f44:	9306      	str	r3, [sp, #24]
					fn = n;
 8004f46:	9105      	str	r1, [sp, #20]
					fm = m;
 8004f48:	9004      	str	r0, [sp, #16]
					fod = od;
 8004f4a:	9407      	str	r4, [sp, #28]
			for (p = 2; p <= 128; p+=2)
 8004f4c:	3302      	adds	r3, #2
 8004f4e:	2b82      	cmp	r3, #130	; 0x82
 8004f50:	d1c9      	bne.n	8004ee6 <SetTXPLL+0x1c6>
		for (n = 2; n <= 512; n++) //was 1
 8004f52:	3101      	adds	r1, #1
 8004f54:	4561      	cmp	r1, ip
 8004f56:	f47f aefc 	bne.w	8004d52 <SetTXPLL+0x32>
 8004f5a:	e72a      	b.n	8004db2 <SetTXPLL+0x92>
		FracDiv = 8191;
 8004f5c:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8004f60:	9308      	str	r3, [sp, #32]
 8004f62:	e778      	b.n	8004e56 <SetTXPLL+0x136>
 8004f64:	240073f0 	.word	0x240073f0
 8004f68:	4e6e6b28 	.word	0x4e6e6b28
 8004f6c:	4d0f0d18 	.word	0x4d0f0d18
 8004f70:	4e64e1c0 	.word	0x4e64e1c0
 8004f74:	46000000 	.word	0x46000000
 8004f78:	58024400 	.word	0x58024400
 8004f7c:	240062d0 	.word	0x240062d0
 8004f80:	ffff0007 	.word	0xffff0007
 8004f84:	00000000 	.word	0x00000000

08004f88 <TXSwitch>:


void TXSwitch(uint8_t Status)
{
 8004f88:	b510      	push	{r4, lr}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f8a:	2300      	movs	r3, #0
{
 8004f8c:	b086      	sub	sp, #24
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f8e:	e9cd 3300 	strd	r3, r3, [sp]
 8004f92:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004f96:	9304      	str	r3, [sp, #16]

	if (Status)
 8004f98:	b380      	cbz	r0, 8004ffc <TXSwitch+0x74>
	{
		TransmissionEnabled = 1;
		//TODO: TXFreq should be calculated in a low priority task every time F is changed, during RX. In this way TX would start immediately and without
		// audio noise caused by RX starving
		if (LastTXFreq != LOfreq)
 8004f9a:	4929      	ldr	r1, [pc, #164]	; (8005040 <TXSwitch+0xb8>)
		TransmissionEnabled = 1;
 8004f9c:	2201      	movs	r2, #1
		if (LastTXFreq != LOfreq)
 8004f9e:	4c29      	ldr	r4, [pc, #164]	; (8005044 <TXSwitch+0xbc>)
 8004fa0:	ed91 3a00 	vldr	s6, [r1]
 8004fa4:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 8004fa8:	4b27      	ldr	r3, [pc, #156]	; (8005048 <TXSwitch+0xc0>)
		if (LastTXFreq != LOfreq)
 8004faa:	eef4 7a43 	vcmp.f32	s15, s6
		TransmissionEnabled = 1;
 8004fae:	701a      	strb	r2, [r3, #0]
		if (LastTXFreq != LOfreq)
 8004fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fb4:	d11b      	bne.n	8004fee <TXSwitch+0x66>
			SetTXPLL(LOfreq);
			LastTXFreq = LOfreq;
		}

		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004fb6:	f44f 7400 	mov.w	r4, #512	; 0x200
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fba:	2002      	movs	r0, #2
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fbc:	2300      	movs	r3, #0
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fbe:	2203      	movs	r2, #3
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fc0:	4669      	mov	r1, sp
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004fc2:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fc4:	e9cd 4000 	strd	r4, r0, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fc8:	4820      	ldr	r0, [pc, #128]	; (800504c <TXSwitch+0xc4>)
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fca:	e9cd 3202 	strd	r3, r2, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fce:	f004 ff29 	bl	8009e24 <HAL_GPIO_Init>

		RELAY_TX_ON;
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004fd8:	481d      	ldr	r0, [pc, #116]	; (8005050 <TXSwitch+0xc8>)
 8004fda:	f005 f85b 	bl	800a094 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004fe4:	481b      	ldr	r0, [pc, #108]	; (8005054 <TXSwitch+0xcc>)
 8004fe6:	f005 f855 	bl	800a094 <HAL_GPIO_WritePin>
		RELAY_TX_OFF;
		LED_YELLOW_OFF;
		TransmissionEnabled = 0;

	}
}
 8004fea:	b006      	add	sp, #24
 8004fec:	bd10      	pop	{r4, pc}
			SetTXPLL(LOfreq);
 8004fee:	eeb0 0a43 	vmov.f32	s0, s6
 8004ff2:	f7ff fe95 	bl	8004d20 <SetTXPLL>
			LastTXFreq = LOfreq;
 8004ff6:	ed84 3a00 	vstr	s6, [r4]
 8004ffa:	e7dc      	b.n	8004fb6 <TXSwitch+0x2e>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004ffc:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8005038 <TXSwitch+0xb0>
 8005000:	4604      	mov	r4, r0
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005002:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005004:	4669      	mov	r1, sp
 8005006:	4811      	ldr	r0, [pc, #68]	; (800504c <TXSwitch+0xc4>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005008:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800500a:	ed8d 7b00 	vstr	d7, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800500e:	f004 ff09 	bl	8009e24 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8005012:	4622      	mov	r2, r4
 8005014:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005018:	480d      	ldr	r0, [pc, #52]	; (8005050 <TXSwitch+0xc8>)
 800501a:	f005 f83b 	bl	800a094 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 800501e:	4622      	mov	r2, r4
 8005020:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005024:	480b      	ldr	r0, [pc, #44]	; (8005054 <TXSwitch+0xcc>)
 8005026:	f005 f835 	bl	800a094 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 800502a:	4b07      	ldr	r3, [pc, #28]	; (8005048 <TXSwitch+0xc0>)
 800502c:	701c      	strb	r4, [r3, #0]
}
 800502e:	b006      	add	sp, #24
 8005030:	bd10      	pop	{r4, pc}
 8005032:	bf00      	nop
 8005034:	f3af 8000 	nop.w
 8005038:	00000200 	.word	0x00000200
 800503c:	00000001 	.word	0x00000001
 8005040:	24006244 	.word	0x24006244
 8005044:	24006254 	.word	0x24006254
 8005048:	240062d8 	.word	0x240062d8
 800504c:	58020800 	.word	0x58020800
 8005050:	58020c00 	.word	0x58020c00
 8005054:	58020400 	.word	0x58020400

08005058 <CarrierEnable>:


void CarrierEnable(uint8_t Status)
{
 8005058:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800505a:	2400      	movs	r4, #0
{
 800505c:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800505e:	e9cd 4400 	strd	r4, r4, [sp]
 8005062:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8005066:	9404      	str	r4, [sp, #16]
	if (Status)
 8005068:	b320      	cbz	r0, 80050b4 <CarrierEnable+0x5c>
	{
		//TODO: Ramping
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 800506a:	4622      	mov	r2, r4
 800506c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005070:	4822      	ldr	r0, [pc, #136]	; (80050fc <CarrierEnable+0xa4>)
 8005072:	f005 f80f 	bl	800a094 <HAL_GPIO_WritePin>
		//approx bias vs. VRMS 50 Ohm out vs power
		//4095 17.1  5.8
		//2048 13.1  3.4
		//1024 7.5	 1.1
		// 256 3.8   0.3
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 8005076:	4b22      	ldr	r3, [pc, #136]	; (8005100 <CarrierEnable+0xa8>)
 8005078:	4622      	mov	r2, r4
 800507a:	2110      	movs	r1, #16
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4821      	ldr	r0, [pc, #132]	; (8005104 <CarrierEnable+0xac>)
 8005080:	f003 faf0 	bl	8008664 <HAL_DAC_SetValue>
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005084:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005088:	2302      	movs	r3, #2
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800508a:	4669      	mov	r1, sp
 800508c:	481e      	ldr	r0, [pc, #120]	; (8005108 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800508e:	9404      	str	r4, [sp, #16]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005090:	e9cd 2300 	strd	r2, r3, [sp]
 8005094:	2200      	movs	r2, #0
 8005096:	2303      	movs	r3, #3
 8005098:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800509c:	f004 fec2 	bl	8009e24 <HAL_GPIO_Init>

		TXCarrierEnabled = 1;
 80050a0:	2201      	movs	r2, #1
 80050a2:	4b1a      	ldr	r3, [pc, #104]	; (800510c <CarrierEnable+0xb4>)
		LED_GREEN_ON;
 80050a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80050a8:	4819      	ldr	r0, [pc, #100]	; (8005110 <CarrierEnable+0xb8>)
		TXCarrierEnabled = 1;
 80050aa:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 80050ac:	f004 fff2 	bl	800a094 <HAL_GPIO_WritePin>
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
		LED_GREEN_OFF;
	}
}
 80050b0:	b007      	add	sp, #28
 80050b2:	bd30      	pop	{r4, r5, pc}
 80050b4:	4605      	mov	r5, r0
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 80050b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80050ba:	4810      	ldr	r0, [pc, #64]	; (80050fc <CarrierEnable+0xa4>)
 80050bc:	2201      	movs	r2, #1
 80050be:	f004 ffe9 	bl	800a094 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 80050c2:	462b      	mov	r3, r5
 80050c4:	462a      	mov	r2, r5
 80050c6:	2110      	movs	r1, #16
 80050c8:	480e      	ldr	r0, [pc, #56]	; (8005104 <CarrierEnable+0xac>)
 80050ca:	f003 facb 	bl	8008664 <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80050ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050d2:	2301      	movs	r3, #1
		TXCarrierEnabled = 0;
 80050d4:	480d      	ldr	r0, [pc, #52]	; (800510c <CarrierEnable+0xb4>)
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050d6:	4669      	mov	r1, sp
		TXCarrierEnabled = 0;
 80050d8:	7005      	strb	r5, [r0, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050da:	480b      	ldr	r0, [pc, #44]	; (8005108 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80050dc:	e9cd 2300 	strd	r2, r3, [sp]
 80050e0:	2300      	movs	r3, #0
 80050e2:	2202      	movs	r2, #2
 80050e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050e8:	f004 fe9c 	bl	8009e24 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 80050ec:	462a      	mov	r2, r5
 80050ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80050f2:	4807      	ldr	r0, [pc, #28]	; (8005110 <CarrierEnable+0xb8>)
 80050f4:	f004 ffce 	bl	800a094 <HAL_GPIO_WritePin>
}
 80050f8:	b007      	add	sp, #28
 80050fa:	bd30      	pop	{r4, r5, pc}
 80050fc:	58020c00 	.word	0x58020c00
 8005100:	240062dc 	.word	0x240062dc
 8005104:	2400a514 	.word	0x2400a514
 8005108:	58020800 	.word	0x58020800
 800510c:	240062cc 	.word	0x240062cc
 8005110:	58020400 	.word	0x58020400

08005114 <Error_Handler>:
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8005114:	4e09      	ldr	r6, [pc, #36]	; (800513c <Error_Handler+0x28>)
{
 8005116:	4d0a      	ldr	r5, [pc, #40]	; (8005140 <Error_Handler+0x2c>)
 8005118:	4c0a      	ldr	r4, [pc, #40]	; (8005144 <Error_Handler+0x30>)
 800511a:	b508      	push	{r3, lr}
 800511c:	6833      	ldr	r3, [r6, #0]
 800511e:	fb05 f303 	mul.w	r3, r5, r3
 8005122:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8005126:	d200      	bcs.n	800512a <Error_Handler+0x16>
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8005128:	e7fe      	b.n	8005128 <Error_Handler+0x14>
			LED_switch();
 800512a:	f7fd f8bf 	bl	80022ac <LED_switch>
 800512e:	6833      	ldr	r3, [r6, #0]
 8005130:	fb05 f303 	mul.w	r3, r5, r3
 8005134:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8005138:	d2f7      	bcs.n	800512a <Error_Handler+0x16>
 800513a:	e7f5      	b.n	8005128 <Error_Handler+0x14>
 800513c:	2400a848 	.word	0x2400a848
 8005140:	c28f5c29 	.word	0xc28f5c29
 8005144:	051eb851 	.word	0x051eb851

08005148 <SystemClock_Config_For_OC>:
{
 8005148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800514c:	b0ce      	sub	sp, #312	; 0x138
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800514e:	224c      	movs	r2, #76	; 0x4c
 8005150:	2100      	movs	r1, #0
 8005152:	a80a      	add	r0, sp, #40	; 0x28
 8005154:	f00c fc03 	bl	801195e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005158:	2220      	movs	r2, #32
 800515a:	2100      	movs	r1, #0
 800515c:	a802      	add	r0, sp, #8
 800515e:	f00c fbfe 	bl	801195e <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005162:	22c0      	movs	r2, #192	; 0xc0
 8005164:	2100      	movs	r1, #0
 8005166:	a81e      	add	r0, sp, #120	; 0x78
 8005168:	f00c fbf9 	bl	801195e <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800516c:	2002      	movs	r0, #2
 800516e:	f006 f811 	bl	800b194 <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8005172:	4a44      	ldr	r2, [pc, #272]	; (8005284 <SystemClock_Config_For_OC+0x13c>)
 8005174:	2300      	movs	r3, #0
 8005176:	9301      	str	r3, [sp, #4]
 8005178:	6991      	ldr	r1, [r2, #24]
 800517a:	4b43      	ldr	r3, [pc, #268]	; (8005288 <SystemClock_Config_For_OC+0x140>)
 800517c:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8005180:	6191      	str	r1, [r2, #24]
 8005182:	6991      	ldr	r1, [r2, #24]
 8005184:	f401 4140 	and.w	r1, r1, #49152	; 0xc000
 8005188:	9101      	str	r1, [sp, #4]
 800518a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800518c:	f041 0101 	orr.w	r1, r1, #1
 8005190:	62d9      	str	r1, [r3, #44]	; 0x2c
 8005192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005194:	f003 0301 	and.w	r3, r3, #1
 8005198:	9301      	str	r3, [sp, #4]
 800519a:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800519c:	6993      	ldr	r3, [r2, #24]
 800519e:	0498      	lsls	r0, r3, #18
 80051a0:	d5fc      	bpl.n	800519c <SystemClock_Config_For_OC+0x54>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80051a2:	4a3a      	ldr	r2, [pc, #232]	; (800528c <SystemClock_Config_For_OC+0x144>)
	RCC_OscInitStruct.PLL.PLLM = 10;
 80051a4:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80051a8:	2402      	movs	r4, #2
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80051aa:	2504      	movs	r5, #4
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80051ac:	6a93      	ldr	r3, [r2, #40]	; 0x28
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80051ae:	2601      	movs	r6, #1
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80051b0:	a80a      	add	r0, sp, #40	; 0x28
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80051b2:	f023 0303 	bic.w	r3, r3, #3
 80051b6:	f043 0302 	orr.w	r3, r3, #2
 80051ba:	6293      	str	r3, [r2, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80051bc:	2300      	movs	r3, #0
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 80051be:	4a34      	ldr	r2, [pc, #208]	; (8005290 <SystemClock_Config_For_OC+0x148>)
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80051c0:	9610      	str	r6, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = 2;
 80051c2:	9417      	str	r4, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 80051c4:	9419      	str	r4, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80051c6:	951a      	str	r5, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80051c8:	9518      	str	r5, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80051ca:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 10;
 80051ce:	230a      	movs	r3, #10
 80051d0:	e9cd 3115 	strd	r3, r1, [sp, #84]	; 0x54
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 80051d4:	4b2f      	ldr	r3, [pc, #188]	; (8005294 <SystemClock_Config_For_OC+0x14c>)
 80051d6:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80051d8:	2221      	movs	r2, #33	; 0x21
 80051da:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80051de:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80051e2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80051e6:	f006 f887 	bl	800b2f8 <HAL_RCC_OscConfig>
 80051ea:	2800      	cmp	r0, #0
 80051ec:	d147      	bne.n	800527e <SystemClock_Config_For_OC+0x136>
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80051ee:	2340      	movs	r3, #64	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80051f0:	f04f 0808 	mov.w	r8, #8
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80051f4:	223f      	movs	r2, #63	; 0x3f
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80051f6:	f44f 6780 	mov.w	r7, #1024	; 0x400
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80051fa:	9309      	str	r3, [sp, #36]	; 0x24
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80051fc:	4629      	mov	r1, r5
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80051fe:	9004      	str	r0, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005200:	eb0d 0008 	add.w	r0, sp, r8
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8005204:	f8cd 8014 	str.w	r8, [sp, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8005208:	9708      	str	r7, [sp, #32]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800520a:	e9cd 3306 	strd	r3, r3, [sp, #24]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800520e:	2303      	movs	r3, #3
 8005210:	e9cd 2302 	strd	r2, r3, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005214:	f006 fc58 	bl	800bac8 <HAL_RCC_ClockConfig>
 8005218:	4603      	mov	r3, r0
 800521a:	bb80      	cbnz	r0, 800527e <SystemClock_Config_For_OC+0x136>
	PeriphClkInitStruct.PLL2.PLL2N = 38;
 800521c:	2226      	movs	r2, #38	; 0x26
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800521e:	933c      	str	r3, [sp, #240]	; 0xf0
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8005220:	f44f 3180 	mov.w	r1, #65536	; 0x10000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005224:	a81e      	add	r0, sp, #120	; 0x78
	PeriphClkInitStruct.PLL2.PLL2N = 38;
 8005226:	9221      	str	r2, [sp, #132]	; 0x84
	PeriphClkInitStruct.PLL2.PLL2P = 24;
 8005228:	2218      	movs	r2, #24
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 800522a:	9520      	str	r5, [sp, #128]	; 0x80
	PeriphClkInitStruct.PLL2.PLL2P = 24;
 800522c:	9222      	str	r2, [sp, #136]	; 0x88
	PeriphClkInitStruct.PLL3.PLL3M = 5;
 800522e:	2205      	movs	r2, #5
	PeriphClkInitStruct.PLL3.PLL3Q = 8;
 8005230:	f8cd 80ac 	str.w	r8, [sp, #172]	; 0xac
	PeriphClkInitStruct.PLL3.PLL3R = 5;
 8005234:	922c      	str	r2, [sp, #176]	; 0xb0
	PeriphClkInitStruct.PLL3.PLL3P = 2;
 8005236:	942a      	str	r4, [sp, #168]	; 0xa8
	PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_1;
 8005238:	972d      	str	r7, [sp, #180]	; 0xb4
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 800523a:	9745      	str	r7, [sp, #276]	; 0x114
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 800523c:	9147      	str	r1, [sp, #284]	; 0x11c
	PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800523e:	e9cd 3326 	strd	r3, r3, [sp, #152]	; 0x98
	PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8005242:	e9cd 332e 	strd	r3, r3, [sp, #184]	; 0xb8
	PeriphClkInitStruct.PLL3.PLL3N = 128;
 8005246:	2380      	movs	r3, #128	; 0x80
 8005248:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
	PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 800524c:	9325      	str	r3, [sp, #148]	; 0x94
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800524e:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8005252:	4a11      	ldr	r2, [pc, #68]	; (8005298 <SystemClock_Config_For_OC+0x150>)
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8005254:	9340      	str	r3, [sp, #256]	; 0x100
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8005256:	2300      	movs	r3, #0
	PeriphClkInitStruct.PLL2.PLL2R = 2;
 8005258:	e9cd 4423 	strd	r4, r4, [sp, #140]	; 0x8c
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 800525c:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005260:	f006 ff1e 	bl	800c0a0 <HAL_RCCEx_PeriphCLKConfig>
 8005264:	b958      	cbnz	r0, 800527e <SystemClock_Config_For_OC+0x136>
	HAL_PWREx_EnableUSBVoltageDetector();
 8005266:	f005 ffb9 	bl	800b1dc <HAL_PWREx_EnableUSBVoltageDetector>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 800526a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800526e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8005272:	4630      	mov	r0, r6
 8005274:	f006 fb34 	bl	800b8e0 <HAL_RCC_MCOConfig>
}
 8005278:	b04e      	add	sp, #312	; 0x138
 800527a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		Error_Handler();
 800527e:	f7ff ff49 	bl	8005114 <Error_Handler>
 8005282:	bf00      	nop
 8005284:	58024800 	.word	0x58024800
 8005288:	58000400 	.word	0x58000400
 800528c:	58024400 	.word	0x58024400
 8005290:	4bbebbd3 	.word	0x4bbebbd3
 8005294:	240073f0 	.word	0x240073f0
 8005298:	000c0042 	.word	0x000c0042
 800529c:	00000000 	.word	0x00000000

080052a0 <UserInput>:
{
 80052a0:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (WSPRBeaconState == SEND_WSPR)
 80052a2:	4e83      	ldr	r6, [pc, #524]	; (80054b0 <UserInput+0x210>)
{
 80052a4:	b08d      	sub	sp, #52	; 0x34
	if (WSPRBeaconState == SEND_WSPR)
 80052a6:	7835      	ldrb	r5, [r6, #0]
 80052a8:	2d02      	cmp	r5, #2
 80052aa:	f000 8129 	beq.w	8005500 <UserInput+0x260>
	if (USBRXLength)
 80052ae:	4b81      	ldr	r3, [pc, #516]	; (80054b4 <UserInput+0x214>)
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	bb1a      	cbnz	r2, 80052fc <UserInput+0x5c>
		result = HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	f88d 3017 	strb.w	r3, [sp, #23]
	if (result == HAL_OK)
 80052ba:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80052be:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80052c2:	b32b      	cbz	r3, 8005310 <UserInput+0x70>
 80052c4:	4c7c      	ldr	r4, [pc, #496]	; (80054b8 <UserInput+0x218>)
	EncVal = TIM4->CNT;
 80052c6:	4b7d      	ldr	r3, [pc, #500]	; (80054bc <UserInput+0x21c>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80052c8:	4d7d      	ldr	r5, [pc, #500]	; (80054c0 <UserInput+0x220>)
	EncVal = TIM4->CNT;
 80052ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80052cc:	882a      	ldrh	r2, [r5, #0]
	EncVal = TIM4->CNT;
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	4e7c      	ldr	r6, [pc, #496]	; (80054c4 <UserInput+0x224>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80052d2:	1a98      	subs	r0, r3, r2
	EncVal = TIM4->CNT;
 80052d4:	8033      	strh	r3, [r6, #0]
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80052d6:	b201      	sxth	r1, r0
 80052d8:	b280      	uxth	r0, r0
	if (DiffEncVal < 0)
 80052da:	2900      	cmp	r1, #0
 80052dc:	f2c0 80d7 	blt.w	800548e <UserInput+0x1ee>
	if (DiffEncVal > 0)
 80052e0:	d07f      	beq.n	80053e2 <UserInput+0x142>
		FminusClicked(DiffEncVal); // One encoder click is two counts
 80052e2:	f7fc ff79 	bl	80021d8 <FminusClicked>
	if (!DisableDisplay)
 80052e6:	7823      	ldrb	r3, [r4, #0]
 80052e8:	b913      	cbnz	r3, 80052f0 <UserInput+0x50>
 80052ea:	f7ff f9c3 	bl	8004674 <DisplayStatus.part.0>
	if (!DisableDisplay)
 80052ee:	7823      	ldrb	r3, [r4, #0]
		LastEncVal = EncVal;
 80052f0:	8832      	ldrh	r2, [r6, #0]
 80052f2:	802a      	strh	r2, [r5, #0]
	if (!DisableDisplay)
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d077      	beq.n	80053e8 <UserInput+0x148>
}
 80052f8:	b00d      	add	sp, #52	; 0x34
 80052fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		result = HAL_OK;
 80052fc:	2200      	movs	r2, #0
 80052fe:	f88d 2017 	strb.w	r2, [sp, #23]
		USBRXLength = 0;
 8005302:	601a      	str	r2, [r3, #0]
	if (result == HAL_OK)
 8005304:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8005308:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1d9      	bne.n	80052c4 <UserInput+0x24>
		switch (UartRXString[0])
 8005310:	4b6d      	ldr	r3, [pc, #436]	; (80054c8 <UserInput+0x228>)
		UartRXDataReady = RESET;
 8005312:	496e      	ldr	r1, [pc, #440]	; (80054cc <UserInput+0x22c>)
		switch (UartRXString[0])
 8005314:	781b      	ldrb	r3, [r3, #0]
		UartRXDataReady = RESET;
 8005316:	700a      	strb	r2, [r1, #0]
		switch (UartRXString[0])
 8005318:	3b2b      	subs	r3, #43	; 0x2b
 800531a:	2b4c      	cmp	r3, #76	; 0x4c
 800531c:	d859      	bhi.n	80053d2 <UserInput+0x132>
 800531e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005322:	0158      	.short	0x0158
 8005324:	016a0058 	.word	0x016a0058
 8005328:	00580058 	.word	0x00580058
 800532c:	017f0058 	.word	0x017f0058
 8005330:	01870183 	.word	0x01870183
 8005334:	018f018b 	.word	0x018f018b
 8005338:	01970193 	.word	0x01970193
 800533c:	019f019b 	.word	0x019f019b
 8005340:	00580058 	.word	0x00580058
 8005344:	00580058 	.word	0x00580058
 8005348:	00580058 	.word	0x00580058
 800534c:	00580058 	.word	0x00580058
 8005350:	01a701a3 	.word	0x01a701a3
 8005354:	005801ab 	.word	0x005801ab
 8005358:	00580058 	.word	0x00580058
 800535c:	00580058 	.word	0x00580058
 8005360:	01b401af 	.word	0x01b401af
 8005364:	005801b9 	.word	0x005801b9
 8005368:	00580058 	.word	0x00580058
 800536c:	00580058 	.word	0x00580058
 8005370:	00580058 	.word	0x00580058
 8005374:	00580058 	.word	0x00580058
 8005378:	01be0058 	.word	0x01be0058
 800537c:	01c60058 	.word	0x01c60058
 8005380:	005802dc 	.word	0x005802dc
 8005384:	00580058 	.word	0x00580058
 8005388:	00580058 	.word	0x00580058
 800538c:	02e40058 	.word	0x02e40058
 8005390:	02cb02c7 	.word	0x02cb02c7
 8005394:	00580058 	.word	0x00580058
 8005398:	02d302cf 	.word	0x02d302cf
 800539c:	0058004d 	.word	0x0058004d
 80053a0:	00580058 	.word	0x00580058
 80053a4:	005801d5 	.word	0x005801d5
 80053a8:	005801d9 	.word	0x005801d9
 80053ac:	00580058 	.word	0x00580058
 80053b0:	021e01dd 	.word	0x021e01dd
 80053b4:	02a10222 	.word	0x02a10222
 80053b8:	015402a5 	.word	0x015402a5
			keyer_speed += 1;
 80053bc:	4b44      	ldr	r3, [pc, #272]	; (80054d0 <UserInput+0x230>)
 80053be:	6818      	ldr	r0, [r3, #0]
 80053c0:	3001      	adds	r0, #1
			if (keyer_speed > 50)
 80053c2:	2832      	cmp	r0, #50	; 0x32
 80053c4:	f340 8295 	ble.w	80058f2 <UserInput+0x652>
				keyer_speed = 50;
 80053c8:	2232      	movs	r2, #50	; 0x32
 80053ca:	4610      	mov	r0, r2
 80053cc:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 80053ce:	f7fc f885 	bl	80014dc <loadWPM>
	if (!DisableDisplay)
 80053d2:	4c39      	ldr	r4, [pc, #228]	; (80054b8 <UserInput+0x218>)
 80053d4:	7823      	ldrb	r3, [r4, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f47f af75 	bne.w	80052c6 <UserInput+0x26>
 80053dc:	f7ff f94a 	bl	8004674 <DisplayStatus.part.0>
 80053e0:	e771      	b.n	80052c6 <UserInput+0x26>
	if (!DisableDisplay)
 80053e2:	7823      	ldrb	r3, [r4, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d187      	bne.n	80052f8 <UserInput+0x58>
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80053e8:	4b3a      	ldr	r3, [pc, #232]	; (80054d4 <UserInput+0x234>)
 80053ea:	4c3b      	ldr	r4, [pc, #236]	; (80054d8 <UserInput+0x238>)
 80053ec:	ed93 7a00 	vldr	s14, [r3]
 80053f0:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 80054a0 <UserInput+0x200>
 80053f4:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80053f8:	ee27 0b00 	vmul.f64	d0, d7, d0
 80053fc:	f00e fb98 	bl	8013b30 <log10>
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 8005400:	4936      	ldr	r1, [pc, #216]	; (80054dc <UserInput+0x23c>)
 8005402:	4a37      	ldr	r2, [pc, #220]	; (80054e0 <UserInput+0x240>)
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005404:	eeb1 7b00 	vmov.f64	d7, #16	; 0x40800000  4.0
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 8005408:	4b36      	ldr	r3, [pc, #216]	; (80054e4 <UserInput+0x244>)
 800540a:	6808      	ldr	r0, [r1, #0]
 800540c:	6812      	ldr	r2, [r2, #0]
 800540e:	781b      	ldrb	r3, [r3, #0]
 8005410:	4935      	ldr	r1, [pc, #212]	; (80054e8 <UserInput+0x248>)
 8005412:	9300      	str	r3, [sp, #0]
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005414:	ed9f 6b24 	vldr	d6, [pc, #144]	; 80054a8 <UserInput+0x208>
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 8005418:	e9cd 2001 	strd	r2, r0, [sp, #4]
 800541c:	4833      	ldr	r0, [pc, #204]	; (80054ec <UserInput+0x24c>)
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800541e:	eea0 7b06 	vfma.f64	d7, d0, d6
 8005422:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 8005426:	eeb7 6ac7 	vcvt.f64.f32	d6, s14
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800542a:	ed84 7a00 	vstr	s14, [r4]
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 800542e:	ec53 2b16 	vmov	r2, r3, d6
 8005432:	f00c fa31 	bl	8011898 <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8005436:	482d      	ldr	r0, [pc, #180]	; (80054ec <UserInput+0x24c>)
 8005438:	f7fb f802 	bl	8000440 <strlen>
 800543c:	4601      	mov	r1, r0
 800543e:	482b      	ldr	r0, [pc, #172]	; (80054ec <UserInput+0x24c>)
 8005440:	b289      	uxth	r1, r1
 8005442:	f00b f9af 	bl	80107a4 <CDC_Transmit_FS>
	HAL_Delay(1);
 8005446:	2001      	movs	r0, #1
 8005448:	f001 fc20 	bl	8006c8c <HAL_Delay>
		if (OVFDetected)
 800544c:	4a28      	ldr	r2, [pc, #160]	; (80054f0 <UserInput+0x250>)
 800544e:	8813      	ldrh	r3, [r2, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	f000 80a4 	beq.w	800559e <UserInput+0x2fe>
			OVFDetected--;
 8005456:	3b01      	subs	r3, #1
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 8005458:	4926      	ldr	r1, [pc, #152]	; (80054f4 <UserInput+0x254>)
 800545a:	4c24      	ldr	r4, [pc, #144]	; (80054ec <UserInput+0x24c>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 800545c:	2580      	movs	r5, #128	; 0x80
			OVFDetected--;
 800545e:	b29b      	uxth	r3, r3
 8005460:	8013      	strh	r3, [r2, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8005462:	4a25      	ldr	r2, [pc, #148]	; (80054f8 <UserInput+0x258>)
 8005464:	6816      	ldr	r6, [r2, #0]
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 8005466:	c907      	ldmia	r1, {r0, r1, r2}
 8005468:	c403      	stmia	r4!, {r0, r1}
 800546a:	f824 2b02 	strh.w	r2, [r4], #2
 800546e:	0c12      	lsrs	r2, r2, #16
 8005470:	7022      	strb	r2, [r4, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8005472:	4a22      	ldr	r2, [pc, #136]	; (80054fc <UserInput+0x25c>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8005474:	6035      	str	r5, [r6, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8005476:	6812      	ldr	r2, [r2, #0]
 8005478:	6015      	str	r5, [r2, #0]
			if (!OVFDetected)
 800547a:	2b00      	cmp	r3, #0
 800547c:	f040 8097 	bne.w	80055ae <UserInput+0x30e>
				__HAL_ADC_ENABLE_IT(&hadc1, (ADC_IT_AWD1));
 8005480:	6873      	ldr	r3, [r6, #4]
 8005482:	432b      	orrs	r3, r5
 8005484:	6073      	str	r3, [r6, #4]
				__HAL_ADC_ENABLE_IT(&hadc2, (ADC_IT_AWD1));
 8005486:	6853      	ldr	r3, [r2, #4]
 8005488:	432b      	orrs	r3, r5
 800548a:	6053      	str	r3, [r2, #4]
 800548c:	e08f      	b.n	80055ae <UserInput+0x30e>
		FplusClicked(-DiffEncVal); // One encoder click is two counts
 800548e:	1ad0      	subs	r0, r2, r3
 8005490:	b280      	uxth	r0, r0
 8005492:	f7fc fe37 	bl	8002104 <FplusClicked>
	if (!DisableDisplay)
 8005496:	7823      	ldrb	r3, [r4, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	f47f af29 	bne.w	80052f0 <UserInput+0x50>
 800549e:	e724      	b.n	80052ea <UserInput+0x4a>
 80054a0:	00000000 	.word	0x00000000
 80054a4:	409f4000 	.word	0x409f4000
 80054a8:	9916f6a6 	.word	0x9916f6a6
 80054ac:	400a93fc 	.word	0x400a93fc
 80054b0:	240073ed 	.word	0x240073ed
 80054b4:	240062e0 	.word	0x240062e0
 80054b8:	2400101c 	.word	0x2400101c
 80054bc:	40000800 	.word	0x40000800
 80054c0:	24006252 	.word	0x24006252
 80054c4:	2400101e 	.word	0x2400101e
 80054c8:	240062e8 	.word	0x240062e8
 80054cc:	240062e6 	.word	0x240062e6
 80054d0:	2400a818 	.word	0x2400a818
 80054d4:	2400626c 	.word	0x2400626c
 80054d8:	24006274 	.word	0x24006274
 80054dc:	240062c8 	.word	0x240062c8
 80054e0:	240062c4 	.word	0x240062c4
 80054e4:	24001007 	.word	0x24001007
 80054e8:	0801df28 	.word	0x0801df28
 80054ec:	240063e8 	.word	0x240063e8
 80054f0:	24006262 	.word	0x24006262
 80054f4:	0801df4c 	.word	0x0801df4c
 80054f8:	2400a41c 	.word	0x2400a41c
 80054fc:	2400a480 	.word	0x2400a480
		HAL_ADCEx_MultiModeStop_DMA(&hadc1);
 8005500:	48c5      	ldr	r0, [pc, #788]	; (8005818 <UserInput+0x578>)
 8005502:	f002 fd19 	bl	8007f38 <HAL_ADCEx_MultiModeStop_DMA>
		SendWSPR(); //endless loop, only way to exit is by CW keying.
 8005506:	f7fe ffb7 	bl	8004478 <SendWSPR>
		if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 800550a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800550e:	49c3      	ldr	r1, [pc, #780]	; (800581c <UserInput+0x57c>)
 8005510:	48c1      	ldr	r0, [pc, #772]	; (8005818 <UserInput+0x578>)
 8005512:	f002 fc95 	bl	8007e40 <HAL_ADCEx_MultiModeStart_DMA>
 8005516:	4604      	mov	r4, r0
 8005518:	2800      	cmp	r0, #0
 800551a:	f040 81f6 	bne.w	800590a <UserInput+0x66a>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800551e:	2301      	movs	r3, #1
 8005520:	f44f 7200 	mov.w	r2, #512	; 0x200
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005524:	a906      	add	r1, sp, #24
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005526:	9508      	str	r5, [sp, #32]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005528:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800552c:	48bc      	ldr	r0, [pc, #752]	; (8005820 <UserInput+0x580>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800552e:	e9cd 2306 	strd	r2, r3, [sp, #24]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005532:	f004 fc77 	bl	8009e24 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8005536:	4622      	mov	r2, r4
 8005538:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800553c:	48b9      	ldr	r0, [pc, #740]	; (8005824 <UserInput+0x584>)
 800553e:	f004 fda9 	bl	800a094 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8005542:	4622      	mov	r2, r4
 8005544:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005548:	48b7      	ldr	r0, [pc, #732]	; (8005828 <UserInput+0x588>)
 800554a:	f004 fda3 	bl	800a094 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 800554e:	4bb7      	ldr	r3, [pc, #732]	; (800582c <UserInput+0x58c>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005550:	2201      	movs	r2, #1
 8005552:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005556:	48b3      	ldr	r0, [pc, #716]	; (8005824 <UserInput+0x584>)
		TransmissionEnabled = 0;
 8005558:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800555a:	940a      	str	r4, [sp, #40]	; 0x28
 800555c:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8005560:	e9cd 4408 	strd	r4, r4, [sp, #32]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005564:	f004 fd96 	bl	800a094 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8005568:	4622      	mov	r2, r4
 800556a:	4623      	mov	r3, r4
 800556c:	2110      	movs	r1, #16
 800556e:	48b0      	ldr	r0, [pc, #704]	; (8005830 <UserInput+0x590>)
 8005570:	f003 f878 	bl	8008664 <HAL_DAC_SetValue>
		TXCarrierEnabled = 0;
 8005574:	4baf      	ldr	r3, [pc, #700]	; (8005834 <UserInput+0x594>)
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005576:	a906      	add	r1, sp, #24
 8005578:	48a9      	ldr	r0, [pc, #676]	; (8005820 <UserInput+0x580>)
		TXCarrierEnabled = 0;
 800557a:	701c      	strb	r4, [r3, #0]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800557c:	f44f 7300 	mov.w	r3, #512	; 0x200
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005580:	9508      	str	r5, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005582:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
 8005584:	2301      	movs	r3, #1
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005586:	9409      	str	r4, [sp, #36]	; 0x24
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
 8005588:	9307      	str	r3, [sp, #28]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800558a:	f004 fc4b 	bl	8009e24 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 800558e:	4622      	mov	r2, r4
 8005590:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005594:	48a4      	ldr	r0, [pc, #656]	; (8005828 <UserInput+0x588>)
 8005596:	f004 fd7d 	bl	800a094 <HAL_GPIO_WritePin>
		WSPRBeaconState = NO_FIX;
 800559a:	7034      	strb	r4, [r6, #0]
 800559c:	e687      	b.n	80052ae <UserInput+0xe>
			sprintf((char*)UartTXString, "\e[4;1H   \r");
 800559e:	4aa6      	ldr	r2, [pc, #664]	; (8005838 <UserInput+0x598>)
 80055a0:	4ba6      	ldr	r3, [pc, #664]	; (800583c <UserInput+0x59c>)
 80055a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80055a4:	0c14      	lsrs	r4, r2, #16
 80055a6:	c303      	stmia	r3!, {r0, r1}
 80055a8:	f823 2b02 	strh.w	r2, [r3], #2
 80055ac:	701c      	strb	r4, [r3, #0]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 80055ae:	48a3      	ldr	r0, [pc, #652]	; (800583c <UserInput+0x59c>)
 80055b0:	f7fa ff46 	bl	8000440 <strlen>
 80055b4:	4601      	mov	r1, r0
 80055b6:	48a1      	ldr	r0, [pc, #644]	; (800583c <UserInput+0x59c>)
 80055b8:	b289      	uxth	r1, r1
 80055ba:	f00b f8f3 	bl	80107a4 <CDC_Transmit_FS>
	HAL_Delay(1);
 80055be:	2001      	movs	r0, #1
}
 80055c0:	b00d      	add	sp, #52	; 0x34
 80055c2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	HAL_Delay(1);
 80055c6:	f001 bb61 	b.w	8006c8c <HAL_Delay>
			SetBW((Bwidth)Wide);  break;
 80055ca:	2001      	movs	r0, #1
 80055cc:	f7fc fbcc 	bl	8001d68 <SetBW>
 80055d0:	e6ff      	b.n	80053d2 <UserInput+0x132>
			volume += 0.1;
 80055d2:	4b9b      	ldr	r3, [pc, #620]	; (8005840 <UserInput+0x5a0>)
			if (volume > 1.0)
 80055d4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			volume += 0.1;
 80055d8:	ed93 7a00 	vldr	s14, [r3]
 80055dc:	ed9f 5b8c 	vldr	d5, [pc, #560]	; 8005810 <UserInput+0x570>
 80055e0:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80055e4:	ee37 7b05 	vadd.f64	d7, d7, d5
 80055e8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80055ec:	fec7 7ae6 	vminnm.f32	s15, s15, s13
 80055f0:	edc3 7a00 	vstr	s15, [r3]
 80055f4:	e6ed      	b.n	80053d2 <UserInput+0x132>
			volume -= 0.1;
 80055f6:	4b92      	ldr	r3, [pc, #584]	; (8005840 <UserInput+0x5a0>)
			if (volume < 0)
 80055f8:	2200      	movs	r2, #0
			volume -= 0.1;
 80055fa:	ed93 7a00 	vldr	s14, [r3]
 80055fe:	ed9f 6b84 	vldr	d6, [pc, #528]	; 8005810 <UserInput+0x570>
 8005602:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8005606:	ee37 7b46 	vsub.f64	d7, d7, d6
 800560a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (volume < 0)
 800560e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8005612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			volume -= 0.1;
 8005616:	bf54      	ite	pl
 8005618:	ed83 7a00 	vstrpl	s14, [r3]
				volume = 0;
 800561c:	601a      	strmi	r2, [r3, #0]
 800561e:	e6d8      	b.n	80053d2 <UserInput+0x132>
			FminusClicked(2); break;
 8005620:	2002      	movs	r0, #2
 8005622:	f7fc fdd9 	bl	80021d8 <FminusClicked>
 8005626:	e6d4      	b.n	80053d2 <UserInput+0x132>
			FplusClicked(2); break;
 8005628:	2002      	movs	r0, #2
 800562a:	f7fc fd6b 	bl	8002104 <FplusClicked>
 800562e:	e6d0      	b.n	80053d2 <UserInput+0x132>
			SetFstep(5);  break;
 8005630:	2005      	movs	r0, #5
 8005632:	f7fc fd45 	bl	80020c0 <SetFstep>
 8005636:	e6cc      	b.n	80053d2 <UserInput+0x132>
			SetFstep(4);  break;
 8005638:	2004      	movs	r0, #4
 800563a:	f7fc fd41 	bl	80020c0 <SetFstep>
 800563e:	e6c8      	b.n	80053d2 <UserInput+0x132>
			SetFstep(3);  break;
 8005640:	2003      	movs	r0, #3
 8005642:	f7fc fd3d 	bl	80020c0 <SetFstep>
 8005646:	e6c4      	b.n	80053d2 <UserInput+0x132>
			SetFstep(2);  break;
 8005648:	2002      	movs	r0, #2
 800564a:	f7fc fd39 	bl	80020c0 <SetFstep>
 800564e:	e6c0      	b.n	80053d2 <UserInput+0x132>
			SetFstep(1); break;
 8005650:	2001      	movs	r0, #1
 8005652:	f7fc fd35 	bl	80020c0 <SetFstep>
 8005656:	e6bc      	b.n	80053d2 <UserInput+0x132>
			SetFstep(0); break;
 8005658:	2000      	movs	r0, #0
 800565a:	f7fc fd31 	bl	80020c0 <SetFstep>
 800565e:	e6b8      	b.n	80053d2 <UserInput+0x132>
			SetFstep(9); break;
 8005660:	2009      	movs	r0, #9
 8005662:	f7fc fd2d 	bl	80020c0 <SetFstep>
 8005666:	e6b4      	b.n	80053d2 <UserInput+0x132>
			DisableDisplay = 1; break;
 8005668:	4c76      	ldr	r4, [pc, #472]	; (8005844 <UserInput+0x5a4>)
 800566a:	2301      	movs	r3, #1
 800566c:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 800566e:	e62a      	b.n	80052c6 <UserInput+0x26>
			SendCWMessage(0); break;
 8005670:	2000      	movs	r0, #0
 8005672:	f7fc f9bd 	bl	80019f0 <SendCWMessage>
 8005676:	e6ac      	b.n	80053d2 <UserInput+0x132>
			SendCWMessage(1); break;
 8005678:	2001      	movs	r0, #1
 800567a:	f7fc f9b9 	bl	80019f0 <SendCWMessage>
 800567e:	e6a8      	b.n	80053d2 <UserInput+0x132>
			TxPowerOut = LOW_POWER_OUT;
 8005680:	4b71      	ldr	r3, [pc, #452]	; (8005848 <UserInput+0x5a8>)
 8005682:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005686:	601a      	str	r2, [r3, #0]
			break;
 8005688:	e6a3      	b.n	80053d2 <UserInput+0x132>
			TxPowerOut = MID_POWER_OUT;
 800568a:	4b6f      	ldr	r3, [pc, #444]	; (8005848 <UserInput+0x5a8>)
 800568c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005690:	601a      	str	r2, [r3, #0]
			break;
 8005692:	e69e      	b.n	80053d2 <UserInput+0x132>
			TxPowerOut = MAX_POWER_OUT;
 8005694:	4b6c      	ldr	r3, [pc, #432]	; (8005848 <UserInput+0x5a8>)
 8005696:	f640 72ff 	movw	r2, #4095	; 0xfff
 800569a:	601a      	str	r2, [r3, #0]
			break;
 800569c:	e699      	b.n	80053d2 <UserInput+0x132>
			if (ShowWF)
 800569e:	4b6b      	ldr	r3, [pc, #428]	; (800584c <UserInput+0x5ac>)
 80056a0:	781a      	ldrb	r2, [r3, #0]
 80056a2:	2a00      	cmp	r2, #0
 80056a4:	f000 8127 	beq.w	80058f6 <UserInput+0x656>
				ShowWF=0;
 80056a8:	2200      	movs	r2, #0
 80056aa:	701a      	strb	r2, [r3, #0]
 80056ac:	e691      	b.n	80053d2 <UserInput+0x132>
			SetWSPRPLLCoeff((double)LOfreq, FracDivCoeff, FracPWMCoeff);
 80056ae:	4b68      	ldr	r3, [pc, #416]	; (8005850 <UserInput+0x5b0>)
 80056b0:	4968      	ldr	r1, [pc, #416]	; (8005854 <UserInput+0x5b4>)
 80056b2:	ed93 0a00 	vldr	s0, [r3]
 80056b6:	4868      	ldr	r0, [pc, #416]	; (8005858 <UserInput+0x5b8>)
 80056b8:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 80056bc:	f7ff f9b8 	bl	8004a30 <SetWSPRPLLCoeff>
			TransmittingWSPR = 1;
 80056c0:	4b66      	ldr	r3, [pc, #408]	; (800585c <UserInput+0x5bc>)
 80056c2:	2201      	movs	r2, #1
 80056c4:	701a      	strb	r2, [r3, #0]
			SendWSPR();
 80056c6:	f7fe fed7 	bl	8004478 <SendWSPR>
			break;
 80056ca:	e682      	b.n	80053d2 <UserInput+0x132>
			SetMode((Mode)LSB); break;
 80056cc:	2001      	movs	r0, #1
 80056ce:	f7fc fcbf 	bl	8002050 <SetMode>
 80056d2:	e67e      	b.n	80053d2 <UserInput+0x132>
			SetBW((Bwidth)Narrow);  break;
 80056d4:	2000      	movs	r0, #0
 80056d6:	f7fc fb47 	bl	8001d68 <SetBW>
 80056da:	e67a      	b.n	80053d2 <UserInput+0x132>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056dc:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80056de:	2301      	movs	r3, #1
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80056e0:	2502      	movs	r5, #2
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80056e2:	f44f 7200 	mov.w	r2, #512	; 0x200
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056e6:	a906      	add	r1, sp, #24
 80056e8:	484d      	ldr	r0, [pc, #308]	; (8005820 <UserInput+0x580>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80056ea:	9508      	str	r5, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80056ec:	e9cd 2306 	strd	r2, r3, [sp, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056f0:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056f4:	f004 fb96 	bl	8009e24 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 80056f8:	4622      	mov	r2, r4
 80056fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80056fe:	4849      	ldr	r0, [pc, #292]	; (8005824 <UserInput+0x584>)
 8005700:	f004 fcc8 	bl	800a094 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8005704:	4622      	mov	r2, r4
 8005706:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800570a:	4847      	ldr	r0, [pc, #284]	; (8005828 <UserInput+0x588>)
 800570c:	f004 fcc2 	bl	800a094 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8005710:	4b46      	ldr	r3, [pc, #280]	; (800582c <UserInput+0x58c>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005712:	2201      	movs	r2, #1
 8005714:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005718:	4842      	ldr	r0, [pc, #264]	; (8005824 <UserInput+0x584>)
		TransmissionEnabled = 0;
 800571a:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800571c:	940a      	str	r4, [sp, #40]	; 0x28
 800571e:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8005722:	e9cd 4408 	strd	r4, r4, [sp, #32]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005726:	f004 fcb5 	bl	800a094 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 800572a:	4622      	mov	r2, r4
 800572c:	4623      	mov	r3, r4
 800572e:	2110      	movs	r1, #16
 8005730:	483f      	ldr	r0, [pc, #252]	; (8005830 <UserInput+0x590>)
 8005732:	f002 ff97 	bl	8008664 <HAL_DAC_SetValue>
		TXCarrierEnabled = 0;
 8005736:	4b3f      	ldr	r3, [pc, #252]	; (8005834 <UserInput+0x594>)
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005738:	a906      	add	r1, sp, #24
 800573a:	4839      	ldr	r0, [pc, #228]	; (8005820 <UserInput+0x580>)
		TXCarrierEnabled = 0;
 800573c:	701c      	strb	r4, [r3, #0]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800573e:	f44f 7300 	mov.w	r3, #512	; 0x200
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005742:	9508      	str	r5, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005744:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
 8005746:	2301      	movs	r3, #1
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005748:	9409      	str	r4, [sp, #36]	; 0x24
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
 800574a:	9307      	str	r3, [sp, #28]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800574c:	f004 fb6a 	bl	8009e24 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 8005750:	4622      	mov	r2, r4
 8005752:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005756:	4834      	ldr	r0, [pc, #208]	; (8005828 <UserInput+0x588>)
 8005758:	f004 fc9c 	bl	800a094 <HAL_GPIO_WritePin>
}
 800575c:	e639      	b.n	80053d2 <UserInput+0x132>
			SetAGC((Agctype)Slow);  break;
 800575e:	2001      	movs	r0, #1
 8005760:	f7fc fb64 	bl	8001e2c <SetAGC>
 8005764:	e635      	b.n	80053d2 <UserInput+0x132>
		if (LastTXFreq != LOfreq)
 8005766:	483a      	ldr	r0, [pc, #232]	; (8005850 <UserInput+0x5b0>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005768:	2300      	movs	r3, #0
		if (LastTXFreq != LOfreq)
 800576a:	4c3d      	ldr	r4, [pc, #244]	; (8005860 <UserInput+0x5c0>)
		TransmissionEnabled = 1;
 800576c:	2101      	movs	r1, #1
		if (LastTXFreq != LOfreq)
 800576e:	ed90 3a00 	vldr	s6, [r0]
 8005772:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 8005776:	4a2d      	ldr	r2, [pc, #180]	; (800582c <UserInput+0x58c>)
		if (LastTXFreq != LOfreq)
 8005778:	eef4 7a43 	vcmp.f32	s15, s6
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800577c:	9306      	str	r3, [sp, #24]
		TransmissionEnabled = 1;
 800577e:	7011      	strb	r1, [r2, #0]
		if (LastTXFreq != LOfreq)
 8005780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005784:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005788:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
		if (LastTXFreq != LOfreq)
 800578c:	f040 80b6 	bne.w	80058fc <UserInput+0x65c>
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005790:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005792:	f44f 7700 	mov.w	r7, #512	; 0x200
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005796:	2602      	movs	r6, #2
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005798:	2503      	movs	r5, #3
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800579a:	a906      	add	r1, sp, #24
 800579c:	4820      	ldr	r0, [pc, #128]	; (8005820 <UserInput+0x580>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800579e:	9706      	str	r7, [sp, #24]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057a0:	e9cd 6407 	strd	r6, r4, [sp, #28]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80057a4:	e9cd 5409 	strd	r5, r4, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057a8:	f004 fb3c 	bl	8009e24 <HAL_GPIO_Init>
		RELAY_TX_ON;
 80057ac:	2201      	movs	r2, #1
 80057ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80057b2:	481c      	ldr	r0, [pc, #112]	; (8005824 <UserInput+0x584>)
 80057b4:	f004 fc6e 	bl	800a094 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 80057b8:	2201      	movs	r2, #1
 80057ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80057be:	481a      	ldr	r0, [pc, #104]	; (8005828 <UserInput+0x588>)
 80057c0:	f004 fc68 	bl	800a094 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 80057c4:	4622      	mov	r2, r4
 80057c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80057ca:	4816      	ldr	r0, [pc, #88]	; (8005824 <UserInput+0x584>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057cc:	940a      	str	r4, [sp, #40]	; 0x28
 80057ce:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80057d2:	e9cd 4408 	strd	r4, r4, [sp, #32]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 80057d6:	f004 fc5d 	bl	800a094 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 80057da:	4b1b      	ldr	r3, [pc, #108]	; (8005848 <UserInput+0x5a8>)
 80057dc:	4622      	mov	r2, r4
 80057de:	2110      	movs	r1, #16
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4813      	ldr	r0, [pc, #76]	; (8005830 <UserInput+0x590>)
 80057e4:	f002 ff3e 	bl	8008664 <HAL_DAC_SetValue>
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057e8:	a906      	add	r1, sp, #24
 80057ea:	480d      	ldr	r0, [pc, #52]	; (8005820 <UserInput+0x580>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80057ec:	9706      	str	r7, [sp, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057ee:	e9cd 6407 	strd	r6, r4, [sp, #28]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80057f2:	e9cd 5409 	strd	r5, r4, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057f6:	f004 fb15 	bl	8009e24 <HAL_GPIO_Init>
		TXCarrierEnabled = 1;
 80057fa:	2201      	movs	r2, #1
 80057fc:	4b0d      	ldr	r3, [pc, #52]	; (8005834 <UserInput+0x594>)
		LED_GREEN_ON;
 80057fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005802:	4809      	ldr	r0, [pc, #36]	; (8005828 <UserInput+0x588>)
		TXCarrierEnabled = 1;
 8005804:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 8005806:	f004 fc45 	bl	800a094 <HAL_GPIO_WritePin>
}
 800580a:	e5e2      	b.n	80053d2 <UserInput+0x132>
 800580c:	f3af 8000 	nop.w
 8005810:	9999999a 	.word	0x9999999a
 8005814:	3fb99999 	.word	0x3fb99999
 8005818:	2400a41c 	.word	0x2400a41c
 800581c:	24007400 	.word	0x24007400
 8005820:	58020800 	.word	0x58020800
 8005824:	58020c00 	.word	0x58020c00
 8005828:	58020400 	.word	0x58020400
 800582c:	240062d8 	.word	0x240062d8
 8005830:	2400a514 	.word	0x2400a514
 8005834:	240062cc 	.word	0x240062cc
 8005838:	0801df58 	.word	0x0801df58
 800583c:	240063e8 	.word	0x240063e8
 8005840:	2400b9d8 	.word	0x2400b9d8
 8005844:	2400101c 	.word	0x2400101c
 8005848:	240062dc 	.word	0x240062dc
 800584c:	24006298 	.word	0x24006298
 8005850:	24006244 	.word	0x24006244
 8005854:	24005224 	.word	0x24005224
 8005858:	24005218 	.word	0x24005218
 800585c:	240062d9 	.word	0x240062d9
 8005860:	24006254 	.word	0x24006254
			SetMode((Mode)USB); break;
 8005864:	2002      	movs	r0, #2
 8005866:	f7fc fbf3 	bl	8002050 <SetMode>
 800586a:	e5b2      	b.n	80053d2 <UserInput+0x132>
	__HAL_RCC_PLL2FRACN_DISABLE();
 800586c:	4a28      	ldr	r2, [pc, #160]	; (8005910 <UserInput+0x670>)
	for (i=0; i< 50; i++)
 800586e:	2100      	movs	r1, #0
	__HAL_RCC_PLL2FRACN_DISABLE();
 8005870:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005872:	f023 0310 	bic.w	r3, r3, #16
 8005876:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 8005878:	9106      	str	r1, [sp, #24]
 800587a:	9b06      	ldr	r3, [sp, #24]
 800587c:	2b31      	cmp	r3, #49	; 0x31
 800587e:	d80b      	bhi.n	8005898 <UserInput+0x5f8>
		i++;
 8005880:	9b06      	ldr	r3, [sp, #24]
 8005882:	3301      	adds	r3, #1
 8005884:	9306      	str	r3, [sp, #24]
		i--;
 8005886:	9b06      	ldr	r3, [sp, #24]
 8005888:	3b01      	subs	r3, #1
 800588a:	9306      	str	r3, [sp, #24]
	for (i=0; i< 50; i++)
 800588c:	9b06      	ldr	r3, [sp, #24]
 800588e:	3301      	adds	r3, #1
 8005890:	9306      	str	r3, [sp, #24]
 8005892:	9b06      	ldr	r3, [sp, #24]
 8005894:	2b31      	cmp	r3, #49	; 0x31
 8005896:	d9f3      	bls.n	8005880 <UserInput+0x5e0>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 8005898:	4a1d      	ldr	r2, [pc, #116]	; (8005910 <UserInput+0x670>)
 800589a:	4b1e      	ldr	r3, [pc, #120]	; (8005914 <UserInput+0x674>)
 800589c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800589e:	400b      	ands	r3, r1
 80058a0:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80058a4:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 80058a6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80058a8:	f043 0310 	orr.w	r3, r3, #16
 80058ac:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 80058ae:	e590      	b.n	80053d2 <UserInput+0x132>
			DisableDisplay = 0; break;
 80058b0:	4c19      	ldr	r4, [pc, #100]	; (8005918 <UserInput+0x678>)
 80058b2:	2300      	movs	r3, #0
 80058b4:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 80058b6:	e591      	b.n	80053dc <UserInput+0x13c>
			SetMode((Mode)CW); break;
 80058b8:	2003      	movs	r0, #3
 80058ba:	f7fc fbc9 	bl	8002050 <SetMode>
 80058be:	e588      	b.n	80053d2 <UserInput+0x132>
			SetAGC((Agctype)Fast);  break;
 80058c0:	2000      	movs	r0, #0
 80058c2:	f7fc fab3 	bl	8001e2c <SetAGC>
 80058c6:	e584      	b.n	80053d2 <UserInput+0x132>
			keyer_speed -= 1;
 80058c8:	4b14      	ldr	r3, [pc, #80]	; (800591c <UserInput+0x67c>)
 80058ca:	6818      	ldr	r0, [r3, #0]
 80058cc:	3801      	subs	r0, #1
			if (keyer_speed < 3)
 80058ce:	2802      	cmp	r0, #2
 80058d0:	dc0f      	bgt.n	80058f2 <UserInput+0x652>
				keyer_speed = 3;
 80058d2:	2203      	movs	r2, #3
 80058d4:	4610      	mov	r0, r2
 80058d6:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 80058d8:	e579      	b.n	80053ce <UserInput+0x12e>
			uwTick = SystemSeconds = SystemMinutes = 0;
 80058da:	2300      	movs	r3, #0
 80058dc:	4810      	ldr	r0, [pc, #64]	; (8005920 <UserInput+0x680>)
 80058de:	4911      	ldr	r1, [pc, #68]	; (8005924 <UserInput+0x684>)
 80058e0:	4a11      	ldr	r2, [pc, #68]	; (8005928 <UserInput+0x688>)
 80058e2:	6003      	str	r3, [r0, #0]
 80058e4:	600b      	str	r3, [r1, #0]
 80058e6:	6013      	str	r3, [r2, #0]
			break;
 80058e8:	e573      	b.n	80053d2 <UserInput+0x132>
			SetMode((Mode)AM); break;
 80058ea:	2000      	movs	r0, #0
 80058ec:	f7fc fbb0 	bl	8002050 <SetMode>
 80058f0:	e56f      	b.n	80053d2 <UserInput+0x132>
			keyer_speed += 1;
 80058f2:	6018      	str	r0, [r3, #0]
 80058f4:	e56b      	b.n	80053ce <UserInput+0x12e>
				ShowWF=1;
 80058f6:	2201      	movs	r2, #1
 80058f8:	701a      	strb	r2, [r3, #0]
 80058fa:	e56a      	b.n	80053d2 <UserInput+0x132>
			SetTXPLL(LOfreq);
 80058fc:	eeb0 0a43 	vmov.f32	s0, s6
 8005900:	f7ff fa0e 	bl	8004d20 <SetTXPLL>
			LastTXFreq = LOfreq;
 8005904:	ed84 3a00 	vstr	s6, [r4]
 8005908:	e742      	b.n	8005790 <UserInput+0x4f0>
			Error_Handler();
 800590a:	f7ff fc03 	bl	8005114 <Error_Handler>
 800590e:	bf00      	nop
 8005910:	58024400 	.word	0x58024400
 8005914:	ffff0007 	.word	0xffff0007
 8005918:	2400101c 	.word	0x2400101c
 800591c:	2400a818 	.word	0x2400a818
 8005920:	240062c4 	.word	0x240062c4
 8005924:	240062c8 	.word	0x240062c8
 8005928:	2400b9e4 	.word	0x2400b9e4

0800592c <MX_TIM6_Init_Custom_Rate>:
{
 800592c:	b510      	push	{r4, lr}
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800592e:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 8005930:	4c0f      	ldr	r4, [pc, #60]	; (8005970 <MX_TIM6_Init_Custom_Rate+0x44>)
 8005932:	4810      	ldr	r0, [pc, #64]	; (8005974 <MX_TIM6_Init_Custom_Rate+0x48>)
{
 8005934:	b084      	sub	sp, #16
	htim6.Init.Period = 9599; //
 8005936:	f242 517f 	movw	r1, #9599	; 0x257f
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800593a:	2280      	movs	r2, #128	; 0x80
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800593c:	9301      	str	r3, [sp, #4]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800593e:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 8005940:	e9c4 0300 	strd	r0, r3, [r4]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005944:	4620      	mov	r0, r4
	htim6.Init.Period = 9599; //
 8005946:	e9c4 3102 	strd	r3, r1, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800594a:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800594e:	f007 fd8d 	bl	800d46c <HAL_TIM_Base_Init>
 8005952:	b950      	cbnz	r0, 800596a <MX_TIM6_Init_Custom_Rate+0x3e>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005954:	4603      	mov	r3, r0
 8005956:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005958:	a901      	add	r1, sp, #4
 800595a:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800595c:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800595e:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005960:	f008 f9be 	bl	800dce0 <HAL_TIMEx_MasterConfigSynchronization>
 8005964:	b908      	cbnz	r0, 800596a <MX_TIM6_Init_Custom_Rate+0x3e>
}
 8005966:	b004      	add	sp, #16
 8005968:	bd10      	pop	{r4, pc}
		Error_Handler();
 800596a:	f7ff fbd3 	bl	8005114 <Error_Handler>
 800596e:	bf00      	nop
 8005970:	2400a6e8 	.word	0x2400a6e8
 8005974:	40001000 	.word	0x40001000

08005978 <main>:
{
 8005978:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 800597c:	b0c9      	sub	sp, #292	; 0x124
  HAL_Init();
 800597e:	f001 f943 	bl	8006c08 <HAL_Init>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8005982:	4ace      	ldr	r2, [pc, #824]	; (8005cbc <main+0x344>)
 8005984:	6953      	ldr	r3, [r2, #20]
 8005986:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 800598a:	d111      	bne.n	80059b0 <main+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 800598c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005990:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8005994:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8005998:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800599c:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80059a0:	6953      	ldr	r3, [r2, #20]
 80059a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80059a6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80059a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80059ac:	f3bf 8f6f 	isb	sy
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059b0:	2600      	movs	r6, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80059b2:	4cc3      	ldr	r4, [pc, #780]	; (8005cc0 <main+0x348>)
	DWT_Delay_Init();
 80059b4:	f7fe ffae 	bl	8004914 <DWT_Delay_Init>
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80059b8:	2501      	movs	r5, #1
	SystemClock_Config_For_OC();
 80059ba:	f7ff fbc5 	bl	8005148 <SystemClock_Config_For_OC>
	HAL_Delay(20);  //needed for USB setup. USB sometimes (and almost always on an Android phone) does not initialize
 80059be:	2014      	movs	r0, #20
 80059c0:	f001 f964 	bl	8006c8c <HAL_Delay>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059c4:	9643      	str	r6, [sp, #268]	; 0x10c
  HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 80059c6:	4632      	mov	r2, r6
 80059c8:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 80059cc:	48bd      	ldr	r0, [pc, #756]	; (8005cc4 <main+0x34c>)
  GPIO_InitStruct.Pin = SwInt1_Pin;
 80059ce:	f44f 4880 	mov.w	r8, #16384	; 0x4000
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80059d2:	2702      	movs	r7, #2
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80059d4:	f44f 2b80 	mov.w	fp, #262144	; 0x40000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059d8:	e9cd 663f 	strd	r6, r6, [sp, #252]	; 0xfc
 80059dc:	e9cd 6641 	strd	r6, r6, [sp, #260]	; 0x104
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80059e0:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 80059e4:	f043 0304 	orr.w	r3, r3, #4
 80059e8:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80059ec:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 80059f0:	f003 0304 	and.w	r3, r3, #4
 80059f4:	9304      	str	r3, [sp, #16]
 80059f6:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80059f8:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 80059fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a00:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005a04:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005a08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a0c:	9305      	str	r3, [sp, #20]
 8005a0e:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a10:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005a14:	f043 0301 	orr.w	r3, r3, #1
 8005a18:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005a1c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005a20:	f003 0301 	and.w	r3, r3, #1
 8005a24:	9306      	str	r3, [sp, #24]
 8005a26:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a28:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005a2c:	f043 0302 	orr.w	r3, r3, #2
 8005a30:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005a34:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005a38:	f003 0302 	and.w	r3, r3, #2
 8005a3c:	9307      	str	r3, [sp, #28]
 8005a3e:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005a40:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005a44:	f043 0308 	orr.w	r3, r3, #8
 8005a48:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005a4c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005a50:	f003 0308 	and.w	r3, r3, #8
 8005a54:	9308      	str	r3, [sp, #32]
 8005a56:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 8005a58:	f004 fb1c 	bl	800a094 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, RXTX_Pin|TX_ENA_Pin, GPIO_PIN_RESET);
 8005a5c:	4632      	mov	r2, r6
 8005a5e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005a62:	4899      	ldr	r0, [pc, #612]	; (8005cc8 <main+0x350>)
 8005a64:	f004 fb16 	bl	800a094 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 8005a68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8005a6c:	a93f      	add	r1, sp, #252	; 0xfc
 8005a6e:	4897      	ldr	r0, [pc, #604]	; (8005ccc <main+0x354>)
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 8005a70:	933f      	str	r3, [sp, #252]	; 0xfc
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005a72:	e9cd 6540 	strd	r6, r5, [sp, #256]	; 0x100
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8005a76:	f004 f9d5 	bl	8009e24 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005a7a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8005a7e:	a93f      	add	r1, sp, #252	; 0xfc
 8005a80:	4892      	ldr	r0, [pc, #584]	; (8005ccc <main+0x354>)
  GPIO_InitStruct.Pin = SwInt1_Pin;
 8005a82:	f8cd 80fc 	str.w	r8, [sp, #252]	; 0xfc
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005a86:	9340      	str	r3, [sp, #256]	; 0x100
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005a88:	9541      	str	r5, [sp, #260]	; 0x104
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8005a8a:	f004 f9cb 	bl	8009e24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 8005a8e:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a90:	a93f      	add	r1, sp, #252	; 0xfc
 8005a92:	488f      	ldr	r0, [pc, #572]	; (8005cd0 <main+0x358>)
  GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 8005a94:	933f      	str	r3, [sp, #252]	; 0xfc
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005a96:	e9cd 6540 	strd	r6, r5, [sp, #256]	; 0x100
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a9a:	f004 f9c3 	bl	8009e24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 8005a9e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005aa2:	a93f      	add	r1, sp, #252	; 0xfc
 8005aa4:	4887      	ldr	r0, [pc, #540]	; (8005cc4 <main+0x34c>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005aa6:	9642      	str	r6, [sp, #264]	; 0x108
  GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 8005aa8:	933f      	str	r3, [sp, #252]	; 0xfc
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aaa:	e9cd 5640 	strd	r5, r6, [sp, #256]	; 0x100
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005aae:	f004 f9b9 	bl	8009e24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8005ab2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005ab6:	a93f      	add	r1, sp, #252	; 0xfc
 8005ab8:	4883      	ldr	r0, [pc, #524]	; (8005cc8 <main+0x350>)
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8005aba:	933f      	str	r3, [sp, #252]	; 0xfc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005abc:	9642      	str	r6, [sp, #264]	; 0x108
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005abe:	9540      	str	r5, [sp, #256]	; 0x100
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005ac0:	9741      	str	r7, [sp, #260]	; 0x104
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005ac2:	f004 f9af 	bl	8009e24 <HAL_GPIO_Init>
  HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8005ac6:	a93f      	add	r1, sp, #252	; 0xfc
 8005ac8:	487f      	ldr	r0, [pc, #508]	; (8005cc8 <main+0x350>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005aca:	9541      	str	r5, [sp, #260]	; 0x104
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005acc:	e9cd 863f 	strd	r8, r6, [sp, #252]	; 0xfc
  HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8005ad0:	f004 f9a8 	bl	8009e24 <HAL_GPIO_Init>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ad4:	f04f 0803 	mov.w	r8, #3
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005ad8:	f44f 7300 	mov.w	r3, #512	; 0x200
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005adc:	a93f      	add	r1, sp, #252	; 0xfc
 8005ade:	487b      	ldr	r0, [pc, #492]	; (8005ccc <main+0x354>)
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005ae0:	933f      	str	r3, [sp, #252]	; 0xfc
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005ae2:	9643      	str	r6, [sp, #268]	; 0x10c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ae4:	f8cd 8108 	str.w	r8, [sp, #264]	; 0x108
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ae8:	e9cd 7640 	strd	r7, r6, [sp, #256]	; 0x100
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005aec:	f004 f99a 	bl	8009e24 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8005af0:	4632      	mov	r2, r6
 8005af2:	2104      	movs	r1, #4
 8005af4:	2028      	movs	r0, #40	; 0x28
 8005af6:	f002 fc7d 	bl	80083f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005afa:	2028      	movs	r0, #40	; 0x28
 8005afc:	f002 fcb8 	bl	8008470 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005b00:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8005b04:	4632      	mov	r2, r6
 8005b06:	4631      	mov	r1, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005b08:	432b      	orrs	r3, r5
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8005b0a:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005b0c:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8005b10:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
  hadc1.Instance = ADC1;
 8005b14:	4c6f      	ldr	r4, [pc, #444]	; (8005cd4 <main+0x35c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005b16:	402b      	ands	r3, r5
 8005b18:	9303      	str	r3, [sp, #12]
 8005b1a:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8005b1c:	f002 fc6a 	bl	80083f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8005b20:	200b      	movs	r0, #11
 8005b22:	f002 fca5 	bl	8008470 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8005b26:	4632      	mov	r2, r6
 8005b28:	4639      	mov	r1, r7
 8005b2a:	200c      	movs	r0, #12
 8005b2c:	f002 fc62 	bl	80083f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8005b30:	200c      	movs	r0, #12
 8005b32:	f002 fc9d 	bl	8008470 <HAL_NVIC_EnableIRQ>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8005b36:	4b68      	ldr	r3, [pc, #416]	; (8005cd8 <main+0x360>)
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8005b38:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8005b3c:	f44f 7880 	mov.w	r8, #256	; 0x100
  ADC_MultiModeTypeDef multimode = {0};
 8005b40:	9615      	str	r6, [sp, #84]	; 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005b42:	4620      	mov	r0, r4
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005b44:	9622      	str	r6, [sp, #136]	; 0x88
  ADC_ChannelConfTypeDef sConfig = {0};
 8005b46:	962f      	str	r6, [sp, #188]	; 0xbc
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005b48:	9627      	str	r6, [sp, #156]	; 0x9c
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005b4a:	60e6      	str	r6, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005b4c:	7726      	strb	r6, [r4, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8005b4e:	6366      	str	r6, [r4, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8005b50:	f884 6038 	strb.w	r6, [r4, #56]	; 0x38
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8005b54:	f8a4 8014 	strh.w	r8, [r4, #20]
  hadc1.Init.NbrOfConversion = 1;
 8005b58:	61a5      	str	r5, [r4, #24]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8005b5a:	e9c4 3b00 	strd	r3, fp, [r4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005b5e:	2308      	movs	r3, #8
  ADC_MultiModeTypeDef multimode = {0};
 8005b60:	e9cd 6616 	strd	r6, r6, [sp, #88]	; 0x58
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005b64:	e9cd 6623 	strd	r6, r6, [sp, #140]	; 0x8c
 8005b68:	e9cd 6625 	strd	r6, r6, [sp, #148]	; 0x94
  ADC_ChannelConfTypeDef sConfig = {0};
 8005b6c:	e9cd 6630 	strd	r6, r6, [sp, #192]	; 0xc0
 8005b70:	e9cd 6632 	strd	r6, r6, [sp, #200]	; 0xc8
 8005b74:	e9cd 6634 	strd	r6, r6, [sp, #208]	; 0xd0
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005b78:	e9c4 6609 	strd	r6, r6, [r4, #36]	; 0x24
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005b7c:	60a3      	str	r3, [r4, #8]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005b7e:	2604      	movs	r6, #4
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005b80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005b84:	6126      	str	r6, [r4, #16]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005b86:	6323      	str	r3, [r4, #48]	; 0x30
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005b88:	f001 fffa 	bl	8007b80 <HAL_ADC_Init>
 8005b8c:	2800      	cmp	r0, #0
 8005b8e:	f040 8312 	bne.w	80061b6 <main+0x83e>
  multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 8005b92:	2007      	movs	r0, #7
 8005b94:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005b98:	a915      	add	r1, sp, #84	; 0x54
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 8005b9a:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
  multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 8005b9e:	e9cd 0315 	strd	r0, r3, [sp, #84]	; 0x54
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005ba2:	4620      	mov	r0, r4
 8005ba4:	f002 fa62 	bl	800806c <HAL_ADCEx_MultiModeConfigChannel>
 8005ba8:	2800      	cmp	r0, #0
 8005baa:	f040 8304 	bne.w	80061b6 <main+0x83e>
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8005bae:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8005bb2:	4b4a      	ldr	r3, [pc, #296]	; (8005cdc <main+0x364>)
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8005bb4:	4f4a      	ldr	r7, [pc, #296]	; (8005ce0 <main+0x368>)
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8005bb6:	a922      	add	r1, sp, #136	; 0x88
 8005bb8:	4620      	mov	r0, r4
  AnalogWDGConfig.ITMode = ENABLE;
 8005bba:	f88d 5094 	strb.w	r5, [sp, #148]	; 0x94
  AnalogWDGConfig.LowThreshold = 1;
 8005bbe:	9527      	str	r5, [sp, #156]	; 0x9c
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8005bc0:	9724      	str	r7, [sp, #144]	; 0x90
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8005bc2:	e9cd 3222 	strd	r3, r2, [sp, #136]	; 0x88
  AnalogWDGConfig.HighThreshold = 4094;
 8005bc6:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005bca:	9226      	str	r2, [sp, #152]	; 0x98
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8005bcc:	f001 fc52 	bl	8007474 <HAL_ADC_AnalogWDGConfig>
 8005bd0:	2800      	cmp	r0, #0
 8005bd2:	f040 82f0 	bne.w	80061b6 <main+0x83e>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005bd6:	f04f 0a06 	mov.w	sl, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005bda:	f240 72ff 	movw	r2, #2047	; 0x7ff
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005bde:	9031      	str	r0, [sp, #196]	; 0xc4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005be0:	a92f      	add	r1, sp, #188	; 0xbc
  sConfig.OffsetSignedSaturation = DISABLE;
 8005be2:	f88d 00d5 	strb.w	r0, [sp, #213]	; 0xd5
  sConfig.Channel = ADC_CHANNEL_5;
 8005be6:	972f      	str	r7, [sp, #188]	; 0xbc
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005be8:	f8cd a0c0 	str.w	sl, [sp, #192]	; 0xc0
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005bec:	9232      	str	r2, [sp, #200]	; 0xc8
  sConfig.Offset = 0;
 8005bee:	e9cd 6033 	strd	r6, r0, [sp, #204]	; 0xcc
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005bf2:	4620      	mov	r0, r4
 8005bf4:	f001 fa16 	bl	8007024 <HAL_ADC_ConfigChannel>
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	f040 82dc 	bne.w	80061b6 <main+0x83e>
  hadc2.Instance = ADC2;
 8005bfe:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 8005cf0 <main+0x378>
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005c02:	2208      	movs	r2, #8
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005c04:	901c      	str	r0, [sp, #112]	; 0x70
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005c06:	f8c9 2008 	str.w	r2, [r9, #8]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005c0a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  ADC_ChannelConfTypeDef sConfig = {0};
 8005c0e:	9028      	str	r0, [sp, #160]	; 0xa0
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005c10:	f8c9 2030 	str.w	r2, [r9, #48]	; 0x30
  hadc2.Instance = ADC2;
 8005c14:	4a33      	ldr	r2, [pc, #204]	; (8005ce4 <main+0x36c>)
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005c16:	9021      	str	r0, [sp, #132]	; 0x84
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005c18:	f889 001c 	strb.w	r0, [r9, #28]
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8005c1c:	f8c9 002c 	str.w	r0, [r9, #44]	; 0x2c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8005c20:	f8c9 0034 	str.w	r0, [r9, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8005c24:	f889 0038 	strb.w	r0, [r9, #56]	; 0x38
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8005c28:	f8c9 b004 	str.w	fp, [r9, #4]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8005c2c:	f8a9 8014 	strh.w	r8, [r9, #20]
  hadc2.Init.NbrOfConversion = 1;
 8005c30:	f8c9 5018 	str.w	r5, [r9, #24]
  hadc2.Instance = ADC2;
 8005c34:	f8c9 2000 	str.w	r2, [r9]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005c38:	e9cd 001d 	strd	r0, r0, [sp, #116]	; 0x74
 8005c3c:	e9cd 001f 	strd	r0, r0, [sp, #124]	; 0x7c
  ADC_ChannelConfTypeDef sConfig = {0};
 8005c40:	e9cd 0029 	strd	r0, r0, [sp, #164]	; 0xa4
 8005c44:	e9cd 002b 	strd	r0, r0, [sp, #172]	; 0xac
 8005c48:	e9cd 002d 	strd	r0, r0, [sp, #180]	; 0xb4
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005c4c:	e9c9 0603 	strd	r0, r6, [r9, #12]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005c50:	4648      	mov	r0, r9
 8005c52:	f001 ff95 	bl	8007b80 <HAL_ADC_Init>
 8005c56:	2800      	cmp	r0, #0
 8005c58:	f040 82ad 	bne.w	80061b6 <main+0x83e>
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8005c5c:	491f      	ldr	r1, [pc, #124]	; (8005cdc <main+0x364>)
 8005c5e:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8005c62:	4648      	mov	r0, r9
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8005c64:	971e      	str	r7, [sp, #120]	; 0x78
  AnalogWDGConfig.ITMode = ENABLE;
 8005c66:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  AnalogWDGConfig.LowThreshold = 1;
 8005c6a:	9521      	str	r5, [sp, #132]	; 0x84
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8005c6c:	e9cd 131c 	strd	r1, r3, [sp, #112]	; 0x70
  AnalogWDGConfig.HighThreshold = 4094;
 8005c70:	f640 73fe 	movw	r3, #4094	; 0xffe
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8005c74:	a91c      	add	r1, sp, #112	; 0x70
  AnalogWDGConfig.HighThreshold = 4094;
 8005c76:	9320      	str	r3, [sp, #128]	; 0x80
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8005c78:	f001 fbfc 	bl	8007474 <HAL_ADC_AnalogWDGConfig>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	2800      	cmp	r0, #0
 8005c80:	f040 8299 	bne.w	80061b6 <main+0x83e>
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005c84:	f240 73ff 	movw	r3, #2047	; 0x7ff
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005c88:	a928      	add	r1, sp, #160	; 0xa0
 8005c8a:	4648      	mov	r0, r9
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005c8c:	922a      	str	r2, [sp, #168]	; 0xa8
  sConfig.Offset = 0;
 8005c8e:	922d      	str	r2, [sp, #180]	; 0xb4
  sConfig.OffsetSignedSaturation = DISABLE;
 8005c90:	f88d 20b9 	strb.w	r2, [sp, #185]	; 0xb9
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005c94:	e9cd 7a28 	strd	r7, sl, [sp, #160]	; 0xa0
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005c98:	e9cd 362b 	strd	r3, r6, [sp, #172]	; 0xac
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005c9c:	f001 f9c2 	bl	8007024 <HAL_ADC_ConfigChannel>
 8005ca0:	4601      	mov	r1, r0
 8005ca2:	2800      	cmp	r0, #0
 8005ca4:	f040 8287 	bne.w	80061b6 <main+0x83e>
  hdac1.Instance = DAC1;
 8005ca8:	4e0f      	ldr	r6, [pc, #60]	; (8005ce8 <main+0x370>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8005caa:	2224      	movs	r2, #36	; 0x24
 8005cac:	a83f      	add	r0, sp, #252	; 0xfc
 8005cae:	f00b fe56 	bl	801195e <memset>
  hdac1.Instance = DAC1;
 8005cb2:	4b0e      	ldr	r3, [pc, #56]	; (8005cec <main+0x374>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005cb4:	4630      	mov	r0, r6
  hdac1.Instance = DAC1;
 8005cb6:	6033      	str	r3, [r6, #0]
 8005cb8:	e01c      	b.n	8005cf4 <main+0x37c>
 8005cba:	bf00      	nop
 8005cbc:	e000ed00 	.word	0xe000ed00
 8005cc0:	58024400 	.word	0x58024400
 8005cc4:	58020400 	.word	0x58020400
 8005cc8:	58020c00 	.word	0x58020c00
 8005ccc:	58020800 	.word	0x58020800
 8005cd0:	58020000 	.word	0x58020000
 8005cd4:	2400a41c 	.word	0x2400a41c
 8005cd8:	40022000 	.word	0x40022000
 8005cdc:	7dc00000 	.word	0x7dc00000
 8005ce0:	14f00020 	.word	0x14f00020
 8005ce4:	40022100 	.word	0x40022100
 8005ce8:	2400a514 	.word	0x2400a514
 8005cec:	40007400 	.word	0x40007400
 8005cf0:	2400a480 	.word	0x2400a480
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005cf4:	f002 fbe0 	bl	80084b8 <HAL_DAC_Init>
 8005cf8:	2800      	cmp	r0, #0
 8005cfa:	f040 825c 	bne.w	80061b6 <main+0x83e>
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8005cfe:	2316      	movs	r3, #22
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005d00:	4602      	mov	r2, r0
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8005d02:	903f      	str	r0, [sp, #252]	; 0xfc
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005d04:	a93f      	add	r1, sp, #252	; 0xfc
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8005d06:	9041      	str	r0, [sp, #260]	; 0x104
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8005d08:	9043      	str	r0, [sp, #268]	; 0x10c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005d0a:	4630      	mov	r0, r6
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8005d0c:	9340      	str	r3, [sp, #256]	; 0x100
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8005d0e:	9542      	str	r5, [sp, #264]	; 0x108
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005d10:	f002 fd12 	bl	8008738 <HAL_DAC_ConfigChannel>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2800      	cmp	r0, #0
 8005d18:	f040 824d 	bne.w	80061b6 <main+0x83e>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8005d1c:	2210      	movs	r2, #16
 8005d1e:	a93f      	add	r1, sp, #252	; 0xfc
 8005d20:	4630      	mov	r0, r6
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8005d22:	9340      	str	r3, [sp, #256]	; 0x100
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8005d24:	f002 fd08 	bl	8008738 <HAL_DAC_ConfigChannel>
 8005d28:	2800      	cmp	r0, #0
 8005d2a:	f040 8244 	bne.w	80061b6 <main+0x83e>
  hlptim2.Instance = LPTIM2;
 8005d2e:	48bc      	ldr	r0, [pc, #752]	; (8006020 <main+0x6a8>)
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8005d30:	2300      	movs	r3, #0
  hlptim2.Instance = LPTIM2;
 8005d32:	4abc      	ldr	r2, [pc, #752]	; (8006024 <main+0x6ac>)
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8005d34:	f64f 76ff 	movw	r6, #65535	; 0xffff
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8005d38:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8005d3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8005d40:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8005d44:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8005d48:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  hlptim2.Instance = LPTIM2;
 8005d4c:	6002      	str	r2, [r0, #0]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8005d4e:	6146      	str	r6, [r0, #20]
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8005d50:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8005d52:	f004 f9b1 	bl	800a0b8 <HAL_LPTIM_Init>
 8005d56:	2800      	cmp	r0, #0
 8005d58:	f040 822d 	bne.w	80061b6 <main+0x83e>
  htim6.Instance = TIM6;
 8005d5c:	4db2      	ldr	r5, [pc, #712]	; (8006028 <main+0x6b0>)
 8005d5e:	4bb3      	ldr	r3, [pc, #716]	; (800602c <main+0x6b4>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d60:	9014      	str	r0, [sp, #80]	; 0x50
  htim6.Instance = TIM6;
 8005d62:	602b      	str	r3, [r5, #0]
  htim6.Init.Period = 8191;
 8005d64:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8005d68:	60eb      	str	r3, [r5, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005d6a:	2380      	movs	r3, #128	; 0x80
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d6c:	e9cd 0012 	strd	r0, r0, [sp, #72]	; 0x48
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d70:	e9c5 0001 	strd	r0, r0, [r5, #4]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005d74:	4628      	mov	r0, r5
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005d76:	61ab      	str	r3, [r5, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005d78:	f007 fb78 	bl	800d46c <HAL_TIM_Base_Init>
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	f040 821a 	bne.w	80061b6 <main+0x83e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005d82:	2320      	movs	r3, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d84:	9014      	str	r0, [sp, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005d86:	a912      	add	r1, sp, #72	; 0x48
 8005d88:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005d8a:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005d8c:	f007 ffa8 	bl	800dce0 <HAL_TIMEx_MasterConfigSynchronization>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2800      	cmp	r0, #0
 8005d94:	f040 820f 	bne.w	80061b6 <main+0x83e>
  huart3.Instance = USART3;
 8005d98:	4da5      	ldr	r5, [pc, #660]	; (8006030 <main+0x6b8>)
 8005d9a:	4aa6      	ldr	r2, [pc, #664]	; (8006034 <main+0x6bc>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005d9c:	60a8      	str	r0, [r5, #8]
  huart3.Instance = USART3;
 8005d9e:	602a      	str	r2, [r5, #0]
  huart3.Init.BaudRate = 115200;
 8005da0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005da4:	61a8      	str	r0, [r5, #24]
  huart3.Init.BaudRate = 115200;
 8005da6:	606a      	str	r2, [r5, #4]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005da8:	220c      	movs	r2, #12
  huart3.Init.Parity = UART_PARITY_NONE;
 8005daa:	e9c5 0003 	strd	r0, r0, [r5, #12]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005dae:	e9c5 0007 	strd	r0, r0, [r5, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005db2:	4628      	mov	r0, r5
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005db4:	616a      	str	r2, [r5, #20]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005db6:	e9c5 3309 	strd	r3, r3, [r5, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005dba:	f008 fde1 	bl	800e980 <HAL_UART_Init>
 8005dbe:	4601      	mov	r1, r0
 8005dc0:	2800      	cmp	r0, #0
 8005dc2:	f040 81f8 	bne.w	80061b6 <main+0x83e>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005dc6:	4628      	mov	r0, r5
 8005dc8:	f008 fe32 	bl	800ea30 <HAL_UARTEx_SetTxFifoThreshold>
 8005dcc:	4601      	mov	r1, r0
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	f040 81f1 	bne.w	80061b6 <main+0x83e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	f008 fe6d 	bl	800eab4 <HAL_UARTEx_SetRxFifoThreshold>
 8005dda:	2800      	cmp	r0, #0
 8005ddc:	f040 81eb 	bne.w	80061b6 <main+0x83e>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005de0:	4628      	mov	r0, r5
 8005de2:	f008 fe07 	bl	800e9f4 <HAL_UARTEx_DisableFifoMode>
 8005de6:	4605      	mov	r5, r0
 8005de8:	2800      	cmp	r0, #0
 8005dea:	f040 81e4 	bne.w	80061b6 <main+0x83e>
  MX_USB_DEVICE_Init();
 8005dee:	f00a fc4f 	bl	8010690 <MX_USB_DEVICE_Init>
  htim4.Instance = TIM4;
 8005df2:	4f91      	ldr	r7, [pc, #580]	; (8006038 <main+0x6c0>)
 8005df4:	4b91      	ldr	r3, [pc, #580]	; (800603c <main+0x6c4>)
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005df6:	a936      	add	r1, sp, #216	; 0xd8
 8005df8:	4638      	mov	r0, r7
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005dfa:	9539      	str	r5, [sp, #228]	; 0xe4
  htim4.Instance = TIM4;
 8005dfc:	603b      	str	r3, [r7, #0]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005dfe:	2301      	movs	r3, #1
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005e00:	953d      	str	r5, [sp, #244]	; 0xf4
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005e02:	9336      	str	r3, [sp, #216]	; 0xd8
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005e04:	9338      	str	r3, [sp, #224]	; 0xe0
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005e06:	933c      	str	r3, [sp, #240]	; 0xf0
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8005e08:	2302      	movs	r3, #2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e0a:	950f      	str	r5, [sp, #60]	; 0x3c
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8005e0c:	9337      	str	r3, [sp, #220]	; 0xdc
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8005e0e:	933b      	str	r3, [sp, #236]	; 0xec
  sConfig.IC1Filter = 8;
 8005e10:	2308      	movs	r3, #8
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e12:	61bd      	str	r5, [r7, #24]
  sConfig.IC1Filter = 8;
 8005e14:	933a      	str	r3, [sp, #232]	; 0xe8
  sConfig.IC2Filter = 8;
 8005e16:	933e      	str	r3, [sp, #248]	; 0xf8
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e18:	e9c7 5501 	strd	r5, r5, [r7, #4]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e1c:	e9c7 6503 	strd	r6, r5, [r7, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e20:	e9cd 5510 	strd	r5, r5, [sp, #64]	; 0x40
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005e24:	f007 fc8c 	bl	800d740 <HAL_TIM_Encoder_Init>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2800      	cmp	r0, #0
 8005e2c:	f040 81c3 	bne.w	80061b6 <main+0x83e>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005e30:	a90f      	add	r1, sp, #60	; 0x3c
 8005e32:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e34:	930f      	str	r3, [sp, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e36:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005e38:	f007 ff52 	bl	800dce0 <HAL_TIMEx_MasterConfigSynchronization>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	2800      	cmp	r0, #0
 8005e40:	f040 81b9 	bne.w	80061b6 <main+0x83e>
  htim7.Instance = TIM7;
 8005e44:	4d7e      	ldr	r5, [pc, #504]	; (8006040 <main+0x6c8>)
  htim7.Init.Period = 8192;
 8005e46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  htim7.Instance = TIM7;
 8005e4a:	497e      	ldr	r1, [pc, #504]	; (8006044 <main+0x6cc>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e4c:	900c      	str	r0, [sp, #48]	; 0x30
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e4e:	61ab      	str	r3, [r5, #24]
  htim7.Init.Prescaler = 0;
 8005e50:	e9c5 1000 	strd	r1, r0, [r5]
  htim7.Init.Period = 8192;
 8005e54:	e9c5 0202 	strd	r0, r2, [r5, #8]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005e58:	4628      	mov	r0, r5
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e5a:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005e5e:	f007 fb05 	bl	800d46c <HAL_TIM_Base_Init>
 8005e62:	2800      	cmp	r0, #0
 8005e64:	f040 81a7 	bne.w	80061b6 <main+0x83e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e68:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005e6a:	a90c      	add	r1, sp, #48	; 0x30
 8005e6c:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e6e:	930c      	str	r3, [sp, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e70:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005e72:	f007 ff35 	bl	800dce0 <HAL_TIMEx_MasterConfigSynchronization>
 8005e76:	2800      	cmp	r0, #0
 8005e78:	f040 819d 	bne.w	80061b6 <main+0x83e>
	htim7.Instance = TIM7;
 8005e7c:	4b71      	ldr	r3, [pc, #452]	; (8006044 <main+0x6cc>)
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e7e:	61a8      	str	r0, [r5, #24]
	htim7.Instance = TIM7;
 8005e80:	602b      	str	r3, [r5, #0]
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 8005e82:	f247 5330 	movw	r3, #30000	; 0x7530
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e86:	e9c5 0001 	strd	r0, r0, [r5, #4]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005e8a:	4628      	mov	r0, r5
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 8005e8c:	60eb      	str	r3, [r5, #12]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005e8e:	f007 faed 	bl	800d46c <HAL_TIM_Base_Init>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2800      	cmp	r0, #0
 8005e96:	f040 818e 	bne.w	80061b6 <main+0x83e>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005e9a:	a90c      	add	r1, sp, #48	; 0x30
 8005e9c:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e9e:	930c      	str	r3, [sp, #48]	; 0x30
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ea0:	930e      	str	r3, [sp, #56]	; 0x38
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005ea2:	f007 ff1d 	bl	800dce0 <HAL_TIMEx_MasterConfigSynchronization>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	2800      	cmp	r0, #0
 8005eaa:	f040 8184 	bne.w	80061b6 <main+0x83e>
  htim2.Instance = TIM2;
 8005eae:	4d66      	ldr	r5, [pc, #408]	; (8006048 <main+0x6d0>)
 8005eb0:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
  htim2.Init.Period = 10000;
 8005eb4:	f242 7210 	movw	r2, #10000	; 0x2710
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005eb8:	9018      	str	r0, [sp, #96]	; 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005eba:	9009      	str	r0, [sp, #36]	; 0x24
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ebc:	612b      	str	r3, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ebe:	61ab      	str	r3, [r5, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005ec0:	931b      	str	r3, [sp, #108]	; 0x6c
  htim2.Init.Prescaler = 0;
 8005ec2:	e9c5 7000 	strd	r7, r0, [r5]
  htim2.Init.Period = 10000;
 8005ec6:	e9c5 0202 	strd	r0, r2, [r5, #8]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005eca:	4628      	mov	r0, r5
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005ecc:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005ed0:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005ed4:	f007 faca 	bl	800d46c <HAL_TIM_Base_Init>
 8005ed8:	2800      	cmp	r0, #0
 8005eda:	f040 816c 	bne.w	80061b6 <main+0x83e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005ede:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005ee2:	a918      	add	r1, sp, #96	; 0x60
 8005ee4:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005ee6:	9618      	str	r6, [sp, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005ee8:	f007 fd6e 	bl	800d9c8 <HAL_TIM_ConfigClockSource>
 8005eec:	2800      	cmp	r0, #0
 8005eee:	f040 8162 	bne.w	80061b6 <main+0x83e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ef2:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005ef4:	a909      	add	r1, sp, #36	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ef6:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005ef8:	4628      	mov	r0, r5
 8005efa:	f007 fef1 	bl	800dce0 <HAL_TIMEx_MasterConfigSynchronization>
 8005efe:	2800      	cmp	r0, #0
 8005f00:	f040 8159 	bne.w	80061b6 <main+0x83e>
	htim2.Init.Period = 15000;
 8005f04:	f643 2398 	movw	r3, #15000	; 0x3a98
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f08:	60a8      	str	r0, [r5, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005f0a:	6128      	str	r0, [r5, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f0c:	61a8      	str	r0, [r5, #24]
	htim2.Init.Period = 15000;
 8005f0e:	60eb      	str	r3, [r5, #12]
	htim2.Init.Prescaler = 0;
 8005f10:	e9c5 7000 	strd	r7, r0, [r5]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005f14:	4628      	mov	r0, r5
 8005f16:	f007 faa9 	bl	800d46c <HAL_TIM_Base_Init>
 8005f1a:	2800      	cmp	r0, #0
 8005f1c:	f040 814b 	bne.w	80061b6 <main+0x83e>
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005f20:	a918      	add	r1, sp, #96	; 0x60
 8005f22:	4628      	mov	r0, r5
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005f24:	9618      	str	r6, [sp, #96]	; 0x60
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005f26:	f007 fd4f 	bl	800d9c8 <HAL_TIM_ConfigClockSource>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2800      	cmp	r0, #0
 8005f2e:	f040 8142 	bne.w	80061b6 <main+0x83e>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005f32:	a909      	add	r1, sp, #36	; 0x24
 8005f34:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005f36:	9309      	str	r3, [sp, #36]	; 0x24
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005f38:	930b      	str	r3, [sp, #44]	; 0x2c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005f3a:	f007 fed1 	bl	800dce0 <HAL_TIMEx_MasterConfigSynchronization>
 8005f3e:	2800      	cmp	r0, #0
 8005f40:	f040 8139 	bne.w	80061b6 <main+0x83e>
  hcomp1.Instance = COMP1;
 8005f44:	4b41      	ldr	r3, [pc, #260]	; (800604c <main+0x6d4>)
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 8005f46:	2111      	movs	r1, #17
  hcomp1.Instance = COMP1;
 8005f48:	4a41      	ldr	r2, [pc, #260]	; (8006050 <main+0x6d8>)
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO1;
 8005f4a:	60d8      	str	r0, [r3, #12]
  hcomp1.Instance = COMP1;
 8005f4c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_VREFINT;
 8005f4e:	4a41      	ldr	r2, [pc, #260]	; (8006054 <main+0x6dc>)
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8005f50:	6058      	str	r0, [r3, #4]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_VREFINT;
 8005f52:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_HIGH;
 8005f54:	f44f 7240 	mov.w	r2, #768	; 0x300
  hcomp1.Init.Mode = COMP_POWERMODE_MEDIUMSPEED;
 8005f58:	609e      	str	r6, [r3, #8]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 8005f5a:	6219      	str	r1, [r3, #32]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_HIGH;
 8005f5c:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8005f5e:	e9c3 0006 	strd	r0, r0, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8005f62:	4618      	mov	r0, r3
 8005f64:	f002 f8ea 	bl	800813c <HAL_COMP_Init>
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	f040 8124 	bne.w	80061b6 <main+0x83e>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8005f6e:	483a      	ldr	r0, [pc, #232]	; (8006058 <main+0x6e0>)
 8005f70:	6943      	ldr	r3, [r0, #20]
 8005f72:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8005f76:	d124      	bne.n	8005fc2 <main+0x64a>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8005f78:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8005f7c:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8005f80:	f8d0 6080 	ldr.w	r6, [r0, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005f84:	f643 77e0 	movw	r7, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8005f88:	f3c6 354e 	ubfx	r5, r6, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8005f8c:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 8005f90:	016d      	lsls	r5, r5, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005f92:	ea05 0107 	and.w	r1, r5, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8005f96:	4633      	mov	r3, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005f98:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
      } while (ways-- != 0U);
 8005f9c:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005f9e:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8005fa2:	1c5a      	adds	r2, r3, #1
 8005fa4:	d1f8      	bne.n	8005f98 <main+0x620>
    } while(sets-- != 0U);
 8005fa6:	3d20      	subs	r5, #32
 8005fa8:	f115 0f20 	cmn.w	r5, #32
 8005fac:	d1f1      	bne.n	8005f92 <main+0x61a>
 8005fae:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8005fb2:	6943      	ldr	r3, [r0, #20]
 8005fb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fb8:	6143      	str	r3, [r0, #20]
 8005fba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005fbe:	f3bf 8f6f 	isb	sy
	MX_TIM6_Init_Custom_Rate();
 8005fc2:	f7ff fcb3 	bl	800592c <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8005fc6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005fca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005fce:	4823      	ldr	r0, [pc, #140]	; (800605c <main+0x6e4>)
 8005fd0:	f001 fee4 	bl	8007d9c <HAL_ADCEx_Calibration_Start>
 8005fd4:	2800      	cmp	r0, #0
 8005fd6:	f040 80ee 	bne.w	80061b6 <main+0x83e>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8005fda:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005fde:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005fe2:	481f      	ldr	r0, [pc, #124]	; (8006060 <main+0x6e8>)
 8005fe4:	f001 feda 	bl	8007d9c <HAL_ADCEx_Calibration_Start>
 8005fe8:	4605      	mov	r5, r0
 8005fea:	2800      	cmp	r0, #0
 8005fec:	f040 80e3 	bne.w	80061b6 <main+0x83e>
	HAL_Delay(1);
 8005ff0:	2001      	movs	r0, #1
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8005ff2:	4f1c      	ldr	r7, [pc, #112]	; (8006064 <main+0x6ec>)
	AMindex  = LSBindex = 1;
 8005ff4:	4606      	mov	r6, r0
	HAL_Delay(1);
 8005ff6:	f000 fe49 	bl	8006c8c <HAL_Delay>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8005ffa:	4629      	mov	r1, r5
 8005ffc:	480e      	ldr	r0, [pc, #56]	; (8006038 <main+0x6c0>)
 8005ffe:	f007 fc83 	bl	800d908 <HAL_TIM_Encoder_Start>
	volume= 0.1;
 8006002:	4b19      	ldr	r3, [pc, #100]	; (8006068 <main+0x6f0>)
 8006004:	4a19      	ldr	r2, [pc, #100]	; (800606c <main+0x6f4>)
	SetFstep(2);
 8006006:	2002      	movs	r0, #2
	volume= 0.1;
 8006008:	601a      	str	r2, [r3, #0]
	SetFstep(2);
 800600a:	f7fc f859 	bl	80020c0 <SetFstep>
	cwpitch = CWPITCH;
 800600e:	4b18      	ldr	r3, [pc, #96]	; (8006070 <main+0x6f8>)
	meanavg = 0.f;
 8006010:	2100      	movs	r1, #0
	cwpitch = CWPITCH;
 8006012:	4a18      	ldr	r2, [pc, #96]	; (8006074 <main+0x6fc>)
	CarrierEnable(0);
 8006014:	4628      	mov	r0, r5
	cwpitch = CWPITCH;
 8006016:	601a      	str	r2, [r3, #0]
	meanavg = 0.f;
 8006018:	4a17      	ldr	r2, [pc, #92]	; (8006078 <main+0x700>)
	os_time = 0;
 800601a:	4b18      	ldr	r3, [pc, #96]	; (800607c <main+0x704>)
	meanavg = 0.f;
 800601c:	6011      	str	r1, [r2, #0]
 800601e:	e02f      	b.n	8006080 <main+0x708>
 8006020:	2400a618 	.word	0x2400a618
 8006024:	58002400 	.word	0x58002400
 8006028:	2400a6e8 	.word	0x2400a6e8
 800602c:	40001000 	.word	0x40001000
 8006030:	2400a780 	.word	0x2400a780
 8006034:	40004800 	.word	0x40004800
 8006038:	2400a69c 	.word	0x2400a69c
 800603c:	40000800 	.word	0x40000800
 8006040:	2400a734 	.word	0x2400a734
 8006044:	40001400 	.word	0x40001400
 8006048:	2400a650 	.word	0x2400a650
 800604c:	2400a4e8 	.word	0x2400a4e8
 8006050:	5800380c 	.word	0x5800380c
 8006054:	00030004 	.word	0x00030004
 8006058:	e000ed00 	.word	0xe000ed00
 800605c:	2400a41c 	.word	0x2400a41c
 8006060:	2400a480 	.word	0x2400a480
 8006064:	24006278 	.word	0x24006278
 8006068:	2400b9d8 	.word	0x2400b9d8
 800606c:	3dcccccd 	.word	0x3dcccccd
 8006070:	24007c14 	.word	0x24007c14
 8006074:	44228000 	.word	0x44228000
 8006078:	2400a824 	.word	0x2400a824
 800607c:	2400a848 	.word	0x2400a848
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 8006080:	4a77      	ldr	r2, [pc, #476]	; (8006260 <main+0x8e8>)
 8006082:	4978      	ldr	r1, [pc, #480]	; (8006264 <main+0x8ec>)
	os_time = 0;
 8006084:	601d      	str	r5, [r3, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 8006086:	6011      	str	r1, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8006088:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
	Muted   = false;
 800608c:	4a76      	ldr	r2, [pc, #472]	; (8006268 <main+0x8f0>)
	AGC_decay[Fast] = 0.9995f;
 800608e:	4b77      	ldr	r3, [pc, #476]	; (800626c <main+0x8f4>)
	Muted   = false;
 8006090:	7015      	strb	r5, [r2, #0]
	AMindex  = LSBindex = 1;
 8006092:	4a77      	ldr	r2, [pc, #476]	; (8006270 <main+0x8f8>)
 8006094:	8016      	strh	r6, [r2, #0]
 8006096:	4a77      	ldr	r2, [pc, #476]	; (8006274 <main+0x8fc>)
 8006098:	8016      	strh	r6, [r2, #0]
	USBindex = CWindex  = 1;
 800609a:	4a77      	ldr	r2, [pc, #476]	; (8006278 <main+0x900>)
 800609c:	8016      	strh	r6, [r2, #0]
 800609e:	4a77      	ldr	r2, [pc, #476]	; (800627c <main+0x904>)
 80060a0:	8016      	strh	r6, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 80060a2:	4a77      	ldr	r2, [pc, #476]	; (8006280 <main+0x908>)
 80060a4:	6011      	str	r1, [r2, #0]
	agc[AM]  = agc[LSB] = Slow;
 80060a6:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
 80060aa:	4a76      	ldr	r2, [pc, #472]	; (8006284 <main+0x90c>)
 80060ac:	6011      	str	r1, [r2, #0]
	AGC_decay[Fast] = 0.9995f;
 80060ae:	4a76      	ldr	r2, [pc, #472]	; (8006288 <main+0x910>)
 80060b0:	601a      	str	r2, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 80060b2:	4a76      	ldr	r2, [pc, #472]	; (800628c <main+0x914>)
 80060b4:	605a      	str	r2, [r3, #4]
	Hangcount[Fast] = 2;
 80060b6:	4b76      	ldr	r3, [pc, #472]	; (8006290 <main+0x918>)
 80060b8:	4a76      	ldr	r2, [pc, #472]	; (8006294 <main+0x91c>)
 80060ba:	601a      	str	r2, [r3, #0]
	AgcThreshold    = 1.92e-4f;
 80060bc:	4b76      	ldr	r3, [pc, #472]	; (8006298 <main+0x920>)
 80060be:	4a77      	ldr	r2, [pc, #476]	; (800629c <main+0x924>)
 80060c0:	601a      	str	r2, [r3, #0]
	pk = 0.02f;
 80060c2:	4a77      	ldr	r2, [pc, #476]	; (80062a0 <main+0x928>)
 80060c4:	4b77      	ldr	r3, [pc, #476]	; (80062a4 <main+0x92c>)
 80060c6:	601a      	str	r2, [r3, #0]
	HAdc1 = &hadc1;
 80060c8:	4b77      	ldr	r3, [pc, #476]	; (80062a8 <main+0x930>)
 80060ca:	601c      	str	r4, [r3, #0]
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 80060cc:	4b77      	ldr	r3, [pc, #476]	; (80062ac <main+0x934>)
 80060ce:	603b      	str	r3, [r7, #0]
	CarrierEnable(0);
 80060d0:	f7fe ffc2 	bl	8005058 <CarrierEnable>
	TXSwitch(0);
 80060d4:	4628      	mov	r0, r5
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 80060d6:	f44f 6500 	mov.w	r5, #2048	; 0x800
	TXSwitch(0);
 80060da:	f7fe ff55 	bl	8004f88 <TXSwitch>
	__HAL_RCC_PLL2_DISABLE();
 80060de:	4a74      	ldr	r2, [pc, #464]	; (80062b0 <main+0x938>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 80060e0:	231a      	movs	r3, #26
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80060e2:	ed97 7a00 	vldr	s14, [r7]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 80060e6:	4973      	ldr	r1, [pc, #460]	; (80062b4 <main+0x93c>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 80060e8:	9302      	str	r3, [sp, #8]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80060ea:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	__HAL_RCC_PLL2_DISABLE();
 80060ee:	6813      	ldr	r3, [r2, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80060f0:	eddf 6a71 	vldr	s13, [pc, #452]	; 80062b8 <main+0x940>
	__HAL_RCC_PLL2_DISABLE();
 80060f4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
	CWThreshold = 0.01;
 80060f8:	4870      	ldr	r0, [pc, #448]	; (80062bc <main+0x944>)
	__HAL_RCC_PLL2_DISABLE();
 80060fa:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 80060fc:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80060fe:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006102:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8006106:	ed9f 5b54 	vldr	d5, [pc, #336]	; 8006258 <main+0x8e0>
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800610a:	6293      	str	r3, [r2, #40]	; 0x28
 800610c:	9b02      	ldr	r3, [sp, #8]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800610e:	ee27 7b05 	vmul.f64	d7, d7, d5
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8006112:	3b01      	subs	r3, #1
 8006114:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006118:	4319      	orrs	r1, r3
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800611a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800611e:	6391      	str	r1, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8006120:	6813      	ldr	r3, [r2, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8006122:	ee67 7a26 	vmul.f32	s15, s14, s13
	__HAL_RCC_PLL2_ENABLE();
 8006126:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800612a:	6013      	str	r3, [r2, #0]
	CWThreshold = 0.01;
 800612c:	4a64      	ldr	r2, [pc, #400]	; (80062c0 <main+0x948>)
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 800612e:	4b65      	ldr	r3, [pc, #404]	; (80062c4 <main+0x94c>)
	CWThreshold = 0.01;
 8006130:	6002      	str	r2, [r0, #0]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8006132:	ed87 7a00 	vstr	s14, [r7]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8006136:	edc3 7a00 	vstr	s15, [r3]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 800613a:	f7fd f88d 	bl	8003258 <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 800613e:	4962      	ldr	r1, [pc, #392]	; (80062c8 <main+0x950>)
 8006140:	2204      	movs	r2, #4
 8006142:	4f62      	ldr	r7, [pc, #392]	; (80062cc <main+0x954>)
 8006144:	4b62      	ldr	r3, [pc, #392]	; (80062d0 <main+0x958>)
 8006146:	4863      	ldr	r0, [pc, #396]	; (80062d4 <main+0x95c>)
 8006148:	e9cd 1500 	strd	r1, r5, [sp]
 800614c:	2140      	movs	r1, #64	; 0x40
 800614e:	f7fb f9ab 	bl	80014a8 <arm_fir_decimate_init_f32>
 8006152:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 8006154:	b100      	cbz	r0, 8006158 <main+0x7e0>
 8006156:	e7fe      	b.n	8006156 <main+0x7de>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 8006158:	4a5f      	ldr	r2, [pc, #380]	; (80062d8 <main+0x960>)
 800615a:	2140      	movs	r1, #64	; 0x40
 800615c:	4b5c      	ldr	r3, [pc, #368]	; (80062d0 <main+0x958>)
 800615e:	485f      	ldr	r0, [pc, #380]	; (80062dc <main+0x964>)
 8006160:	e9cd 2500 	strd	r2, r5, [sp]
 8006164:	2204      	movs	r2, #4
 8006166:	f7fb f99f 	bl	80014a8 <arm_fir_decimate_init_f32>
 800616a:	4604      	mov	r4, r0
 800616c:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 800616e:	bb20      	cbnz	r0, 80061ba <main+0x842>
	Load_Presets();
 8006170:	f7fb fdd0 	bl	8001d14 <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 8006174:	4630      	mov	r0, r6
 8006176:	f7fb feb3 	bl	8001ee0 <Tune_Preset>
	keyerState = IDLE;
 800617a:	4a59      	ldr	r2, [pc, #356]	; (80062e0 <main+0x968>)
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 800617c:	4b59      	ldr	r3, [pc, #356]	; (80062e4 <main+0x96c>)
	keyer_speed = 15;
 800617e:	200f      	movs	r0, #15
	keyerState = IDLE;
 8006180:	7014      	strb	r4, [r2, #0]
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 8006182:	2210      	movs	r2, #16
 8006184:	701a      	strb	r2, [r3, #0]
	keyer_speed = 15;
 8006186:	4b58      	ldr	r3, [pc, #352]	; (80062e8 <main+0x970>)
 8006188:	6018      	str	r0, [r3, #0]
	loadWPM(keyer_speed);        // Fix speed at 15 WPM
 800618a:	f7fb f9a7 	bl	80014dc <loadWPM>
	keyer_mode = 1; //->  iambic
 800618e:	4a57      	ldr	r2, [pc, #348]	; (80062ec <main+0x974>)
	txdelay = 10;
 8006190:	200a      	movs	r0, #10
	if (!DisableDisplay)
 8006192:	4b57      	ldr	r3, [pc, #348]	; (80062f0 <main+0x978>)
	keyer_mode = 1; //->  iambic
 8006194:	7016      	strb	r6, [r2, #0]
	keyer_swap = 0; //->  DI/DAH
 8006196:	4a57      	ldr	r2, [pc, #348]	; (80062f4 <main+0x97c>)
	txdelay = 10;
 8006198:	4957      	ldr	r1, [pc, #348]	; (80062f8 <main+0x980>)
	keyer_swap = 0; //->  DI/DAH
 800619a:	7014      	strb	r4, [r2, #0]
	if (!DisableDisplay)
 800619c:	781b      	ldrb	r3, [r3, #0]
	TxPowerOut = MID_POWER_OUT;
 800619e:	4a57      	ldr	r2, [pc, #348]	; (80062fc <main+0x984>)
	txdelay = 10;
 80061a0:	7008      	strb	r0, [r1, #0]
	TxPowerOut = MID_POWER_OUT;
 80061a2:	6015      	str	r5, [r2, #0]
	if (!DisableDisplay)
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d049      	beq.n	800623c <main+0x8c4>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 80061a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061ac:	4954      	ldr	r1, [pc, #336]	; (8006300 <main+0x988>)
 80061ae:	4855      	ldr	r0, [pc, #340]	; (8006304 <main+0x98c>)
 80061b0:	f001 fe46 	bl	8007e40 <HAL_ADCEx_MultiModeStart_DMA>
 80061b4:	b110      	cbz	r0, 80061bc <main+0x844>
    Error_Handler();
 80061b6:	f7fe ffad 	bl	8005114 <Error_Handler>
	while(arc != ARM_MATH_SUCCESS)
 80061ba:	e7fe      	b.n	80061ba <main+0x842>
	if (HAL_COMP_Start_IT(&hcomp1) != HAL_OK)
 80061bc:	4852      	ldr	r0, [pc, #328]	; (8006308 <main+0x990>)
 80061be:	f002 f875 	bl	80082ac <HAL_COMP_Start_IT>
 80061c2:	2800      	cmp	r0, #0
 80061c4:	d1f7      	bne.n	80061b6 <main+0x83e>
	if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK)
 80061c6:	4851      	ldr	r0, [pc, #324]	; (800630c <main+0x994>)
 80061c8:	f007 fa5e 	bl	800d688 <HAL_TIM_Base_Start_IT>
 80061cc:	4604      	mov	r4, r0
 80061ce:	2800      	cmp	r0, #0
 80061d0:	d1f1      	bne.n	80061b6 <main+0x83e>
	HAL_TIM_Base_Start(&htim6);
 80061d2:	484f      	ldr	r0, [pc, #316]	; (8006310 <main+0x998>)
 80061d4:	f007 fa00 	bl	800d5d8 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim2);
 80061d8:	484e      	ldr	r0, [pc, #312]	; (8006314 <main+0x99c>)
 80061da:	f007 f9fd 	bl	800d5d8 <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80061de:	4621      	mov	r1, r4
 80061e0:	484d      	ldr	r0, [pc, #308]	; (8006318 <main+0x9a0>)
 80061e2:	f002 f97f 	bl	80084e4 <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 80061e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061ea:	4a4c      	ldr	r2, [pc, #304]	; (800631c <main+0x9a4>)
 80061ec:	4621      	mov	r1, r4
 80061ee:	484a      	ldr	r0, [pc, #296]	; (8006318 <main+0x9a0>)
 80061f0:	9400      	str	r4, [sp, #0]
 80061f2:	f002 f9ab 	bl	800854c <HAL_DAC_Start_DMA>
	HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 80061f6:	4620      	mov	r0, r4
 80061f8:	f000 fd60 	bl	8006cbc <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 80061fc:	2110      	movs	r1, #16
 80061fe:	4846      	ldr	r0, [pc, #280]	; (8006318 <main+0x9a0>)
 8006200:	f002 f970 	bl	80084e4 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias
 8006204:	4623      	mov	r3, r4
 8006206:	2110      	movs	r1, #16
 8006208:	4622      	mov	r2, r4
 800620a:	4843      	ldr	r0, [pc, #268]	; (8006318 <main+0x9a0>)
 800620c:	f002 fa2a 	bl	8008664 <HAL_DAC_SetValue>
	WSPRBeaconState = NO_FIX;
 8006210:	4b43      	ldr	r3, [pc, #268]	; (8006320 <main+0x9a8>)
	if (ENC_BUTTON)
 8006212:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006216:	4843      	ldr	r0, [pc, #268]	; (8006324 <main+0x9ac>)
	WSPRBeaconState = NO_FIX;
 8006218:	701c      	strb	r4, [r3, #0]
	if (ENC_BUTTON)
 800621a:	f003 ff35 	bl	800a088 <HAL_GPIO_ReadPin>
 800621e:	b180      	cbz	r0, 8006242 <main+0x8ca>
 8006220:	4d41      	ldr	r5, [pc, #260]	; (8006328 <main+0x9b0>)
		CompVal = HAL_COMP_GetOutputLevel(&hcomp1);
 8006222:	4c39      	ldr	r4, [pc, #228]	; (8006308 <main+0x990>)
 8006224:	4620      	mov	r0, r4
 8006226:	f002 f87b 	bl	8008320 <HAL_COMP_GetOutputLevel>
 800622a:	6028      	str	r0, [r5, #0]
		UserInput();
 800622c:	f7ff f838 	bl	80052a0 <UserInput>
		DCF77StatusDisplay();
 8006230:	f7fb fd36 	bl	8001ca0 <DCF77StatusDisplay>
		HAL_Delay(200);
 8006234:	20c8      	movs	r0, #200	; 0xc8
 8006236:	f000 fd29 	bl	8006c8c <HAL_Delay>
	while (1)
 800623a:	e7f3      	b.n	8006224 <main+0x8ac>
 800623c:	f7fe fa1a 	bl	8004674 <DisplayStatus.part.0>
 8006240:	e7b2      	b.n	80061a8 <main+0x830>
		SetMode((Mode)CW);
 8006242:	2003      	movs	r0, #3
 8006244:	f7fb ff04 	bl	8002050 <SetMode>
		LOfreq = DCF77_FREQ;
 8006248:	4938      	ldr	r1, [pc, #224]	; (800632c <main+0x9b4>)
 800624a:	4839      	ldr	r0, [pc, #228]	; (8006330 <main+0x9b8>)
		WSPRBeaconMode = 1;
 800624c:	2201      	movs	r2, #1
 800624e:	4b39      	ldr	r3, [pc, #228]	; (8006334 <main+0x9bc>)
		LOfreq = DCF77_FREQ;
 8006250:	6008      	str	r0, [r1, #0]
		WSPRBeaconMode = 1;
 8006252:	701a      	strb	r2, [r3, #0]
 8006254:	e7e4      	b.n	8006220 <main+0x8a8>
 8006256:	bf00      	nop
 8006258:	8f04fefd 	.word	0x8f04fefd
 800625c:	3feffff9 	.word	0x3feffff9
 8006260:	24006270 	.word	0x24006270
 8006264:	3f7cac08 	.word	0x3f7cac08
 8006268:	24006260 	.word	0x24006260
 800626c:	240007b8 	.word	0x240007b8
 8006270:	24006248 	.word	0x24006248
 8006274:	240007c0 	.word	0x240007c0
 8006278:	24000ff4 	.word	0x24000ff4
 800627c:	240062e4 	.word	0x240062e4
 8006280:	24007c10 	.word	0x24007c10
 8006284:	24007c00 	.word	0x24007c00
 8006288:	3f7fdf3b 	.word	0x3f7fdf3b
 800628c:	3f7ffcb9 	.word	0x3f7ffcb9
 8006290:	24005234 	.word	0x24005234
 8006294:	001e0002 	.word	0x001e0002
 8006298:	240007c4 	.word	0x240007c4
 800629c:	3949539c 	.word	0x3949539c
 80062a0:	3ca3d70a 	.word	0x3ca3d70a
 80062a4:	2400a84c 	.word	0x2400a84c
 80062a8:	24005230 	.word	0x24005230
 80062ac:	4af42400 	.word	0x4af42400
 80062b0:	58024400 	.word	0x58024400
 80062b4:	01012e00 	.word	0x01012e00
 80062b8:	3b800000 	.word	0x3b800000
 80062bc:	24000ff0 	.word	0x24000ff0
 80062c0:	3c23d70a 	.word	0x3c23d70a
 80062c4:	24000fe0 	.word	0x24000fe0
 80062c8:	2400311c 	.word	0x2400311c
 80062cc:	24007c04 	.word	0x24007c04
 80062d0:	24000210 	.word	0x24000210
 80062d4:	2400628c 	.word	0x2400628c
 80062d8:	24001020 	.word	0x24001020
 80062dc:	24006280 	.word	0x24006280
 80062e0:	2400a815 	.word	0x2400a815
 80062e4:	2400a814 	.word	0x2400a814
 80062e8:	2400a818 	.word	0x2400a818
 80062ec:	2400a816 	.word	0x2400a816
 80062f0:	2400101c 	.word	0x2400101c
 80062f4:	2400a81c 	.word	0x2400a81c
 80062f8:	2400b9d5 	.word	0x2400b9d5
 80062fc:	240062dc 	.word	0x240062dc
 8006300:	24007400 	.word	0x24007400
 8006304:	2400a41c 	.word	0x2400a41c
 8006308:	2400a4e8 	.word	0x2400a4e8
 800630c:	2400a734 	.word	0x2400a734
 8006310:	2400a6e8 	.word	0x2400a6e8
 8006314:	2400a650 	.word	0x2400a650
 8006318:	2400a514 	.word	0x2400a514
 800631c:	240007e0 	.word	0x240007e0
 8006320:	240073ed 	.word	0x240073ed
 8006324:	58020c00 	.word	0x58020c00
 8006328:	24001000 	.word	0x24001000
 800632c:	24006244 	.word	0x24006244
 8006330:	47975e00 	.word	0x47975e00
 8006334:	240073ec 	.word	0x240073ec

08006338 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006338:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800633a:	4c14      	ldr	r4, [pc, #80]	; (800638c <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800633c:	2102      	movs	r1, #2
{
 800633e:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8006340:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006342:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8006346:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800634a:	430b      	orrs	r3, r1
 800634c:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8006350:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8006354:	400b      	ands	r3, r1
 8006356:	9300      	str	r3, [sp, #0]
 8006358:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800635a:	f002 f84b 	bl	80083f4 <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 800635e:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8006362:	2020      	movs	r0, #32
  __HAL_RCC_VREF_CLK_ENABLE();
 8006364:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006368:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 800636c:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8006370:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006374:	9301      	str	r3, [sp, #4]
 8006376:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8006378:	f000 fca0 	bl	8006cbc <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 800637c:	f000 fcb2 	bl	8006ce4 <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8006380:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006382:	b002      	add	sp, #8
 8006384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8006388:	f000 bca2 	b.w	8006cd0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 800638c:	58024400 	.word	0x58024400

08006390 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8006390:	494c      	ldr	r1, [pc, #304]	; (80064c4 <HAL_ADC_MspInit+0x134>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006392:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8006394:	6802      	ldr	r2, [r0, #0]
{
 8006396:	b570      	push	{r4, r5, r6, lr}
  if(hadc->Instance==ADC1)
 8006398:	428a      	cmp	r2, r1
{
 800639a:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800639c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80063a0:	9306      	str	r3, [sp, #24]
 80063a2:	e9cd 3307 	strd	r3, r3, [sp, #28]
  if(hadc->Instance==ADC1)
 80063a6:	d029      	beq.n	80063fc <HAL_ADC_MspInit+0x6c>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 80063a8:	4b47      	ldr	r3, [pc, #284]	; (80064c8 <HAL_ADC_MspInit+0x138>)
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d001      	beq.n	80063b2 <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80063ae:	b00a      	add	sp, #40	; 0x28
 80063b0:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80063b2:	4a46      	ldr	r2, [pc, #280]	; (80064cc <HAL_ADC_MspInit+0x13c>)
 80063b4:	6813      	ldr	r3, [r2, #0]
 80063b6:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80063b8:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80063ba:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80063bc:	d070      	beq.n	80064a0 <HAL_ADC_MspInit+0x110>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063be:	4b44      	ldr	r3, [pc, #272]	; (80064d0 <HAL_ADC_MspInit+0x140>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80063c0:	2402      	movs	r4, #2
 80063c2:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063c4:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063c6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063ca:	4842      	ldr	r0, [pc, #264]	; (80064d4 <HAL_ADC_MspInit+0x144>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063cc:	f042 0202 	orr.w	r2, r2, #2
 80063d0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80063d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80063d8:	f003 0302 	and.w	r3, r3, #2
 80063dc:	9303      	str	r3, [sp, #12]
 80063de:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80063e0:	e9cd 4504 	strd	r4, r5, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063e4:	f003 fd1e 	bl	8009e24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80063e8:	2200      	movs	r2, #0
 80063ea:	2012      	movs	r0, #18
 80063ec:	4611      	mov	r1, r2
 80063ee:	f002 f801 	bl	80083f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80063f2:	2012      	movs	r0, #18
 80063f4:	f002 f83c 	bl	8008470 <HAL_NVIC_EnableIRQ>
}
 80063f8:	b00a      	add	sp, #40	; 0x28
 80063fa:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80063fc:	4a33      	ldr	r2, [pc, #204]	; (80064cc <HAL_ADC_MspInit+0x13c>)
 80063fe:	4604      	mov	r4, r0
 8006400:	6813      	ldr	r3, [r2, #0]
 8006402:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8006404:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8006406:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8006408:	d03c      	beq.n	8006484 <HAL_ADC_MspInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800640a:	4b31      	ldr	r3, [pc, #196]	; (80064d0 <HAL_ADC_MspInit+0x140>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800640c:	a904      	add	r1, sp, #16
 800640e:	4831      	ldr	r0, [pc, #196]	; (80064d4 <HAL_ADC_MspInit+0x144>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006410:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    hdma_adc1.Instance = DMA1_Stream0;
 8006414:	4d30      	ldr	r5, [pc, #192]	; (80064d8 <HAL_ADC_MspInit+0x148>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006416:	f042 0202 	orr.w	r2, r2, #2
 800641a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800641e:	2202      	movs	r2, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006420:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006424:	f003 0302 	and.w	r3, r3, #2
 8006428:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800642a:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800642c:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800642e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006432:	f003 fcf7 	bl	8009e24 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8006436:	4929      	ldr	r1, [pc, #164]	; (80064dc <HAL_ADC_MspInit+0x14c>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8006438:	2209      	movs	r2, #9
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800643a:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800643c:	4628      	mov	r0, r5
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800643e:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8006440:	e9c5 1200 	strd	r1, r2, [r5]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006444:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006448:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800644c:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006450:	e9c5 1204 	strd	r1, r2, [r5, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006454:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006458:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800645c:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8006460:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006464:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006466:	f002 fb17 	bl	8008a98 <HAL_DMA_Init>
 800646a:	bb38      	cbnz	r0, 80064bc <HAL_ADC_MspInit+0x12c>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800646c:	2200      	movs	r2, #0
 800646e:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8006470:	64e5      	str	r5, [r4, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8006472:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8006474:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8006476:	f001 ffbd 	bl	80083f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800647a:	2012      	movs	r0, #18
 800647c:	f001 fff8 	bl	8008470 <HAL_NVIC_EnableIRQ>
}
 8006480:	b00a      	add	sp, #40	; 0x28
 8006482:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 8006484:	4b12      	ldr	r3, [pc, #72]	; (80064d0 <HAL_ADC_MspInit+0x140>)
 8006486:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800648a:	f042 0220 	orr.w	r2, r2, #32
 800648e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8006492:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8006496:	f003 0320 	and.w	r3, r3, #32
 800649a:	9300      	str	r3, [sp, #0]
 800649c:	9b00      	ldr	r3, [sp, #0]
 800649e:	e7b4      	b.n	800640a <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80064a0:	4b0b      	ldr	r3, [pc, #44]	; (80064d0 <HAL_ADC_MspInit+0x140>)
 80064a2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80064a6:	f042 0220 	orr.w	r2, r2, #32
 80064aa:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80064ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80064b2:	f003 0320 	and.w	r3, r3, #32
 80064b6:	9302      	str	r3, [sp, #8]
 80064b8:	9b02      	ldr	r3, [sp, #8]
 80064ba:	e780      	b.n	80063be <HAL_ADC_MspInit+0x2e>
      Error_Handler();
 80064bc:	f7fe fe2a 	bl	8005114 <Error_Handler>
 80064c0:	e7d4      	b.n	800646c <HAL_ADC_MspInit+0xdc>
 80064c2:	bf00      	nop
 80064c4:	40022000 	.word	0x40022000
 80064c8:	40022100 	.word	0x40022100
 80064cc:	2400b9dc 	.word	0x2400b9dc
 80064d0:	58024400 	.word	0x58024400
 80064d4:	58020400 	.word	0x58020400
 80064d8:	2400a528 	.word	0x2400a528
 80064dc:	40020010 	.word	0x40020010

080064e0 <HAL_COMP_MspInit>:
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hcomp->Instance==COMP1)
 80064e0:	4b1c      	ldr	r3, [pc, #112]	; (8006554 <HAL_COMP_MspInit+0x74>)
 80064e2:	6802      	ldr	r2, [r0, #0]
{
 80064e4:	b530      	push	{r4, r5, lr}
  if(hcomp->Instance==COMP1)
 80064e6:	429a      	cmp	r2, r3
{
 80064e8:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064ea:	f04f 0400 	mov.w	r4, #0
 80064ee:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80064f2:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80064f6:	9406      	str	r4, [sp, #24]
  if(hcomp->Instance==COMP1)
 80064f8:	d001      	beq.n	80064fe <HAL_COMP_MspInit+0x1e>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 80064fa:	b009      	add	sp, #36	; 0x24
 80064fc:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_COMP12_CLK_ENABLE();
 80064fe:	4b16      	ldr	r3, [pc, #88]	; (8006558 <HAL_COMP_MspInit+0x78>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006500:	a902      	add	r1, sp, #8
 8006502:	4816      	ldr	r0, [pc, #88]	; (800655c <HAL_COMP_MspInit+0x7c>)
    __HAL_RCC_COMP12_CLK_ENABLE();
 8006504:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006508:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800650c:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8006510:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006514:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8006518:	9200      	str	r2, [sp, #0]
 800651a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800651c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006520:	f042 0202 	orr.w	r2, r2, #2
 8006524:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006528:	2201      	movs	r2, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800652a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800652e:	f003 0302 	and.w	r3, r3, #2
 8006532:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006534:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006536:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006538:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800653c:	f003 fc72 	bl	8009e24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(COMP_IRQn, 0, 0);
 8006540:	4622      	mov	r2, r4
 8006542:	4621      	mov	r1, r4
 8006544:	2089      	movs	r0, #137	; 0x89
 8006546:	f001 ff55 	bl	80083f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP_IRQn);
 800654a:	2089      	movs	r0, #137	; 0x89
 800654c:	f001 ff90 	bl	8008470 <HAL_NVIC_EnableIRQ>
}
 8006550:	b009      	add	sp, #36	; 0x24
 8006552:	bd30      	pop	{r4, r5, pc}
 8006554:	5800380c 	.word	0x5800380c
 8006558:	58024400 	.word	0x58024400
 800655c:	58020400 	.word	0x58020400

08006560 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8006560:	4b2c      	ldr	r3, [pc, #176]	; (8006614 <HAL_DAC_MspInit+0xb4>)
 8006562:	6802      	ldr	r2, [r0, #0]
{
 8006564:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC1)
 8006566:	429a      	cmp	r2, r3
{
 8006568:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800656a:	f04f 0400 	mov.w	r4, #0
 800656e:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8006572:	9404      	str	r4, [sp, #16]
 8006574:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC1)
 8006578:	d001      	beq.n	800657e <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800657a:	b008      	add	sp, #32
 800657c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 800657e:	4b26      	ldr	r3, [pc, #152]	; (8006618 <HAL_DAC_MspInit+0xb8>)
 8006580:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006582:	a902      	add	r1, sp, #8
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8006584:	4e25      	ldr	r6, [pc, #148]	; (800661c <HAL_DAC_MspInit+0xbc>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8006586:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800658a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800658e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006592:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006596:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800659a:	9200      	str	r2, [sp, #0]
 800659c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800659e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80065a2:	f042 0201 	orr.w	r2, r2, #1
 80065a6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80065aa:	2230      	movs	r2, #48	; 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80065ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065b0:	f003 0301 	and.w	r3, r3, #1
 80065b4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80065b6:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80065b8:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80065ba:	4819      	ldr	r0, [pc, #100]	; (8006620 <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80065bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80065c0:	f003 fc30 	bl	8009e24 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 80065c4:	4a17      	ldr	r2, [pc, #92]	; (8006624 <HAL_DAC_MspInit+0xc4>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80065c6:	2343      	movs	r3, #67	; 0x43
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80065c8:	4630      	mov	r0, r6
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 80065ca:	6032      	str	r2, [r6, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80065cc:	2240      	movs	r2, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80065ce:	6073      	str	r3, [r6, #4]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80065d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80065d4:	60b2      	str	r2, [r6, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80065d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80065da:	6133      	str	r3, [r6, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80065dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80065e0:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80065e2:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80065e4:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80065e6:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80065ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80065ee:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80065f0:	f002 fa52 	bl	8008a98 <HAL_DMA_Init>
 80065f4:	b958      	cbnz	r0, 800660e <HAL_DAC_MspInit+0xae>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80065f6:	2200      	movs	r2, #0
 80065f8:	2101      	movs	r1, #1
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80065fa:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80065fc:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80065fe:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006600:	f001 fef8 	bl	80083f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006604:	2036      	movs	r0, #54	; 0x36
 8006606:	f001 ff33 	bl	8008470 <HAL_NVIC_EnableIRQ>
}
 800660a:	b008      	add	sp, #32
 800660c:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800660e:	f7fe fd81 	bl	8005114 <Error_Handler>
 8006612:	e7f0      	b.n	80065f6 <HAL_DAC_MspInit+0x96>
 8006614:	40007400 	.word	0x40007400
 8006618:	58024400 	.word	0x58024400
 800661c:	2400a5a0 	.word	0x2400a5a0
 8006620:	58020000 	.word	0x58020000
 8006624:	40020028 	.word	0x40020028

08006628 <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 8006628:	4a1b      	ldr	r2, [pc, #108]	; (8006698 <HAL_LPTIM_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800662a:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 800662c:	6801      	ldr	r1, [r0, #0]
{
 800662e:	b510      	push	{r4, lr}
  if(hlptim->Instance==LPTIM2)
 8006630:	4291      	cmp	r1, r2
{
 8006632:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006634:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006638:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800663c:	9306      	str	r3, [sp, #24]
  if(hlptim->Instance==LPTIM2)
 800663e:	d001      	beq.n	8006644 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8006640:	b008      	add	sp, #32
 8006642:	bd10      	pop	{r4, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8006644:	4b15      	ldr	r3, [pc, #84]	; (800669c <HAL_LPTIM_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8006646:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006648:	a902      	add	r1, sp, #8
 800664a:	4815      	ldr	r0, [pc, #84]	; (80066a0 <HAL_LPTIM_MspInit+0x78>)
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 800664c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006650:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006654:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8006658:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 800665c:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8006660:	9200      	str	r2, [sp, #0]
 8006662:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006664:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006668:	f042 0202 	orr.w	r2, r2, #2
 800666c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006670:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8006674:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006676:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800667a:	ed9f 7b05 	vldr	d7, [pc, #20]	; 8006690 <HAL_LPTIM_MspInit+0x68>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800667e:	9301      	str	r3, [sp, #4]
 8006680:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006682:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006686:	f003 fbcd 	bl	8009e24 <HAL_GPIO_Init>
}
 800668a:	b008      	add	sp, #32
 800668c:	bd10      	pop	{r4, pc}
 800668e:	bf00      	nop
 8006690:	00000400 	.word	0x00000400
 8006694:	00000002 	.word	0x00000002
 8006698:	58002400 	.word	0x58002400
 800669c:	58024400 	.word	0x58024400
 80066a0:	58020400 	.word	0x58020400

080066a4 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 80066a4:	6803      	ldr	r3, [r0, #0]
 80066a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 80066aa:	b510      	push	{r4, lr}
 80066ac:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM2)
 80066ae:	d007      	beq.n	80066c0 <HAL_TIM_Base_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 80066b0:	4a27      	ldr	r2, [pc, #156]	; (8006750 <HAL_TIM_Base_MspInit+0xac>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d01c      	beq.n	80066f0 <HAL_TIM_Base_MspInit+0x4c>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 80066b6:	4a27      	ldr	r2, [pc, #156]	; (8006754 <HAL_TIM_Base_MspInit+0xb0>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d031      	beq.n	8006720 <HAL_TIM_Base_MspInit+0x7c>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80066bc:	b004      	add	sp, #16
 80066be:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 80066c0:	4b25      	ldr	r3, [pc, #148]	; (8006758 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 80066c2:	201c      	movs	r0, #28
 80066c4:	2200      	movs	r2, #0
 80066c6:	2104      	movs	r1, #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 80066c8:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 80066cc:	f044 0401 	orr.w	r4, r4, #1
 80066d0:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 80066d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80066d8:	f003 0301 	and.w	r3, r3, #1
 80066dc:	9301      	str	r3, [sp, #4]
 80066de:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 80066e0:	f001 fe88 	bl	80083f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80066e4:	201c      	movs	r0, #28
}
 80066e6:	b004      	add	sp, #16
 80066e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80066ec:	f001 bec0 	b.w	8008470 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80066f0:	4b19      	ldr	r3, [pc, #100]	; (8006758 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80066f2:	2036      	movs	r0, #54	; 0x36
 80066f4:	2200      	movs	r2, #0
 80066f6:	2101      	movs	r1, #1
    __HAL_RCC_TIM6_CLK_ENABLE();
 80066f8:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 80066fc:	f044 0410 	orr.w	r4, r4, #16
 8006700:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8006704:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006708:	f003 0310 	and.w	r3, r3, #16
 800670c:	9302      	str	r3, [sp, #8]
 800670e:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006710:	f001 fe70 	bl	80083f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006714:	2036      	movs	r0, #54	; 0x36
}
 8006716:	b004      	add	sp, #16
 8006718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800671c:	f001 bea8 	b.w	8008470 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006720:	4b0d      	ldr	r3, [pc, #52]	; (8006758 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8006722:	2037      	movs	r0, #55	; 0x37
 8006724:	2200      	movs	r2, #0
 8006726:	2101      	movs	r1, #1
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006728:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 800672c:	f044 0420 	orr.w	r4, r4, #32
 8006730:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8006734:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006738:	f003 0320 	and.w	r3, r3, #32
 800673c:	9303      	str	r3, [sp, #12]
 800673e:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8006740:	f001 fe58 	bl	80083f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006744:	2037      	movs	r0, #55	; 0x37
}
 8006746:	b004      	add	sp, #16
 8006748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800674c:	f001 be90 	b.w	8008470 <HAL_NVIC_EnableIRQ>
 8006750:	40001000 	.word	0x40001000
 8006754:	40001400 	.word	0x40001400
 8006758:	58024400 	.word	0x58024400
 800675c:	00000000 	.word	0x00000000

08006760 <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 8006760:	4a1d      	ldr	r2, [pc, #116]	; (80067d8 <HAL_TIM_Encoder_MspInit+0x78>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006762:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 8006764:	6801      	ldr	r1, [r0, #0]
{
 8006766:	b500      	push	{lr}
  if(htim_encoder->Instance==TIM4)
 8006768:	4291      	cmp	r1, r2
{
 800676a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800676c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006770:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8006774:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 8006776:	d002      	beq.n	800677e <HAL_TIM_Encoder_MspInit+0x1e>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8006778:	b009      	add	sp, #36	; 0x24
 800677a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 800677e:	4b17      	ldr	r3, [pc, #92]	; (80067dc <HAL_TIM_Encoder_MspInit+0x7c>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006780:	2001      	movs	r0, #1
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006782:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006784:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006788:	f042 0204 	orr.w	r2, r2, #4
 800678c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006790:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006794:	f002 0204 	and.w	r2, r2, #4
 8006798:	9200      	str	r2, [sp, #0]
 800679a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800679c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80067a0:	f042 0208 	orr.w	r2, r2, #8
 80067a4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80067a8:	2202      	movs	r2, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80067aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80067ae:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80067b0:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80067b4:	480a      	ldr	r0, [pc, #40]	; (80067e0 <HAL_TIM_Encoder_MspInit+0x80>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80067b6:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80067b8:	9301      	str	r3, [sp, #4]
 80067ba:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80067bc:	ed9f 7b04 	vldr	d7, [pc, #16]	; 80067d0 <HAL_TIM_Encoder_MspInit+0x70>
 80067c0:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80067c4:	f003 fb2e 	bl	8009e24 <HAL_GPIO_Init>
}
 80067c8:	b009      	add	sp, #36	; 0x24
 80067ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80067ce:	bf00      	nop
 80067d0:	00003000 	.word	0x00003000
 80067d4:	00000002 	.word	0x00000002
 80067d8:	40000800 	.word	0x40000800
 80067dc:	58024400 	.word	0x58024400
 80067e0:	58020c00 	.word	0x58020c00

080067e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80067e4:	b5d0      	push	{r4, r6, r7, lr}
 80067e6:	b0ba      	sub	sp, #232	; 0xe8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067e8:	2100      	movs	r1, #0
{
 80067ea:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80067ec:	22c0      	movs	r2, #192	; 0xc0
 80067ee:	a80a      	add	r0, sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067f0:	9108      	str	r1, [sp, #32]
 80067f2:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80067f6:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80067fa:	f00b f8b0 	bl	801195e <memset>
  if(huart->Instance==USART3)
 80067fe:	4b2e      	ldr	r3, [pc, #184]	; (80068b8 <HAL_UART_MspInit+0xd4>)
 8006800:	6822      	ldr	r2, [r4, #0]
 8006802:	429a      	cmp	r2, r3
 8006804:	d001      	beq.n	800680a <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006806:	b03a      	add	sp, #232	; 0xe8
 8006808:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800680a:	2202      	movs	r2, #2
 800680c:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800680e:	a80a      	add	r0, sp, #40	; 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8006810:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006814:	f005 fc44 	bl	800c0a0 <HAL_RCCEx_PeriphCLKConfig>
 8006818:	2800      	cmp	r0, #0
 800681a:	d149      	bne.n	80068b0 <HAL_UART_MspInit+0xcc>
    __HAL_RCC_USART3_CLK_ENABLE();
 800681c:	4b27      	ldr	r3, [pc, #156]	; (80068bc <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800681e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006822:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006824:	2407      	movs	r4, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 8006826:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800682a:	2600      	movs	r6, #0
 800682c:	2700      	movs	r7, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 800682e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006832:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006836:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800683a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800683e:	9201      	str	r2, [sp, #4]
 8006840:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006842:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006846:	f042 0202 	orr.w	r2, r2, #2
 800684a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800684e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006852:	f002 0202 	and.w	r2, r2, #2
 8006856:	9202      	str	r2, [sp, #8]
 8006858:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800685a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800685e:	f042 0208 	orr.w	r2, r2, #8
 8006862:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006866:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800686a:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800686c:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006870:	e9cd 0104 	strd	r0, r1, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006874:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006876:	a904      	add	r1, sp, #16
 8006878:	4811      	ldr	r0, [pc, #68]	; (80068c0 <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800687a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800687c:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006880:	f003 fad0 	bl	8009e24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006884:	2302      	movs	r3, #2
 8006886:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800688a:	a904      	add	r1, sp, #16
 800688c:	480d      	ldr	r0, [pc, #52]	; (80068c4 <HAL_UART_MspInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800688e:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006890:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006894:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006898:	f003 fac4 	bl	8009e24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 800689c:	2200      	movs	r2, #0
 800689e:	2101      	movs	r1, #1
 80068a0:	2027      	movs	r0, #39	; 0x27
 80068a2:	f001 fda7 	bl	80083f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80068a6:	2027      	movs	r0, #39	; 0x27
 80068a8:	f001 fde2 	bl	8008470 <HAL_NVIC_EnableIRQ>
}
 80068ac:	b03a      	add	sp, #232	; 0xe8
 80068ae:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 80068b0:	f7fe fc30 	bl	8005114 <Error_Handler>
 80068b4:	e7b2      	b.n	800681c <HAL_UART_MspInit+0x38>
 80068b6:	bf00      	nop
 80068b8:	40004800 	.word	0x40004800
 80068bc:	58024400 	.word	0x58024400
 80068c0:	58020400 	.word	0x58020400
 80068c4:	58020c00 	.word	0x58020c00

080068c8 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80068c8:	4770      	bx	lr
 80068ca:	bf00      	nop

080068cc <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80068cc:	e7fe      	b.n	80068cc <HardFault_Handler>
 80068ce:	bf00      	nop

080068d0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80068d0:	e7fe      	b.n	80068d0 <MemManage_Handler>
 80068d2:	bf00      	nop

080068d4 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80068d4:	e7fe      	b.n	80068d4 <BusFault_Handler>
 80068d6:	bf00      	nop

080068d8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80068d8:	e7fe      	b.n	80068d8 <UsageFault_Handler>
 80068da:	bf00      	nop

080068dc <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 80068dc:	f000 b96c 	b.w	8006bb8 <ADC3_IRQHandler>

080068e0 <DebugMon_Handler>:
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop

080068e4 <PendSV_Handler>:
 80068e4:	4770      	bx	lr
 80068e6:	bf00      	nop

080068e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80068e8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
	extern uint32_t SystemSeconds, SystemMinutes;
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80068ea:	f000 f9bd 	bl	8006c68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	if ((uwTick % 1000) == 0)
 80068ee:	4b0d      	ldr	r3, [pc, #52]	; (8006924 <SysTick_Handler+0x3c>)
 80068f0:	490d      	ldr	r1, [pc, #52]	; (8006928 <SysTick_Handler+0x40>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a0d      	ldr	r2, [pc, #52]	; (800692c <SysTick_Handler+0x44>)
 80068f6:	fb01 f303 	mul.w	r3, r1, r3
 80068fa:	ebb2 0ff3 	cmp.w	r2, r3, ror #3
 80068fe:	d310      	bcc.n	8006922 <SysTick_Handler+0x3a>
	{
		SystemSeconds++;
 8006900:	490b      	ldr	r1, [pc, #44]	; (8006930 <SysTick_Handler+0x48>)
 8006902:	4a0c      	ldr	r2, [pc, #48]	; (8006934 <SysTick_Handler+0x4c>)
 8006904:	680b      	ldr	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 8006906:	480c      	ldr	r0, [pc, #48]	; (8006938 <SysTick_Handler+0x50>)
		SystemSeconds++;
 8006908:	3301      	adds	r3, #1
 800690a:	fb03 f202 	mul.w	r2, r3, r2
 800690e:	600b      	str	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 8006910:	ebb0 0fb2 	cmp.w	r0, r2, ror #2
 8006914:	d305      	bcc.n	8006922 <SysTick_Handler+0x3a>
		{
			SystemMinutes++;
 8006916:	4a09      	ldr	r2, [pc, #36]	; (800693c <SysTick_Handler+0x54>)
			SystemSeconds = 0;
 8006918:	2000      	movs	r0, #0
			SystemMinutes++;
 800691a:	6813      	ldr	r3, [r2, #0]
			SystemSeconds = 0;
 800691c:	6008      	str	r0, [r1, #0]
			SystemMinutes++;
 800691e:	3301      	adds	r3, #1
 8006920:	6013      	str	r3, [r2, #0]
		}
	}

  /* USER CODE END SysTick_IRQn 1 */
}
 8006922:	bd08      	pop	{r3, pc}
 8006924:	2400b9e4 	.word	0x2400b9e4
 8006928:	26e978d5 	.word	0x26e978d5
 800692c:	00418937 	.word	0x00418937
 8006930:	240062c8 	.word	0x240062c8
 8006934:	eeeeeeef 	.word	0xeeeeeeef
 8006938:	04444444 	.word	0x04444444
 800693c:	240062c4 	.word	0x240062c4

08006940 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006940:	4801      	ldr	r0, [pc, #4]	; (8006948 <DMA1_Stream0_IRQHandler+0x8>)
 8006942:	f002 bf21 	b.w	8009788 <HAL_DMA_IRQHandler>
 8006946:	bf00      	nop
 8006948:	2400a528 	.word	0x2400a528

0800694c <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800694c:	4801      	ldr	r0, [pc, #4]	; (8006954 <DMA1_Stream1_IRQHandler+0x8>)
 800694e:	f002 bf1b 	b.w	8009788 <HAL_DMA_IRQHandler>
 8006952:	bf00      	nop
 8006954:	2400a5a0 	.word	0x2400a5a0

08006958 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8006958:	4804      	ldr	r0, [pc, #16]	; (800696c <ADC_IRQHandler+0x14>)
{
 800695a:	b508      	push	{r3, lr}
  HAL_ADC_IRQHandler(&hadc1);
 800695c:	f000 f9e2 	bl	8006d24 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8006960:	4803      	ldr	r0, [pc, #12]	; (8006970 <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8006962:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 8006966:	f000 b9dd 	b.w	8006d24 <HAL_ADC_IRQHandler>
 800696a:	bf00      	nop
 800696c:	2400a41c 	.word	0x2400a41c
 8006970:	2400a480 	.word	0x2400a480

08006974 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006974:	4801      	ldr	r0, [pc, #4]	; (800697c <TIM2_IRQHandler+0x8>)
 8006976:	f007 b8fb 	b.w	800db70 <HAL_TIM_IRQHandler>
 800697a:	bf00      	nop
 800697c:	2400a650 	.word	0x2400a650

08006980 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006980:	4801      	ldr	r0, [pc, #4]	; (8006988 <USART3_IRQHandler+0x8>)
 8006982:	f007 ba1d 	b.w	800ddc0 <HAL_UART_IRQHandler>
 8006986:	bf00      	nop
 8006988:	2400a780 	.word	0x2400a780

0800698c <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SwInt1_Pin);
 800698c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006990:	f003 bb84 	b.w	800a09c <HAL_GPIO_EXTI_IRQHandler>

08006994 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8006994:	4804      	ldr	r0, [pc, #16]	; (80069a8 <TIM6_DAC_IRQHandler+0x14>)
{
 8006996:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 8006998:	f001 fe9a 	bl	80086d0 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 800699c:	4803      	ldr	r0, [pc, #12]	; (80069ac <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800699e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 80069a2:	f007 b8e5 	b.w	800db70 <HAL_TIM_IRQHandler>
 80069a6:	bf00      	nop
 80069a8:	2400a514 	.word	0x2400a514
 80069ac:	2400a6e8 	.word	0x2400a6e8

080069b0 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80069b0:	4801      	ldr	r0, [pc, #4]	; (80069b8 <TIM7_IRQHandler+0x8>)
 80069b2:	f007 b8dd 	b.w	800db70 <HAL_TIM_IRQHandler>
 80069b6:	bf00      	nop
 80069b8:	2400a734 	.word	0x2400a734

080069bc <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80069bc:	4801      	ldr	r0, [pc, #4]	; (80069c4 <OTG_FS_IRQHandler+0x8>)
 80069be:	f003 bca5 	b.w	800a30c <HAL_PCD_IRQHandler>
 80069c2:	bf00      	nop
 80069c4:	2400cec8 	.word	0x2400cec8

080069c8 <COMP1_IRQHandler>:
void COMP_IRQHandler(void)
{
  /* USER CODE BEGIN COMP_IRQn 0 */

  /* USER CODE END COMP_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 80069c8:	4801      	ldr	r0, [pc, #4]	; (80069d0 <COMP1_IRQHandler+0x8>)
 80069ca:	f001 bcbb 	b.w	8008344 <HAL_COMP_IRQHandler>
 80069ce:	bf00      	nop
 80069d0:	2400a4e8 	.word	0x2400a4e8

080069d4 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80069d4:	2001      	movs	r0, #1
 80069d6:	4770      	bx	lr

080069d8 <_kill>:

int _kill(int pid, int sig)
{
 80069d8:	b508      	push	{r3, lr}
	errno = EINVAL;
 80069da:	f00b f87f 	bl	8011adc <__errno>
 80069de:	2216      	movs	r2, #22
 80069e0:	4603      	mov	r3, r0
	return -1;
}
 80069e2:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 80069e6:	601a      	str	r2, [r3, #0]
}
 80069e8:	bd08      	pop	{r3, pc}
 80069ea:	bf00      	nop

080069ec <_exit>:

void _exit (int status)
{
 80069ec:	b508      	push	{r3, lr}
	errno = EINVAL;
 80069ee:	f00b f875 	bl	8011adc <__errno>
 80069f2:	2316      	movs	r3, #22
 80069f4:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80069f6:	e7fe      	b.n	80069f6 <_exit+0xa>

080069f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80069f8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80069fa:	1e16      	subs	r6, r2, #0
 80069fc:	dd07      	ble.n	8006a0e <_read+0x16>
 80069fe:	460c      	mov	r4, r1
 8006a00:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8006a02:	f3af 8000 	nop.w
 8006a06:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006a0a:	42a5      	cmp	r5, r4
 8006a0c:	d1f9      	bne.n	8006a02 <_read+0xa>
	}

return len;
}
 8006a0e:	4630      	mov	r0, r6
 8006a10:	bd70      	pop	{r4, r5, r6, pc}
 8006a12:	bf00      	nop

08006a14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006a14:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006a16:	1e16      	subs	r6, r2, #0
 8006a18:	dd07      	ble.n	8006a2a <_write+0x16>
 8006a1a:	460c      	mov	r4, r1
 8006a1c:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8006a1e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006a22:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006a26:	42ac      	cmp	r4, r5
 8006a28:	d1f9      	bne.n	8006a1e <_write+0xa>
	}
	return len;
}
 8006a2a:	4630      	mov	r0, r6
 8006a2c:	bd70      	pop	{r4, r5, r6, pc}
 8006a2e:	bf00      	nop

08006a30 <_close>:

int _close(int file)
{
	return -1;
}
 8006a30:	f04f 30ff 	mov.w	r0, #4294967295
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop

08006a38 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8006a38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8006a3c:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8006a3e:	604b      	str	r3, [r1, #4]
}
 8006a40:	4770      	bx	lr
 8006a42:	bf00      	nop

08006a44 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8006a44:	2001      	movs	r0, #1
 8006a46:	4770      	bx	lr

08006a48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8006a48:	2000      	movs	r0, #0
 8006a4a:	4770      	bx	lr

08006a4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006a4c:	b538      	push	{r3, r4, r5, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006a4e:	4c0d      	ldr	r4, [pc, #52]	; (8006a84 <_sbrk+0x38>)
{
 8006a50:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006a52:	490d      	ldr	r1, [pc, #52]	; (8006a88 <_sbrk+0x3c>)
 8006a54:	4d0d      	ldr	r5, [pc, #52]	; (8006a8c <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 8006a56:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006a58:	1b49      	subs	r1, r1, r5
  if (NULL == __sbrk_heap_end)
 8006a5a:	b12a      	cbz	r2, 8006a68 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006a5c:	4413      	add	r3, r2
 8006a5e:	428b      	cmp	r3, r1
 8006a60:	d808      	bhi.n	8006a74 <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8006a62:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 8006a64:	6023      	str	r3, [r4, #0]
}
 8006a66:	bd38      	pop	{r3, r4, r5, pc}
    __sbrk_heap_end = &_end;
 8006a68:	4809      	ldr	r0, [pc, #36]	; (8006a90 <_sbrk+0x44>)
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8006a6e:	4413      	add	r3, r2
 8006a70:	428b      	cmp	r3, r1
 8006a72:	d9f6      	bls.n	8006a62 <_sbrk+0x16>
    errno = ENOMEM;
 8006a74:	f00b f832 	bl	8011adc <__errno>
 8006a78:	230c      	movs	r3, #12
    return (void *)-1;
 8006a7a:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8006a7e:	6003      	str	r3, [r0, #0]
}
 8006a80:	4610      	mov	r0, r2
 8006a82:	bd38      	pop	{r3, r4, r5, pc}
 8006a84:	2400b9e0 	.word	0x2400b9e0
 8006a88:	24080000 	.word	0x24080000
 8006a8c:	00000420 	.word	0x00000420
 8006a90:	2400d740 	.word	0x2400d740

08006a94 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006a94:	4929      	ldr	r1, [pc, #164]	; (8006b3c <SystemInit+0xa8>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006a96:	4a2a      	ldr	r2, [pc, #168]	; (8006b40 <SystemInit+0xac>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006a98:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006a9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8006aa0:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006aa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006aa6:	6813      	ldr	r3, [r2, #0]
 8006aa8:	f003 030f 	and.w	r3, r3, #15
 8006aac:	2b06      	cmp	r3, #6
 8006aae:	d805      	bhi.n	8006abc <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8006ab0:	6813      	ldr	r3, [r2, #0]
 8006ab2:	f023 030f 	bic.w	r3, r3, #15
 8006ab6:	f043 0307 	orr.w	r3, r3, #7
 8006aba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8006abc:	4b21      	ldr	r3, [pc, #132]	; (8006b44 <SystemInit+0xb0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006abe:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8006ac0:	4a21      	ldr	r2, [pc, #132]	; (8006b48 <SystemInit+0xb4>)
  RCC->CR |= RCC_CR_HSION;
 8006ac2:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006ac4:	481e      	ldr	r0, [pc, #120]	; (8006b40 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8006ac6:	f041 0101 	orr.w	r1, r1, #1
 8006aca:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8006acc:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8006ace:	6819      	ldr	r1, [r3, #0]
 8006ad0:	400a      	ands	r2, r1
 8006ad2:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006ad4:	6803      	ldr	r3, [r0, #0]
 8006ad6:	071b      	lsls	r3, r3, #28
 8006ad8:	d505      	bpl.n	8006ae6 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8006ada:	6803      	ldr	r3, [r0, #0]
 8006adc:	f023 030f 	bic.w	r3, r3, #15
 8006ae0:	f043 0307 	orr.w	r3, r3, #7
 8006ae4:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8006ae6:	4b17      	ldr	r3, [pc, #92]	; (8006b44 <SystemInit+0xb0>)
 8006ae8:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8006aea:	4918      	ldr	r1, [pc, #96]	; (8006b4c <SystemInit+0xb8>)
  RCC->PLLCKSELR = 0x02020200;
 8006aec:	4c18      	ldr	r4, [pc, #96]	; (8006b50 <SystemInit+0xbc>)
  RCC->PLLCFGR = 0x01FF0000;
 8006aee:	4819      	ldr	r0, [pc, #100]	; (8006b54 <SystemInit+0xc0>)
  RCC->D1CFGR = 0x00000000;
 8006af0:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8006af2:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8006af4:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8006af6:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8006af8:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8006afa:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8006afc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8006afe:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8006b00:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8006b02:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8006b04:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006b06:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006b08:	4c13      	ldr	r4, [pc, #76]	; (8006b58 <SystemInit+0xc4>)
  RCC->CR &= 0xFFFBFFFFU;
 8006b0a:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006b0e:	4913      	ldr	r1, [pc, #76]	; (8006b5c <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 8006b10:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8006b12:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006b14:	6823      	ldr	r3, [r4, #0]
 8006b16:	4019      	ands	r1, r3
 8006b18:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8006b1c:	d203      	bcs.n	8006b26 <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8006b1e:	4b10      	ldr	r3, [pc, #64]	; (8006b60 <SystemInit+0xcc>)
 8006b20:	2201      	movs	r2, #1
 8006b22:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8006b26:	490f      	ldr	r1, [pc, #60]	; (8006b64 <SystemInit+0xd0>)
 8006b28:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006b2c:	4b03      	ldr	r3, [pc, #12]	; (8006b3c <SystemInit+0xa8>)
 8006b2e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8006b32:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8006b34:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006b38:	609a      	str	r2, [r3, #8]
}
 8006b3a:	4770      	bx	lr
 8006b3c:	e000ed00 	.word	0xe000ed00
 8006b40:	52002000 	.word	0x52002000
 8006b44:	58024400 	.word	0x58024400
 8006b48:	eaf6ed7f 	.word	0xeaf6ed7f
 8006b4c:	01010280 	.word	0x01010280
 8006b50:	02020200 	.word	0x02020200
 8006b54:	01ff0000 	.word	0x01ff0000
 8006b58:	5c001000 	.word	0x5c001000
 8006b5c:	ffff0000 	.word	0xffff0000
 8006b60:	51008000 	.word	0x51008000
 8006b64:	52004000 	.word	0x52004000

08006b68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006b68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006ba0 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8006b6c:	f7ff ff92 	bl	8006a94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006b70:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006b72:	e003      	b.n	8006b7c <LoopCopyDataInit>

08006b74 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006b74:	4b0b      	ldr	r3, [pc, #44]	; (8006ba4 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8006b76:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006b78:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006b7a:	3104      	adds	r1, #4

08006b7c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006b7c:	480a      	ldr	r0, [pc, #40]	; (8006ba8 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8006b7e:	4b0b      	ldr	r3, [pc, #44]	; (8006bac <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8006b80:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006b82:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006b84:	d3f6      	bcc.n	8006b74 <CopyDataInit>
  ldr  r2, =_sbss
 8006b86:	4a0a      	ldr	r2, [pc, #40]	; (8006bb0 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8006b88:	e002      	b.n	8006b90 <LoopFillZerobss>

08006b8a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006b8a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006b8c:	f842 3b04 	str.w	r3, [r2], #4

08006b90 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006b90:	4b08      	ldr	r3, [pc, #32]	; (8006bb4 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8006b92:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006b94:	d3f9      	bcc.n	8006b8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006b96:	f00a ffa7 	bl	8011ae8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006b9a:	f7fe feed 	bl	8005978 <main>
  bx  lr    
 8006b9e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006ba0:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8006ba4:	0801f738 	.word	0x0801f738
  ldr  r0, =_sdata
 8006ba8:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8006bac:	240005e0 	.word	0x240005e0
  ldr  r2, =_sbss
 8006bb0:	240005e0 	.word	0x240005e0
  ldr  r3, = _ebss
 8006bb4:	2400d740 	.word	0x2400d740

08006bb8 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006bb8:	e7fe      	b.n	8006bb8 <ADC3_IRQHandler>
	...

08006bbc <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8006bbc:	4b0f      	ldr	r3, [pc, #60]	; (8006bfc <HAL_InitTick+0x40>)
 8006bbe:	781b      	ldrb	r3, [r3, #0]
 8006bc0:	b90b      	cbnz	r3, 8006bc6 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8006bc2:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8006bc4:	4770      	bx	lr
{
 8006bc6:	b510      	push	{r4, lr}
 8006bc8:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8006bca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006bce:	4a0c      	ldr	r2, [pc, #48]	; (8006c00 <HAL_InitTick+0x44>)
 8006bd0:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bd4:	6810      	ldr	r0, [r2, #0]
 8006bd6:	fbb0 f0f3 	udiv	r0, r0, r3
 8006bda:	f001 fc57 	bl	800848c <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006bde:	2c0f      	cmp	r4, #15
 8006be0:	d800      	bhi.n	8006be4 <HAL_InitTick+0x28>
 8006be2:	b108      	cbz	r0, 8006be8 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8006be4:	2001      	movs	r0, #1
}
 8006be6:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006be8:	2200      	movs	r2, #0
 8006bea:	4621      	mov	r1, r4
 8006bec:	f04f 30ff 	mov.w	r0, #4294967295
 8006bf0:	f001 fc00 	bl	80083f4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006bf4:	4b03      	ldr	r3, [pc, #12]	; (8006c04 <HAL_InitTick+0x48>)
 8006bf6:	2000      	movs	r0, #0
 8006bf8:	601c      	str	r4, [r3, #0]
}
 8006bfa:	bd10      	pop	{r4, pc}
 8006bfc:	24000318 	.word	0x24000318
 8006c00:	24000310 	.word	0x24000310
 8006c04:	2400031c 	.word	0x2400031c

08006c08 <HAL_Init>:
{
 8006c08:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006c0a:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c0c:	4c12      	ldr	r4, [pc, #72]	; (8006c58 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006c0e:	f001 fbdf 	bl	80083d0 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006c12:	f004 feb7 	bl	800b984 <HAL_RCC_GetSysClockFreq>
 8006c16:	4b11      	ldr	r3, [pc, #68]	; (8006c5c <HAL_Init+0x54>)
 8006c18:	4911      	ldr	r1, [pc, #68]	; (8006c60 <HAL_Init+0x58>)
 8006c1a:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c1c:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006c1e:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c22:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006c26:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c28:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006c2a:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8006c2e:	490d      	ldr	r1, [pc, #52]	; (8006c64 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c30:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006c34:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c36:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8006c3a:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006c3c:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c3e:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006c40:	f7ff ffbc 	bl	8006bbc <HAL_InitTick>
 8006c44:	b110      	cbz	r0, 8006c4c <HAL_Init+0x44>
    return HAL_ERROR;
 8006c46:	2401      	movs	r4, #1
}
 8006c48:	4620      	mov	r0, r4
 8006c4a:	bd10      	pop	{r4, pc}
 8006c4c:	4604      	mov	r4, r0
  HAL_MspInit();
 8006c4e:	f7ff fb73 	bl	8006338 <HAL_MspInit>
}
 8006c52:	4620      	mov	r0, r4
 8006c54:	bd10      	pop	{r4, pc}
 8006c56:	bf00      	nop
 8006c58:	24000314 	.word	0x24000314
 8006c5c:	58024400 	.word	0x58024400
 8006c60:	0801df64 	.word	0x0801df64
 8006c64:	24000310 	.word	0x24000310

08006c68 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8006c68:	4a03      	ldr	r2, [pc, #12]	; (8006c78 <HAL_IncTick+0x10>)
 8006c6a:	4b04      	ldr	r3, [pc, #16]	; (8006c7c <HAL_IncTick+0x14>)
 8006c6c:	6811      	ldr	r1, [r2, #0]
 8006c6e:	781b      	ldrb	r3, [r3, #0]
 8006c70:	440b      	add	r3, r1
 8006c72:	6013      	str	r3, [r2, #0]
}
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop
 8006c78:	2400b9e4 	.word	0x2400b9e4
 8006c7c:	24000318 	.word	0x24000318

08006c80 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8006c80:	4b01      	ldr	r3, [pc, #4]	; (8006c88 <HAL_GetTick+0x8>)
 8006c82:	6818      	ldr	r0, [r3, #0]
}
 8006c84:	4770      	bx	lr
 8006c86:	bf00      	nop
 8006c88:	2400b9e4 	.word	0x2400b9e4

08006c8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006c8c:	b538      	push	{r3, r4, r5, lr}
 8006c8e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8006c90:	f7ff fff6 	bl	8006c80 <HAL_GetTick>
 8006c94:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006c96:	1c63      	adds	r3, r4, #1
 8006c98:	d002      	beq.n	8006ca0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8006c9a:	4b04      	ldr	r3, [pc, #16]	; (8006cac <HAL_Delay+0x20>)
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006ca0:	f7ff ffee 	bl	8006c80 <HAL_GetTick>
 8006ca4:	1b43      	subs	r3, r0, r5
 8006ca6:	42a3      	cmp	r3, r4
 8006ca8:	d3fa      	bcc.n	8006ca0 <HAL_Delay+0x14>
  {
  }
}
 8006caa:	bd38      	pop	{r3, r4, r5, pc}
 8006cac:	24000318 	.word	0x24000318

08006cb0 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8006cb0:	4b01      	ldr	r3, [pc, #4]	; (8006cb8 <HAL_GetREVID+0x8>)
 8006cb2:	6818      	ldr	r0, [r3, #0]
}
 8006cb4:	0c00      	lsrs	r0, r0, #16
 8006cb6:	4770      	bx	lr
 8006cb8:	5c001000 	.word	0x5c001000

08006cbc <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8006cbc:	4a03      	ldr	r2, [pc, #12]	; (8006ccc <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 8006cbe:	6813      	ldr	r3, [r2, #0]
 8006cc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cc4:	4318      	orrs	r0, r3
 8006cc6:	6010      	str	r0, [r2, #0]
}
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	58003c00 	.word	0x58003c00

08006cd0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8006cd0:	4a03      	ldr	r2, [pc, #12]	; (8006ce0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 8006cd2:	6813      	ldr	r3, [r2, #0]
 8006cd4:	f023 0302 	bic.w	r3, r3, #2
 8006cd8:	4318      	orrs	r0, r3
 8006cda:	6010      	str	r0, [r2, #0]
}
 8006cdc:	4770      	bx	lr
 8006cde:	bf00      	nop
 8006ce0:	58003c00 	.word	0x58003c00

08006ce4 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8006ce4:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8006ce6:	4c0a      	ldr	r4, [pc, #40]	; (8006d10 <HAL_SYSCFG_EnableVREFBUF+0x2c>)
 8006ce8:	6823      	ldr	r3, [r4, #0]
 8006cea:	f043 0301 	orr.w	r3, r3, #1
 8006cee:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006cf0:	f7ff ffc6 	bl	8006c80 <HAL_GetTick>
 8006cf4:	4605      	mov	r5, r0

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8006cf6:	e004      	b.n	8006d02 <HAL_SYSCFG_EnableVREFBUF+0x1e>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8006cf8:	f7ff ffc2 	bl	8006c80 <HAL_GetTick>
 8006cfc:	1b40      	subs	r0, r0, r5
 8006cfe:	280a      	cmp	r0, #10
 8006d00:	d804      	bhi.n	8006d0c <HAL_SYSCFG_EnableVREFBUF+0x28>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8006d02:	6823      	ldr	r3, [r4, #0]
 8006d04:	071b      	lsls	r3, r3, #28
 8006d06:	d5f7      	bpl.n	8006cf8 <HAL_SYSCFG_EnableVREFBUF+0x14>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8006d08:	2000      	movs	r0, #0
}
 8006d0a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8006d0c:	2003      	movs	r0, #3
}
 8006d0e:	bd38      	pop	{r3, r4, r5, pc}
 8006d10:	58003c00 	.word	0x58003c00

08006d14 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006d14:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8006d16:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006d18:	f7fd fe46 	bl	80049a8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006d1c:	bd08      	pop	{r3, pc}
 8006d1e:	bf00      	nop

08006d20 <HAL_ADC_ErrorCallback>:
 8006d20:	4770      	bx	lr
 8006d22:	bf00      	nop

08006d24 <HAL_ADC_IRQHandler>:
{
 8006d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d26:	4a8e      	ldr	r2, [pc, #568]	; (8006f60 <HAL_ADC_IRQHandler+0x23c>)
{
 8006d28:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006d2a:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d2c:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006d2e:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006d30:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d32:	f000 8095 	beq.w	8006e60 <HAL_ADC_IRQHandler+0x13c>
 8006d36:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	f000 8090 	beq.w	8006e60 <HAL_ADC_IRQHandler+0x13c>
 8006d40:	4a88      	ldr	r2, [pc, #544]	; (8006f64 <HAL_ADC_IRQHandler+0x240>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006d42:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006d44:	07a9      	lsls	r1, r5, #30
 8006d46:	f007 071f 	and.w	r7, r7, #31
 8006d4a:	d502      	bpl.n	8006d52 <HAL_ADC_IRQHandler+0x2e>
 8006d4c:	07b2      	lsls	r2, r6, #30
 8006d4e:	f100 80aa 	bmi.w	8006ea6 <HAL_ADC_IRQHandler+0x182>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006d52:	0769      	lsls	r1, r5, #29
 8006d54:	d579      	bpl.n	8006e4a <HAL_ADC_IRQHandler+0x126>
 8006d56:	0772      	lsls	r2, r6, #29
 8006d58:	d577      	bpl.n	8006e4a <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006d5a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006d5c:	06d2      	lsls	r2, r2, #27
 8006d5e:	d403      	bmi.n	8006d68 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006d60:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006d62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d66:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006d68:	68da      	ldr	r2, [r3, #12]
 8006d6a:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8006d6e:	d11c      	bne.n	8006daa <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006d70:	4a7d      	ldr	r2, [pc, #500]	; (8006f68 <HAL_ADC_IRQHandler+0x244>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	f000 80e7 	beq.w	8006f46 <HAL_ADC_IRQHandler+0x222>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006d78:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006d7a:	0490      	lsls	r0, r2, #18
 8006d7c:	d415      	bmi.n	8006daa <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	0711      	lsls	r1, r2, #28
 8006d82:	d512      	bpl.n	8006daa <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006d84:	689a      	ldr	r2, [r3, #8]
 8006d86:	0752      	lsls	r2, r2, #29
 8006d88:	f100 80f2 	bmi.w	8006f70 <HAL_ADC_IRQHandler+0x24c>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006d8c:	685a      	ldr	r2, [r3, #4]
 8006d8e:	f022 020c 	bic.w	r2, r2, #12
 8006d92:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006d94:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006d96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d9a:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006d9c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006d9e:	04db      	lsls	r3, r3, #19
 8006da0:	d403      	bmi.n	8006daa <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006da2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006da4:	f043 0301 	orr.w	r3, r3, #1
 8006da8:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8006daa:	4620      	mov	r0, r4
 8006dac:	f7fd fdde 	bl	800496c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006db0:	6823      	ldr	r3, [r4, #0]
 8006db2:	220c      	movs	r2, #12
 8006db4:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006db6:	06a8      	lsls	r0, r5, #26
 8006db8:	d54d      	bpl.n	8006e56 <HAL_ADC_IRQHandler+0x132>
 8006dba:	06b1      	lsls	r1, r6, #26
 8006dbc:	d54b      	bpl.n	8006e56 <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006dbe:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006dc0:	06d1      	lsls	r1, r2, #27
 8006dc2:	d403      	bmi.n	8006dcc <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006dc4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006dc6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006dca:	6562      	str	r2, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006dcc:	4966      	ldr	r1, [pc, #408]	; (8006f68 <HAL_ADC_IRQHandler+0x244>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8006dce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006dd0:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006dd2:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8006dd4:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8006dd8:	d073      	beq.n	8006ec2 <HAL_ADC_IRQHandler+0x19e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006dda:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8006ddc:	b9d2      	cbnz	r2, 8006e14 <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8006dde:	018a      	lsls	r2, r1, #6
 8006de0:	f100 80a9 	bmi.w	8006f36 <HAL_ADC_IRQHandler+0x212>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	0650      	lsls	r0, r2, #25
 8006de8:	d514      	bpl.n	8006e14 <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8006dea:	0289      	lsls	r1, r1, #10
 8006dec:	d412      	bmi.n	8006e14 <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006dee:	689a      	ldr	r2, [r3, #8]
 8006df0:	0712      	lsls	r2, r2, #28
 8006df2:	f100 80c8 	bmi.w	8006f86 <HAL_ADC_IRQHandler+0x262>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8006df6:	685a      	ldr	r2, [r3, #4]
 8006df8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006dfc:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8006dfe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006e00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e04:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8006e06:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006e08:	05d8      	lsls	r0, r3, #23
 8006e0a:	d403      	bmi.n	8006e14 <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006e0c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006e0e:	f043 0301 	orr.w	r3, r3, #1
 8006e12:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006e14:	4620      	mov	r0, r4
 8006e16:	f001 f91f 	bl	8008058 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8006e1a:	6823      	ldr	r3, [r4, #0]
 8006e1c:	2260      	movs	r2, #96	; 0x60
 8006e1e:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006e20:	0629      	lsls	r1, r5, #24
 8006e22:	d501      	bpl.n	8006e28 <HAL_ADC_IRQHandler+0x104>
 8006e24:	0632      	lsls	r2, r6, #24
 8006e26:	d45f      	bmi.n	8006ee8 <HAL_ADC_IRQHandler+0x1c4>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006e28:	05e8      	lsls	r0, r5, #23
 8006e2a:	d501      	bpl.n	8006e30 <HAL_ADC_IRQHandler+0x10c>
 8006e2c:	05f1      	lsls	r1, r6, #23
 8006e2e:	d466      	bmi.n	8006efe <HAL_ADC_IRQHandler+0x1da>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006e30:	05aa      	lsls	r2, r5, #22
 8006e32:	d501      	bpl.n	8006e38 <HAL_ADC_IRQHandler+0x114>
 8006e34:	05b0      	lsls	r0, r6, #22
 8006e36:	d44b      	bmi.n	8006ed0 <HAL_ADC_IRQHandler+0x1ac>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8006e38:	06e9      	lsls	r1, r5, #27
 8006e3a:	d501      	bpl.n	8006e40 <HAL_ADC_IRQHandler+0x11c>
 8006e3c:	06f2      	lsls	r2, r6, #27
 8006e3e:	d411      	bmi.n	8006e64 <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8006e40:	056d      	lsls	r5, r5, #21
 8006e42:	d501      	bpl.n	8006e48 <HAL_ADC_IRQHandler+0x124>
 8006e44:	0570      	lsls	r0, r6, #21
 8006e46:	d466      	bmi.n	8006f16 <HAL_ADC_IRQHandler+0x1f2>
}
 8006e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006e4a:	0728      	lsls	r0, r5, #28
 8006e4c:	d5b3      	bpl.n	8006db6 <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006e4e:	0731      	lsls	r1, r6, #28
 8006e50:	d483      	bmi.n	8006d5a <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006e52:	06a8      	lsls	r0, r5, #26
 8006e54:	d4b1      	bmi.n	8006dba <HAL_ADC_IRQHandler+0x96>
 8006e56:	066a      	lsls	r2, r5, #25
 8006e58:	d5e2      	bpl.n	8006e20 <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006e5a:	0670      	lsls	r0, r6, #25
 8006e5c:	d5e0      	bpl.n	8006e20 <HAL_ADC_IRQHandler+0xfc>
 8006e5e:	e7ae      	b.n	8006dbe <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006e60:	4a42      	ldr	r2, [pc, #264]	; (8006f6c <HAL_ADC_IRQHandler+0x248>)
 8006e62:	e76e      	b.n	8006d42 <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006e64:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006e66:	b17a      	cbz	r2, 8006e88 <HAL_ADC_IRQHandler+0x164>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8006e68:	2f00      	cmp	r7, #0
 8006e6a:	d075      	beq.n	8006f58 <HAL_ADC_IRQHandler+0x234>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006e6c:	4a3c      	ldr	r2, [pc, #240]	; (8006f60 <HAL_ADC_IRQHandler+0x23c>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	f000 8087 	beq.w	8006f82 <HAL_ADC_IRQHandler+0x25e>
 8006e74:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	f000 8082 	beq.w	8006f82 <HAL_ADC_IRQHandler+0x25e>
 8006e7e:	4a39      	ldr	r2, [pc, #228]	; (8006f64 <HAL_ADC_IRQHandler+0x240>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8006e80:	6892      	ldr	r2, [r2, #8]
 8006e82:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 8006e86:	d00b      	beq.n	8006ea0 <HAL_ADC_IRQHandler+0x17c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8006e88:	6d63      	ldr	r3, [r4, #84]	; 0x54
      HAL_ADC_ErrorCallback(hadc);
 8006e8a:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8006e8c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006e90:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006e92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e94:	f043 0302 	orr.w	r3, r3, #2
 8006e98:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 8006e9a:	f7ff ff41 	bl	8006d20 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006e9e:	6823      	ldr	r3, [r4, #0]
 8006ea0:	2210      	movs	r2, #16
 8006ea2:	601a      	str	r2, [r3, #0]
 8006ea4:	e7cc      	b.n	8006e40 <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006ea6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006ea8:	06d8      	lsls	r0, r3, #27
 8006eaa:	d403      	bmi.n	8006eb4 <HAL_ADC_IRQHandler+0x190>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006eac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006eae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006eb2:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8006eb4:	4620      	mov	r0, r4
 8006eb6:	f001 f8d7 	bl	8008068 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8006eba:	6823      	ldr	r3, [r4, #0]
 8006ebc:	2202      	movs	r2, #2
 8006ebe:	601a      	str	r2, [r3, #0]
 8006ec0:	e747      	b.n	8006d52 <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006ec2:	21c1      	movs	r1, #193	; 0xc1
 8006ec4:	40f9      	lsrs	r1, r7
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8006ec6:	07c9      	lsls	r1, r1, #31
 8006ec8:	d487      	bmi.n	8006dda <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006eca:	4925      	ldr	r1, [pc, #148]	; (8006f60 <HAL_ADC_IRQHandler+0x23c>)
 8006ecc:	68c9      	ldr	r1, [r1, #12]
 8006ece:	e785      	b.n	8006ddc <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006ed0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006ed2:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006ed4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006ed8:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006eda:	f001 f8c3 	bl	8008064 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8006ede:	6823      	ldr	r3, [r4, #0]
 8006ee0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ee4:	601a      	str	r2, [r3, #0]
 8006ee6:	e7a7      	b.n	8006e38 <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006ee8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006eea:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006eec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ef0:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006ef2:	f7fd fd87 	bl	8004a04 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8006ef6:	6823      	ldr	r3, [r4, #0]
 8006ef8:	2280      	movs	r2, #128	; 0x80
 8006efa:	601a      	str	r2, [r3, #0]
 8006efc:	e794      	b.n	8006e28 <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006efe:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006f00:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006f02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f06:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006f08:	f001 f8aa 	bl	8008060 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006f0c:	6823      	ldr	r3, [r4, #0]
 8006f0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006f12:	601a      	str	r2, [r3, #0]
 8006f14:	e78c      	b.n	8006e30 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006f16:	6d62      	ldr	r2, [r4, #84]	; 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006f18:	f44f 6180 	mov.w	r1, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006f1c:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006f1e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f22:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006f24:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8006f26:	f042 0208 	orr.w	r2, r2, #8
 8006f2a:	65a2      	str	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006f2c:	6019      	str	r1, [r3, #0]
}
 8006f2e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006f32:	f001 b893 	b.w	800805c <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006f36:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006f3a:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006f3e:	4302      	orrs	r2, r0
 8006f40:	f47f af68 	bne.w	8006e14 <HAL_ADC_IRQHandler+0xf0>
 8006f44:	e74e      	b.n	8006de4 <HAL_ADC_IRQHandler+0xc0>
 8006f46:	f240 2221 	movw	r2, #545	; 0x221
 8006f4a:	40fa      	lsrs	r2, r7
 8006f4c:	07d2      	lsls	r2, r2, #31
 8006f4e:	f53f af13 	bmi.w	8006d78 <HAL_ADC_IRQHandler+0x54>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006f52:	4a03      	ldr	r2, [pc, #12]	; (8006f60 <HAL_ADC_IRQHandler+0x23c>)
 8006f54:	68d2      	ldr	r2, [r2, #12]
 8006f56:	e710      	b.n	8006d7a <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8006f58:	68da      	ldr	r2, [r3, #12]
 8006f5a:	0797      	lsls	r7, r2, #30
 8006f5c:	d0a0      	beq.n	8006ea0 <HAL_ADC_IRQHandler+0x17c>
 8006f5e:	e793      	b.n	8006e88 <HAL_ADC_IRQHandler+0x164>
 8006f60:	40022000 	.word	0x40022000
 8006f64:	58026300 	.word	0x58026300
 8006f68:	40022100 	.word	0x40022100
 8006f6c:	40022300 	.word	0x40022300
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f70:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006f72:	f043 0310 	orr.w	r3, r3, #16
 8006f76:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f78:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f7a:	f043 0301 	orr.w	r3, r3, #1
 8006f7e:	65a3      	str	r3, [r4, #88]	; 0x58
 8006f80:	e713      	b.n	8006daa <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006f82:	4a05      	ldr	r2, [pc, #20]	; (8006f98 <HAL_ADC_IRQHandler+0x274>)
 8006f84:	e77c      	b.n	8006e80 <HAL_ADC_IRQHandler+0x15c>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f86:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006f88:	f043 0310 	orr.w	r3, r3, #16
 8006f8c:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f8e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f90:	f043 0301 	orr.w	r3, r3, #1
 8006f94:	65a3      	str	r3, [r4, #88]	; 0x58
 8006f96:	e73d      	b.n	8006e14 <HAL_ADC_IRQHandler+0xf0>
 8006f98:	40022300 	.word	0x40022300

08006f9c <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f9c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006f9e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006fa0:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006fa4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 8006fa6:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006fa8:	d11d      	bne.n	8006fe6 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006faa:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006fac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fb0:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006fb2:	680a      	ldr	r2, [r1, #0]
 8006fb4:	f012 0f08 	tst.w	r2, #8
 8006fb8:	68ca      	ldr	r2, [r1, #12]
 8006fba:	d01b      	beq.n	8006ff4 <ADC_DMAConvCplt+0x58>
 8006fbc:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8006fc0:	d10d      	bne.n	8006fde <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006fc2:	68ca      	ldr	r2, [r1, #12]
 8006fc4:	0494      	lsls	r4, r2, #18
 8006fc6:	d40a      	bmi.n	8006fde <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006fc8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006fca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006fce:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006fd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006fd2:	04d1      	lsls	r1, r2, #19
 8006fd4:	d403      	bmi.n	8006fde <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006fd6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006fd8:	f042 0201 	orr.w	r2, r2, #1
 8006fdc:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f7fd fcc4 	bl	800496c <HAL_ADC_ConvCpltCallback>
}
 8006fe4:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006fe6:	06d2      	lsls	r2, r2, #27
 8006fe8:	d40a      	bmi.n	8007000 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006fea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8006fec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ff2:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8006ff4:	0790      	lsls	r0, r2, #30
 8006ff6:	d0e7      	beq.n	8006fc8 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f7fd fcb7 	bl	800496c <HAL_ADC_ConvCpltCallback>
 8006ffe:	e7f1      	b.n	8006fe4 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8007000:	4618      	mov	r0, r3
 8007002:	f7ff fe8d 	bl	8006d20 <HAL_ADC_ErrorCallback>
}
 8007006:	bd10      	pop	{r4, pc}

08007008 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007008:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800700a:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800700c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800700e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007012:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007014:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8007016:	f043 0304 	orr.w	r3, r3, #4
 800701a:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800701c:	f7ff fe80 	bl	8006d20 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007020:	bd08      	pop	{r3, pc}
 8007022:	bf00      	nop

08007024 <HAL_ADC_ConfigChannel>:
{
 8007024:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 8007026:	2200      	movs	r2, #0
{
 8007028:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 800702a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800702c:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8007030:	2a01      	cmp	r2, #1
 8007032:	f000 8136 	beq.w	80072a2 <HAL_ADC_ConfigChannel+0x27e>
 8007036:	4603      	mov	r3, r0
 8007038:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800703a:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 800703c:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007040:	6894      	ldr	r4, [r2, #8]
 8007042:	0766      	lsls	r6, r4, #29
 8007044:	f100 809a 	bmi.w	800717c <HAL_ADC_ConfigChannel+0x158>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8007048:	680c      	ldr	r4, [r1, #0]
 800704a:	f3c4 0513 	ubfx	r5, r4, #0, #20
 800704e:	2d00      	cmp	r5, #0
 8007050:	f040 809d 	bne.w	800718e <HAL_ADC_ConfigChannel+0x16a>
 8007054:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8007058:	40a0      	lsls	r0, r4
 800705a:	69d6      	ldr	r6, [r2, #28]
  MODIFY_REG(*preg,
 800705c:	f04f 0e1f 	mov.w	lr, #31
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007060:	684d      	ldr	r5, [r1, #4]
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8007062:	4330      	orrs	r0, r6
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8007064:	ea4f 1c95 	mov.w	ip, r5, lsr #6
 8007068:	61d0      	str	r0, [r2, #28]
  MODIFY_REG(*preg,
 800706a:	f005 001f 	and.w	r0, r5, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800706e:	f00c 050c 	and.w	r5, ip, #12
 8007072:	f102 0c30 	add.w	ip, r2, #48	; 0x30
  MODIFY_REG(*preg,
 8007076:	4084      	lsls	r4, r0
 8007078:	fa0e fe00 	lsl.w	lr, lr, r0
 800707c:	f85c 0005 	ldr.w	r0, [ip, r5]
 8007080:	ea20 000e 	bic.w	r0, r0, lr
 8007084:	4320      	orrs	r0, r4
 8007086:	f84c 0005 	str.w	r0, [ip, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800708a:	6890      	ldr	r0, [r2, #8]
 800708c:	f010 0f04 	tst.w	r0, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007090:	6890      	ldr	r0, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007092:	d159      	bne.n	8007148 <HAL_ADC_ConfigChannel+0x124>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007094:	0705      	lsls	r5, r0, #28
 8007096:	d457      	bmi.n	8007148 <HAL_ADC_ConfigChannel+0x124>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007098:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800709a:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 800709e:	f04f 0c07 	mov.w	ip, #7
 80070a2:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80070a4:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 80070a6:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80070aa:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 80070ae:	fa0c fc04 	lsl.w	ip, ip, r4
 80070b2:	fa07 f404 	lsl.w	r4, r7, r4
 80070b6:	5970      	ldr	r0, [r6, r5]
 80070b8:	ea20 000c 	bic.w	r0, r0, ip
 80070bc:	4320      	orrs	r0, r4
 80070be:	5170      	str	r0, [r6, r5]
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80070c0:	48bd      	ldr	r0, [pc, #756]	; (80073b8 <HAL_ADC_ConfigChannel+0x394>)
 80070c2:	6800      	ldr	r0, [r0, #0]
 80070c4:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80070c8:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80070cc:	68d0      	ldr	r0, [r2, #12]
 80070ce:	f000 80e2 	beq.w	8007296 <HAL_ADC_ConfigChannel+0x272>
 80070d2:	f010 0f10 	tst.w	r0, #16
 80070d6:	694d      	ldr	r5, [r1, #20]
 80070d8:	68d0      	ldr	r0, [r2, #12]
 80070da:	f040 8102 	bne.w	80072e2 <HAL_ADC_ConfigChannel+0x2be>
 80070de:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80070e2:	0040      	lsls	r0, r0, #1
 80070e4:	4085      	lsls	r5, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80070e6:	690e      	ldr	r6, [r1, #16]
 80070e8:	2e04      	cmp	r6, #4
 80070ea:	f000 80dd 	beq.w	80072a8 <HAL_ADC_ConfigChannel+0x284>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80070ee:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 80070f2:	6808      	ldr	r0, [r1, #0]
 80070f4:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
 80070f8:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80070fc:	f007 4c00 	and.w	ip, r7, #2147483648	; 0x80000000
 8007100:	ea40 000c 	orr.w	r0, r0, ip
 8007104:	4328      	orrs	r0, r5
 8007106:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800710a:	7e4d      	ldrb	r5, [r1, #25]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800710c:	690e      	ldr	r6, [r1, #16]
 800710e:	f1a5 0501 	sub.w	r5, r5, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8007112:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8007116:	fab5 f585 	clz	r5, r5
 800711a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800711e:	096d      	lsrs	r5, r5, #5
 8007120:	ea40 70c5 	orr.w	r0, r0, r5, lsl #31
 8007124:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8007128:	7e08      	ldrb	r0, [r1, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800712a:	690d      	ldr	r5, [r1, #16]
 800712c:	f1a0 0001 	sub.w	r0, r0, #1
 8007130:	6914      	ldr	r4, [r2, #16]
 8007132:	f005 051f 	and.w	r5, r5, #31
 8007136:	fab0 f080 	clz	r0, r0
 800713a:	f424 44f0 	bic.w	r4, r4, #30720	; 0x7800
 800713e:	0940      	lsrs	r0, r0, #5
 8007140:	02c0      	lsls	r0, r0, #11
 8007142:	40a8      	lsls	r0, r5
 8007144:	4320      	orrs	r0, r4
 8007146:	6110      	str	r0, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007148:	6890      	ldr	r0, [r2, #8]
 800714a:	07c4      	lsls	r4, r0, #31
 800714c:	d414      	bmi.n	8007178 <HAL_ADC_ConfigChannel+0x154>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800714e:	68ce      	ldr	r6, [r1, #12]
 8007150:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8007152:	f006 0718 	and.w	r7, r6, #24
 8007156:	4899      	ldr	r0, [pc, #612]	; (80073bc <HAL_ADC_ConfigChannel+0x398>)
 8007158:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 800715c:	40f8      	lsrs	r0, r7
 800715e:	f3c4 0713 	ubfx	r7, r4, #0, #20
 8007162:	4020      	ands	r0, r4
 8007164:	ea25 0507 	bic.w	r5, r5, r7
 8007168:	4328      	orrs	r0, r5
 800716a:	f8c2 00c0 	str.w	r0, [r2, #192]	; 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800716e:	4894      	ldr	r0, [pc, #592]	; (80073c0 <HAL_ADC_ConfigChannel+0x39c>)
 8007170:	4286      	cmp	r6, r0
 8007172:	d043      	beq.n	80071fc <HAL_ADC_ConfigChannel+0x1d8>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007174:	2c00      	cmp	r4, #0
 8007176:	db13      	blt.n	80071a0 <HAL_ADC_ConfigChannel+0x17c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007178:	2000      	movs	r0, #0
 800717a:	e003      	b.n	8007184 <HAL_ADC_ConfigChannel+0x160>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800717c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800717e:	f042 0220 	orr.w	r2, r2, #32
 8007182:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8007184:	2200      	movs	r2, #0
 8007186:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 800718a:	b003      	add	sp, #12
 800718c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800718e:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007192:	b115      	cbz	r5, 800719a <HAL_ADC_ConfigChannel+0x176>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8007194:	fab5 f585 	clz	r5, r5
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8007198:	40a8      	lsls	r0, r5
 800719a:	f3c4 6484 	ubfx	r4, r4, #26, #5
 800719e:	e75c      	b.n	800705a <HAL_ADC_ConfigChannel+0x36>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80071a0:	4988      	ldr	r1, [pc, #544]	; (80073c4 <HAL_ADC_ConfigChannel+0x3a0>)
 80071a2:	428a      	cmp	r2, r1
 80071a4:	f000 80c1 	beq.w	800732a <HAL_ADC_ConfigChannel+0x306>
 80071a8:	f501 7180 	add.w	r1, r1, #256	; 0x100
 80071ac:	428a      	cmp	r2, r1
 80071ae:	f000 80bc 	beq.w	800732a <HAL_ADC_ConfigChannel+0x306>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80071b2:	4d85      	ldr	r5, [pc, #532]	; (80073c8 <HAL_ADC_ConfigChannel+0x3a4>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80071b4:	4885      	ldr	r0, [pc, #532]	; (80073cc <HAL_ADC_ConfigChannel+0x3a8>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80071b6:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80071b8:	6880      	ldr	r0, [r0, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80071ba:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80071be:	43c0      	mvns	r0, r0
 80071c0:	f000 0001 	and.w	r0, r0, #1
 80071c4:	2800      	cmp	r0, #0
 80071c6:	f000 80bf 	beq.w	8007348 <HAL_ADC_ConfigChannel+0x324>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80071ca:	4881      	ldr	r0, [pc, #516]	; (80073d0 <HAL_ADC_ConfigChannel+0x3ac>)
 80071cc:	4284      	cmp	r4, r0
 80071ce:	f000 8107 	beq.w	80073e0 <HAL_ADC_ConfigChannel+0x3bc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80071d2:	4880      	ldr	r0, [pc, #512]	; (80073d4 <HAL_ADC_ConfigChannel+0x3b0>)
 80071d4:	4284      	cmp	r4, r0
 80071d6:	f000 8126 	beq.w	8007426 <HAL_ADC_ConfigChannel+0x402>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80071da:	487f      	ldr	r0, [pc, #508]	; (80073d8 <HAL_ADC_ConfigChannel+0x3b4>)
 80071dc:	4284      	cmp	r4, r0
 80071de:	d1cb      	bne.n	8007178 <HAL_ADC_ConfigChannel+0x154>
            if (ADC_VREFINT_INSTANCE(hadc))
 80071e0:	0249      	lsls	r1, r1, #9
 80071e2:	d4c9      	bmi.n	8007178 <HAL_ADC_ConfigChannel+0x154>
 80071e4:	4979      	ldr	r1, [pc, #484]	; (80073cc <HAL_ADC_ConfigChannel+0x3a8>)
 80071e6:	428a      	cmp	r2, r1
 80071e8:	d1c6      	bne.n	8007178 <HAL_ADC_ConfigChannel+0x154>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80071ea:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80071ec:	2000      	movs	r0, #0
 80071ee:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80071f2:	4332      	orrs	r2, r6
 80071f4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80071f8:	60aa      	str	r2, [r5, #8]
}
 80071fa:	e7c3      	b.n	8007184 <HAL_ADC_ConfigChannel+0x160>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80071fc:	2f00      	cmp	r7, #0
 80071fe:	d075      	beq.n	80072ec <HAL_ADC_ConfigChannel+0x2c8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007200:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8007204:	2800      	cmp	r0, #0
 8007206:	f000 80b3 	beq.w	8007370 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800720a:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800720e:	3001      	adds	r0, #1
 8007210:	f000 001f 	and.w	r0, r0, #31
 8007214:	2809      	cmp	r0, #9
 8007216:	f240 80ab 	bls.w	8007370 <HAL_ADC_ConfigChannel+0x34c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800721a:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 800721e:	2d00      	cmp	r5, #0
 8007220:	f000 8115 	beq.w	800744e <HAL_ADC_ConfigChannel+0x42a>
  return __builtin_clz(value);
 8007224:	fab5 f585 	clz	r5, r5
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007228:	3501      	adds	r5, #1
 800722a:	06ad      	lsls	r5, r5, #26
 800722c:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007230:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8007234:	2800      	cmp	r0, #0
 8007236:	f000 8108 	beq.w	800744a <HAL_ADC_ConfigChannel+0x426>
  return __builtin_clz(value);
 800723a:	fab0 f080 	clz	r0, r0
 800723e:	2601      	movs	r6, #1
 8007240:	3001      	adds	r0, #1
 8007242:	f000 001f 	and.w	r0, r0, #31
 8007246:	fa06 f000 	lsl.w	r0, r6, r0
 800724a:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800724c:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8007250:	2c00      	cmp	r4, #0
 8007252:	f000 80f8 	beq.w	8007446 <HAL_ADC_ConfigChannel+0x422>
  return __builtin_clz(value);
 8007256:	fab4 f484 	clz	r4, r4
 800725a:	2003      	movs	r0, #3
 800725c:	f06f 061d 	mvn.w	r6, #29
 8007260:	3401      	adds	r4, #1
 8007262:	f004 041f 	and.w	r4, r4, #31
 8007266:	fb10 6004 	smlabb	r0, r0, r4, r6
 800726a:	0500      	lsls	r0, r0, #20
 800726c:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007270:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007272:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8007276:	2707      	movs	r7, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007278:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 800727a:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800727e:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8007282:	4087      	lsls	r7, r0
 8007284:	5974      	ldr	r4, [r6, r5]
 8007286:	ea24 0407 	bic.w	r4, r4, r7
 800728a:	688f      	ldr	r7, [r1, #8]
 800728c:	4087      	lsls	r7, r0
 800728e:	433c      	orrs	r4, r7
 8007290:	5174      	str	r4, [r6, r5]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007292:	680c      	ldr	r4, [r1, #0]
}
 8007294:	e76e      	b.n	8007174 <HAL_ADC_ConfigChannel+0x150>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007296:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800729a:	694d      	ldr	r5, [r1, #20]
 800729c:	0040      	lsls	r0, r0, #1
 800729e:	4085      	lsls	r5, r0
 80072a0:	e721      	b.n	80070e6 <HAL_ADC_ConfigChannel+0xc2>
  __HAL_LOCK(hadc);
 80072a2:	2002      	movs	r0, #2
}
 80072a4:	b003      	add	sp, #12
 80072a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80072a8:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80072aa:	680c      	ldr	r4, [r1, #0]
 80072ac:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80072b0:	06a5      	lsls	r5, r4, #26
 80072b2:	ebb0 6f84 	cmp.w	r0, r4, lsl #26
 80072b6:	d02e      	beq.n	8007316 <HAL_ADC_ConfigChannel+0x2f2>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80072b8:	6e50      	ldr	r0, [r2, #100]	; 0x64
 80072ba:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80072be:	4285      	cmp	r5, r0
 80072c0:	d024      	beq.n	800730c <HAL_ADC_ConfigChannel+0x2e8>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80072c2:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80072c4:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80072c8:	4285      	cmp	r5, r0
 80072ca:	d029      	beq.n	8007320 <HAL_ADC_ConfigChannel+0x2fc>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80072cc:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80072ce:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80072d2:	4285      	cmp	r5, r0
 80072d4:	f47f af38 	bne.w	8007148 <HAL_ADC_ConfigChannel+0x124>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80072d8:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80072da:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80072de:	66d0      	str	r0, [r2, #108]	; 0x6c
 80072e0:	e732      	b.n	8007148 <HAL_ADC_ConfigChannel+0x124>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80072e2:	0840      	lsrs	r0, r0, #1
 80072e4:	f000 0008 	and.w	r0, r0, #8
 80072e8:	4085      	lsls	r5, r0
 80072ea:	e6fc      	b.n	80070e6 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80072ec:	0ea0      	lsrs	r0, r4, #26
 80072ee:	3001      	adds	r0, #1
 80072f0:	f000 041f 	and.w	r4, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80072f4:	2c09      	cmp	r4, #9
 80072f6:	d82d      	bhi.n	8007354 <HAL_ADC_ConfigChannel+0x330>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80072f8:	0685      	lsls	r5, r0, #26
 80072fa:	2001      	movs	r0, #1
 80072fc:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8007300:	40a0      	lsls	r0, r4
 8007302:	4305      	orrs	r5, r0
 8007304:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 8007308:	0500      	lsls	r0, r0, #20
 800730a:	e7b1      	b.n	8007270 <HAL_ADC_ConfigChannel+0x24c>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800730c:	6e50      	ldr	r0, [r2, #100]	; 0x64
 800730e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007312:	6650      	str	r0, [r2, #100]	; 0x64
 8007314:	e7d5      	b.n	80072c2 <HAL_ADC_ConfigChannel+0x29e>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8007316:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8007318:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800731c:	6610      	str	r0, [r2, #96]	; 0x60
 800731e:	e7cb      	b.n	80072b8 <HAL_ADC_ConfigChannel+0x294>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8007320:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8007322:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007326:	6690      	str	r0, [r2, #104]	; 0x68
 8007328:	e7d0      	b.n	80072cc <HAL_ADC_ConfigChannel+0x2a8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800732a:	4826      	ldr	r0, [pc, #152]	; (80073c4 <HAL_ADC_ConfigChannel+0x3a0>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800732c:	4d2b      	ldr	r5, [pc, #172]	; (80073dc <HAL_ADC_ConfigChannel+0x3b8>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800732e:	f500 7080 	add.w	r0, r0, #256	; 0x100
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007332:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007334:	f850 6cf8 	ldr.w	r6, [r0, #-248]
 8007338:	6880      	ldr	r0, [r0, #8]
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800733a:	4330      	orrs	r0, r6
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800733c:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
 8007340:	43c0      	mvns	r0, r0
 8007342:	f000 0001 	and.w	r0, r0, #1
 8007346:	e73d      	b.n	80071c4 <HAL_ADC_ConfigChannel+0x1a0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007348:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 800734a:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800734c:	f042 0220 	orr.w	r2, r2, #32
 8007350:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8007352:	e717      	b.n	8007184 <HAL_ADC_ConfigChannel+0x160>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007354:	0685      	lsls	r5, r0, #26
 8007356:	2601      	movs	r6, #1
 8007358:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 800735c:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8007360:	fa06 f404 	lsl.w	r4, r6, r4
 8007364:	381e      	subs	r0, #30
 8007366:	4325      	orrs	r5, r4
 8007368:	0500      	lsls	r0, r0, #20
 800736a:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 800736e:	e77f      	b.n	8007270 <HAL_ADC_ConfigChannel+0x24c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007370:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8007374:	2d00      	cmp	r5, #0
 8007376:	d072      	beq.n	800745e <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8007378:	fab5 f585 	clz	r5, r5
 800737c:	3501      	adds	r5, #1
 800737e:	06ad      	lsls	r5, r5, #26
 8007380:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007384:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8007388:	2800      	cmp	r0, #0
 800738a:	d066      	beq.n	800745a <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 800738c:	fab0 f080 	clz	r0, r0
 8007390:	2601      	movs	r6, #1
 8007392:	3001      	adds	r0, #1
 8007394:	f000 001f 	and.w	r0, r0, #31
 8007398:	fa06 f000 	lsl.w	r0, r6, r0
 800739c:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800739e:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80073a2:	2c00      	cmp	r4, #0
 80073a4:	d056      	beq.n	8007454 <HAL_ADC_ConfigChannel+0x430>
  return __builtin_clz(value);
 80073a6:	fab4 f084 	clz	r0, r4
 80073aa:	3001      	adds	r0, #1
 80073ac:	f000 001f 	and.w	r0, r0, #31
 80073b0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80073b4:	0500      	lsls	r0, r0, #20
 80073b6:	e75b      	b.n	8007270 <HAL_ADC_ConfigChannel+0x24c>
 80073b8:	5c001000 	.word	0x5c001000
 80073bc:	000fffff 	.word	0x000fffff
 80073c0:	47ff0000 	.word	0x47ff0000
 80073c4:	40022000 	.word	0x40022000
 80073c8:	58026300 	.word	0x58026300
 80073cc:	58026000 	.word	0x58026000
 80073d0:	cb840000 	.word	0xcb840000
 80073d4:	c7520000 	.word	0xc7520000
 80073d8:	cfb80000 	.word	0xcfb80000
 80073dc:	40022300 	.word	0x40022300
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80073e0:	0208      	lsls	r0, r1, #8
 80073e2:	f53f aec9 	bmi.w	8007178 <HAL_ADC_ConfigChannel+0x154>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80073e6:	491f      	ldr	r1, [pc, #124]	; (8007464 <HAL_ADC_ConfigChannel+0x440>)
 80073e8:	428a      	cmp	r2, r1
 80073ea:	f47f aec5 	bne.w	8007178 <HAL_ADC_ConfigChannel+0x154>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80073ee:	4a1e      	ldr	r2, [pc, #120]	; (8007468 <HAL_ADC_ConfigChannel+0x444>)
 80073f0:	481e      	ldr	r0, [pc, #120]	; (800746c <HAL_ADC_ConfigChannel+0x448>)
 80073f2:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80073f4:	68a9      	ldr	r1, [r5, #8]
 80073f6:	0992      	lsrs	r2, r2, #6
 80073f8:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80073fc:	fba0 0202 	umull	r0, r2, r0, r2
 8007400:	4331      	orrs	r1, r6
 8007402:	0992      	lsrs	r2, r2, #6
 8007404:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8007408:	3201      	adds	r2, #1
 800740a:	60a9      	str	r1, [r5, #8]
 800740c:	0052      	lsls	r2, r2, #1
 800740e:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8007410:	9a01      	ldr	r2, [sp, #4]
 8007412:	2a00      	cmp	r2, #0
 8007414:	f43f aeb0 	beq.w	8007178 <HAL_ADC_ConfigChannel+0x154>
                wait_loop_index--;
 8007418:	9a01      	ldr	r2, [sp, #4]
 800741a:	3a01      	subs	r2, #1
 800741c:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 800741e:	9a01      	ldr	r2, [sp, #4]
 8007420:	2a00      	cmp	r2, #0
 8007422:	d1f9      	bne.n	8007418 <HAL_ADC_ConfigChannel+0x3f4>
 8007424:	e6a8      	b.n	8007178 <HAL_ADC_ConfigChannel+0x154>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007426:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 800742a:	f47f aea5 	bne.w	8007178 <HAL_ADC_ConfigChannel+0x154>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800742e:	490d      	ldr	r1, [pc, #52]	; (8007464 <HAL_ADC_ConfigChannel+0x440>)
 8007430:	428a      	cmp	r2, r1
 8007432:	f47f aea1 	bne.w	8007178 <HAL_ADC_ConfigChannel+0x154>
 8007436:	68aa      	ldr	r2, [r5, #8]
 8007438:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800743c:	4332      	orrs	r2, r6
 800743e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8007442:	60aa      	str	r2, [r5, #8]
}
 8007444:	e69e      	b.n	8007184 <HAL_ADC_ConfigChannel+0x160>
 8007446:	480a      	ldr	r0, [pc, #40]	; (8007470 <HAL_ADC_ConfigChannel+0x44c>)
 8007448:	e712      	b.n	8007270 <HAL_ADC_ConfigChannel+0x24c>
 800744a:	2002      	movs	r0, #2
 800744c:	e6fd      	b.n	800724a <HAL_ADC_ConfigChannel+0x226>
 800744e:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8007452:	e6ed      	b.n	8007230 <HAL_ADC_ConfigChannel+0x20c>
 8007454:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8007458:	e70a      	b.n	8007270 <HAL_ADC_ConfigChannel+0x24c>
 800745a:	2002      	movs	r0, #2
 800745c:	e79e      	b.n	800739c <HAL_ADC_ConfigChannel+0x378>
 800745e:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8007462:	e78f      	b.n	8007384 <HAL_ADC_ConfigChannel+0x360>
 8007464:	58026000 	.word	0x58026000
 8007468:	24000310 	.word	0x24000310
 800746c:	053e2d63 	.word	0x053e2d63
 8007470:	fe500000 	.word	0xfe500000

08007474 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 8007474:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8007478:	4603      	mov	r3, r0
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 800747a:	6848      	ldr	r0, [r1, #4]
  __HAL_LOCK(hadc);
 800747c:	2a01      	cmp	r2, #1
 800747e:	f000 80ea 	beq.w	8007656 <HAL_ADC_AnalogWDGConfig+0x1e2>
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007482:	681a      	ldr	r2, [r3, #0]
{
 8007484:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hadc);
 8007486:	2401      	movs	r4, #1
 8007488:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800748c:	6894      	ldr	r4, [r2, #8]
 800748e:	0765      	lsls	r5, r4, #29
 8007490:	d428      	bmi.n	80074e4 <HAL_ADC_AnalogWDGConfig+0x70>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007492:	6894      	ldr	r4, [r2, #8]
 8007494:	0724      	lsls	r4, r4, #28
 8007496:	d426      	bmi.n	80074e6 <HAL_ADC_AnalogWDGConfig+0x72>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8007498:	680c      	ldr	r4, [r1, #0]
 800749a:	4db8      	ldr	r5, [pc, #736]	; (800777c <HAL_ADC_AnalogWDGConfig+0x308>)
 800749c:	42ac      	cmp	r4, r5
 800749e:	f000 8097 	beq.w	80075d0 <HAL_ADC_AnalogWDGConfig+0x15c>
      switch (AnalogWDGConfig->WatchdogMode)
 80074a2:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 80074a6:	d02e      	beq.n	8007506 <HAL_ADC_AnalogWDGConfig+0x92>
 80074a8:	d827      	bhi.n	80074fa <HAL_ADC_AnalogWDGConfig+0x86>
 80074aa:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 80074ae:	d02a      	beq.n	8007506 <HAL_ADC_AnalogWDGConfig+0x92>
 80074b0:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80074b4:	d027      	beq.n	8007506 <HAL_ADC_AnalogWDGConfig+0x92>
 80074b6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80074ba:	d024      	beq.n	8007506 <HAL_ADC_AnalogWDGConfig+0x92>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 80074bc:	f004 0001 	and.w	r0, r4, #1
 80074c0:	f3c4 5501 	ubfx	r5, r4, #20, #2
  MODIFY_REG(*preg,
 80074c4:	4eae      	ldr	r6, [pc, #696]	; (8007780 <HAL_ADC_AnalogWDGConfig+0x30c>)
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 80074c6:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
  MODIFY_REG(*preg,
 80074ca:	4026      	ands	r6, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 80074cc:	eb05 0580 	add.w	r5, r5, r0, lsl #2
 80074d0:	f102 000c 	add.w	r0, r2, #12
  MODIFY_REG(*preg,
 80074d4:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
 80074d8:	ea24 0406 	bic.w	r4, r4, r6
 80074dc:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80074e0:	680c      	ldr	r4, [r1, #0]
}
 80074e2:	e023      	b.n	800752c <HAL_ADC_AnalogWDGConfig+0xb8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80074e4:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80074e6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80074e8:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80074ea:	f042 0220 	orr.w	r2, r2, #32
 80074ee:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80074f0:	2200      	movs	r2, #0
 80074f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80074f6:	bc70      	pop	{r4, r5, r6}
 80074f8:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 80074fa:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80074fe:	d002      	beq.n	8007506 <HAL_ADC_AnalogWDGConfig+0x92>
 8007500:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8007504:	d1da      	bne.n	80074bc <HAL_ADC_AnalogWDGConfig+0x48>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007506:	489f      	ldr	r0, [pc, #636]	; (8007784 <HAL_ADC_AnalogWDGConfig+0x310>)
 8007508:	4284      	cmp	r4, r0
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 800750a:	6888      	ldr	r0, [r1, #8]
 800750c:	f3c0 0513 	ubfx	r5, r0, #0, #20
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007510:	f000 80cf 	beq.w	80076b2 <HAL_ADC_AnalogWDGConfig+0x23e>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007514:	2d00      	cmp	r5, #0
 8007516:	f040 80e3 	bne.w	80076e0 <HAL_ADC_AnalogWDGConfig+0x26c>
 800751a:	f3c0 6084 	ubfx	r0, r0, #26, #5
 800751e:	2501      	movs	r5, #1
 8007520:	4085      	lsls	r5, r0
 8007522:	f8d2 00a4 	ldr.w	r0, [r2, #164]	; 0xa4
 8007526:	4328      	orrs	r0, r5
 8007528:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800752c:	4896      	ldr	r0, [pc, #600]	; (8007788 <HAL_ADC_AnalogWDGConfig+0x314>)
 800752e:	6800      	ldr	r0, [r0, #0]
 8007530:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8007534:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007538:	f000 808f 	beq.w	800765a <HAL_ADC_AnalogWDGConfig+0x1e6>
 800753c:	68d0      	ldr	r0, [r2, #12]
 800753e:	68d5      	ldr	r5, [r2, #12]
 8007540:	06c0      	lsls	r0, r0, #27
 8007542:	f100 80b0 	bmi.w	80076a6 <HAL_ADC_AnalogWDGConfig+0x232>
 8007546:	f3c5 0582 	ubfx	r5, r5, #2, #3
 800754a:	6908      	ldr	r0, [r1, #16]
 800754c:	006d      	lsls	r5, r5, #1
 800754e:	40a8      	lsls	r0, r5
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8007550:	4d8d      	ldr	r5, [pc, #564]	; (8007788 <HAL_ADC_AnalogWDGConfig+0x314>)
 8007552:	682d      	ldr	r5, [r5, #0]
 8007554:	f005 4c70 	and.w	ip, r5, #4026531840	; 0xf0000000
 8007558:	68d5      	ldr	r5, [r2, #12]
 800755a:	f1bc 5f80 	cmp.w	ip, #268435456	; 0x10000000
 800755e:	d030      	beq.n	80075c2 <HAL_ADC_AnalogWDGConfig+0x14e>
 8007560:	f015 0f10 	tst.w	r5, #16
 8007564:	68d5      	ldr	r5, [r2, #12]
 8007566:	d02c      	beq.n	80075c2 <HAL_ADC_AnalogWDGConfig+0x14e>
 8007568:	086d      	lsrs	r5, r5, #1
 800756a:	694e      	ldr	r6, [r1, #20]
 800756c:	f005 0508 	and.w	r5, r5, #8
 8007570:	fa06 fc05 	lsl.w	ip, r6, r5
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007574:	4d83      	ldr	r5, [pc, #524]	; (8007784 <HAL_ADC_AnalogWDGConfig+0x310>)
 8007576:	42ac      	cmp	r4, r5
 8007578:	d076      	beq.n	8007668 <HAL_ADC_AnalogWDGConfig+0x1f4>
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 800757a:	f8d2 40b8 	ldr.w	r4, [r2, #184]	; 0xb8
 800757e:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8007582:	ea44 040c 	orr.w	r4, r4, ip
 8007586:	f8c2 40b8 	str.w	r4, [r2, #184]	; 0xb8
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 800758a:	f8d2 40bc 	ldr.w	r4, [r2, #188]	; 0xbc
 800758e:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8007592:	4320      	orrs	r0, r4
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8007594:	f44f 7400 	mov.w	r4, #512	; 0x200
 8007598:	f8c2 00bc 	str.w	r0, [r2, #188]	; 0xbc
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800759c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800759e:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 80075a2:	6558      	str	r0, [r3, #84]	; 0x54
 80075a4:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 80075a6:	7b09      	ldrb	r1, [r1, #12]
 80075a8:	2901      	cmp	r1, #1
 80075aa:	f000 8093 	beq.w	80076d4 <HAL_ADC_AnalogWDGConfig+0x260>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80075ae:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80075b0:	2000      	movs	r0, #0
 80075b2:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 80075b6:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 80075b8:	2200      	movs	r2, #0
 80075ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80075be:	bc70      	pop	{r4, r5, r6}
 80075c0:	4770      	bx	lr
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80075c2:	f3c5 0582 	ubfx	r5, r5, #2, #3
 80075c6:	694e      	ldr	r6, [r1, #20]
 80075c8:	006d      	lsls	r5, r5, #1
 80075ca:	fa06 fc05 	lsl.w	ip, r6, r5
 80075ce:	e7d1      	b.n	8007574 <HAL_ADC_AnalogWDGConfig+0x100>
      switch (AnalogWDGConfig->WatchdogMode)
 80075d0:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 80075d4:	f000 80fb 	beq.w	80077ce <HAL_ADC_AnalogWDGConfig+0x35a>
 80075d8:	d82a      	bhi.n	8007630 <HAL_ADC_AnalogWDGConfig+0x1bc>
 80075da:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 80075de:	f000 80eb 	beq.w	80077b8 <HAL_ADC_AnalogWDGConfig+0x344>
 80075e2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80075e6:	d118      	bne.n	800761a <HAL_ADC_AnalogWDGConfig+0x1a6>
  MODIFY_REG(*preg,
 80075e8:	68d4      	ldr	r4, [r2, #12]
 80075ea:	4868      	ldr	r0, [pc, #416]	; (800778c <HAL_ADC_AnalogWDGConfig+0x318>)
 80075ec:	4020      	ands	r0, r4
 80075ee:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 80075f2:	60d0      	str	r0, [r2, #12]
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80075f4:	4864      	ldr	r0, [pc, #400]	; (8007788 <HAL_ADC_AnalogWDGConfig+0x314>)
 80075f6:	6800      	ldr	r0, [r0, #0]
 80075f8:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80075fc:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007600:	68d0      	ldr	r0, [r2, #12]
 8007602:	d076      	beq.n	80076f2 <HAL_ADC_AnalogWDGConfig+0x27e>
 8007604:	f010 0f10 	tst.w	r0, #16
 8007608:	690c      	ldr	r4, [r1, #16]
 800760a:	68d0      	ldr	r0, [r2, #12]
 800760c:	f040 80a5 	bne.w	800775a <HAL_ADC_AnalogWDGConfig+0x2e6>
 8007610:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007614:	0040      	lsls	r0, r0, #1
 8007616:	4084      	lsls	r4, r0
 8007618:	e070      	b.n	80076fc <HAL_ADC_AnalogWDGConfig+0x288>
      switch (AnalogWDGConfig->WatchdogMode)
 800761a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800761e:	f040 80bf 	bne.w	80077a0 <HAL_ADC_AnalogWDGConfig+0x32c>
 8007622:	68d4      	ldr	r4, [r2, #12]
 8007624:	4859      	ldr	r0, [pc, #356]	; (800778c <HAL_ADC_AnalogWDGConfig+0x318>)
 8007626:	4020      	ands	r0, r4
 8007628:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800762c:	60d0      	str	r0, [r2, #12]
}
 800762e:	e7e1      	b.n	80075f4 <HAL_ADC_AnalogWDGConfig+0x180>
 8007630:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8007634:	f000 80b9 	beq.w	80077aa <HAL_ADC_AnalogWDGConfig+0x336>
 8007638:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 800763c:	f040 80b0 	bne.w	80077a0 <HAL_ADC_AnalogWDGConfig+0x32c>
  MODIFY_REG(*preg,
 8007640:	68d5      	ldr	r5, [r2, #12]
 8007642:	6888      	ldr	r0, [r1, #8]
 8007644:	4c51      	ldr	r4, [pc, #324]	; (800778c <HAL_ADC_AnalogWDGConfig+0x318>)
 8007646:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800764a:	402c      	ands	r4, r5
 800764c:	4320      	orrs	r0, r4
 800764e:	f040 70e0 	orr.w	r0, r0, #29360128	; 0x1c00000
 8007652:	60d0      	str	r0, [r2, #12]
}
 8007654:	e7ce      	b.n	80075f4 <HAL_ADC_AnalogWDGConfig+0x180>
  __HAL_LOCK(hadc);
 8007656:	2002      	movs	r0, #2
}
 8007658:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800765a:	68d5      	ldr	r5, [r2, #12]
 800765c:	6908      	ldr	r0, [r1, #16]
 800765e:	f3c5 0582 	ubfx	r5, r5, #2, #3
 8007662:	006d      	lsls	r5, r5, #1
 8007664:	40a8      	lsls	r0, r5
 8007666:	e773      	b.n	8007550 <HAL_ADC_AnalogWDGConfig+0xdc>
        MODIFY_REG(hadc->Instance->LTR2,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8007668:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 800766c:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8007670:	ea44 040c 	orr.w	r4, r4, ip
 8007674:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
        MODIFY_REG(hadc->Instance->HTR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8007678:	f8d2 40b4 	ldr.w	r4, [r2, #180]	; 0xb4
 800767c:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8007680:	4320      	orrs	r0, r4
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8007682:	f44f 7480 	mov.w	r4, #256	; 0x100
 8007686:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800768a:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800768c:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 8007690:	6558      	str	r0, [r3, #84]	; 0x54
 8007692:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8007694:	7b09      	ldrb	r1, [r1, #12]
 8007696:	2901      	cmp	r1, #1
 8007698:	d07c      	beq.n	8007794 <HAL_ADC_AnalogWDGConfig+0x320>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800769a:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800769c:	2000      	movs	r0, #0
 800769e:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80076a2:	6051      	str	r1, [r2, #4]
}
 80076a4:	e724      	b.n	80074f0 <HAL_ADC_AnalogWDGConfig+0x7c>
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80076a6:	086d      	lsrs	r5, r5, #1
 80076a8:	6908      	ldr	r0, [r1, #16]
 80076aa:	f005 0508 	and.w	r5, r5, #8
 80076ae:	40a8      	lsls	r0, r5
 80076b0:	e74e      	b.n	8007550 <HAL_ADC_AnalogWDGConfig+0xdc>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80076b2:	2d00      	cmp	r5, #0
 80076b4:	d05c      	beq.n	8007770 <HAL_ADC_AnalogWDGConfig+0x2fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076b6:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80076ba:	2800      	cmp	r0, #0
 80076bc:	f000 8092 	beq.w	80077e4 <HAL_ADC_AnalogWDGConfig+0x370>
  return __builtin_clz(value);
 80076c0:	fab0 f080 	clz	r0, r0
 80076c4:	2501      	movs	r5, #1
 80076c6:	4085      	lsls	r5, r0
 80076c8:	f8d2 00a0 	ldr.w	r0, [r2, #160]	; 0xa0
 80076cc:	4328      	orrs	r0, r5
 80076ce:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
 80076d2:	e72b      	b.n	800752c <HAL_ADC_AnalogWDGConfig+0xb8>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80076d4:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80076d6:	2000      	movs	r0, #0
 80076d8:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80076dc:	6051      	str	r1, [r2, #4]
}
 80076de:	e707      	b.n	80074f0 <HAL_ADC_AnalogWDGConfig+0x7c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076e0:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80076e4:	2800      	cmp	r0, #0
 80076e6:	d053      	beq.n	8007790 <HAL_ADC_AnalogWDGConfig+0x31c>
  return __builtin_clz(value);
 80076e8:	fab0 f080 	clz	r0, r0
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80076ec:	2501      	movs	r5, #1
 80076ee:	4085      	lsls	r5, r0
 80076f0:	e717      	b.n	8007522 <HAL_ADC_AnalogWDGConfig+0xae>
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80076f2:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80076f6:	690c      	ldr	r4, [r1, #16]
 80076f8:	0040      	lsls	r0, r0, #1
 80076fa:	4084      	lsls	r4, r0
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80076fc:	4822      	ldr	r0, [pc, #136]	; (8007788 <HAL_ADC_AnalogWDGConfig+0x314>)
 80076fe:	6800      	ldr	r0, [r0, #0]
 8007700:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8007704:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007708:	68d0      	ldr	r0, [r2, #12]
 800770a:	d003      	beq.n	8007714 <HAL_ADC_AnalogWDGConfig+0x2a0>
 800770c:	f010 0f10 	tst.w	r0, #16
 8007710:	68d0      	ldr	r0, [r2, #12]
 8007712:	d127      	bne.n	8007764 <HAL_ADC_AnalogWDGConfig+0x2f0>
 8007714:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007718:	694d      	ldr	r5, [r1, #20]
 800771a:	0040      	lsls	r0, r0, #1
 800771c:	4085      	lsls	r5, r0
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 800771e:	6a10      	ldr	r0, [r2, #32]
 8007720:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 8007724:	4328      	orrs	r0, r5
 8007726:	6210      	str	r0, [r2, #32]
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8007728:	6a50      	ldr	r0, [r2, #36]	; 0x24
 800772a:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 800772e:	4320      	orrs	r0, r4
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8007730:	2480      	movs	r4, #128	; 0x80
 8007732:	6250      	str	r0, [r2, #36]	; 0x24
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007734:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007736:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800773a:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800773c:	2000      	movs	r0, #0
 800773e:	6014      	str	r4, [r2, #0]
      if (AnalogWDGConfig->ITMode == ENABLE)
 8007740:	7b09      	ldrb	r1, [r1, #12]
 8007742:	2901      	cmp	r1, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8007744:	6851      	ldr	r1, [r2, #4]
 8007746:	bf0c      	ite	eq
 8007748:	4321      	orreq	r1, r4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800774a:	f021 0180 	bicne.w	r1, r1, #128	; 0x80
 800774e:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8007750:	2200      	movs	r2, #0
 8007752:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8007756:	bc70      	pop	{r4, r5, r6}
 8007758:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800775a:	0840      	lsrs	r0, r0, #1
 800775c:	f000 0008 	and.w	r0, r0, #8
 8007760:	4084      	lsls	r4, r0
 8007762:	e7cb      	b.n	80076fc <HAL_ADC_AnalogWDGConfig+0x288>
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8007764:	0840      	lsrs	r0, r0, #1
 8007766:	694d      	ldr	r5, [r1, #20]
 8007768:	f000 0008 	and.w	r0, r0, #8
 800776c:	4085      	lsls	r5, r0
 800776e:	e7d6      	b.n	800771e <HAL_ADC_AnalogWDGConfig+0x2aa>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007770:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8007774:	2501      	movs	r5, #1
 8007776:	4085      	lsls	r5, r0
 8007778:	e7a6      	b.n	80076c8 <HAL_ADC_AnalogWDGConfig+0x254>
 800777a:	bf00      	nop
 800777c:	7dc00000 	.word	0x7dc00000
 8007780:	7dcfffff 	.word	0x7dcfffff
 8007784:	001fffff 	.word	0x001fffff
 8007788:	5c001000 	.word	0x5c001000
 800778c:	823fffff 	.word	0x823fffff
 8007790:	2501      	movs	r5, #1
 8007792:	e6c6      	b.n	8007522 <HAL_ADC_AnalogWDGConfig+0xae>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8007794:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007796:	2000      	movs	r0, #0
 8007798:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800779c:	6051      	str	r1, [r2, #4]
}
 800779e:	e6a7      	b.n	80074f0 <HAL_ADC_AnalogWDGConfig+0x7c>
  MODIFY_REG(*preg,
 80077a0:	68d4      	ldr	r4, [r2, #12]
 80077a2:	4811      	ldr	r0, [pc, #68]	; (80077e8 <HAL_ADC_AnalogWDGConfig+0x374>)
 80077a4:	4020      	ands	r0, r4
 80077a6:	60d0      	str	r0, [r2, #12]
}
 80077a8:	e724      	b.n	80075f4 <HAL_ADC_AnalogWDGConfig+0x180>
  MODIFY_REG(*preg,
 80077aa:	68d4      	ldr	r4, [r2, #12]
 80077ac:	480e      	ldr	r0, [pc, #56]	; (80077e8 <HAL_ADC_AnalogWDGConfig+0x374>)
 80077ae:	4020      	ands	r0, r4
 80077b0:	f040 70c0 	orr.w	r0, r0, #25165824	; 0x1800000
 80077b4:	60d0      	str	r0, [r2, #12]
}
 80077b6:	e71d      	b.n	80075f4 <HAL_ADC_AnalogWDGConfig+0x180>
  MODIFY_REG(*preg,
 80077b8:	68d5      	ldr	r5, [r2, #12]
 80077ba:	6888      	ldr	r0, [r1, #8]
 80077bc:	4c0a      	ldr	r4, [pc, #40]	; (80077e8 <HAL_ADC_AnalogWDGConfig+0x374>)
 80077be:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80077c2:	402c      	ands	r4, r5
 80077c4:	4320      	orrs	r0, r4
 80077c6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80077ca:	60d0      	str	r0, [r2, #12]
}
 80077cc:	e712      	b.n	80075f4 <HAL_ADC_AnalogWDGConfig+0x180>
  MODIFY_REG(*preg,
 80077ce:	68d5      	ldr	r5, [r2, #12]
 80077d0:	6888      	ldr	r0, [r1, #8]
 80077d2:	4c05      	ldr	r4, [pc, #20]	; (80077e8 <HAL_ADC_AnalogWDGConfig+0x374>)
 80077d4:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80077d8:	402c      	ands	r4, r5
 80077da:	4320      	orrs	r0, r4
 80077dc:	f040 70a0 	orr.w	r0, r0, #20971520	; 0x1400000
 80077e0:	60d0      	str	r0, [r2, #12]
}
 80077e2:	e707      	b.n	80075f4 <HAL_ADC_AnalogWDGConfig+0x180>
 80077e4:	2501      	movs	r5, #1
 80077e6:	e76f      	b.n	80076c8 <HAL_ADC_AnalogWDGConfig+0x254>
 80077e8:	823fffff 	.word	0x823fffff

080077ec <ADC_ConversionStop>:
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80077ec:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80077ee:	689a      	ldr	r2, [r3, #8]
 80077f0:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80077f4:	689a      	ldr	r2, [r3, #8]
{
 80077f6:	b570      	push	{r4, r5, r6, lr}
 80077f8:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80077fa:	d103      	bne.n	8007804 <ADC_ConversionStop+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80077fc:	0712      	lsls	r2, r2, #28
 80077fe:	d401      	bmi.n	8007804 <ADC_ConversionStop+0x18>
  return HAL_OK;
 8007800:	2000      	movs	r0, #0
}
 8007802:	bd70      	pop	{r4, r5, r6, pc}
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007804:	68da      	ldr	r2, [r3, #12]
 8007806:	0196      	lsls	r6, r2, #6
 8007808:	d504      	bpl.n	8007814 <ADC_ConversionStop+0x28>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800780a:	8aa0      	ldrh	r0, [r4, #20]
 800780c:	f240 1201 	movw	r2, #257	; 0x101
 8007810:	4290      	cmp	r0, r2
 8007812:	d01a      	beq.n	800784a <ADC_ConversionStop+0x5e>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8007814:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007816:	689a      	ldr	r2, [r3, #8]
 8007818:	d040      	beq.n	800789c <ADC_ConversionStop+0xb0>
 800781a:	0750      	lsls	r0, r2, #29
 800781c:	d508      	bpl.n	8007830 <ADC_ConversionStop+0x44>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800781e:	689a      	ldr	r2, [r3, #8]
 8007820:	0792      	lsls	r2, r2, #30
 8007822:	d405      	bmi.n	8007830 <ADC_ConversionStop+0x44>
  MODIFY_REG(ADCx->CR,
 8007824:	6898      	ldr	r0, [r3, #8]
 8007826:	4a2d      	ldr	r2, [pc, #180]	; (80078dc <ADC_ConversionStop+0xf0>)
 8007828:	4002      	ands	r2, r0
 800782a:	f042 0210 	orr.w	r2, r2, #16
 800782e:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007830:	2901      	cmp	r1, #1
 8007832:	d019      	beq.n	8007868 <ADC_ConversionStop+0x7c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007834:	689a      	ldr	r2, [r3, #8]
 8007836:	0716      	lsls	r6, r2, #28
 8007838:	d502      	bpl.n	8007840 <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800783a:	689a      	ldr	r2, [r3, #8]
 800783c:	0790      	lsls	r0, r2, #30
 800783e:	d534      	bpl.n	80078aa <ADC_ConversionStop+0xbe>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007840:	2903      	cmp	r1, #3
 8007842:	bf14      	ite	ne
 8007844:	2504      	movne	r5, #4
 8007846:	250c      	moveq	r5, #12
 8007848:	e00f      	b.n	800786a <ADC_ConversionStop+0x7e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	0650      	lsls	r0, r2, #25
 800784e:	d406      	bmi.n	800785e <ADC_ConversionStop+0x72>
 8007850:	4a23      	ldr	r2, [pc, #140]	; (80078e0 <ADC_ConversionStop+0xf4>)
 8007852:	e001      	b.n	8007858 <ADC_ConversionStop+0x6c>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8007854:	3a01      	subs	r2, #1
 8007856:	d018      	beq.n	800788a <ADC_ConversionStop+0x9e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007858:	6819      	ldr	r1, [r3, #0]
 800785a:	0649      	lsls	r1, r1, #25
 800785c:	d5fa      	bpl.n	8007854 <ADC_ConversionStop+0x68>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800785e:	2240      	movs	r2, #64	; 0x40
 8007860:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007862:	689a      	ldr	r2, [r3, #8]
 8007864:	0756      	lsls	r6, r2, #29
 8007866:	d427      	bmi.n	80078b8 <ADC_ConversionStop+0xcc>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007868:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 800786a:	f7ff fa09 	bl	8006c80 <HAL_GetTick>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800786e:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8007870:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007872:	689b      	ldr	r3, [r3, #8]
 8007874:	421d      	tst	r5, r3
 8007876:	d0c3      	beq.n	8007800 <ADC_ConversionStop+0x14>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007878:	f7ff fa02 	bl	8006c80 <HAL_GetTick>
 800787c:	1b83      	subs	r3, r0, r6
 800787e:	2b05      	cmp	r3, #5
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007880:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007882:	d9f6      	bls.n	8007872 <ADC_ConversionStop+0x86>
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007884:	689a      	ldr	r2, [r3, #8]
 8007886:	422a      	tst	r2, r5
 8007888:	d0f3      	beq.n	8007872 <ADC_ConversionStop+0x86>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800788a:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 800788c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800788e:	f043 0310 	orr.w	r3, r3, #16
 8007892:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007894:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007896:	4303      	orrs	r3, r0
 8007898:	65a3      	str	r3, [r4, #88]	; 0x58
}
 800789a:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800789c:	0715      	lsls	r5, r2, #28
 800789e:	d502      	bpl.n	80078a6 <ADC_ConversionStop+0xba>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80078a0:	689a      	ldr	r2, [r3, #8]
 80078a2:	0792      	lsls	r2, r2, #30
 80078a4:	d513      	bpl.n	80078ce <ADC_ConversionStop+0xe2>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80078a6:	2508      	movs	r5, #8
 80078a8:	e7df      	b.n	800786a <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 80078aa:	6898      	ldr	r0, [r3, #8]
 80078ac:	4a0b      	ldr	r2, [pc, #44]	; (80078dc <ADC_ConversionStop+0xf0>)
 80078ae:	4002      	ands	r2, r0
 80078b0:	f042 0220 	orr.w	r2, r2, #32
 80078b4:	609a      	str	r2, [r3, #8]
}
 80078b6:	e7c3      	b.n	8007840 <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80078b8:	689a      	ldr	r2, [r3, #8]
 80078ba:	0791      	lsls	r1, r2, #30
 80078bc:	d4d4      	bmi.n	8007868 <ADC_ConversionStop+0x7c>
  MODIFY_REG(ADCx->CR,
 80078be:	6899      	ldr	r1, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80078c0:	2504      	movs	r5, #4
 80078c2:	4a06      	ldr	r2, [pc, #24]	; (80078dc <ADC_ConversionStop+0xf0>)
 80078c4:	400a      	ands	r2, r1
 80078c6:	f042 0210 	orr.w	r2, r2, #16
 80078ca:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80078cc:	e7cd      	b.n	800786a <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 80078ce:	6899      	ldr	r1, [r3, #8]
 80078d0:	4a02      	ldr	r2, [pc, #8]	; (80078dc <ADC_ConversionStop+0xf0>)
 80078d2:	400a      	ands	r2, r1
 80078d4:	f042 0220 	orr.w	r2, r2, #32
 80078d8:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 80078da:	e7e4      	b.n	80078a6 <ADC_ConversionStop+0xba>
 80078dc:	7fffffc0 	.word	0x7fffffc0
 80078e0:	000cdc00 	.word	0x000cdc00

080078e4 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80078e4:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80078e6:	689a      	ldr	r2, [r3, #8]
 80078e8:	07d1      	lsls	r1, r2, #31
 80078ea:	d501      	bpl.n	80078f0 <ADC_Enable+0xc>
  return HAL_OK;
 80078ec:	2000      	movs	r0, #0
}
 80078ee:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80078f0:	6899      	ldr	r1, [r3, #8]
 80078f2:	4a21      	ldr	r2, [pc, #132]	; (8007978 <ADC_Enable+0x94>)
 80078f4:	4211      	tst	r1, r2
{
 80078f6:	b570      	push	{r4, r5, r6, lr}
 80078f8:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80078fa:	d12c      	bne.n	8007956 <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 80078fc:	6899      	ldr	r1, [r3, #8]
 80078fe:	4a1f      	ldr	r2, [pc, #124]	; (800797c <ADC_Enable+0x98>)
 8007900:	400a      	ands	r2, r1
 8007902:	f042 0201 	orr.w	r2, r2, #1
 8007906:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8007908:	f7ff f9ba 	bl	8006c80 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800790c:	6823      	ldr	r3, [r4, #0]
 800790e:	4a1c      	ldr	r2, [pc, #112]	; (8007980 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 8007910:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007912:	4293      	cmp	r3, r2
 8007914:	d028      	beq.n	8007968 <ADC_Enable+0x84>
 8007916:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800791a:	4293      	cmp	r3, r2
 800791c:	d024      	beq.n	8007968 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800791e:	4a19      	ldr	r2, [pc, #100]	; (8007984 <ADC_Enable+0xa0>)
 8007920:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007922:	681a      	ldr	r2, [r3, #0]
 8007924:	07d6      	lsls	r6, r2, #31
 8007926:	d414      	bmi.n	8007952 <ADC_Enable+0x6e>
  MODIFY_REG(ADCx->CR,
 8007928:	4e14      	ldr	r6, [pc, #80]	; (800797c <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800792a:	689a      	ldr	r2, [r3, #8]
 800792c:	07d0      	lsls	r0, r2, #31
 800792e:	d404      	bmi.n	800793a <ADC_Enable+0x56>
  MODIFY_REG(ADCx->CR,
 8007930:	689a      	ldr	r2, [r3, #8]
 8007932:	4032      	ands	r2, r6
 8007934:	f042 0201 	orr.w	r2, r2, #1
 8007938:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800793a:	f7ff f9a1 	bl	8006c80 <HAL_GetTick>
 800793e:	1b43      	subs	r3, r0, r5
 8007940:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007942:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007944:	d902      	bls.n	800794c <ADC_Enable+0x68>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	07d1      	lsls	r1, r2, #31
 800794a:	d504      	bpl.n	8007956 <ADC_Enable+0x72>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	07d2      	lsls	r2, r2, #31
 8007950:	d5eb      	bpl.n	800792a <ADC_Enable+0x46>
  return HAL_OK;
 8007952:	2000      	movs	r0, #0
}
 8007954:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007956:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 8007958:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800795a:	f043 0310 	orr.w	r3, r3, #16
 800795e:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007960:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007962:	4303      	orrs	r3, r0
 8007964:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8007966:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007968:	4a07      	ldr	r2, [pc, #28]	; (8007988 <ADC_Enable+0xa4>)
 800796a:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800796c:	06d2      	lsls	r2, r2, #27
 800796e:	d0d8      	beq.n	8007922 <ADC_Enable+0x3e>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007970:	4a06      	ldr	r2, [pc, #24]	; (800798c <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007972:	4293      	cmp	r3, r2
 8007974:	d1d5      	bne.n	8007922 <ADC_Enable+0x3e>
 8007976:	e7ec      	b.n	8007952 <ADC_Enable+0x6e>
 8007978:	8000003f 	.word	0x8000003f
 800797c:	7fffffc0 	.word	0x7fffffc0
 8007980:	40022000 	.word	0x40022000
 8007984:	58026300 	.word	0x58026300
 8007988:	40022300 	.word	0x40022300
 800798c:	40022100 	.word	0x40022100

08007990 <ADC_Disable>:
{
 8007990:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007992:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007994:	689a      	ldr	r2, [r3, #8]
 8007996:	0795      	lsls	r5, r2, #30
 8007998:	d502      	bpl.n	80079a0 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800799a:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 800799c:	2000      	movs	r0, #0
}
 800799e:	bd38      	pop	{r3, r4, r5, pc}
 80079a0:	689a      	ldr	r2, [r3, #8]
 80079a2:	07d4      	lsls	r4, r2, #31
 80079a4:	d529      	bpl.n	80079fa <ADC_Disable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80079a6:	689a      	ldr	r2, [r3, #8]
 80079a8:	4604      	mov	r4, r0
 80079aa:	f002 020d 	and.w	r2, r2, #13
 80079ae:	2a01      	cmp	r2, #1
 80079b0:	d008      	beq.n	80079c4 <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80079b2:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 80079b4:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80079b6:	f043 0310 	orr.w	r3, r3, #16
 80079ba:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80079bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80079be:	4303      	orrs	r3, r0
 80079c0:	65a3      	str	r3, [r4, #88]	; 0x58
}
 80079c2:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 80079c4:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80079c6:	2103      	movs	r1, #3
 80079c8:	4a0d      	ldr	r2, [pc, #52]	; (8007a00 <ADC_Disable+0x70>)
 80079ca:	4002      	ands	r2, r0
 80079cc:	f042 0202 	orr.w	r2, r2, #2
 80079d0:	609a      	str	r2, [r3, #8]
 80079d2:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 80079d4:	f7ff f954 	bl	8006c80 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80079d8:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80079da:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	07d9      	lsls	r1, r3, #31
 80079e0:	d50b      	bpl.n	80079fa <ADC_Disable+0x6a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80079e2:	f7ff f94d 	bl	8006c80 <HAL_GetTick>
 80079e6:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80079e8:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80079ea:	2802      	cmp	r0, #2
 80079ec:	d902      	bls.n	80079f4 <ADC_Disable+0x64>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80079ee:	689a      	ldr	r2, [r3, #8]
 80079f0:	07d2      	lsls	r2, r2, #31
 80079f2:	d4de      	bmi.n	80079b2 <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80079f4:	689b      	ldr	r3, [r3, #8]
 80079f6:	07db      	lsls	r3, r3, #31
 80079f8:	d4f3      	bmi.n	80079e2 <ADC_Disable+0x52>
  return HAL_OK;
 80079fa:	2000      	movs	r0, #0
}
 80079fc:	bd38      	pop	{r3, r4, r5, pc}
 80079fe:	bf00      	nop
 8007a00:	7fffffc0 	.word	0x7fffffc0

08007a04 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8007a04:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007a06:	4a57      	ldr	r2, [pc, #348]	; (8007b64 <ADC_ConfigureBoostMode+0x160>)
{
 8007a08:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007a0a:	6803      	ldr	r3, [r0, #0]
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d026      	beq.n	8007a5e <ADC_ConfigureBoostMode+0x5a>
 8007a10:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d022      	beq.n	8007a5e <ADC_ConfigureBoostMode+0x5a>
 8007a18:	4b53      	ldr	r3, [pc, #332]	; (8007b68 <ADC_ConfigureBoostMode+0x164>)
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8007a20:	d022      	beq.n	8007a68 <ADC_ConfigureBoostMode+0x64>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8007a22:	f004 f979 	bl	800bd18 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8007a26:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8007a28:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8007a2a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a2e:	f000 8088 	beq.w	8007b42 <ADC_ConfigureBoostMode+0x13e>
 8007a32:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007a36:	d06c      	beq.n	8007b12 <ADC_ConfigureBoostMode+0x10e>
 8007a38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a3c:	f000 8081 	beq.w	8007b42 <ADC_ConfigureBoostMode+0x13e>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007a40:	f7ff f936 	bl	8006cb0 <HAL_GetREVID>
 8007a44:	f241 0303 	movw	r3, #4099	; 0x1003
 8007a48:	4298      	cmp	r0, r3
 8007a4a:	d84b      	bhi.n	8007ae4 <ADC_ConfigureBoostMode+0xe0>
  {
    if (freq > 20000000UL)
 8007a4c:	4b47      	ldr	r3, [pc, #284]	; (8007b6c <ADC_ConfigureBoostMode+0x168>)
 8007a4e:	429d      	cmp	r5, r3
 8007a50:	d92a      	bls.n	8007aa8 <ADC_ConfigureBoostMode+0xa4>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007a52:	6822      	ldr	r2, [r4, #0]
 8007a54:	6893      	ldr	r3, [r2, #8]
 8007a56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a5a:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8007a5c:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007a5e:	4b44      	ldr	r3, [pc, #272]	; (8007b70 <ADC_ConfigureBoostMode+0x16c>)
 8007a60:	689b      	ldr	r3, [r3, #8]
 8007a62:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8007a66:	d1dc      	bne.n	8007a22 <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007a68:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007a6c:	2100      	movs	r1, #0
 8007a6e:	f005 fb35 	bl	800d0dc <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8007a72:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007a74:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8007a76:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8007a7a:	d06c      	beq.n	8007b56 <ADC_ConfigureBoostMode+0x152>
 8007a7c:	d808      	bhi.n	8007a90 <ADC_ConfigureBoostMode+0x8c>
 8007a7e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8007a82:	d050      	beq.n	8007b26 <ADC_ConfigureBoostMode+0x122>
 8007a84:	d916      	bls.n	8007ab4 <ADC_ConfigureBoostMode+0xb0>
 8007a86:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007a8a:	d1d9      	bne.n	8007a40 <ADC_ConfigureBoostMode+0x3c>
        freq /= 32UL;
 8007a8c:	0945      	lsrs	r5, r0, #5
        break;
 8007a8e:	e7d7      	b.n	8007a40 <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 8007a90:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8007a94:	d045      	beq.n	8007b22 <ADC_ConfigureBoostMode+0x11e>
 8007a96:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8007a9a:	d1d1      	bne.n	8007a40 <ADC_ConfigureBoostMode+0x3c>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007a9c:	f7ff f908 	bl	8006cb0 <HAL_GetREVID>
 8007aa0:	f241 0303 	movw	r3, #4099	; 0x1003
 8007aa4:	4298      	cmp	r0, r3
 8007aa6:	d840      	bhi.n	8007b2a <ADC_ConfigureBoostMode+0x126>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007aa8:	6822      	ldr	r2, [r4, #0]
 8007aaa:	6893      	ldr	r3, [r2, #8]
 8007aac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ab0:	6093      	str	r3, [r2, #8]
}
 8007ab2:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8007ab4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ab8:	d006      	beq.n	8007ac8 <ADC_ConfigureBoostMode+0xc4>
 8007aba:	d90a      	bls.n	8007ad2 <ADC_ConfigureBoostMode+0xce>
 8007abc:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8007ac0:	d002      	beq.n	8007ac8 <ADC_ConfigureBoostMode+0xc4>
 8007ac2:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8007ac6:	d1bb      	bne.n	8007a40 <ADC_ConfigureBoostMode+0x3c>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8007ac8:	0c9b      	lsrs	r3, r3, #18
 8007aca:	005b      	lsls	r3, r3, #1
 8007acc:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8007ad0:	e7b6      	b.n	8007a40 <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 8007ad2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007ad6:	d0f7      	beq.n	8007ac8 <ADC_ConfigureBoostMode+0xc4>
 8007ad8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007adc:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8007ae0:	d0f2      	beq.n	8007ac8 <ADC_ConfigureBoostMode+0xc4>
 8007ae2:	e7ad      	b.n	8007a40 <ADC_ConfigureBoostMode+0x3c>
    if (freq <= 6250000UL)
 8007ae4:	4b23      	ldr	r3, [pc, #140]	; (8007b74 <ADC_ConfigureBoostMode+0x170>)
 8007ae6:	429d      	cmp	r5, r3
 8007ae8:	d805      	bhi.n	8007af6 <ADC_ConfigureBoostMode+0xf2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8007aea:	6822      	ldr	r2, [r4, #0]
 8007aec:	6893      	ldr	r3, [r2, #8]
 8007aee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007af2:	6093      	str	r3, [r2, #8]
}
 8007af4:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 8007af6:	4b20      	ldr	r3, [pc, #128]	; (8007b78 <ADC_ConfigureBoostMode+0x174>)
 8007af8:	429d      	cmp	r5, r3
 8007afa:	d91a      	bls.n	8007b32 <ADC_ConfigureBoostMode+0x12e>
    else if (freq <= 25000000UL)
 8007afc:	4b1f      	ldr	r3, [pc, #124]	; (8007b7c <ADC_ConfigureBoostMode+0x178>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007afe:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 8007b00:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007b02:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 8007b04:	d829      	bhi.n	8007b5a <ADC_ConfigureBoostMode+0x156>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007b06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007b0e:	6093      	str	r3, [r2, #8]
}
 8007b10:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 8007b12:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007b14:	f7ff f8cc 	bl	8006cb0 <HAL_GetREVID>
 8007b18:	f241 0303 	movw	r3, #4099	; 0x1003
 8007b1c:	4298      	cmp	r0, r3
 8007b1e:	d8e1      	bhi.n	8007ae4 <ADC_ConfigureBoostMode+0xe0>
 8007b20:	e794      	b.n	8007a4c <ADC_ConfigureBoostMode+0x48>
        freq /= 128UL;
 8007b22:	09c5      	lsrs	r5, r0, #7
        break;
 8007b24:	e78c      	b.n	8007a40 <ADC_ConfigureBoostMode+0x3c>
        freq /= 16UL;
 8007b26:	0905      	lsrs	r5, r0, #4
        break;
 8007b28:	e78a      	b.n	8007a40 <ADC_ConfigureBoostMode+0x3c>
    if (freq <= 6250000UL)
 8007b2a:	4b12      	ldr	r3, [pc, #72]	; (8007b74 <ADC_ConfigureBoostMode+0x170>)
 8007b2c:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8007b30:	d2db      	bcs.n	8007aea <ADC_ConfigureBoostMode+0xe6>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8007b32:	6822      	ldr	r2, [r4, #0]
 8007b34:	6893      	ldr	r3, [r2, #8]
 8007b36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b3e:	6093      	str	r3, [r2, #8]
}
 8007b40:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8007b42:	0c1b      	lsrs	r3, r3, #16
 8007b44:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007b48:	f7ff f8b2 	bl	8006cb0 <HAL_GetREVID>
 8007b4c:	f241 0303 	movw	r3, #4099	; 0x1003
 8007b50:	4298      	cmp	r0, r3
 8007b52:	d8c7      	bhi.n	8007ae4 <ADC_ConfigureBoostMode+0xe0>
 8007b54:	e77a      	b.n	8007a4c <ADC_ConfigureBoostMode+0x48>
        freq /= 64UL;
 8007b56:	0985      	lsrs	r5, r0, #6
        break;
 8007b58:	e772      	b.n	8007a40 <ADC_ConfigureBoostMode+0x3c>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8007b5a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007b5e:	6093      	str	r3, [r2, #8]
}
 8007b60:	bd38      	pop	{r3, r4, r5, pc}
 8007b62:	bf00      	nop
 8007b64:	40022000 	.word	0x40022000
 8007b68:	58026300 	.word	0x58026300
 8007b6c:	01312d00 	.word	0x01312d00
 8007b70:	40022300 	.word	0x40022300
 8007b74:	00bebc21 	.word	0x00bebc21
 8007b78:	017d7841 	.word	0x017d7841
 8007b7c:	02faf081 	.word	0x02faf081

08007b80 <HAL_ADC_Init>:
{
 8007b80:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8007b82:	2300      	movs	r3, #0
{
 8007b84:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8007b86:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8007b88:	2800      	cmp	r0, #0
 8007b8a:	f000 80d1 	beq.w	8007d30 <HAL_ADC_Init+0x1b0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007b8e:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8007b90:	4604      	mov	r4, r0
 8007b92:	2d00      	cmp	r5, #0
 8007b94:	f000 80bb 	beq.w	8007d0e <HAL_ADC_Init+0x18e>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007b98:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007b9a:	6893      	ldr	r3, [r2, #8]
 8007b9c:	009d      	lsls	r5, r3, #2
 8007b9e:	d503      	bpl.n	8007ba8 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007ba0:	6891      	ldr	r1, [r2, #8]
 8007ba2:	4b72      	ldr	r3, [pc, #456]	; (8007d6c <HAL_ADC_Init+0x1ec>)
 8007ba4:	400b      	ands	r3, r1
 8007ba6:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007ba8:	6893      	ldr	r3, [r2, #8]
 8007baa:	00d8      	lsls	r0, r3, #3
 8007bac:	d416      	bmi.n	8007bdc <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007bae:	4b70      	ldr	r3, [pc, #448]	; (8007d70 <HAL_ADC_Init+0x1f0>)
 8007bb0:	4970      	ldr	r1, [pc, #448]	; (8007d74 <HAL_ADC_Init+0x1f4>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8007bb4:	6890      	ldr	r0, [r2, #8]
 8007bb6:	099b      	lsrs	r3, r3, #6
 8007bb8:	fba1 1303 	umull	r1, r3, r1, r3
 8007bbc:	496e      	ldr	r1, [pc, #440]	; (8007d78 <HAL_ADC_Init+0x1f8>)
 8007bbe:	099b      	lsrs	r3, r3, #6
 8007bc0:	4001      	ands	r1, r0
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8007bc8:	6091      	str	r1, [r2, #8]
 8007bca:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007bcc:	9b01      	ldr	r3, [sp, #4]
 8007bce:	b12b      	cbz	r3, 8007bdc <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8007bd0:	9b01      	ldr	r3, [sp, #4]
 8007bd2:	3b01      	subs	r3, #1
 8007bd4:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007bd6:	9b01      	ldr	r3, [sp, #4]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d1f9      	bne.n	8007bd0 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007bdc:	6893      	ldr	r3, [r2, #8]
 8007bde:	00d9      	lsls	r1, r3, #3
 8007be0:	d424      	bmi.n	8007c2c <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007be2:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8007be4:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007be6:	f043 0310 	orr.w	r3, r3, #16
 8007bea:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007bec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007bee:	432b      	orrs	r3, r5
 8007bf0:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007bf2:	6893      	ldr	r3, [r2, #8]
 8007bf4:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007bf8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007bfa:	d11d      	bne.n	8007c38 <HAL_ADC_Init+0xb8>
 8007bfc:	06db      	lsls	r3, r3, #27
 8007bfe:	d41b      	bmi.n	8007c38 <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8007c00:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007c02:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8007c06:	f043 0302 	orr.w	r3, r3, #2
 8007c0a:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007c0c:	6893      	ldr	r3, [r2, #8]
 8007c0e:	07de      	lsls	r6, r3, #31
 8007c10:	d428      	bmi.n	8007c64 <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007c12:	4b5a      	ldr	r3, [pc, #360]	; (8007d7c <HAL_ADC_Init+0x1fc>)
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d017      	beq.n	8007c48 <HAL_ADC_Init+0xc8>
 8007c18:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d013      	beq.n	8007c48 <HAL_ADC_Init+0xc8>
 8007c20:	4b57      	ldr	r3, [pc, #348]	; (8007d80 <HAL_ADC_Init+0x200>)
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	07d9      	lsls	r1, r3, #31
 8007c26:	d41d      	bmi.n	8007c64 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007c28:	4a56      	ldr	r2, [pc, #344]	; (8007d84 <HAL_ADC_Init+0x204>)
 8007c2a:	e015      	b.n	8007c58 <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007c2c:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007c2e:	2500      	movs	r5, #0
 8007c30:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007c34:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007c36:	d0e1      	beq.n	8007bfc <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c38:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8007c3a:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c3c:	f043 0310 	orr.w	r3, r3, #16
}
 8007c40:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c42:	6563      	str	r3, [r4, #84]	; 0x54
}
 8007c44:	b002      	add	sp, #8
 8007c46:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007c48:	4a4c      	ldr	r2, [pc, #304]	; (8007d7c <HAL_ADC_Init+0x1fc>)
 8007c4a:	4b4f      	ldr	r3, [pc, #316]	; (8007d88 <HAL_ADC_Init+0x208>)
 8007c4c:	6892      	ldr	r2, [r2, #8]
 8007c4e:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007c50:	4313      	orrs	r3, r2
 8007c52:	07d8      	lsls	r0, r3, #31
 8007c54:	d406      	bmi.n	8007c64 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007c56:	4a4d      	ldr	r2, [pc, #308]	; (8007d8c <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007c58:	6893      	ldr	r3, [r2, #8]
 8007c5a:	6861      	ldr	r1, [r4, #4]
 8007c5c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8007c60:	430b      	orrs	r3, r1
 8007c62:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8007c64:	f7ff f824 	bl	8006cb0 <HAL_GetREVID>
 8007c68:	f241 0303 	movw	r3, #4099	; 0x1003
 8007c6c:	68a1      	ldr	r1, [r4, #8]
 8007c6e:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007c70:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8007c72:	d852      	bhi.n	8007d1a <HAL_ADC_Init+0x19a>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007c74:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007c78:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007c7a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007c7c:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 8007c80:	4302      	orrs	r2, r0
 8007c82:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d103      	bne.n	8007c90 <HAL_ADC_Init+0x110>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007c88:	6a23      	ldr	r3, [r4, #32]
 8007c8a:	3b01      	subs	r3, #1
 8007c8c:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007c90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c92:	b123      	cbz	r3, 8007c9e <HAL_ADC_Init+0x11e>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007c94:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8007c98:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007c9a:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007c9c:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	493b      	ldr	r1, [pc, #236]	; (8007d90 <HAL_ADC_Init+0x210>)
 8007ca2:	68d8      	ldr	r0, [r3, #12]
 8007ca4:	4001      	ands	r1, r0
 8007ca6:	4311      	orrs	r1, r2
 8007ca8:	60d9      	str	r1, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007caa:	689a      	ldr	r2, [r3, #8]
 8007cac:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007cb0:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007cb2:	d11c      	bne.n	8007cee <HAL_ADC_Init+0x16e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007cb4:	0712      	lsls	r2, r2, #28
 8007cb6:	d41a      	bmi.n	8007cee <HAL_ADC_Init+0x16e>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8007cb8:	68d8      	ldr	r0, [r3, #12]
 8007cba:	4a36      	ldr	r2, [pc, #216]	; (8007d94 <HAL_ADC_Init+0x214>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007cbc:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8007cbe:	4002      	ands	r2, r0
 8007cc0:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 8007cc4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007cc6:	430a      	orrs	r2, r1
 8007cc8:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8007cca:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8007cce:	2a01      	cmp	r2, #1
 8007cd0:	d03a      	beq.n	8007d48 <HAL_ADC_Init+0x1c8>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007cd2:	691a      	ldr	r2, [r3, #16]
 8007cd4:	f022 0201 	bic.w	r2, r2, #1
 8007cd8:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8007cda:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8007cdc:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8007cde:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ce0:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8007ce4:	430a      	orrs	r2, r1
 8007ce6:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8007ce8:	f7ff fe8c 	bl	8007a04 <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007cec:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007cee:	68e2      	ldr	r2, [r4, #12]
 8007cf0:	2a01      	cmp	r2, #1
 8007cf2:	d021      	beq.n	8007d38 <HAL_ADC_Init+0x1b8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007cf4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007cf6:	f022 020f 	bic.w	r2, r2, #15
 8007cfa:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007cfc:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8007cfe:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007d00:	f023 0303 	bic.w	r3, r3, #3
 8007d04:	f043 0301 	orr.w	r3, r3, #1
 8007d08:	6563      	str	r3, [r4, #84]	; 0x54
}
 8007d0a:	b002      	add	sp, #8
 8007d0c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8007d0e:	f7fe fb3f 	bl	8006390 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8007d12:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8007d14:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8007d18:	e73e      	b.n	8007b98 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8007d1a:	2910      	cmp	r1, #16
 8007d1c:	d1aa      	bne.n	8007c74 <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007d1e:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007d20:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007d22:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8007d26:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007d28:	430a      	orrs	r2, r1
 8007d2a:	f042 021c 	orr.w	r2, r2, #28
 8007d2e:	e7a9      	b.n	8007c84 <HAL_ADC_Init+0x104>
    return HAL_ERROR;
 8007d30:	2501      	movs	r5, #1
}
 8007d32:	4628      	mov	r0, r5
 8007d34:	b002      	add	sp, #8
 8007d36:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007d38:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007d3a:	69a2      	ldr	r2, [r4, #24]
 8007d3c:	f021 010f 	bic.w	r1, r1, #15
 8007d40:	3a01      	subs	r2, #1
 8007d42:	430a      	orrs	r2, r1
 8007d44:	631a      	str	r2, [r3, #48]	; 0x30
 8007d46:	e7d9      	b.n	8007cfc <HAL_ADC_Init+0x17c>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8007d48:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 8007d4c:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8007d4e:	3901      	subs	r1, #1
 8007d50:	6918      	ldr	r0, [r3, #16]
 8007d52:	4332      	orrs	r2, r6
 8007d54:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8007d58:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007d5a:	430a      	orrs	r2, r1
 8007d5c:	490e      	ldr	r1, [pc, #56]	; (8007d98 <HAL_ADC_Init+0x218>)
 8007d5e:	4001      	ands	r1, r0
 8007d60:	430a      	orrs	r2, r1
 8007d62:	f042 0201 	orr.w	r2, r2, #1
 8007d66:	611a      	str	r2, [r3, #16]
 8007d68:	e7b7      	b.n	8007cda <HAL_ADC_Init+0x15a>
 8007d6a:	bf00      	nop
 8007d6c:	5fffffc0 	.word	0x5fffffc0
 8007d70:	24000310 	.word	0x24000310
 8007d74:	053e2d63 	.word	0x053e2d63
 8007d78:	6fffffc0 	.word	0x6fffffc0
 8007d7c:	40022000 	.word	0x40022000
 8007d80:	58026000 	.word	0x58026000
 8007d84:	58026300 	.word	0x58026300
 8007d88:	40022100 	.word	0x40022100
 8007d8c:	40022300 	.word	0x40022300
 8007d90:	fff0c003 	.word	0xfff0c003
 8007d94:	ffffbffc 	.word	0xffffbffc
 8007d98:	fc00f81e 	.word	0xfc00f81e

08007d9c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8007d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007d9e:	2300      	movs	r3, #0
{
 8007da0:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8007da2:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007da4:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d040      	beq.n	8007e2e <HAL_ADCEx_Calibration_Start+0x92>
 8007dac:	2301      	movs	r3, #1
 8007dae:	4604      	mov	r4, r0
 8007db0:	460e      	mov	r6, r1
 8007db2:	4615      	mov	r5, r2
 8007db4:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007db8:	f7ff fdea 	bl	8007990 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007dbc:	b9e8      	cbnz	r0, 8007dfa <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007dbe:	6d67      	ldr	r7, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8007dc0:	f005 4280 	and.w	r2, r5, #1073741824	; 0x40000000
 8007dc4:	4b1b      	ldr	r3, [pc, #108]	; (8007e34 <HAL_ADCEx_Calibration_Start+0x98>)
 8007dc6:	f406 3180 	and.w	r1, r6, #65536	; 0x10000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8007dca:	6825      	ldr	r5, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8007dcc:	403b      	ands	r3, r7

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007dce:	4f1a      	ldr	r7, [pc, #104]	; (8007e38 <HAL_ADCEx_Calibration_Start+0x9c>)
    ADC_STATE_CLR_SET(hadc->State,
 8007dd0:	f043 0302 	orr.w	r3, r3, #2
 8007dd4:	6563      	str	r3, [r4, #84]	; 0x54
 8007dd6:	4b19      	ldr	r3, [pc, #100]	; (8007e3c <HAL_ADCEx_Calibration_Start+0xa0>)
 8007dd8:	68ae      	ldr	r6, [r5, #8]
 8007dda:	4033      	ands	r3, r6
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	4319      	orrs	r1, r3
 8007de0:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8007de4:	60a9      	str	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007de6:	68ab      	ldr	r3, [r5, #8]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	db0f      	blt.n	8007e0c <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007dec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007dee:	f023 0303 	bic.w	r3, r3, #3
 8007df2:	f043 0301 	orr.w	r3, r3, #1
 8007df6:	6563      	str	r3, [r4, #84]	; 0x54
 8007df8:	e003      	b.n	8007e02 <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007dfa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007dfc:	f043 0310 	orr.w	r3, r3, #16
 8007e00:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007e02:	2300      	movs	r3, #0
 8007e04:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8007e08:	b003      	add	sp, #12
 8007e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 8007e0c:	9b01      	ldr	r3, [sp, #4]
 8007e0e:	3301      	adds	r3, #1
 8007e10:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007e12:	9b01      	ldr	r3, [sp, #4]
 8007e14:	42bb      	cmp	r3, r7
 8007e16:	d3e6      	bcc.n	8007de6 <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 8007e18:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8007e1a:	2200      	movs	r2, #0
        return HAL_ERROR;
 8007e1c:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8007e1e:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8007e22:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8007e26:	f043 0310 	orr.w	r3, r3, #16
 8007e2a:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 8007e2c:	e7ec      	b.n	8007e08 <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 8007e2e:	2002      	movs	r0, #2
}
 8007e30:	b003      	add	sp, #12
 8007e32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e34:	ffffeefd 	.word	0xffffeefd
 8007e38:	25c3f800 	.word	0x25c3f800
 8007e3c:	3ffeffc0 	.word	0x3ffeffc0

08007e40 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8007e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8007e44:	f8d0 8000 	ldr.w	r8, [r0]
{
 8007e48:	b09a      	sub	sp, #104	; 0x68
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007e4a:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8007e4e:	f015 0504 	ands.w	r5, r5, #4
 8007e52:	d117      	bne.n	8007e84 <HAL_ADCEx_MultiModeStart_DMA+0x44>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007e54:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8007e58:	4604      	mov	r4, r0
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d012      	beq.n	8007e84 <HAL_ADCEx_MultiModeStart_DMA+0x44>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007e5e:	4b2d      	ldr	r3, [pc, #180]	; (8007f14 <HAL_ADCEx_MultiModeStart_DMA+0xd4>)
    __HAL_LOCK(hadc);
 8007e60:	f04f 0c01 	mov.w	ip, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8007e64:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007e66:	4598      	cmp	r8, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8007e68:	9517      	str	r5, [sp, #92]	; 0x5c
    __HAL_LOCK(hadc);
 8007e6a:	f880 c050 	strb.w	ip, [r0, #80]	; 0x50
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007e6e:	d00d      	beq.n	8007e8c <HAL_ADCEx_MultiModeStart_DMA+0x4c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007e70:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8007e72:	4660      	mov	r0, ip
      __HAL_UNLOCK(hadc);
 8007e74:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007e78:	f043 0320 	orr.w	r3, r3, #32
 8007e7c:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 8007e7e:	b01a      	add	sp, #104	; 0x68
 8007e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8007e84:	2002      	movs	r0, #2
}
 8007e86:	b01a      	add	sp, #104	; 0x68
 8007e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e8c:	4d22      	ldr	r5, [pc, #136]	; (8007f18 <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
 8007e8e:	460e      	mov	r6, r1
 8007e90:	4617      	mov	r7, r2
 8007e92:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 8007e94:	f7ff fd26 	bl	80078e4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8007e98:	b128      	cbz	r0, 8007ea6 <HAL_ADCEx_MultiModeStart_DMA+0x66>
      __HAL_UNLOCK(hadc);
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8007ea0:	b01a      	add	sp, #104	; 0x68
 8007ea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8007ea6:	a801      	add	r0, sp, #4
 8007ea8:	f7ff fd1c 	bl	80078e4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8007eac:	2800      	cmp	r0, #0
 8007eae:	d1f4      	bne.n	8007e9a <HAL_ADCEx_MultiModeStart_DMA+0x5a>
      ADC_STATE_CLR_SET(hadc->State,
 8007eb0:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8007eb2:	4a1a      	ldr	r2, [pc, #104]	; (8007f1c <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007eb4:	4b1a      	ldr	r3, [pc, #104]	; (8007f20 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      ADC_STATE_CLR_SET(hadc->State,
 8007eb6:	400a      	ands	r2, r1
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007eb8:	f8d4 c000 	ldr.w	ip, [r4]
      ADC_STATE_CLR_SET(hadc->State,
 8007ebc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007ec0:	45c4      	cmp	ip, r8
      ADC_STATE_CLR_SET(hadc->State,
 8007ec2:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8007ec4:	65a0      	str	r0, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007ec6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8007ec8:	63c3      	str	r3, [r0, #60]	; 0x3c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007eca:	4b16      	ldr	r3, [pc, #88]	; (8007f24 <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
 8007ecc:	6403      	str	r3, [r0, #64]	; 0x40
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8007ece:	4b16      	ldr	r3, [pc, #88]	; (8007f28 <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
 8007ed0:	64c3      	str	r3, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007ed2:	d01d      	beq.n	8007f10 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8007ed4:	45ac      	cmp	ip, r5
 8007ed6:	d01b      	beq.n	8007f10 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8007ed8:	4914      	ldr	r1, [pc, #80]	; (8007f2c <HAL_ADCEx_MultiModeStart_DMA+0xec>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007eda:	251c      	movs	r5, #28
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8007edc:	463b      	mov	r3, r7
 8007ede:	4632      	mov	r2, r6
 8007ee0:	310c      	adds	r1, #12
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007ee2:	f8cc 5000 	str.w	r5, [ip]
      __HAL_UNLOCK(hadc);
 8007ee6:	2500      	movs	r5, #0
 8007ee8:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007eec:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8007ef0:	f045 0510 	orr.w	r5, r5, #16
 8007ef4:	f8cc 5004 	str.w	r5, [ip, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8007ef8:	f001 f86c 	bl	8008fd4 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8007efc:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8007efe:	4b0c      	ldr	r3, [pc, #48]	; (8007f30 <HAL_ADCEx_MultiModeStart_DMA+0xf0>)
 8007f00:	6891      	ldr	r1, [r2, #8]
 8007f02:	400b      	ands	r3, r1
 8007f04:	f043 0304 	orr.w	r3, r3, #4
 8007f08:	6093      	str	r3, [r2, #8]
}
 8007f0a:	b01a      	add	sp, #104	; 0x68
 8007f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007f10:	4908      	ldr	r1, [pc, #32]	; (8007f34 <HAL_ADCEx_MultiModeStart_DMA+0xf4>)
 8007f12:	e7e2      	b.n	8007eda <HAL_ADCEx_MultiModeStart_DMA+0x9a>
 8007f14:	40022000 	.word	0x40022000
 8007f18:	40022100 	.word	0x40022100
 8007f1c:	fffff0fe 	.word	0xfffff0fe
 8007f20:	08006f9d 	.word	0x08006f9d
 8007f24:	08006d15 	.word	0x08006d15
 8007f28:	08007009 	.word	0x08007009
 8007f2c:	58026300 	.word	0x58026300
 8007f30:	7fffffc0 	.word	0x7fffffc0
 8007f34:	40022300 	.word	0x40022300

08007f38 <HAL_ADCEx_MultiModeStop_DMA>:
  *         ADC slave, to properly disable the DMA channel.
  * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef *hadc)
{
 8007f38:	b570      	push	{r4, r5, r6, lr}

  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007f3a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8007f3e:	b09a      	sub	sp, #104	; 0x68
  __HAL_LOCK(hadc);
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d05a      	beq.n	8007ffa <HAL_ADCEx_MultiModeStop_DMA+0xc2>
 8007f44:	2601      	movs	r6, #1


  /* 1. Stop potential multimode conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8007f46:	2103      	movs	r1, #3
 8007f48:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8007f4a:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8007f4e:	f7ff fc4d 	bl	80077ec <ADC_ConversionStop>

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8007f52:	4605      	mov	r5, r0
 8007f54:	bb40      	cbnz	r0, 8007fa8 <HAL_ADCEx_MultiModeStop_DMA+0x70>
  {
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007f56:	4b3d      	ldr	r3, [pc, #244]	; (800804c <HAL_ADCEx_MultiModeStop_DMA+0x114>)
 8007f58:	6822      	ldr	r2, [r4, #0]
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8007f5a:	9016      	str	r0, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007f5c:	429a      	cmp	r2, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8007f5e:	9017      	str	r0, [sp, #92]	; 0x5c
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007f60:	d028      	beq.n	8007fb4 <HAL_ADCEx_MultiModeStop_DMA+0x7c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007f62:	6d63      	ldr	r3, [r4, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8007f64:	4635      	mov	r5, r6
      __HAL_UNLOCK(hadc);
 8007f66:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007f6a:	f043 0320 	orr.w	r3, r3, #32
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8007f6e:	4628      	mov	r0, r5
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007f70:	6563      	str	r3, [r4, #84]	; 0x54
}
 8007f72:	b01a      	add	sp, #104	; 0x68
 8007f74:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8007f76:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8007f78:	f001 f9c4 	bl	8009304 <HAL_DMA_Abort>
    if (tmp_hal_status == HAL_ERROR)
 8007f7c:	2801      	cmp	r0, #1
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8007f7e:	4605      	mov	r5, r0
    if (tmp_hal_status == HAL_ERROR)
 8007f80:	d053      	beq.n	800802a <HAL_ADCEx_MultiModeStop_DMA+0xf2>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8007f82:	6822      	ldr	r2, [r4, #0]
 8007f84:	6853      	ldr	r3, [r2, #4]
 8007f86:	f023 0310 	bic.w	r3, r3, #16
 8007f8a:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 8007f8c:	2800      	cmp	r0, #0
 8007f8e:	d155      	bne.n	800803c <HAL_ADCEx_MultiModeStop_DMA+0x104>
      tmphadcSlave_disable_status = ADC_Disable(&tmphadcSlave);
 8007f90:	a801      	add	r0, sp, #4
 8007f92:	f7ff fcfd 	bl	8007990 <ADC_Disable>
      if ((ADC_Disable(hadc) == HAL_OK)           &&
 8007f96:	4620      	mov	r0, r4
 8007f98:	f7ff fcfa 	bl	8007990 <ADC_Disable>
    ADC_STATE_CLR_SET(hadc->State,
 8007f9c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007f9e:	4b2c      	ldr	r3, [pc, #176]	; (8008050 <HAL_ADCEx_MultiModeStop_DMA+0x118>)
 8007fa0:	4013      	ands	r3, r2
 8007fa2:	f043 0301 	orr.w	r3, r3, #1
 8007fa6:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8007fa8:	2300      	movs	r3, #0
}
 8007faa:	4628      	mov	r0, r5
  __HAL_UNLOCK(hadc);
 8007fac:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8007fb0:	b01a      	add	sp, #104	; 0x68
 8007fb2:	bd70      	pop	{r4, r5, r6, pc}
 8007fb4:	4b27      	ldr	r3, [pc, #156]	; (8008054 <HAL_ADCEx_MultiModeStop_DMA+0x11c>)
 8007fb6:	9301      	str	r3, [sp, #4]
    tickstart = HAL_GetTick();
 8007fb8:	f7fe fe62 	bl	8006c80 <HAL_GetTick>
    tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007fbc:	9b01      	ldr	r3, [sp, #4]
    tickstart = HAL_GetTick();
 8007fbe:	4605      	mov	r5, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	075b      	lsls	r3, r3, #29
 8007fc4:	d41d      	bmi.n	8008002 <HAL_ADCEx_MultiModeStop_DMA+0xca>
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	689b      	ldr	r3, [r3, #8]
 8007fca:	075a      	lsls	r2, r3, #29
 8007fcc:	d5d3      	bpl.n	8007f76 <HAL_ADCEx_MultiModeStop_DMA+0x3e>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007fce:	f7fe fe57 	bl	8006c80 <HAL_GetTick>
 8007fd2:	1b43      	subs	r3, r0, r5
 8007fd4:	2b05      	cmp	r3, #5
 8007fd6:	d91b      	bls.n	8008010 <HAL_ADCEx_MultiModeStop_DMA+0xd8>
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007fd8:	9b01      	ldr	r3, [sp, #4]
 8007fda:	689a      	ldr	r2, [r3, #8]
 8007fdc:	0750      	lsls	r0, r2, #29
 8007fde:	d51f      	bpl.n	8008020 <HAL_ADCEx_MultiModeStop_DMA+0xe8>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8007fe0:	6823      	ldr	r3, [r4, #0]
 8007fe2:	689b      	ldr	r3, [r3, #8]
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007fe4:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8007fe6:	2501      	movs	r5, #1
          __HAL_UNLOCK(hadc);
 8007fe8:	2200      	movs	r2, #0
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007fea:	f043 0310 	orr.w	r3, r3, #16
}
 8007fee:	4628      	mov	r0, r5
          __HAL_UNLOCK(hadc);
 8007ff0:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ff4:	6563      	str	r3, [r4, #84]	; 0x54
}
 8007ff6:	b01a      	add	sp, #104	; 0x68
 8007ff8:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 8007ffa:	2502      	movs	r5, #2
}
 8007ffc:	4628      	mov	r0, r5
 8007ffe:	b01a      	add	sp, #104	; 0x68
 8008000:	bd70      	pop	{r4, r5, r6, pc}
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8008002:	6823      	ldr	r3, [r4, #0]
 8008004:	689b      	ldr	r3, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8008006:	f7fe fe3b 	bl	8006c80 <HAL_GetTick>
 800800a:	1b43      	subs	r3, r0, r5
 800800c:	2b05      	cmp	r3, #5
 800800e:	d8e3      	bhi.n	8007fd8 <HAL_ADCEx_MultiModeStop_DMA+0xa0>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8008010:	6822      	ldr	r2, [r4, #0]
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8008012:	9b01      	ldr	r3, [sp, #4]
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	f013 0f04 	tst.w	r3, #4
 800801a:	6893      	ldr	r3, [r2, #8]
 800801c:	d1d7      	bne.n	8007fce <HAL_ADCEx_MultiModeStop_DMA+0x96>
 800801e:	e7d4      	b.n	8007fca <HAL_ADCEx_MultiModeStop_DMA+0x92>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8008020:	6822      	ldr	r2, [r4, #0]
 8008022:	6891      	ldr	r1, [r2, #8]
 8008024:	0749      	lsls	r1, r1, #29
 8008026:	d5f5      	bpl.n	8008014 <HAL_ADCEx_MultiModeStop_DMA+0xdc>
 8008028:	e7dc      	b.n	8007fe4 <HAL_ADCEx_MultiModeStop_DMA+0xac>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800802a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800802c:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800802e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008032:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8008034:	6853      	ldr	r3, [r2, #4]
 8008036:	f023 0310 	bic.w	r3, r3, #16
 800803a:	6053      	str	r3, [r2, #4]
      (void) ADC_Disable(hadc);
 800803c:	4620      	mov	r0, r4
 800803e:	f7ff fca7 	bl	8007990 <ADC_Disable>
      (void) ADC_Disable(&tmphadcSlave);
 8008042:	a801      	add	r0, sp, #4
 8008044:	f7ff fca4 	bl	8007990 <ADC_Disable>
 8008048:	e7a8      	b.n	8007f9c <HAL_ADCEx_MultiModeStop_DMA+0x64>
 800804a:	bf00      	nop
 800804c:	40022000 	.word	0x40022000
 8008050:	ffffeefe 	.word	0xffffeefe
 8008054:	40022100 	.word	0x40022100

08008058 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop

0800805c <HAL_ADCEx_InjectedQueueOverflowCallback>:
 800805c:	4770      	bx	lr
 800805e:	bf00      	nop

08008060 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8008060:	4770      	bx	lr
 8008062:	bf00      	nop

08008064 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8008064:	4770      	bx	lr
 8008066:	bf00      	nop

08008068 <HAL_ADCEx_EndOfSamplingCallback>:
 8008068:	4770      	bx	lr
 800806a:	bf00      	nop

0800806c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800806c:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800806e:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8008072:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008074:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8008076:	2a01      	cmp	r2, #1
 8008078:	d04d      	beq.n	8008116 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 800807a:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800807c:	4c2b      	ldr	r4, [pc, #172]	; (800812c <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800807e:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8008080:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008082:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008084:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008086:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 8008088:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800808c:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800808e:	d008      	beq.n	80080a2 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008090:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008092:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008096:	f041 0120 	orr.w	r1, r1, #32
 800809a:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800809c:	b01a      	add	sp, #104	; 0x68
 800809e:	bcf0      	pop	{r4, r5, r6, r7}
 80080a0:	4770      	bx	lr
 80080a2:	4c23      	ldr	r4, [pc, #140]	; (8008130 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 80080a4:	68a2      	ldr	r2, [r4, #8]
 80080a6:	0752      	lsls	r2, r2, #29
 80080a8:	d50b      	bpl.n	80080c2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80080aa:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80080ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80080ae:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80080b0:	f042 0220 	orr.w	r2, r2, #32
 80080b4:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80080b6:	2200      	movs	r2, #0
 80080b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80080bc:	b01a      	add	sp, #104	; 0x68
 80080be:	bcf0      	pop	{r4, r5, r6, r7}
 80080c0:	4770      	bx	lr
 80080c2:	68a8      	ldr	r0, [r5, #8]
 80080c4:	f010 0004 	ands.w	r0, r0, #4
 80080c8:	d1f0      	bne.n	80080ac <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80080ca:	b1c6      	cbz	r6, 80080fe <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80080cc:	f8df c068 	ldr.w	ip, [pc, #104]	; 8008138 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80080d0:	684f      	ldr	r7, [r1, #4]
 80080d2:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80080d6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80080da:	433a      	orrs	r2, r7
 80080dc:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80080e0:	68ad      	ldr	r5, [r5, #8]
 80080e2:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80080e4:	432a      	orrs	r2, r5
 80080e6:	07d4      	lsls	r4, r2, #31
 80080e8:	d413      	bmi.n	8008112 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 80080ea:	688a      	ldr	r2, [r1, #8]
 80080ec:	f8dc 4008 	ldr.w	r4, [ip, #8]
 80080f0:	4910      	ldr	r1, [pc, #64]	; (8008134 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80080f2:	4332      	orrs	r2, r6
 80080f4:	4021      	ands	r1, r4
 80080f6:	430a      	orrs	r2, r1
 80080f8:	f8cc 2008 	str.w	r2, [ip, #8]
 80080fc:	e7db      	b.n	80080b6 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80080fe:	490e      	ldr	r1, [pc, #56]	; (8008138 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8008100:	688a      	ldr	r2, [r1, #8]
 8008102:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8008106:	608a      	str	r2, [r1, #8]
 8008108:	68a8      	ldr	r0, [r5, #8]
 800810a:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800810c:	4302      	orrs	r2, r0
 800810e:	07d0      	lsls	r0, r2, #31
 8008110:	d505      	bpl.n	800811e <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008112:	2000      	movs	r0, #0
 8008114:	e7cf      	b.n	80080b6 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8008116:	2002      	movs	r0, #2
}
 8008118:	b01a      	add	sp, #104	; 0x68
 800811a:	bcf0      	pop	{r4, r5, r6, r7}
 800811c:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800811e:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008120:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008122:	4a04      	ldr	r2, [pc, #16]	; (8008134 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8008124:	4022      	ands	r2, r4
 8008126:	608a      	str	r2, [r1, #8]
 8008128:	e7c5      	b.n	80080b6 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800812a:	bf00      	nop
 800812c:	40022000 	.word	0x40022000
 8008130:	40022100 	.word	0x40022100
 8008134:	fffff0e0 	.word	0xfffff0e0
 8008138:	40022300 	.word	0x40022300

0800813c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800813c:	b530      	push	{r4, r5, lr}
  uint32_t tmp_csr ;
  uint32_t exti_line ;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" is comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800813e:	2300      	movs	r3, #0
{
 8008140:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8008142:	9301      	str	r3, [sp, #4]

  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8008144:	2800      	cmp	r0, #0
 8008146:	d06a      	beq.n	800821e <HAL_COMP_Init+0xe2>
  {
    status = HAL_ERROR;
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8008148:	6802      	ldr	r2, [r0, #0]
 800814a:	4604      	mov	r4, r0
 800814c:	6813      	ldr	r3, [r2, #0]
 800814e:	2b00      	cmp	r3, #0
 8008150:	db65      	blt.n	800821e <HAL_COMP_Init+0xe2>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRCE(hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8008152:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8008156:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 800815a:	2b00      	cmp	r3, #0
 800815c:	f000 8097 	beq.w	800828e <HAL_COMP_Init+0x152>
    /*     Set HYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set POLARITY bit according to hcomp->Init.OutputPol value           */
    /*     Set POWERMODE bits according to hcomp->Init.Mode value              */
   
    tmp_csr = (hcomp->Init.InvertingInput    |  \
              hcomp->Init.NonInvertingInput  |  \
 8008160:	69e1      	ldr	r1, [r4, #28]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 8008162:	6810      	ldr	r0, [r2, #0]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8008164:	e9d4 5303 	ldrd	r5, r3, [r4, #12]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 8008168:	f000 0004 	and.w	r0, r0, #4
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 800816c:	432b      	orrs	r3, r5
               COMP_CFGRx_INP2SEL  | COMP_CFGRx_WINMODE  | COMP_CFGRx_POLARITY | COMP_CFGRx_HYST    |
               COMP_CFGRx_BLANKING | COMP_CFGRx_BRGEN    | COMP_CFGRx_SCALEN,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CFGR,
 800816e:	6815      	ldr	r5, [r2, #0]
              hcomp->Init.NonInvertingInput  |  \
 8008170:	430b      	orrs	r3, r1
              hcomp->Init.BlankingSrce       |  \
 8008172:	6961      	ldr	r1, [r4, #20]
 8008174:	430b      	orrs	r3, r1
              hcomp->Init.Hysteresis         |  \
 8008176:	69a1      	ldr	r1, [r4, #24]
 8008178:	430b      	orrs	r3, r1
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 800817a:	68a1      	ldr	r1, [r4, #8]
 800817c:	430b      	orrs	r3, r1
    MODIFY_REG(hcomp->Instance->CFGR,
 800817e:	4947      	ldr	r1, [pc, #284]	; (800829c <HAL_COMP_Init+0x160>)
 8008180:	4029      	ands	r1, r5
 8008182:	430b      	orrs	r3, r1
#endif
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8008184:	6861      	ldr	r1, [r4, #4]
    MODIFY_REG(hcomp->Instance->CFGR,
 8008186:	6013      	str	r3, [r2, #0]
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8008188:	2910      	cmp	r1, #16
    {
      SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 800818a:	6813      	ldr	r3, [r2, #0]
 800818c:	bf0c      	ite	eq
 800818e:	f043 0310 	orreq.w	r3, r3, #16
    }
    else
    {
      CLEAR_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 8008192:	f023 0310 	bicne.w	r3, r3, #16
 8008196:	6013      	str	r3, [r2, #0]
    }
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN) != 0UL) &&
 8008198:	6813      	ldr	r3, [r2, #0]
 800819a:	075d      	lsls	r5, r3, #29
 800819c:	d501      	bpl.n	80081a2 <HAL_COMP_Init+0x66>
 800819e:	2800      	cmp	r0, #0
 80081a0:	d15f      	bne.n	8008262 <HAL_COMP_Init+0x126>
       wait_loop_index --;
     }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80081a2:	493f      	ldr	r1, [pc, #252]	; (80082a0 <HAL_COMP_Init+0x164>)
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 80081a4:	6a23      	ldr	r3, [r4, #32]
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80081a6:	428a      	cmp	r2, r1
 80081a8:	bf0b      	itete	eq
 80081aa:	f46f 1280 	mvneq.w	r2, #1048576	; 0x100000
 80081ae:	f46f 1200 	mvnne.w	r2, #2097152	; 0x200000
 80081b2:	f44f 1180 	moveq.w	r1, #1048576	; 0x100000
 80081b6:	f44f 1100 	movne.w	r1, #2097152	; 0x200000
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 80081ba:	0798      	lsls	r0, r3, #30
 80081bc:	d032      	beq.n	8008224 <HAL_COMP_Init+0xe8>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
      {
        SET_BIT(EXTI->RTSR1, exti_line);
 80081be:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80081c2:	f013 0f10 	tst.w	r3, #16
        SET_BIT(EXTI->RTSR1, exti_line);
 80081c6:	6828      	ldr	r0, [r5, #0]
 80081c8:	bf14      	ite	ne
 80081ca:	4308      	orrne	r0, r1
      }
      else
      {
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 80081cc:	4010      	andeq	r0, r2
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 80081ce:	f013 0f20 	tst.w	r3, #32
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 80081d2:	6028      	str	r0, [r5, #0]
      {
        SET_BIT(EXTI->FTSR1, exti_line);
 80081d4:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 80081d8:	6868      	ldr	r0, [r5, #4]
 80081da:	bf14      	ite	ne
 80081dc:	4308      	orrne	r0, r1
      }
      else
      {
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 80081de:	4010      	andeq	r0, r2
#if !defined (CORE_CM4)
      /* Clear COMP EXTI pending bit (if any) */
      WRITE_REG(EXTI->PR1, exti_line);

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80081e0:	f013 0f02 	tst.w	r3, #2
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 80081e4:	6068      	str	r0, [r5, #4]
      WRITE_REG(EXTI->PR1, exti_line);
 80081e6:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 80081ea:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
      {
        SET_BIT(EXTI->EMR1, exti_line);
 80081ee:	f8d0 5084 	ldr.w	r5, [r0, #132]	; 0x84
 80081f2:	bf14      	ite	ne
 80081f4:	430d      	orrne	r5, r1
      }
      else
      {
        CLEAR_BIT(EXTI->EMR1, exti_line);
 80081f6:	4015      	andeq	r5, r2
      }
      
       /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80081f8:	07db      	lsls	r3, r3, #31
        CLEAR_BIT(EXTI->EMR1, exti_line);
 80081fa:	f8c0 5084 	str.w	r5, [r0, #132]	; 0x84
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80081fe:	d528      	bpl.n	8008252 <HAL_COMP_Init+0x116>
      {
        SET_BIT(EXTI->IMR1, exti_line);
 8008200:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008204:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8008208:	430b      	orrs	r3, r1
 800820a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    }
#endif
    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800820e:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 8008212:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8008216:	b1bb      	cbz	r3, 8008248 <HAL_COMP_Init+0x10c>
  HAL_StatusTypeDef status = HAL_OK;
 8008218:	2000      	movs	r0, #0
    }
   
  }
  
  return status;
}
 800821a:	b003      	add	sp, #12
 800821c:	bd30      	pop	{r4, r5, pc}
    status = HAL_ERROR;
 800821e:	2001      	movs	r0, #1
}
 8008220:	b003      	add	sp, #12
 8008222:	bd30      	pop	{r4, r5, pc}
      CLEAR_BIT(EXTI->EMR1, exti_line);
 8008224:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008228:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 800822c:	4011      	ands	r1, r2
 800822e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
      CLEAR_BIT(EXTI->IMR1, exti_line);
 8008232:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8008236:	400a      	ands	r2, r1
 8008238:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800823c:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 8008240:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8008244:	2b00      	cmp	r3, #0
 8008246:	d1e7      	bne.n	8008218 <HAL_COMP_Init+0xdc>
      hcomp->State = HAL_COMP_STATE_READY;
 8008248:	2301      	movs	r3, #1
 800824a:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
}
 800824e:	b003      	add	sp, #12
 8008250:	bd30      	pop	{r4, r5, pc}
        CLEAR_BIT(EXTI->IMR1, exti_line);
 8008252:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008256:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
 800825a:	4013      	ands	r3, r2
 800825c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 8008260:	e7ec      	b.n	800823c <HAL_COMP_Init+0x100>
     wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008262:	4b10      	ldr	r3, [pc, #64]	; (80082a4 <HAL_COMP_Init+0x168>)
 8008264:	4910      	ldr	r1, [pc, #64]	; (80082a8 <HAL_COMP_Init+0x16c>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	099b      	lsrs	r3, r3, #6
 800826a:	fba1 1303 	umull	r1, r3, r1, r3
 800826e:	099b      	lsrs	r3, r3, #6
 8008270:	3301      	adds	r3, #1
 8008272:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008276:	009b      	lsls	r3, r3, #2
 8008278:	9301      	str	r3, [sp, #4]
     while(wait_loop_index != 0UL)
 800827a:	9b01      	ldr	r3, [sp, #4]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d090      	beq.n	80081a2 <HAL_COMP_Init+0x66>
       wait_loop_index --;
 8008280:	9b01      	ldr	r3, [sp, #4]
 8008282:	3b01      	subs	r3, #1
 8008284:	9301      	str	r3, [sp, #4]
     while(wait_loop_index != 0UL)
 8008286:	9b01      	ldr	r3, [sp, #4]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d1f9      	bne.n	8008280 <HAL_COMP_Init+0x144>
 800828c:	e789      	b.n	80081a2 <HAL_COMP_Init+0x66>
      hcomp->Lock = HAL_UNLOCKED;
 800828e:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
      COMP_CLEAR_ERRORCODE(hcomp);
 8008292:	6281      	str	r1, [r0, #40]	; 0x28
      HAL_COMP_MspInit(hcomp);
 8008294:	f7fe f924 	bl	80064e0 <HAL_COMP_MspInit>
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 8008298:	6822      	ldr	r2, [r4, #0]
 800829a:	e761      	b.n	8008160 <HAL_COMP_Init+0x24>
 800829c:	f0e8cce1 	.word	0xf0e8cce1
 80082a0:	5800380c 	.word	0x5800380c
 80082a4:	24000310 	.word	0x24000310
 80082a8:	053e2d63 	.word	0x053e2d63

080082ac <HAL_COMP_Start_IT>:
  * @brief  Enable the interrupt and start the comparator.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start_IT(COMP_HandleTypeDef *hcomp)
{ 
 80082ac:	b410      	push	{r4}
  
 __IO uint32_t wait_loop_index = 0UL;
 80082ae:	2300      	movs	r3, #0
{ 
 80082b0:	b083      	sub	sp, #12
 __IO uint32_t wait_loop_index = 0UL;
 80082b2:	9301      	str	r3, [sp, #4]
 HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80082b4:	b138      	cbz	r0, 80082c6 <HAL_COMP_Start_IT+0x1a>
  {
    status = HAL_ERROR;
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80082b6:	6803      	ldr	r3, [r0, #0]
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	2a00      	cmp	r2, #0
 80082bc:	db03      	blt.n	80082c6 <HAL_COMP_Start_IT+0x1a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
    /* Set HAL COMP handle state */
    if(hcomp->State == HAL_COMP_STATE_READY)
 80082be:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 80082c2:	2a01      	cmp	r2, #1
 80082c4:	d004      	beq.n	80082d0 <HAL_COMP_Start_IT+0x24>
    status = HAL_ERROR;
 80082c6:	2001      	movs	r0, #1
       status = HAL_ERROR;
    }
   }

  return status;
}
 80082c8:	b003      	add	sp, #12
 80082ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082ce:	4770      	bx	lr
    SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_EN);
 80082d0:	681a      	ldr	r2, [r3, #0]
    hcomp->State = HAL_COMP_STATE_BUSY; 
 80082d2:	f04f 0c02 	mov.w	ip, #2
     wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80082d6:	4c10      	ldr	r4, [pc, #64]	; (8008318 <HAL_COMP_Start_IT+0x6c>)
    SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_EN);
 80082d8:	f042 0201 	orr.w	r2, r2, #1
     wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80082dc:	490f      	ldr	r1, [pc, #60]	; (800831c <HAL_COMP_Start_IT+0x70>)
    SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_EN);
 80082de:	601a      	str	r2, [r3, #0]
    SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_ITEN);
 80082e0:	681a      	ldr	r2, [r3, #0]
 80082e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082e6:	601a      	str	r2, [r3, #0]
     wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80082e8:	6823      	ldr	r3, [r4, #0]
    hcomp->State = HAL_COMP_STATE_BUSY; 
 80082ea:	f880 c025 	strb.w	ip, [r0, #37]	; 0x25
     wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80082ee:	099b      	lsrs	r3, r3, #6
 80082f0:	fba1 1303 	umull	r1, r3, r1, r3
 80082f4:	099b      	lsrs	r3, r3, #6
 80082f6:	3301      	adds	r3, #1
 80082f8:	00db      	lsls	r3, r3, #3
 80082fa:	9301      	str	r3, [sp, #4]
     while(wait_loop_index != 0UL)
 80082fc:	9b01      	ldr	r3, [sp, #4]
 80082fe:	b12b      	cbz	r3, 800830c <HAL_COMP_Start_IT+0x60>
       wait_loop_index--;
 8008300:	9b01      	ldr	r3, [sp, #4]
 8008302:	3b01      	subs	r3, #1
 8008304:	9301      	str	r3, [sp, #4]
     while(wait_loop_index != 0UL)
 8008306:	9b01      	ldr	r3, [sp, #4]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d1f9      	bne.n	8008300 <HAL_COMP_Start_IT+0x54>
 HAL_StatusTypeDef status = HAL_OK;
 800830c:	2000      	movs	r0, #0
}
 800830e:	b003      	add	sp, #12
 8008310:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008314:	4770      	bx	lr
 8008316:	bf00      	nop
 8008318:	24000310 	.word	0x24000310
 800831c:	053e2d63 	.word	0x053e2d63

08008320 <HAL_COMP_GetOutputLevel>:
uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp)
{
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
 
  if (hcomp->Instance == COMP1)
 8008320:	4b06      	ldr	r3, [pc, #24]	; (800833c <HAL_COMP_GetOutputLevel+0x1c>)
 8008322:	6802      	ldr	r2, [r0, #0]
 8008324:	429a      	cmp	r2, r3
 8008326:	d004      	beq.n	8008332 <HAL_COMP_GetOutputLevel+0x12>
  {
    return (uint32_t)(READ_BIT(COMP12->SR, COMP_SR_C1VAL));                 
  }
  else
  {
    return (uint32_t)((READ_BIT(COMP12->SR, COMP_SR_C2VAL))>> 1UL);
 8008328:	4b05      	ldr	r3, [pc, #20]	; (8008340 <HAL_COMP_GetOutputLevel+0x20>)
 800832a:	6818      	ldr	r0, [r3, #0]
 800832c:	f3c0 0040 	ubfx	r0, r0, #1, #1
  }
}
 8008330:	4770      	bx	lr
    return (uint32_t)(READ_BIT(COMP12->SR, COMP_SR_C1VAL));                 
 8008332:	f853 0c0c 	ldr.w	r0, [r3, #-12]
 8008336:	f000 0001 	and.w	r0, r0, #1
 800833a:	4770      	bx	lr
 800833c:	5800380c 	.word	0x5800380c
 8008340:	58003800 	.word	0x58003800

08008344 <HAL_COMP_IRQHandler>:
{
 8008344:	b510      	push	{r4, lr}
 8008346:	4604      	mov	r4, r0
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8008348:	4a1e      	ldr	r2, [pc, #120]	; (80083c4 <HAL_COMP_IRQHandler+0x80>)
    if(READ_BIT(EXTI->PR1, exti_line) != 0UL)
 800834a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800834e:	6823      	ldr	r3, [r4, #0]
    if(READ_BIT(EXTI->PR1, exti_line) != 0UL)
 8008350:	f8d1 0088 	ldr.w	r0, [r1, #136]	; 0x88
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8008354:	4293      	cmp	r3, r2
 8008356:	bf14      	ite	ne
 8008358:	f44f 1200 	movne.w	r2, #2097152	; 0x200000
 800835c:	f44f 1280 	moveq.w	r2, #1048576	; 0x100000
    if(READ_BIT(EXTI->PR1, exti_line) != 0UL)
 8008360:	4210      	tst	r0, r2
 8008362:	d00a      	beq.n	800837a <HAL_COMP_IRQHandler+0x36>
        if(READ_BIT(COMP12_COMMON->CFGR, COMP_CFGRx_WINMODE) != 0UL)
 8008364:	4b18      	ldr	r3, [pc, #96]	; (80083c8 <HAL_COMP_IRQHandler+0x84>)
 8008366:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 800836a:	06d8      	lsls	r0, r3, #27
 800836c:	d425      	bmi.n	80083ba <HAL_COMP_IRQHandler+0x76>
          WRITE_REG(EXTI->PR1, exti_line);
 800836e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    HAL_COMP_TriggerCallback(hcomp);
 8008372:	4620      	mov	r0, r4
 8008374:	f7fc fab0 	bl	80048d8 <HAL_COMP_TriggerCallback>
  if (__HAL_COMP_GET_IT_SOURCE(hcomp, COMP_IT_EN) != RESET)
 8008378:	6823      	ldr	r3, [r4, #0]
 800837a:	681a      	ldr	r2, [r3, #0]
 800837c:	0652      	lsls	r2, r2, #25
 800837e:	d51b      	bpl.n	80083b8 <HAL_COMP_IRQHandler+0x74>
    if((__HAL_COMP_GET_FLAG( COMP_FLAG_C1I)) != 0UL)
 8008380:	4a12      	ldr	r2, [pc, #72]	; (80083cc <HAL_COMP_IRQHandler+0x88>)
 8008382:	6811      	ldr	r1, [r2, #0]
 8008384:	03c8      	lsls	r0, r1, #15
 8008386:	d506      	bpl.n	8008396 <HAL_COMP_IRQHandler+0x52>
         __HAL_COMP_CLEAR_C1IFLAG();
 8008388:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800838c:	6051      	str	r1, [r2, #4]
       __HAL_COMP_DISABLE_IT(hcomp,COMP_IT_EN);
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008394:	601a      	str	r2, [r3, #0]
    if((__HAL_COMP_GET_FLAG( COMP_FLAG_C2I)) != 0UL)
 8008396:	4a0d      	ldr	r2, [pc, #52]	; (80083cc <HAL_COMP_IRQHandler+0x88>)
 8008398:	6811      	ldr	r1, [r2, #0]
 800839a:	0389      	lsls	r1, r1, #14
 800839c:	d506      	bpl.n	80083ac <HAL_COMP_IRQHandler+0x68>
       __HAL_COMP_CLEAR_C2IFLAG();
 800839e:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80083a2:	6051      	str	r1, [r2, #4]
     __HAL_COMP_DISABLE_IT(hcomp,COMP_IT_EN);
 80083a4:	681a      	ldr	r2, [r3, #0]
 80083a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083aa:	601a      	str	r2, [r3, #0]
    hcomp->State = HAL_COMP_STATE_READY;
 80083ac:	2301      	movs	r3, #1
    HAL_COMP_TriggerCallback(hcomp);
 80083ae:	4620      	mov	r0, r4
    hcomp->State = HAL_COMP_STATE_READY;
 80083b0:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
    HAL_COMP_TriggerCallback(hcomp);
 80083b4:	f7fc fa90 	bl	80048d8 <HAL_COMP_TriggerCallback>
}
 80083b8:	bd10      	pop	{r4, pc}
          WRITE_REG(EXTI->PR1, (COMP_EXTI_LINE_COMP1 | COMP_EXTI_LINE_COMP2));
 80083ba:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 80083be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80083c2:	e7d6      	b.n	8008372 <HAL_COMP_IRQHandler+0x2e>
 80083c4:	5800380c 	.word	0x5800380c
 80083c8:	58003000 	.word	0x58003000
 80083cc:	58003800 	.word	0x58003800

080083d0 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80083d0:	4906      	ldr	r1, [pc, #24]	; (80083ec <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80083d2:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80083d6:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 80083d8:	4b05      	ldr	r3, [pc, #20]	; (80083f0 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80083da:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80083dc:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80083e0:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80083e4:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 80083e6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80083e8:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80083ea:	4770      	bx	lr
 80083ec:	e000ed00 	.word	0xe000ed00
 80083f0:	05fa0000 	.word	0x05fa0000

080083f4 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80083f4:	4b1b      	ldr	r3, [pc, #108]	; (8008464 <HAL_NVIC_SetPriority+0x70>)
 80083f6:	68db      	ldr	r3, [r3, #12]
 80083f8:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80083fc:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80083fe:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008402:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008406:	f1be 0f04 	cmp.w	lr, #4
 800840a:	bf28      	it	cs
 800840c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008410:	f1bc 0f06 	cmp.w	ip, #6
 8008414:	d91a      	bls.n	800844c <HAL_NVIC_SetPriority+0x58>
 8008416:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008418:	f04f 3cff 	mov.w	ip, #4294967295
 800841c:	fa0c fc03 	lsl.w	ip, ip, r3
 8008420:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008424:	f04f 3cff 	mov.w	ip, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8008428:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800842a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800842e:	ea21 010c 	bic.w	r1, r1, ip
 8008432:	fa01 f103 	lsl.w	r1, r1, r3
 8008436:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 800843a:	db0a      	blt.n	8008452 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800843c:	0109      	lsls	r1, r1, #4
 800843e:	4b0a      	ldr	r3, [pc, #40]	; (8008468 <HAL_NVIC_SetPriority+0x74>)
 8008440:	b2c9      	uxtb	r1, r1
 8008442:	4403      	add	r3, r0
 8008444:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8008448:	f85d fb04 	ldr.w	pc, [sp], #4
 800844c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800844e:	4613      	mov	r3, r2
 8008450:	e7e8      	b.n	8008424 <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008452:	f000 000f 	and.w	r0, r0, #15
 8008456:	0109      	lsls	r1, r1, #4
 8008458:	4b04      	ldr	r3, [pc, #16]	; (800846c <HAL_NVIC_SetPriority+0x78>)
 800845a:	b2c9      	uxtb	r1, r1
 800845c:	4403      	add	r3, r0
 800845e:	7619      	strb	r1, [r3, #24]
 8008460:	f85d fb04 	ldr.w	pc, [sp], #4
 8008464:	e000ed00 	.word	0xe000ed00
 8008468:	e000e100 	.word	0xe000e100
 800846c:	e000ecfc 	.word	0xe000ecfc

08008470 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8008470:	2800      	cmp	r0, #0
 8008472:	db07      	blt.n	8008484 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008474:	2301      	movs	r3, #1
 8008476:	f000 011f 	and.w	r1, r0, #31
 800847a:	4a03      	ldr	r2, [pc, #12]	; (8008488 <HAL_NVIC_EnableIRQ+0x18>)
 800847c:	0940      	lsrs	r0, r0, #5
 800847e:	408b      	lsls	r3, r1
 8008480:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8008484:	4770      	bx	lr
 8008486:	bf00      	nop
 8008488:	e000e100 	.word	0xe000e100

0800848c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800848c:	1e43      	subs	r3, r0, #1
 800848e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008492:	d20c      	bcs.n	80084ae <HAL_SYSTICK_Config+0x22>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008494:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008498:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800849a:	4906      	ldr	r1, [pc, #24]	; (80084b4 <HAL_SYSTICK_Config+0x28>)
 800849c:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80084a0:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80084a2:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084a4:	f881 c023 	strb.w	ip, [r1, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80084a8:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80084aa:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80084ac:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80084ae:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80084b0:	4770      	bx	lr
 80084b2:	bf00      	nop
 80084b4:	e000ed00 	.word	0xe000ed00

080084b8 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 80084b8:	b188      	cbz	r0, 80084de <HAL_DAC_Init+0x26>
{
 80084ba:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80084bc:	7903      	ldrb	r3, [r0, #4]
 80084be:	4604      	mov	r4, r0
 80084c0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80084c4:	b13b      	cbz	r3, 80084d6 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80084c6:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 80084c8:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80084ca:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 80084cc:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 80084ce:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80084d0:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80084d2:	7122      	strb	r2, [r4, #4]
}
 80084d4:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80084d6:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 80084d8:	f7fe f842 	bl	8006560 <HAL_DAC_MspInit>
 80084dc:	e7f3      	b.n	80084c6 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 80084de:	2001      	movs	r0, #1
}
 80084e0:	4770      	bx	lr
 80084e2:	bf00      	nop

080084e4 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80084e4:	7942      	ldrb	r2, [r0, #5]
 80084e6:	2a01      	cmp	r2, #1
 80084e8:	d02e      	beq.n	8008548 <HAL_DAC_Start+0x64>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80084ea:	4603      	mov	r3, r0
 80084ec:	f04f 0c02 	mov.w	ip, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80084f0:	6800      	ldr	r0, [r0, #0]
 80084f2:	2201      	movs	r2, #1
{
 80084f4:	b510      	push	{r4, lr}
  __HAL_DAC_ENABLE(hdac, Channel);
 80084f6:	f001 0e10 	and.w	lr, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 80084fa:	f883 c004 	strb.w	ip, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 80084fe:	6804      	ldr	r4, [r0, #0]
 8008500:	fa02 f20e 	lsl.w	r2, r2, lr
 8008504:	4322      	orrs	r2, r4
 8008506:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8008508:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 800850a:	b969      	cbnz	r1, 8008528 <HAL_DAC_Start+0x44>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800850c:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 8008510:	4562      	cmp	r2, ip
 8008512:	d103      	bne.n	800851c <HAL_DAC_Start+0x38>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8008514:	6842      	ldr	r2, [r0, #4]
 8008516:	f042 0201 	orr.w	r2, r2, #1
 800851a:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800851c:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 800851e:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 8008520:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 8008522:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 8008524:	715a      	strb	r2, [r3, #5]
}
 8008526:	bd10      	pop	{r4, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8008528:	fa0c fc0e 	lsl.w	ip, ip, lr
 800852c:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 8008530:	4562      	cmp	r2, ip
 8008532:	d1f3      	bne.n	800851c <HAL_DAC_Start+0x38>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8008534:	6842      	ldr	r2, [r0, #4]
  hdac->State = HAL_DAC_STATE_READY;
 8008536:	2101      	movs	r1, #1
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8008538:	f042 0202 	orr.w	r2, r2, #2
 800853c:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdac);
 800853e:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8008540:	7119      	strb	r1, [r3, #4]
  return HAL_OK;
 8008542:	4610      	mov	r0, r2
  __HAL_UNLOCK(hdac);
 8008544:	715a      	strb	r2, [r3, #5]
}
 8008546:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdac);
 8008548:	2002      	movs	r0, #2
}
 800854a:	4770      	bx	lr

0800854c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800854c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800854e:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008550:	7940      	ldrb	r0, [r0, #5]
{
 8008552:	9f06      	ldr	r7, [sp, #24]
  __HAL_LOCK(hdac);
 8008554:	2801      	cmp	r0, #1
 8008556:	d053      	beq.n	8008600 <HAL_DAC_Start_DMA+0xb4>
 8008558:	460d      	mov	r5, r1
 800855a:	4611      	mov	r1, r2
 800855c:	2201      	movs	r2, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800855e:	6826      	ldr	r6, [r4, #0]
  __HAL_LOCK(hdac);
 8008560:	7162      	strb	r2, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8008562:	2202      	movs	r2, #2
 8008564:	7122      	strb	r2, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 8008566:	bb3d      	cbnz	r5, 80085b8 <HAL_DAC_Start_DMA+0x6c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008568:	68a0      	ldr	r0, [r4, #8]

    /* Case of use of channel 1 */
    switch (Alignment)
 800856a:	2f04      	cmp	r7, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800856c:	4a37      	ldr	r2, [pc, #220]	; (800864c <HAL_DAC_Start_DMA+0x100>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800856e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008654 <HAL_DAC_Start_DMA+0x108>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008572:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008574:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8008576:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800857a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800857e:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 8008658 <HAL_DAC_Start_DMA+0x10c>
 8008582:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008586:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 8008588:	d042      	beq.n	8008610 <HAL_DAC_Start_DMA+0xc4>
 800858a:	2f08      	cmp	r7, #8
 800858c:	d03d      	beq.n	800860a <HAL_DAC_Start_DMA+0xbe>
 800858e:	2f00      	cmp	r7, #0
 8008590:	d038      	beq.n	8008604 <HAL_DAC_Start_DMA+0xb8>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008592:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8008594:	6837      	ldr	r7, [r6, #0]
 8008596:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
 800859a:	6037      	str	r7, [r6, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800859c:	f000 fd1a 	bl	8008fd4 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80085a0:	2300      	movs	r3, #0
 80085a2:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 80085a4:	bb38      	cbnz	r0, 80085f6 <HAL_DAC_Start_DMA+0xaa>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80085a6:	6822      	ldr	r2, [r4, #0]
 80085a8:	f005 0510 	and.w	r5, r5, #16
 80085ac:	2301      	movs	r3, #1
 80085ae:	6811      	ldr	r1, [r2, #0]
 80085b0:	40ab      	lsls	r3, r5
 80085b2:	430b      	orrs	r3, r1
 80085b4:	6013      	str	r3, [r2, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 80085b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80085b8:	68e0      	ldr	r0, [r4, #12]
    switch (Alignment)
 80085ba:	2f04      	cmp	r7, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80085bc:	4a24      	ldr	r2, [pc, #144]	; (8008650 <HAL_DAC_Start_DMA+0x104>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80085be:	f8df c09c 	ldr.w	ip, [pc, #156]	; 800865c <HAL_DAC_Start_DMA+0x110>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80085c2:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80085c4:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80085c6:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80085ca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80085ce:	f8df c090 	ldr.w	ip, [pc, #144]	; 8008660 <HAL_DAC_Start_DMA+0x114>
 80085d2:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80085d6:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 80085d8:	d02f      	beq.n	800863a <HAL_DAC_Start_DMA+0xee>
 80085da:	2f08      	cmp	r7, #8
 80085dc:	d024      	beq.n	8008628 <HAL_DAC_Start_DMA+0xdc>
 80085de:	b1d7      	cbz	r7, 8008616 <HAL_DAC_Start_DMA+0xca>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80085e0:	6837      	ldr	r7, [r6, #0]
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80085e2:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80085e4:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 80085e8:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80085ea:	f000 fcf3 	bl	8008fd4 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 80085ee:	2300      	movs	r3, #0
 80085f0:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 80085f2:	2800      	cmp	r0, #0
 80085f4:	d0d7      	beq.n	80085a6 <HAL_DAC_Start_DMA+0x5a>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80085f6:	6923      	ldr	r3, [r4, #16]
 80085f8:	f043 0304 	orr.w	r3, r3, #4
 80085fc:	6123      	str	r3, [r4, #16]
}
 80085fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdac);
 8008600:	2002      	movs	r0, #2
}
 8008602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8008604:	f106 0208 	add.w	r2, r6, #8
        break;
 8008608:	e7c4      	b.n	8008594 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800860a:	f106 0210 	add.w	r2, r6, #16
        break;
 800860e:	e7c1      	b.n	8008594 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8008610:	f106 020c 	add.w	r2, r6, #12
        break;
 8008614:	e7be      	b.n	8008594 <HAL_DAC_Start_DMA+0x48>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008616:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8008618:	f106 0214 	add.w	r2, r6, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800861c:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008620:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008622:	f000 fcd7 	bl	8008fd4 <HAL_DMA_Start_IT>
 8008626:	e7e2      	b.n	80085ee <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008628:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800862a:	f106 021c 	add.w	r2, r6, #28
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800862e:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008632:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008634:	f000 fcce 	bl	8008fd4 <HAL_DMA_Start_IT>
 8008638:	e7d9      	b.n	80085ee <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800863a:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800863c:	f106 0218 	add.w	r2, r6, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008640:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008644:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008646:	f000 fcc5 	bl	8008fd4 <HAL_DMA_Start_IT>
 800864a:	e7d0      	b.n	80085ee <HAL_DAC_Start_DMA+0xa2>
 800864c:	08008695 	.word	0x08008695
 8008650:	08008895 	.word	0x08008895
 8008654:	080086a5 	.word	0x080086a5
 8008658:	080086b5 	.word	0x080086b5
 800865c:	080088a9 	.word	0x080088a9
 8008660:	080088b9 	.word	0x080088b9

08008664 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8008664:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8008666:	6800      	ldr	r0, [r0, #0]
{
 8008668:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 800866a:	2400      	movs	r4, #0
 800866c:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 800866e:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8008670:	b951      	cbnz	r1, 8008688 <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8008672:	9901      	ldr	r1, [sp, #4]
 8008674:	3108      	adds	r1, #8
 8008676:	440a      	add	r2, r1
 8008678:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800867a:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 800867c:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 800867e:	6013      	str	r3, [r2, #0]
}
 8008680:	b003      	add	sp, #12
 8008682:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008686:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8008688:	9901      	ldr	r1, [sp, #4]
 800868a:	3114      	adds	r1, #20
 800868c:	440a      	add	r2, r1
 800868e:	9201      	str	r2, [sp, #4]
 8008690:	e7f3      	b.n	800867a <HAL_DAC_SetValue+0x16>
 8008692:	bf00      	nop

08008694 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8008694:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008696:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8008698:	4620      	mov	r0, r4
 800869a:	f7fc f9a3 	bl	80049e4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800869e:	2301      	movs	r3, #1
 80086a0:	7123      	strb	r3, [r4, #4]
}
 80086a2:	bd10      	pop	{r4, pc}

080086a4 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80086a4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80086a6:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80086a8:	f7fc f9a4 	bl	80049f4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80086ac:	bd08      	pop	{r3, pc}
 80086ae:	bf00      	nop

080086b0 <HAL_DAC_ErrorCallbackCh1>:
 80086b0:	4770      	bx	lr
 80086b2:	bf00      	nop

080086b4 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80086b4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80086b6:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80086b8:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80086ba:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80086bc:	f043 0304 	orr.w	r3, r3, #4
 80086c0:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 80086c2:	f7ff fff5 	bl	80086b0 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80086c6:	2301      	movs	r3, #1
 80086c8:	7123      	strb	r3, [r4, #4]
}
 80086ca:	bd10      	pop	{r4, pc}

080086cc <HAL_DAC_DMAUnderrunCallbackCh1>:
 80086cc:	4770      	bx	lr
 80086ce:	bf00      	nop

080086d0 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80086d0:	6803      	ldr	r3, [r0, #0]
 80086d2:	681a      	ldr	r2, [r3, #0]
 80086d4:	0491      	lsls	r1, r2, #18
{
 80086d6:	b510      	push	{r4, lr}
 80086d8:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80086da:	d502      	bpl.n	80086e2 <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80086dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80086de:	0492      	lsls	r2, r2, #18
 80086e0:	d418      	bmi.n	8008714 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80086e2:	681a      	ldr	r2, [r3, #0]
 80086e4:	0091      	lsls	r1, r2, #2
 80086e6:	d502      	bpl.n	80086ee <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80086e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80086ea:	0092      	lsls	r2, r2, #2
 80086ec:	d400      	bmi.n	80086f0 <HAL_DAC_IRQHandler+0x20>
}
 80086ee:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 80086f0:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80086f2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80086f6:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 80086f8:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80086fa:	6922      	ldr	r2, [r4, #16]
 80086fc:	f042 0202 	orr.w	r2, r2, #2
 8008700:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8008702:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 800870a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800870e:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8008710:	f000 b8de 	b.w	80088d0 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8008714:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8008716:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 800871a:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800871c:	6902      	ldr	r2, [r0, #16]
 800871e:	f042 0201 	orr.w	r2, r2, #1
 8008722:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8008724:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008726:	681a      	ldr	r2, [r3, #0]
 8008728:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800872c:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800872e:	f7ff ffcd 	bl	80086cc <HAL_DAC_DMAUnderrunCallbackCh1>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8008732:	6823      	ldr	r3, [r4, #0]
 8008734:	e7d5      	b.n	80086e2 <HAL_DAC_IRQHandler+0x12>
 8008736:	bf00      	nop

08008738 <HAL_DAC_ConfigChannel>:
{
 8008738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdac);
 800873c:	7943      	ldrb	r3, [r0, #5]
{
 800873e:	460e      	mov	r6, r1
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8008740:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 8008742:	2b01      	cmp	r3, #1
 8008744:	f000 8097 	beq.w	8008876 <HAL_DAC_ConfigChannel+0x13e>
 8008748:	2301      	movs	r3, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800874a:	2904      	cmp	r1, #4
 800874c:	4605      	mov	r5, r0
 800874e:	4614      	mov	r4, r2
  __HAL_LOCK(hdac);
 8008750:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8008752:	f04f 0302 	mov.w	r3, #2
 8008756:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008758:	d044      	beq.n	80087e4 <HAL_DAC_ConfigChannel+0xac>
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800875a:	f002 0210 	and.w	r2, r2, #16
    tmpreg1 = hdac->Instance->CCR;
 800875e:	6800      	ldr	r0, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8008760:	6933      	ldr	r3, [r6, #16]
 8008762:	2b01      	cmp	r3, #1
 8008764:	d108      	bne.n	8008778 <HAL_DAC_ConfigChannel+0x40>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8008766:	231f      	movs	r3, #31
    tmpreg1 = hdac->Instance->CCR;
 8008768:	6b84      	ldr	r4, [r0, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800876a:	4093      	lsls	r3, r2
 800876c:	ea24 0403 	bic.w	r4, r4, r3
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008770:	6973      	ldr	r3, [r6, #20]
 8008772:	4093      	lsls	r3, r2
 8008774:	4323      	orrs	r3, r4
    hdac->Instance->CCR = tmpreg1;
 8008776:	6383      	str	r3, [r0, #56]	; 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8008778:	2307      	movs	r3, #7
  tmpreg1 = hdac->Instance->MCR;
 800877a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800877c:	4093      	lsls	r3, r2
 800877e:	ea24 0403 	bic.w	r4, r4, r3
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8008782:	e9d6 7302 	ldrd	r7, r3, [r6, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8008786:	2b01      	cmp	r3, #1
 8008788:	d028      	beq.n	80087dc <HAL_DAC_ConfigChannel+0xa4>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800878a:	2b02      	cmp	r3, #2
 800878c:	d028      	beq.n	80087e0 <HAL_DAC_ConfigChannel+0xa8>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800878e:	fab7 f387 	clz	r3, r7
 8008792:	095b      	lsrs	r3, r3, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8008794:	433b      	orrs	r3, r7
 8008796:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008798:	6871      	ldr	r1, [r6, #4]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800879a:	4093      	lsls	r3, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800879c:	4091      	lsls	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800879e:	4323      	orrs	r3, r4
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80087a0:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  hdac->Instance->MCR = tmpreg1;
 80087a4:	63c3      	str	r3, [r0, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80087a6:	4094      	lsls	r4, r2
 80087a8:	6803      	ldr	r3, [r0, #0]
 80087aa:	ea23 0304 	bic.w	r3, r3, r4
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80087ae:	f640 74fe 	movw	r4, #4094	; 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80087b2:	6003      	str	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80087b4:	4094      	lsls	r4, r2
  tmpreg1 = hdac->Instance->CR;
 80087b6:	6803      	ldr	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80087b8:	ea23 0304 	bic.w	r3, r3, r4
  hdac->State = HAL_DAC_STATE_READY;
 80087bc:	2401      	movs	r4, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80087be:	430b      	orrs	r3, r1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80087c0:	21c0      	movs	r1, #192	; 0xc0
  hdac->Instance->CR = tmpreg1;
 80087c2:	6003      	str	r3, [r0, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80087c4:	fa01 f202 	lsl.w	r2, r1, r2
 80087c8:	6803      	ldr	r3, [r0, #0]
  __HAL_UNLOCK(hdac);
 80087ca:	2100      	movs	r1, #0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80087cc:	ea23 0302 	bic.w	r3, r3, r2
 80087d0:	6003      	str	r3, [r0, #0]
  return HAL_OK;
 80087d2:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 80087d4:	712c      	strb	r4, [r5, #4]
  __HAL_UNLOCK(hdac);
 80087d6:	7169      	strb	r1, [r5, #5]
}
 80087d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 80087dc:	2300      	movs	r3, #0
 80087de:	e7d9      	b.n	8008794 <HAL_DAC_ConfigChannel+0x5c>
    connectOnChip = DAC_MCR_MODE1_0;
 80087e0:	2301      	movs	r3, #1
 80087e2:	e7d7      	b.n	8008794 <HAL_DAC_ConfigChannel+0x5c>
    tickstart = HAL_GetTick();
 80087e4:	f7fe fa4c 	bl	8006c80 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80087e8:	682b      	ldr	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80087ea:	4607      	mov	r7, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80087ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (Channel == DAC_CHANNEL_1)
 80087ee:	bb1c      	cbnz	r4, 8008838 <HAL_DAC_ConfigChannel+0x100>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80087f0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 800888c <HAL_DAC_ConfigChannel+0x154>
 80087f4:	ea13 0f08 	tst.w	r3, r8
 80087f8:	d00d      	beq.n	8008816 <HAL_DAC_ConfigChannel+0xde>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80087fa:	f7fe fa41 	bl	8006c80 <HAL_GetTick>
 80087fe:	1bc3      	subs	r3, r0, r7
 8008800:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008802:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008804:	d903      	bls.n	800880e <HAL_DAC_ConfigChannel+0xd6>
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008806:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008808:	ea12 0f08 	tst.w	r2, r8
 800880c:	d136      	bne.n	800887c <HAL_DAC_ConfigChannel+0x144>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800880e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008810:	ea13 0f08 	tst.w	r3, r8
 8008814:	d1f1      	bne.n	80087fa <HAL_DAC_ConfigChannel+0xc2>
      HAL_Delay(1);
 8008816:	2001      	movs	r0, #1
 8008818:	f7fe fa38 	bl	8006c8c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800881c:	6828      	ldr	r0, [r5, #0]
 800881e:	69b3      	ldr	r3, [r6, #24]
 8008820:	6403      	str	r3, [r0, #64]	; 0x40
 8008822:	e011      	b.n	8008848 <HAL_DAC_ConfigChannel+0x110>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008824:	f7fe fa2c 	bl	8006c80 <HAL_GetTick>
 8008828:	1bc3      	subs	r3, r0, r7
 800882a:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800882c:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800882e:	d902      	bls.n	8008836 <HAL_DAC_ConfigChannel+0xfe>
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008830:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008832:	2a00      	cmp	r2, #0
 8008834:	db22      	blt.n	800887c <HAL_DAC_ConfigChannel+0x144>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008838:	2b00      	cmp	r3, #0
 800883a:	dbf3      	blt.n	8008824 <HAL_DAC_ConfigChannel+0xec>
      HAL_Delay(1U);
 800883c:	2001      	movs	r0, #1
 800883e:	f7fe fa25 	bl	8006c8c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8008842:	6828      	ldr	r0, [r5, #0]
 8008844:	69b3      	ldr	r3, [r6, #24]
 8008846:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8008848:	f004 0210 	and.w	r2, r4, #16
 800884c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8008850:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8008852:	4091      	lsls	r1, r2
 8008854:	ea23 0301 	bic.w	r3, r3, r1
 8008858:	69f1      	ldr	r1, [r6, #28]
 800885a:	4091      	lsls	r1, r2
 800885c:	430b      	orrs	r3, r1
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800885e:	21ff      	movs	r1, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8008860:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008862:	4091      	lsls	r1, r2
 8008864:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008866:	ea23 0301 	bic.w	r3, r3, r1
 800886a:	6a31      	ldr	r1, [r6, #32]
 800886c:	4091      	lsls	r1, r2
 800886e:	430b      	orrs	r3, r1
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8008870:	6831      	ldr	r1, [r6, #0]
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008872:	64c3      	str	r3, [r0, #76]	; 0x4c
 8008874:	e774      	b.n	8008760 <HAL_DAC_ConfigChannel+0x28>
  __HAL_LOCK(hdac);
 8008876:	2002      	movs	r0, #2
}
 8008878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800887c:	692b      	ldr	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800887e:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008880:	f043 0308 	orr.w	r3, r3, #8
            return HAL_TIMEOUT;
 8008884:	4610      	mov	r0, r2
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008886:	612b      	str	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008888:	712a      	strb	r2, [r5, #4]
            return HAL_TIMEOUT;
 800888a:	e7a5      	b.n	80087d8 <HAL_DAC_ConfigChannel+0xa0>
 800888c:	20008000 	.word	0x20008000

08008890 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8008890:	4770      	bx	lr
 8008892:	bf00      	nop

08008894 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8008894:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008896:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8008898:	4620      	mov	r0, r4
 800889a:	f7ff fff9 	bl	8008890 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800889e:	2301      	movs	r3, #1
 80088a0:	7123      	strb	r3, [r4, #4]
}
 80088a2:	bd10      	pop	{r4, pc}

080088a4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 80088a4:	4770      	bx	lr
 80088a6:	bf00      	nop

080088a8 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80088a8:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80088aa:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80088ac:	f7ff fffa 	bl	80088a4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80088b0:	bd08      	pop	{r3, pc}
 80088b2:	bf00      	nop

080088b4 <HAL_DACEx_ErrorCallbackCh2>:
 80088b4:	4770      	bx	lr
 80088b6:	bf00      	nop

080088b8 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80088b8:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088ba:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80088bc:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80088be:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80088c0:	f043 0304 	orr.w	r3, r3, #4
 80088c4:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80088c6:	f7ff fff5 	bl	80088b4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80088ca:	2301      	movs	r3, #1
 80088cc:	7123      	strb	r3, [r4, #4]
}
 80088ce:	bd10      	pop	{r4, pc}

080088d0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 80088d0:	4770      	bx	lr
 80088d2:	bf00      	nop

080088d4 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80088d4:	6802      	ldr	r2, [r0, #0]
{
 80088d6:	4601      	mov	r1, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80088d8:	4b32      	ldr	r3, [pc, #200]	; (80089a4 <DMA_CalcBaseAndBitshift+0xd0>)
 80088da:	4833      	ldr	r0, [pc, #204]	; (80089a8 <DMA_CalcBaseAndBitshift+0xd4>)
{
 80088dc:	b470      	push	{r4, r5, r6}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80088de:	4e33      	ldr	r6, [pc, #204]	; (80089ac <DMA_CalcBaseAndBitshift+0xd8>)
 80088e0:	4d33      	ldr	r5, [pc, #204]	; (80089b0 <DMA_CalcBaseAndBitshift+0xdc>)
 80088e2:	42b2      	cmp	r2, r6
 80088e4:	bf18      	it	ne
 80088e6:	429a      	cmpne	r2, r3
 80088e8:	4c32      	ldr	r4, [pc, #200]	; (80089b4 <DMA_CalcBaseAndBitshift+0xe0>)
 80088ea:	bf0c      	ite	eq
 80088ec:	2301      	moveq	r3, #1
 80088ee:	2300      	movne	r3, #0
 80088f0:	42aa      	cmp	r2, r5
 80088f2:	bf08      	it	eq
 80088f4:	f043 0301 	orreq.w	r3, r3, #1
 80088f8:	42a2      	cmp	r2, r4
 80088fa:	bf08      	it	eq
 80088fc:	f043 0301 	orreq.w	r3, r3, #1
 8008900:	3430      	adds	r4, #48	; 0x30
 8008902:	4282      	cmp	r2, r0
 8008904:	bf08      	it	eq
 8008906:	f043 0301 	orreq.w	r3, r3, #1
 800890a:	3030      	adds	r0, #48	; 0x30
 800890c:	42a2      	cmp	r2, r4
 800890e:	bf08      	it	eq
 8008910:	f043 0301 	orreq.w	r3, r3, #1
 8008914:	3430      	adds	r4, #48	; 0x30
 8008916:	4282      	cmp	r2, r0
 8008918:	bf08      	it	eq
 800891a:	f043 0301 	orreq.w	r3, r3, #1
 800891e:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8008922:	42a2      	cmp	r2, r4
 8008924:	bf08      	it	eq
 8008926:	f043 0301 	orreq.w	r3, r3, #1
 800892a:	f504 745c 	add.w	r4, r4, #880	; 0x370
 800892e:	4282      	cmp	r2, r0
 8008930:	bf08      	it	eq
 8008932:	f043 0301 	orreq.w	r3, r3, #1
 8008936:	3030      	adds	r0, #48	; 0x30
 8008938:	42a2      	cmp	r2, r4
 800893a:	bf08      	it	eq
 800893c:	f043 0301 	orreq.w	r3, r3, #1
 8008940:	3430      	adds	r4, #48	; 0x30
 8008942:	4282      	cmp	r2, r0
 8008944:	bf08      	it	eq
 8008946:	f043 0301 	orreq.w	r3, r3, #1
 800894a:	3030      	adds	r0, #48	; 0x30
 800894c:	42a2      	cmp	r2, r4
 800894e:	bf08      	it	eq
 8008950:	f043 0301 	orreq.w	r3, r3, #1
 8008954:	3430      	adds	r4, #48	; 0x30
 8008956:	4282      	cmp	r2, r0
 8008958:	bf08      	it	eq
 800895a:	f043 0301 	orreq.w	r3, r3, #1
 800895e:	3030      	adds	r0, #48	; 0x30
 8008960:	42a2      	cmp	r2, r4
 8008962:	bf08      	it	eq
 8008964:	f043 0301 	orreq.w	r3, r3, #1
 8008968:	4282      	cmp	r2, r0
 800896a:	bf08      	it	eq
 800896c:	f043 0301 	orreq.w	r3, r3, #1
 8008970:	b913      	cbnz	r3, 8008978 <DMA_CalcBaseAndBitshift+0xa4>
 8008972:	4b11      	ldr	r3, [pc, #68]	; (80089b8 <DMA_CalcBaseAndBitshift+0xe4>)
 8008974:	429a      	cmp	r2, r3
 8008976:	d112      	bne.n	800899e <DMA_CalcBaseAndBitshift+0xca>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008978:	b2d3      	uxtb	r3, r2
 800897a:	4810      	ldr	r0, [pc, #64]	; (80089bc <DMA_CalcBaseAndBitshift+0xe8>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800897c:	4c10      	ldr	r4, [pc, #64]	; (80089c0 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800897e:	3b10      	subs	r3, #16
 8008980:	fba0 5003 	umull	r5, r0, r0, r3

    if (stream_number > 3U)
 8008984:	2b5f      	cmp	r3, #95	; 0x5f
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008986:	ea4f 1010 	mov.w	r0, r0, lsr #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800898a:	5c20      	ldrb	r0, [r4, r0]
 800898c:	65c8      	str	r0, [r1, #92]	; 0x5c
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800898e:	480d      	ldr	r0, [pc, #52]	; (80089c4 <DMA_CalcBaseAndBitshift+0xf0>)
 8008990:	ea00 0002 	and.w	r0, r0, r2
 8008994:	bf88      	it	hi
 8008996:	3004      	addhi	r0, #4
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8008998:	6588      	str	r0, [r1, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 800899a:	bc70      	pop	{r4, r5, r6}
 800899c:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800899e:	f022 00ff 	bic.w	r0, r2, #255	; 0xff
 80089a2:	e7f9      	b.n	8008998 <DMA_CalcBaseAndBitshift+0xc4>
 80089a4:	40020010 	.word	0x40020010
 80089a8:	40020070 	.word	0x40020070
 80089ac:	40020028 	.word	0x40020028
 80089b0:	40020040 	.word	0x40020040
 80089b4:	40020058 	.word	0x40020058
 80089b8:	400204b8 	.word	0x400204b8
 80089bc:	aaaaaaab 	.word	0xaaaaaaab
 80089c0:	0801df74 	.word	0x0801df74
 80089c4:	fffffc00 	.word	0xfffffc00

080089c8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80089c8:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80089ca:	4a27      	ldr	r2, [pc, #156]	; (8008a68 <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 80089cc:	4927      	ldr	r1, [pc, #156]	; (8008a6c <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
{
 80089ce:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80089d0:	4d27      	ldr	r5, [pc, #156]	; (8008a70 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 80089d2:	4c28      	ldr	r4, [pc, #160]	; (8008a74 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 80089d4:	42ab      	cmp	r3, r5
 80089d6:	bf18      	it	ne
 80089d8:	4293      	cmpne	r3, r2
 80089da:	bf0c      	ite	eq
 80089dc:	2201      	moveq	r2, #1
 80089de:	2200      	movne	r2, #0
 80089e0:	428b      	cmp	r3, r1
 80089e2:	bf08      	it	eq
 80089e4:	f042 0201 	orreq.w	r2, r2, #1
 80089e8:	3128      	adds	r1, #40	; 0x28
 80089ea:	42a3      	cmp	r3, r4
 80089ec:	bf08      	it	eq
 80089ee:	f042 0201 	orreq.w	r2, r2, #1
 80089f2:	3428      	adds	r4, #40	; 0x28
 80089f4:	428b      	cmp	r3, r1
 80089f6:	bf08      	it	eq
 80089f8:	f042 0201 	orreq.w	r2, r2, #1
 80089fc:	3128      	adds	r1, #40	; 0x28
 80089fe:	42a3      	cmp	r3, r4
 8008a00:	bf08      	it	eq
 8008a02:	f042 0201 	orreq.w	r2, r2, #1
 8008a06:	428b      	cmp	r3, r1
 8008a08:	bf08      	it	eq
 8008a0a:	f042 0201 	orreq.w	r2, r2, #1
 8008a0e:	b912      	cbnz	r2, 8008a16 <DMA_CalcDMAMUXChannelBaseAndMask+0x4e>
 8008a10:	4a19      	ldr	r2, [pc, #100]	; (8008a78 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d113      	bne.n	8008a3e <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	4918      	ldr	r1, [pc, #96]	; (8008a7c <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008a1a:	4a19      	ldr	r2, [pc, #100]	; (8008a80 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008a1c:	3b08      	subs	r3, #8
 8008a1e:	4c19      	ldr	r4, [pc, #100]	; (8008a84 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
 8008a20:	fba1 1303 	umull	r1, r3, r1, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008a24:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008a26:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008a2a:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008a2e:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008a30:	fa01 f303 	lsl.w	r3, r1, r3
 8008a34:	6683      	str	r3, [r0, #104]	; 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008a36:	e9c0 2418 	strd	r2, r4, [r0, #96]	; 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008a3a:	bc30      	pop	{r4, r5}
 8008a3c:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008a3e:	b2d9      	uxtb	r1, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008a40:	4a11      	ldr	r2, [pc, #68]	; (8008a88 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008a42:	4c12      	ldr	r4, [pc, #72]	; (8008a8c <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
 8008a44:	3910      	subs	r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008a46:	441a      	add	r2, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008a48:	fba4 4101 	umull	r4, r1, r4, r1
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008a4c:	2aa8      	cmp	r2, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008a4e:	ea4f 1111 	mov.w	r1, r1, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008a52:	d800      	bhi.n	8008a56 <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 8008a54:	3108      	adds	r1, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008a56:	4a0e      	ldr	r2, [pc, #56]	; (8008a90 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008a58:	f001 041f 	and.w	r4, r1, #31
 8008a5c:	2301      	movs	r3, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008a5e:	440a      	add	r2, r1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008a60:	40a3      	lsls	r3, r4
 8008a62:	4c0c      	ldr	r4, [pc, #48]	; (8008a94 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008a64:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008a66:	e7e5      	b.n	8008a34 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>
 8008a68:	58025408 	.word	0x58025408
 8008a6c:	58025430 	.word	0x58025430
 8008a70:	5802541c 	.word	0x5802541c
 8008a74:	58025444 	.word	0x58025444
 8008a78:	58025494 	.word	0x58025494
 8008a7c:	cccccccd 	.word	0xcccccccd
 8008a80:	16009600 	.word	0x16009600
 8008a84:	58025880 	.word	0x58025880
 8008a88:	bffdfbf0 	.word	0xbffdfbf0
 8008a8c:	aaaaaaab 	.word	0xaaaaaaab
 8008a90:	10008200 	.word	0x10008200
 8008a94:	40020880 	.word	0x40020880

08008a98 <HAL_DMA_Init>:
{
 8008a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a9c:	4605      	mov	r5, r0
 8008a9e:	b083      	sub	sp, #12
  uint32_t tickstart = HAL_GetTick();
 8008aa0:	f7fe f8ee 	bl	8006c80 <HAL_GetTick>
  if(hdma == NULL)
 8008aa4:	2d00      	cmp	r5, #0
 8008aa6:	f000 8199 	beq.w	8008ddc <HAL_DMA_Init+0x344>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008aaa:	682c      	ldr	r4, [r5, #0]
 8008aac:	4606      	mov	r6, r0
 8008aae:	4ba0      	ldr	r3, [pc, #640]	; (8008d30 <HAL_DMA_Init+0x298>)
 8008ab0:	429c      	cmp	r4, r3
 8008ab2:	d048      	beq.n	8008b46 <HAL_DMA_Init+0xae>
 8008ab4:	3318      	adds	r3, #24
 8008ab6:	429c      	cmp	r4, r3
 8008ab8:	d045      	beq.n	8008b46 <HAL_DMA_Init+0xae>
 8008aba:	3330      	adds	r3, #48	; 0x30
 8008abc:	4a9d      	ldr	r2, [pc, #628]	; (8008d34 <HAL_DMA_Init+0x29c>)
 8008abe:	4294      	cmp	r4, r2
 8008ac0:	bf18      	it	ne
 8008ac2:	429c      	cmpne	r4, r3
 8008ac4:	f102 0230 	add.w	r2, r2, #48	; 0x30
 8008ac8:	bf0c      	ite	eq
 8008aca:	2301      	moveq	r3, #1
 8008acc:	2300      	movne	r3, #0
 8008ace:	4294      	cmp	r4, r2
 8008ad0:	bf08      	it	eq
 8008ad2:	f043 0301 	orreq.w	r3, r3, #1
 8008ad6:	3218      	adds	r2, #24
 8008ad8:	4294      	cmp	r4, r2
 8008ada:	bf08      	it	eq
 8008adc:	f043 0301 	orreq.w	r3, r3, #1
 8008ae0:	3218      	adds	r2, #24
 8008ae2:	4294      	cmp	r4, r2
 8008ae4:	bf08      	it	eq
 8008ae6:	f043 0301 	orreq.w	r3, r3, #1
 8008aea:	3218      	adds	r2, #24
 8008aec:	4294      	cmp	r4, r2
 8008aee:	bf08      	it	eq
 8008af0:	f043 0301 	orreq.w	r3, r3, #1
 8008af4:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8008af8:	4294      	cmp	r4, r2
 8008afa:	bf08      	it	eq
 8008afc:	f043 0301 	orreq.w	r3, r3, #1
 8008b00:	3218      	adds	r2, #24
 8008b02:	4294      	cmp	r4, r2
 8008b04:	bf08      	it	eq
 8008b06:	f043 0301 	orreq.w	r3, r3, #1
 8008b0a:	3218      	adds	r2, #24
 8008b0c:	4294      	cmp	r4, r2
 8008b0e:	bf08      	it	eq
 8008b10:	f043 0301 	orreq.w	r3, r3, #1
 8008b14:	3218      	adds	r2, #24
 8008b16:	4294      	cmp	r4, r2
 8008b18:	bf08      	it	eq
 8008b1a:	f043 0301 	orreq.w	r3, r3, #1
 8008b1e:	3218      	adds	r2, #24
 8008b20:	4294      	cmp	r4, r2
 8008b22:	bf08      	it	eq
 8008b24:	f043 0301 	orreq.w	r3, r3, #1
 8008b28:	3218      	adds	r2, #24
 8008b2a:	4294      	cmp	r4, r2
 8008b2c:	bf08      	it	eq
 8008b2e:	f043 0301 	orreq.w	r3, r3, #1
 8008b32:	3218      	adds	r2, #24
 8008b34:	4294      	cmp	r4, r2
 8008b36:	bf08      	it	eq
 8008b38:	f043 0301 	orreq.w	r3, r3, #1
 8008b3c:	b91b      	cbnz	r3, 8008b46 <HAL_DMA_Init+0xae>
 8008b3e:	4b7e      	ldr	r3, [pc, #504]	; (8008d38 <HAL_DMA_Init+0x2a0>)
 8008b40:	429c      	cmp	r4, r3
 8008b42:	f040 81a4 	bne.w	8008e8e <HAL_DMA_Init+0x3f6>
    hdma->State = HAL_DMA_STATE_BUSY;
 8008b46:	2302      	movs	r3, #2
 8008b48:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 8008b52:	6823      	ldr	r3, [r4, #0]
 8008b54:	f023 0301 	bic.w	r3, r3, #1
 8008b58:	6023      	str	r3, [r4, #0]
 8008b5a:	e006      	b.n	8008b6a <HAL_DMA_Init+0xd2>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008b5c:	f7fe f890 	bl	8006c80 <HAL_GetTick>
 8008b60:	1b80      	subs	r0, r0, r6
 8008b62:	2805      	cmp	r0, #5
 8008b64:	f200 8120 	bhi.w	8008da8 <HAL_DMA_Init+0x310>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008b68:	682c      	ldr	r4, [r5, #0]
 8008b6a:	6823      	ldr	r3, [r4, #0]
 8008b6c:	07df      	lsls	r7, r3, #31
 8008b6e:	d4f5      	bmi.n	8008b5c <HAL_DMA_Init+0xc4>
    registerValue |=  hdma->Init.Direction           |
 8008b70:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b74:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 8008b76:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b78:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8008b7a:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b7c:	430b      	orrs	r3, r1
 8008b7e:	6969      	ldr	r1, [r5, #20]
 8008b80:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b82:	69e9      	ldr	r1, [r5, #28]
 8008b84:	4313      	orrs	r3, r2
 8008b86:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008b88:	496c      	ldr	r1, [pc, #432]	; (8008d3c <HAL_DMA_Init+0x2a4>)
 8008b8a:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8008b8c:	6a28      	ldr	r0, [r5, #32]
 8008b8e:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008b90:	486b      	ldr	r0, [pc, #428]	; (8008d40 <HAL_DMA_Init+0x2a8>)
    registerValue |=  hdma->Init.Direction           |
 8008b92:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008b94:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8008b96:	2904      	cmp	r1, #4
 8008b98:	f000 8124 	beq.w	8008de4 <HAL_DMA_Init+0x34c>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008b9c:	6806      	ldr	r6, [r0, #0]
 8008b9e:	4869      	ldr	r0, [pc, #420]	; (8008d44 <HAL_DMA_Init+0x2ac>)
 8008ba0:	4030      	ands	r0, r6
 8008ba2:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
 8008ba6:	f080 80dd 	bcs.w	8008d64 <HAL_DMA_Init+0x2cc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008baa:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008bac:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008bae:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8008bb2:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8008bb4:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008bb6:	4628      	mov	r0, r5
 8008bb8:	f7ff fe8c 	bl	80088d4 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008bbc:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8008bbe:	233f      	movs	r3, #63	; 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008bc0:	495b      	ldr	r1, [pc, #364]	; (8008d30 <HAL_DMA_Init+0x298>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008bc2:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008bc6:	4e60      	ldr	r6, [pc, #384]	; (8008d48 <HAL_DMA_Init+0x2b0>)
 8008bc8:	4f60      	ldr	r7, [pc, #384]	; (8008d4c <HAL_DMA_Init+0x2b4>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008bca:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008bcc:	4a60      	ldr	r2, [pc, #384]	; (8008d50 <HAL_DMA_Init+0x2b8>)
 8008bce:	1ba6      	subs	r6, r4, r6
 8008bd0:	1be7      	subs	r7, r4, r7
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008bd2:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008bd4:	eba4 0b02 	sub.w	fp, r4, r2
 8008bd8:	4b5e      	ldr	r3, [pc, #376]	; (8008d54 <HAL_DMA_Init+0x2bc>)
 8008bda:	fab6 f686 	clz	r6, r6
 8008bde:	fabb fb8b 	clz	fp, fp
 8008be2:	fab7 f787 	clz	r7, r7
 8008be6:	eba4 0a03 	sub.w	sl, r4, r3
 8008bea:	4b5b      	ldr	r3, [pc, #364]	; (8008d58 <HAL_DMA_Init+0x2c0>)
 8008bec:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 8008bf0:	485a      	ldr	r0, [pc, #360]	; (8008d5c <HAL_DMA_Init+0x2c4>)
 8008bf2:	429c      	cmp	r4, r3
 8008bf4:	bf18      	it	ne
 8008bf6:	428c      	cmpne	r4, r1
 8008bf8:	f103 0318 	add.w	r3, r3, #24
 8008bfc:	faba fa8a 	clz	sl, sl
 8008c00:	ea4f 1656 	mov.w	r6, r6, lsr #5
 8008c04:	bf0c      	ite	eq
 8008c06:	2101      	moveq	r1, #1
 8008c08:	2100      	movne	r1, #0
 8008c0a:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8008c0e:	1a22      	subs	r2, r4, r0
 8008c10:	429c      	cmp	r4, r3
 8008c12:	bf08      	it	eq
 8008c14:	f041 0101 	orreq.w	r1, r1, #1
 8008c18:	3318      	adds	r3, #24
 8008c1a:	097f      	lsrs	r7, r7, #5
 8008c1c:	fab2 f282 	clz	r2, r2
 8008c20:	429c      	cmp	r4, r3
 8008c22:	bf08      	it	eq
 8008c24:	f041 0101 	orreq.w	r1, r1, #1
 8008c28:	3318      	adds	r3, #24
 8008c2a:	0952      	lsrs	r2, r2, #5
 8008c2c:	429c      	cmp	r4, r3
 8008c2e:	bf08      	it	eq
 8008c30:	f041 0101 	orreq.w	r1, r1, #1
 8008c34:	3318      	adds	r3, #24
 8008c36:	9201      	str	r2, [sp, #4]
 8008c38:	429c      	cmp	r4, r3
 8008c3a:	bf08      	it	eq
 8008c3c:	f041 0101 	orreq.w	r1, r1, #1
 8008c40:	3318      	adds	r3, #24
 8008c42:	429c      	cmp	r4, r3
 8008c44:	bf08      	it	eq
 8008c46:	f041 0101 	orreq.w	r1, r1, #1
 8008c4a:	3318      	adds	r3, #24
 8008c4c:	429c      	cmp	r4, r3
 8008c4e:	bf08      	it	eq
 8008c50:	f041 0101 	orreq.w	r1, r1, #1
 8008c54:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008c58:	429c      	cmp	r4, r3
 8008c5a:	bf08      	it	eq
 8008c5c:	f041 0101 	orreq.w	r1, r1, #1
 8008c60:	3318      	adds	r3, #24
 8008c62:	429c      	cmp	r4, r3
 8008c64:	bf08      	it	eq
 8008c66:	f041 0101 	orreq.w	r1, r1, #1
 8008c6a:	3318      	adds	r3, #24
 8008c6c:	429c      	cmp	r4, r3
 8008c6e:	bf08      	it	eq
 8008c70:	f041 0101 	orreq.w	r1, r1, #1
 8008c74:	3318      	adds	r3, #24
 8008c76:	429c      	cmp	r4, r3
 8008c78:	bf08      	it	eq
 8008c7a:	f041 0101 	orreq.w	r1, r1, #1
 8008c7e:	3318      	adds	r3, #24
 8008c80:	429c      	cmp	r4, r3
 8008c82:	bf08      	it	eq
 8008c84:	f041 0101 	orreq.w	r1, r1, #1
 8008c88:	3318      	adds	r3, #24
 8008c8a:	429c      	cmp	r4, r3
 8008c8c:	bf08      	it	eq
 8008c8e:	f041 0101 	orreq.w	r1, r1, #1
 8008c92:	3318      	adds	r3, #24
 8008c94:	429c      	cmp	r4, r3
 8008c96:	bf08      	it	eq
 8008c98:	f041 0101 	orreq.w	r1, r1, #1
 8008c9c:	3318      	adds	r3, #24
 8008c9e:	429c      	cmp	r4, r3
 8008ca0:	bf08      	it	eq
 8008ca2:	f041 0101 	orreq.w	r1, r1, #1
 8008ca6:	4b2e      	ldr	r3, [pc, #184]	; (8008d60 <HAL_DMA_Init+0x2c8>)
 8008ca8:	ea4b 0101 	orr.w	r1, fp, r1
 8008cac:	eba4 0803 	sub.w	r8, r4, r3
 8008cb0:	3314      	adds	r3, #20
 8008cb2:	ea4a 0101 	orr.w	r1, sl, r1
 8008cb6:	fab8 f888 	clz	r8, r8
 8008cba:	eba4 0903 	sub.w	r9, r4, r3
 8008cbe:	3314      	adds	r3, #20
 8008cc0:	4331      	orrs	r1, r6
 8008cc2:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8008cc6:	fab9 f989 	clz	r9, r9
 8008cca:	1ae3      	subs	r3, r4, r3
 8008ccc:	4339      	orrs	r1, r7
 8008cce:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8008cd2:	fab3 f383 	clz	r3, r3
 8008cd6:	ea48 0101 	orr.w	r1, r8, r1
 8008cda:	095b      	lsrs	r3, r3, #5
 8008cdc:	ea49 0101 	orr.w	r1, r9, r1
 8008ce0:	4319      	orrs	r1, r3
 8008ce2:	d100      	bne.n	8008ce6 <HAL_DMA_Init+0x24e>
 8008ce4:	b1da      	cbz	r2, 8008d1e <HAL_DMA_Init+0x286>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008ce6:	4628      	mov	r0, r5
 8008ce8:	9300      	str	r3, [sp, #0]
 8008cea:	f7ff fe6d 	bl	80089c8 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008cee:	68a9      	ldr	r1, [r5, #8]
 8008cf0:	9b00      	ldr	r3, [sp, #0]
 8008cf2:	2980      	cmp	r1, #128	; 0x80
 8008cf4:	d066      	beq.n	8008dc4 <HAL_DMA_Init+0x32c>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008cf6:	6868      	ldr	r0, [r5, #4]
 8008cf8:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8008cfa:	b2c4      	uxtb	r4, r0
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008cfc:	3801      	subs	r0, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008cfe:	e9d5 c119 	ldrd	ip, r1, [r5, #100]	; 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008d02:	2807      	cmp	r0, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008d04:	6014      	str	r4, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008d06:	f8cc 1004 	str.w	r1, [ip, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008d0a:	d862      	bhi.n	8008dd2 <HAL_DMA_Init+0x33a>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008d0c:	1e61      	subs	r1, r4, #1
 8008d0e:	2907      	cmp	r1, #7
 8008d10:	d979      	bls.n	8008e06 <HAL_DMA_Init+0x36e>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008d12:	6f6a      	ldr	r2, [r5, #116]	; 0x74
 8008d14:	e9d5 301b 	ldrd	r3, r0, [r5, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8008d18:	2100      	movs	r1, #0
 8008d1a:	6019      	str	r1, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008d1c:	6042      	str	r2, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008d1e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8008d20:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008d22:	6568      	str	r0, [r5, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8008d24:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8008d28:	b003      	add	sp, #12
 8008d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d2e:	bf00      	nop
 8008d30:	40020010 	.word	0x40020010
 8008d34:	40020040 	.word	0x40020040
 8008d38:	400204b8 	.word	0x400204b8
 8008d3c:	fe10803f 	.word	0xfe10803f
 8008d40:	5c001000 	.word	0x5c001000
 8008d44:	ffff0000 	.word	0xffff0000
 8008d48:	58025430 	.word	0x58025430
 8008d4c:	58025444 	.word	0x58025444
 8008d50:	58025408 	.word	0x58025408
 8008d54:	5802541c 	.word	0x5802541c
 8008d58:	40020028 	.word	0x40020028
 8008d5c:	58025494 	.word	0x58025494
 8008d60:	58025458 	.word	0x58025458
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8008d64:	6868      	ldr	r0, [r5, #4]
 8008d66:	f1a0 0629 	sub.w	r6, r0, #41	; 0x29
 8008d6a:	2e1f      	cmp	r6, #31
 8008d6c:	d925      	bls.n	8008dba <HAL_DMA_Init+0x322>
 8008d6e:	384f      	subs	r0, #79	; 0x4f
 8008d70:	2803      	cmp	r0, #3
 8008d72:	d801      	bhi.n	8008d78 <HAL_DMA_Init+0x2e0>
        registerValue |= DMA_SxCR_TRBUFF;
 8008d74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008d78:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008d7a:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008d7c:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008d7e:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8008d82:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008d86:	f47f af15 	bne.w	8008bb4 <HAL_DMA_Init+0x11c>
 8008d8a:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8008d8c:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8008d8e:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008d90:	2800      	cmp	r0, #0
 8008d92:	f43f af0f 	beq.w	8008bb4 <HAL_DMA_Init+0x11c>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008d96:	2a00      	cmp	r2, #0
 8008d98:	d153      	bne.n	8008e42 <HAL_DMA_Init+0x3aa>
    switch (hdma->Init.FIFOThreshold)
 8008d9a:	2901      	cmp	r1, #1
 8008d9c:	d072      	beq.n	8008e84 <HAL_DMA_Init+0x3ec>
 8008d9e:	f031 0202 	bics.w	r2, r1, #2
 8008da2:	f47f af07 	bne.w	8008bb4 <HAL_DMA_Init+0x11c>
 8008da6:	e054      	b.n	8008e52 <HAL_DMA_Init+0x3ba>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008da8:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8008daa:	2303      	movs	r3, #3
        return HAL_ERROR;
 8008dac:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008dae:	656a      	str	r2, [r5, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8008db0:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8008db4:	b003      	add	sp, #12
 8008db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8008dba:	4878      	ldr	r0, [pc, #480]	; (8008f9c <HAL_DMA_Init+0x504>)
 8008dbc:	40f0      	lsrs	r0, r6
 8008dbe:	07c0      	lsls	r0, r0, #31
 8008dc0:	d5da      	bpl.n	8008d78 <HAL_DMA_Init+0x2e0>
 8008dc2:	e7d7      	b.n	8008d74 <HAL_DMA_Init+0x2dc>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008dc4:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008dc6:	6ea9      	ldr	r1, [r5, #104]	; 0x68
 8008dc8:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008dcc:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008dce:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008dd0:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8008dd2:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8008dd4:	e9c5 331b 	strd	r3, r3, [r5, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8008dd8:	676b      	str	r3, [r5, #116]	; 0x74
 8008dda:	e7a0      	b.n	8008d1e <HAL_DMA_Init+0x286>
    return HAL_ERROR;
 8008ddc:	2001      	movs	r0, #1
}
 8008dde:	b003      	add	sp, #12
 8008de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008de4:	6807      	ldr	r7, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008de6:	e9d5 060b 	ldrd	r0, r6, [r5, #44]	; 0x2c
 8008dea:	4306      	orrs	r6, r0
 8008dec:	4333      	orrs	r3, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008dee:	4e6c      	ldr	r6, [pc, #432]	; (8008fa0 <HAL_DMA_Init+0x508>)
 8008df0:	403e      	ands	r6, r7
 8008df2:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
 8008df6:	d2b5      	bcs.n	8008d64 <HAL_DMA_Init+0x2cc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008df8:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008dfa:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008dfc:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8008e00:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008e04:	e7c2      	b.n	8008d8c <HAL_DMA_Init+0x2f4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008e06:	9a01      	ldr	r2, [sp, #4]
 8008e08:	431a      	orrs	r2, r3
 8008e0a:	ea49 0902 	orr.w	r9, r9, r2
 8008e0e:	ea48 0809 	orr.w	r8, r8, r9
 8008e12:	ea47 0708 	orr.w	r7, r7, r8
 8008e16:	433e      	orrs	r6, r7
 8008e18:	ea5a 0606 	orrs.w	r6, sl, r6
 8008e1c:	d107      	bne.n	8008e2e <HAL_DMA_Init+0x396>
 8008e1e:	f1bb 0f00 	cmp.w	fp, #0
 8008e22:	d104      	bne.n	8008e2e <HAL_DMA_Init+0x396>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008e24:	4b5f      	ldr	r3, [pc, #380]	; (8008fa4 <HAL_DMA_Init+0x50c>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008e26:	4860      	ldr	r0, [pc, #384]	; (8008fa8 <HAL_DMA_Init+0x510>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008e28:	4423      	add	r3, r4
 8008e2a:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008e2c:	e003      	b.n	8008e36 <HAL_DMA_Init+0x39e>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008e2e:	4b5f      	ldr	r3, [pc, #380]	; (8008fac <HAL_DMA_Init+0x514>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008e30:	485f      	ldr	r0, [pc, #380]	; (8008fb0 <HAL_DMA_Init+0x518>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008e32:	4423      	add	r3, r4
 8008e34:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008e36:	2201      	movs	r2, #1
 8008e38:	408a      	lsls	r2, r1
 8008e3a:	e9c5 301b 	strd	r3, r0, [r5, #108]	; 0x6c
 8008e3e:	676a      	str	r2, [r5, #116]	; 0x74
 8008e40:	e76a      	b.n	8008d18 <HAL_DMA_Init+0x280>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008e42:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008e46:	d00e      	beq.n	8008e66 <HAL_DMA_Init+0x3ce>
    switch (hdma->Init.FIFOThreshold)
 8008e48:	2902      	cmp	r1, #2
 8008e4a:	d905      	bls.n	8008e58 <HAL_DMA_Init+0x3c0>
 8008e4c:	2903      	cmp	r1, #3
 8008e4e:	f47f aeb1 	bne.w	8008bb4 <HAL_DMA_Init+0x11c>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008e52:	01c2      	lsls	r2, r0, #7
 8008e54:	f57f aeae 	bpl.w	8008bb4 <HAL_DMA_Init+0x11c>
          hdma->State = HAL_DMA_STATE_READY;
 8008e58:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008e5a:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 8008e5c:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008e5e:	656a      	str	r2, [r5, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8008e60:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
          return HAL_ERROR;
 8008e64:	e7a6      	b.n	8008db4 <HAL_DMA_Init+0x31c>
    switch (hdma->Init.FIFOThreshold)
 8008e66:	2903      	cmp	r1, #3
 8008e68:	f63f aea4 	bhi.w	8008bb4 <HAL_DMA_Init+0x11c>
 8008e6c:	a201      	add	r2, pc, #4	; (adr r2, 8008e74 <HAL_DMA_Init+0x3dc>)
 8008e6e:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8008e72:	bf00      	nop
 8008e74:	08008e59 	.word	0x08008e59
 8008e78:	08008e53 	.word	0x08008e53
 8008e7c:	08008e59 	.word	0x08008e59
 8008e80:	08008e85 	.word	0x08008e85
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008e84:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8008e88:	f47f ae94 	bne.w	8008bb4 <HAL_DMA_Init+0x11c>
 8008e8c:	e7e4      	b.n	8008e58 <HAL_DMA_Init+0x3c0>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008e8e:	4a49      	ldr	r2, [pc, #292]	; (8008fb4 <HAL_DMA_Init+0x51c>)
 8008e90:	4b49      	ldr	r3, [pc, #292]	; (8008fb8 <HAL_DMA_Init+0x520>)
 8008e92:	eba4 0b02 	sub.w	fp, r4, r2
 8008e96:	4e49      	ldr	r6, [pc, #292]	; (8008fbc <HAL_DMA_Init+0x524>)
 8008e98:	eba4 0a03 	sub.w	sl, r4, r3
 8008e9c:	4f48      	ldr	r7, [pc, #288]	; (8008fc0 <HAL_DMA_Init+0x528>)
 8008e9e:	fabb fb8b 	clz	fp, fp
 8008ea2:	1ba6      	subs	r6, r4, r6
 8008ea4:	faba fa8a 	clz	sl, sl
 8008ea8:	333c      	adds	r3, #60	; 0x3c
 8008eaa:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 8008eae:	fab6 f686 	clz	r6, r6
 8008eb2:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8008eb6:	1be7      	subs	r7, r4, r7
 8008eb8:	eba4 0803 	sub.w	r8, r4, r3
 8008ebc:	0976      	lsrs	r6, r6, #5
 8008ebe:	3314      	adds	r3, #20
 8008ec0:	fab7 f787 	clz	r7, r7
 8008ec4:	ea4b 010a 	orr.w	r1, fp, sl
 8008ec8:	fab8 f888 	clz	r8, r8
 8008ecc:	eba4 0903 	sub.w	r9, r4, r3
 8008ed0:	097f      	lsrs	r7, r7, #5
 8008ed2:	4331      	orrs	r1, r6
 8008ed4:	3314      	adds	r3, #20
 8008ed6:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8008eda:	fab9 f989 	clz	r9, r9
 8008ede:	4339      	orrs	r1, r7
 8008ee0:	1ae3      	subs	r3, r4, r3
 8008ee2:	4838      	ldr	r0, [pc, #224]	; (8008fc4 <HAL_DMA_Init+0x52c>)
 8008ee4:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8008ee8:	ea48 0101 	orr.w	r1, r8, r1
 8008eec:	fab3 f383 	clz	r3, r3
 8008ef0:	1a22      	subs	r2, r4, r0
 8008ef2:	ea49 0101 	orr.w	r1, r9, r1
 8008ef6:	095b      	lsrs	r3, r3, #5
 8008ef8:	fab2 f282 	clz	r2, r2
 8008efc:	4319      	orrs	r1, r3
 8008efe:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8008f02:	9201      	str	r2, [sp, #4]
 8008f04:	d101      	bne.n	8008f0a <HAL_DMA_Init+0x472>
 8008f06:	2a00      	cmp	r2, #0
 8008f08:	d041      	beq.n	8008f8e <HAL_DMA_Init+0x4f6>
    hdma->State = HAL_DMA_STATE_BUSY;
 8008f0a:	2102      	movs	r1, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008f0c:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8008fd0 <HAL_DMA_Init+0x538>
    hdma->State = HAL_DMA_STATE_BUSY;
 8008f10:	f885 1035 	strb.w	r1, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8008f14:	2100      	movs	r1, #0
 8008f16:	f885 1034 	strb.w	r1, [r5, #52]	; 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8008f1a:	6821      	ldr	r1, [r4, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008f1c:	ea01 0c0c 	and.w	ip, r1, ip
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008f20:	68a9      	ldr	r1, [r5, #8]
 8008f22:	2940      	cmp	r1, #64	; 0x40
 8008f24:	d030      	beq.n	8008f88 <HAL_DMA_Init+0x4f0>
 8008f26:	f1a1 0180 	sub.w	r1, r1, #128	; 0x80
 8008f2a:	fab1 f181 	clz	r1, r1
 8008f2e:	0949      	lsrs	r1, r1, #5
 8008f30:	ea4f 3e81 	mov.w	lr, r1, lsl #14
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8008f34:	6929      	ldr	r1, [r5, #16]
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8008f36:	68e8      	ldr	r0, [r5, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8008f38:	08c9      	lsrs	r1, r1, #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8008f3a:	4a23      	ldr	r2, [pc, #140]	; (8008fc8 <HAL_DMA_Init+0x530>)
 8008f3c:	9300      	str	r3, [sp, #0]
 8008f3e:	ea41 00d0 	orr.w	r0, r1, r0, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8008f42:	6969      	ldr	r1, [r5, #20]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8008f44:	4422      	add	r2, r4
 8008f46:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8008f4a:	69a9      	ldr	r1, [r5, #24]
 8008f4c:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8008f50:	69e9      	ldr	r1, [r5, #28]
 8008f52:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8008f56:	6a29      	ldr	r1, [r5, #32]
 8008f58:	ea40 1111 	orr.w	r1, r0, r1, lsr #4
 8008f5c:	ea41 010c 	orr.w	r1, r1, ip
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008f60:	ea4e 0101 	orr.w	r1, lr, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8008f64:	6021      	str	r1, [r4, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8008f66:	4919      	ldr	r1, [pc, #100]	; (8008fcc <HAL_DMA_Init+0x534>)
 8008f68:	fba1 0102 	umull	r0, r1, r1, r2
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008f6c:	4628      	mov	r0, r5
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8008f6e:	0909      	lsrs	r1, r1, #4
 8008f70:	0089      	lsls	r1, r1, #2
 8008f72:	65e9      	str	r1, [r5, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008f74:	f7ff fcae 	bl	80088d4 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008f78:	6de9      	ldr	r1, [r5, #92]	; 0x5c
 8008f7a:	9b00      	ldr	r3, [sp, #0]
 8008f7c:	f001 041f 	and.w	r4, r1, #31
 8008f80:	2101      	movs	r1, #1
 8008f82:	40a1      	lsls	r1, r4
 8008f84:	6041      	str	r1, [r0, #4]
 8008f86:	e6ae      	b.n	8008ce6 <HAL_DMA_Init+0x24e>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008f88:	f04f 0e10 	mov.w	lr, #16
 8008f8c:	e7d2      	b.n	8008f34 <HAL_DMA_Init+0x49c>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008f8e:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8008f90:	2303      	movs	r3, #3
    return HAL_ERROR;
 8008f92:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008f94:	656a      	str	r2, [r5, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8008f96:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
    return HAL_ERROR;
 8008f9a:	e70b      	b.n	8008db4 <HAL_DMA_Init+0x31c>
 8008f9c:	c3c0003f 	.word	0xc3c0003f
 8008fa0:	ffff0000 	.word	0xffff0000
 8008fa4:	1000823f 	.word	0x1000823f
 8008fa8:	40020940 	.word	0x40020940
 8008fac:	1600963f 	.word	0x1600963f
 8008fb0:	58025940 	.word	0x58025940
 8008fb4:	58025408 	.word	0x58025408
 8008fb8:	5802541c 	.word	0x5802541c
 8008fbc:	58025430 	.word	0x58025430
 8008fc0:	58025444 	.word	0x58025444
 8008fc4:	58025494 	.word	0x58025494
 8008fc8:	a7fdabf8 	.word	0xa7fdabf8
 8008fcc:	cccccccd 	.word	0xcccccccd
 8008fd0:	fffe000f 	.word	0xfffe000f

08008fd4 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8008fd4:	2800      	cmp	r0, #0
 8008fd6:	f000 8177 	beq.w	80092c8 <HAL_DMA_Start_IT+0x2f4>
 8008fda:	4684      	mov	ip, r0
  __HAL_LOCK(hdma);
 8008fdc:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8008fe0:	2801      	cmp	r0, #1
 8008fe2:	f000 8173 	beq.w	80092cc <HAL_DMA_Start_IT+0x2f8>
 8008fe6:	2001      	movs	r0, #1
{
 8008fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(HAL_DMA_STATE_READY == hdma->State)
 8008fec:	f89c 4035 	ldrb.w	r4, [ip, #53]	; 0x35
  __HAL_LOCK(hdma);
 8008ff0:	f88c 0034 	strb.w	r0, [ip, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8008ff4:	4284      	cmp	r4, r0
 8008ff6:	d008      	beq.n	800900a <HAL_DMA_Start_IT+0x36>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008ff8:	f44f 6200 	mov.w	r2, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8008ffc:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008ffe:	f8cc 2054 	str.w	r2, [ip, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8009002:	f88c 3034 	strb.w	r3, [ip, #52]	; 0x34
}
 8009006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800900a:	2002      	movs	r0, #2
    __HAL_DMA_DISABLE(hdma);
 800900c:	f8dc 4000 	ldr.w	r4, [ip]
 8009010:	4d53      	ldr	r5, [pc, #332]	; (8009160 <HAL_DMA_Start_IT+0x18c>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8009012:	f88c 0035 	strb.w	r0, [ip, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009016:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8009018:	4e52      	ldr	r6, [pc, #328]	; (8009164 <HAL_DMA_Start_IT+0x190>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800901a:	f8cc 0054 	str.w	r0, [ip, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 800901e:	4852      	ldr	r0, [pc, #328]	; (8009168 <HAL_DMA_Start_IT+0x194>)
 8009020:	42ac      	cmp	r4, r5
 8009022:	bf18      	it	ne
 8009024:	4284      	cmpne	r4, r0
 8009026:	f105 0518 	add.w	r5, r5, #24
 800902a:	bf0c      	ite	eq
 800902c:	2001      	moveq	r0, #1
 800902e:	2000      	movne	r0, #0
 8009030:	42ac      	cmp	r4, r5
 8009032:	bf08      	it	eq
 8009034:	f040 0001 	orreq.w	r0, r0, #1
 8009038:	3518      	adds	r5, #24
 800903a:	42ac      	cmp	r4, r5
 800903c:	bf08      	it	eq
 800903e:	f040 0001 	orreq.w	r0, r0, #1
 8009042:	3518      	adds	r5, #24
 8009044:	42ac      	cmp	r4, r5
 8009046:	bf08      	it	eq
 8009048:	f040 0001 	orreq.w	r0, r0, #1
 800904c:	3518      	adds	r5, #24
 800904e:	42ac      	cmp	r4, r5
 8009050:	bf08      	it	eq
 8009052:	f040 0001 	orreq.w	r0, r0, #1
 8009056:	f505 7556 	add.w	r5, r5, #856	; 0x358
 800905a:	42ac      	cmp	r4, r5
 800905c:	bf08      	it	eq
 800905e:	f040 0001 	orreq.w	r0, r0, #1
 8009062:	3518      	adds	r5, #24
 8009064:	42ac      	cmp	r4, r5
 8009066:	bf08      	it	eq
 8009068:	f040 0001 	orreq.w	r0, r0, #1
 800906c:	3518      	adds	r5, #24
 800906e:	42ac      	cmp	r4, r5
 8009070:	bf08      	it	eq
 8009072:	f040 0001 	orreq.w	r0, r0, #1
 8009076:	3518      	adds	r5, #24
 8009078:	42ac      	cmp	r4, r5
 800907a:	bf08      	it	eq
 800907c:	f040 0001 	orreq.w	r0, r0, #1
 8009080:	3518      	adds	r5, #24
 8009082:	42ac      	cmp	r4, r5
 8009084:	bf08      	it	eq
 8009086:	f040 0001 	orreq.w	r0, r0, #1
 800908a:	3518      	adds	r5, #24
 800908c:	42ac      	cmp	r4, r5
 800908e:	bf08      	it	eq
 8009090:	f040 0001 	orreq.w	r0, r0, #1
 8009094:	3518      	adds	r5, #24
 8009096:	42ac      	cmp	r4, r5
 8009098:	bf08      	it	eq
 800909a:	f040 0001 	orreq.w	r0, r0, #1
 800909e:	3518      	adds	r5, #24
 80090a0:	42ac      	cmp	r4, r5
 80090a2:	bf14      	ite	ne
 80090a4:	4681      	movne	r9, r0
 80090a6:	f040 0901 	orreq.w	r9, r0, #1
 80090aa:	f5a5 6595 	sub.w	r5, r5, #1192	; 0x4a8
 80090ae:	42b4      	cmp	r4, r6
 80090b0:	bf18      	it	ne
 80090b2:	42ac      	cmpne	r4, r5
 80090b4:	bf0c      	ite	eq
 80090b6:	2501      	moveq	r5, #1
 80090b8:	2500      	movne	r5, #0
 80090ba:	d002      	beq.n	80090c2 <HAL_DMA_Start_IT+0xee>
 80090bc:	f1b9 0f00 	cmp.w	r9, #0
 80090c0:	d054      	beq.n	800916c <HAL_DMA_Start_IT+0x198>
 80090c2:	6826      	ldr	r6, [r4, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80090c4:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 80090c8:	f026 0601 	bic.w	r6, r6, #1
 80090cc:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80090ce:	2d00      	cmp	r5, #0
 80090d0:	d078      	beq.n	80091c4 <HAL_DMA_Start_IT+0x1f0>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80090d2:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 80090d6:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80090d8:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 80090dc:	b117      	cbz	r7, 80090e4 <HAL_DMA_Start_IT+0x110>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80090de:	e9dc 601c 	ldrd	r6, r0, [ip, #112]	; 0x70
 80090e2:	6070      	str	r0, [r6, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80090e4:	f8dc 605c 	ldr.w	r6, [ip, #92]	; 0x5c
 80090e8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
 80090ec:	f006 081f 	and.w	r8, r6, #31
 80090f0:	fa0e fe08 	lsl.w	lr, lr, r8
 80090f4:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80090f8:	6826      	ldr	r6, [r4, #0]
 80090fa:	f426 2680 	bic.w	r6, r6, #262144	; 0x40000
 80090fe:	6026      	str	r6, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8009100:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009102:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8009106:	2b40      	cmp	r3, #64	; 0x40
 8009108:	f000 80e2 	beq.w	80092d0 <HAL_DMA_Start_IT+0x2fc>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800910c:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800910e:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009110:	b91d      	cbnz	r5, 800911a <HAL_DMA_Start_IT+0x146>
 8009112:	f1b9 0f00 	cmp.w	r9, #0
 8009116:	f000 80e1 	beq.w	80092dc <HAL_DMA_Start_IT+0x308>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800911a:	6823      	ldr	r3, [r4, #0]
 800911c:	f023 031e 	bic.w	r3, r3, #30
 8009120:	f043 0316 	orr.w	r3, r3, #22
 8009124:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8009126:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 800912a:	b11b      	cbz	r3, 8009134 <HAL_DMA_Start_IT+0x160>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800912c:	6823      	ldr	r3, [r4, #0]
 800912e:	f043 0308 	orr.w	r3, r3, #8
 8009132:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009134:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 8009138:	681a      	ldr	r2, [r3, #0]
 800913a:	03d2      	lsls	r2, r2, #15
 800913c:	d503      	bpl.n	8009146 <HAL_DMA_Start_IT+0x172>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800913e:	681a      	ldr	r2, [r3, #0]
 8009140:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009144:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8009146:	b11f      	cbz	r7, 8009150 <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800914e:	603b      	str	r3, [r7, #0]
    __HAL_DMA_ENABLE(hdma);
 8009150:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009152:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8009154:	f043 0301 	orr.w	r3, r3, #1
 8009158:	6023      	str	r3, [r4, #0]
}
 800915a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800915e:	bf00      	nop
 8009160:	40020058 	.word	0x40020058
 8009164:	40020028 	.word	0x40020028
 8009168:	40020040 	.word	0x40020040
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800916c:	4f61      	ldr	r7, [pc, #388]	; (80092f4 <HAL_DMA_Start_IT+0x320>)
 800916e:	4e62      	ldr	r6, [pc, #392]	; (80092f8 <HAL_DMA_Start_IT+0x324>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009170:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009174:	42b4      	cmp	r4, r6
 8009176:	bf18      	it	ne
 8009178:	42bc      	cmpne	r4, r7
 800917a:	f106 0628 	add.w	r6, r6, #40	; 0x28
 800917e:	bf0c      	ite	eq
 8009180:	2701      	moveq	r7, #1
 8009182:	2700      	movne	r7, #0
 8009184:	42b4      	cmp	r4, r6
 8009186:	bf08      	it	eq
 8009188:	f047 0701 	orreq.w	r7, r7, #1
 800918c:	3614      	adds	r6, #20
 800918e:	42b4      	cmp	r4, r6
 8009190:	bf08      	it	eq
 8009192:	f047 0701 	orreq.w	r7, r7, #1
 8009196:	3614      	adds	r6, #20
 8009198:	42b4      	cmp	r4, r6
 800919a:	bf08      	it	eq
 800919c:	f047 0701 	orreq.w	r7, r7, #1
 80091a0:	3614      	adds	r6, #20
 80091a2:	42b4      	cmp	r4, r6
 80091a4:	bf08      	it	eq
 80091a6:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 80091aa:	6826      	ldr	r6, [r4, #0]
 80091ac:	f026 0601 	bic.w	r6, r6, #1
 80091b0:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80091b2:	4e52      	ldr	r6, [pc, #328]	; (80092fc <HAL_DMA_Start_IT+0x328>)
 80091b4:	42b4      	cmp	r4, r6
 80091b6:	bf08      	it	eq
 80091b8:	f047 0701 	orreq.w	r7, r7, #1
 80091bc:	b917      	cbnz	r7, 80091c4 <HAL_DMA_Start_IT+0x1f0>
 80091be:	4f50      	ldr	r7, [pc, #320]	; (8009300 <HAL_DMA_Start_IT+0x32c>)
 80091c0:	42bc      	cmp	r4, r7
 80091c2:	d10b      	bne.n	80091dc <HAL_DMA_Start_IT+0x208>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80091c4:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 80091c8:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80091ca:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 80091ce:	b117      	cbz	r7, 80091d6 <HAL_DMA_Start_IT+0x202>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80091d0:	e9dc 061c 	ldrd	r0, r6, [ip, #112]	; 0x70
 80091d4:	6046      	str	r6, [r0, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80091d6:	f1b9 0f00 	cmp.w	r9, #0
 80091da:	d183      	bne.n	80090e4 <HAL_DMA_Start_IT+0x110>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80091dc:	4f46      	ldr	r7, [pc, #280]	; (80092f8 <HAL_DMA_Start_IT+0x324>)
 80091de:	f8df e114 	ldr.w	lr, [pc, #276]	; 80092f4 <HAL_DMA_Start_IT+0x320>
 80091e2:	4574      	cmp	r4, lr
 80091e4:	bf18      	it	ne
 80091e6:	42bc      	cmpne	r4, r7
 80091e8:	f10e 0e14 	add.w	lr, lr, #20
 80091ec:	bf0c      	ite	eq
 80091ee:	2701      	moveq	r7, #1
 80091f0:	2700      	movne	r7, #0
 80091f2:	4574      	cmp	r4, lr
 80091f4:	bf08      	it	eq
 80091f6:	f047 0701 	orreq.w	r7, r7, #1
 80091fa:	f10e 0e14 	add.w	lr, lr, #20
 80091fe:	4574      	cmp	r4, lr
 8009200:	bf08      	it	eq
 8009202:	f047 0701 	orreq.w	r7, r7, #1
 8009206:	f10e 0e14 	add.w	lr, lr, #20
 800920a:	4574      	cmp	r4, lr
 800920c:	bf08      	it	eq
 800920e:	f047 0701 	orreq.w	r7, r7, #1
 8009212:	f10e 0e14 	add.w	lr, lr, #20
 8009216:	4574      	cmp	r4, lr
 8009218:	bf08      	it	eq
 800921a:	f047 0701 	orreq.w	r7, r7, #1
 800921e:	f10e 0e14 	add.w	lr, lr, #20
 8009222:	4574      	cmp	r4, lr
 8009224:	bf08      	it	eq
 8009226:	f047 0701 	orreq.w	r7, r7, #1
 800922a:	b917      	cbnz	r7, 8009232 <HAL_DMA_Start_IT+0x25e>
 800922c:	4f34      	ldr	r7, [pc, #208]	; (8009300 <HAL_DMA_Start_IT+0x32c>)
 800922e:	42bc      	cmp	r4, r7
 8009230:	d154      	bne.n	80092dc <HAL_DMA_Start_IT+0x308>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009232:	f8dc 005c 	ldr.w	r0, [ip, #92]	; 0x5c
 8009236:	2701      	movs	r7, #1
 8009238:	f000 0e1f 	and.w	lr, r0, #31
 800923c:	fa07 f70e 	lsl.w	r7, r7, lr
 8009240:	f8ca 7004 	str.w	r7, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009244:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009246:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800924a:	2b40      	cmp	r3, #64	; 0x40
 800924c:	d043      	beq.n	80092d6 <HAL_DMA_Start_IT+0x302>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800924e:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8009250:	60e2      	str	r2, [r4, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8009252:	6823      	ldr	r3, [r4, #0]
 8009254:	f023 030e 	bic.w	r3, r3, #14
 8009258:	f043 030a 	orr.w	r3, r3, #10
 800925c:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800925e:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8009262:	2b00      	cmp	r3, #0
 8009264:	d02d      	beq.n	80092c2 <HAL_DMA_Start_IT+0x2ee>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8009266:	6823      	ldr	r3, [r4, #0]
 8009268:	f043 0304 	orr.w	r3, r3, #4
 800926c:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800926e:	4b21      	ldr	r3, [pc, #132]	; (80092f4 <HAL_DMA_Start_IT+0x320>)
 8009270:	4a21      	ldr	r2, [pc, #132]	; (80092f8 <HAL_DMA_Start_IT+0x324>)
 8009272:	4294      	cmp	r4, r2
 8009274:	bf18      	it	ne
 8009276:	429c      	cmpne	r4, r3
 8009278:	f102 0228 	add.w	r2, r2, #40	; 0x28
 800927c:	bf0c      	ite	eq
 800927e:	2301      	moveq	r3, #1
 8009280:	2300      	movne	r3, #0
 8009282:	4294      	cmp	r4, r2
 8009284:	bf08      	it	eq
 8009286:	f043 0301 	orreq.w	r3, r3, #1
 800928a:	3214      	adds	r2, #20
 800928c:	4294      	cmp	r4, r2
 800928e:	bf08      	it	eq
 8009290:	f043 0301 	orreq.w	r3, r3, #1
 8009294:	3214      	adds	r2, #20
 8009296:	4294      	cmp	r4, r2
 8009298:	bf08      	it	eq
 800929a:	f043 0301 	orreq.w	r3, r3, #1
 800929e:	3214      	adds	r2, #20
 80092a0:	4294      	cmp	r4, r2
 80092a2:	bf08      	it	eq
 80092a4:	f043 0301 	orreq.w	r3, r3, #1
 80092a8:	3214      	adds	r2, #20
 80092aa:	4294      	cmp	r4, r2
 80092ac:	bf08      	it	eq
 80092ae:	f043 0301 	orreq.w	r3, r3, #1
 80092b2:	3214      	adds	r2, #20
 80092b4:	4294      	cmp	r4, r2
 80092b6:	bf08      	it	eq
 80092b8:	f043 0301 	orreq.w	r3, r3, #1
 80092bc:	2b00      	cmp	r3, #0
 80092be:	f43f af47 	beq.w	8009150 <HAL_DMA_Start_IT+0x17c>
 80092c2:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 80092c6:	e735      	b.n	8009134 <HAL_DMA_Start_IT+0x160>
    return HAL_ERROR;
 80092c8:	2001      	movs	r0, #1
 80092ca:	4770      	bx	lr
  __HAL_LOCK(hdma);
 80092cc:	2002      	movs	r0, #2
}
 80092ce:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80092d0:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80092d2:	60e1      	str	r1, [r4, #12]
 80092d4:	e71c      	b.n	8009110 <HAL_DMA_Start_IT+0x13c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80092d6:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80092d8:	60e1      	str	r1, [r4, #12]
 80092da:	e7ba      	b.n	8009252 <HAL_DMA_Start_IT+0x27e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80092dc:	6823      	ldr	r3, [r4, #0]
 80092de:	f023 030e 	bic.w	r3, r3, #14
 80092e2:	f043 030a 	orr.w	r3, r3, #10
 80092e6:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80092e8:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d1ba      	bne.n	8009266 <HAL_DMA_Start_IT+0x292>
 80092f0:	e7bd      	b.n	800926e <HAL_DMA_Start_IT+0x29a>
 80092f2:	bf00      	nop
 80092f4:	5802541c 	.word	0x5802541c
 80092f8:	58025408 	.word	0x58025408
 80092fc:	58025480 	.word	0x58025480
 8009300:	58025494 	.word	0x58025494

08009304 <HAL_DMA_Abort>:
{
 8009304:	b570      	push	{r4, r5, r6, lr}
 8009306:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8009308:	f7fd fcba 	bl	8006c80 <HAL_GetTick>
  if(hdma == NULL)
 800930c:	2d00      	cmp	r5, #0
 800930e:	f000 8124 	beq.w	800955a <HAL_DMA_Abort+0x256>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009312:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8009316:	2b02      	cmp	r3, #2
 8009318:	f040 80dd 	bne.w	80094d6 <HAL_DMA_Abort+0x1d2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800931c:	682c      	ldr	r4, [r5, #0]
 800931e:	4606      	mov	r6, r0
 8009320:	4b8f      	ldr	r3, [pc, #572]	; (8009560 <HAL_DMA_Abort+0x25c>)
 8009322:	4890      	ldr	r0, [pc, #576]	; (8009564 <HAL_DMA_Abort+0x260>)
 8009324:	4a90      	ldr	r2, [pc, #576]	; (8009568 <HAL_DMA_Abort+0x264>)
 8009326:	4284      	cmp	r4, r0
 8009328:	bf18      	it	ne
 800932a:	429c      	cmpne	r4, r3
 800932c:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8009330:	498e      	ldr	r1, [pc, #568]	; (800956c <HAL_DMA_Abort+0x268>)
 8009332:	bf0c      	ite	eq
 8009334:	2301      	moveq	r3, #1
 8009336:	2300      	movne	r3, #0
 8009338:	4284      	cmp	r4, r0
 800933a:	bf08      	it	eq
 800933c:	f043 0301 	orreq.w	r3, r3, #1
 8009340:	3018      	adds	r0, #24
 8009342:	4284      	cmp	r4, r0
 8009344:	bf08      	it	eq
 8009346:	f043 0301 	orreq.w	r3, r3, #1
 800934a:	3018      	adds	r0, #24
 800934c:	4284      	cmp	r4, r0
 800934e:	bf08      	it	eq
 8009350:	f043 0301 	orreq.w	r3, r3, #1
 8009354:	3018      	adds	r0, #24
 8009356:	4284      	cmp	r4, r0
 8009358:	bf08      	it	eq
 800935a:	f043 0301 	orreq.w	r3, r3, #1
 800935e:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8009362:	4284      	cmp	r4, r0
 8009364:	bf08      	it	eq
 8009366:	f043 0301 	orreq.w	r3, r3, #1
 800936a:	3018      	adds	r0, #24
 800936c:	4284      	cmp	r4, r0
 800936e:	bf08      	it	eq
 8009370:	f043 0301 	orreq.w	r3, r3, #1
 8009374:	3018      	adds	r0, #24
 8009376:	4284      	cmp	r4, r0
 8009378:	bf08      	it	eq
 800937a:	f043 0301 	orreq.w	r3, r3, #1
 800937e:	3018      	adds	r0, #24
 8009380:	4284      	cmp	r4, r0
 8009382:	bf08      	it	eq
 8009384:	f043 0301 	orreq.w	r3, r3, #1
 8009388:	3018      	adds	r0, #24
 800938a:	4284      	cmp	r4, r0
 800938c:	bf08      	it	eq
 800938e:	f043 0301 	orreq.w	r3, r3, #1
 8009392:	3018      	adds	r0, #24
 8009394:	4284      	cmp	r4, r0
 8009396:	bf08      	it	eq
 8009398:	f043 0301 	orreq.w	r3, r3, #1
 800939c:	3018      	adds	r0, #24
 800939e:	4284      	cmp	r4, r0
 80093a0:	bf08      	it	eq
 80093a2:	f043 0301 	orreq.w	r3, r3, #1
 80093a6:	3018      	adds	r0, #24
 80093a8:	4284      	cmp	r4, r0
 80093aa:	bf08      	it	eq
 80093ac:	f043 0301 	orreq.w	r3, r3, #1
 80093b0:	428c      	cmp	r4, r1
 80093b2:	bf18      	it	ne
 80093b4:	4294      	cmpne	r4, r2
 80093b6:	bf0c      	ite	eq
 80093b8:	2201      	moveq	r2, #1
 80093ba:	2200      	movne	r2, #0
 80093bc:	d002      	beq.n	80093c4 <HAL_DMA_Abort+0xc0>
 80093be:	2b00      	cmp	r3, #0
 80093c0:	f000 8090 	beq.w	80094e4 <HAL_DMA_Abort+0x1e0>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80093c4:	6821      	ldr	r1, [r4, #0]
 80093c6:	f021 011e 	bic.w	r1, r1, #30
 80093ca:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80093cc:	6961      	ldr	r1, [r4, #20]
 80093ce:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80093d2:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80093d4:	2a00      	cmp	r2, #0
 80093d6:	f000 80b0 	beq.w	800953a <HAL_DMA_Abort+0x236>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80093da:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80093dc:	6813      	ldr	r3, [r2, #0]
 80093de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093e2:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80093e4:	6823      	ldr	r3, [r4, #0]
 80093e6:	f023 0301 	bic.w	r3, r3, #1
 80093ea:	6023      	str	r3, [r4, #0]
 80093ec:	e005      	b.n	80093fa <HAL_DMA_Abort+0xf6>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80093ee:	f7fd fc47 	bl	8006c80 <HAL_GetTick>
 80093f2:	1b83      	subs	r3, r0, r6
 80093f4:	2b05      	cmp	r3, #5
 80093f6:	f200 80a6 	bhi.w	8009546 <HAL_DMA_Abort+0x242>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80093fa:	6823      	ldr	r3, [r4, #0]
 80093fc:	07db      	lsls	r3, r3, #31
 80093fe:	d4f6      	bmi.n	80093ee <HAL_DMA_Abort+0xea>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009400:	682a      	ldr	r2, [r5, #0]
 8009402:	4b57      	ldr	r3, [pc, #348]	; (8009560 <HAL_DMA_Abort+0x25c>)
 8009404:	4857      	ldr	r0, [pc, #348]	; (8009564 <HAL_DMA_Abort+0x260>)
 8009406:	495a      	ldr	r1, [pc, #360]	; (8009570 <HAL_DMA_Abort+0x26c>)
 8009408:	4282      	cmp	r2, r0
 800940a:	bf18      	it	ne
 800940c:	429a      	cmpne	r2, r3
 800940e:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8009412:	bf0c      	ite	eq
 8009414:	2301      	moveq	r3, #1
 8009416:	2300      	movne	r3, #0
 8009418:	428a      	cmp	r2, r1
 800941a:	bf08      	it	eq
 800941c:	f043 0301 	orreq.w	r3, r3, #1
 8009420:	3130      	adds	r1, #48	; 0x30
 8009422:	4282      	cmp	r2, r0
 8009424:	bf08      	it	eq
 8009426:	f043 0301 	orreq.w	r3, r3, #1
 800942a:	3030      	adds	r0, #48	; 0x30
 800942c:	428a      	cmp	r2, r1
 800942e:	bf08      	it	eq
 8009430:	f043 0301 	orreq.w	r3, r3, #1
 8009434:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8009438:	4282      	cmp	r2, r0
 800943a:	bf08      	it	eq
 800943c:	f043 0301 	orreq.w	r3, r3, #1
 8009440:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8009444:	428a      	cmp	r2, r1
 8009446:	bf08      	it	eq
 8009448:	f043 0301 	orreq.w	r3, r3, #1
 800944c:	3130      	adds	r1, #48	; 0x30
 800944e:	4282      	cmp	r2, r0
 8009450:	bf08      	it	eq
 8009452:	f043 0301 	orreq.w	r3, r3, #1
 8009456:	3030      	adds	r0, #48	; 0x30
 8009458:	428a      	cmp	r2, r1
 800945a:	bf08      	it	eq
 800945c:	f043 0301 	orreq.w	r3, r3, #1
 8009460:	3130      	adds	r1, #48	; 0x30
 8009462:	4282      	cmp	r2, r0
 8009464:	bf08      	it	eq
 8009466:	f043 0301 	orreq.w	r3, r3, #1
 800946a:	3030      	adds	r0, #48	; 0x30
 800946c:	428a      	cmp	r2, r1
 800946e:	bf08      	it	eq
 8009470:	f043 0301 	orreq.w	r3, r3, #1
 8009474:	3130      	adds	r1, #48	; 0x30
 8009476:	4282      	cmp	r2, r0
 8009478:	bf08      	it	eq
 800947a:	f043 0301 	orreq.w	r3, r3, #1
 800947e:	428a      	cmp	r2, r1
 8009480:	bf08      	it	eq
 8009482:	f043 0301 	orreq.w	r3, r3, #1
 8009486:	3118      	adds	r1, #24
 8009488:	428a      	cmp	r2, r1
 800948a:	bf08      	it	eq
 800948c:	f043 0301 	orreq.w	r3, r3, #1
 8009490:	b933      	cbnz	r3, 80094a0 <HAL_DMA_Abort+0x19c>
 8009492:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 8009496:	4b35      	ldr	r3, [pc, #212]	; (800956c <HAL_DMA_Abort+0x268>)
 8009498:	429a      	cmp	r2, r3
 800949a:	bf18      	it	ne
 800949c:	428a      	cmpne	r2, r1
 800949e:	d16f      	bne.n	8009580 <HAL_DMA_Abort+0x27c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80094a0:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80094a2:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80094a4:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80094a6:	f002 021f 	and.w	r2, r2, #31
 80094aa:	4093      	lsls	r3, r2
 80094ac:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 80094ae:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80094b0:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 80094b4:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 80094b6:	b133      	cbz	r3, 80094c6 <HAL_DMA_Abort+0x1c2>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80094b8:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80094ba:	e9d5 101c 	ldrd	r1, r0, [r5, #112]	; 0x70
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80094be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80094c2:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80094c4:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 80094c6:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 80094c8:	2201      	movs	r2, #1
  return HAL_OK;
 80094ca:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 80094cc:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 80094d0:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 80094d4:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80094d6:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 80094d8:	2300      	movs	r3, #0
    return HAL_ERROR;
 80094da:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80094dc:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80094de:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 80094e2:	bd70      	pop	{r4, r5, r6, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80094e4:	6822      	ldr	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80094e6:	4923      	ldr	r1, [pc, #140]	; (8009574 <HAL_DMA_Abort+0x270>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80094e8:	f022 020e 	bic.w	r2, r2, #14
 80094ec:	6022      	str	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80094ee:	4a22      	ldr	r2, [pc, #136]	; (8009578 <HAL_DMA_Abort+0x274>)
 80094f0:	428c      	cmp	r4, r1
 80094f2:	bf18      	it	ne
 80094f4:	4294      	cmpne	r4, r2
 80094f6:	f101 0128 	add.w	r1, r1, #40	; 0x28
 80094fa:	bf0c      	ite	eq
 80094fc:	2201      	moveq	r2, #1
 80094fe:	2200      	movne	r2, #0
 8009500:	428c      	cmp	r4, r1
 8009502:	bf08      	it	eq
 8009504:	f042 0201 	orreq.w	r2, r2, #1
 8009508:	3114      	adds	r1, #20
 800950a:	428c      	cmp	r4, r1
 800950c:	bf08      	it	eq
 800950e:	f042 0201 	orreq.w	r2, r2, #1
 8009512:	3114      	adds	r1, #20
 8009514:	428c      	cmp	r4, r1
 8009516:	bf08      	it	eq
 8009518:	f042 0201 	orreq.w	r2, r2, #1
 800951c:	3114      	adds	r1, #20
 800951e:	428c      	cmp	r4, r1
 8009520:	bf08      	it	eq
 8009522:	f042 0201 	orreq.w	r2, r2, #1
 8009526:	3114      	adds	r1, #20
 8009528:	428c      	cmp	r4, r1
 800952a:	bf08      	it	eq
 800952c:	f042 0201 	orreq.w	r2, r2, #1
 8009530:	b91a      	cbnz	r2, 800953a <HAL_DMA_Abort+0x236>
 8009532:	4a12      	ldr	r2, [pc, #72]	; (800957c <HAL_DMA_Abort+0x278>)
 8009534:	4294      	cmp	r4, r2
 8009536:	f47f af55 	bne.w	80093e4 <HAL_DMA_Abort+0xe0>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800953a:	6e29      	ldr	r1, [r5, #96]	; 0x60
 800953c:	680a      	ldr	r2, [r1, #0]
 800953e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009542:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8009544:	e74e      	b.n	80093e4 <HAL_DMA_Abort+0xe0>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009546:	2120      	movs	r1, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8009548:	2203      	movs	r2, #3
        __HAL_UNLOCK(hdma);
 800954a:	2300      	movs	r3, #0
        return HAL_ERROR;
 800954c:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800954e:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8009550:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8009554:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
}
 8009558:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800955a:	2001      	movs	r0, #1
}
 800955c:	bd70      	pop	{r4, r5, r6, pc}
 800955e:	bf00      	nop
 8009560:	40020058 	.word	0x40020058
 8009564:	40020040 	.word	0x40020040
 8009568:	40020010 	.word	0x40020010
 800956c:	40020028 	.word	0x40020028
 8009570:	40020070 	.word	0x40020070
 8009574:	58025408 	.word	0x58025408
 8009578:	5802541c 	.word	0x5802541c
 800957c:	58025494 	.word	0x58025494
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009580:	6de8      	ldr	r0, [r5, #92]	; 0x5c
 8009582:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009584:	4b16      	ldr	r3, [pc, #88]	; (80095e0 <HAL_DMA_Abort+0x2dc>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009586:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800958a:	4c16      	ldr	r4, [pc, #88]	; (80095e4 <HAL_DMA_Abort+0x2e0>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800958c:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800958e:	42a2      	cmp	r2, r4
 8009590:	bf18      	it	ne
 8009592:	429a      	cmpne	r2, r3
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009594:	6da8      	ldr	r0, [r5, #88]	; 0x58
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009596:	bf0c      	ite	eq
 8009598:	2301      	moveq	r3, #1
 800959a:	2300      	movne	r3, #0
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800959c:	6041      	str	r1, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800959e:	4812      	ldr	r0, [pc, #72]	; (80095e8 <HAL_DMA_Abort+0x2e4>)
 80095a0:	4912      	ldr	r1, [pc, #72]	; (80095ec <HAL_DMA_Abort+0x2e8>)
 80095a2:	4282      	cmp	r2, r0
 80095a4:	bf08      	it	eq
 80095a6:	f043 0301 	orreq.w	r3, r3, #1
 80095aa:	3028      	adds	r0, #40	; 0x28
 80095ac:	428a      	cmp	r2, r1
 80095ae:	bf08      	it	eq
 80095b0:	f043 0301 	orreq.w	r3, r3, #1
 80095b4:	3128      	adds	r1, #40	; 0x28
 80095b6:	4282      	cmp	r2, r0
 80095b8:	bf08      	it	eq
 80095ba:	f043 0301 	orreq.w	r3, r3, #1
 80095be:	428a      	cmp	r2, r1
 80095c0:	bf08      	it	eq
 80095c2:	f043 0301 	orreq.w	r3, r3, #1
 80095c6:	3114      	adds	r1, #20
 80095c8:	428a      	cmp	r2, r1
 80095ca:	bf08      	it	eq
 80095cc:	f043 0301 	orreq.w	r3, r3, #1
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	f47f af6c 	bne.w	80094ae <HAL_DMA_Abort+0x1aa>
 80095d6:	4b06      	ldr	r3, [pc, #24]	; (80095f0 <HAL_DMA_Abort+0x2ec>)
 80095d8:	429a      	cmp	r2, r3
 80095da:	f43f af68 	beq.w	80094ae <HAL_DMA_Abort+0x1aa>
 80095de:	e772      	b.n	80094c6 <HAL_DMA_Abort+0x1c2>
 80095e0:	5802541c 	.word	0x5802541c
 80095e4:	58025408 	.word	0x58025408
 80095e8:	58025430 	.word	0x58025430
 80095ec:	58025444 	.word	0x58025444
 80095f0:	58025494 	.word	0x58025494

080095f4 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 80095f4:	2800      	cmp	r0, #0
 80095f6:	d05f      	beq.n	80096b8 <HAL_DMA_Abort_IT+0xc4>
{
 80095f8:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80095fa:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 80095fe:	4603      	mov	r3, r0
 8009600:	2a02      	cmp	r2, #2
 8009602:	d155      	bne.n	80096b0 <HAL_DMA_Abort_IT+0xbc>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009604:	6801      	ldr	r1, [r0, #0]
 8009606:	4a57      	ldr	r2, [pc, #348]	; (8009764 <HAL_DMA_Abort_IT+0x170>)
 8009608:	4291      	cmp	r1, r2
 800960a:	d048      	beq.n	800969e <HAL_DMA_Abort_IT+0xaa>
 800960c:	3218      	adds	r2, #24
 800960e:	4291      	cmp	r1, r2
 8009610:	d045      	beq.n	800969e <HAL_DMA_Abort_IT+0xaa>
 8009612:	3230      	adds	r2, #48	; 0x30
 8009614:	4c54      	ldr	r4, [pc, #336]	; (8009768 <HAL_DMA_Abort_IT+0x174>)
 8009616:	4855      	ldr	r0, [pc, #340]	; (800976c <HAL_DMA_Abort_IT+0x178>)
 8009618:	42a1      	cmp	r1, r4
 800961a:	bf18      	it	ne
 800961c:	4291      	cmpne	r1, r2
 800961e:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8009622:	bf0c      	ite	eq
 8009624:	2201      	moveq	r2, #1
 8009626:	2200      	movne	r2, #0
 8009628:	4281      	cmp	r1, r0
 800962a:	bf08      	it	eq
 800962c:	f042 0201 	orreq.w	r2, r2, #1
 8009630:	3030      	adds	r0, #48	; 0x30
 8009632:	42a1      	cmp	r1, r4
 8009634:	bf08      	it	eq
 8009636:	f042 0201 	orreq.w	r2, r2, #1
 800963a:	3430      	adds	r4, #48	; 0x30
 800963c:	4281      	cmp	r1, r0
 800963e:	bf08      	it	eq
 8009640:	f042 0201 	orreq.w	r2, r2, #1
 8009644:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8009648:	42a1      	cmp	r1, r4
 800964a:	bf08      	it	eq
 800964c:	f042 0201 	orreq.w	r2, r2, #1
 8009650:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8009654:	4281      	cmp	r1, r0
 8009656:	bf08      	it	eq
 8009658:	f042 0201 	orreq.w	r2, r2, #1
 800965c:	3030      	adds	r0, #48	; 0x30
 800965e:	42a1      	cmp	r1, r4
 8009660:	bf08      	it	eq
 8009662:	f042 0201 	orreq.w	r2, r2, #1
 8009666:	3430      	adds	r4, #48	; 0x30
 8009668:	4281      	cmp	r1, r0
 800966a:	bf08      	it	eq
 800966c:	f042 0201 	orreq.w	r2, r2, #1
 8009670:	3030      	adds	r0, #48	; 0x30
 8009672:	42a1      	cmp	r1, r4
 8009674:	bf08      	it	eq
 8009676:	f042 0201 	orreq.w	r2, r2, #1
 800967a:	3430      	adds	r4, #48	; 0x30
 800967c:	4281      	cmp	r1, r0
 800967e:	bf08      	it	eq
 8009680:	f042 0201 	orreq.w	r2, r2, #1
 8009684:	3030      	adds	r0, #48	; 0x30
 8009686:	42a1      	cmp	r1, r4
 8009688:	bf08      	it	eq
 800968a:	f042 0201 	orreq.w	r2, r2, #1
 800968e:	4281      	cmp	r1, r0
 8009690:	bf08      	it	eq
 8009692:	f042 0201 	orreq.w	r2, r2, #1
 8009696:	b912      	cbnz	r2, 800969e <HAL_DMA_Abort_IT+0xaa>
 8009698:	4a35      	ldr	r2, [pc, #212]	; (8009770 <HAL_DMA_Abort_IT+0x17c>)
 800969a:	4291      	cmp	r1, r2
 800969c:	d10e      	bne.n	80096bc <HAL_DMA_Abort_IT+0xc8>
      hdma->State = HAL_DMA_STATE_ABORT;
 800969e:	2204      	movs	r2, #4
  return HAL_OK;
 80096a0:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 80096a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80096a6:	680b      	ldr	r3, [r1, #0]
 80096a8:	f023 0301 	bic.w	r3, r3, #1
 80096ac:	600b      	str	r3, [r1, #0]
}
 80096ae:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80096b0:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 80096b2:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80096b4:	655a      	str	r2, [r3, #84]	; 0x54
}
 80096b6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80096b8:	2001      	movs	r0, #1
}
 80096ba:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096bc:	4a2d      	ldr	r2, [pc, #180]	; (8009774 <HAL_DMA_Abort_IT+0x180>)
 80096be:	4d2e      	ldr	r5, [pc, #184]	; (8009778 <HAL_DMA_Abort_IT+0x184>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80096c0:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096c2:	42a9      	cmp	r1, r5
 80096c4:	bf18      	it	ne
 80096c6:	4291      	cmpne	r1, r2
 80096c8:	4c2c      	ldr	r4, [pc, #176]	; (800977c <HAL_DMA_Abort_IT+0x188>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80096ca:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096ce:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 80096d2:	bf0c      	ite	eq
 80096d4:	2201      	moveq	r2, #1
 80096d6:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80096d8:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096da:	42a1      	cmp	r1, r4
 80096dc:	bf08      	it	eq
 80096de:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 80096e2:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096e4:	3428      	adds	r4, #40	; 0x28
 80096e6:	42a9      	cmp	r1, r5
 80096e8:	bf08      	it	eq
 80096ea:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 80096ee:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096f2:	42a1      	cmp	r1, r4
 80096f4:	bf08      	it	eq
 80096f6:	f042 0201 	orreq.w	r2, r2, #1
 80096fa:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 80096fc:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096fe:	42a1      	cmp	r1, r4
 8009700:	bf08      	it	eq
 8009702:	f042 0201 	orreq.w	r2, r2, #1
 8009706:	481e      	ldr	r0, [pc, #120]	; (8009780 <HAL_DMA_Abort_IT+0x18c>)
 8009708:	4281      	cmp	r1, r0
 800970a:	bf08      	it	eq
 800970c:	f042 0201 	orreq.w	r2, r2, #1
 8009710:	b912      	cbnz	r2, 8009718 <HAL_DMA_Abort_IT+0x124>
 8009712:	4a1c      	ldr	r2, [pc, #112]	; (8009784 <HAL_DMA_Abort_IT+0x190>)
 8009714:	4291      	cmp	r1, r2
 8009716:	d117      	bne.n	8009748 <HAL_DMA_Abort_IT+0x154>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009718:	2201      	movs	r2, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800971a:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800971c:	e9d3 0417 	ldrd	r0, r4, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009720:	6821      	ldr	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009722:	f000 001f 	and.w	r0, r0, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009726:	f421 7180 	bic.w	r1, r1, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800972a:	4082      	lsls	r2, r0
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800972c:	6021      	str	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800972e:	606a      	str	r2, [r5, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8009730:	6eda      	ldr	r2, [r3, #108]	; 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009732:	e9d3 1019 	ldrd	r1, r0, [r3, #100]	; 0x64
 8009736:	6048      	str	r0, [r1, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8009738:	b132      	cbz	r2, 8009748 <HAL_DMA_Abort_IT+0x154>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800973a:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800973c:	e9d3 041c 	ldrd	r0, r4, [r3, #112]	; 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009740:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8009744:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009746:	6044      	str	r4, [r0, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8009748:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 800974a:	2400      	movs	r4, #0
      if(hdma->XferAbortCallback != NULL)
 800974c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      hdma->State = HAL_DMA_STATE_READY;
 800974e:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8009752:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 8009756:	b11a      	cbz	r2, 8009760 <HAL_DMA_Abort_IT+0x16c>
        hdma->XferAbortCallback(hdma);
 8009758:	4618      	mov	r0, r3
 800975a:	4790      	blx	r2
  return HAL_OK;
 800975c:	4620      	mov	r0, r4
}
 800975e:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8009760:	4610      	mov	r0, r2
}
 8009762:	bd38      	pop	{r3, r4, r5, pc}
 8009764:	40020010 	.word	0x40020010
 8009768:	40020040 	.word	0x40020040
 800976c:	40020070 	.word	0x40020070
 8009770:	400204b8 	.word	0x400204b8
 8009774:	5802541c 	.word	0x5802541c
 8009778:	58025408 	.word	0x58025408
 800977c:	58025430 	.word	0x58025430
 8009780:	58025480 	.word	0x58025480
 8009784:	58025494 	.word	0x58025494

08009788 <HAL_DMA_IRQHandler>:
{
 8009788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 800978c:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 800978e:	4b9e      	ldr	r3, [pc, #632]	; (8009a08 <HAL_DMA_IRQHandler+0x280>)
{
 8009790:	b082      	sub	sp, #8
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009792:	6d84      	ldr	r4, [r0, #88]	; 0x58
{
 8009794:	4606      	mov	r6, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8009796:	681d      	ldr	r5, [r3, #0]
  __IO uint32_t count = 0U;
 8009798:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800979a:	6803      	ldr	r3, [r0, #0]
 800979c:	4a9b      	ldr	r2, [pc, #620]	; (8009a0c <HAL_DMA_IRQHandler+0x284>)
 800979e:	489c      	ldr	r0, [pc, #624]	; (8009a10 <HAL_DMA_IRQHandler+0x288>)
  tmpisr_dma  = regs_dma->ISR;
 80097a0:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80097a2:	4293      	cmp	r3, r2
 80097a4:	bf18      	it	ne
 80097a6:	4283      	cmpne	r3, r0
  tmpisr_bdma = regs_bdma->ISR;
 80097a8:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80097aa:	bf0c      	ite	eq
 80097ac:	2001      	moveq	r0, #1
 80097ae:	2000      	movne	r0, #0
 80097b0:	d04f      	beq.n	8009852 <HAL_DMA_IRQHandler+0xca>
 80097b2:	3218      	adds	r2, #24
 80097b4:	f8df c260 	ldr.w	ip, [pc, #608]	; 8009a18 <HAL_DMA_IRQHandler+0x290>
 80097b8:	4563      	cmp	r3, ip
 80097ba:	bf18      	it	ne
 80097bc:	4293      	cmpne	r3, r2
 80097be:	f10c 0c18 	add.w	ip, ip, #24
 80097c2:	bf0c      	ite	eq
 80097c4:	2201      	moveq	r2, #1
 80097c6:	2200      	movne	r2, #0
 80097c8:	4563      	cmp	r3, ip
 80097ca:	bf08      	it	eq
 80097cc:	f042 0201 	orreq.w	r2, r2, #1
 80097d0:	f10c 0c18 	add.w	ip, ip, #24
 80097d4:	4563      	cmp	r3, ip
 80097d6:	bf08      	it	eq
 80097d8:	f042 0201 	orreq.w	r2, r2, #1
 80097dc:	f10c 0c18 	add.w	ip, ip, #24
 80097e0:	4563      	cmp	r3, ip
 80097e2:	bf08      	it	eq
 80097e4:	f042 0201 	orreq.w	r2, r2, #1
 80097e8:	f10c 0c18 	add.w	ip, ip, #24
 80097ec:	4563      	cmp	r3, ip
 80097ee:	bf08      	it	eq
 80097f0:	f042 0201 	orreq.w	r2, r2, #1
 80097f4:	f50c 7c56 	add.w	ip, ip, #856	; 0x358
 80097f8:	4563      	cmp	r3, ip
 80097fa:	bf08      	it	eq
 80097fc:	f042 0201 	orreq.w	r2, r2, #1
 8009800:	f10c 0c18 	add.w	ip, ip, #24
 8009804:	4563      	cmp	r3, ip
 8009806:	bf08      	it	eq
 8009808:	f042 0201 	orreq.w	r2, r2, #1
 800980c:	f10c 0c18 	add.w	ip, ip, #24
 8009810:	4563      	cmp	r3, ip
 8009812:	bf08      	it	eq
 8009814:	f042 0201 	orreq.w	r2, r2, #1
 8009818:	f10c 0c18 	add.w	ip, ip, #24
 800981c:	4563      	cmp	r3, ip
 800981e:	bf08      	it	eq
 8009820:	f042 0201 	orreq.w	r2, r2, #1
 8009824:	f10c 0c18 	add.w	ip, ip, #24
 8009828:	4563      	cmp	r3, ip
 800982a:	bf08      	it	eq
 800982c:	f042 0201 	orreq.w	r2, r2, #1
 8009830:	f10c 0c18 	add.w	ip, ip, #24
 8009834:	4563      	cmp	r3, ip
 8009836:	bf08      	it	eq
 8009838:	f042 0201 	orreq.w	r2, r2, #1
 800983c:	f10c 0c18 	add.w	ip, ip, #24
 8009840:	4563      	cmp	r3, ip
 8009842:	bf08      	it	eq
 8009844:	f042 0201 	orreq.w	r2, r2, #1
 8009848:	b91a      	cbnz	r2, 8009852 <HAL_DMA_IRQHandler+0xca>
 800984a:	4a72      	ldr	r2, [pc, #456]	; (8009a14 <HAL_DMA_IRQHandler+0x28c>)
 800984c:	4293      	cmp	r3, r2
 800984e:	f040 824b 	bne.w	8009ce8 <HAL_DMA_IRQHandler+0x560>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009852:	6df1      	ldr	r1, [r6, #92]	; 0x5c
 8009854:	2208      	movs	r2, #8
 8009856:	f001 0c1f 	and.w	ip, r1, #31
 800985a:	fa02 f20c 	lsl.w	r2, r2, ip
 800985e:	4217      	tst	r7, r2
 8009860:	f040 817d 	bne.w	8009b5e <HAL_DMA_IRQHandler+0x3d6>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009864:	fa27 f20c 	lsr.w	r2, r7, ip
 8009868:	07d2      	lsls	r2, r2, #31
 800986a:	d50a      	bpl.n	8009882 <HAL_DMA_IRQHandler+0xfa>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800986c:	695a      	ldr	r2, [r3, #20]
 800986e:	0612      	lsls	r2, r2, #24
 8009870:	d507      	bpl.n	8009882 <HAL_DMA_IRQHandler+0xfa>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009872:	2201      	movs	r2, #1
 8009874:	fa02 f20c 	lsl.w	r2, r2, ip
 8009878:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800987a:	6d72      	ldr	r2, [r6, #84]	; 0x54
 800987c:	f042 0202 	orr.w	r2, r2, #2
 8009880:	6572      	str	r2, [r6, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009882:	f04f 0e04 	mov.w	lr, #4
 8009886:	fa0e fe0c 	lsl.w	lr, lr, ip
 800988a:	ea1e 0f07 	tst.w	lr, r7
 800988e:	d05a      	beq.n	8009946 <HAL_DMA_IRQHandler+0x1be>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8009890:	2800      	cmp	r0, #0
 8009892:	d14f      	bne.n	8009934 <HAL_DMA_IRQHandler+0x1ac>
 8009894:	4a60      	ldr	r2, [pc, #384]	; (8009a18 <HAL_DMA_IRQHandler+0x290>)
 8009896:	f8df 8184 	ldr.w	r8, [pc, #388]	; 8009a1c <HAL_DMA_IRQHandler+0x294>
 800989a:	4543      	cmp	r3, r8
 800989c:	bf18      	it	ne
 800989e:	4293      	cmpne	r3, r2
 80098a0:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80098a4:	bf0c      	ite	eq
 80098a6:	2201      	moveq	r2, #1
 80098a8:	2200      	movne	r2, #0
 80098aa:	4543      	cmp	r3, r8
 80098ac:	bf08      	it	eq
 80098ae:	f042 0201 	orreq.w	r2, r2, #1
 80098b2:	f108 0818 	add.w	r8, r8, #24
 80098b6:	4543      	cmp	r3, r8
 80098b8:	bf08      	it	eq
 80098ba:	f042 0201 	orreq.w	r2, r2, #1
 80098be:	f108 0818 	add.w	r8, r8, #24
 80098c2:	4543      	cmp	r3, r8
 80098c4:	bf08      	it	eq
 80098c6:	f042 0201 	orreq.w	r2, r2, #1
 80098ca:	f108 0818 	add.w	r8, r8, #24
 80098ce:	4543      	cmp	r3, r8
 80098d0:	bf08      	it	eq
 80098d2:	f042 0201 	orreq.w	r2, r2, #1
 80098d6:	f508 7856 	add.w	r8, r8, #856	; 0x358
 80098da:	4543      	cmp	r3, r8
 80098dc:	bf08      	it	eq
 80098de:	f042 0201 	orreq.w	r2, r2, #1
 80098e2:	f108 0818 	add.w	r8, r8, #24
 80098e6:	4543      	cmp	r3, r8
 80098e8:	bf08      	it	eq
 80098ea:	f042 0201 	orreq.w	r2, r2, #1
 80098ee:	f108 0818 	add.w	r8, r8, #24
 80098f2:	4543      	cmp	r3, r8
 80098f4:	bf08      	it	eq
 80098f6:	f042 0201 	orreq.w	r2, r2, #1
 80098fa:	f108 0818 	add.w	r8, r8, #24
 80098fe:	4543      	cmp	r3, r8
 8009900:	bf08      	it	eq
 8009902:	f042 0201 	orreq.w	r2, r2, #1
 8009906:	f108 0818 	add.w	r8, r8, #24
 800990a:	4543      	cmp	r3, r8
 800990c:	bf08      	it	eq
 800990e:	f042 0201 	orreq.w	r2, r2, #1
 8009912:	f108 0818 	add.w	r8, r8, #24
 8009916:	4543      	cmp	r3, r8
 8009918:	bf08      	it	eq
 800991a:	f042 0201 	orreq.w	r2, r2, #1
 800991e:	f108 0818 	add.w	r8, r8, #24
 8009922:	4543      	cmp	r3, r8
 8009924:	bf08      	it	eq
 8009926:	f042 0201 	orreq.w	r2, r2, #1
 800992a:	b91a      	cbnz	r2, 8009934 <HAL_DMA_IRQHandler+0x1ac>
 800992c:	4a39      	ldr	r2, [pc, #228]	; (8009a14 <HAL_DMA_IRQHandler+0x28c>)
 800992e:	4293      	cmp	r3, r2
 8009930:	f040 8214 	bne.w	8009d5c <HAL_DMA_IRQHandler+0x5d4>
 8009934:	681a      	ldr	r2, [r3, #0]
 8009936:	0792      	lsls	r2, r2, #30
 8009938:	d505      	bpl.n	8009946 <HAL_DMA_IRQHandler+0x1be>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800993a:	f8c4 e008 	str.w	lr, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800993e:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8009940:	f042 0204 	orr.w	r2, r2, #4
 8009944:	6572      	str	r2, [r6, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009946:	2210      	movs	r2, #16
 8009948:	fa02 fc0c 	lsl.w	ip, r2, ip
 800994c:	ea1c 0f07 	tst.w	ip, r7
 8009950:	d069      	beq.n	8009a26 <HAL_DMA_IRQHandler+0x29e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009952:	2800      	cmp	r0, #0
 8009954:	d145      	bne.n	80099e2 <HAL_DMA_IRQHandler+0x25a>
 8009956:	4a30      	ldr	r2, [pc, #192]	; (8009a18 <HAL_DMA_IRQHandler+0x290>)
 8009958:	4830      	ldr	r0, [pc, #192]	; (8009a1c <HAL_DMA_IRQHandler+0x294>)
 800995a:	4283      	cmp	r3, r0
 800995c:	bf18      	it	ne
 800995e:	4293      	cmpne	r3, r2
 8009960:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8009964:	bf0c      	ite	eq
 8009966:	2201      	moveq	r2, #1
 8009968:	2200      	movne	r2, #0
 800996a:	4283      	cmp	r3, r0
 800996c:	bf08      	it	eq
 800996e:	f042 0201 	orreq.w	r2, r2, #1
 8009972:	3018      	adds	r0, #24
 8009974:	4283      	cmp	r3, r0
 8009976:	bf08      	it	eq
 8009978:	f042 0201 	orreq.w	r2, r2, #1
 800997c:	3018      	adds	r0, #24
 800997e:	4283      	cmp	r3, r0
 8009980:	bf08      	it	eq
 8009982:	f042 0201 	orreq.w	r2, r2, #1
 8009986:	3018      	adds	r0, #24
 8009988:	4283      	cmp	r3, r0
 800998a:	bf08      	it	eq
 800998c:	f042 0201 	orreq.w	r2, r2, #1
 8009990:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8009994:	4283      	cmp	r3, r0
 8009996:	bf08      	it	eq
 8009998:	f042 0201 	orreq.w	r2, r2, #1
 800999c:	3018      	adds	r0, #24
 800999e:	4283      	cmp	r3, r0
 80099a0:	bf08      	it	eq
 80099a2:	f042 0201 	orreq.w	r2, r2, #1
 80099a6:	3018      	adds	r0, #24
 80099a8:	4283      	cmp	r3, r0
 80099aa:	bf08      	it	eq
 80099ac:	f042 0201 	orreq.w	r2, r2, #1
 80099b0:	3018      	adds	r0, #24
 80099b2:	4283      	cmp	r3, r0
 80099b4:	bf08      	it	eq
 80099b6:	f042 0201 	orreq.w	r2, r2, #1
 80099ba:	3018      	adds	r0, #24
 80099bc:	4283      	cmp	r3, r0
 80099be:	bf08      	it	eq
 80099c0:	f042 0201 	orreq.w	r2, r2, #1
 80099c4:	3018      	adds	r0, #24
 80099c6:	4283      	cmp	r3, r0
 80099c8:	bf08      	it	eq
 80099ca:	f042 0201 	orreq.w	r2, r2, #1
 80099ce:	3018      	adds	r0, #24
 80099d0:	4283      	cmp	r3, r0
 80099d2:	bf08      	it	eq
 80099d4:	f042 0201 	orreq.w	r2, r2, #1
 80099d8:	b91a      	cbnz	r2, 80099e2 <HAL_DMA_IRQHandler+0x25a>
 80099da:	4a0e      	ldr	r2, [pc, #56]	; (8009a14 <HAL_DMA_IRQHandler+0x28c>)
 80099dc:	4293      	cmp	r3, r2
 80099de:	f040 81c5 	bne.w	8009d6c <HAL_DMA_IRQHandler+0x5e4>
 80099e2:	681a      	ldr	r2, [r3, #0]
 80099e4:	0712      	lsls	r2, r2, #28
 80099e6:	d51e      	bpl.n	8009a26 <HAL_DMA_IRQHandler+0x29e>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80099e8:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80099ec:	681a      	ldr	r2, [r3, #0]
 80099ee:	0352      	lsls	r2, r2, #13
 80099f0:	f100 814e 	bmi.w	8009c90 <HAL_DMA_IRQHandler+0x508>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80099f4:	681a      	ldr	r2, [r3, #0]
 80099f6:	05d2      	lsls	r2, r2, #23
 80099f8:	d403      	bmi.n	8009a02 <HAL_DMA_IRQHandler+0x27a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80099fa:	681a      	ldr	r2, [r3, #0]
 80099fc:	f022 0208 	bic.w	r2, r2, #8
 8009a00:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8009a02:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8009a04:	b17b      	cbz	r3, 8009a26 <HAL_DMA_IRQHandler+0x29e>
 8009a06:	e00b      	b.n	8009a20 <HAL_DMA_IRQHandler+0x298>
 8009a08:	24000310 	.word	0x24000310
 8009a0c:	40020028 	.word	0x40020028
 8009a10:	40020010 	.word	0x40020010
 8009a14:	400204b8 	.word	0x400204b8
 8009a18:	40020058 	.word	0x40020058
 8009a1c:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 8009a20:	4630      	mov	r0, r6
 8009a22:	4798      	blx	r3
 8009a24:	6df1      	ldr	r1, [r6, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009a26:	f001 011f 	and.w	r1, r1, #31
 8009a2a:	2020      	movs	r0, #32
 8009a2c:	4088      	lsls	r0, r1
 8009a2e:	4238      	tst	r0, r7
 8009a30:	d066      	beq.n	8009b00 <HAL_DMA_IRQHandler+0x378>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009a32:	6832      	ldr	r2, [r6, #0]
 8009a34:	4ba4      	ldr	r3, [pc, #656]	; (8009cc8 <HAL_DMA_IRQHandler+0x540>)
 8009a36:	4fa5      	ldr	r7, [pc, #660]	; (8009ccc <HAL_DMA_IRQHandler+0x544>)
 8009a38:	42ba      	cmp	r2, r7
 8009a3a:	bf18      	it	ne
 8009a3c:	429a      	cmpne	r2, r3
 8009a3e:	f107 0718 	add.w	r7, r7, #24
 8009a42:	bf0c      	ite	eq
 8009a44:	2301      	moveq	r3, #1
 8009a46:	2300      	movne	r3, #0
 8009a48:	42ba      	cmp	r2, r7
 8009a4a:	bf08      	it	eq
 8009a4c:	f043 0301 	orreq.w	r3, r3, #1
 8009a50:	3718      	adds	r7, #24
 8009a52:	42ba      	cmp	r2, r7
 8009a54:	bf08      	it	eq
 8009a56:	f043 0301 	orreq.w	r3, r3, #1
 8009a5a:	3718      	adds	r7, #24
 8009a5c:	42ba      	cmp	r2, r7
 8009a5e:	bf08      	it	eq
 8009a60:	f043 0301 	orreq.w	r3, r3, #1
 8009a64:	3718      	adds	r7, #24
 8009a66:	42ba      	cmp	r2, r7
 8009a68:	bf08      	it	eq
 8009a6a:	f043 0301 	orreq.w	r3, r3, #1
 8009a6e:	3718      	adds	r7, #24
 8009a70:	42ba      	cmp	r2, r7
 8009a72:	bf08      	it	eq
 8009a74:	f043 0301 	orreq.w	r3, r3, #1
 8009a78:	3718      	adds	r7, #24
 8009a7a:	42ba      	cmp	r2, r7
 8009a7c:	bf08      	it	eq
 8009a7e:	f043 0301 	orreq.w	r3, r3, #1
 8009a82:	f507 7756 	add.w	r7, r7, #856	; 0x358
 8009a86:	42ba      	cmp	r2, r7
 8009a88:	bf08      	it	eq
 8009a8a:	f043 0301 	orreq.w	r3, r3, #1
 8009a8e:	3718      	adds	r7, #24
 8009a90:	42ba      	cmp	r2, r7
 8009a92:	bf08      	it	eq
 8009a94:	f043 0301 	orreq.w	r3, r3, #1
 8009a98:	3718      	adds	r7, #24
 8009a9a:	42ba      	cmp	r2, r7
 8009a9c:	bf08      	it	eq
 8009a9e:	f043 0301 	orreq.w	r3, r3, #1
 8009aa2:	3718      	adds	r7, #24
 8009aa4:	42ba      	cmp	r2, r7
 8009aa6:	bf08      	it	eq
 8009aa8:	f043 0301 	orreq.w	r3, r3, #1
 8009aac:	3718      	adds	r7, #24
 8009aae:	42ba      	cmp	r2, r7
 8009ab0:	bf08      	it	eq
 8009ab2:	f043 0301 	orreq.w	r3, r3, #1
 8009ab6:	3718      	adds	r7, #24
 8009ab8:	42ba      	cmp	r2, r7
 8009aba:	bf08      	it	eq
 8009abc:	f043 0301 	orreq.w	r3, r3, #1
 8009ac0:	3718      	adds	r7, #24
 8009ac2:	42ba      	cmp	r2, r7
 8009ac4:	bf08      	it	eq
 8009ac6:	f043 0301 	orreq.w	r3, r3, #1
 8009aca:	b91b      	cbnz	r3, 8009ad4 <HAL_DMA_IRQHandler+0x34c>
 8009acc:	4b80      	ldr	r3, [pc, #512]	; (8009cd0 <HAL_DMA_IRQHandler+0x548>)
 8009ace:	429a      	cmp	r2, r3
 8009ad0:	f040 8161 	bne.w	8009d96 <HAL_DMA_IRQHandler+0x60e>
 8009ad4:	6813      	ldr	r3, [r2, #0]
 8009ad6:	06df      	lsls	r7, r3, #27
 8009ad8:	d512      	bpl.n	8009b00 <HAL_DMA_IRQHandler+0x378>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009ada:	60a0      	str	r0, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009adc:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
 8009ae0:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009ae2:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009ae4:	f000 80b6 	beq.w	8009c54 <HAL_DMA_IRQHandler+0x4cc>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009ae8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009aec:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009aee:	f000 80d8 	beq.w	8009ca2 <HAL_DMA_IRQHandler+0x51a>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009af2:	031f      	lsls	r7, r3, #12
 8009af4:	f140 80e3 	bpl.w	8009cbe <HAL_DMA_IRQHandler+0x536>
          if(hdma->XferCpltCallback != NULL)
 8009af8:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 8009afa:	b10b      	cbz	r3, 8009b00 <HAL_DMA_IRQHandler+0x378>
            hdma->XferCpltCallback(hdma);
 8009afc:	4630      	mov	r0, r6
 8009afe:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009b00:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	f000 80c1 	beq.w	8009c8a <HAL_DMA_IRQHandler+0x502>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009b08:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8009b0a:	07dc      	lsls	r4, r3, #31
 8009b0c:	d51e      	bpl.n	8009b4c <HAL_DMA_IRQHandler+0x3c4>
        __HAL_DMA_DISABLE(hdma);
 8009b0e:	6832      	ldr	r2, [r6, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8009b10:	2104      	movs	r1, #4
 8009b12:	f886 1035 	strb.w	r1, [r6, #53]	; 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 8009b16:	496f      	ldr	r1, [pc, #444]	; (8009cd4 <HAL_DMA_IRQHandler+0x54c>)
        __HAL_DMA_DISABLE(hdma);
 8009b18:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009b1a:	fba1 5105 	umull	r5, r1, r1, r5
        __HAL_DMA_DISABLE(hdma);
 8009b1e:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8009b22:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 8009b24:	6013      	str	r3, [r2, #0]
 8009b26:	e002      	b.n	8009b2e <HAL_DMA_IRQHandler+0x3a6>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009b28:	6813      	ldr	r3, [r2, #0]
 8009b2a:	07d8      	lsls	r0, r3, #31
 8009b2c:	d504      	bpl.n	8009b38 <HAL_DMA_IRQHandler+0x3b0>
          if (++count > timeout)
 8009b2e:	9b01      	ldr	r3, [sp, #4]
 8009b30:	3301      	adds	r3, #1
 8009b32:	428b      	cmp	r3, r1
 8009b34:	9301      	str	r3, [sp, #4]
 8009b36:	d9f7      	bls.n	8009b28 <HAL_DMA_IRQHandler+0x3a0>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009b38:	6813      	ldr	r3, [r2, #0]
 8009b3a:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8009b3c:	bf4c      	ite	mi
 8009b3e:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8009b40:	2301      	movpl	r3, #1
 8009b42:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8009b46:	2300      	movs	r3, #0
 8009b48:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
      if(hdma->XferErrorCallback != NULL)
 8009b4c:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	f000 809b 	beq.w	8009c8a <HAL_DMA_IRQHandler+0x502>
          hdma->XferCpltCallback(hdma);
 8009b54:	4630      	mov	r0, r6
}
 8009b56:	b002      	add	sp, #8
 8009b58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferCpltCallback(hdma);
 8009b5c:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009b5e:	f8d3 e000 	ldr.w	lr, [r3]
 8009b62:	f01e 0f04 	tst.w	lr, #4
 8009b66:	d00a      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3f6>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8009b68:	f8d3 e000 	ldr.w	lr, [r3]
 8009b6c:	f02e 0e04 	bic.w	lr, lr, #4
 8009b70:	f8c3 e000 	str.w	lr, [r3]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009b74:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009b76:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8009b78:	f042 0201 	orr.w	r2, r2, #1
 8009b7c:	6572      	str	r2, [r6, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009b7e:	fa27 f20c 	lsr.w	r2, r7, ip
 8009b82:	07d2      	lsls	r2, r2, #31
 8009b84:	f57f ae7d 	bpl.w	8009882 <HAL_DMA_IRQHandler+0xfa>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8009b88:	4a53      	ldr	r2, [pc, #332]	; (8009cd8 <HAL_DMA_IRQHandler+0x550>)
 8009b8a:	f8df e150 	ldr.w	lr, [pc, #336]	; 8009cdc <HAL_DMA_IRQHandler+0x554>
 8009b8e:	4573      	cmp	r3, lr
 8009b90:	bf18      	it	ne
 8009b92:	4293      	cmpne	r3, r2
 8009b94:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8009b98:	bf0c      	ite	eq
 8009b9a:	2201      	moveq	r2, #1
 8009b9c:	2200      	movne	r2, #0
 8009b9e:	4573      	cmp	r3, lr
 8009ba0:	bf08      	it	eq
 8009ba2:	f042 0201 	orreq.w	r2, r2, #1
 8009ba6:	f10e 0e18 	add.w	lr, lr, #24
 8009baa:	4573      	cmp	r3, lr
 8009bac:	bf08      	it	eq
 8009bae:	f042 0201 	orreq.w	r2, r2, #1
 8009bb2:	f10e 0e18 	add.w	lr, lr, #24
 8009bb6:	4573      	cmp	r3, lr
 8009bb8:	bf08      	it	eq
 8009bba:	f042 0201 	orreq.w	r2, r2, #1
 8009bbe:	f10e 0e18 	add.w	lr, lr, #24
 8009bc2:	4573      	cmp	r3, lr
 8009bc4:	bf08      	it	eq
 8009bc6:	f042 0201 	orreq.w	r2, r2, #1
 8009bca:	f50e 7e56 	add.w	lr, lr, #856	; 0x358
 8009bce:	4573      	cmp	r3, lr
 8009bd0:	bf08      	it	eq
 8009bd2:	f042 0201 	orreq.w	r2, r2, #1
 8009bd6:	f10e 0e18 	add.w	lr, lr, #24
 8009bda:	4573      	cmp	r3, lr
 8009bdc:	bf08      	it	eq
 8009bde:	f042 0201 	orreq.w	r2, r2, #1
 8009be2:	f10e 0e18 	add.w	lr, lr, #24
 8009be6:	4573      	cmp	r3, lr
 8009be8:	bf08      	it	eq
 8009bea:	f042 0201 	orreq.w	r2, r2, #1
 8009bee:	f10e 0e18 	add.w	lr, lr, #24
 8009bf2:	4573      	cmp	r3, lr
 8009bf4:	bf08      	it	eq
 8009bf6:	f042 0201 	orreq.w	r2, r2, #1
 8009bfa:	f10e 0e18 	add.w	lr, lr, #24
 8009bfe:	4573      	cmp	r3, lr
 8009c00:	bf08      	it	eq
 8009c02:	f042 0201 	orreq.w	r2, r2, #1
 8009c06:	f10e 0e18 	add.w	lr, lr, #24
 8009c0a:	4573      	cmp	r3, lr
 8009c0c:	bf08      	it	eq
 8009c0e:	f042 0201 	orreq.w	r2, r2, #1
 8009c12:	f10e 0e18 	add.w	lr, lr, #24
 8009c16:	4573      	cmp	r3, lr
 8009c18:	bf08      	it	eq
 8009c1a:	f042 0201 	orreq.w	r2, r2, #1
 8009c1e:	f10e 0e18 	add.w	lr, lr, #24
 8009c22:	4573      	cmp	r3, lr
 8009c24:	bf08      	it	eq
 8009c26:	f042 0201 	orreq.w	r2, r2, #1
 8009c2a:	2a00      	cmp	r2, #0
 8009c2c:	f47f ae1e 	bne.w	800986c <HAL_DMA_IRQHandler+0xe4>
 8009c30:	2800      	cmp	r0, #0
 8009c32:	f47f ae1b 	bne.w	800986c <HAL_DMA_IRQHandler+0xe4>
 8009c36:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009c38:	2204      	movs	r2, #4
 8009c3a:	fa02 f20c 	lsl.w	r2, r2, ip
 8009c3e:	423a      	tst	r2, r7
 8009c40:	f040 808c 	bne.w	8009d5c <HAL_DMA_IRQHandler+0x5d4>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009c44:	2210      	movs	r2, #16
 8009c46:	fa02 fc0c 	lsl.w	ip, r2, ip
 8009c4a:	ea17 0f0c 	tst.w	r7, ip
 8009c4e:	f43f aeea 	beq.w	8009a26 <HAL_DMA_IRQHandler+0x29e>
 8009c52:	e680      	b.n	8009956 <HAL_DMA_IRQHandler+0x1ce>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009c54:	f023 0316 	bic.w	r3, r3, #22
 8009c58:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009c5a:	6953      	ldr	r3, [r2, #20]
 8009c5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c60:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009c62:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d03b      	beq.n	8009ce0 <HAL_DMA_IRQHandler+0x558>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009c68:	6813      	ldr	r3, [r2, #0]
 8009c6a:	f023 0308 	bic.w	r3, r3, #8
 8009c6e:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009c70:	233f      	movs	r3, #63	; 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8009c72:	2001      	movs	r0, #1
          __HAL_UNLOCK(hdma);
 8009c74:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009c76:	408b      	lsls	r3, r1
 8009c78:	60a3      	str	r3, [r4, #8]
          if(hdma->XferAbortCallback != NULL)
 8009c7a:	6d33      	ldr	r3, [r6, #80]	; 0x50
          hdma->State = HAL_DMA_STATE_READY;
 8009c7c:	f886 0035 	strb.w	r0, [r6, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8009c80:	f886 2034 	strb.w	r2, [r6, #52]	; 0x34
          if(hdma->XferAbortCallback != NULL)
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	f47f af65 	bne.w	8009b54 <HAL_DMA_IRQHandler+0x3cc>
}
 8009c8a:	b002      	add	sp, #8
 8009c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	0318      	lsls	r0, r3, #12
 8009c94:	f57f aeb5 	bpl.w	8009a02 <HAL_DMA_IRQHandler+0x27a>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8009c98:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	f47f aec0 	bne.w	8009a20 <HAL_DMA_IRQHandler+0x298>
 8009ca0:	e6c1      	b.n	8009a26 <HAL_DMA_IRQHandler+0x29e>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009ca2:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8009ca6:	f47f af27 	bne.w	8009af8 <HAL_DMA_IRQHandler+0x370>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009caa:	6811      	ldr	r1, [r2, #0]
 8009cac:	f021 0110 	bic.w	r1, r1, #16
 8009cb0:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8009cb2:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8009cb4:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8009cb8:	f886 2035 	strb.w	r2, [r6, #53]	; 0x35
            __HAL_UNLOCK(hdma);
 8009cbc:	e71c      	b.n	8009af8 <HAL_DMA_IRQHandler+0x370>
            if(hdma->XferM1CpltCallback != NULL)
 8009cbe:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	f47f af1b 	bne.w	8009afc <HAL_DMA_IRQHandler+0x374>
 8009cc6:	e71b      	b.n	8009b00 <HAL_DMA_IRQHandler+0x378>
 8009cc8:	40020010 	.word	0x40020010
 8009ccc:	40020028 	.word	0x40020028
 8009cd0:	400204b8 	.word	0x400204b8
 8009cd4:	1b4e81b5 	.word	0x1b4e81b5
 8009cd8:	40020058 	.word	0x40020058
 8009cdc:	40020040 	.word	0x40020040
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009ce0:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d1c0      	bne.n	8009c68 <HAL_DMA_IRQHandler+0x4e0>
 8009ce6:	e7c3      	b.n	8009c70 <HAL_DMA_IRQHandler+0x4e8>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009ce8:	4a4b      	ldr	r2, [pc, #300]	; (8009e18 <HAL_DMA_IRQHandler+0x690>)
 8009cea:	484c      	ldr	r0, [pc, #304]	; (8009e1c <HAL_DMA_IRQHandler+0x694>)
 8009cec:	4283      	cmp	r3, r0
 8009cee:	bf18      	it	ne
 8009cf0:	4293      	cmpne	r3, r2
 8009cf2:	f100 0014 	add.w	r0, r0, #20
 8009cf6:	bf0c      	ite	eq
 8009cf8:	2201      	moveq	r2, #1
 8009cfa:	2200      	movne	r2, #0
 8009cfc:	4283      	cmp	r3, r0
 8009cfe:	bf08      	it	eq
 8009d00:	f042 0201 	orreq.w	r2, r2, #1
 8009d04:	3014      	adds	r0, #20
 8009d06:	4283      	cmp	r3, r0
 8009d08:	bf08      	it	eq
 8009d0a:	f042 0201 	orreq.w	r2, r2, #1
 8009d0e:	3014      	adds	r0, #20
 8009d10:	4283      	cmp	r3, r0
 8009d12:	bf08      	it	eq
 8009d14:	f042 0201 	orreq.w	r2, r2, #1
 8009d18:	3014      	adds	r0, #20
 8009d1a:	4283      	cmp	r3, r0
 8009d1c:	bf08      	it	eq
 8009d1e:	f042 0201 	orreq.w	r2, r2, #1
 8009d22:	3014      	adds	r0, #20
 8009d24:	4283      	cmp	r3, r0
 8009d26:	bf08      	it	eq
 8009d28:	f042 0201 	orreq.w	r2, r2, #1
 8009d2c:	b912      	cbnz	r2, 8009d34 <HAL_DMA_IRQHandler+0x5ac>
 8009d2e:	4a3c      	ldr	r2, [pc, #240]	; (8009e20 <HAL_DMA_IRQHandler+0x698>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d1aa      	bne.n	8009c8a <HAL_DMA_IRQHandler+0x502>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009d34:	6df0      	ldr	r0, [r6, #92]	; 0x5c
 8009d36:	2504      	movs	r5, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8009d38:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009d3a:	f000 001f 	and.w	r0, r0, #31
 8009d3e:	4085      	lsls	r5, r0
 8009d40:	420d      	tst	r5, r1
 8009d42:	d018      	beq.n	8009d76 <HAL_DMA_IRQHandler+0x5ee>
 8009d44:	0757      	lsls	r7, r2, #29
 8009d46:	d516      	bpl.n	8009d76 <HAL_DMA_IRQHandler+0x5ee>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009d48:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009d4a:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009d4c:	d547      	bpl.n	8009dde <HAL_DMA_IRQHandler+0x656>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009d4e:	03d1      	lsls	r1, r2, #15
 8009d50:	d44b      	bmi.n	8009dea <HAL_DMA_IRQHandler+0x662>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009d52:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	f47f aefd 	bne.w	8009b54 <HAL_DMA_IRQHandler+0x3cc>
 8009d5a:	e796      	b.n	8009c8a <HAL_DMA_IRQHandler+0x502>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8009d5c:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009d5e:	2210      	movs	r2, #16
 8009d60:	fa02 fc0c 	lsl.w	ip, r2, ip
 8009d64:	ea17 0f0c 	tst.w	r7, ip
 8009d68:	f43f ae5d 	beq.w	8009a26 <HAL_DMA_IRQHandler+0x29e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009d6c:	681a      	ldr	r2, [r3, #0]
 8009d6e:	0750      	lsls	r0, r2, #29
 8009d70:	f57f ae59 	bpl.w	8009a26 <HAL_DMA_IRQHandler+0x29e>
 8009d74:	e638      	b.n	80099e8 <HAL_DMA_IRQHandler+0x260>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009d76:	2502      	movs	r5, #2
 8009d78:	4085      	lsls	r5, r0
 8009d7a:	420d      	tst	r5, r1
 8009d7c:	d010      	beq.n	8009da0 <HAL_DMA_IRQHandler+0x618>
 8009d7e:	0797      	lsls	r7, r2, #30
 8009d80:	d50e      	bpl.n	8009da0 <HAL_DMA_IRQHandler+0x618>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009d82:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009d84:	0414      	lsls	r4, r2, #16
 8009d86:	d535      	bpl.n	8009df4 <HAL_DMA_IRQHandler+0x66c>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009d88:	03d0      	lsls	r0, r2, #15
 8009d8a:	d43f      	bmi.n	8009e0c <HAL_DMA_IRQHandler+0x684>
          if(hdma->XferM1CpltCallback != NULL)
 8009d8c:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	f47f aee0 	bne.w	8009b54 <HAL_DMA_IRQHandler+0x3cc>
 8009d94:	e779      	b.n	8009c8a <HAL_DMA_IRQHandler+0x502>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009d96:	6813      	ldr	r3, [r2, #0]
 8009d98:	079b      	lsls	r3, r3, #30
 8009d9a:	f57f aeb1 	bpl.w	8009b00 <HAL_DMA_IRQHandler+0x378>
 8009d9e:	e69c      	b.n	8009ada <HAL_DMA_IRQHandler+0x352>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8009da0:	2508      	movs	r5, #8
 8009da2:	4085      	lsls	r5, r0
 8009da4:	420d      	tst	r5, r1
 8009da6:	f43f af70 	beq.w	8009c8a <HAL_DMA_IRQHandler+0x502>
 8009daa:	0711      	lsls	r1, r2, #28
 8009dac:	f57f af6d 	bpl.w	8009c8a <HAL_DMA_IRQHandler+0x502>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009db0:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 8009db2:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009db4:	f022 020e 	bic.w	r2, r2, #14
 8009db8:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009dba:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8009dbc:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009dbe:	fa03 f000 	lsl.w	r0, r3, r0
 8009dc2:	6060      	str	r0, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009dc4:	6573      	str	r3, [r6, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8009dc6:	f886 1034 	strb.w	r1, [r6, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8009dca:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8009dce:	2a00      	cmp	r2, #0
 8009dd0:	f43f af5b 	beq.w	8009c8a <HAL_DMA_IRQHandler+0x502>
        hdma->XferErrorCallback(hdma);
 8009dd4:	4630      	mov	r0, r6
}
 8009dd6:	b002      	add	sp, #8
 8009dd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 8009ddc:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009dde:	0692      	lsls	r2, r2, #26
 8009de0:	d403      	bmi.n	8009dea <HAL_DMA_IRQHandler+0x662>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009de2:	681a      	ldr	r2, [r3, #0]
 8009de4:	f022 0204 	bic.w	r2, r2, #4
 8009de8:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8009dea:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	f47f aeb1 	bne.w	8009b54 <HAL_DMA_IRQHandler+0x3cc>
 8009df2:	e74a      	b.n	8009c8a <HAL_DMA_IRQHandler+0x502>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009df4:	f012 0220 	ands.w	r2, r2, #32
 8009df8:	d108      	bne.n	8009e0c <HAL_DMA_IRQHandler+0x684>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009dfa:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8009dfc:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009dfe:	f021 010a 	bic.w	r1, r1, #10
 8009e02:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8009e04:	f886 0035 	strb.w	r0, [r6, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8009e08:	f886 2034 	strb.w	r2, [r6, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8009e0c:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	f47f aea0 	bne.w	8009b54 <HAL_DMA_IRQHandler+0x3cc>
 8009e14:	e739      	b.n	8009c8a <HAL_DMA_IRQHandler+0x502>
 8009e16:	bf00      	nop
 8009e18:	58025408 	.word	0x58025408
 8009e1c:	5802541c 	.word	0x5802541c
 8009e20:	58025494 	.word	0x58025494

08009e24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009e28:	680c      	ldr	r4, [r1, #0]
{
 8009e2a:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009e2c:	2c00      	cmp	r4, #0
 8009e2e:	f000 80a7 	beq.w	8009f80 <HAL_GPIO_Init+0x15c>
 8009e32:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009e36:	4f8a      	ldr	r7, [pc, #552]	; (800a060 <HAL_GPIO_Init+0x23c>)
  uint32_t position = 0x00U;
 8009e38:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009e3a:	2201      	movs	r2, #1
 8009e3c:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 8009e3e:	ea12 0e04 	ands.w	lr, r2, r4
 8009e42:	f000 8096 	beq.w	8009f72 <HAL_GPIO_Init+0x14e>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009e46:	684d      	ldr	r5, [r1, #4]
 8009e48:	f005 0903 	and.w	r9, r5, #3
 8009e4c:	f109 36ff 	add.w	r6, r9, #4294967295
 8009e50:	2e01      	cmp	r6, #1
 8009e52:	f240 8098 	bls.w	8009f86 <HAL_GPIO_Init+0x162>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009e56:	f1b9 0f03 	cmp.w	r9, #3
 8009e5a:	f040 80d2 	bne.w	800a002 <HAL_GPIO_Init+0x1de>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009e5e:	fa09 f20c 	lsl.w	r2, r9, ip
 8009e62:	ea6f 0802 	mvn.w	r8, r2
      temp = GPIOx->MODER;
 8009e66:	6806      	ldr	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009e68:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009e6c:	ea06 0608 	and.w	r6, r6, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009e70:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->MODER = temp;
 8009e74:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009e76:	d07c      	beq.n	8009f72 <HAL_GPIO_Init+0x14e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009e78:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8009e7c:	f023 0803 	bic.w	r8, r3, #3

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009e80:	f003 0903 	and.w	r9, r3, #3
 8009e84:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009e86:	f042 0202 	orr.w	r2, r2, #2
 8009e8a:	f108 48b0 	add.w	r8, r8, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009e8e:	ea4f 0989 	mov.w	r9, r9, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009e92:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8009e96:	f508 6880 	add.w	r8, r8, #1024	; 0x400
 8009e9a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009e9e:	fa06 f609 	lsl.w	r6, r6, r9
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009ea2:	f002 0202 	and.w	r2, r2, #2
 8009ea6:	9201      	str	r2, [sp, #4]
 8009ea8:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8009eaa:	f8d8 2008 	ldr.w	r2, [r8, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009eae:	ea22 0206 	bic.w	r2, r2, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009eb2:	4e6c      	ldr	r6, [pc, #432]	; (800a064 <HAL_GPIO_Init+0x240>)
 8009eb4:	42b0      	cmp	r0, r6
 8009eb6:	d028      	beq.n	8009f0a <HAL_GPIO_Init+0xe6>
 8009eb8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009ebc:	42b0      	cmp	r0, r6
 8009ebe:	f000 80ac 	beq.w	800a01a <HAL_GPIO_Init+0x1f6>
 8009ec2:	4e69      	ldr	r6, [pc, #420]	; (800a068 <HAL_GPIO_Init+0x244>)
 8009ec4:	42b0      	cmp	r0, r6
 8009ec6:	f000 80ad 	beq.w	800a024 <HAL_GPIO_Init+0x200>
 8009eca:	4e68      	ldr	r6, [pc, #416]	; (800a06c <HAL_GPIO_Init+0x248>)
 8009ecc:	42b0      	cmp	r0, r6
 8009ece:	f000 809f 	beq.w	800a010 <HAL_GPIO_Init+0x1ec>
 8009ed2:	4e67      	ldr	r6, [pc, #412]	; (800a070 <HAL_GPIO_Init+0x24c>)
 8009ed4:	42b0      	cmp	r0, r6
 8009ed6:	f000 80af 	beq.w	800a038 <HAL_GPIO_Init+0x214>
 8009eda:	4e66      	ldr	r6, [pc, #408]	; (800a074 <HAL_GPIO_Init+0x250>)
 8009edc:	42b0      	cmp	r0, r6
 8009ede:	f000 80b0 	beq.w	800a042 <HAL_GPIO_Init+0x21e>
 8009ee2:	4e65      	ldr	r6, [pc, #404]	; (800a078 <HAL_GPIO_Init+0x254>)
 8009ee4:	42b0      	cmp	r0, r6
 8009ee6:	f000 80a2 	beq.w	800a02e <HAL_GPIO_Init+0x20a>
 8009eea:	4e64      	ldr	r6, [pc, #400]	; (800a07c <HAL_GPIO_Init+0x258>)
 8009eec:	42b0      	cmp	r0, r6
 8009eee:	f000 80ad 	beq.w	800a04c <HAL_GPIO_Init+0x228>
 8009ef2:	4e63      	ldr	r6, [pc, #396]	; (800a080 <HAL_GPIO_Init+0x25c>)
 8009ef4:	42b0      	cmp	r0, r6
 8009ef6:	f000 80ae 	beq.w	800a056 <HAL_GPIO_Init+0x232>
 8009efa:	4e62      	ldr	r6, [pc, #392]	; (800a084 <HAL_GPIO_Init+0x260>)
 8009efc:	42b0      	cmp	r0, r6
 8009efe:	bf0c      	ite	eq
 8009f00:	2609      	moveq	r6, #9
 8009f02:	260a      	movne	r6, #10
 8009f04:	fa06 f609 	lsl.w	r6, r6, r9
 8009f08:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009f0a:	f8c8 2008 	str.w	r2, [r8, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009f0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009f12:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8009f16:	ea6f 060e 	mvn.w	r6, lr
        temp = EXTI->RTSR1;
 8009f1a:	6812      	ldr	r2, [r2, #0]
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8009f1c:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8009f20:	bf0c      	ite	eq
 8009f22:	4032      	andeq	r2, r6
          temp |= iocurrent;
 8009f24:	ea4e 0202 	orrne.w	r2, lr, r2

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009f28:	f415 1f00 	tst.w	r5, #2097152	; 0x200000
        EXTI->RTSR1 = temp;
 8009f2c:	f8c8 2000 	str.w	r2, [r8]
        temp = EXTI->FTSR1;
 8009f30:	f8d8 2004 	ldr.w	r2, [r8, #4]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8009f34:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8009f38:	bf0c      	ite	eq
 8009f3a:	4032      	andeq	r2, r6
          temp |= iocurrent;
 8009f3c:	ea4e 0202 	orrne.w	r2, lr, r2

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009f40:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        EXTI->FTSR1 = temp;
 8009f44:	f8c8 2004 	str.w	r2, [r8, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8009f48:	f8d8 2084 	ldr.w	r2, [r8, #132]	; 0x84
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8009f4c:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8009f50:	bf0c      	ite	eq
 8009f52:	4032      	andeq	r2, r6
          temp |= iocurrent;
 8009f54:	ea4e 0202 	orrne.w	r2, lr, r2

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009f58:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8009f5a:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 8009f5e:	f8c8 2084 	str.w	r2, [r8, #132]	; 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8009f62:	f8d8 2080 	ldr.w	r2, [r8, #128]	; 0x80
        temp &= ~(iocurrent);
 8009f66:	bf54      	ite	pl
 8009f68:	4032      	andpl	r2, r6
          temp |= iocurrent;
 8009f6a:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8009f6e:	f8c5 2080 	str.w	r2, [r5, #128]	; 0x80
      }
    }

    position++;
 8009f72:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009f74:	f10c 0c02 	add.w	ip, ip, #2
 8009f78:	fa34 f203 	lsrs.w	r2, r4, r3
 8009f7c:	f47f af5d 	bne.w	8009e3a <HAL_GPIO_Init+0x16>
  }
}
 8009f80:	b003      	add	sp, #12
 8009f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009f86:	f04f 0803 	mov.w	r8, #3
        temp = GPIOx->OSPEEDR;
 8009f8a:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009f8c:	fa08 f80c 	lsl.w	r8, r8, ip
 8009f90:	ea26 0a08 	bic.w	sl, r6, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009f94:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009f96:	ea6f 0808 	mvn.w	r8, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009f9a:	fa06 f60c 	lsl.w	r6, r6, ip
 8009f9e:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 8009fa2:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009fa4:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp = GPIOx->OTYPER;
 8009fa8:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009fac:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009fae:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009fb2:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8009fb4:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8009fb6:	68c2      	ldr	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009fb8:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009fbc:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009fbe:	ea02 0208 	and.w	r2, r2, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009fc2:	fa06 f60c 	lsl.w	r6, r6, ip
 8009fc6:	ea46 0602 	orr.w	r6, r6, r2
      GPIOx->PUPDR = temp;
 8009fca:	fa09 f20c 	lsl.w	r2, r9, ip
 8009fce:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009fd0:	f47f af49 	bne.w	8009e66 <HAL_GPIO_Init+0x42>
        temp = GPIOx->AFR[position >> 3U];
 8009fd4:	ea4f 09d3 	mov.w	r9, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009fd8:	f003 0b07 	and.w	fp, r3, #7
 8009fdc:	260f      	movs	r6, #15
 8009fde:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 8009fe2:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 8009fe6:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009fea:	fa06 f60b 	lsl.w	r6, r6, fp
 8009fee:	ea2a 0a06 	bic.w	sl, sl, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009ff2:	690e      	ldr	r6, [r1, #16]
 8009ff4:	fa06 f60b 	lsl.w	r6, r6, fp
 8009ff8:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3U] = temp;
 8009ffc:	f8c9 6020 	str.w	r6, [r9, #32]
 800a000:	e731      	b.n	8009e66 <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a002:	f04f 0803 	mov.w	r8, #3
 800a006:	fa08 f80c 	lsl.w	r8, r8, ip
 800a00a:	ea6f 0808 	mvn.w	r8, r8
 800a00e:	e7d2      	b.n	8009fb6 <HAL_GPIO_Init+0x192>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a010:	2603      	movs	r6, #3
 800a012:	fa06 f609 	lsl.w	r6, r6, r9
 800a016:	4332      	orrs	r2, r6
 800a018:	e777      	b.n	8009f0a <HAL_GPIO_Init+0xe6>
 800a01a:	2601      	movs	r6, #1
 800a01c:	fa06 f609 	lsl.w	r6, r6, r9
 800a020:	4332      	orrs	r2, r6
 800a022:	e772      	b.n	8009f0a <HAL_GPIO_Init+0xe6>
 800a024:	2602      	movs	r6, #2
 800a026:	fa06 f609 	lsl.w	r6, r6, r9
 800a02a:	4332      	orrs	r2, r6
 800a02c:	e76d      	b.n	8009f0a <HAL_GPIO_Init+0xe6>
 800a02e:	2606      	movs	r6, #6
 800a030:	fa06 f609 	lsl.w	r6, r6, r9
 800a034:	4332      	orrs	r2, r6
 800a036:	e768      	b.n	8009f0a <HAL_GPIO_Init+0xe6>
 800a038:	2604      	movs	r6, #4
 800a03a:	fa06 f609 	lsl.w	r6, r6, r9
 800a03e:	4332      	orrs	r2, r6
 800a040:	e763      	b.n	8009f0a <HAL_GPIO_Init+0xe6>
 800a042:	2605      	movs	r6, #5
 800a044:	fa06 f609 	lsl.w	r6, r6, r9
 800a048:	4332      	orrs	r2, r6
 800a04a:	e75e      	b.n	8009f0a <HAL_GPIO_Init+0xe6>
 800a04c:	2607      	movs	r6, #7
 800a04e:	fa06 f609 	lsl.w	r6, r6, r9
 800a052:	4332      	orrs	r2, r6
 800a054:	e759      	b.n	8009f0a <HAL_GPIO_Init+0xe6>
 800a056:	2608      	movs	r6, #8
 800a058:	fa06 f609 	lsl.w	r6, r6, r9
 800a05c:	4332      	orrs	r2, r6
 800a05e:	e754      	b.n	8009f0a <HAL_GPIO_Init+0xe6>
 800a060:	58024400 	.word	0x58024400
 800a064:	58020000 	.word	0x58020000
 800a068:	58020800 	.word	0x58020800
 800a06c:	58020c00 	.word	0x58020c00
 800a070:	58021000 	.word	0x58021000
 800a074:	58021400 	.word	0x58021400
 800a078:	58021800 	.word	0x58021800
 800a07c:	58021c00 	.word	0x58021c00
 800a080:	58022000 	.word	0x58022000
 800a084:	58022400 	.word	0x58022400

0800a088 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a088:	6903      	ldr	r3, [r0, #16]
 800a08a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800a08c:	bf14      	ite	ne
 800a08e:	2001      	movne	r0, #1
 800a090:	2000      	moveq	r0, #0
 800a092:	4770      	bx	lr

0800a094 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a094:	b902      	cbnz	r2, 800a098 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a096:	0409      	lsls	r1, r1, #16
 800a098:	6181      	str	r1, [r0, #24]
  }
}
 800a09a:	4770      	bx	lr

0800a09c <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800a09c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a0a0:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 800a0a4:	4201      	tst	r1, r0
 800a0a6:	d100      	bne.n	800a0aa <HAL_GPIO_EXTI_IRQHandler+0xe>
 800a0a8:	4770      	bx	lr
{
 800a0aa:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a0ac:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a0b0:	f7f8 f8fe 	bl	80022b0 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800a0b4:	bd08      	pop	{r3, pc}
 800a0b6:	bf00      	nop

0800a0b8 <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800a0b8:	2800      	cmp	r0, #0
 800a0ba:	d05e      	beq.n	800a17a <HAL_LPTIM_Init+0xc2>
{
 800a0bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800a0be:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 800a0c2:	4604      	mov	r4, r0
 800a0c4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d051      	beq.n	800a170 <HAL_LPTIM_Init+0xb8>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800a0cc:	2302      	movs	r3, #2

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a0ce:	6aa7      	ldr	r7, [r4, #40]	; 0x28
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a0d0:	e9d4 1500 	ldrd	r1, r5, [r4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800a0d4:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a0d8:	2d01      	cmp	r5, #1
  tmpcfgr = hlptim->Instance->CFGR;
 800a0da:	68c8      	ldr	r0, [r1, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a0dc:	d03c      	beq.n	800a158 <HAL_LPTIM_Init+0xa0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a0de:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 800a0e2:	d039      	beq.n	800a158 <HAL_LPTIM_Init+0xa0>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800a0e4:	6962      	ldr	r2, [r4, #20]
 800a0e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a0ea:	429a      	cmp	r2, r3
 800a0ec:	d003      	beq.n	800a0f6 <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 800a0ee:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 800a0f2:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a0f6:	68a3      	ldr	r3, [r4, #8]
              hlptim->Init.Clock.Prescaler |
 800a0f8:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a0fa:	432b      	orrs	r3, r5
              hlptim->Init.Clock.Prescaler |
 800a0fc:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 800a0fe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a100:	4333      	orrs	r3, r6
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800a102:	4e22      	ldr	r6, [pc, #136]	; (800a18c <HAL_LPTIM_Init+0xd4>)
              hlptim->Init.UpdateMode      |
 800a104:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800a106:	4006      	ands	r6, r0
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a108:	4333      	orrs	r3, r6
              hlptim->Init.CounterSource);

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800a10a:	b1ed      	cbz	r5, 800a148 <HAL_LPTIM_Init+0x90>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a10c:	2d01      	cmp	r5, #1
 800a10e:	d11f      	bne.n	800a150 <HAL_LPTIM_Init+0x98>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800a110:	e9d4 0503 	ldrd	r0, r5, [r4, #12]
 800a114:	4328      	orrs	r0, r5
 800a116:	4303      	orrs	r3, r0
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800a118:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800a11c:	4282      	cmp	r2, r0
 800a11e:	d004      	beq.n	800a12a <HAL_LPTIM_Init+0x72>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800a120:	69a0      	ldr	r0, [r4, #24]
 800a122:	4302      	orrs	r2, r0
                hlptim->Init.Trigger.ActiveEdge |
 800a124:	69e0      	ldr	r0, [r4, #28]
 800a126:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800a128:	4313      	orrs	r3, r2

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800a12a:	4a19      	ldr	r2, [pc, #100]	; (800a190 <HAL_LPTIM_Init+0xd8>)
  hlptim->Instance->CFGR = tmpcfgr;
 800a12c:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800a12e:	4291      	cmp	r1, r2
 800a130:	d015      	beq.n	800a15e <HAL_LPTIM_Init+0xa6>
 800a132:	4b18      	ldr	r3, [pc, #96]	; (800a194 <HAL_LPTIM_Init+0xdc>)
 800a134:	4299      	cmp	r1, r3
 800a136:	d012      	beq.n	800a15e <HAL_LPTIM_Init+0xa6>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 800a138:	4b17      	ldr	r3, [pc, #92]	; (800a198 <HAL_LPTIM_Init+0xe0>)
 800a13a:	4299      	cmp	r1, r3
 800a13c:	d01f      	beq.n	800a17e <HAL_LPTIM_Init+0xc6>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a13e:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 800a140:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a142:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800a148:	69e0      	ldr	r0, [r4, #28]
 800a14a:	6925      	ldr	r5, [r4, #16]
 800a14c:	4328      	orrs	r0, r5
 800a14e:	4303      	orrs	r3, r0
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a150:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 800a154:	d1e0      	bne.n	800a118 <HAL_LPTIM_Init+0x60>
 800a156:	e7db      	b.n	800a110 <HAL_LPTIM_Init+0x58>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800a158:	f020 001e 	bic.w	r0, r0, #30
 800a15c:	e7c2      	b.n	800a0e4 <HAL_LPTIM_Init+0x2c>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800a15e:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 800a162:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800a164:	4313      	orrs	r3, r2
 800a166:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a168:	2301      	movs	r3, #1
 800a16a:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a16e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 800a170:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 800a174:	f7fc fa58 	bl	8006628 <HAL_LPTIM_MspInit>
 800a178:	e7a8      	b.n	800a0cc <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 800a17a:	2001      	movs	r0, #1
}
 800a17c:	4770      	bx	lr
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800a17e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 800a180:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800a182:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a184:	2301      	movs	r3, #1
 800a186:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a18a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a18c:	ff19f1fe 	.word	0xff19f1fe
 800a190:	40002400 	.word	0x40002400
 800a194:	58002400 	.word	0x58002400
 800a198:	58002800 	.word	0x58002800

0800a19c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a19c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a19e:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a1a0:	2800      	cmp	r0, #0
 800a1a2:	f000 8088 	beq.w	800a2b6 <HAL_PCD_Init+0x11a>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a1a6:	f890 34bd 	ldrb.w	r3, [r0, #1213]	; 0x4bd
 800a1aa:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 800a1ac:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a1ae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d079      	beq.n	800a2aa <HAL_PCD_Init+0x10e>
 800a1b6:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a1b8:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a1ba:	462e      	mov	r6, r5
 800a1bc:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 800a1be:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a1c2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a1c4:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a1c6:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 800a1ca:	bf08      	it	eq
 800a1cc:	60eb      	streq	r3, [r5, #12]
  __HAL_PCD_DISABLE(hpcd);
 800a1ce:	f004 fdd7 	bl	800ed80 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a1d2:	f856 eb10 	ldr.w	lr, [r6], #16
 800a1d6:	46b4      	mov	ip, r6
 800a1d8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a1dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1de:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a1e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1e4:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800a1e8:	e884 0003 	stmia.w	r4, {r0, r1}
 800a1ec:	4670      	mov	r0, lr
 800a1ee:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800a1f2:	f004 fca1 	bl	800eb38 <USB_CoreInit>
 800a1f6:	4604      	mov	r4, r0
 800a1f8:	b130      	cbz	r0, 800a208 <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 800a1fa:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a1fc:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 800a1fe:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a200:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd
}
 800a204:	b00b      	add	sp, #44	; 0x2c
 800a206:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800a208:	4601      	mov	r1, r0
 800a20a:	6828      	ldr	r0, [r5, #0]
 800a20c:	f004 fdc0 	bl	800ed90 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a210:	6868      	ldr	r0, [r5, #4]
 800a212:	b358      	cbz	r0, 800a26c <HAL_PCD_Init+0xd0>
 800a214:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 800a216:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a21a:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 800a21c:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a220:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 800a224:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 800a228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a22c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a230:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 800a234:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a238:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a23a:	f883 1040 	strb.w	r1, [r3, #64]	; 0x40
    hpcd->IN_ep[i].xfer_len = 0U;
 800a23e:	64d9      	str	r1, [r3, #76]	; 0x4c
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a240:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a244:	d3ea      	bcc.n	800a21c <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 800a246:	2200      	movs	r2, #0
 800a248:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a24c:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 800a24e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 800a252:	f883 427c 	strb.w	r4, [r3, #636]	; 0x27c
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a256:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 800a258:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a25c:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a25e:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a262:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a266:	e9c3 22a1 	strd	r2, r2, [r3, #644]	; 0x284
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a26a:	d3ed      	bcc.n	800a248 <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a26c:	466c      	mov	r4, sp
 800a26e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a270:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a272:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a274:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a276:	e896 0003 	ldmia.w	r6, {r0, r1}
 800a27a:	e884 0003 	stmia.w	r4, {r0, r1}
 800a27e:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800a282:	6828      	ldr	r0, [r5, #0]
 800a284:	f004 fdba 	bl	800edfc <USB_DevInit>
 800a288:	4604      	mov	r4, r0
 800a28a:	2800      	cmp	r0, #0
 800a28c:	d1b5      	bne.n	800a1fa <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_READY;
 800a28e:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 800a290:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800a292:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 800a296:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 800a298:	f885 24bd 	strb.w	r2, [r5, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
 800a29c:	d00f      	beq.n	800a2be <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 800a29e:	6828      	ldr	r0, [r5, #0]
 800a2a0:	f005 f9ee 	bl	800f680 <USB_DevDisconnect>
}
 800a2a4:	4620      	mov	r0, r4
 800a2a6:	b00b      	add	sp, #44	; 0x2c
 800a2a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 800a2aa:	f880 24bc 	strb.w	r2, [r0, #1212]	; 0x4bc
    HAL_PCD_MspInit(hpcd);
 800a2ae:	f006 fb67 	bl	8010980 <HAL_PCD_MspInit>
  __HAL_PCD_DISABLE(hpcd);
 800a2b2:	6828      	ldr	r0, [r5, #0]
 800a2b4:	e780      	b.n	800a1b8 <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 800a2b6:	2401      	movs	r4, #1
}
 800a2b8:	4620      	mov	r0, r4
 800a2ba:	b00b      	add	sp, #44	; 0x2c
 800a2bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a2be:	4628      	mov	r0, r5
 800a2c0:	f000 ff4e 	bl	800b160 <HAL_PCDEx_ActivateLPM>
 800a2c4:	e7eb      	b.n	800a29e <HAL_PCD_Init+0x102>
 800a2c6:	bf00      	nop

0800a2c8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800a2c8:	b510      	push	{r4, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  __HAL_LOCK(hpcd);
 800a2ca:	f890 34bc 	ldrb.w	r3, [r0, #1212]	; 0x4bc
{
 800a2ce:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a2d0:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800a2d2:	2b01      	cmp	r3, #1
 800a2d4:	d017      	beq.n	800a306 <HAL_PCD_Start+0x3e>
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc

  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 800a2dc:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800a2de:	05db      	lsls	r3, r3, #23
 800a2e0:	d402      	bmi.n	800a2e8 <HAL_PCD_Start+0x20>
 800a2e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a2e4:	2b01      	cmp	r3, #1
 800a2e6:	d009      	beq.n	800a2fc <HAL_PCD_Start+0x34>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }

  __HAL_PCD_ENABLE(hpcd);
 800a2e8:	f004 fd42 	bl	800ed70 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a2ec:	6820      	ldr	r0, [r4, #0]
 800a2ee:	f005 f9b7 	bl	800f660 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a2f2:	2300      	movs	r3, #0

  return HAL_OK;
 800a2f4:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800a2f6:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 800a2fa:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a2fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a2fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a302:	6383      	str	r3, [r0, #56]	; 0x38
 800a304:	e7f0      	b.n	800a2e8 <HAL_PCD_Start+0x20>
  __HAL_LOCK(hpcd);
 800a306:	2002      	movs	r0, #2
}
 800a308:	bd10      	pop	{r4, pc}
 800a30a:	bf00      	nop

0800a30c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a30c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a310:	6805      	ldr	r5, [r0, #0]
{
 800a312:	b089      	sub	sp, #36	; 0x24
 800a314:	4604      	mov	r4, r0
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800a316:	4628      	mov	r0, r5
 800a318:	f005 f9f0 	bl	800f6fc <USB_GetMode>
 800a31c:	b110      	cbz	r0, 800a324 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
    }
  }
}
 800a31e:	b009      	add	sp, #36	; 0x24
 800a320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800a324:	4683      	mov	fp, r0
 800a326:	6820      	ldr	r0, [r4, #0]
 800a328:	f005 f9ba 	bl	800f6a0 <USB_ReadInterrupts>
 800a32c:	2800      	cmp	r0, #0
 800a32e:	d0f6      	beq.n	800a31e <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800a330:	f8d5 3808 	ldr.w	r3, [r5, #2056]	; 0x808
 800a334:	f505 6200 	add.w	r2, r5, #2048	; 0x800
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a338:	6820      	ldr	r0, [r4, #0]
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800a33a:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800a33e:	9202      	str	r2, [sp, #8]
 800a340:	f8c4 34fc 	str.w	r3, [r4, #1276]	; 0x4fc
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a344:	f005 f9ac 	bl	800f6a0 <USB_ReadInterrupts>
 800a348:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a34c:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a34e:	d003      	beq.n	800a358 <HAL_PCD_IRQHandler+0x4c>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a350:	6943      	ldr	r3, [r0, #20]
 800a352:	f003 0302 	and.w	r3, r3, #2
 800a356:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a358:	f005 f9a2 	bl	800f6a0 <USB_ReadInterrupts>
 800a35c:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a360:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a362:	d012      	beq.n	800a38a <HAL_PCD_IRQHandler+0x7e>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a364:	6983      	ldr	r3, [r0, #24]
 800a366:	f023 0310 	bic.w	r3, r3, #16
 800a36a:	6183      	str	r3, [r0, #24]
      RegVal = USBx->GRXSTSP;
 800a36c:	6a2e      	ldr	r6, [r5, #32]
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a36e:	f3c6 4343 	ubfx	r3, r6, #17, #4
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800a372:	f006 070f 	and.w	r7, r6, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a376:	2b02      	cmp	r3, #2
 800a378:	f000 83e5 	beq.w	800ab46 <HAL_PCD_IRQHandler+0x83a>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800a37c:	2b06      	cmp	r3, #6
 800a37e:	f000 8323 	beq.w	800a9c8 <HAL_PCD_IRQHandler+0x6bc>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a382:	6983      	ldr	r3, [r0, #24]
 800a384:	f043 0310 	orr.w	r3, r3, #16
 800a388:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a38a:	f005 f989 	bl	800f6a0 <USB_ReadInterrupts>
 800a38e:	0307      	lsls	r7, r0, #12
 800a390:	f100 8281 	bmi.w	800a896 <HAL_PCD_IRQHandler+0x58a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800a394:	6820      	ldr	r0, [r4, #0]
 800a396:	f005 f983 	bl	800f6a0 <USB_ReadInterrupts>
 800a39a:	0346      	lsls	r6, r0, #13
 800a39c:	f100 8228 	bmi.w	800a7f0 <HAL_PCD_IRQHandler+0x4e4>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a3a0:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800a3a2:	f005 f97d 	bl	800f6a0 <USB_ReadInterrupts>
 800a3a6:	2800      	cmp	r0, #0
 800a3a8:	f2c0 819a 	blt.w	800a6e0 <HAL_PCD_IRQHandler+0x3d4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800a3ac:	6820      	ldr	r0, [r4, #0]
 800a3ae:	f005 f977 	bl	800f6a0 <USB_ReadInterrupts>
 800a3b2:	0503      	lsls	r3, r0, #20
 800a3b4:	f100 8157 	bmi.w	800a666 <HAL_PCD_IRQHandler+0x35a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800a3b8:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800a3ba:	f005 f971 	bl	800f6a0 <USB_ReadInterrupts>
 800a3be:	0106      	lsls	r6, r0, #4
 800a3c0:	d514      	bpl.n	800a3ec <HAL_PCD_IRQHandler+0xe0>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800a3c2:	6822      	ldr	r2, [r4, #0]
 800a3c4:	6953      	ldr	r3, [r2, #20]
 800a3c6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a3ca:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 800a3cc:	f894 34f4 	ldrb.w	r3, [r4, #1268]	; 0x4f4
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	f040 82ac 	bne.w	800a92e <HAL_PCD_IRQHandler+0x622>
        hpcd->LPM_State = LPM_L1;
 800a3d6:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a3d8:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 800a3da:	f884 14f4 	strb.w	r1, [r4, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800a3de:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800a3e0:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800a3e4:	f8c4 34f8 	str.w	r3, [r4, #1272]	; 0x4f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a3e8:	f000 fed2 	bl	800b190 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800a3ec:	6820      	ldr	r0, [r4, #0]
 800a3ee:	f005 f957 	bl	800f6a0 <USB_ReadInterrupts>
 800a3f2:	04c0      	lsls	r0, r0, #19
 800a3f4:	f100 819e 	bmi.w	800a734 <HAL_PCD_IRQHandler+0x428>
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a3f8:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a3fa:	f005 f951 	bl	800f6a0 <USB_ReadInterrupts>
 800a3fe:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 800a402:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a404:	f040 817f 	bne.w	800a706 <HAL_PCD_IRQHandler+0x3fa>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800a408:	f005 f94a 	bl	800f6a0 <USB_ReadInterrupts>
 800a40c:	0701      	lsls	r1, r0, #28
 800a40e:	f100 81e6 	bmi.w	800a7de <HAL_PCD_IRQHandler+0x4d2>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800a412:	6820      	ldr	r0, [r4, #0]
 800a414:	f005 f944 	bl	800f6a0 <USB_ReadInterrupts>
 800a418:	0602      	lsls	r2, r0, #24
 800a41a:	d571      	bpl.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800a41c:	69aa      	ldr	r2, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a41e:	6863      	ldr	r3, [r4, #4]
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800a420:	f022 0280 	bic.w	r2, r2, #128	; 0x80
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a424:	2b01      	cmp	r3, #1
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800a426:	61aa      	str	r2, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a428:	d96a      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a42a:	f894 22a3 	ldrb.w	r2, [r4, #675]	; 0x2a3
 800a42e:	2a01      	cmp	r2, #1
 800a430:	f000 83ea 	beq.w	800ac08 <HAL_PCD_IRQHandler+0x8fc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a434:	2b02      	cmp	r3, #2
 800a436:	d963      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a438:	f894 22c7 	ldrb.w	r2, [r4, #711]	; 0x2c7
 800a43c:	2a01      	cmp	r2, #1
 800a43e:	f000 83fe 	beq.w	800ac3e <HAL_PCD_IRQHandler+0x932>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a442:	2b03      	cmp	r3, #3
 800a444:	d95c      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a446:	f894 22eb 	ldrb.w	r2, [r4, #747]	; 0x2eb
 800a44a:	2a01      	cmp	r2, #1
 800a44c:	f000 82b5 	beq.w	800a9ba <HAL_PCD_IRQHandler+0x6ae>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a450:	2b04      	cmp	r3, #4
 800a452:	d955      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a454:	f894 230f 	ldrb.w	r2, [r4, #783]	; 0x30f
 800a458:	2a01      	cmp	r2, #1
 800a45a:	f000 82c8 	beq.w	800a9ee <HAL_PCD_IRQHandler+0x6e2>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a45e:	2b05      	cmp	r3, #5
 800a460:	d94e      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a462:	f894 2333 	ldrb.w	r2, [r4, #819]	; 0x333
 800a466:	2a01      	cmp	r2, #1
 800a468:	f000 8426 	beq.w	800acb8 <HAL_PCD_IRQHandler+0x9ac>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a46c:	2b06      	cmp	r3, #6
 800a46e:	d947      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a470:	f894 2357 	ldrb.w	r2, [r4, #855]	; 0x357
 800a474:	2a01      	cmp	r2, #1
 800a476:	f000 8433 	beq.w	800ace0 <HAL_PCD_IRQHandler+0x9d4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a47a:	2b07      	cmp	r3, #7
 800a47c:	d940      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a47e:	f894 237b 	ldrb.w	r2, [r4, #891]	; 0x37b
 800a482:	2a01      	cmp	r2, #1
 800a484:	f000 844a 	beq.w	800ad1c <HAL_PCD_IRQHandler+0xa10>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a488:	2b08      	cmp	r3, #8
 800a48a:	d939      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a48c:	f894 239f 	ldrb.w	r2, [r4, #927]	; 0x39f
 800a490:	2a01      	cmp	r2, #1
 800a492:	f000 8457 	beq.w	800ad44 <HAL_PCD_IRQHandler+0xa38>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a496:	2b09      	cmp	r3, #9
 800a498:	d932      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a49a:	f894 23c3 	ldrb.w	r2, [r4, #963]	; 0x3c3
 800a49e:	2a01      	cmp	r2, #1
 800a4a0:	f000 8464 	beq.w	800ad6c <HAL_PCD_IRQHandler+0xa60>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a4a4:	2b0a      	cmp	r3, #10
 800a4a6:	d92b      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a4a8:	f894 23e7 	ldrb.w	r2, [r4, #999]	; 0x3e7
 800a4ac:	2a01      	cmp	r2, #1
 800a4ae:	f000 8471 	beq.w	800ad94 <HAL_PCD_IRQHandler+0xa88>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a4b2:	2b0b      	cmp	r3, #11
 800a4b4:	d924      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a4b6:	f894 240b 	ldrb.w	r2, [r4, #1035]	; 0x40b
 800a4ba:	2a01      	cmp	r2, #1
 800a4bc:	f000 847e 	beq.w	800adbc <HAL_PCD_IRQHandler+0xab0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a4c0:	2b0c      	cmp	r3, #12
 800a4c2:	d91d      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a4c4:	f894 242f 	ldrb.w	r2, [r4, #1071]	; 0x42f
 800a4c8:	2a01      	cmp	r2, #1
 800a4ca:	f000 847f 	beq.w	800adcc <HAL_PCD_IRQHandler+0xac0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a4ce:	2b0d      	cmp	r3, #13
 800a4d0:	d916      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a4d2:	f894 2453 	ldrb.w	r2, [r4, #1107]	; 0x453
 800a4d6:	2a01      	cmp	r2, #1
 800a4d8:	f000 849f 	beq.w	800ae1a <HAL_PCD_IRQHandler+0xb0e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a4dc:	2b0e      	cmp	r3, #14
 800a4de:	d90f      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a4e0:	f894 2477 	ldrb.w	r2, [r4, #1143]	; 0x477
 800a4e4:	2a01      	cmp	r2, #1
 800a4e6:	f000 84a6 	beq.w	800ae36 <HAL_PCD_IRQHandler+0xb2a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a4ea:	2b0f      	cmp	r3, #15
 800a4ec:	d908      	bls.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a4ee:	f894 349b 	ldrb.w	r3, [r4, #1179]	; 0x49b
 800a4f2:	2b01      	cmp	r3, #1
 800a4f4:	d104      	bne.n	800a500 <HAL_PCD_IRQHandler+0x1f4>
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a4f6:	f504 6193 	add.w	r1, r4, #1176	; 0x498
 800a4fa:	6820      	ldr	r0, [r4, #0]
 800a4fc:	f004 ffc0 	bl	800f480 <USB_EPStopXfer>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800a500:	6820      	ldr	r0, [r4, #0]
 800a502:	f005 f8cd 	bl	800f6a0 <USB_ReadInterrupts>
 800a506:	02c3      	lsls	r3, r0, #11
 800a508:	f140 80ab 	bpl.w	800a662 <HAL_PCD_IRQHandler+0x356>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a50c:	6863      	ldr	r3, [r4, #4]
 800a50e:	2b01      	cmp	r3, #1
 800a510:	f240 8089 	bls.w	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a514:	f894 2064 	ldrb.w	r2, [r4, #100]	; 0x64
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a518:	f8d5 1920 	ldr.w	r1, [r5, #2336]	; 0x920
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a51c:	2a01      	cmp	r2, #1
 800a51e:	f000 8215 	beq.w	800a94c <HAL_PCD_IRQHandler+0x640>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a522:	2b02      	cmp	r3, #2
 800a524:	d97f      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a526:	f894 2088 	ldrb.w	r2, [r4, #136]	; 0x88
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a52a:	f8d5 1940 	ldr.w	r1, [r5, #2368]	; 0x940
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a52e:	2a01      	cmp	r2, #1
 800a530:	f000 821f 	beq.w	800a972 <HAL_PCD_IRQHandler+0x666>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a534:	2b03      	cmp	r3, #3
 800a536:	d976      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a538:	f894 20ac 	ldrb.w	r2, [r4, #172]	; 0xac
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a53c:	f8d5 1960 	ldr.w	r1, [r5, #2400]	; 0x960
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a540:	2a01      	cmp	r2, #1
 800a542:	f000 8222 	beq.w	800a98a <HAL_PCD_IRQHandler+0x67e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a546:	2b04      	cmp	r3, #4
 800a548:	d96d      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a54a:	f894 20d0 	ldrb.w	r2, [r4, #208]	; 0xd0
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a54e:	f8d5 1980 	ldr.w	r1, [r5, #2432]	; 0x980
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a552:	2a01      	cmp	r2, #1
 800a554:	f000 8225 	beq.w	800a9a2 <HAL_PCD_IRQHandler+0x696>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a558:	2b05      	cmp	r3, #5
 800a55a:	d964      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a55c:	f894 20f4 	ldrb.w	r2, [r4, #244]	; 0xf4
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a560:	f8d5 19a0 	ldr.w	r1, [r5, #2464]	; 0x9a0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a564:	2a01      	cmp	r2, #1
 800a566:	f000 8343 	beq.w	800abf0 <HAL_PCD_IRQHandler+0x8e4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a56a:	2b06      	cmp	r3, #6
 800a56c:	d95b      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a56e:	f894 2118 	ldrb.w	r2, [r4, #280]	; 0x118
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a572:	f8d5 19c0 	ldr.w	r1, [r5, #2496]	; 0x9c0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a576:	2a01      	cmp	r2, #1
 800a578:	f000 8355 	beq.w	800ac26 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a57c:	2b07      	cmp	r3, #7
 800a57e:	d952      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a580:	f894 213c 	ldrb.w	r2, [r4, #316]	; 0x13c
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a584:	f8d5 19e0 	ldr.w	r1, [r5, #2528]	; 0x9e0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a588:	2a01      	cmp	r2, #1
 800a58a:	f000 8360 	beq.w	800ac4e <HAL_PCD_IRQHandler+0x942>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a58e:	2b08      	cmp	r3, #8
 800a590:	d949      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a592:	f894 2160 	ldrb.w	r2, [r4, #352]	; 0x160
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a596:	f8d5 1a00 	ldr.w	r1, [r5, #2560]	; 0xa00
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a59a:	2a01      	cmp	r2, #1
 800a59c:	f000 8363 	beq.w	800ac66 <HAL_PCD_IRQHandler+0x95a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a5a0:	2b09      	cmp	r3, #9
 800a5a2:	d940      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a5a4:	f894 2184 	ldrb.w	r2, [r4, #388]	; 0x184
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a5a8:	f8d5 1a20 	ldr.w	r1, [r5, #2592]	; 0xa20
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a5ac:	2a01      	cmp	r2, #1
 800a5ae:	f000 8377 	beq.w	800aca0 <HAL_PCD_IRQHandler+0x994>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a5b2:	2b0a      	cmp	r3, #10
 800a5b4:	d937      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a5b6:	f894 21a8 	ldrb.w	r2, [r4, #424]	; 0x1a8
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a5ba:	f8d5 1a40 	ldr.w	r1, [r5, #2624]	; 0xa40
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a5be:	2a01      	cmp	r2, #1
 800a5c0:	f000 8382 	beq.w	800acc8 <HAL_PCD_IRQHandler+0x9bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a5c4:	2b0b      	cmp	r3, #11
 800a5c6:	d92e      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a5c8:	f894 21cc 	ldrb.w	r2, [r4, #460]	; 0x1cc
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a5cc:	f8d5 1a60 	ldr.w	r1, [r5, #2656]	; 0xa60
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a5d0:	2a01      	cmp	r2, #1
 800a5d2:	f000 8397 	beq.w	800ad04 <HAL_PCD_IRQHandler+0x9f8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a5d6:	2b0c      	cmp	r3, #12
 800a5d8:	d925      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a5da:	f894 21f0 	ldrb.w	r2, [r4, #496]	; 0x1f0
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a5de:	f8d5 1a80 	ldr.w	r1, [r5, #2688]	; 0xa80
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a5e2:	2a01      	cmp	r2, #1
 800a5e4:	f000 83a2 	beq.w	800ad2c <HAL_PCD_IRQHandler+0xa20>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a5e8:	2b0d      	cmp	r3, #13
 800a5ea:	d91c      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a5ec:	f894 2214 	ldrb.w	r2, [r4, #532]	; 0x214
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a5f0:	f8d5 1aa0 	ldr.w	r1, [r5, #2720]	; 0xaa0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a5f4:	2a01      	cmp	r2, #1
 800a5f6:	f000 83ad 	beq.w	800ad54 <HAL_PCD_IRQHandler+0xa48>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a5fa:	2b0e      	cmp	r3, #14
 800a5fc:	d913      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a5fe:	f894 2238 	ldrb.w	r2, [r4, #568]	; 0x238
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a602:	f8d5 1ac0 	ldr.w	r1, [r5, #2752]	; 0xac0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a606:	2a01      	cmp	r2, #1
 800a608:	f000 83b8 	beq.w	800ad7c <HAL_PCD_IRQHandler+0xa70>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a60c:	2b0f      	cmp	r3, #15
 800a60e:	d90a      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a610:	f894 225c 	ldrb.w	r2, [r4, #604]	; 0x25c
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a614:	f8d5 1ae0 	ldr.w	r1, [r5, #2784]	; 0xae0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a618:	2a01      	cmp	r2, #1
 800a61a:	f000 83c3 	beq.w	800ada4 <HAL_PCD_IRQHandler+0xa98>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a61e:	2b10      	cmp	r3, #16
 800a620:	d901      	bls.n	800a626 <HAL_PCD_IRQHandler+0x31a>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a622:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800a626:	6820      	ldr	r0, [r4, #0]
 800a628:	6943      	ldr	r3, [r0, #20]
 800a62a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a62e:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800a630:	f005 f836 	bl	800f6a0 <USB_ReadInterrupts>
 800a634:	0287      	lsls	r7, r0, #10
 800a636:	d421      	bmi.n	800a67c <HAL_PCD_IRQHandler+0x370>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800a638:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800a63a:	f005 f831 	bl	800f6a0 <USB_ReadInterrupts>
 800a63e:	0040      	lsls	r0, r0, #1
 800a640:	f100 80c4 	bmi.w	800a7cc <HAL_PCD_IRQHandler+0x4c0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800a644:	6820      	ldr	r0, [r4, #0]
 800a646:	f005 f82b 	bl	800f6a0 <USB_ReadInterrupts>
 800a64a:	0741      	lsls	r1, r0, #29
 800a64c:	f57f ae67 	bpl.w	800a31e <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 800a650:	6823      	ldr	r3, [r4, #0]
 800a652:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800a654:	076a      	lsls	r2, r5, #29
 800a656:	f100 8297 	bmi.w	800ab88 <HAL_PCD_IRQHandler+0x87c>
      hpcd->Instance->GOTGINT |= RegVal;
 800a65a:	685a      	ldr	r2, [r3, #4]
 800a65c:	432a      	orrs	r2, r5
 800a65e:	605a      	str	r2, [r3, #4]
 800a660:	e65d      	b.n	800a31e <HAL_PCD_IRQHandler+0x12>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800a662:	6820      	ldr	r0, [r4, #0]
 800a664:	e7e4      	b.n	800a630 <HAL_PCD_IRQHandler+0x324>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800a666:	9b02      	ldr	r3, [sp, #8]
 800a668:	689b      	ldr	r3, [r3, #8]
 800a66a:	07df      	lsls	r7, r3, #31
 800a66c:	f100 8288 	bmi.w	800ab80 <HAL_PCD_IRQHandler+0x874>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800a670:	6820      	ldr	r0, [r4, #0]
 800a672:	6943      	ldr	r3, [r0, #20]
 800a674:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a678:	6143      	str	r3, [r0, #20]
 800a67a:	e69e      	b.n	800a3ba <HAL_PCD_IRQHandler+0xae>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a67c:	f8d4 c004 	ldr.w	ip, [r4, #4]
 800a680:	f1bc 0f01 	cmp.w	ip, #1
 800a684:	d926      	bls.n	800a6d4 <HAL_PCD_IRQHandler+0x3c8>
 800a686:	f505 6232 	add.w	r2, r5, #2848	; 0xb20
 800a68a:	4623      	mov	r3, r4
 800a68c:	2101      	movs	r1, #1
 800a68e:	e004      	b.n	800a69a <HAL_PCD_IRQHandler+0x38e>
 800a690:	3101      	adds	r1, #1
 800a692:	3220      	adds	r2, #32
 800a694:	3324      	adds	r3, #36	; 0x24
 800a696:	4561      	cmp	r1, ip
 800a698:	d01c      	beq.n	800a6d4 <HAL_PCD_IRQHandler+0x3c8>
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a69a:	f893 02a4 	ldrb.w	r0, [r3, #676]	; 0x2a4
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800a69e:	6816      	ldr	r6, [r2, #0]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a6a0:	2801      	cmp	r0, #1
 800a6a2:	d1f5      	bne.n	800a690 <HAL_PCD_IRQHandler+0x384>
 800a6a4:	2e00      	cmp	r6, #0
 800a6a6:	daf3      	bge.n	800a690 <HAL_PCD_IRQHandler+0x384>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800a6a8:	f8d4 74fc 	ldr.w	r7, [r4, #1276]	; 0x4fc
 800a6ac:	f406 3680 	and.w	r6, r6, #65536	; 0x10000
 800a6b0:	f007 0701 	and.w	r7, r7, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a6b4:	42be      	cmp	r6, r7
 800a6b6:	d1eb      	bne.n	800a690 <HAL_PCD_IRQHandler+0x384>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800a6b8:	f883 02a3 	strb.w	r0, [r3, #675]	; 0x2a3
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800a6bc:	69a8      	ldr	r0, [r5, #24]
 800a6be:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 800a6c2:	61a8      	str	r0, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800a6c4:	6968      	ldr	r0, [r5, #20]
 800a6c6:	0606      	lsls	r6, r0, #24
 800a6c8:	d4e2      	bmi.n	800a690 <HAL_PCD_IRQHandler+0x384>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800a6ca:	9a02      	ldr	r2, [sp, #8]
 800a6cc:	6853      	ldr	r3, [r2, #4]
 800a6ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a6d2:	6053      	str	r3, [r2, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800a6d4:	6820      	ldr	r0, [r4, #0]
 800a6d6:	6943      	ldr	r3, [r0, #20]
 800a6d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a6dc:	6143      	str	r3, [r0, #20]
 800a6de:	e7ac      	b.n	800a63a <HAL_PCD_IRQHandler+0x32e>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a6e0:	9a02      	ldr	r2, [sp, #8]
 800a6e2:	6853      	ldr	r3, [r2, #4]
 800a6e4:	f023 0301 	bic.w	r3, r3, #1
 800a6e8:	6053      	str	r3, [r2, #4]
      if (hpcd->LPM_State == LPM_L1)
 800a6ea:	f894 34f4 	ldrb.w	r3, [r4, #1268]	; 0x4f4
 800a6ee:	2b01      	cmp	r3, #1
 800a6f0:	f000 8138 	beq.w	800a964 <HAL_PCD_IRQHandler+0x658>
        HAL_PCD_ResumeCallback(hpcd);
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	f006 f9f1 	bl	8010adc <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800a6fa:	6820      	ldr	r0, [r4, #0]
 800a6fc:	6943      	ldr	r3, [r0, #20]
 800a6fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a702:	6143      	str	r3, [r0, #20]
 800a704:	e653      	b.n	800a3ae <HAL_PCD_IRQHandler+0xa2>
      (void)USB_ActivateSetup(hpcd->Instance);
 800a706:	f004 fffd 	bl	800f704 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800a70a:	6820      	ldr	r0, [r4, #0]
 800a70c:	f004 fcc2 	bl	800f094 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a710:	6826      	ldr	r6, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800a712:	6120      	str	r0, [r4, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a714:	f001 fb00 	bl	800bd18 <HAL_RCC_GetHCLKFreq>
 800a718:	7c22      	ldrb	r2, [r4, #16]
 800a71a:	4601      	mov	r1, r0
 800a71c:	4630      	mov	r0, r6
 800a71e:	f004 faad 	bl	800ec7c <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 800a722:	4620      	mov	r0, r4
 800a724:	f006 f9ac 	bl	8010a80 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800a728:	6820      	ldr	r0, [r4, #0]
 800a72a:	6943      	ldr	r3, [r0, #20]
 800a72c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a730:	6143      	str	r3, [r0, #20]
 800a732:	e669      	b.n	800a408 <HAL_PCD_IRQHandler+0xfc>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a734:	9a02      	ldr	r2, [sp, #8]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a736:	2110      	movs	r1, #16
 800a738:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a73a:	6853      	ldr	r3, [r2, #4]
 800a73c:	f023 0301 	bic.w	r3, r3, #1
 800a740:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a742:	f004 fc7d 	bl	800f040 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a746:	6860      	ldr	r0, [r4, #4]
 800a748:	b1e0      	cbz	r0, 800a784 <HAL_PCD_IRQHandler+0x478>
 800a74a:	f505 6310 	add.w	r3, r5, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800a74e:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 800a752:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a754:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a758:	681a      	ldr	r2, [r3, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a75a:	3320      	adds	r3, #32
 800a75c:	4583      	cmp	fp, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a75e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800a762:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800a766:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a76a:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800a76e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800a772:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a776:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800a77a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800a77e:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a782:	d1e6      	bne.n	800a752 <HAL_PCD_IRQHandler+0x446>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800a784:	9902      	ldr	r1, [sp, #8]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a786:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800a788:	69cb      	ldr	r3, [r1, #28]
 800a78a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800a78e:	61cb      	str	r3, [r1, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a790:	2a00      	cmp	r2, #0
 800a792:	f040 80d0 	bne.w	800a936 <HAL_PCD_IRQHandler+0x62a>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800a796:	694a      	ldr	r2, [r1, #20]
 800a798:	f242 032b 	movw	r3, #8235	; 0x202b
 800a79c:	4313      	orrs	r3, r2
 800a79e:	614b      	str	r3, [r1, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800a7a0:	690b      	ldr	r3, [r1, #16]
 800a7a2:	f043 030b 	orr.w	r3, r3, #11
 800a7a6:	610b      	str	r3, [r1, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a7a8:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a7ac:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 800a7b0:	7b21      	ldrb	r1, [r4, #12]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a7b2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a7b6:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a7b8:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a7bc:	f004 ffb8 	bl	800f730 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800a7c0:	6820      	ldr	r0, [r4, #0]
 800a7c2:	6943      	ldr	r3, [r0, #20]
 800a7c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a7c8:	6143      	str	r3, [r0, #20]
 800a7ca:	e616      	b.n	800a3fa <HAL_PCD_IRQHandler+0xee>
      HAL_PCD_ConnectCallback(hpcd);
 800a7cc:	4620      	mov	r0, r4
 800a7ce:	f006 f991 	bl	8010af4 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800a7d2:	6820      	ldr	r0, [r4, #0]
 800a7d4:	6943      	ldr	r3, [r0, #20]
 800a7d6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a7da:	6143      	str	r3, [r0, #20]
 800a7dc:	e733      	b.n	800a646 <HAL_PCD_IRQHandler+0x33a>
      HAL_PCD_SOFCallback(hpcd);
 800a7de:	4620      	mov	r0, r4
 800a7e0:	f006 f94a 	bl	8010a78 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800a7e4:	6820      	ldr	r0, [r4, #0]
 800a7e6:	6943      	ldr	r3, [r0, #20]
 800a7e8:	f003 0308 	and.w	r3, r3, #8
 800a7ec:	6143      	str	r3, [r0, #20]
 800a7ee:	e611      	b.n	800a414 <HAL_PCD_IRQHandler+0x108>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a7f0:	6820      	ldr	r0, [r4, #0]
 800a7f2:	f004 ff61 	bl	800f6b8 <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 800a7f6:	4680      	mov	r8, r0
 800a7f8:	2800      	cmp	r0, #0
 800a7fa:	f43f add1 	beq.w	800a3a0 <HAL_PCD_IRQHandler+0x94>
      epnum = 0U;
 800a7fe:	f04f 0a00 	mov.w	sl, #0
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800a802:	6820      	ldr	r0, [r4, #0]
 800a804:	4627      	mov	r7, r4
 800a806:	f505 6910 	add.w	r9, r5, #2304	; 0x900
              ep->is_iso_incomplete = 0U;
 800a80a:	4656      	mov	r6, sl
 800a80c:	9503      	str	r5, [sp, #12]
 800a80e:	f8cd b010 	str.w	fp, [sp, #16]
 800a812:	e009      	b.n	800a828 <HAL_PCD_IRQHandler+0x51c>
      while (ep_intr != 0U)
 800a814:	ea5f 0858 	movs.w	r8, r8, lsr #1
        epnum++;
 800a818:	f106 0601 	add.w	r6, r6, #1
      while (ep_intr != 0U)
 800a81c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800a820:	f109 0920 	add.w	r9, r9, #32
 800a824:	f000 80ed 	beq.w	800aa02 <HAL_PCD_IRQHandler+0x6f6>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800a828:	f018 0f01 	tst.w	r8, #1
 800a82c:	d0f2      	beq.n	800a814 <HAL_PCD_IRQHandler+0x508>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a82e:	fa5f fa86 	uxtb.w	sl, r6
 800a832:	4651      	mov	r1, sl
 800a834:	f004 ff52 	bl	800f6dc <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a838:	07c1      	lsls	r1, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a83a:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a83c:	d514      	bpl.n	800a868 <HAL_PCD_IRQHandler+0x55c>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a83e:	9902      	ldr	r1, [sp, #8]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a840:	2301      	movs	r3, #1
 800a842:	f006 020f 	and.w	r2, r6, #15
 800a846:	fa03 f202 	lsl.w	r2, r3, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a84a:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800a84c:	ea23 0302 	bic.w	r3, r3, r2
 800a850:	634b      	str	r3, [r1, #52]	; 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800a852:	2301      	movs	r3, #1
            if (hpcd->Init.dma_enable == 1U)
 800a854:	68e1      	ldr	r1, [r4, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800a856:	f8c9 3008 	str.w	r3, [r9, #8]
            if (hpcd->Init.dma_enable == 1U)
 800a85a:	4299      	cmp	r1, r3
 800a85c:	f000 8199 	beq.w	800ab92 <HAL_PCD_IRQHandler+0x886>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800a860:	4651      	mov	r1, sl
 800a862:	4620      	mov	r0, r4
 800a864:	f006 f8fe 	bl	8010a64 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800a868:	072a      	lsls	r2, r5, #28
 800a86a:	d502      	bpl.n	800a872 <HAL_PCD_IRQHandler+0x566>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800a86c:	2308      	movs	r3, #8
 800a86e:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800a872:	06eb      	lsls	r3, r5, #27
 800a874:	d502      	bpl.n	800a87c <HAL_PCD_IRQHandler+0x570>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800a876:	2310      	movs	r3, #16
 800a878:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800a87c:	0668      	lsls	r0, r5, #25
 800a87e:	d502      	bpl.n	800a886 <HAL_PCD_IRQHandler+0x57a>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800a880:	2340      	movs	r3, #64	; 0x40
 800a882:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800a886:	07a9      	lsls	r1, r5, #30
 800a888:	f100 8150 	bmi.w	800ab2c <HAL_PCD_IRQHandler+0x820>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800a88c:	062a      	lsls	r2, r5, #24
 800a88e:	f100 80f9 	bmi.w	800aa84 <HAL_PCD_IRQHandler+0x778>
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a892:	6820      	ldr	r0, [r4, #0]
 800a894:	e7be      	b.n	800a814 <HAL_PCD_IRQHandler+0x508>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800a896:	6820      	ldr	r0, [r4, #0]
 800a898:	f004 ff06 	bl	800f6a8 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 800a89c:	4606      	mov	r6, r0
 800a89e:	2800      	cmp	r0, #0
 800a8a0:	f43f ad78 	beq.w	800a394 <HAL_PCD_IRQHandler+0x88>
 800a8a4:	f505 6730 	add.w	r7, r5, #2816	; 0xb00
 800a8a8:	46a2      	mov	sl, r4
      epnum = 0U;
 800a8aa:	f04f 0900 	mov.w	r9, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a8ae:	f8cd b00c 	str.w	fp, [sp, #12]
 800a8b2:	e008      	b.n	800a8c6 <HAL_PCD_IRQHandler+0x5ba>
      while (ep_intr != 0U)
 800a8b4:	0876      	lsrs	r6, r6, #1
        epnum++;
 800a8b6:	f109 0901 	add.w	r9, r9, #1
      while (ep_intr != 0U)
 800a8ba:	f107 0720 	add.w	r7, r7, #32
 800a8be:	f10a 0a24 	add.w	sl, sl, #36	; 0x24
 800a8c2:	f000 809b 	beq.w	800a9fc <HAL_PCD_IRQHandler+0x6f0>
        if ((ep_intr & 0x1U) != 0U)
 800a8c6:	07f0      	lsls	r0, r6, #31
 800a8c8:	d5f4      	bpl.n	800a8b4 <HAL_PCD_IRQHandler+0x5a8>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a8ca:	fa5f fb89 	uxtb.w	fp, r9
 800a8ce:	6820      	ldr	r0, [r4, #0]
 800a8d0:	4659      	mov	r1, fp
 800a8d2:	f004 fef9 	bl	800f6c8 <USB_ReadDevOutEPInterrupt>
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800a8d6:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a8da:	4680      	mov	r8, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800a8dc:	f040 80b3 	bne.w	800aa46 <HAL_PCD_IRQHandler+0x73a>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800a8e0:	f018 0f08 	tst.w	r8, #8
 800a8e4:	f040 8090 	bne.w	800aa08 <HAL_PCD_IRQHandler+0x6fc>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800a8e8:	f018 0f10 	tst.w	r8, #16
 800a8ec:	d001      	beq.n	800a8f2 <HAL_PCD_IRQHandler+0x5e6>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800a8ee:	2210      	movs	r2, #16
 800a8f0:	60ba      	str	r2, [r7, #8]
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800a8f2:	f018 0f02 	tst.w	r8, #2
 800a8f6:	d00e      	beq.n	800a916 <HAL_PCD_IRQHandler+0x60a>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800a8f8:	696a      	ldr	r2, [r5, #20]
 800a8fa:	0610      	lsls	r0, r2, #24
 800a8fc:	d504      	bpl.n	800a908 <HAL_PCD_IRQHandler+0x5fc>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800a8fe:	9b02      	ldr	r3, [sp, #8]
 800a900:	685a      	ldr	r2, [r3, #4]
 800a902:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a906:	605a      	str	r2, [r3, #4]
            if (ep->is_iso_incomplete == 1U)
 800a908:	f89a 227f 	ldrb.w	r2, [sl, #639]	; 0x27f
 800a90c:	2a01      	cmp	r2, #1
 800a90e:	f000 8182 	beq.w	800ac16 <HAL_PCD_IRQHandler+0x90a>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800a912:	2302      	movs	r3, #2
 800a914:	60bb      	str	r3, [r7, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a916:	f018 0f20 	tst.w	r8, #32
 800a91a:	d001      	beq.n	800a920 <HAL_PCD_IRQHandler+0x614>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a91c:	2320      	movs	r3, #32
 800a91e:	60bb      	str	r3, [r7, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800a920:	f418 5f00 	tst.w	r8, #8192	; 0x2000
 800a924:	d0c6      	beq.n	800a8b4 <HAL_PCD_IRQHandler+0x5a8>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800a926:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a92a:	60bb      	str	r3, [r7, #8]
 800a92c:	e7c2      	b.n	800a8b4 <HAL_PCD_IRQHandler+0x5a8>
        HAL_PCD_SuspendCallback(hpcd);
 800a92e:	4620      	mov	r0, r4
 800a930:	f006 f8bc 	bl	8010aac <HAL_PCD_SuspendCallback>
 800a934:	e55a      	b.n	800a3ec <HAL_PCD_IRQHandler+0xe0>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800a936:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
 800a93a:	f043 030b 	orr.w	r3, r3, #11
 800a93e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800a942:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800a944:	f043 030b 	orr.w	r3, r3, #11
 800a948:	644b      	str	r3, [r1, #68]	; 0x44
 800a94a:	e72d      	b.n	800a7a8 <HAL_PCD_IRQHandler+0x49c>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a94c:	2900      	cmp	r1, #0
 800a94e:	f6bf ade8 	bge.w	800a522 <HAL_PCD_IRQHandler+0x216>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a952:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800a954:	f884 2063 	strb.w	r2, [r4, #99]	; 0x63
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a958:	f851 0b60 	ldr.w	r0, [r1], #96
 800a95c:	f004 fd90 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a960:	6863      	ldr	r3, [r4, #4]
 800a962:	e5de      	b.n	800a522 <HAL_PCD_IRQHandler+0x216>
        hpcd->LPM_State = LPM_L0;
 800a964:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a966:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 800a968:	f884 14f4 	strb.w	r1, [r4, #1268]	; 0x4f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a96c:	f000 fc10 	bl	800b190 <HAL_PCDEx_LPM_Callback>
 800a970:	e6c3      	b.n	800a6fa <HAL_PCD_IRQHandler+0x3ee>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a972:	2900      	cmp	r1, #0
 800a974:	f6bf adde 	bge.w	800a534 <HAL_PCD_IRQHandler+0x228>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a978:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800a97a:	f884 2087 	strb.w	r2, [r4, #135]	; 0x87
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a97e:	f851 0b84 	ldr.w	r0, [r1], #132
 800a982:	f004 fd7d 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a986:	6863      	ldr	r3, [r4, #4]
 800a988:	e5d4      	b.n	800a534 <HAL_PCD_IRQHandler+0x228>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a98a:	2900      	cmp	r1, #0
 800a98c:	f6bf addb 	bge.w	800a546 <HAL_PCD_IRQHandler+0x23a>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a990:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800a992:	f884 20ab 	strb.w	r2, [r4, #171]	; 0xab
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a996:	f851 0ba8 	ldr.w	r0, [r1], #168
 800a99a:	f004 fd71 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a99e:	6863      	ldr	r3, [r4, #4]
 800a9a0:	e5d1      	b.n	800a546 <HAL_PCD_IRQHandler+0x23a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a9a2:	2900      	cmp	r1, #0
 800a9a4:	f6bf add8 	bge.w	800a558 <HAL_PCD_IRQHandler+0x24c>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a9a8:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800a9aa:	f884 20cf 	strb.w	r2, [r4, #207]	; 0xcf
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a9ae:	f851 0bcc 	ldr.w	r0, [r1], #204
 800a9b2:	f004 fd65 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a9b6:	6863      	ldr	r3, [r4, #4]
 800a9b8:	e5ce      	b.n	800a558 <HAL_PCD_IRQHandler+0x24c>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a9ba:	f504 713a 	add.w	r1, r4, #744	; 0x2e8
 800a9be:	6820      	ldr	r0, [r4, #0]
 800a9c0:	f004 fd5e 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a9c4:	6863      	ldr	r3, [r4, #4]
 800a9c6:	e543      	b.n	800a450 <HAL_PCD_IRQHandler+0x144>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a9c8:	eb07 07c7 	add.w	r7, r7, r7, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800a9cc:	2208      	movs	r2, #8
 800a9ce:	f204 41c4 	addw	r1, r4, #1220	; 0x4c4
 800a9d2:	4628      	mov	r0, r5
 800a9d4:	f004 fdae 	bl	800f534 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a9d8:	f3c6 130a 	ubfx	r3, r6, #4, #11
 800a9dc:	eb04 0287 	add.w	r2, r4, r7, lsl #2
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a9e0:	6820      	ldr	r0, [r4, #0]
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a9e2:	f8d2 1290 	ldr.w	r1, [r2, #656]	; 0x290
 800a9e6:	440b      	add	r3, r1
 800a9e8:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
 800a9ec:	e4c9      	b.n	800a382 <HAL_PCD_IRQHandler+0x76>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a9ee:	f504 7143 	add.w	r1, r4, #780	; 0x30c
 800a9f2:	6820      	ldr	r0, [r4, #0]
 800a9f4:	f004 fd44 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a9f8:	6863      	ldr	r3, [r4, #4]
 800a9fa:	e530      	b.n	800a45e <HAL_PCD_IRQHandler+0x152>
 800a9fc:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800aa00:	e4c8      	b.n	800a394 <HAL_PCD_IRQHandler+0x88>
 800aa02:	e9dd 5b03 	ldrd	r5, fp, [sp, #12]
 800aa06:	e4cc      	b.n	800a3a2 <HAL_PCD_IRQHandler+0x96>
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800aa08:	6821      	ldr	r1, [r4, #0]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800aa0a:	2208      	movs	r2, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800aa0c:	4bbb      	ldr	r3, [pc, #748]	; (800acfc <HAL_PCD_IRQHandler+0x9f0>)
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800aa0e:	60ba      	str	r2, [r7, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800aa10:	f501 6230 	add.w	r2, r1, #2816	; 0xb00
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800aa14:	6c09      	ldr	r1, [r1, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800aa16:	eb02 1249 	add.w	r2, r2, r9, lsl #5
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800aa1a:	4299      	cmp	r1, r3
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800aa1c:	6890      	ldr	r0, [r2, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800aa1e:	f240 80c9 	bls.w	800abb4 <HAL_PCD_IRQHandler+0x8a8>
 800aa22:	0403      	lsls	r3, r0, #16
 800aa24:	d502      	bpl.n	800aa2c <HAL_PCD_IRQHandler+0x720>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800aa26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800aa2a:	6091      	str	r1, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800aa2c:	4620      	mov	r0, r4
 800aa2e:	f006 f809 	bl	8010a44 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800aa32:	68e1      	ldr	r1, [r4, #12]
 800aa34:	2901      	cmp	r1, #1
 800aa36:	f47f af57 	bne.w	800a8e8 <HAL_PCD_IRQHandler+0x5dc>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800aa3a:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 800aa3e:	6820      	ldr	r0, [r4, #0]
 800aa40:	f004 fe76 	bl	800f730 <USB_EP0_OutStart>
 800aa44:	e750      	b.n	800a8e8 <HAL_PCD_IRQHandler+0x5dc>
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800aa46:	6820      	ldr	r0, [r4, #0]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800aa48:	2201      	movs	r2, #1
  if (hpcd->Init.dma_enable == 1U)
 800aa4a:	68e1      	ldr	r1, [r4, #12]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800aa4c:	60ba      	str	r2, [r7, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800aa4e:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
  if (hpcd->Init.dma_enable == 1U)
 800aa52:	2901      	cmp	r1, #1
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800aa54:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800aa58:	eb02 1249 	add.w	r2, r2, r9, lsl #5
 800aa5c:	6893      	ldr	r3, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 800aa5e:	f000 80ad 	beq.w	800abbc <HAL_PCD_IRQHandler+0x8b0>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800aa62:	49a7      	ldr	r1, [pc, #668]	; (800ad00 <HAL_PCD_IRQHandler+0x9f4>)
 800aa64:	458c      	cmp	ip, r1
 800aa66:	f000 810a 	beq.w	800ac7e <HAL_PCD_IRQHandler+0x972>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800aa6a:	f1b9 0f00 	cmp.w	r9, #0
 800aa6e:	d104      	bne.n	800aa7a <HAL_PCD_IRQHandler+0x76e>
 800aa70:	f8d4 228c 	ldr.w	r2, [r4, #652]	; 0x28c
 800aa74:	2a00      	cmp	r2, #0
 800aa76:	f000 81d8 	beq.w	800ae2a <HAL_PCD_IRQHandler+0xb1e>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800aa7a:	4659      	mov	r1, fp
 800aa7c:	4620      	mov	r0, r4
 800aa7e:	f005 ffe7 	bl	8010a50 <HAL_PCD_DataOutStageCallback>
 800aa82:	e72d      	b.n	800a8e0 <HAL_PCD_IRQHandler+0x5d4>
  if (ep->xfer_count > ep->xfer_len)
 800aa84:	e9d7 5313 	ldrd	r5, r3, [r7, #76]	; 0x4c
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800aa88:	f8d4 b000 	ldr.w	fp, [r4]
  if (ep->xfer_count > ep->xfer_len)
 800aa8c:	42ab      	cmp	r3, r5
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800aa8e:	4658      	mov	r0, fp
  if (ep->xfer_count > ep->xfer_len)
 800aa90:	f63f aec0 	bhi.w	800a814 <HAL_PCD_IRQHandler+0x508>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aa94:	f50b 6210 	add.w	r2, fp, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 800aa98:	6c79      	ldr	r1, [r7, #68]	; 0x44
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa9a:	f8cd b01c 	str.w	fp, [sp, #28]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aa9e:	eb02 1246 	add.w	r2, r2, r6, lsl #5
 800aaa2:	9205      	str	r2, [sp, #20]
  len = ep->xfer_len - ep->xfer_count;
 800aaa4:	1aea      	subs	r2, r5, r3
  len32b = (len + 3U) / 4U;
 800aaa6:	428a      	cmp	r2, r1
 800aaa8:	bf28      	it	cs
 800aaaa:	460a      	movcs	r2, r1
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aaac:	9905      	ldr	r1, [sp, #20]
 800aaae:	6989      	ldr	r1, [r1, #24]
  len32b = (len + 3U) / 4U;
 800aab0:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aab2:	b289      	uxth	r1, r1
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800aab4:	ebb1 0f92 	cmp.w	r1, r2, lsr #2
 800aab8:	f0c0 8096 	bcc.w	800abe8 <HAL_PCD_IRQHandler+0x8dc>
 800aabc:	4652      	mov	r2, sl
 800aabe:	9606      	str	r6, [sp, #24]
 800aac0:	46ca      	mov	sl, r9
 800aac2:	4626      	mov	r6, r4
 800aac4:	46c1      	mov	r9, r8
 800aac6:	9c05      	ldr	r4, [sp, #20]
 800aac8:	4690      	mov	r8, r2
 800aaca:	e019      	b.n	800ab00 <HAL_PCD_IRQHandler+0x7f4>
    len = ep->xfer_len - ep->xfer_count;
 800aacc:	1aed      	subs	r5, r5, r3
 800aace:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800aad0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800aad2:	4642      	mov	r2, r8
 800aad4:	429d      	cmp	r5, r3
 800aad6:	4658      	mov	r0, fp
 800aad8:	bf28      	it	cs
 800aada:	461d      	movcs	r5, r3
 800aadc:	7b33      	ldrb	r3, [r6, #12]
 800aade:	9300      	str	r3, [sp, #0]
 800aae0:	b2ab      	uxth	r3, r5
 800aae2:	f004 fd11 	bl	800f508 <USB_WritePacket>
    ep->xfer_buff  += len;
 800aae6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aae8:	69a1      	ldr	r1, [r4, #24]
    ep->xfer_buff  += len;
 800aaea:	442b      	add	r3, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aaec:	b289      	uxth	r1, r1
    ep->xfer_buff  += len;
 800aaee:	64bb      	str	r3, [r7, #72]	; 0x48
    ep->xfer_count += len;
 800aaf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aaf2:	442b      	add	r3, r5
    len32b = (len + 3U) / 4U;
 800aaf4:	3503      	adds	r5, #3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800aaf6:	ebb1 0f95 	cmp.w	r1, r5, lsr #2
    ep->xfer_count += len;
 800aafa:	653b      	str	r3, [r7, #80]	; 0x50
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800aafc:	d36c      	bcc.n	800abd8 <HAL_PCD_IRQHandler+0x8cc>
  if (ep->xfer_len <= ep->xfer_count)
 800aafe:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800ab00:	42ab      	cmp	r3, r5
 800ab02:	d3e3      	bcc.n	800aacc <HAL_PCD_IRQHandler+0x7c0>
 800ab04:	4634      	mov	r4, r6
 800ab06:	46c8      	mov	r8, r9
 800ab08:	9e06      	ldr	r6, [sp, #24]
 800ab0a:	46d1      	mov	r9, sl
 800ab0c:	f8d4 b000 	ldr.w	fp, [r4]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800ab10:	9b07      	ldr	r3, [sp, #28]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800ab12:	f006 020f 	and.w	r2, r6, #15
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800ab16:	4658      	mov	r0, fp
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800ab18:	f503 6100 	add.w	r1, r3, #2048	; 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	fa03 f202 	lsl.w	r2, r3, r2
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800ab22:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800ab24:	ea23 0302 	bic.w	r3, r3, r2
 800ab28:	634b      	str	r3, [r1, #52]	; 0x34
 800ab2a:	e673      	b.n	800a814 <HAL_PCD_IRQHandler+0x508>
            (void)USB_FlushTxFifo(USBx, epnum);
 800ab2c:	4631      	mov	r1, r6
 800ab2e:	9803      	ldr	r0, [sp, #12]
 800ab30:	f004 fa86 	bl	800f040 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 800ab34:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ab38:	2b01      	cmp	r3, #1
 800ab3a:	f000 80a8 	beq.w	800ac8e <HAL_PCD_IRQHandler+0x982>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800ab3e:	2302      	movs	r3, #2
 800ab40:	f8c9 3008 	str.w	r3, [r9, #8]
 800ab44:	e6a2      	b.n	800a88c <HAL_PCD_IRQHandler+0x580>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800ab46:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800ab4a:	421e      	tst	r6, r3
 800ab4c:	f43f ac19 	beq.w	800a382 <HAL_PCD_IRQHandler+0x76>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800ab50:	eb07 07c7 	add.w	r7, r7, r7, lsl #3
 800ab54:	f3c6 120a 	ubfx	r2, r6, #4, #11
 800ab58:	4628      	mov	r0, r5
 800ab5a:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800ab5e:	4616      	mov	r6, r2
 800ab60:	f8d7 1288 	ldr.w	r1, [r7, #648]	; 0x288
 800ab64:	f004 fce6 	bl	800f534 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ab68:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800ab6c:	6820      	ldr	r0, [r4, #0]
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ab6e:	4433      	add	r3, r6
 800ab70:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ab74:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 800ab78:	4433      	add	r3, r6
 800ab7a:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
 800ab7e:	e400      	b.n	800a382 <HAL_PCD_IRQHandler+0x76>
        HAL_PCD_SuspendCallback(hpcd);
 800ab80:	4620      	mov	r0, r4
 800ab82:	f005 ff93 	bl	8010aac <HAL_PCD_SuspendCallback>
 800ab86:	e573      	b.n	800a670 <HAL_PCD_IRQHandler+0x364>
        HAL_PCD_DisconnectCallback(hpcd);
 800ab88:	4620      	mov	r0, r4
 800ab8a:	f005 ffb7 	bl	8010afc <HAL_PCD_DisconnectCallback>
      hpcd->Instance->GOTGINT |= RegVal;
 800ab8e:	6823      	ldr	r3, [r4, #0]
 800ab90:	e563      	b.n	800a65a <HAL_PCD_IRQHandler+0x34e>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800ab92:	e9d7 2311 	ldrd	r2, r3, [r7, #68]	; 0x44
 800ab96:	4413      	add	r3, r2
 800ab98:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800ab9a:	2e00      	cmp	r6, #0
 800ab9c:	f47f ae60 	bne.w	800a860 <HAL_PCD_IRQHandler+0x554>
 800aba0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	f47f ae5c 	bne.w	800a860 <HAL_PCD_IRQHandler+0x554>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800aba8:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 800abac:	6820      	ldr	r0, [r4, #0]
 800abae:	f004 fdbf 	bl	800f730 <USB_EP0_OutStart>
 800abb2:	e655      	b.n	800a860 <HAL_PCD_IRQHandler+0x554>
  HAL_PCD_SetupStageCallback(hpcd);
 800abb4:	4620      	mov	r0, r4
 800abb6:	f005 ff45 	bl	8010a44 <HAL_PCD_SetupStageCallback>
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800abba:	e695      	b.n	800a8e8 <HAL_PCD_IRQHandler+0x5dc>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800abbc:	0719      	lsls	r1, r3, #28
 800abbe:	f140 8097 	bpl.w	800acf0 <HAL_PCD_IRQHandler+0x9e4>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800abc2:	494e      	ldr	r1, [pc, #312]	; (800acfc <HAL_PCD_IRQHandler+0x9f0>)
 800abc4:	458c      	cmp	ip, r1
 800abc6:	f67f ae8b 	bls.w	800a8e0 <HAL_PCD_IRQHandler+0x5d4>
 800abca:	0418      	lsls	r0, r3, #16
 800abcc:	f57f ae88 	bpl.w	800a8e0 <HAL_PCD_IRQHandler+0x5d4>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800abd0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800abd4:	6091      	str	r1, [r2, #8]
 800abd6:	e683      	b.n	800a8e0 <HAL_PCD_IRQHandler+0x5d4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800abd8:	4634      	mov	r4, r6
 800abda:	46c8      	mov	r8, r9
 800abdc:	9e06      	ldr	r6, [sp, #24]
 800abde:	46d1      	mov	r9, sl
 800abe0:	f8d4 b000 	ldr.w	fp, [r4]
  if (ep->xfer_len <= ep->xfer_count)
 800abe4:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800abe6:	4658      	mov	r0, fp
  if (ep->xfer_len <= ep->xfer_count)
 800abe8:	42ab      	cmp	r3, r5
 800abea:	f4ff ae13 	bcc.w	800a814 <HAL_PCD_IRQHandler+0x508>
 800abee:	e78f      	b.n	800ab10 <HAL_PCD_IRQHandler+0x804>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800abf0:	2900      	cmp	r1, #0
 800abf2:	f6bf acba 	bge.w	800a56a <HAL_PCD_IRQHandler+0x25e>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800abf6:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800abf8:	f884 20f3 	strb.w	r2, [r4, #243]	; 0xf3
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800abfc:	f851 0bf0 	ldr.w	r0, [r1], #240
 800ac00:	f004 fc3e 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ac04:	6863      	ldr	r3, [r4, #4]
 800ac06:	e4b0      	b.n	800a56a <HAL_PCD_IRQHandler+0x25e>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ac08:	f504 7128 	add.w	r1, r4, #672	; 0x2a0
 800ac0c:	6820      	ldr	r0, [r4, #0]
 800ac0e:	f004 fc37 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ac12:	6863      	ldr	r3, [r4, #4]
 800ac14:	e40e      	b.n	800a434 <HAL_PCD_IRQHandler+0x128>
              ep->is_iso_incomplete = 0U;
 800ac16:	2300      	movs	r3, #0
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800ac18:	4659      	mov	r1, fp
 800ac1a:	4620      	mov	r0, r4
              ep->is_iso_incomplete = 0U;
 800ac1c:	f88a 327f 	strb.w	r3, [sl, #639]	; 0x27f
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800ac20:	f005 ff60 	bl	8010ae4 <HAL_PCD_ISOOUTIncompleteCallback>
 800ac24:	e675      	b.n	800a912 <HAL_PCD_IRQHandler+0x606>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ac26:	2900      	cmp	r1, #0
 800ac28:	f6bf aca8 	bge.w	800a57c <HAL_PCD_IRQHandler+0x270>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ac2c:	f504 718a 	add.w	r1, r4, #276	; 0x114
 800ac30:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ac32:	f884 2117 	strb.w	r2, [r4, #279]	; 0x117
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ac36:	f004 fc23 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ac3a:	6863      	ldr	r3, [r4, #4]
 800ac3c:	e49e      	b.n	800a57c <HAL_PCD_IRQHandler+0x270>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ac3e:	f504 7131 	add.w	r1, r4, #708	; 0x2c4
 800ac42:	6820      	ldr	r0, [r4, #0]
 800ac44:	f004 fc1c 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ac48:	6863      	ldr	r3, [r4, #4]
 800ac4a:	f7ff bbfa 	b.w	800a442 <HAL_PCD_IRQHandler+0x136>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ac4e:	2900      	cmp	r1, #0
 800ac50:	f6bf ac9d 	bge.w	800a58e <HAL_PCD_IRQHandler+0x282>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ac54:	f504 719c 	add.w	r1, r4, #312	; 0x138
 800ac58:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ac5a:	f884 213b 	strb.w	r2, [r4, #315]	; 0x13b
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ac5e:	f004 fc0f 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ac62:	6863      	ldr	r3, [r4, #4]
 800ac64:	e493      	b.n	800a58e <HAL_PCD_IRQHandler+0x282>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ac66:	2900      	cmp	r1, #0
 800ac68:	f6bf ac9a 	bge.w	800a5a0 <HAL_PCD_IRQHandler+0x294>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ac6c:	f504 71ae 	add.w	r1, r4, #348	; 0x15c
 800ac70:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ac72:	f884 215f 	strb.w	r2, [r4, #351]	; 0x15f
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ac76:	f004 fc03 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ac7a:	6863      	ldr	r3, [r4, #4]
 800ac7c:	e490      	b.n	800a5a0 <HAL_PCD_IRQHandler+0x294>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800ac7e:	0418      	lsls	r0, r3, #16
 800ac80:	d4a6      	bmi.n	800abd0 <HAL_PCD_IRQHandler+0x8c4>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ac82:	0699      	lsls	r1, r3, #26
 800ac84:	f57f aef9 	bpl.w	800aa7a <HAL_PCD_IRQHandler+0x76e>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ac88:	2120      	movs	r1, #32
 800ac8a:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ac8c:	e6f5      	b.n	800aa7a <HAL_PCD_IRQHandler+0x76e>
              ep->is_iso_incomplete = 0U;
 800ac8e:	f04f 0300 	mov.w	r3, #0
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800ac92:	4651      	mov	r1, sl
 800ac94:	4620      	mov	r0, r4
              ep->is_iso_incomplete = 0U;
 800ac96:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800ac9a:	f005 ff27 	bl	8010aec <HAL_PCD_ISOINIncompleteCallback>
 800ac9e:	e74e      	b.n	800ab3e <HAL_PCD_IRQHandler+0x832>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800aca0:	2900      	cmp	r1, #0
 800aca2:	f6bf ac86 	bge.w	800a5b2 <HAL_PCD_IRQHandler+0x2a6>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800aca6:	f504 71c0 	add.w	r1, r4, #384	; 0x180
 800acaa:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800acac:	f884 2183 	strb.w	r2, [r4, #387]	; 0x183
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800acb0:	f004 fbe6 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800acb4:	6863      	ldr	r3, [r4, #4]
 800acb6:	e47c      	b.n	800a5b2 <HAL_PCD_IRQHandler+0x2a6>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800acb8:	f504 714c 	add.w	r1, r4, #816	; 0x330
 800acbc:	6820      	ldr	r0, [r4, #0]
 800acbe:	f004 fbdf 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800acc2:	6863      	ldr	r3, [r4, #4]
 800acc4:	f7ff bbd2 	b.w	800a46c <HAL_PCD_IRQHandler+0x160>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800acc8:	2900      	cmp	r1, #0
 800acca:	f6bf ac7b 	bge.w	800a5c4 <HAL_PCD_IRQHandler+0x2b8>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800acce:	f504 71d2 	add.w	r1, r4, #420	; 0x1a4
 800acd2:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800acd4:	f884 21a7 	strb.w	r2, [r4, #423]	; 0x1a7
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800acd8:	f004 fbd2 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800acdc:	6863      	ldr	r3, [r4, #4]
 800acde:	e471      	b.n	800a5c4 <HAL_PCD_IRQHandler+0x2b8>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ace0:	f504 7155 	add.w	r1, r4, #852	; 0x354
 800ace4:	6820      	ldr	r0, [r4, #0]
 800ace6:	f004 fbcb 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800acea:	6863      	ldr	r3, [r4, #4]
 800acec:	f7ff bbc5 	b.w	800a47a <HAL_PCD_IRQHandler+0x16e>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800acf0:	0699      	lsls	r1, r3, #26
 800acf2:	d573      	bpl.n	800addc <HAL_PCD_IRQHandler+0xad0>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800acf4:	2120      	movs	r1, #32
 800acf6:	6091      	str	r1, [r2, #8]
 800acf8:	e5f2      	b.n	800a8e0 <HAL_PCD_IRQHandler+0x5d4>
 800acfa:	bf00      	nop
 800acfc:	4f54300a 	.word	0x4f54300a
 800ad00:	4f54310a 	.word	0x4f54310a
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ad04:	2900      	cmp	r1, #0
 800ad06:	f6bf ac66 	bge.w	800a5d6 <HAL_PCD_IRQHandler+0x2ca>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad0a:	f504 71e4 	add.w	r1, r4, #456	; 0x1c8
 800ad0e:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ad10:	f884 21cb 	strb.w	r2, [r4, #459]	; 0x1cb
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad14:	f004 fbb4 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ad18:	6863      	ldr	r3, [r4, #4]
 800ad1a:	e45c      	b.n	800a5d6 <HAL_PCD_IRQHandler+0x2ca>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad1c:	f504 715e 	add.w	r1, r4, #888	; 0x378
 800ad20:	6820      	ldr	r0, [r4, #0]
 800ad22:	f004 fbad 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ad26:	6863      	ldr	r3, [r4, #4]
 800ad28:	f7ff bbae 	b.w	800a488 <HAL_PCD_IRQHandler+0x17c>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ad2c:	2900      	cmp	r1, #0
 800ad2e:	f6bf ac5b 	bge.w	800a5e8 <HAL_PCD_IRQHandler+0x2dc>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad32:	f504 71f6 	add.w	r1, r4, #492	; 0x1ec
 800ad36:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ad38:	f884 21ef 	strb.w	r2, [r4, #495]	; 0x1ef
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad3c:	f004 fba0 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ad40:	6863      	ldr	r3, [r4, #4]
 800ad42:	e451      	b.n	800a5e8 <HAL_PCD_IRQHandler+0x2dc>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad44:	f504 7167 	add.w	r1, r4, #924	; 0x39c
 800ad48:	6820      	ldr	r0, [r4, #0]
 800ad4a:	f004 fb99 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ad4e:	6863      	ldr	r3, [r4, #4]
 800ad50:	f7ff bba1 	b.w	800a496 <HAL_PCD_IRQHandler+0x18a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ad54:	2900      	cmp	r1, #0
 800ad56:	f6bf ac50 	bge.w	800a5fa <HAL_PCD_IRQHandler+0x2ee>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad5a:	f504 7104 	add.w	r1, r4, #528	; 0x210
 800ad5e:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ad60:	f884 2213 	strb.w	r2, [r4, #531]	; 0x213
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad64:	f004 fb8c 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ad68:	6863      	ldr	r3, [r4, #4]
 800ad6a:	e446      	b.n	800a5fa <HAL_PCD_IRQHandler+0x2ee>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad6c:	f504 7170 	add.w	r1, r4, #960	; 0x3c0
 800ad70:	6820      	ldr	r0, [r4, #0]
 800ad72:	f004 fb85 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ad76:	6863      	ldr	r3, [r4, #4]
 800ad78:	f7ff bb94 	b.w	800a4a4 <HAL_PCD_IRQHandler+0x198>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ad7c:	2900      	cmp	r1, #0
 800ad7e:	f6bf ac45 	bge.w	800a60c <HAL_PCD_IRQHandler+0x300>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad82:	f504 710d 	add.w	r1, r4, #564	; 0x234
 800ad86:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ad88:	f884 2237 	strb.w	r2, [r4, #567]	; 0x237
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad8c:	f004 fb78 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ad90:	6863      	ldr	r3, [r4, #4]
 800ad92:	e43b      	b.n	800a60c <HAL_PCD_IRQHandler+0x300>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad94:	f504 7179 	add.w	r1, r4, #996	; 0x3e4
 800ad98:	6820      	ldr	r0, [r4, #0]
 800ad9a:	f004 fb71 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ad9e:	6863      	ldr	r3, [r4, #4]
 800ada0:	f7ff bb87 	b.w	800a4b2 <HAL_PCD_IRQHandler+0x1a6>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ada4:	2900      	cmp	r1, #0
 800ada6:	f6bf ac3a 	bge.w	800a61e <HAL_PCD_IRQHandler+0x312>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800adaa:	f504 7116 	add.w	r1, r4, #600	; 0x258
 800adae:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800adb0:	f884 225b 	strb.w	r2, [r4, #603]	; 0x25b
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800adb4:	f004 fb64 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800adb8:	6863      	ldr	r3, [r4, #4]
 800adba:	e430      	b.n	800a61e <HAL_PCD_IRQHandler+0x312>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800adbc:	f504 6181 	add.w	r1, r4, #1032	; 0x408
 800adc0:	6820      	ldr	r0, [r4, #0]
 800adc2:	f004 fb5d 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800adc6:	6863      	ldr	r3, [r4, #4]
 800adc8:	f7ff bb7a 	b.w	800a4c0 <HAL_PCD_IRQHandler+0x1b4>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800adcc:	f204 412c 	addw	r1, r4, #1068	; 0x42c
 800add0:	6820      	ldr	r0, [r4, #0]
 800add2:	f004 fb55 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800add6:	6863      	ldr	r3, [r4, #4]
 800add8:	f7ff bb79 	b.w	800a4ce <HAL_PCD_IRQHandler+0x1c2>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800addc:	f013 0f28 	tst.w	r3, #40	; 0x28
 800ade0:	f47f ad7e 	bne.w	800a8e0 <HAL_PCD_IRQHandler+0x5d4>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ade4:	491b      	ldr	r1, [pc, #108]	; (800ae54 <HAL_PCD_IRQHandler+0xb48>)
 800ade6:	458c      	cmp	ip, r1
 800ade8:	d902      	bls.n	800adf0 <HAL_PCD_IRQHandler+0xae4>
 800adea:	041b      	lsls	r3, r3, #16
 800adec:	f53f aef0 	bmi.w	800abd0 <HAL_PCD_IRQHandler+0x8c4>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800adf0:	6911      	ldr	r1, [r2, #16]
 800adf2:	f8da 229c 	ldr.w	r2, [sl, #668]	; 0x29c
 800adf6:	f3c1 0112 	ubfx	r1, r1, #0, #19
 800adfa:	1a52      	subs	r2, r2, r1
 800adfc:	f8ca 2290 	str.w	r2, [sl, #656]	; 0x290
        if (epnum == 0U)
 800ae00:	f1b9 0f00 	cmp.w	r9, #0
 800ae04:	f47f ae39 	bne.w	800aa7a <HAL_PCD_IRQHandler+0x76e>
          if (ep->xfer_len == 0U)
 800ae08:	f8d4 128c 	ldr.w	r1, [r4, #652]	; 0x28c
 800ae0c:	b1d9      	cbz	r1, 800ae46 <HAL_PCD_IRQHandler+0xb3a>
            ep->xfer_buff += ep->xfer_count;
 800ae0e:	f8d4 1288 	ldr.w	r1, [r4, #648]	; 0x288
 800ae12:	4411      	add	r1, r2
 800ae14:	f8c4 1288 	str.w	r1, [r4, #648]	; 0x288
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ae18:	e62f      	b.n	800aa7a <HAL_PCD_IRQHandler+0x76e>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ae1a:	f504 618a 	add.w	r1, r4, #1104	; 0x450
 800ae1e:	6820      	ldr	r0, [r4, #0]
 800ae20:	f004 fb2e 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ae24:	6863      	ldr	r3, [r4, #4]
 800ae26:	f7ff bb59 	b.w	800a4dc <HAL_PCD_IRQHandler+0x1d0>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800ae2a:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 800ae2e:	4649      	mov	r1, r9
 800ae30:	f004 fc7e 	bl	800f730 <USB_EP0_OutStart>
 800ae34:	e621      	b.n	800aa7a <HAL_PCD_IRQHandler+0x76e>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ae36:	f204 4174 	addw	r1, r4, #1140	; 0x474
 800ae3a:	6820      	ldr	r0, [r4, #0]
 800ae3c:	f004 fb20 	bl	800f480 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ae40:	6863      	ldr	r3, [r4, #4]
 800ae42:	f7ff bb52 	b.w	800a4ea <HAL_PCD_IRQHandler+0x1de>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ae46:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 800ae4a:	2101      	movs	r1, #1
 800ae4c:	f004 fc70 	bl	800f730 <USB_EP0_OutStart>
 800ae50:	e613      	b.n	800aa7a <HAL_PCD_IRQHandler+0x76e>
 800ae52:	bf00      	nop
 800ae54:	4f54300a 	.word	0x4f54300a

0800ae58 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 800ae58:	f890 24bc 	ldrb.w	r2, [r0, #1212]	; 0x4bc
 800ae5c:	2a01      	cmp	r2, #1
 800ae5e:	d00e      	beq.n	800ae7e <HAL_PCD_SetAddress+0x26>
 800ae60:	2201      	movs	r2, #1
{
 800ae62:	b510      	push	{r4, lr}
 800ae64:	4604      	mov	r4, r0
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800ae66:	6800      	ldr	r0, [r0, #0]
  hpcd->USB_Address = address;
 800ae68:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  __HAL_LOCK(hpcd);
 800ae6c:	f884 24bc 	strb.w	r2, [r4, #1212]	; 0x4bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800ae70:	f004 fbe4 	bl	800f63c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800ae74:	2300      	movs	r3, #0
  return HAL_OK;
 800ae76:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800ae78:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 800ae7c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800ae7e:	2002      	movs	r0, #2
}
 800ae80:	4770      	bx	lr
 800ae82:	bf00      	nop

0800ae84 <HAL_PCD_EP_Open>:
{
 800ae84:	b510      	push	{r4, lr}
 800ae86:	f001 0e0f 	and.w	lr, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 800ae8a:	0609      	lsls	r1, r1, #24
{
 800ae8c:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 800ae8e:	d427      	bmi.n	800aee0 <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ae90:	f04f 0c24 	mov.w	ip, #36	; 0x24
 800ae94:	fb0c 0c0e 	mla	ip, ip, lr, r0
 800ae98:	f50c 711f 	add.w	r1, ip, #636	; 0x27c
    ep->is_in = 0U;
 800ae9c:	eb0e 0cce 	add.w	ip, lr, lr, lsl #3
 800aea0:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 800aea4:	2000      	movs	r0, #0
 800aea6:	f88c 027d 	strb.w	r0, [ip, #637]	; 0x27d
  ep->maxpacket = ep_mps;
 800aeaa:	608a      	str	r2, [r1, #8]
  if (ep->is_in != 0U)
 800aeac:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800aeae:	f881 e000 	strb.w	lr, [r1]
  ep->type = ep_type;
 800aeb2:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 800aeb4:	b10a      	cbz	r2, 800aeba <HAL_PCD_EP_Open+0x36>
    ep->tx_fifo_num = ep->num;
 800aeb6:	f8a1 e01a 	strh.w	lr, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 800aeba:	2b02      	cmp	r3, #2
 800aebc:	d101      	bne.n	800aec2 <HAL_PCD_EP_Open+0x3e>
    ep->data_pid_start = 0U;
 800aebe:	2300      	movs	r3, #0
 800aec0:	714b      	strb	r3, [r1, #5]
  __HAL_LOCK(hpcd);
 800aec2:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 800aec6:	2b01      	cmp	r3, #1
 800aec8:	d018      	beq.n	800aefc <HAL_PCD_EP_Open+0x78>
 800aeca:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800aecc:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800aece:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800aed2:	f004 f8eb 	bl	800f0ac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800aed6:	2300      	movs	r3, #0
  return ret;
 800aed8:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800aeda:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 800aede:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800aee0:	2024      	movs	r0, #36	; 0x24
    ep->is_in = 1U;
 800aee2:	f04f 0c01 	mov.w	ip, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800aee6:	fb00 400e 	mla	r0, r0, lr, r4
 800aeea:	f100 013c 	add.w	r1, r0, #60	; 0x3c
    ep->is_in = 1U;
 800aeee:	eb0e 00ce 	add.w	r0, lr, lr, lsl #3
 800aef2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800aef6:	f880 c03d 	strb.w	ip, [r0, #61]	; 0x3d
 800aefa:	e7d6      	b.n	800aeaa <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 800aefc:	2002      	movs	r0, #2
}
 800aefe:	bd10      	pop	{r4, pc}

0800af00 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 800af00:	f011 0f80 	tst.w	r1, #128	; 0x80
 800af04:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800af08:	f04f 0124 	mov.w	r1, #36	; 0x24
{
 800af0c:	b510      	push	{r4, lr}
 800af0e:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 800af10:	d11a      	bne.n	800af48 <HAL_PCD_EP_Close+0x48>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800af12:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 800af16:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 800af1a:	2000      	movs	r0, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800af1c:	f501 711f 	add.w	r1, r1, #636	; 0x27c
    ep->is_in = 0U;
 800af20:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800af24:	f882 027d 	strb.w	r0, [r2, #637]	; 0x27d
  ep->num = ep_addr & EP_ADDR_MSK;
 800af28:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800af2a:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 800af2e:	2b01      	cmp	r3, #1
 800af30:	d019      	beq.n	800af66 <HAL_PCD_EP_Close+0x66>
 800af32:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800af34:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800af36:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800af3a:	f004 f8ff 	bl	800f13c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800af3e:	2300      	movs	r3, #0
  return HAL_OK;
 800af40:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800af42:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 800af46:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800af48:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800af4c:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 800af50:	2001      	movs	r0, #1
 800af52:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800af56:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800af58:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 800af5c:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800af5e:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 800af62:	2b01      	cmp	r3, #1
 800af64:	d1e5      	bne.n	800af32 <HAL_PCD_EP_Close+0x32>
 800af66:	2002      	movs	r0, #2
}
 800af68:	bd10      	pop	{r4, pc}
 800af6a:	bf00      	nop

0800af6c <HAL_PCD_EP_Receive>:
{
 800af6c:	b508      	push	{r3, lr}
 800af6e:	f001 0e0f 	and.w	lr, r1, #15
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800af72:	2124      	movs	r1, #36	; 0x24
  ep->xfer_buff = pBuf;
 800af74:	eb0e 0cce 	add.w	ip, lr, lr, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800af78:	fb01 010e 	mla	r1, r1, lr, r0
  ep->xfer_buff = pBuf;
 800af7c:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800af80:	f501 711f 	add.w	r1, r1, #636	; 0x27c
  ep->xfer_len = len;
 800af84:	f8cc 328c 	str.w	r3, [ip, #652]	; 0x28c
  ep->xfer_count = 0U;
 800af88:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 800af8a:	f8cc 2288 	str.w	r2, [ip, #648]	; 0x288
  ep->num = ep_addr & EP_ADDR_MSK;
 800af8e:	f88c e27c 	strb.w	lr, [ip, #636]	; 0x27c
  ep->xfer_count = 0U;
 800af92:	f8cc 3290 	str.w	r3, [ip, #656]	; 0x290
  ep->is_in = 0U;
 800af96:	f88c 327d 	strb.w	r3, [ip, #637]	; 0x27d
  if (hpcd->Init.dma_enable == 1U)
 800af9a:	68c3      	ldr	r3, [r0, #12]
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800af9c:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800af9e:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 800afa0:	bf08      	it	eq
 800afa2:	f8cc 2298 	streq.w	r2, [ip, #664]	; 0x298
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800afa6:	b2da      	uxtb	r2, r3
 800afa8:	f004 f926 	bl	800f1f8 <USB_EPStartXfer>
}
 800afac:	2000      	movs	r0, #0
 800afae:	bd08      	pop	{r3, pc}

0800afb0 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800afb0:	f001 010f 	and.w	r1, r1, #15
 800afb4:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800afb8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 800afbc:	f8d0 0290 	ldr.w	r0, [r0, #656]	; 0x290
 800afc0:	4770      	bx	lr
 800afc2:	bf00      	nop

0800afc4 <HAL_PCD_EP_Transmit>:
{
 800afc4:	b508      	push	{r3, lr}
 800afc6:	f001 0e0f 	and.w	lr, r1, #15
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800afca:	2124      	movs	r1, #36	; 0x24
  ep->xfer_buff = pBuf;
 800afcc:	eb0e 0cce 	add.w	ip, lr, lr, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800afd0:	fb01 010e 	mla	r1, r1, lr, r0
  ep->xfer_buff = pBuf;
 800afd4:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800afd8:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_len = len;
 800afda:	f8cc 304c 	str.w	r3, [ip, #76]	; 0x4c
  ep->xfer_count = 0U;
 800afde:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 800afe0:	f8cc 2048 	str.w	r2, [ip, #72]	; 0x48
  ep->xfer_count = 0U;
 800afe4:	f8cc 3050 	str.w	r3, [ip, #80]	; 0x50
  ep->is_in = 1U;
 800afe8:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800afea:	f88c e03c 	strb.w	lr, [ip, #60]	; 0x3c
  ep->is_in = 1U;
 800afee:	f88c 303d 	strb.w	r3, [ip, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 800aff2:	68c3      	ldr	r3, [r0, #12]
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800aff4:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800aff6:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 800aff8:	bf08      	it	eq
 800affa:	f8cc 2058 	streq.w	r2, [ip, #88]	; 0x58
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800affe:	b2da      	uxtb	r2, r3
 800b000:	f004 f8fa 	bl	800f1f8 <USB_EPStartXfer>
}
 800b004:	2000      	movs	r0, #0
 800b006:	bd08      	pop	{r3, pc}

0800b008 <HAL_PCD_EP_SetStall>:
{
 800b008:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800b00a:	6843      	ldr	r3, [r0, #4]
 800b00c:	f001 050f 	and.w	r5, r1, #15
 800b010:	429d      	cmp	r5, r3
 800b012:	d834      	bhi.n	800b07e <HAL_PCD_EP_SetStall+0x76>
  if ((0x80U & ep_addr) == 0x80U)
 800b014:	060b      	lsls	r3, r1, #24
 800b016:	4604      	mov	r4, r0
 800b018:	d41d      	bmi.n	800b056 <HAL_PCD_EP_SetStall+0x4e>
    ep = &hpcd->OUT_ep[ep_addr];
 800b01a:	2224      	movs	r2, #36	; 0x24
    ep->is_in = 0U;
 800b01c:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 800b020:	fb02 0101 	mla	r1, r2, r1, r0
    ep->is_in = 0U;
 800b024:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800b028:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 800b02a:	f501 711f 	add.w	r1, r1, #636	; 0x27c
    ep->is_in = 0U;
 800b02e:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
  ep->is_stall = 1U;
 800b032:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800b034:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800b036:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800b038:	f894 24bc 	ldrb.w	r2, [r4, #1212]	; 0x4bc
 800b03c:	429a      	cmp	r2, r3
 800b03e:	d01c      	beq.n	800b07a <HAL_PCD_EP_SetStall+0x72>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b040:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800b042:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b046:	f004 fa99 	bl	800f57c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b04a:	b1d5      	cbz	r5, 800b082 <HAL_PCD_EP_SetStall+0x7a>
  __HAL_UNLOCK(hpcd);
 800b04c:	2300      	movs	r3, #0
  return HAL_OK;
 800b04e:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800b050:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 800b054:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b056:	2124      	movs	r1, #36	; 0x24
    ep->is_in = 1U;
 800b058:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 800b05c:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b05e:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 800b062:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b066:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800b068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 800b06c:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800b06e:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800b070:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800b072:	f894 24bc 	ldrb.w	r2, [r4, #1212]	; 0x4bc
 800b076:	429a      	cmp	r2, r3
 800b078:	d1e2      	bne.n	800b040 <HAL_PCD_EP_SetStall+0x38>
 800b07a:	2002      	movs	r0, #2
}
 800b07c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800b07e:	2001      	movs	r0, #1
}
 800b080:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800b082:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 800b086:	7b21      	ldrb	r1, [r4, #12]
 800b088:	6820      	ldr	r0, [r4, #0]
 800b08a:	f004 fb51 	bl	800f730 <USB_EP0_OutStart>
 800b08e:	e7dd      	b.n	800b04c <HAL_PCD_EP_SetStall+0x44>

0800b090 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b090:	6842      	ldr	r2, [r0, #4]
{
 800b092:	b538      	push	{r3, r4, r5, lr}
 800b094:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b098:	4293      	cmp	r3, r2
 800b09a:	d832      	bhi.n	800b102 <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 800b09c:	f011 0f80 	tst.w	r1, #128	; 0x80
 800b0a0:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b0a2:	f04f 0124 	mov.w	r1, #36	; 0x24
    ep->is_in = 1U;
 800b0a6:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 800b0aa:	d119      	bne.n	800b0e0 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b0ac:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 800b0b0:	2000      	movs	r0, #0
 800b0b2:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800b0b6:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b0b8:	f501 711f 	add.w	r1, r1, #636	; 0x27c
    ep->is_in = 0U;
 800b0bc:	f882 027d 	strb.w	r0, [r2, #637]	; 0x27d
  ep->num = ep_addr & EP_ADDR_MSK;
 800b0c0:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800b0c2:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800b0c4:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 800b0c8:	2b01      	cmp	r3, #1
 800b0ca:	d018      	beq.n	800b0fe <HAL_PCD_EP_ClrStall+0x6e>
 800b0cc:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b0ce:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800b0d0:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b0d4:	f004 fa86 	bl	800f5e4 <USB_EPClearStall>
  return HAL_OK;
 800b0d8:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 800b0da:	f884 54bc 	strb.w	r5, [r4, #1212]	; 0x4bc
}
 800b0de:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b0e0:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800b0e4:	2001      	movs	r0, #1
 800b0e6:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800b0ea:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b0ec:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800b0ee:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 800b0f2:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800b0f4:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800b0f6:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 800b0fa:	2b01      	cmp	r3, #1
 800b0fc:	d1e6      	bne.n	800b0cc <HAL_PCD_EP_ClrStall+0x3c>
 800b0fe:	2002      	movs	r0, #2
}
 800b100:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800b102:	2001      	movs	r0, #1
}
 800b104:	bd38      	pop	{r3, r4, r5, pc}
 800b106:	bf00      	nop

0800b108 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800b108:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800b10a:	6804      	ldr	r4, [r0, #0]
 800b10c:	6a63      	ldr	r3, [r4, #36]	; 0x24

  if (fifo == 0U)
 800b10e:	b931      	cbnz	r1, 800b11e <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b110:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 800b114:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b116:	62a3      	str	r3, [r4, #40]	; 0x28
}
 800b118:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b11c:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b11e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 800b120:	3901      	subs	r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b122:	eb03 4c10 	add.w	ip, r3, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800b126:	d00b      	beq.n	800b140 <HAL_PCDEx_SetTxFiFo+0x38>
 800b128:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b12a:	f103 0040 	add.w	r0, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 800b12e:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b130:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 800b134:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b136:	6840      	ldr	r0, [r0, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 800b138:	428b      	cmp	r3, r1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b13a:	eb0c 4c10 	add.w	ip, ip, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800b13e:	d3f4      	bcc.n	800b12a <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b140:	3140      	adds	r1, #64	; 0x40
 800b142:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
}
 800b146:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b148:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800b14c:	6062      	str	r2, [r4, #4]
}
 800b14e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b152:	4770      	bx	lr

0800b154 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800b154:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 800b156:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	6259      	str	r1, [r3, #36]	; 0x24
}
 800b15c:	4770      	bx	lr
 800b15e:	bf00      	nop

0800b160 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b160:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 800b162:	f04f 0c00 	mov.w	ip, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b166:	4909      	ldr	r1, [pc, #36]	; (800b18c <HAL_PCDEx_ActivateLPM+0x2c>)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b168:	681a      	ldr	r2, [r3, #0]

  return HAL_OK;
}
 800b16a:	4660      	mov	r0, ip
{
 800b16c:	b410      	push	{r4}
  hpcd->lpm_active = 1U;
 800b16e:	2401      	movs	r4, #1
  hpcd->LPM_State = LPM_L0;
 800b170:	f883 c4f4 	strb.w	ip, [r3, #1268]	; 0x4f4
  hpcd->lpm_active = 1U;
 800b174:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800b178:	6993      	ldr	r3, [r2, #24]
}
 800b17a:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800b17e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b182:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b184:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800b186:	4319      	orrs	r1, r3
 800b188:	6551      	str	r1, [r2, #84]	; 0x54
}
 800b18a:	4770      	bx	lr
 800b18c:	10000003 	.word	0x10000003

0800b190 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800b190:	4770      	bx	lr
 800b192:	bf00      	nop

0800b194 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800b194:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800b196:	4c10      	ldr	r4, [pc, #64]	; (800b1d8 <HAL_PWREx_ConfigSupply+0x44>)
 800b198:	68e3      	ldr	r3, [r4, #12]
 800b19a:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b19e:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800b1a0:	d105      	bne.n	800b1ae <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b1a2:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800b1a6:	1a18      	subs	r0, r3, r0
 800b1a8:	bf18      	it	ne
 800b1aa:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800b1ac:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800b1ae:	f023 0307 	bic.w	r3, r3, #7
 800b1b2:	4303      	orrs	r3, r0
 800b1b4:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 800b1b6:	f7fb fd63 	bl	8006c80 <HAL_GetTick>
 800b1ba:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b1bc:	e005      	b.n	800b1ca <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b1be:	f7fb fd5f 	bl	8006c80 <HAL_GetTick>
 800b1c2:	1b40      	subs	r0, r0, r5
 800b1c4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800b1c8:	d804      	bhi.n	800b1d4 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b1ca:	6863      	ldr	r3, [r4, #4]
 800b1cc:	049b      	lsls	r3, r3, #18
 800b1ce:	d5f6      	bpl.n	800b1be <HAL_PWREx_ConfigSupply+0x2a>
  return HAL_OK;
 800b1d0:	2000      	movs	r0, #0
}
 800b1d2:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800b1d4:	2001      	movs	r0, #1
}
 800b1d6:	bd38      	pop	{r3, r4, r5, pc}
 800b1d8:	58024800 	.word	0x58024800

0800b1dc <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800b1dc:	4a02      	ldr	r2, [pc, #8]	; (800b1e8 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 800b1de:	68d3      	ldr	r3, [r2, #12]
 800b1e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b1e4:	60d3      	str	r3, [r2, #12]
}
 800b1e6:	4770      	bx	lr
 800b1e8:	58024800 	.word	0x58024800

0800b1ec <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b1ec:	4b3c      	ldr	r3, [pc, #240]	; (800b2e0 <HAL_RCC_GetSysClockFreq.part.0+0xf4>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 800b1ee:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b1f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b1f2:	6a9c      	ldr	r4, [r3, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b1f4:	6add      	ldr	r5, [r3, #44]	; 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 800b1f6:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b1fa:	6b59      	ldr	r1, [r3, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b1fc:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800b200:	d038      	beq.n	800b274 <HAL_RCC_GetSysClockFreq.part.0+0x88>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b202:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b206:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b20a:	f002 0203 	and.w	r2, r2, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b20e:	fb05 f101 	mul.w	r1, r5, r1
 800b212:	2a01      	cmp	r2, #1
 800b214:	ee07 1a90 	vmov	s15, r1
 800b218:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      {
        switch (pllsource)
 800b21c:	d002      	beq.n	800b224 <HAL_RCC_GetSysClockFreq.part.0+0x38>
 800b21e:	2a02      	cmp	r2, #2
 800b220:	d050      	beq.n	800b2c4 <HAL_RCC_GetSysClockFreq.part.0+0xd8>
 800b222:	b34a      	cbz	r2, 800b278 <HAL_RCC_GetSysClockFreq.part.0+0x8c>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b224:	ee07 0a90 	vmov	s15, r0
 800b228:	ed9f 5a2e 	vldr	s10, [pc, #184]	; 800b2e4 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 800b22c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b232:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800b236:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 800b2e8 <HAL_RCC_GetSysClockFreq.part.0+0xfc>
 800b23a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b23e:	ee07 3a90 	vmov	s15, r3
 800b242:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800b246:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b24a:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800b24e:	eee7 7a06 	vfma.f32	s15, s14, s12
 800b252:	ee66 6aa7 	vmul.f32	s13, s13, s15
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b256:	4b22      	ldr	r3, [pc, #136]	; (800b2e0 <HAL_RCC_GetSysClockFreq.part.0+0xf4>)
 800b258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b25a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800b25e:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b260:	ee07 3a90 	vmov	s15, r3
 800b264:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b268:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b26c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b270:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 800b274:	bc30      	pop	{r4, r5}
 800b276:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b278:	681a      	ldr	r2, [r3, #0]
 800b27a:	0692      	lsls	r2, r2, #26
 800b27c:	d529      	bpl.n	800b2d2 <HAL_RCC_GetSysClockFreq.part.0+0xe6>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b27e:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b280:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b284:	4a19      	ldr	r2, [pc, #100]	; (800b2ec <HAL_RCC_GetSysClockFreq.part.0+0x100>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b286:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b28a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b28c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b290:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b294:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800b2e8 <HAL_RCC_GetSysClockFreq.part.0+0xfc>
 800b298:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b29c:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b29e:	ee06 3a10 	vmov	s12, r3
 800b2a2:	ee05 2a90 	vmov	s11, r2
 800b2a6:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800b2aa:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800b2ae:	ee36 6a26 	vadd.f32	s12, s12, s13
 800b2b2:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800b2b6:	eef0 7a46 	vmov.f32	s15, s12
 800b2ba:	eee7 7a05 	vfma.f32	s15, s14, s10
 800b2be:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800b2c2:	e7c8      	b.n	800b256 <HAL_RCC_GetSysClockFreq.part.0+0x6a>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b2c4:	ee07 0a90 	vmov	s15, r0
 800b2c8:	ed9f 5a09 	vldr	s10, [pc, #36]	; 800b2f0 <HAL_RCC_GetSysClockFreq.part.0+0x104>
 800b2cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b2d0:	e7ae      	b.n	800b230 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b2d2:	ee07 0a90 	vmov	s15, r0
 800b2d6:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800b2f4 <HAL_RCC_GetSysClockFreq.part.0+0x108>
 800b2da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b2de:	e7a7      	b.n	800b230 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 800b2e0:	58024400 	.word	0x58024400
 800b2e4:	4a742400 	.word	0x4a742400
 800b2e8:	39000000 	.word	0x39000000
 800b2ec:	03d09000 	.word	0x03d09000
 800b2f0:	4bbebc20 	.word	0x4bbebc20
 800b2f4:	4c742400 	.word	0x4c742400

0800b2f8 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 800b2f8:	2800      	cmp	r0, #0
 800b2fa:	f000 81e8 	beq.w	800b6ce <HAL_RCC_OscConfig+0x3d6>
{
 800b2fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b300:	6803      	ldr	r3, [r0, #0]
 800b302:	4604      	mov	r4, r0
 800b304:	07d9      	lsls	r1, r3, #31
 800b306:	d52e      	bpl.n	800b366 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b308:	49a4      	ldr	r1, [pc, #656]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
 800b30a:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b30c:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b30e:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b312:	2a10      	cmp	r2, #16
 800b314:	f000 8107 	beq.w	800b526 <HAL_RCC_OscConfig+0x22e>
 800b318:	2a18      	cmp	r2, #24
 800b31a:	f000 80ff 	beq.w	800b51c <HAL_RCC_OscConfig+0x224>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b31e:	6863      	ldr	r3, [r4, #4]
 800b320:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b324:	f000 812a 	beq.w	800b57c <HAL_RCC_OscConfig+0x284>
 800b328:	2b00      	cmp	r3, #0
 800b32a:	f000 8168 	beq.w	800b5fe <HAL_RCC_OscConfig+0x306>
 800b32e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b332:	4b9a      	ldr	r3, [pc, #616]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
 800b334:	681a      	ldr	r2, [r3, #0]
 800b336:	f000 8289 	beq.w	800b84c <HAL_RCC_OscConfig+0x554>
 800b33a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b33e:	601a      	str	r2, [r3, #0]
 800b340:	681a      	ldr	r2, [r3, #0]
 800b342:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b346:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800b348:	f7fb fc9a 	bl	8006c80 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b34c:	4e93      	ldr	r6, [pc, #588]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 800b34e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b350:	e005      	b.n	800b35e <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b352:	f7fb fc95 	bl	8006c80 <HAL_GetTick>
 800b356:	1b40      	subs	r0, r0, r5
 800b358:	2864      	cmp	r0, #100	; 0x64
 800b35a:	f200 814e 	bhi.w	800b5fa <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b35e:	6833      	ldr	r3, [r6, #0]
 800b360:	039b      	lsls	r3, r3, #14
 800b362:	d5f6      	bpl.n	800b352 <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b364:	6823      	ldr	r3, [r4, #0]
 800b366:	079d      	lsls	r5, r3, #30
 800b368:	f100 808a 	bmi.w	800b480 <HAL_RCC_OscConfig+0x188>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b36c:	06d9      	lsls	r1, r3, #27
 800b36e:	d533      	bpl.n	800b3d8 <HAL_RCC_OscConfig+0xe0>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b370:	4a8a      	ldr	r2, [pc, #552]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
 800b372:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b374:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b376:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b37a:	2b08      	cmp	r3, #8
 800b37c:	f000 80e3 	beq.w	800b546 <HAL_RCC_OscConfig+0x24e>
 800b380:	2b18      	cmp	r3, #24
 800b382:	f000 80db 	beq.w	800b53c <HAL_RCC_OscConfig+0x244>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800b386:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 800b388:	4d84      	ldr	r5, [pc, #528]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	f000 816f 	beq.w	800b66e <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_CSI_ENABLE();
 800b390:	682b      	ldr	r3, [r5, #0]
 800b392:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b396:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800b398:	f7fb fc72 	bl	8006c80 <HAL_GetTick>
 800b39c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b39e:	e005      	b.n	800b3ac <HAL_RCC_OscConfig+0xb4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b3a0:	f7fb fc6e 	bl	8006c80 <HAL_GetTick>
 800b3a4:	1b80      	subs	r0, r0, r6
 800b3a6:	2802      	cmp	r0, #2
 800b3a8:	f200 8127 	bhi.w	800b5fa <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b3ac:	682b      	ldr	r3, [r5, #0]
 800b3ae:	05db      	lsls	r3, r3, #23
 800b3b0:	d5f6      	bpl.n	800b3a0 <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b3b2:	f7fb fc7d 	bl	8006cb0 <HAL_GetREVID>
 800b3b6:	f241 0303 	movw	r3, #4099	; 0x1003
 800b3ba:	4298      	cmp	r0, r3
 800b3bc:	f200 826d 	bhi.w	800b89a <HAL_RCC_OscConfig+0x5a2>
 800b3c0:	6a22      	ldr	r2, [r4, #32]
 800b3c2:	686b      	ldr	r3, [r5, #4]
 800b3c4:	2a20      	cmp	r2, #32
 800b3c6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800b3ca:	bf0c      	ite	eq
 800b3cc:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 800b3d0:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 800b3d4:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b3d6:	6823      	ldr	r3, [r4, #0]
 800b3d8:	071d      	lsls	r5, r3, #28
 800b3da:	d516      	bpl.n	800b40a <HAL_RCC_OscConfig+0x112>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b3dc:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800b3de:	4d6f      	ldr	r5, [pc, #444]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	f000 8122 	beq.w	800b62a <HAL_RCC_OscConfig+0x332>
      __HAL_RCC_LSI_ENABLE();
 800b3e6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800b3e8:	f043 0301 	orr.w	r3, r3, #1
 800b3ec:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800b3ee:	f7fb fc47 	bl	8006c80 <HAL_GetTick>
 800b3f2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b3f4:	e005      	b.n	800b402 <HAL_RCC_OscConfig+0x10a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b3f6:	f7fb fc43 	bl	8006c80 <HAL_GetTick>
 800b3fa:	1b80      	subs	r0, r0, r6
 800b3fc:	2802      	cmp	r0, #2
 800b3fe:	f200 80fc 	bhi.w	800b5fa <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b402:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800b404:	0798      	lsls	r0, r3, #30
 800b406:	d5f6      	bpl.n	800b3f6 <HAL_RCC_OscConfig+0xfe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b408:	6823      	ldr	r3, [r4, #0]
 800b40a:	069a      	lsls	r2, r3, #26
 800b40c:	d516      	bpl.n	800b43c <HAL_RCC_OscConfig+0x144>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800b40e:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 800b410:	4d62      	ldr	r5, [pc, #392]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800b412:	2b00      	cmp	r3, #0
 800b414:	f000 811a 	beq.w	800b64c <HAL_RCC_OscConfig+0x354>
      __HAL_RCC_HSI48_ENABLE();
 800b418:	682b      	ldr	r3, [r5, #0]
 800b41a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b41e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800b420:	f7fb fc2e 	bl	8006c80 <HAL_GetTick>
 800b424:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b426:	e005      	b.n	800b434 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b428:	f7fb fc2a 	bl	8006c80 <HAL_GetTick>
 800b42c:	1b80      	subs	r0, r0, r6
 800b42e:	2802      	cmp	r0, #2
 800b430:	f200 80e3 	bhi.w	800b5fa <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b434:	682b      	ldr	r3, [r5, #0]
 800b436:	049f      	lsls	r7, r3, #18
 800b438:	d5f6      	bpl.n	800b428 <HAL_RCC_OscConfig+0x130>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b43a:	6823      	ldr	r3, [r4, #0]
 800b43c:	0759      	lsls	r1, r3, #29
 800b43e:	f100 80a3 	bmi.w	800b588 <HAL_RCC_OscConfig+0x290>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b442:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b444:	b1d0      	cbz	r0, 800b47c <HAL_RCC_OscConfig+0x184>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800b446:	4d55      	ldr	r5, [pc, #340]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
 800b448:	692b      	ldr	r3, [r5, #16]
 800b44a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b44e:	2b18      	cmp	r3, #24
 800b450:	f000 81ae 	beq.w	800b7b0 <HAL_RCC_OscConfig+0x4b8>
        __HAL_RCC_PLL_DISABLE();
 800b454:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b456:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800b458:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b45c:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b45e:	f000 8142 	beq.w	800b6e6 <HAL_RCC_OscConfig+0x3ee>
        tickstart = HAL_GetTick();
 800b462:	f7fb fc0d 	bl	8006c80 <HAL_GetTick>
 800b466:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b468:	e005      	b.n	800b476 <HAL_RCC_OscConfig+0x17e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b46a:	f7fb fc09 	bl	8006c80 <HAL_GetTick>
 800b46e:	1b00      	subs	r0, r0, r4
 800b470:	2802      	cmp	r0, #2
 800b472:	f200 80c2 	bhi.w	800b5fa <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b476:	682b      	ldr	r3, [r5, #0]
 800b478:	019b      	lsls	r3, r3, #6
 800b47a:	d4f6      	bmi.n	800b46a <HAL_RCC_OscConfig+0x172>
  return HAL_OK;
 800b47c:	2000      	movs	r0, #0
}
 800b47e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b480:	4a46      	ldr	r2, [pc, #280]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
 800b482:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b484:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b486:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800b48a:	d12d      	bne.n	800b4e8 <HAL_RCC_OscConfig+0x1f0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b48c:	4b43      	ldr	r3, [pc, #268]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
 800b48e:	68e2      	ldr	r2, [r4, #12]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	0759      	lsls	r1, r3, #29
 800b494:	d501      	bpl.n	800b49a <HAL_RCC_OscConfig+0x1a2>
 800b496:	2a00      	cmp	r2, #0
 800b498:	d04e      	beq.n	800b538 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b49a:	4d40      	ldr	r5, [pc, #256]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
 800b49c:	682b      	ldr	r3, [r5, #0]
 800b49e:	f023 0319 	bic.w	r3, r3, #25
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800b4a6:	f7fb fbeb 	bl	8006c80 <HAL_GetTick>
 800b4aa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b4ac:	e005      	b.n	800b4ba <HAL_RCC_OscConfig+0x1c2>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b4ae:	f7fb fbe7 	bl	8006c80 <HAL_GetTick>
 800b4b2:	1b80      	subs	r0, r0, r6
 800b4b4:	2802      	cmp	r0, #2
 800b4b6:	f200 80a0 	bhi.w	800b5fa <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b4ba:	682b      	ldr	r3, [r5, #0]
 800b4bc:	075b      	lsls	r3, r3, #29
 800b4be:	d5f6      	bpl.n	800b4ae <HAL_RCC_OscConfig+0x1b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b4c0:	f7fb fbf6 	bl	8006cb0 <HAL_GetREVID>
 800b4c4:	f241 0303 	movw	r3, #4099	; 0x1003
 800b4c8:	4298      	cmp	r0, r3
 800b4ca:	f200 80f7 	bhi.w	800b6bc <HAL_RCC_OscConfig+0x3c4>
 800b4ce:	6922      	ldr	r2, [r4, #16]
 800b4d0:	686b      	ldr	r3, [r5, #4]
 800b4d2:	2a40      	cmp	r2, #64	; 0x40
 800b4d4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800b4d8:	bf0c      	ite	eq
 800b4da:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 800b4de:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 800b4e2:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b4e4:	6823      	ldr	r3, [r4, #0]
 800b4e6:	e741      	b.n	800b36c <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b4e8:	2b18      	cmp	r3, #24
 800b4ea:	f000 80e3 	beq.w	800b6b4 <HAL_RCC_OscConfig+0x3bc>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b4ee:	4d2b      	ldr	r5, [pc, #172]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b4f0:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b4f2:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b4f4:	2a00      	cmp	r2, #0
 800b4f6:	f000 80cc 	beq.w	800b692 <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b4fa:	f023 0319 	bic.w	r3, r3, #25
 800b4fe:	4313      	orrs	r3, r2
 800b500:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800b502:	f7fb fbbd 	bl	8006c80 <HAL_GetTick>
 800b506:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b508:	e004      	b.n	800b514 <HAL_RCC_OscConfig+0x21c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b50a:	f7fb fbb9 	bl	8006c80 <HAL_GetTick>
 800b50e:	1b80      	subs	r0, r0, r6
 800b510:	2802      	cmp	r0, #2
 800b512:	d872      	bhi.n	800b5fa <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b514:	682b      	ldr	r3, [r5, #0]
 800b516:	075f      	lsls	r7, r3, #29
 800b518:	d5f7      	bpl.n	800b50a <HAL_RCC_OscConfig+0x212>
 800b51a:	e7d1      	b.n	800b4c0 <HAL_RCC_OscConfig+0x1c8>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b51c:	f001 0103 	and.w	r1, r1, #3
 800b520:	2902      	cmp	r1, #2
 800b522:	f47f aefc 	bne.w	800b31e <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b526:	4a1d      	ldr	r2, [pc, #116]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
 800b528:	6812      	ldr	r2, [r2, #0]
 800b52a:	0392      	lsls	r2, r2, #14
 800b52c:	f57f af1b 	bpl.w	800b366 <HAL_RCC_OscConfig+0x6e>
 800b530:	6862      	ldr	r2, [r4, #4]
 800b532:	2a00      	cmp	r2, #0
 800b534:	f47f af17 	bne.w	800b366 <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 800b538:	2001      	movs	r0, #1
}
 800b53a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b53c:	f002 0203 	and.w	r2, r2, #3
 800b540:	2a01      	cmp	r2, #1
 800b542:	f47f af20 	bne.w	800b386 <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b546:	4b15      	ldr	r3, [pc, #84]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	05da      	lsls	r2, r3, #23
 800b54c:	d502      	bpl.n	800b554 <HAL_RCC_OscConfig+0x25c>
 800b54e:	69e3      	ldr	r3, [r4, #28]
 800b550:	2b80      	cmp	r3, #128	; 0x80
 800b552:	d1f1      	bne.n	800b538 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b554:	f7fb fbac 	bl	8006cb0 <HAL_GetREVID>
 800b558:	f241 0303 	movw	r3, #4099	; 0x1003
 800b55c:	4298      	cmp	r0, r3
 800b55e:	f200 80b8 	bhi.w	800b6d2 <HAL_RCC_OscConfig+0x3da>
 800b562:	6a22      	ldr	r2, [r4, #32]
 800b564:	2a20      	cmp	r2, #32
 800b566:	f000 81a7 	beq.w	800b8b8 <HAL_RCC_OscConfig+0x5c0>
 800b56a:	490c      	ldr	r1, [pc, #48]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
 800b56c:	684b      	ldr	r3, [r1, #4]
 800b56e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800b572:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 800b576:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b578:	6823      	ldr	r3, [r4, #0]
 800b57a:	e72d      	b.n	800b3d8 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b57c:	4a07      	ldr	r2, [pc, #28]	; (800b59c <HAL_RCC_OscConfig+0x2a4>)
 800b57e:	6813      	ldr	r3, [r2, #0]
 800b580:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b584:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b586:	e6df      	b.n	800b348 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 800b588:	4d05      	ldr	r5, [pc, #20]	; (800b5a0 <HAL_RCC_OscConfig+0x2a8>)
 800b58a:	682b      	ldr	r3, [r5, #0]
 800b58c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b590:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800b592:	f7fb fb75 	bl	8006c80 <HAL_GetTick>
 800b596:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b598:	e009      	b.n	800b5ae <HAL_RCC_OscConfig+0x2b6>
 800b59a:	bf00      	nop
 800b59c:	58024400 	.word	0x58024400
 800b5a0:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b5a4:	f7fb fb6c 	bl	8006c80 <HAL_GetTick>
 800b5a8:	1b80      	subs	r0, r0, r6
 800b5aa:	2864      	cmp	r0, #100	; 0x64
 800b5ac:	d825      	bhi.n	800b5fa <HAL_RCC_OscConfig+0x302>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b5ae:	682b      	ldr	r3, [r5, #0]
 800b5b0:	05da      	lsls	r2, r3, #23
 800b5b2:	d5f7      	bpl.n	800b5a4 <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b5b4:	68a3      	ldr	r3, [r4, #8]
 800b5b6:	2b01      	cmp	r3, #1
 800b5b8:	f000 8178 	beq.w	800b8ac <HAL_RCC_OscConfig+0x5b4>
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	f000 8153 	beq.w	800b868 <HAL_RCC_OscConfig+0x570>
 800b5c2:	2b05      	cmp	r3, #5
 800b5c4:	4ba5      	ldr	r3, [pc, #660]	; (800b85c <HAL_RCC_OscConfig+0x564>)
 800b5c6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b5c8:	f000 817f 	beq.w	800b8ca <HAL_RCC_OscConfig+0x5d2>
 800b5cc:	f022 0201 	bic.w	r2, r2, #1
 800b5d0:	671a      	str	r2, [r3, #112]	; 0x70
 800b5d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b5d4:	f022 0204 	bic.w	r2, r2, #4
 800b5d8:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800b5da:	f7fb fb51 	bl	8006c80 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b5de:	4e9f      	ldr	r6, [pc, #636]	; (800b85c <HAL_RCC_OscConfig+0x564>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b5e0:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800b5e4:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b5e6:	e004      	b.n	800b5f2 <HAL_RCC_OscConfig+0x2fa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b5e8:	f7fb fb4a 	bl	8006c80 <HAL_GetTick>
 800b5ec:	1b40      	subs	r0, r0, r5
 800b5ee:	42b8      	cmp	r0, r7
 800b5f0:	d803      	bhi.n	800b5fa <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b5f2:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800b5f4:	079b      	lsls	r3, r3, #30
 800b5f6:	d5f7      	bpl.n	800b5e8 <HAL_RCC_OscConfig+0x2f0>
 800b5f8:	e723      	b.n	800b442 <HAL_RCC_OscConfig+0x14a>
            return HAL_TIMEOUT;
 800b5fa:	2003      	movs	r0, #3
}
 800b5fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b5fe:	4d97      	ldr	r5, [pc, #604]	; (800b85c <HAL_RCC_OscConfig+0x564>)
 800b600:	682b      	ldr	r3, [r5, #0]
 800b602:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b606:	602b      	str	r3, [r5, #0]
 800b608:	682b      	ldr	r3, [r5, #0]
 800b60a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b60e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800b610:	f7fb fb36 	bl	8006c80 <HAL_GetTick>
 800b614:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b616:	e004      	b.n	800b622 <HAL_RCC_OscConfig+0x32a>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b618:	f7fb fb32 	bl	8006c80 <HAL_GetTick>
 800b61c:	1b80      	subs	r0, r0, r6
 800b61e:	2864      	cmp	r0, #100	; 0x64
 800b620:	d8eb      	bhi.n	800b5fa <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b622:	682b      	ldr	r3, [r5, #0]
 800b624:	039f      	lsls	r7, r3, #14
 800b626:	d4f7      	bmi.n	800b618 <HAL_RCC_OscConfig+0x320>
 800b628:	e69c      	b.n	800b364 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 800b62a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800b62c:	f023 0301 	bic.w	r3, r3, #1
 800b630:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800b632:	f7fb fb25 	bl	8006c80 <HAL_GetTick>
 800b636:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b638:	e004      	b.n	800b644 <HAL_RCC_OscConfig+0x34c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b63a:	f7fb fb21 	bl	8006c80 <HAL_GetTick>
 800b63e:	1b80      	subs	r0, r0, r6
 800b640:	2802      	cmp	r0, #2
 800b642:	d8da      	bhi.n	800b5fa <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b644:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800b646:	0799      	lsls	r1, r3, #30
 800b648:	d4f7      	bmi.n	800b63a <HAL_RCC_OscConfig+0x342>
 800b64a:	e6dd      	b.n	800b408 <HAL_RCC_OscConfig+0x110>
      __HAL_RCC_HSI48_DISABLE();
 800b64c:	682b      	ldr	r3, [r5, #0]
 800b64e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b652:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800b654:	f7fb fb14 	bl	8006c80 <HAL_GetTick>
 800b658:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b65a:	e004      	b.n	800b666 <HAL_RCC_OscConfig+0x36e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b65c:	f7fb fb10 	bl	8006c80 <HAL_GetTick>
 800b660:	1b80      	subs	r0, r0, r6
 800b662:	2802      	cmp	r0, #2
 800b664:	d8c9      	bhi.n	800b5fa <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b666:	682b      	ldr	r3, [r5, #0]
 800b668:	0498      	lsls	r0, r3, #18
 800b66a:	d4f7      	bmi.n	800b65c <HAL_RCC_OscConfig+0x364>
 800b66c:	e6e5      	b.n	800b43a <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_CSI_DISABLE();
 800b66e:	682b      	ldr	r3, [r5, #0]
 800b670:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b674:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800b676:	f7fb fb03 	bl	8006c80 <HAL_GetTick>
 800b67a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b67c:	e004      	b.n	800b688 <HAL_RCC_OscConfig+0x390>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b67e:	f7fb faff 	bl	8006c80 <HAL_GetTick>
 800b682:	1b80      	subs	r0, r0, r6
 800b684:	2802      	cmp	r0, #2
 800b686:	d8b8      	bhi.n	800b5fa <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b688:	682b      	ldr	r3, [r5, #0]
 800b68a:	05df      	lsls	r7, r3, #23
 800b68c:	d4f7      	bmi.n	800b67e <HAL_RCC_OscConfig+0x386>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b68e:	6823      	ldr	r3, [r4, #0]
 800b690:	e6a2      	b.n	800b3d8 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 800b692:	f023 0301 	bic.w	r3, r3, #1
 800b696:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800b698:	f7fb faf2 	bl	8006c80 <HAL_GetTick>
 800b69c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b69e:	e004      	b.n	800b6aa <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b6a0:	f7fb faee 	bl	8006c80 <HAL_GetTick>
 800b6a4:	1b80      	subs	r0, r0, r6
 800b6a6:	2802      	cmp	r0, #2
 800b6a8:	d8a7      	bhi.n	800b5fa <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b6aa:	682b      	ldr	r3, [r5, #0]
 800b6ac:	0758      	lsls	r0, r3, #29
 800b6ae:	d4f7      	bmi.n	800b6a0 <HAL_RCC_OscConfig+0x3a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b6b0:	6823      	ldr	r3, [r4, #0]
 800b6b2:	e65b      	b.n	800b36c <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b6b4:	0790      	lsls	r0, r2, #30
 800b6b6:	f47f af1a 	bne.w	800b4ee <HAL_RCC_OscConfig+0x1f6>
 800b6ba:	e6e7      	b.n	800b48c <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b6bc:	686b      	ldr	r3, [r5, #4]
 800b6be:	6922      	ldr	r2, [r4, #16]
 800b6c0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b6c4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800b6c8:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b6ca:	6823      	ldr	r3, [r4, #0]
 800b6cc:	e64e      	b.n	800b36c <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 800b6ce:	2001      	movs	r0, #1
}
 800b6d0:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b6d2:	4a62      	ldr	r2, [pc, #392]	; (800b85c <HAL_RCC_OscConfig+0x564>)
 800b6d4:	6a21      	ldr	r1, [r4, #32]
 800b6d6:	68d3      	ldr	r3, [r2, #12]
 800b6d8:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800b6dc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800b6e0:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b6e2:	6823      	ldr	r3, [r4, #0]
 800b6e4:	e678      	b.n	800b3d8 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 800b6e6:	f7fb facb 	bl	8006c80 <HAL_GetTick>
 800b6ea:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b6ec:	e004      	b.n	800b6f8 <HAL_RCC_OscConfig+0x400>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b6ee:	f7fb fac7 	bl	8006c80 <HAL_GetTick>
 800b6f2:	1b80      	subs	r0, r0, r6
 800b6f4:	2802      	cmp	r0, #2
 800b6f6:	d880      	bhi.n	800b5fa <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b6f8:	682b      	ldr	r3, [r5, #0]
 800b6fa:	0199      	lsls	r1, r3, #6
 800b6fc:	d4f7      	bmi.n	800b6ee <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b6fe:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800b700:	4b57      	ldr	r3, [pc, #348]	; (800b860 <HAL_RCC_OscConfig+0x568>)
 800b702:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800b704:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b706:	4957      	ldr	r1, [pc, #348]	; (800b864 <HAL_RCC_OscConfig+0x56c>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b708:	4e54      	ldr	r6, [pc, #336]	; (800b85c <HAL_RCC_OscConfig+0x564>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b70a:	4313      	orrs	r3, r2
 800b70c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b70e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800b712:	62ab      	str	r3, [r5, #40]	; 0x28
 800b714:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 800b718:	3b01      	subs	r3, #1
 800b71a:	3a01      	subs	r2, #1
 800b71c:	025b      	lsls	r3, r3, #9
 800b71e:	0412      	lsls	r2, r2, #16
 800b720:	b29b      	uxth	r3, r3
 800b722:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800b726:	4313      	orrs	r3, r2
 800b728:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800b72a:	3a01      	subs	r2, #1
 800b72c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b730:	4313      	orrs	r3, r2
 800b732:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800b734:	3a01      	subs	r2, #1
 800b736:	0612      	lsls	r2, r2, #24
 800b738:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800b73c:	4313      	orrs	r3, r2
 800b73e:	632b      	str	r3, [r5, #48]	; 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800b740:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800b742:	f023 0301 	bic.w	r3, r3, #1
 800b746:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b748:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800b74a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800b74c:	4011      	ands	r1, r2
 800b74e:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800b752:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800b754:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800b756:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800b758:	f023 030c 	bic.w	r3, r3, #12
 800b75c:	4313      	orrs	r3, r2
 800b75e:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800b760:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800b762:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800b764:	f023 0302 	bic.w	r3, r3, #2
 800b768:	4313      	orrs	r3, r2
 800b76a:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800b76c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800b76e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b772:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b774:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800b776:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b77a:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800b77c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800b77e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b782:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 800b784:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800b786:	f043 0301 	orr.w	r3, r3, #1
 800b78a:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 800b78c:	682b      	ldr	r3, [r5, #0]
 800b78e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b792:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800b794:	f7fb fa74 	bl	8006c80 <HAL_GetTick>
 800b798:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b79a:	e005      	b.n	800b7a8 <HAL_RCC_OscConfig+0x4b0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b79c:	f7fb fa70 	bl	8006c80 <HAL_GetTick>
 800b7a0:	1b00      	subs	r0, r0, r4
 800b7a2:	2802      	cmp	r0, #2
 800b7a4:	f63f af29 	bhi.w	800b5fa <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b7a8:	6833      	ldr	r3, [r6, #0]
 800b7aa:	019a      	lsls	r2, r3, #6
 800b7ac:	d5f6      	bpl.n	800b79c <HAL_RCC_OscConfig+0x4a4>
 800b7ae:	e665      	b.n	800b47c <HAL_RCC_OscConfig+0x184>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b7b0:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800b7b2:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800b7b4:	6b2e      	ldr	r6, [r5, #48]	; 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b7b6:	f43f ae62 	beq.w	800b47e <HAL_RCC_OscConfig+0x186>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b7ba:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b7be:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800b7c0:	428b      	cmp	r3, r1
 800b7c2:	f47f aeb9 	bne.w	800b538 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b7c6:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b7ca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b7cc:	429a      	cmp	r2, r3
 800b7ce:	f47f aeb3 	bne.w	800b538 <HAL_RCC_OscConfig+0x240>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b7d2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b7d4:	f3c6 0208 	ubfx	r2, r6, #0, #9
 800b7d8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b7da:	429a      	cmp	r2, r3
 800b7dc:	f47f aeac 	bne.w	800b538 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b7e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b7e2:	f3c6 2246 	ubfx	r2, r6, #9, #7
 800b7e6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b7e8:	429a      	cmp	r2, r3
 800b7ea:	f47f aea5 	bne.w	800b538 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b7ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b7f0:	f3c6 4206 	ubfx	r2, r6, #16, #7
 800b7f4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b7f6:	429a      	cmp	r2, r3
 800b7f8:	f47f ae9e 	bne.w	800b538 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800b7fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b7fe:	f3c6 6606 	ubfx	r6, r6, #24, #7
 800b802:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b804:	429e      	cmp	r6, r3
 800b806:	f47f ae97 	bne.w	800b538 <HAL_RCC_OscConfig+0x240>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800b80a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800b80c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800b80e:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800b812:	429a      	cmp	r2, r3
 800b814:	f43f ae32 	beq.w	800b47c <HAL_RCC_OscConfig+0x184>
          __HAL_RCC_PLLFRACN_DISABLE();
 800b818:	4a10      	ldr	r2, [pc, #64]	; (800b85c <HAL_RCC_OscConfig+0x564>)
 800b81a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800b81c:	f023 0301 	bic.w	r3, r3, #1
 800b820:	62d3      	str	r3, [r2, #44]	; 0x2c
          tickstart = HAL_GetTick();
 800b822:	f7fb fa2d 	bl	8006c80 <HAL_GetTick>
 800b826:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800b828:	f7fb fa2a 	bl	8006c80 <HAL_GetTick>
 800b82c:	42a8      	cmp	r0, r5
 800b82e:	d0fb      	beq.n	800b828 <HAL_RCC_OscConfig+0x530>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b830:	4a0a      	ldr	r2, [pc, #40]	; (800b85c <HAL_RCC_OscConfig+0x564>)
  return HAL_OK;
 800b832:	2000      	movs	r0, #0
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b834:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b836:	4b0b      	ldr	r3, [pc, #44]	; (800b864 <HAL_RCC_OscConfig+0x56c>)
 800b838:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800b83a:	4023      	ands	r3, r4
 800b83c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800b840:	6353      	str	r3, [r2, #52]	; 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 800b842:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800b844:	f043 0301 	orr.w	r3, r3, #1
 800b848:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800b84a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b84c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800b850:	601a      	str	r2, [r3, #0]
 800b852:	681a      	ldr	r2, [r3, #0]
 800b854:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800b858:	601a      	str	r2, [r3, #0]
 800b85a:	e575      	b.n	800b348 <HAL_RCC_OscConfig+0x50>
 800b85c:	58024400 	.word	0x58024400
 800b860:	fffffc0c 	.word	0xfffffc0c
 800b864:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b868:	4d1c      	ldr	r5, [pc, #112]	; (800b8dc <HAL_RCC_OscConfig+0x5e4>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b86a:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b86e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800b870:	f023 0301 	bic.w	r3, r3, #1
 800b874:	672b      	str	r3, [r5, #112]	; 0x70
 800b876:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800b878:	f023 0304 	bic.w	r3, r3, #4
 800b87c:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800b87e:	f7fb f9ff 	bl	8006c80 <HAL_GetTick>
 800b882:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b884:	e005      	b.n	800b892 <HAL_RCC_OscConfig+0x59a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b886:	f7fb f9fb 	bl	8006c80 <HAL_GetTick>
 800b88a:	1b80      	subs	r0, r0, r6
 800b88c:	42b8      	cmp	r0, r7
 800b88e:	f63f aeb4 	bhi.w	800b5fa <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b892:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800b894:	0798      	lsls	r0, r3, #30
 800b896:	d4f6      	bmi.n	800b886 <HAL_RCC_OscConfig+0x58e>
 800b898:	e5d3      	b.n	800b442 <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b89a:	68eb      	ldr	r3, [r5, #12]
 800b89c:	6a22      	ldr	r2, [r4, #32]
 800b89e:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800b8a2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800b8a6:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b8a8:	6823      	ldr	r3, [r4, #0]
 800b8aa:	e595      	b.n	800b3d8 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b8ac:	4a0b      	ldr	r2, [pc, #44]	; (800b8dc <HAL_RCC_OscConfig+0x5e4>)
 800b8ae:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800b8b0:	f043 0301 	orr.w	r3, r3, #1
 800b8b4:	6713      	str	r3, [r2, #112]	; 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b8b6:	e690      	b.n	800b5da <HAL_RCC_OscConfig+0x2e2>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b8b8:	4a08      	ldr	r2, [pc, #32]	; (800b8dc <HAL_RCC_OscConfig+0x5e4>)
 800b8ba:	6853      	ldr	r3, [r2, #4]
 800b8bc:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800b8c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b8c4:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b8c6:	6823      	ldr	r3, [r4, #0]
 800b8c8:	e586      	b.n	800b3d8 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b8ca:	f042 0204 	orr.w	r2, r2, #4
 800b8ce:	671a      	str	r2, [r3, #112]	; 0x70
 800b8d0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b8d2:	f042 0201 	orr.w	r2, r2, #1
 800b8d6:	671a      	str	r2, [r3, #112]	; 0x70
 800b8d8:	e67f      	b.n	800b5da <HAL_RCC_OscConfig+0x2e2>
 800b8da:	bf00      	nop
 800b8dc:	58024400 	.word	0x58024400

0800b8e0 <HAL_RCC_MCOConfig>:
{
 800b8e0:	b570      	push	{r4, r5, r6, lr}
    MCO1_CLK_ENABLE();
 800b8e2:	4e25      	ldr	r6, [pc, #148]	; (800b978 <HAL_RCC_MCOConfig+0x98>)
{
 800b8e4:	b088      	sub	sp, #32
 800b8e6:	460d      	mov	r5, r1
 800b8e8:	4614      	mov	r4, r2
    MCO1_CLK_ENABLE();
 800b8ea:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
  if (RCC_MCOx == RCC_MCO1)
 800b8ee:	b9f8      	cbnz	r0, 800b930 <HAL_RCC_MCOConfig+0x50>
    MCO1_CLK_ENABLE();
 800b8f0:	f043 0301 	orr.w	r3, r3, #1
    GPIO_InitStruct.Pin = MCO1_PIN;
 800b8f4:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800b8f8:	a902      	add	r1, sp, #8
    MCO1_CLK_ENABLE();
 800b8fa:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800b8fe:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b902:	9006      	str	r0, [sp, #24]
    MCO1_CLK_ENABLE();
 800b904:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800b908:	481c      	ldr	r0, [pc, #112]	; (800b97c <HAL_RCC_MCOConfig+0x9c>)
    MCO1_CLK_ENABLE();
 800b90a:	9300      	str	r3, [sp, #0]
 800b90c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 800b90e:	2302      	movs	r3, #2
 800b910:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b914:	2200      	movs	r2, #0
 800b916:	2303      	movs	r3, #3
 800b918:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800b91c:	f7fe fa82 	bl	8009e24 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800b920:	6933      	ldr	r3, [r6, #16]
 800b922:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 800b926:	432b      	orrs	r3, r5
 800b928:	4323      	orrs	r3, r4
 800b92a:	6133      	str	r3, [r6, #16]
}
 800b92c:	b008      	add	sp, #32
 800b92e:	bd70      	pop	{r4, r5, r6, pc}
    MCO2_CLK_ENABLE();
 800b930:	f043 0304 	orr.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 800b934:	f44f 7200 	mov.w	r2, #512	; 0x200
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800b938:	4811      	ldr	r0, [pc, #68]	; (800b980 <HAL_RCC_MCOConfig+0xa0>)
    MCO2_CLK_ENABLE();
 800b93a:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800b93e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 800b942:	f003 0304 	and.w	r3, r3, #4
 800b946:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800b948:	2302      	movs	r3, #2
    MCO2_CLK_ENABLE();
 800b94a:	9901      	ldr	r1, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800b94c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = MCO2_PIN;
 800b94e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b952:	2200      	movs	r2, #0
 800b954:	2303      	movs	r3, #3
 800b956:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b95a:	2300      	movs	r3, #0
 800b95c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800b95e:	f7fe fa61 	bl	8009e24 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800b962:	6933      	ldr	r3, [r6, #16]
 800b964:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800b968:	ea43 0105 	orr.w	r1, r3, r5
 800b96c:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 800b970:	6131      	str	r1, [r6, #16]
}
 800b972:	b008      	add	sp, #32
 800b974:	bd70      	pop	{r4, r5, r6, pc}
 800b976:	bf00      	nop
 800b978:	58024400 	.word	0x58024400
 800b97c:	58020000 	.word	0x58020000
 800b980:	58020800 	.word	0x58020800

0800b984 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b984:	4a48      	ldr	r2, [pc, #288]	; (800baa8 <HAL_RCC_GetSysClockFreq+0x124>)
 800b986:	6913      	ldr	r3, [r2, #16]
 800b988:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b98c:	2b10      	cmp	r3, #16
 800b98e:	d004      	beq.n	800b99a <HAL_RCC_GetSysClockFreq+0x16>
 800b990:	2b18      	cmp	r3, #24
 800b992:	d00d      	beq.n	800b9b0 <HAL_RCC_GetSysClockFreq+0x2c>
 800b994:	b11b      	cbz	r3, 800b99e <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 800b996:	4845      	ldr	r0, [pc, #276]	; (800baac <HAL_RCC_GetSysClockFreq+0x128>)
 800b998:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b99a:	4845      	ldr	r0, [pc, #276]	; (800bab0 <HAL_RCC_GetSysClockFreq+0x12c>)
 800b99c:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b99e:	6813      	ldr	r3, [r2, #0]
 800b9a0:	0699      	lsls	r1, r3, #26
 800b9a2:	d54a      	bpl.n	800ba3a <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b9a4:	6813      	ldr	r3, [r2, #0]
 800b9a6:	4843      	ldr	r0, [pc, #268]	; (800bab4 <HAL_RCC_GetSysClockFreq+0x130>)
 800b9a8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b9ac:	40d8      	lsrs	r0, r3
 800b9ae:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b9b0:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 800b9b2:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b9b4:	6a94      	ldr	r4, [r2, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b9b6:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
      if (pllm != 0U)
 800b9b8:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b9bc:	6b51      	ldr	r1, [r2, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b9be:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800b9c2:	d038      	beq.n	800ba36 <HAL_RCC_GetSysClockFreq+0xb2>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b9c4:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b9c8:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b9cc:	f003 0303 	and.w	r3, r3, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b9d0:	fb05 f101 	mul.w	r1, r5, r1
 800b9d4:	2b01      	cmp	r3, #1
 800b9d6:	ee07 1a90 	vmov	s15, r1
 800b9da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
        switch (pllsource)
 800b9de:	d002      	beq.n	800b9e6 <HAL_RCC_GetSysClockFreq+0x62>
 800b9e0:	2b02      	cmp	r3, #2
 800b9e2:	d02c      	beq.n	800ba3e <HAL_RCC_GetSysClockFreq+0xba>
 800b9e4:	b393      	cbz	r3, 800ba4c <HAL_RCC_GetSysClockFreq+0xc8>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b9e6:	ee07 0a90 	vmov	s15, r0
 800b9ea:	ed9f 5a33 	vldr	s10, [pc, #204]	; 800bab8 <HAL_RCC_GetSysClockFreq+0x134>
 800b9ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b9f2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800b9f4:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800b9f8:	ed9f 6a30 	vldr	s12, [pc, #192]	; 800babc <HAL_RCC_GetSysClockFreq+0x138>
 800b9fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba00:	ee07 3a90 	vmov	s15, r3
 800ba04:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800ba08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ba0c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800ba10:	eee7 7a06 	vfma.f32	s15, s14, s12
 800ba14:	ee66 6aa7 	vmul.f32	s13, s13, s15
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800ba18:	4b23      	ldr	r3, [pc, #140]	; (800baa8 <HAL_RCC_GetSysClockFreq+0x124>)
 800ba1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba1c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800ba20:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800ba22:	ee07 3a90 	vmov	s15, r3
 800ba26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ba2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba32:	ee17 0a90 	vmov	r0, s15
}
 800ba36:	bc30      	pop	{r4, r5}
 800ba38:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 800ba3a:	481e      	ldr	r0, [pc, #120]	; (800bab4 <HAL_RCC_GetSysClockFreq+0x130>)
}
 800ba3c:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ba3e:	ee07 0a90 	vmov	s15, r0
 800ba42:	ed9f 5a1f 	vldr	s10, [pc, #124]	; 800bac0 <HAL_RCC_GetSysClockFreq+0x13c>
 800ba46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ba4a:	e7d2      	b.n	800b9f2 <HAL_RCC_GetSysClockFreq+0x6e>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ba4c:	6813      	ldr	r3, [r2, #0]
 800ba4e:	069b      	lsls	r3, r3, #26
 800ba50:	d522      	bpl.n	800ba98 <HAL_RCC_GetSysClockFreq+0x114>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ba52:	6814      	ldr	r4, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ba54:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ba58:	4916      	ldr	r1, [pc, #88]	; (800bab4 <HAL_RCC_GetSysClockFreq+0x130>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ba5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ba5e:	6b13      	ldr	r3, [r2, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ba60:	f3c4 04c1 	ubfx	r4, r4, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ba64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ba68:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800babc <HAL_RCC_GetSysClockFreq+0x138>
 800ba6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ba70:	40e1      	lsrs	r1, r4
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ba72:	ee06 3a10 	vmov	s12, r3
 800ba76:	ee05 1a90 	vmov	s11, r1
 800ba7a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800ba7e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800ba82:	ee36 6a26 	vadd.f32	s12, s12, s13
 800ba86:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800ba8a:	eef0 7a46 	vmov.f32	s15, s12
 800ba8e:	eee7 7a05 	vfma.f32	s15, s14, s10
 800ba92:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800ba96:	e7bf      	b.n	800ba18 <HAL_RCC_GetSysClockFreq+0x94>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ba98:	ee07 0a90 	vmov	s15, r0
 800ba9c:	ed9f 5a09 	vldr	s10, [pc, #36]	; 800bac4 <HAL_RCC_GetSysClockFreq+0x140>
 800baa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800baa4:	e7a5      	b.n	800b9f2 <HAL_RCC_GetSysClockFreq+0x6e>
 800baa6:	bf00      	nop
 800baa8:	58024400 	.word	0x58024400
 800baac:	003d0900 	.word	0x003d0900
 800bab0:	017d7840 	.word	0x017d7840
 800bab4:	03d09000 	.word	0x03d09000
 800bab8:	4a742400 	.word	0x4a742400
 800babc:	39000000 	.word	0x39000000
 800bac0:	4bbebc20 	.word	0x4bbebc20
 800bac4:	4c742400 	.word	0x4c742400

0800bac8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800bac8:	2800      	cmp	r0, #0
 800baca:	f000 810c 	beq.w	800bce6 <HAL_RCC_ClockConfig+0x21e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bace:	4a8c      	ldr	r2, [pc, #560]	; (800bd00 <HAL_RCC_ClockConfig+0x238>)
 800bad0:	6813      	ldr	r3, [r2, #0]
 800bad2:	f003 030f 	and.w	r3, r3, #15
 800bad6:	428b      	cmp	r3, r1
{
 800bad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800badc:	4604      	mov	r4, r0
 800bade:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bae0:	d20c      	bcs.n	800bafc <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bae2:	6813      	ldr	r3, [r2, #0]
 800bae4:	f023 030f 	bic.w	r3, r3, #15
 800bae8:	430b      	orrs	r3, r1
 800baea:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800baec:	6813      	ldr	r3, [r2, #0]
 800baee:	f003 030f 	and.w	r3, r3, #15
 800baf2:	428b      	cmp	r3, r1
 800baf4:	d002      	beq.n	800bafc <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800baf6:	2001      	movs	r0, #1
}
 800baf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bafc:	6823      	ldr	r3, [r4, #0]
 800bafe:	075f      	lsls	r7, r3, #29
 800bb00:	d50b      	bpl.n	800bb1a <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bb02:	4980      	ldr	r1, [pc, #512]	; (800bd04 <HAL_RCC_ClockConfig+0x23c>)
 800bb04:	6920      	ldr	r0, [r4, #16]
 800bb06:	698a      	ldr	r2, [r1, #24]
 800bb08:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800bb0c:	4290      	cmp	r0, r2
 800bb0e:	d904      	bls.n	800bb1a <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bb10:	698a      	ldr	r2, [r1, #24]
 800bb12:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800bb16:	4302      	orrs	r2, r0
 800bb18:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bb1a:	071e      	lsls	r6, r3, #28
 800bb1c:	d50b      	bpl.n	800bb36 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bb1e:	4979      	ldr	r1, [pc, #484]	; (800bd04 <HAL_RCC_ClockConfig+0x23c>)
 800bb20:	6960      	ldr	r0, [r4, #20]
 800bb22:	69ca      	ldr	r2, [r1, #28]
 800bb24:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800bb28:	4290      	cmp	r0, r2
 800bb2a:	d904      	bls.n	800bb36 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800bb2c:	69ca      	ldr	r2, [r1, #28]
 800bb2e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800bb32:	4302      	orrs	r2, r0
 800bb34:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bb36:	06d8      	lsls	r0, r3, #27
 800bb38:	d50b      	bpl.n	800bb52 <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800bb3a:	4972      	ldr	r1, [pc, #456]	; (800bd04 <HAL_RCC_ClockConfig+0x23c>)
 800bb3c:	69a0      	ldr	r0, [r4, #24]
 800bb3e:	69ca      	ldr	r2, [r1, #28]
 800bb40:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800bb44:	4290      	cmp	r0, r2
 800bb46:	d904      	bls.n	800bb52 <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bb48:	69ca      	ldr	r2, [r1, #28]
 800bb4a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800bb4e:	4302      	orrs	r2, r0
 800bb50:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bb52:	0699      	lsls	r1, r3, #26
 800bb54:	d50b      	bpl.n	800bb6e <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bb56:	496b      	ldr	r1, [pc, #428]	; (800bd04 <HAL_RCC_ClockConfig+0x23c>)
 800bb58:	69e0      	ldr	r0, [r4, #28]
 800bb5a:	6a0a      	ldr	r2, [r1, #32]
 800bb5c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800bb60:	4290      	cmp	r0, r2
 800bb62:	d904      	bls.n	800bb6e <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800bb64:	6a0a      	ldr	r2, [r1, #32]
 800bb66:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800bb6a:	4302      	orrs	r2, r0
 800bb6c:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bb6e:	079a      	lsls	r2, r3, #30
 800bb70:	f140 80ab 	bpl.w	800bcca <HAL_RCC_ClockConfig+0x202>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800bb74:	4863      	ldr	r0, [pc, #396]	; (800bd04 <HAL_RCC_ClockConfig+0x23c>)
 800bb76:	68e1      	ldr	r1, [r4, #12]
 800bb78:	6982      	ldr	r2, [r0, #24]
 800bb7a:	f002 020f 	and.w	r2, r2, #15
 800bb7e:	4291      	cmp	r1, r2
 800bb80:	d904      	bls.n	800bb8c <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bb82:	6982      	ldr	r2, [r0, #24]
 800bb84:	f022 020f 	bic.w	r2, r2, #15
 800bb88:	430a      	orrs	r2, r1
 800bb8a:	6182      	str	r2, [r0, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bb8c:	07d8      	lsls	r0, r3, #31
 800bb8e:	d530      	bpl.n	800bbf2 <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800bb90:	4a5c      	ldr	r2, [pc, #368]	; (800bd04 <HAL_RCC_ClockConfig+0x23c>)
 800bb92:	68a1      	ldr	r1, [r4, #8]
 800bb94:	6993      	ldr	r3, [r2, #24]
 800bb96:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800bb9a:	430b      	orrs	r3, r1
 800bb9c:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bb9e:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800bba0:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bba2:	2902      	cmp	r1, #2
 800bba4:	f000 80a1 	beq.w	800bcea <HAL_RCC_ClockConfig+0x222>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bba8:	2903      	cmp	r1, #3
 800bbaa:	f000 8098 	beq.w	800bcde <HAL_RCC_ClockConfig+0x216>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800bbae:	2901      	cmp	r1, #1
 800bbb0:	f000 80a1 	beq.w	800bcf6 <HAL_RCC_ClockConfig+0x22e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bbb4:	0758      	lsls	r0, r3, #29
 800bbb6:	d59e      	bpl.n	800baf6 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bbb8:	4e52      	ldr	r6, [pc, #328]	; (800bd04 <HAL_RCC_ClockConfig+0x23c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bbba:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bbbe:	6933      	ldr	r3, [r6, #16]
 800bbc0:	f023 0307 	bic.w	r3, r3, #7
 800bbc4:	430b      	orrs	r3, r1
 800bbc6:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 800bbc8:	f7fb f85a 	bl	8006c80 <HAL_GetTick>
 800bbcc:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bbce:	e005      	b.n	800bbdc <HAL_RCC_ClockConfig+0x114>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bbd0:	f7fb f856 	bl	8006c80 <HAL_GetTick>
 800bbd4:	1bc0      	subs	r0, r0, r7
 800bbd6:	4540      	cmp	r0, r8
 800bbd8:	f200 808b 	bhi.w	800bcf2 <HAL_RCC_ClockConfig+0x22a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bbdc:	6933      	ldr	r3, [r6, #16]
 800bbde:	6862      	ldr	r2, [r4, #4]
 800bbe0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bbe4:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800bbe8:	d1f2      	bne.n	800bbd0 <HAL_RCC_ClockConfig+0x108>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bbea:	6823      	ldr	r3, [r4, #0]
 800bbec:	0799      	lsls	r1, r3, #30
 800bbee:	d506      	bpl.n	800bbfe <HAL_RCC_ClockConfig+0x136>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800bbf0:	68e1      	ldr	r1, [r4, #12]
 800bbf2:	4844      	ldr	r0, [pc, #272]	; (800bd04 <HAL_RCC_ClockConfig+0x23c>)
 800bbf4:	6982      	ldr	r2, [r0, #24]
 800bbf6:	f002 020f 	and.w	r2, r2, #15
 800bbfa:	428a      	cmp	r2, r1
 800bbfc:	d869      	bhi.n	800bcd2 <HAL_RCC_ClockConfig+0x20a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bbfe:	4940      	ldr	r1, [pc, #256]	; (800bd00 <HAL_RCC_ClockConfig+0x238>)
 800bc00:	680a      	ldr	r2, [r1, #0]
 800bc02:	f002 020f 	and.w	r2, r2, #15
 800bc06:	42aa      	cmp	r2, r5
 800bc08:	d90a      	bls.n	800bc20 <HAL_RCC_ClockConfig+0x158>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bc0a:	680a      	ldr	r2, [r1, #0]
 800bc0c:	f022 020f 	bic.w	r2, r2, #15
 800bc10:	432a      	orrs	r2, r5
 800bc12:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bc14:	680a      	ldr	r2, [r1, #0]
 800bc16:	f002 020f 	and.w	r2, r2, #15
 800bc1a:	42aa      	cmp	r2, r5
 800bc1c:	f47f af6b 	bne.w	800baf6 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bc20:	075a      	lsls	r2, r3, #29
 800bc22:	d50b      	bpl.n	800bc3c <HAL_RCC_ClockConfig+0x174>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bc24:	4937      	ldr	r1, [pc, #220]	; (800bd04 <HAL_RCC_ClockConfig+0x23c>)
 800bc26:	6920      	ldr	r0, [r4, #16]
 800bc28:	698a      	ldr	r2, [r1, #24]
 800bc2a:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800bc2e:	4290      	cmp	r0, r2
 800bc30:	d204      	bcs.n	800bc3c <HAL_RCC_ClockConfig+0x174>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bc32:	698a      	ldr	r2, [r1, #24]
 800bc34:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800bc38:	4302      	orrs	r2, r0
 800bc3a:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bc3c:	071f      	lsls	r7, r3, #28
 800bc3e:	d50b      	bpl.n	800bc58 <HAL_RCC_ClockConfig+0x190>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bc40:	4930      	ldr	r1, [pc, #192]	; (800bd04 <HAL_RCC_ClockConfig+0x23c>)
 800bc42:	6960      	ldr	r0, [r4, #20]
 800bc44:	69ca      	ldr	r2, [r1, #28]
 800bc46:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800bc4a:	4290      	cmp	r0, r2
 800bc4c:	d204      	bcs.n	800bc58 <HAL_RCC_ClockConfig+0x190>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800bc4e:	69ca      	ldr	r2, [r1, #28]
 800bc50:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800bc54:	4302      	orrs	r2, r0
 800bc56:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bc58:	06de      	lsls	r6, r3, #27
 800bc5a:	d50b      	bpl.n	800bc74 <HAL_RCC_ClockConfig+0x1ac>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800bc5c:	4929      	ldr	r1, [pc, #164]	; (800bd04 <HAL_RCC_ClockConfig+0x23c>)
 800bc5e:	69a0      	ldr	r0, [r4, #24]
 800bc60:	69ca      	ldr	r2, [r1, #28]
 800bc62:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800bc66:	4290      	cmp	r0, r2
 800bc68:	d204      	bcs.n	800bc74 <HAL_RCC_ClockConfig+0x1ac>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bc6a:	69ca      	ldr	r2, [r1, #28]
 800bc6c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800bc70:	4302      	orrs	r2, r0
 800bc72:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bc74:	069d      	lsls	r5, r3, #26
 800bc76:	d50b      	bpl.n	800bc90 <HAL_RCC_ClockConfig+0x1c8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bc78:	4a22      	ldr	r2, [pc, #136]	; (800bd04 <HAL_RCC_ClockConfig+0x23c>)
 800bc7a:	69e1      	ldr	r1, [r4, #28]
 800bc7c:	6a13      	ldr	r3, [r2, #32]
 800bc7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800bc82:	4299      	cmp	r1, r3
 800bc84:	d204      	bcs.n	800bc90 <HAL_RCC_ClockConfig+0x1c8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800bc86:	6a13      	ldr	r3, [r2, #32]
 800bc88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc8c:	430b      	orrs	r3, r1
 800bc8e:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800bc90:	f7ff fe78 	bl	800b984 <HAL_RCC_GetSysClockFreq>
 800bc94:	4a1b      	ldr	r2, [pc, #108]	; (800bd04 <HAL_RCC_ClockConfig+0x23c>)
 800bc96:	4603      	mov	r3, r0
 800bc98:	481b      	ldr	r0, [pc, #108]	; (800bd08 <HAL_RCC_ClockConfig+0x240>)
 800bc9a:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bc9c:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800bc9e:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 800bca2:	4d1a      	ldr	r5, [pc, #104]	; (800bd0c <HAL_RCC_ClockConfig+0x244>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bca4:	f002 020f 	and.w	r2, r2, #15
 800bca8:	4c19      	ldr	r4, [pc, #100]	; (800bd10 <HAL_RCC_ClockConfig+0x248>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800bcaa:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bcac:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800bcae:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 800bcb2:	4818      	ldr	r0, [pc, #96]	; (800bd14 <HAL_RCC_ClockConfig+0x24c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bcb4:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800bcb8:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 800bcba:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 800bcbc:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bcbe:	40d3      	lsrs	r3, r2
 800bcc0:	6023      	str	r3, [r4, #0]
}
 800bcc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 800bcc6:	f7fa bf79 	b.w	8006bbc <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bcca:	07da      	lsls	r2, r3, #31
 800bccc:	f53f af60 	bmi.w	800bb90 <HAL_RCC_ClockConfig+0xc8>
 800bcd0:	e795      	b.n	800bbfe <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bcd2:	6982      	ldr	r2, [r0, #24]
 800bcd4:	f022 020f 	bic.w	r2, r2, #15
 800bcd8:	430a      	orrs	r2, r1
 800bcda:	6182      	str	r2, [r0, #24]
 800bcdc:	e78f      	b.n	800bbfe <HAL_RCC_ClockConfig+0x136>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800bcde:	019f      	lsls	r7, r3, #6
 800bce0:	f53f af6a 	bmi.w	800bbb8 <HAL_RCC_ClockConfig+0xf0>
 800bce4:	e707      	b.n	800baf6 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800bce6:	2001      	movs	r0, #1
}
 800bce8:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800bcea:	039b      	lsls	r3, r3, #14
 800bcec:	f53f af64 	bmi.w	800bbb8 <HAL_RCC_ClockConfig+0xf0>
 800bcf0:	e701      	b.n	800baf6 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 800bcf2:	2003      	movs	r0, #3
 800bcf4:	e700      	b.n	800baf8 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800bcf6:	05de      	lsls	r6, r3, #23
 800bcf8:	f53f af5e 	bmi.w	800bbb8 <HAL_RCC_ClockConfig+0xf0>
 800bcfc:	e6fb      	b.n	800baf6 <HAL_RCC_ClockConfig+0x2e>
 800bcfe:	bf00      	nop
 800bd00:	52002000 	.word	0x52002000
 800bd04:	58024400 	.word	0x58024400
 800bd08:	0801df64 	.word	0x0801df64
 800bd0c:	24000310 	.word	0x24000310
 800bd10:	24000314 	.word	0x24000314
 800bd14:	2400031c 	.word	0x2400031c

0800bd18 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bd18:	4a18      	ldr	r2, [pc, #96]	; (800bd7c <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bd1a:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bd1c:	6913      	ldr	r3, [r2, #16]
 800bd1e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bd22:	2b10      	cmp	r3, #16
 800bd24:	d01a      	beq.n	800bd5c <HAL_RCC_GetHCLKFreq+0x44>
 800bd26:	2b18      	cmp	r3, #24
 800bd28:	d023      	beq.n	800bd72 <HAL_RCC_GetHCLKFreq+0x5a>
 800bd2a:	b1cb      	cbz	r3, 800bd60 <HAL_RCC_GetHCLKFreq+0x48>
      sysclockfreq = CSI_VALUE;
 800bd2c:	4814      	ldr	r0, [pc, #80]	; (800bd80 <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800bd2e:	4b13      	ldr	r3, [pc, #76]	; (800bd7c <HAL_RCC_GetHCLKFreq+0x64>)
 800bd30:	4914      	ldr	r1, [pc, #80]	; (800bd84 <HAL_RCC_GetHCLKFreq+0x6c>)
 800bd32:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bd34:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800bd36:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bd3a:	4c13      	ldr	r4, [pc, #76]	; (800bd88 <HAL_RCC_GetHCLKFreq+0x70>)
 800bd3c:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800bd40:	4d12      	ldr	r5, [pc, #72]	; (800bd8c <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800bd42:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bd44:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800bd46:	f002 021f 	and.w	r2, r2, #31
 800bd4a:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bd4e:	f003 001f 	and.w	r0, r3, #31
 800bd52:	fa22 f000 	lsr.w	r0, r2, r0
  SystemCoreClock = common_system_clock;
 800bd56:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bd58:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800bd5a:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bd5c:	480c      	ldr	r0, [pc, #48]	; (800bd90 <HAL_RCC_GetHCLKFreq+0x78>)
 800bd5e:	e7e6      	b.n	800bd2e <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd60:	6813      	ldr	r3, [r2, #0]
 800bd62:	069b      	lsls	r3, r3, #26
 800bd64:	d508      	bpl.n	800bd78 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bd66:	6813      	ldr	r3, [r2, #0]
 800bd68:	480a      	ldr	r0, [pc, #40]	; (800bd94 <HAL_RCC_GetHCLKFreq+0x7c>)
 800bd6a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bd6e:	40d8      	lsrs	r0, r3
 800bd70:	e7dd      	b.n	800bd2e <HAL_RCC_GetHCLKFreq+0x16>
 800bd72:	f7ff fa3b 	bl	800b1ec <HAL_RCC_GetSysClockFreq.part.0>
 800bd76:	e7da      	b.n	800bd2e <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800bd78:	4806      	ldr	r0, [pc, #24]	; (800bd94 <HAL_RCC_GetHCLKFreq+0x7c>)
 800bd7a:	e7d8      	b.n	800bd2e <HAL_RCC_GetHCLKFreq+0x16>
 800bd7c:	58024400 	.word	0x58024400
 800bd80:	003d0900 	.word	0x003d0900
 800bd84:	0801df64 	.word	0x0801df64
 800bd88:	24000314 	.word	0x24000314
 800bd8c:	24000310 	.word	0x24000310
 800bd90:	017d7840 	.word	0x017d7840
 800bd94:	03d09000 	.word	0x03d09000

0800bd98 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bd98:	4a1c      	ldr	r2, [pc, #112]	; (800be0c <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bd9a:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bd9c:	6913      	ldr	r3, [r2, #16]
 800bd9e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bda2:	2b10      	cmp	r3, #16
 800bda4:	d021      	beq.n	800bdea <HAL_RCC_GetPCLK1Freq+0x52>
 800bda6:	2b18      	cmp	r3, #24
 800bda8:	d02a      	beq.n	800be00 <HAL_RCC_GetPCLK1Freq+0x68>
 800bdaa:	b303      	cbz	r3, 800bdee <HAL_RCC_GetPCLK1Freq+0x56>
      sysclockfreq = CSI_VALUE;
 800bdac:	4818      	ldr	r0, [pc, #96]	; (800be10 <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800bdae:	4a17      	ldr	r2, [pc, #92]	; (800be0c <HAL_RCC_GetPCLK1Freq+0x74>)
 800bdb0:	4918      	ldr	r1, [pc, #96]	; (800be14 <HAL_RCC_GetPCLK1Freq+0x7c>)
 800bdb2:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bdb4:	4c18      	ldr	r4, [pc, #96]	; (800be18 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800bdb6:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemCoreClock = common_system_clock;
 800bdba:	4d18      	ldr	r5, [pc, #96]	; (800be1c <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800bdbc:	5ccb      	ldrb	r3, [r1, r3]
 800bdbe:	f003 031f 	and.w	r3, r3, #31
 800bdc2:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bdc4:	6993      	ldr	r3, [r2, #24]
 800bdc6:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = common_system_clock;
 800bdca:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bdcc:	5ccb      	ldrb	r3, [r1, r3]
 800bdce:	f003 031f 	and.w	r3, r3, #31
 800bdd2:	fa20 f303 	lsr.w	r3, r0, r3
 800bdd6:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800bdd8:	69d2      	ldr	r2, [r2, #28]
 800bdda:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800bdde:	5c88      	ldrb	r0, [r1, r2]
 800bde0:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800bde4:	fa23 f000 	lsr.w	r0, r3, r0
 800bde8:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bdea:	480d      	ldr	r0, [pc, #52]	; (800be20 <HAL_RCC_GetPCLK1Freq+0x88>)
 800bdec:	e7df      	b.n	800bdae <HAL_RCC_GetPCLK1Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bdee:	6813      	ldr	r3, [r2, #0]
 800bdf0:	069b      	lsls	r3, r3, #26
 800bdf2:	d508      	bpl.n	800be06 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bdf4:	6813      	ldr	r3, [r2, #0]
 800bdf6:	480b      	ldr	r0, [pc, #44]	; (800be24 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800bdf8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bdfc:	40d8      	lsrs	r0, r3
 800bdfe:	e7d6      	b.n	800bdae <HAL_RCC_GetPCLK1Freq+0x16>
 800be00:	f7ff f9f4 	bl	800b1ec <HAL_RCC_GetSysClockFreq.part.0>
 800be04:	e7d3      	b.n	800bdae <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800be06:	4807      	ldr	r0, [pc, #28]	; (800be24 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800be08:	e7d1      	b.n	800bdae <HAL_RCC_GetPCLK1Freq+0x16>
 800be0a:	bf00      	nop
 800be0c:	58024400 	.word	0x58024400
 800be10:	003d0900 	.word	0x003d0900
 800be14:	0801df64 	.word	0x0801df64
 800be18:	24000314 	.word	0x24000314
 800be1c:	24000310 	.word	0x24000310
 800be20:	017d7840 	.word	0x017d7840
 800be24:	03d09000 	.word	0x03d09000

0800be28 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800be28:	4a1c      	ldr	r2, [pc, #112]	; (800be9c <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800be2a:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800be2c:	6913      	ldr	r3, [r2, #16]
 800be2e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800be32:	2b10      	cmp	r3, #16
 800be34:	d021      	beq.n	800be7a <HAL_RCC_GetPCLK2Freq+0x52>
 800be36:	2b18      	cmp	r3, #24
 800be38:	d02a      	beq.n	800be90 <HAL_RCC_GetPCLK2Freq+0x68>
 800be3a:	b303      	cbz	r3, 800be7e <HAL_RCC_GetPCLK2Freq+0x56>
      sysclockfreq = CSI_VALUE;
 800be3c:	4818      	ldr	r0, [pc, #96]	; (800bea0 <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800be3e:	4a17      	ldr	r2, [pc, #92]	; (800be9c <HAL_RCC_GetPCLK2Freq+0x74>)
 800be40:	4918      	ldr	r1, [pc, #96]	; (800bea4 <HAL_RCC_GetPCLK2Freq+0x7c>)
 800be42:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800be44:	4c18      	ldr	r4, [pc, #96]	; (800bea8 <HAL_RCC_GetPCLK2Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800be46:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemCoreClock = common_system_clock;
 800be4a:	4d18      	ldr	r5, [pc, #96]	; (800beac <HAL_RCC_GetPCLK2Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800be4c:	5ccb      	ldrb	r3, [r1, r3]
 800be4e:	f003 031f 	and.w	r3, r3, #31
 800be52:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800be54:	6993      	ldr	r3, [r2, #24]
 800be56:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = common_system_clock;
 800be5a:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800be5c:	5ccb      	ldrb	r3, [r1, r3]
 800be5e:	f003 031f 	and.w	r3, r3, #31
 800be62:	fa20 f303 	lsr.w	r3, r0, r3
 800be66:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800be68:	69d2      	ldr	r2, [r2, #28]
 800be6a:	f3c2 2202 	ubfx	r2, r2, #8, #3
 800be6e:	5c88      	ldrb	r0, [r1, r2]
 800be70:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800be74:	fa23 f000 	lsr.w	r0, r3, r0
 800be78:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800be7a:	480d      	ldr	r0, [pc, #52]	; (800beb0 <HAL_RCC_GetPCLK2Freq+0x88>)
 800be7c:	e7df      	b.n	800be3e <HAL_RCC_GetPCLK2Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800be7e:	6813      	ldr	r3, [r2, #0]
 800be80:	069b      	lsls	r3, r3, #26
 800be82:	d508      	bpl.n	800be96 <HAL_RCC_GetPCLK2Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800be84:	6813      	ldr	r3, [r2, #0]
 800be86:	480b      	ldr	r0, [pc, #44]	; (800beb4 <HAL_RCC_GetPCLK2Freq+0x8c>)
 800be88:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800be8c:	40d8      	lsrs	r0, r3
 800be8e:	e7d6      	b.n	800be3e <HAL_RCC_GetPCLK2Freq+0x16>
 800be90:	f7ff f9ac 	bl	800b1ec <HAL_RCC_GetSysClockFreq.part.0>
 800be94:	e7d3      	b.n	800be3e <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800be96:	4807      	ldr	r0, [pc, #28]	; (800beb4 <HAL_RCC_GetPCLK2Freq+0x8c>)
 800be98:	e7d1      	b.n	800be3e <HAL_RCC_GetPCLK2Freq+0x16>
 800be9a:	bf00      	nop
 800be9c:	58024400 	.word	0x58024400
 800bea0:	003d0900 	.word	0x003d0900
 800bea4:	0801df64 	.word	0x0801df64
 800bea8:	24000314 	.word	0x24000314
 800beac:	24000310 	.word	0x24000310
 800beb0:	017d7840 	.word	0x017d7840
 800beb4:	03d09000 	.word	0x03d09000

0800beb8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800beb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800beba:	4c3a      	ldr	r4, [pc, #232]	; (800bfa4 <RCCEx_PLL2_Config+0xec>)
 800bebc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bebe:	f003 0303 	and.w	r3, r3, #3
 800bec2:	2b03      	cmp	r3, #3
 800bec4:	d067      	beq.n	800bf96 <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800bec6:	6823      	ldr	r3, [r4, #0]
 800bec8:	4606      	mov	r6, r0
 800beca:	460f      	mov	r7, r1
 800becc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800bed0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bed2:	f7fa fed5 	bl	8006c80 <HAL_GetTick>
 800bed6:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bed8:	e004      	b.n	800bee4 <RCCEx_PLL2_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800beda:	f7fa fed1 	bl	8006c80 <HAL_GetTick>
 800bede:	1b43      	subs	r3, r0, r5
 800bee0:	2b02      	cmp	r3, #2
 800bee2:	d856      	bhi.n	800bf92 <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bee4:	6823      	ldr	r3, [r4, #0]
 800bee6:	011a      	lsls	r2, r3, #4
 800bee8:	d4f7      	bmi.n	800beda <RCCEx_PLL2_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800beea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800beec:	6832      	ldr	r2, [r6, #0]
 800beee:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800bef2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800bef6:	62a3      	str	r3, [r4, #40]	; 0x28
 800bef8:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800befc:	3b01      	subs	r3, #1
 800befe:	3a01      	subs	r2, #1
 800bf00:	025b      	lsls	r3, r3, #9
 800bf02:	0412      	lsls	r2, r2, #16
 800bf04:	b29b      	uxth	r3, r3
 800bf06:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	6872      	ldr	r2, [r6, #4]
 800bf0e:	3a01      	subs	r2, #1
 800bf10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bf14:	4313      	orrs	r3, r2
 800bf16:	6932      	ldr	r2, [r6, #16]
 800bf18:	3a01      	subs	r2, #1
 800bf1a:	0612      	lsls	r2, r2, #24
 800bf1c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800bf20:	4313      	orrs	r3, r2
 800bf22:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800bf24:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800bf26:	6972      	ldr	r2, [r6, #20]
 800bf28:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800bf2c:	4313      	orrs	r3, r2
 800bf2e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800bf30:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800bf32:	69b3      	ldr	r3, [r6, #24]
 800bf34:	f022 0220 	bic.w	r2, r2, #32
 800bf38:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800bf3a:	4b1b      	ldr	r3, [pc, #108]	; (800bfa8 <RCCEx_PLL2_Config+0xf0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800bf3c:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 800bf3e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800bf40:	f022 0210 	bic.w	r2, r2, #16
 800bf44:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800bf46:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bf48:	69f2      	ldr	r2, [r6, #28]
 800bf4a:	400b      	ands	r3, r1
 800bf4c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800bf50:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800bf52:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800bf54:	f043 0310 	orr.w	r3, r3, #16
 800bf58:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800bf5a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800bf5c:	b1ef      	cbz	r7, 800bf9a <RCCEx_PLL2_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bf5e:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800bf60:	bf0c      	ite	eq
 800bf62:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800bf66:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 800bf6a:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800bf6c:	4c0d      	ldr	r4, [pc, #52]	; (800bfa4 <RCCEx_PLL2_Config+0xec>)
 800bf6e:	6823      	ldr	r3, [r4, #0]
 800bf70:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bf74:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bf76:	f7fa fe83 	bl	8006c80 <HAL_GetTick>
 800bf7a:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bf7c:	e004      	b.n	800bf88 <RCCEx_PLL2_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bf7e:	f7fa fe7f 	bl	8006c80 <HAL_GetTick>
 800bf82:	1b40      	subs	r0, r0, r5
 800bf84:	2802      	cmp	r0, #2
 800bf86:	d804      	bhi.n	800bf92 <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bf88:	6823      	ldr	r3, [r4, #0]
 800bf8a:	011b      	lsls	r3, r3, #4
 800bf8c:	d5f7      	bpl.n	800bf7e <RCCEx_PLL2_Config+0xc6>
    }

  }


  return status;
 800bf8e:	2000      	movs	r0, #0
}
 800bf90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800bf92:	2003      	movs	r0, #3
}
 800bf94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800bf96:	2001      	movs	r0, #1
}
 800bf98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800bf9a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bf9e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bfa0:	e7e4      	b.n	800bf6c <RCCEx_PLL2_Config+0xb4>
 800bfa2:	bf00      	nop
 800bfa4:	58024400 	.word	0x58024400
 800bfa8:	ffff0007 	.word	0xffff0007

0800bfac <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800bfac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bfae:	4c3a      	ldr	r4, [pc, #232]	; (800c098 <RCCEx_PLL3_Config+0xec>)
 800bfb0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bfb2:	f003 0303 	and.w	r3, r3, #3
 800bfb6:	2b03      	cmp	r3, #3
 800bfb8:	d067      	beq.n	800c08a <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800bfba:	6823      	ldr	r3, [r4, #0]
 800bfbc:	4606      	mov	r6, r0
 800bfbe:	460f      	mov	r7, r1
 800bfc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bfc4:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bfc6:	f7fa fe5b 	bl	8006c80 <HAL_GetTick>
 800bfca:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bfcc:	e004      	b.n	800bfd8 <RCCEx_PLL3_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bfce:	f7fa fe57 	bl	8006c80 <HAL_GetTick>
 800bfd2:	1b43      	subs	r3, r0, r5
 800bfd4:	2b02      	cmp	r3, #2
 800bfd6:	d856      	bhi.n	800c086 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bfd8:	6823      	ldr	r3, [r4, #0]
 800bfda:	009a      	lsls	r2, r3, #2
 800bfdc:	d4f7      	bmi.n	800bfce <RCCEx_PLL3_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800bfde:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bfe0:	6832      	ldr	r2, [r6, #0]
 800bfe2:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 800bfe6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800bfea:	62a3      	str	r3, [r4, #40]	; 0x28
 800bfec:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800bff0:	3b01      	subs	r3, #1
 800bff2:	3a01      	subs	r2, #1
 800bff4:	025b      	lsls	r3, r3, #9
 800bff6:	0412      	lsls	r2, r2, #16
 800bff8:	b29b      	uxth	r3, r3
 800bffa:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800bffe:	4313      	orrs	r3, r2
 800c000:	6872      	ldr	r2, [r6, #4]
 800c002:	3a01      	subs	r2, #1
 800c004:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c008:	4313      	orrs	r3, r2
 800c00a:	6932      	ldr	r2, [r6, #16]
 800c00c:	3a01      	subs	r2, #1
 800c00e:	0612      	lsls	r2, r2, #24
 800c010:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800c014:	4313      	orrs	r3, r2
 800c016:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c018:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c01a:	6972      	ldr	r2, [r6, #20]
 800c01c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800c020:	4313      	orrs	r3, r2
 800c022:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c024:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800c026:	69b3      	ldr	r3, [r6, #24]
 800c028:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800c02c:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c02e:	4b1b      	ldr	r3, [pc, #108]	; (800c09c <RCCEx_PLL3_Config+0xf0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c030:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800c032:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800c034:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c038:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c03a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c03c:	69f2      	ldr	r2, [r6, #28]
 800c03e:	400b      	ands	r3, r1
 800c040:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800c044:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800c046:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c04c:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c04e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800c050:	b1ef      	cbz	r7, 800c08e <RCCEx_PLL3_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c052:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800c054:	bf0c      	ite	eq
 800c056:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800c05a:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 800c05e:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800c060:	4c0d      	ldr	r4, [pc, #52]	; (800c098 <RCCEx_PLL3_Config+0xec>)
 800c062:	6823      	ldr	r3, [r4, #0]
 800c064:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c068:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c06a:	f7fa fe09 	bl	8006c80 <HAL_GetTick>
 800c06e:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c070:	e004      	b.n	800c07c <RCCEx_PLL3_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c072:	f7fa fe05 	bl	8006c80 <HAL_GetTick>
 800c076:	1b40      	subs	r0, r0, r5
 800c078:	2802      	cmp	r0, #2
 800c07a:	d804      	bhi.n	800c086 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c07c:	6823      	ldr	r3, [r4, #0]
 800c07e:	009b      	lsls	r3, r3, #2
 800c080:	d5f7      	bpl.n	800c072 <RCCEx_PLL3_Config+0xc6>
    }

  }


  return status;
 800c082:	2000      	movs	r0, #0
}
 800c084:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800c086:	2003      	movs	r0, #3
}
 800c088:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800c08a:	2001      	movs	r0, #1
}
 800c08c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c08e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c092:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c094:	e7e4      	b.n	800c060 <RCCEx_PLL3_Config+0xb4>
 800c096:	bf00      	nop
 800c098:	58024400 	.word	0x58024400
 800c09c:	ffff0007 	.word	0xffff0007

0800c0a0 <HAL_RCCEx_PeriphCLKConfig>:
{
 800c0a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c0a4:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 800c0a8:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c0aa:	011d      	lsls	r5, r3, #4
 800c0ac:	f003 6600 	and.w	r6, r3, #134217728	; 0x8000000
 800c0b0:	d523      	bpl.n	800c0fa <HAL_RCCEx_PeriphCLKConfig+0x5a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800c0b2:	6e81      	ldr	r1, [r0, #104]	; 0x68
 800c0b4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800c0b8:	f000 8553 	beq.w	800cb62 <HAL_RCCEx_PeriphCLKConfig+0xac2>
 800c0bc:	d812      	bhi.n	800c0e4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800c0be:	2900      	cmp	r1, #0
 800c0c0:	f000 85a9 	beq.w	800cc16 <HAL_RCCEx_PeriphCLKConfig+0xb76>
 800c0c4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c0c8:	f040 85a2 	bne.w	800cc10 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c0cc:	2102      	movs	r1, #2
 800c0ce:	3008      	adds	r0, #8
 800c0d0:	f7ff fef2 	bl	800beb8 <RCCEx_PLL2_Config>
 800c0d4:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800c0d6:	2e00      	cmp	r6, #0
 800c0d8:	f040 8522 	bne.w	800cb20 <HAL_RCCEx_PeriphCLKConfig+0xa80>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c0dc:	6ea1      	ldr	r1, [r4, #104]	; 0x68
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c0de:	e9d4 3200 	ldrd	r3, r2, [r4]
 800c0e2:	e003      	b.n	800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800c0e4:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800c0e8:	f040 8592 	bne.w	800cc10 <HAL_RCCEx_PeriphCLKConfig+0xb70>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c0ec:	4dae      	ldr	r5, [pc, #696]	; (800c3a8 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c0ee:	2600      	movs	r6, #0
 800c0f0:	6d28      	ldr	r0, [r5, #80]	; 0x50
 800c0f2:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 800c0f6:	4301      	orrs	r1, r0
 800c0f8:	6529      	str	r1, [r5, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c0fa:	05d8      	lsls	r0, r3, #23
 800c0fc:	d50a      	bpl.n	800c114 <HAL_RCCEx_PeriphCLKConfig+0x74>
    switch (PeriphClkInit->Sai1ClockSelection)
 800c0fe:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800c100:	2904      	cmp	r1, #4
 800c102:	d806      	bhi.n	800c112 <HAL_RCCEx_PeriphCLKConfig+0x72>
 800c104:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c108:	053d0536 	.word	0x053d0536
 800c10c:	0323051a 	.word	0x0323051a
 800c110:	0323      	.short	0x0323
 800c112:	2601      	movs	r6, #1
 800c114:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800c116:	0599      	lsls	r1, r3, #22
 800c118:	d51d      	bpl.n	800c156 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    switch (PeriphClkInit->Sai23ClockSelection)
 800c11a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800c11c:	2980      	cmp	r1, #128	; 0x80
 800c11e:	f000 8516 	beq.w	800cb4e <HAL_RCCEx_PeriphCLKConfig+0xaae>
 800c122:	f200 80f9 	bhi.w	800c318 <HAL_RCCEx_PeriphCLKConfig+0x278>
 800c126:	2900      	cmp	r1, #0
 800c128:	f000 8433 	beq.w	800c992 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 800c12c:	2940      	cmp	r1, #64	; 0x40
 800c12e:	f040 80fa 	bne.w	800c326 <HAL_RCCEx_PeriphCLKConfig+0x286>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c132:	2100      	movs	r1, #0
 800c134:	f104 0008 	add.w	r0, r4, #8
 800c138:	f7ff febe 	bl	800beb8 <RCCEx_PLL2_Config>
 800c13c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c13e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c142:	2d00      	cmp	r5, #0
 800c144:	f040 83fe 	bne.w	800c944 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800c148:	4f97      	ldr	r7, [pc, #604]	; (800c3a8 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c14a:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800c14c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c14e:	f421 71e0 	bic.w	r1, r1, #448	; 0x1c0
 800c152:	4301      	orrs	r1, r0
 800c154:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c156:	055f      	lsls	r7, r3, #21
 800c158:	d521      	bpl.n	800c19e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    switch (PeriphClkInit->Sai4AClockSelection)
 800c15a:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 800c15e:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800c162:	f000 8521 	beq.w	800cba8 <HAL_RCCEx_PeriphCLKConfig+0xb08>
 800c166:	f200 80e1 	bhi.w	800c32c <HAL_RCCEx_PeriphCLKConfig+0x28c>
 800c16a:	2900      	cmp	r1, #0
 800c16c:	f000 8418 	beq.w	800c9a0 <HAL_RCCEx_PeriphCLKConfig+0x900>
 800c170:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800c174:	f040 80e2 	bne.w	800c33c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c178:	2100      	movs	r1, #0
 800c17a:	f104 0008 	add.w	r0, r4, #8
 800c17e:	f7ff fe9b 	bl	800beb8 <RCCEx_PLL2_Config>
 800c182:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c184:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c188:	2d00      	cmp	r5, #0
 800c18a:	f040 83e2 	bne.w	800c952 <HAL_RCCEx_PeriphCLKConfig+0x8b2>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800c18e:	4f86      	ldr	r7, [pc, #536]	; (800c3a8 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c190:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 800c194:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c196:	f421 0160 	bic.w	r1, r1, #14680064	; 0xe00000
 800c19a:	4301      	orrs	r1, r0
 800c19c:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c19e:	0518      	lsls	r0, r3, #20
 800c1a0:	d521      	bpl.n	800c1e6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    switch (PeriphClkInit->Sai4BClockSelection)
 800c1a2:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 800c1a6:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800c1aa:	f000 84bd 	beq.w	800cb28 <HAL_RCCEx_PeriphCLKConfig+0xa88>
 800c1ae:	f200 80c8 	bhi.w	800c342 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 800c1b2:	2900      	cmp	r1, #0
 800c1b4:	f000 83e7 	beq.w	800c986 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 800c1b8:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 800c1bc:	f040 80c9 	bne.w	800c352 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c1c0:	2100      	movs	r1, #0
 800c1c2:	f104 0008 	add.w	r0, r4, #8
 800c1c6:	f7ff fe77 	bl	800beb8 <RCCEx_PLL2_Config>
 800c1ca:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c1cc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c1d0:	2d00      	cmp	r5, #0
 800c1d2:	f040 83b5 	bne.w	800c940 <HAL_RCCEx_PeriphCLKConfig+0x8a0>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800c1d6:	4f74      	ldr	r7, [pc, #464]	; (800c3a8 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c1d8:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 800c1dc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c1de:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 800c1e2:	4301      	orrs	r1, r0
 800c1e4:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c1e6:	0199      	lsls	r1, r3, #6
 800c1e8:	d518      	bpl.n	800c21c <HAL_RCCEx_PeriphCLKConfig+0x17c>
    switch (PeriphClkInit->QspiClockSelection)
 800c1ea:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800c1ec:	2920      	cmp	r1, #32
 800c1ee:	f000 841f 	beq.w	800ca30 <HAL_RCCEx_PeriphCLKConfig+0x990>
 800c1f2:	f200 80b1 	bhi.w	800c358 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800c1f6:	b139      	cbz	r1, 800c208 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800c1f8:	2910      	cmp	r1, #16
 800c1fa:	f040 80b0 	bne.w	800c35e <HAL_RCCEx_PeriphCLKConfig+0x2be>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c1fe:	486a      	ldr	r0, [pc, #424]	; (800c3a8 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c200:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c202:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c206:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800c208:	2d00      	cmp	r5, #0
 800c20a:	f040 83d8 	bne.w	800c9be <HAL_RCCEx_PeriphCLKConfig+0x91e>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800c20e:	4f66      	ldr	r7, [pc, #408]	; (800c3a8 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c210:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800c212:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c214:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 800c218:	4301      	orrs	r1, r0
 800c21a:	64f9      	str	r1, [r7, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800c21c:	04df      	lsls	r7, r3, #19
 800c21e:	d51f      	bpl.n	800c260 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    switch (PeriphClkInit->Spi123ClockSelection)
 800c220:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800c222:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800c226:	f000 84b5 	beq.w	800cb94 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
 800c22a:	f200 809b 	bhi.w	800c364 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 800c22e:	2900      	cmp	r1, #0
 800c230:	f000 83a3 	beq.w	800c97a <HAL_RCCEx_PeriphCLKConfig+0x8da>
 800c234:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800c238:	f040 809c 	bne.w	800c374 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c23c:	2100      	movs	r1, #0
 800c23e:	f104 0008 	add.w	r0, r4, #8
 800c242:	f7ff fe39 	bl	800beb8 <RCCEx_PLL2_Config>
 800c246:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c248:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c24c:	2d00      	cmp	r5, #0
 800c24e:	f040 837b 	bne.w	800c948 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800c252:	4f55      	ldr	r7, [pc, #340]	; (800c3a8 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c254:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800c256:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c258:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
 800c25c:	4301      	orrs	r1, r0
 800c25e:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c260:	0498      	lsls	r0, r3, #18
 800c262:	d51d      	bpl.n	800c2a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Spi45ClockSelection)
 800c264:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800c266:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800c26a:	f000 8410 	beq.w	800ca8e <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 800c26e:	f200 8084 	bhi.w	800c37a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800c272:	b159      	cbz	r1, 800c28c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800c274:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800c278:	f040 8087 	bne.w	800c38a <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c27c:	2101      	movs	r1, #1
 800c27e:	f104 0008 	add.w	r0, r4, #8
 800c282:	f7ff fe19 	bl	800beb8 <RCCEx_PLL2_Config>
 800c286:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c288:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c28c:	2d00      	cmp	r5, #0
 800c28e:	f040 839a 	bne.w	800c9c6 <HAL_RCCEx_PeriphCLKConfig+0x926>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800c292:	4f45      	ldr	r7, [pc, #276]	; (800c3a8 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c294:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800c296:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c298:	f421 21e0 	bic.w	r1, r1, #458752	; 0x70000
 800c29c:	4301      	orrs	r1, r0
 800c29e:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c2a0:	0459      	lsls	r1, r3, #17
 800c2a2:	d51d      	bpl.n	800c2e0 <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch (PeriphClkInit->Spi6ClockSelection)
 800c2a4:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 800c2a8:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800c2ac:	f000 83fb 	beq.w	800caa6 <HAL_RCCEx_PeriphCLKConfig+0xa06>
 800c2b0:	d86e      	bhi.n	800c390 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 800c2b2:	b151      	cbz	r1, 800c2ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800c2b4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800c2b8:	d172      	bne.n	800c3a0 <HAL_RCCEx_PeriphCLKConfig+0x300>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c2ba:	2101      	movs	r1, #1
 800c2bc:	f104 0008 	add.w	r0, r4, #8
 800c2c0:	f7ff fdfa 	bl	800beb8 <RCCEx_PLL2_Config>
 800c2c4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c2c6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c2ca:	2d00      	cmp	r5, #0
 800c2cc:	f040 837f 	bne.w	800c9ce <HAL_RCCEx_PeriphCLKConfig+0x92e>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800c2d0:	4f35      	ldr	r7, [pc, #212]	; (800c3a8 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c2d2:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 800c2d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c2d8:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 800c2dc:	4301      	orrs	r1, r0
 800c2de:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c2e0:	041f      	lsls	r7, r3, #16
 800c2e2:	d50d      	bpl.n	800c300 <HAL_RCCEx_PeriphCLKConfig+0x260>
    switch (PeriphClkInit->FdcanClockSelection)
 800c2e4:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800c2e6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800c2ea:	f000 83c8 	beq.w	800ca7e <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800c2ee:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800c2f2:	f000 823b 	beq.w	800c76c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 800c2f6:	2900      	cmp	r1, #0
 800c2f8:	f000 8240 	beq.w	800c77c <HAL_RCCEx_PeriphCLKConfig+0x6dc>
 800c2fc:	2601      	movs	r6, #1
 800c2fe:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800c300:	01d8      	lsls	r0, r3, #7
 800c302:	d562      	bpl.n	800c3ca <HAL_RCCEx_PeriphCLKConfig+0x32a>
    switch (PeriphClkInit->FmcClockSelection)
 800c304:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800c306:	2903      	cmp	r1, #3
 800c308:	f200 84bf 	bhi.w	800cc8a <HAL_RCCEx_PeriphCLKConfig+0xbea>
 800c30c:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c310:	004e0053 	.word	0x004e0053
 800c314:	005303e2 	.word	0x005303e2
    switch (PeriphClkInit->Sai23ClockSelection)
 800c318:	29c0      	cmp	r1, #192	; 0xc0
 800c31a:	f43f af12 	beq.w	800c142 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800c31e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800c322:	f43f af0e 	beq.w	800c142 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800c326:	2601      	movs	r6, #1
 800c328:	4635      	mov	r5, r6
 800c32a:	e714      	b.n	800c156 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    switch (PeriphClkInit->Sai4AClockSelection)
 800c32c:	f5b1 0fc0 	cmp.w	r1, #6291456	; 0x600000
 800c330:	f43f af2a 	beq.w	800c188 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800c334:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800c338:	f43f af26 	beq.w	800c188 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800c33c:	2601      	movs	r6, #1
 800c33e:	4635      	mov	r5, r6
 800c340:	e72d      	b.n	800c19e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    switch (PeriphClkInit->Sai4BClockSelection)
 800c342:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 800c346:	f43f af43 	beq.w	800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800c34a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800c34e:	f43f af3f 	beq.w	800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800c352:	2601      	movs	r6, #1
 800c354:	4635      	mov	r5, r6
 800c356:	e746      	b.n	800c1e6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    switch (PeriphClkInit->QspiClockSelection)
 800c358:	2930      	cmp	r1, #48	; 0x30
 800c35a:	f43f af55 	beq.w	800c208 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800c35e:	2601      	movs	r6, #1
 800c360:	4635      	mov	r5, r6
 800c362:	e75b      	b.n	800c21c <HAL_RCCEx_PeriphCLKConfig+0x17c>
    switch (PeriphClkInit->Spi123ClockSelection)
 800c364:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 800c368:	f43f af70 	beq.w	800c24c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800c36c:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800c370:	f43f af6c 	beq.w	800c24c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800c374:	2601      	movs	r6, #1
 800c376:	4635      	mov	r5, r6
 800c378:	e772      	b.n	800c260 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    switch (PeriphClkInit->Spi45ClockSelection)
 800c37a:	f421 3080 	bic.w	r0, r1, #65536	; 0x10000
 800c37e:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 800c382:	d083      	beq.n	800c28c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800c384:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 800c388:	d080      	beq.n	800c28c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800c38a:	2601      	movs	r6, #1
 800c38c:	4635      	mov	r5, r6
 800c38e:	e787      	b.n	800c2a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Spi6ClockSelection)
 800c390:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 800c394:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800c398:	d097      	beq.n	800c2ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800c39a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 800c39e:	d094      	beq.n	800c2ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800c3a0:	2601      	movs	r6, #1
 800c3a2:	4635      	mov	r5, r6
 800c3a4:	e79c      	b.n	800c2e0 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800c3a6:	bf00      	nop
 800c3a8:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3ac:	4839      	ldr	r0, [pc, #228]	; (800c494 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c3ae:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c3b0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c3b4:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800c3b6:	2d00      	cmp	r5, #0
 800c3b8:	f040 8303 	bne.w	800c9c2 <HAL_RCCEx_PeriphCLKConfig+0x922>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800c3bc:	4f35      	ldr	r7, [pc, #212]	; (800c494 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c3be:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800c3c0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c3c2:	f021 0103 	bic.w	r1, r1, #3
 800c3c6:	4301      	orrs	r1, r0
 800c3c8:	64f9      	str	r1, [r7, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c3ca:	0259      	lsls	r1, r3, #9
 800c3cc:	f100 826a 	bmi.w	800c8a4 <HAL_RCCEx_PeriphCLKConfig+0x804>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c3d0:	07d8      	lsls	r0, r3, #31
 800c3d2:	d52f      	bpl.n	800c434 <HAL_RCCEx_PeriphCLKConfig+0x394>
    switch (PeriphClkInit->Usart16ClockSelection)
 800c3d4:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800c3d6:	2928      	cmp	r1, #40	; 0x28
 800c3d8:	d82a      	bhi.n	800c430 <HAL_RCCEx_PeriphCLKConfig+0x390>
 800c3da:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c3de:	020a      	.short	0x020a
 800c3e0:	00290029 	.word	0x00290029
 800c3e4:	00290029 	.word	0x00290029
 800c3e8:	00290029 	.word	0x00290029
 800c3ec:	02020029 	.word	0x02020029
 800c3f0:	00290029 	.word	0x00290029
 800c3f4:	00290029 	.word	0x00290029
 800c3f8:	00290029 	.word	0x00290029
 800c3fc:	04070029 	.word	0x04070029
 800c400:	00290029 	.word	0x00290029
 800c404:	00290029 	.word	0x00290029
 800c408:	00290029 	.word	0x00290029
 800c40c:	020a0029 	.word	0x020a0029
 800c410:	00290029 	.word	0x00290029
 800c414:	00290029 	.word	0x00290029
 800c418:	00290029 	.word	0x00290029
 800c41c:	020a0029 	.word	0x020a0029
 800c420:	00290029 	.word	0x00290029
 800c424:	00290029 	.word	0x00290029
 800c428:	00290029 	.word	0x00290029
 800c42c:	020a0029 	.word	0x020a0029
 800c430:	2601      	movs	r6, #1
 800c432:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c434:	0799      	lsls	r1, r3, #30
 800c436:	d51d      	bpl.n	800c474 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800c438:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800c43a:	2905      	cmp	r1, #5
 800c43c:	f200 8421 	bhi.w	800cc82 <HAL_RCCEx_PeriphCLKConfig+0xbe2>
 800c440:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c444:	0006000e 	.word	0x0006000e
 800c448:	000e03c8 	.word	0x000e03c8
 800c44c:	000e000e 	.word	0x000e000e
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c450:	2101      	movs	r1, #1
 800c452:	f104 0008 	add.w	r0, r4, #8
 800c456:	f7ff fd2f 	bl	800beb8 <RCCEx_PLL2_Config>
 800c45a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c45c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c460:	2d00      	cmp	r5, #0
 800c462:	f040 82b8 	bne.w	800c9d6 <HAL_RCCEx_PeriphCLKConfig+0x936>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c466:	4f0b      	ldr	r7, [pc, #44]	; (800c494 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c468:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800c46a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c46c:	f021 0107 	bic.w	r1, r1, #7
 800c470:	4301      	orrs	r1, r0
 800c472:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c474:	075f      	lsls	r7, r3, #29
 800c476:	d522      	bpl.n	800c4be <HAL_RCCEx_PeriphCLKConfig+0x41e>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800c478:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800c47c:	2905      	cmp	r1, #5
 800c47e:	f200 8408 	bhi.w	800cc92 <HAL_RCCEx_PeriphCLKConfig+0xbf2>
 800c482:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c486:	0011      	.short	0x0011
 800c488:	039b0009 	.word	0x039b0009
 800c48c:	00110011 	.word	0x00110011
 800c490:	0011      	.short	0x0011
 800c492:	bf00      	nop
 800c494:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c498:	2101      	movs	r1, #1
 800c49a:	f104 0008 	add.w	r0, r4, #8
 800c49e:	f7ff fd0b 	bl	800beb8 <RCCEx_PLL2_Config>
 800c4a2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c4a4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c4a8:	2d00      	cmp	r5, #0
 800c4aa:	f040 8286 	bne.w	800c9ba <HAL_RCCEx_PeriphCLKConfig+0x91a>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c4ae:	4fae      	ldr	r7, [pc, #696]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c4b0:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 800c4b4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c4b6:	f021 0107 	bic.w	r1, r1, #7
 800c4ba:	4301      	orrs	r1, r0
 800c4bc:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c4be:	0698      	lsls	r0, r3, #26
 800c4c0:	d51f      	bpl.n	800c502 <HAL_RCCEx_PeriphCLKConfig+0x462>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800c4c2:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 800c4c6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800c4ca:	f000 82f7 	beq.w	800cabc <HAL_RCCEx_PeriphCLKConfig+0xa1c>
 800c4ce:	f200 810b 	bhi.w	800c6e8 <HAL_RCCEx_PeriphCLKConfig+0x648>
 800c4d2:	b159      	cbz	r1, 800c4ec <HAL_RCCEx_PeriphCLKConfig+0x44c>
 800c4d4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800c4d8:	f040 8110 	bne.w	800c6fc <HAL_RCCEx_PeriphCLKConfig+0x65c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c4dc:	2100      	movs	r1, #0
 800c4de:	f104 0008 	add.w	r0, r4, #8
 800c4e2:	f7ff fce9 	bl	800beb8 <RCCEx_PLL2_Config>
 800c4e6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c4e8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c4ec:	2d00      	cmp	r5, #0
 800c4ee:	f040 8260 	bne.w	800c9b2 <HAL_RCCEx_PeriphCLKConfig+0x912>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c4f2:	4f9d      	ldr	r7, [pc, #628]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c4f4:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800c4f8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c4fa:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 800c4fe:	4301      	orrs	r1, r0
 800c500:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c502:	0659      	lsls	r1, r3, #25
 800c504:	d51f      	bpl.n	800c546 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800c506:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 800c50a:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800c50e:	f000 829b 	beq.w	800ca48 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 800c512:	f200 80f6 	bhi.w	800c702 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c516:	b159      	cbz	r1, 800c530 <HAL_RCCEx_PeriphCLKConfig+0x490>
 800c518:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c51c:	f040 80fb 	bne.w	800c716 <HAL_RCCEx_PeriphCLKConfig+0x676>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c520:	2100      	movs	r1, #0
 800c522:	f104 0008 	add.w	r0, r4, #8
 800c526:	f7ff fcc7 	bl	800beb8 <RCCEx_PLL2_Config>
 800c52a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c52c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c530:	2d00      	cmp	r5, #0
 800c532:	f040 824e 	bne.w	800c9d2 <HAL_RCCEx_PeriphCLKConfig+0x932>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c536:	4f8c      	ldr	r7, [pc, #560]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c538:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 800c53c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c53e:	f421 51e0 	bic.w	r1, r1, #7168	; 0x1c00
 800c542:	4301      	orrs	r1, r0
 800c544:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c546:	061f      	lsls	r7, r3, #24
 800c548:	d51f      	bpl.n	800c58a <HAL_RCCEx_PeriphCLKConfig+0x4ea>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c54a:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 800c54e:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800c552:	f000 8289 	beq.w	800ca68 <HAL_RCCEx_PeriphCLKConfig+0x9c8>
 800c556:	f200 80e1 	bhi.w	800c71c <HAL_RCCEx_PeriphCLKConfig+0x67c>
 800c55a:	b159      	cbz	r1, 800c574 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 800c55c:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800c560:	f040 80e6 	bne.w	800c730 <HAL_RCCEx_PeriphCLKConfig+0x690>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c564:	2100      	movs	r1, #0
 800c566:	f104 0008 	add.w	r0, r4, #8
 800c56a:	f7ff fca5 	bl	800beb8 <RCCEx_PLL2_Config>
 800c56e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c570:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c574:	2d00      	cmp	r5, #0
 800c576:	f040 8228 	bne.w	800c9ca <HAL_RCCEx_PeriphCLKConfig+0x92a>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c57a:	4f7b      	ldr	r7, [pc, #492]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c57c:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 800c580:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c582:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 800c586:	4301      	orrs	r1, r0
 800c588:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c58a:	0718      	lsls	r0, r3, #28
 800c58c:	d50b      	bpl.n	800c5a6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800c58e:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800c592:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800c596:	f000 82a9 	beq.w	800caec <HAL_RCCEx_PeriphCLKConfig+0xa4c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c59a:	4f73      	ldr	r7, [pc, #460]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c59c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c59e:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800c5a2:	4301      	orrs	r1, r0
 800c5a4:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c5a6:	06d9      	lsls	r1, r3, #27
 800c5a8:	d50b      	bpl.n	800c5c2 <HAL_RCCEx_PeriphCLKConfig+0x522>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c5aa:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 800c5ae:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800c5b2:	f000 82a8 	beq.w	800cb06 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c5b6:	4f6c      	ldr	r7, [pc, #432]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c5b8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c5ba:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 800c5be:	4301      	orrs	r1, r0
 800c5c0:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c5c2:	031f      	lsls	r7, r3, #12
 800c5c4:	d50e      	bpl.n	800c5e4 <HAL_RCCEx_PeriphCLKConfig+0x544>
    switch (PeriphClkInit->AdcClockSelection)
 800c5c6:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 800c5ca:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800c5ce:	f000 80f4 	beq.w	800c7ba <HAL_RCCEx_PeriphCLKConfig+0x71a>
 800c5d2:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800c5d6:	f000 80f8 	beq.w	800c7ca <HAL_RCCEx_PeriphCLKConfig+0x72a>
 800c5da:	2900      	cmp	r1, #0
 800c5dc:	f000 821c 	beq.w	800ca18 <HAL_RCCEx_PeriphCLKConfig+0x978>
 800c5e0:	2601      	movs	r6, #1
 800c5e2:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c5e4:	0358      	lsls	r0, r3, #13
 800c5e6:	d50f      	bpl.n	800c608 <HAL_RCCEx_PeriphCLKConfig+0x568>
    switch (PeriphClkInit->UsbClockSelection)
 800c5e8:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800c5ec:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800c5f0:	f000 80cf 	beq.w	800c792 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800c5f4:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800c5f8:	f000 80d3 	beq.w	800c7a2 <HAL_RCCEx_PeriphCLKConfig+0x702>
 800c5fc:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c600:	f000 8202 	beq.w	800ca08 <HAL_RCCEx_PeriphCLKConfig+0x968>
 800c604:	2601      	movs	r6, #1
 800c606:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c608:	03d9      	lsls	r1, r3, #15
 800c60a:	d509      	bpl.n	800c620 <HAL_RCCEx_PeriphCLKConfig+0x580>
    switch (PeriphClkInit->SdmmcClockSelection)
 800c60c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800c60e:	2900      	cmp	r1, #0
 800c610:	f000 81f1 	beq.w	800c9f6 <HAL_RCCEx_PeriphCLKConfig+0x956>
 800c614:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800c618:	f000 819d 	beq.w	800c956 <HAL_RCCEx_PeriphCLKConfig+0x8b6>
 800c61c:	2601      	movs	r6, #1
 800c61e:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c620:	009f      	lsls	r7, r3, #2
 800c622:	f100 80f1 	bmi.w	800c808 <HAL_RCCEx_PeriphCLKConfig+0x768>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c626:	0398      	lsls	r0, r3, #14
 800c628:	d50c      	bpl.n	800c644 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
    switch (PeriphClkInit->RngClockSelection)
 800c62a:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800c62e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800c632:	f000 81d8 	beq.w	800c9e6 <HAL_RCCEx_PeriphCLKConfig+0x946>
 800c636:	d97e      	bls.n	800c736 <HAL_RCCEx_PeriphCLKConfig+0x696>
 800c638:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 800c63c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800c640:	d07b      	beq.n	800c73a <HAL_RCCEx_PeriphCLKConfig+0x69a>
 800c642:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c644:	02d9      	lsls	r1, r3, #11
 800c646:	d506      	bpl.n	800c656 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c648:	4847      	ldr	r0, [pc, #284]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c64a:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800c64c:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800c64e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c652:	4329      	orrs	r1, r5
 800c654:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800c656:	00df      	lsls	r7, r3, #3
 800c658:	d507      	bpl.n	800c66a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c65a:	4843      	ldr	r0, [pc, #268]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c65c:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 800c660:	6901      	ldr	r1, [r0, #16]
 800c662:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 800c666:	4329      	orrs	r1, r5
 800c668:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c66a:	029d      	lsls	r5, r3, #10
 800c66c:	d506      	bpl.n	800c67c <HAL_RCCEx_PeriphCLKConfig+0x5dc>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c66e:	483e      	ldr	r0, [pc, #248]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c670:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 800c672:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800c674:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800c678:	4329      	orrs	r1, r5
 800c67a:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c67c:	0058      	lsls	r0, r3, #1
 800c67e:	d509      	bpl.n	800c694 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c680:	4939      	ldr	r1, [pc, #228]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c682:	6908      	ldr	r0, [r1, #16]
 800c684:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
 800c688:	6108      	str	r0, [r1, #16]
 800c68a:	6908      	ldr	r0, [r1, #16]
 800c68c:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
 800c690:	4328      	orrs	r0, r5
 800c692:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c694:	2b00      	cmp	r3, #0
 800c696:	da06      	bge.n	800c6a6 <HAL_RCCEx_PeriphCLKConfig+0x606>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c698:	4833      	ldr	r0, [pc, #204]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c69a:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800c69c:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800c69e:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800c6a2:	4329      	orrs	r1, r5
 800c6a4:	64c1      	str	r1, [r0, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c6a6:	0219      	lsls	r1, r3, #8
 800c6a8:	d507      	bpl.n	800c6ba <HAL_RCCEx_PeriphCLKConfig+0x61a>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c6aa:	492f      	ldr	r1, [pc, #188]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c6ac:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800c6b0:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800c6b2:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800c6b6:	4303      	orrs	r3, r0
 800c6b8:	654b      	str	r3, [r1, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c6ba:	07d3      	lsls	r3, r2, #31
 800c6bc:	f100 80b0 	bmi.w	800c820 <HAL_RCCEx_PeriphCLKConfig+0x780>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c6c0:	0797      	lsls	r7, r2, #30
 800c6c2:	f100 80ba 	bmi.w	800c83a <HAL_RCCEx_PeriphCLKConfig+0x79a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c6c6:	0755      	lsls	r5, r2, #29
 800c6c8:	f100 80c4 	bmi.w	800c854 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c6cc:	0710      	lsls	r0, r2, #28
 800c6ce:	f100 80ce 	bmi.w	800c86e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c6d2:	06d1      	lsls	r1, r2, #27
 800c6d4:	f100 80d8 	bmi.w	800c888 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c6d8:	0692      	lsls	r2, r2, #26
 800c6da:	f100 8125 	bmi.w	800c928 <HAL_RCCEx_PeriphCLKConfig+0x888>
    return HAL_OK;
 800c6de:	1e30      	subs	r0, r6, #0
 800c6e0:	bf18      	it	ne
 800c6e2:	2001      	movne	r0, #1
}
 800c6e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->Lptim1ClockSelection)
 800c6e8:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 800c6ec:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800c6f0:	f43f aefc 	beq.w	800c4ec <HAL_RCCEx_PeriphCLKConfig+0x44c>
 800c6f4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 800c6f8:	f43f aef8 	beq.w	800c4ec <HAL_RCCEx_PeriphCLKConfig+0x44c>
 800c6fc:	2601      	movs	r6, #1
 800c6fe:	4635      	mov	r5, r6
 800c700:	e6ff      	b.n	800c502 <HAL_RCCEx_PeriphCLKConfig+0x462>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800c702:	f421 6080 	bic.w	r0, r1, #1024	; 0x400
 800c706:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800c70a:	f43f af11 	beq.w	800c530 <HAL_RCCEx_PeriphCLKConfig+0x490>
 800c70e:	f5b1 6f40 	cmp.w	r1, #3072	; 0xc00
 800c712:	f43f af0d 	beq.w	800c530 <HAL_RCCEx_PeriphCLKConfig+0x490>
 800c716:	2601      	movs	r6, #1
 800c718:	4635      	mov	r5, r6
 800c71a:	e714      	b.n	800c546 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c71c:	f421 5000 	bic.w	r0, r1, #8192	; 0x2000
 800c720:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800c724:	f43f af26 	beq.w	800c574 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 800c728:	f5b1 4fc0 	cmp.w	r1, #24576	; 0x6000
 800c72c:	f43f af22 	beq.w	800c574 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 800c730:	2601      	movs	r6, #1
 800c732:	4635      	mov	r5, r6
 800c734:	e729      	b.n	800c58a <HAL_RCCEx_PeriphCLKConfig+0x4ea>
    switch (PeriphClkInit->RngClockSelection)
 800c736:	2900      	cmp	r1, #0
 800c738:	d183      	bne.n	800c642 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
    if (ret == HAL_OK)
 800c73a:	2d00      	cmp	r5, #0
 800c73c:	f040 8151 	bne.w	800c9e2 <HAL_RCCEx_PeriphCLKConfig+0x942>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c740:	4d09      	ldr	r5, [pc, #36]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c742:	6d68      	ldr	r0, [r5, #84]	; 0x54
 800c744:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 800c748:	4301      	orrs	r1, r0
 800c74a:	6569      	str	r1, [r5, #84]	; 0x54
 800c74c:	e77a      	b.n	800c644 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
    switch (PeriphClkInit->Sai1ClockSelection)
 800c74e:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 800c750:	2d00      	cmp	r5, #0
 800c752:	f040 80fb 	bne.w	800c94c <HAL_RCCEx_PeriphCLKConfig+0x8ac>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c756:	4f04      	ldr	r7, [pc, #16]	; (800c768 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c758:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c75a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c75c:	f021 0107 	bic.w	r1, r1, #7
 800c760:	4301      	orrs	r1, r0
 800c762:	6539      	str	r1, [r7, #80]	; 0x50
 800c764:	e4d7      	b.n	800c116 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800c766:	bf00      	nop
 800c768:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c76c:	2101      	movs	r1, #1
 800c76e:	f104 0008 	add.w	r0, r4, #8
 800c772:	f7ff fba1 	bl	800beb8 <RCCEx_PLL2_Config>
 800c776:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800c778:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c77c:	2d00      	cmp	r5, #0
 800c77e:	f040 811a 	bne.w	800c9b6 <HAL_RCCEx_PeriphCLKConfig+0x916>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c782:	4fb7      	ldr	r7, [pc, #732]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c784:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800c786:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c788:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800c78c:	4301      	orrs	r1, r0
 800c78e:	6539      	str	r1, [r7, #80]	; 0x50
 800c790:	e5b6      	b.n	800c300 <HAL_RCCEx_PeriphCLKConfig+0x260>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c792:	2101      	movs	r1, #1
 800c794:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c798:	f7ff fc08 	bl	800bfac <RCCEx_PLL3_Config>
 800c79c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c79e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c7a2:	2d00      	cmp	r5, #0
 800c7a4:	f040 811b 	bne.w	800c9de <HAL_RCCEx_PeriphCLKConfig+0x93e>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c7a8:	4fad      	ldr	r7, [pc, #692]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c7aa:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 800c7ae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c7b0:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800c7b4:	4301      	orrs	r1, r0
 800c7b6:	6579      	str	r1, [r7, #84]	; 0x54
 800c7b8:	e726      	b.n	800c608 <HAL_RCCEx_PeriphCLKConfig+0x568>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c7ba:	2102      	movs	r1, #2
 800c7bc:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c7c0:	f7ff fbf4 	bl	800bfac <RCCEx_PLL3_Config>
 800c7c4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c7c6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c7ca:	2d00      	cmp	r5, #0
 800c7cc:	f040 8105 	bne.w	800c9da <HAL_RCCEx_PeriphCLKConfig+0x93a>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c7d0:	4fa3      	ldr	r7, [pc, #652]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c7d2:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 800c7d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c7d8:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 800c7dc:	4301      	orrs	r1, r0
 800c7de:	65b9      	str	r1, [r7, #88]	; 0x58
 800c7e0:	e700      	b.n	800c5e4 <HAL_RCCEx_PeriphCLKConfig+0x544>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c7e2:	2101      	movs	r1, #1
 800c7e4:	f104 0008 	add.w	r0, r4, #8
 800c7e8:	f7ff fb66 	bl	800beb8 <RCCEx_PLL2_Config>
 800c7ec:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c7ee:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c7f2:	2d00      	cmp	r5, #0
 800c7f4:	f040 80db 	bne.w	800c9ae <HAL_RCCEx_PeriphCLKConfig+0x90e>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800c7f8:	4f99      	ldr	r7, [pc, #612]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c7fa:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800c7fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c7fe:	f021 0138 	bic.w	r1, r1, #56	; 0x38
 800c802:	4301      	orrs	r1, r0
 800c804:	6579      	str	r1, [r7, #84]	; 0x54
 800c806:	e615      	b.n	800c434 <HAL_RCCEx_PeriphCLKConfig+0x394>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c808:	2102      	movs	r1, #2
 800c80a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c80e:	f7ff fbcd 	bl	800bfac <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c812:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c816:	2800      	cmp	r0, #0
 800c818:	f43f af05 	beq.w	800c626 <HAL_RCCEx_PeriphCLKConfig+0x586>
      status = HAL_ERROR;
 800c81c:	2601      	movs	r6, #1
 800c81e:	e702      	b.n	800c626 <HAL_RCCEx_PeriphCLKConfig+0x586>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c820:	2100      	movs	r1, #0
 800c822:	f104 0008 	add.w	r0, r4, #8
 800c826:	f7ff fb47 	bl	800beb8 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c82a:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800c82c:	2800      	cmp	r0, #0
 800c82e:	f43f af47 	beq.w	800c6c0 <HAL_RCCEx_PeriphCLKConfig+0x620>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c832:	0797      	lsls	r7, r2, #30
 800c834:	4606      	mov	r6, r0
 800c836:	f57f af46 	bpl.w	800c6c6 <HAL_RCCEx_PeriphCLKConfig+0x626>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c83a:	2101      	movs	r1, #1
 800c83c:	f104 0008 	add.w	r0, r4, #8
 800c840:	f7ff fb3a 	bl	800beb8 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c844:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800c846:	2800      	cmp	r0, #0
 800c848:	f43f af3d 	beq.w	800c6c6 <HAL_RCCEx_PeriphCLKConfig+0x626>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c84c:	0755      	lsls	r5, r2, #29
 800c84e:	4606      	mov	r6, r0
 800c850:	f57f af3c 	bpl.w	800c6cc <HAL_RCCEx_PeriphCLKConfig+0x62c>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c854:	2102      	movs	r1, #2
 800c856:	f104 0008 	add.w	r0, r4, #8
 800c85a:	f7ff fb2d 	bl	800beb8 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c85e:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800c860:	2800      	cmp	r0, #0
 800c862:	f43f af33 	beq.w	800c6cc <HAL_RCCEx_PeriphCLKConfig+0x62c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c866:	4606      	mov	r6, r0
 800c868:	0710      	lsls	r0, r2, #28
 800c86a:	f57f af32 	bpl.w	800c6d2 <HAL_RCCEx_PeriphCLKConfig+0x632>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c86e:	2100      	movs	r1, #0
 800c870:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c874:	f7ff fb9a 	bl	800bfac <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c878:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800c87a:	2800      	cmp	r0, #0
 800c87c:	f43f af29 	beq.w	800c6d2 <HAL_RCCEx_PeriphCLKConfig+0x632>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c880:	06d1      	lsls	r1, r2, #27
 800c882:	4606      	mov	r6, r0
 800c884:	f57f af28 	bpl.w	800c6d8 <HAL_RCCEx_PeriphCLKConfig+0x638>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c888:	f104 0528 	add.w	r5, r4, #40	; 0x28
 800c88c:	2101      	movs	r1, #1
 800c88e:	4628      	mov	r0, r5
 800c890:	f7ff fb8c 	bl	800bfac <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800c894:	2800      	cmp	r0, #0
 800c896:	f000 80c9 	beq.w	800ca2c <HAL_RCCEx_PeriphCLKConfig+0x98c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c89a:	6863      	ldr	r3, [r4, #4]
 800c89c:	069b      	lsls	r3, r3, #26
 800c89e:	d54c      	bpl.n	800c93a <HAL_RCCEx_PeriphCLKConfig+0x89a>
 800c8a0:	4606      	mov	r6, r0
 800c8a2:	e043      	b.n	800c92c <HAL_RCCEx_PeriphCLKConfig+0x88c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c8a4:	4f6f      	ldr	r7, [pc, #444]	; (800ca64 <HAL_RCCEx_PeriphCLKConfig+0x9c4>)
 800c8a6:	683b      	ldr	r3, [r7, #0]
 800c8a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c8ac:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800c8ae:	f7fa f9e7 	bl	8006c80 <HAL_GetTick>
 800c8b2:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c8b4:	e006      	b.n	800c8c4 <HAL_RCCEx_PeriphCLKConfig+0x824>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c8b6:	f7fa f9e3 	bl	8006c80 <HAL_GetTick>
 800c8ba:	eba0 0008 	sub.w	r0, r0, r8
 800c8be:	2864      	cmp	r0, #100	; 0x64
 800c8c0:	f200 81a0 	bhi.w	800cc04 <HAL_RCCEx_PeriphCLKConfig+0xb64>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	05da      	lsls	r2, r3, #23
 800c8c8:	d5f5      	bpl.n	800c8b6 <HAL_RCCEx_PeriphCLKConfig+0x816>
    if (ret == HAL_OK)
 800c8ca:	2d00      	cmp	r5, #0
 800c8cc:	f040 81d4 	bne.w	800cc78 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800c8d0:	4a63      	ldr	r2, [pc, #396]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c8d2:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 800c8d6:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800c8d8:	4059      	eors	r1, r3
 800c8da:	f411 7f40 	tst.w	r1, #768	; 0x300
 800c8de:	d00b      	beq.n	800c8f8 <HAL_RCCEx_PeriphCLKConfig+0x858>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c8e0:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800c8e2:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c8e4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800c8e8:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800c8ec:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c8ee:	6f10      	ldr	r0, [r2, #112]	; 0x70
 800c8f0:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800c8f4:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 800c8f6:	6711      	str	r1, [r2, #112]	; 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800c8f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c8fc:	f000 819e 	beq.w	800cc3c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c900:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800c904:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800c908:	f000 81ac 	beq.w	800cc64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
 800c90c:	4954      	ldr	r1, [pc, #336]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c90e:	690a      	ldr	r2, [r1, #16]
 800c910:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800c914:	610a      	str	r2, [r1, #16]
 800c916:	4852      	ldr	r0, [pc, #328]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c918:	f3c3 010b 	ubfx	r1, r3, #0, #12
 800c91c:	6f07      	ldr	r7, [r0, #112]	; 0x70
 800c91e:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c920:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c924:	6701      	str	r1, [r0, #112]	; 0x70
 800c926:	e553      	b.n	800c3d0 <HAL_RCCEx_PeriphCLKConfig+0x330>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c928:	f104 0528 	add.w	r5, r4, #40	; 0x28
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c92c:	2102      	movs	r1, #2
 800c92e:	4628      	mov	r0, r5
 800c930:	f7ff fb3c 	bl	800bfac <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800c934:	2800      	cmp	r0, #0
 800c936:	f43f aed2 	beq.w	800c6de <HAL_RCCEx_PeriphCLKConfig+0x63e>
  return HAL_ERROR;
 800c93a:	2001      	movs	r0, #1
}
 800c93c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c940:	462e      	mov	r6, r5
 800c942:	e450      	b.n	800c1e6 <HAL_RCCEx_PeriphCLKConfig+0x146>
 800c944:	462e      	mov	r6, r5
 800c946:	e406      	b.n	800c156 <HAL_RCCEx_PeriphCLKConfig+0xb6>
 800c948:	462e      	mov	r6, r5
 800c94a:	e489      	b.n	800c260 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800c94c:	462e      	mov	r6, r5
 800c94e:	f7ff bbe2 	b.w	800c116 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800c952:	462e      	mov	r6, r5
 800c954:	e423      	b.n	800c19e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c956:	2102      	movs	r1, #2
 800c958:	f104 0008 	add.w	r0, r4, #8
 800c95c:	f7ff faac 	bl	800beb8 <RCCEx_PLL2_Config>
 800c960:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c962:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c966:	2d00      	cmp	r5, #0
 800c968:	d14c      	bne.n	800ca04 <HAL_RCCEx_PeriphCLKConfig+0x964>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c96a:	4f3d      	ldr	r7, [pc, #244]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c96c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800c96e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c970:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800c974:	4301      	orrs	r1, r0
 800c976:	64f9      	str	r1, [r7, #76]	; 0x4c
 800c978:	e652      	b.n	800c620 <HAL_RCCEx_PeriphCLKConfig+0x580>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c97a:	4839      	ldr	r0, [pc, #228]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c97c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c97e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c982:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800c984:	e462      	b.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c986:	4836      	ldr	r0, [pc, #216]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c988:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c98a:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c98e:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800c990:	e41e      	b.n	800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c992:	4833      	ldr	r0, [pc, #204]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c994:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c996:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c99a:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800c99c:	f7ff bbd1 	b.w	800c142 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c9a0:	482f      	ldr	r0, [pc, #188]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c9a2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c9a4:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c9a8:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800c9aa:	f7ff bbed 	b.w	800c188 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800c9ae:	462e      	mov	r6, r5
 800c9b0:	e540      	b.n	800c434 <HAL_RCCEx_PeriphCLKConfig+0x394>
 800c9b2:	462e      	mov	r6, r5
 800c9b4:	e5a5      	b.n	800c502 <HAL_RCCEx_PeriphCLKConfig+0x462>
 800c9b6:	462e      	mov	r6, r5
 800c9b8:	e4a2      	b.n	800c300 <HAL_RCCEx_PeriphCLKConfig+0x260>
 800c9ba:	462e      	mov	r6, r5
 800c9bc:	e57f      	b.n	800c4be <HAL_RCCEx_PeriphCLKConfig+0x41e>
 800c9be:	462e      	mov	r6, r5
 800c9c0:	e42c      	b.n	800c21c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800c9c2:	462e      	mov	r6, r5
 800c9c4:	e501      	b.n	800c3ca <HAL_RCCEx_PeriphCLKConfig+0x32a>
 800c9c6:	462e      	mov	r6, r5
 800c9c8:	e46a      	b.n	800c2a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800c9ca:	462e      	mov	r6, r5
 800c9cc:	e5dd      	b.n	800c58a <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 800c9ce:	462e      	mov	r6, r5
 800c9d0:	e486      	b.n	800c2e0 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800c9d2:	462e      	mov	r6, r5
 800c9d4:	e5b7      	b.n	800c546 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800c9d6:	462e      	mov	r6, r5
 800c9d8:	e54c      	b.n	800c474 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
 800c9da:	462e      	mov	r6, r5
 800c9dc:	e602      	b.n	800c5e4 <HAL_RCCEx_PeriphCLKConfig+0x544>
 800c9de:	462e      	mov	r6, r5
 800c9e0:	e612      	b.n	800c608 <HAL_RCCEx_PeriphCLKConfig+0x568>
 800c9e2:	462e      	mov	r6, r5
 800c9e4:	e62e      	b.n	800c644 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c9e6:	4f1e      	ldr	r7, [pc, #120]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c9e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c9ea:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800c9ee:	62f8      	str	r0, [r7, #44]	; 0x2c
    if (ret == HAL_OK)
 800c9f0:	2d00      	cmp	r5, #0
 800c9f2:	d1f6      	bne.n	800c9e2 <HAL_RCCEx_PeriphCLKConfig+0x942>
 800c9f4:	e6a4      	b.n	800c740 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c9f6:	481a      	ldr	r0, [pc, #104]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c9f8:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c9fa:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c9fe:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800ca00:	2d00      	cmp	r5, #0
 800ca02:	d0b2      	beq.n	800c96a <HAL_RCCEx_PeriphCLKConfig+0x8ca>
 800ca04:	462e      	mov	r6, r5
 800ca06:	e60b      	b.n	800c620 <HAL_RCCEx_PeriphCLKConfig+0x580>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ca08:	4815      	ldr	r0, [pc, #84]	; (800ca60 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800ca0a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800ca0c:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800ca10:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800ca12:	2d00      	cmp	r5, #0
 800ca14:	d1e3      	bne.n	800c9de <HAL_RCCEx_PeriphCLKConfig+0x93e>
 800ca16:	e6c7      	b.n	800c7a8 <HAL_RCCEx_PeriphCLKConfig+0x708>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ca18:	f104 0008 	add.w	r0, r4, #8
 800ca1c:	f7ff fa4c 	bl	800beb8 <RCCEx_PLL2_Config>
 800ca20:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ca22:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800ca26:	2d00      	cmp	r5, #0
 800ca28:	d1d7      	bne.n	800c9da <HAL_RCCEx_PeriphCLKConfig+0x93a>
 800ca2a:	e6d1      	b.n	800c7d0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800ca2c:	6862      	ldr	r2, [r4, #4]
 800ca2e:	e653      	b.n	800c6d8 <HAL_RCCEx_PeriphCLKConfig+0x638>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ca30:	2102      	movs	r1, #2
 800ca32:	f104 0008 	add.w	r0, r4, #8
 800ca36:	f7ff fa3f 	bl	800beb8 <RCCEx_PLL2_Config>
 800ca3a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ca3c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800ca40:	2d00      	cmp	r5, #0
 800ca42:	d1bc      	bne.n	800c9be <HAL_RCCEx_PeriphCLKConfig+0x91e>
 800ca44:	f7ff bbe3 	b.w	800c20e <HAL_RCCEx_PeriphCLKConfig+0x16e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ca48:	2102      	movs	r1, #2
 800ca4a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800ca4e:	f7ff faad 	bl	800bfac <RCCEx_PLL3_Config>
 800ca52:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ca54:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800ca58:	2d00      	cmp	r5, #0
 800ca5a:	d1ba      	bne.n	800c9d2 <HAL_RCCEx_PeriphCLKConfig+0x932>
 800ca5c:	e56b      	b.n	800c536 <HAL_RCCEx_PeriphCLKConfig+0x496>
 800ca5e:	bf00      	nop
 800ca60:	58024400 	.word	0x58024400
 800ca64:	58024800 	.word	0x58024800
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ca68:	2102      	movs	r1, #2
 800ca6a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800ca6e:	f7ff fa9d 	bl	800bfac <RCCEx_PLL3_Config>
 800ca72:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800ca74:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800ca78:	2d00      	cmp	r5, #0
 800ca7a:	d1a6      	bne.n	800c9ca <HAL_RCCEx_PeriphCLKConfig+0x92a>
 800ca7c:	e57d      	b.n	800c57a <HAL_RCCEx_PeriphCLKConfig+0x4da>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ca7e:	4886      	ldr	r0, [pc, #536]	; (800cc98 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 800ca80:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800ca82:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800ca86:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800ca88:	2d00      	cmp	r5, #0
 800ca8a:	d194      	bne.n	800c9b6 <HAL_RCCEx_PeriphCLKConfig+0x916>
 800ca8c:	e679      	b.n	800c782 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ca8e:	2101      	movs	r1, #1
 800ca90:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800ca94:	f7ff fa8a 	bl	800bfac <RCCEx_PLL3_Config>
 800ca98:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800ca9a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800ca9e:	2d00      	cmp	r5, #0
 800caa0:	d191      	bne.n	800c9c6 <HAL_RCCEx_PeriphCLKConfig+0x926>
 800caa2:	f7ff bbf6 	b.w	800c292 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800caa6:	2101      	movs	r1, #1
 800caa8:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800caac:	f7ff fa7e 	bl	800bfac <RCCEx_PLL3_Config>
 800cab0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800cab2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cab6:	2d00      	cmp	r5, #0
 800cab8:	d189      	bne.n	800c9ce <HAL_RCCEx_PeriphCLKConfig+0x92e>
 800caba:	e409      	b.n	800c2d0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cabc:	2102      	movs	r1, #2
 800cabe:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cac2:	f7ff fa73 	bl	800bfac <RCCEx_PLL3_Config>
 800cac6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800cac8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cacc:	2d00      	cmp	r5, #0
 800cace:	f47f af70 	bne.w	800c9b2 <HAL_RCCEx_PeriphCLKConfig+0x912>
 800cad2:	e50e      	b.n	800c4f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cad4:	2102      	movs	r1, #2
 800cad6:	f104 0008 	add.w	r0, r4, #8
 800cada:	f7ff f9ed 	bl	800beb8 <RCCEx_PLL2_Config>
 800cade:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800cae0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cae4:	2d00      	cmp	r5, #0
 800cae6:	f47f af6c 	bne.w	800c9c2 <HAL_RCCEx_PeriphCLKConfig+0x922>
 800caea:	e467      	b.n	800c3bc <HAL_RCCEx_PeriphCLKConfig+0x31c>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800caec:	2102      	movs	r1, #2
 800caee:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800caf2:	f7ff fa5b 	bl	800bfac <RCCEx_PLL3_Config>
 800caf6:	2800      	cmp	r0, #0
 800caf8:	f040 8094 	bne.w	800cc24 <HAL_RCCEx_PeriphCLKConfig+0xb84>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800cafc:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800cb00:	e9d4 3200 	ldrd	r3, r2, [r4]
 800cb04:	e549      	b.n	800c59a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800cb06:	2102      	movs	r1, #2
 800cb08:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cb0c:	f7ff fa4e 	bl	800bfac <RCCEx_PLL3_Config>
 800cb10:	2800      	cmp	r0, #0
 800cb12:	f040 808d 	bne.w	800cc30 <HAL_RCCEx_PeriphCLKConfig+0xb90>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800cb16:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800cb1a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800cb1e:	e54a      	b.n	800c5b6 <HAL_RCCEx_PeriphCLKConfig+0x516>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800cb20:	e9d4 3200 	ldrd	r3, r2, [r4]
 800cb24:	f7ff bae9 	b.w	800c0fa <HAL_RCCEx_PeriphCLKConfig+0x5a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cb28:	2100      	movs	r1, #0
 800cb2a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cb2e:	f7ff fa3d 	bl	800bfac <RCCEx_PLL3_Config>
 800cb32:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800cb34:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800cb38:	f7ff bb4a 	b.w	800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cb3c:	2100      	movs	r1, #0
 800cb3e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cb42:	f7ff fa33 	bl	800bfac <RCCEx_PLL3_Config>
 800cb46:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800cb48:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800cb4c:	e600      	b.n	800c750 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cb4e:	2100      	movs	r1, #0
 800cb50:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cb54:	f7ff fa2a 	bl	800bfac <RCCEx_PLL3_Config>
 800cb58:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800cb5a:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800cb5e:	f7ff baf0 	b.w	800c142 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cb62:	2102      	movs	r1, #2
 800cb64:	3028      	adds	r0, #40	; 0x28
 800cb66:	f7ff fa21 	bl	800bfac <RCCEx_PLL3_Config>
 800cb6a:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800cb6c:	2e00      	cmp	r6, #0
 800cb6e:	f43f aab5 	beq.w	800c0dc <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800cb72:	e7d5      	b.n	800cb20 <HAL_RCCEx_PeriphCLKConfig+0xa80>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cb74:	4848      	ldr	r0, [pc, #288]	; (800cc98 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
        break;
 800cb76:	4635      	mov	r5, r6
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cb78:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800cb7a:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800cb7e:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800cb80:	e5e6      	b.n	800c750 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cb82:	2100      	movs	r1, #0
 800cb84:	f104 0008 	add.w	r0, r4, #8
 800cb88:	f7ff f996 	bl	800beb8 <RCCEx_PLL2_Config>
 800cb8c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800cb8e:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800cb92:	e5dd      	b.n	800c750 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cb94:	2100      	movs	r1, #0
 800cb96:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cb9a:	f7ff fa07 	bl	800bfac <RCCEx_PLL3_Config>
 800cb9e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800cba0:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800cba4:	f7ff bb52 	b.w	800c24c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cba8:	2100      	movs	r1, #0
 800cbaa:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cbae:	f7ff f9fd 	bl	800bfac <RCCEx_PLL3_Config>
 800cbb2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800cbb4:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800cbb8:	f7ff bae6 	b.w	800c188 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cbbc:	2101      	movs	r1, #1
 800cbbe:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cbc2:	f7ff f9f3 	bl	800bfac <RCCEx_PLL3_Config>
 800cbc6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800cbc8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cbcc:	2d00      	cmp	r5, #0
 800cbce:	f47f aef4 	bne.w	800c9ba <HAL_RCCEx_PeriphCLKConfig+0x91a>
 800cbd2:	e46c      	b.n	800c4ae <HAL_RCCEx_PeriphCLKConfig+0x40e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cbd4:	2101      	movs	r1, #1
 800cbd6:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cbda:	f7ff f9e7 	bl	800bfac <RCCEx_PLL3_Config>
 800cbde:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800cbe0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cbe4:	2d00      	cmp	r5, #0
 800cbe6:	f47f aef6 	bne.w	800c9d6 <HAL_RCCEx_PeriphCLKConfig+0x936>
 800cbea:	e43c      	b.n	800c466 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cbec:	2101      	movs	r1, #1
 800cbee:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cbf2:	f7ff f9db 	bl	800bfac <RCCEx_PLL3_Config>
 800cbf6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800cbf8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cbfc:	2d00      	cmp	r5, #0
 800cbfe:	f47f aed6 	bne.w	800c9ae <HAL_RCCEx_PeriphCLKConfig+0x90e>
 800cc02:	e5f9      	b.n	800c7f8 <HAL_RCCEx_PeriphCLKConfig+0x758>
        status = ret;
 800cc04:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800cc06:	e9d4 3200 	ldrd	r3, r2, [r4]
 800cc0a:	4635      	mov	r5, r6
 800cc0c:	f7ff bbe0 	b.w	800c3d0 <HAL_RCCEx_PeriphCLKConfig+0x330>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800cc10:	2601      	movs	r6, #1
 800cc12:	f7ff ba72 	b.w	800c0fa <HAL_RCCEx_PeriphCLKConfig+0x5a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cc16:	4d20      	ldr	r5, [pc, #128]	; (800cc98 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 800cc18:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800cc1a:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800cc1e:	62e8      	str	r0, [r5, #44]	; 0x2c
    if (ret == HAL_OK)
 800cc20:	f7ff ba64 	b.w	800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800cc24:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
        status = HAL_ERROR;
 800cc28:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800cc2a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800cc2e:	e4b4      	b.n	800c59a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800cc30:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
        status = HAL_ERROR;
 800cc34:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800cc36:	e9d4 3200 	ldrd	r3, r2, [r4]
 800cc3a:	e4bc      	b.n	800c5b6 <HAL_RCCEx_PeriphCLKConfig+0x516>
        tickstart = HAL_GetTick();
 800cc3c:	f7fa f820 	bl	8006c80 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cc40:	f8df 8054 	ldr.w	r8, [pc, #84]	; 800cc98 <HAL_RCCEx_PeriphCLKConfig+0xbf8>
        tickstart = HAL_GetTick();
 800cc44:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cc46:	f241 3988 	movw	r9, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cc4a:	e004      	b.n	800cc56 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cc4c:	f7fa f818 	bl	8006c80 <HAL_GetTick>
 800cc50:	1bc0      	subs	r0, r0, r7
 800cc52:	4548      	cmp	r0, r9
 800cc54:	d8d6      	bhi.n	800cc04 <HAL_RCCEx_PeriphCLKConfig+0xb64>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cc56:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 800cc5a:	079b      	lsls	r3, r3, #30
 800cc5c:	d5f6      	bpl.n	800cc4c <HAL_RCCEx_PeriphCLKConfig+0xbac>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cc5e:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 800cc62:	e64d      	b.n	800c900 <HAL_RCCEx_PeriphCLKConfig+0x860>
 800cc64:	480c      	ldr	r0, [pc, #48]	; (800cc98 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 800cc66:	4a0d      	ldr	r2, [pc, #52]	; (800cc9c <HAL_RCCEx_PeriphCLKConfig+0xbfc>)
 800cc68:	6901      	ldr	r1, [r0, #16]
 800cc6a:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800cc6e:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 800cc72:	430a      	orrs	r2, r1
 800cc74:	6102      	str	r2, [r0, #16]
 800cc76:	e64e      	b.n	800c916 <HAL_RCCEx_PeriphCLKConfig+0x876>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800cc78:	e9d4 3200 	ldrd	r3, r2, [r4]
 800cc7c:	462e      	mov	r6, r5
 800cc7e:	f7ff bba7 	b.w	800c3d0 <HAL_RCCEx_PeriphCLKConfig+0x330>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800cc82:	2601      	movs	r6, #1
 800cc84:	4635      	mov	r5, r6
 800cc86:	f7ff bbf5 	b.w	800c474 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    switch (PeriphClkInit->FmcClockSelection)
 800cc8a:	2601      	movs	r6, #1
 800cc8c:	4635      	mov	r5, r6
 800cc8e:	f7ff bb9c 	b.w	800c3ca <HAL_RCCEx_PeriphCLKConfig+0x32a>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800cc92:	2601      	movs	r6, #1
 800cc94:	4635      	mov	r5, r6
 800cc96:	e412      	b.n	800c4be <HAL_RCCEx_PeriphCLKConfig+0x41e>
 800cc98:	58024400 	.word	0x58024400
 800cc9c:	00ffffcf 	.word	0x00ffffcf

0800cca0 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800cca0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800cca2:	f7ff f839 	bl	800bd18 <HAL_RCC_GetHCLKFreq>
 800cca6:	4b05      	ldr	r3, [pc, #20]	; (800ccbc <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 800cca8:	4a05      	ldr	r2, [pc, #20]	; (800ccc0 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800ccaa:	6a1b      	ldr	r3, [r3, #32]
 800ccac:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800ccb0:	5cd3      	ldrb	r3, [r2, r3]
 800ccb2:	f003 031f 	and.w	r3, r3, #31
}
 800ccb6:	40d8      	lsrs	r0, r3
 800ccb8:	bd08      	pop	{r3, pc}
 800ccba:	bf00      	nop
 800ccbc:	58024400 	.word	0x58024400
 800ccc0:	0801df64 	.word	0x0801df64

0800ccc4 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ccc4:	4a50      	ldr	r2, [pc, #320]	; (800ce08 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
{
 800ccc6:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ccc8:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ccca:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800cccc:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll2m != 0U)
 800ccce:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ccd2:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ccd6:	6bd4      	ldr	r4, [r2, #60]	; 0x3c
  if (pll2m != 0U)
 800ccd8:	d05d      	beq.n	800cd96 <HAL_RCCEx_GetPLL2ClockFreq+0xd2>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ccda:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ccde:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cce2:	f001 0103 	and.w	r1, r1, #3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800cce6:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800ccea:	2901      	cmp	r1, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ccec:	ee07 4a90 	vmov	s15, r4
 800ccf0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800ccf4:	d003      	beq.n	800ccfe <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 800ccf6:	2902      	cmp	r1, #2
 800ccf8:	d078      	beq.n	800cdec <HAL_RCCEx_GetPLL2ClockFreq+0x128>
 800ccfa:	2900      	cmp	r1, #0
 800ccfc:	d050      	beq.n	800cda0 <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ccfe:	ee07 3a90 	vmov	s15, r3
 800cd02:	ed9f 5a42 	vldr	s10, [pc, #264]	; 800ce0c <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800cd06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd0a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800cd0c:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800cd10:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 800cd14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd18:	ee07 3a90 	vmov	s15, r3
 800cd1c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800cd20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd24:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800cd28:	eee7 7a06 	vfma.f32	s15, s14, s12
 800cd2c:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800cd30:	4a35      	ldr	r2, [pc, #212]	; (800ce08 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
 800cd32:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800cd36:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800cd38:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800cd3c:	ee07 3a90 	vmov	s15, r3
 800cd40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800cd44:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800cd46:	ee77 7a86 	vadd.f32	s15, s15, s12
 800cd4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd4e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800cd52:	ed80 7a00 	vstr	s14, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800cd56:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800cd58:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800cd5c:	ee07 3a90 	vmov	s15, r3
 800cd60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd64:	ee77 7a86 	vadd.f32	s15, s15, s12
 800cd68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd6c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800cd70:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800cd74:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800cd76:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800cd7a:	ee07 3a10 	vmov	s14, r3
 800cd7e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cd82:	ee37 7a06 	vadd.f32	s14, s14, s12
 800cd86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd8e:	ee17 3a90 	vmov	r3, s15
 800cd92:	6083      	str	r3, [r0, #8]
}
 800cd94:	4770      	bx	lr
 800cd96:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800cd98:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800cd9c:	6083      	str	r3, [r0, #8]
}
 800cd9e:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cda0:	6811      	ldr	r1, [r2, #0]
 800cda2:	0689      	lsls	r1, r1, #26
 800cda4:	d529      	bpl.n	800cdfa <HAL_RCCEx_GetPLL2ClockFreq+0x136>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cda6:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cda8:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cdac:	4919      	ldr	r1, [pc, #100]	; (800ce14 <HAL_RCCEx_GetPLL2ClockFreq+0x150>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cdae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cdb2:	6b93      	ldr	r3, [r2, #56]	; 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cdb4:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cdb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cdbc:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 800cdc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cdc4:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cdc6:	ee06 3a10 	vmov	s12, r3
 800cdca:	ee05 1a90 	vmov	s11, r1
 800cdce:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800cdd2:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800cdd6:	ee36 6a26 	vadd.f32	s12, s12, s13
 800cdda:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800cdde:	eef0 7a46 	vmov.f32	s15, s12
 800cde2:	eee7 7a05 	vfma.f32	s15, s14, s10
 800cde6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800cdea:	e7a1      	b.n	800cd30 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cdec:	ee07 3a90 	vmov	s15, r3
 800cdf0:	ed9f 5a09 	vldr	s10, [pc, #36]	; 800ce18 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 800cdf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cdf8:	e787      	b.n	800cd0a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cdfa:	ee07 3a90 	vmov	s15, r3
 800cdfe:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800ce1c <HAL_RCCEx_GetPLL2ClockFreq+0x158>
 800ce02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ce06:	e780      	b.n	800cd0a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 800ce08:	58024400 	.word	0x58024400
 800ce0c:	4a742400 	.word	0x4a742400
 800ce10:	39000000 	.word	0x39000000
 800ce14:	03d09000 	.word	0x03d09000
 800ce18:	4bbebc20 	.word	0x4bbebc20
 800ce1c:	4c742400 	.word	0x4c742400

0800ce20 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ce20:	4a50      	ldr	r2, [pc, #320]	; (800cf64 <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
{
 800ce22:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ce24:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ce26:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ce28:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll3m != 0U)
 800ce2a:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ce2e:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ce32:	6c54      	ldr	r4, [r2, #68]	; 0x44
  if (pll3m != 0U)
 800ce34:	d05d      	beq.n	800cef2 <HAL_RCCEx_GetPLL3ClockFreq+0xd2>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ce36:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ce3a:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ce3e:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ce42:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800ce46:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ce48:	ee07 4a90 	vmov	s15, r4
 800ce4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800ce50:	d003      	beq.n	800ce5a <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 800ce52:	2902      	cmp	r1, #2
 800ce54:	d078      	beq.n	800cf48 <HAL_RCCEx_GetPLL3ClockFreq+0x128>
 800ce56:	2900      	cmp	r1, #0
 800ce58:	d050      	beq.n	800cefc <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ce5a:	ee07 3a90 	vmov	s15, r3
 800ce5e:	ed9f 5a42 	vldr	s10, [pc, #264]	; 800cf68 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800ce62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ce66:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800ce68:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800ce6c:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 800cf6c <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 800ce70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce74:	ee07 3a90 	vmov	s15, r3
 800ce78:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800ce7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ce80:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800ce84:	eee7 7a06 	vfma.f32	s15, s14, s12
 800ce88:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800ce8c:	4a35      	ldr	r2, [pc, #212]	; (800cf64 <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
 800ce8e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800ce92:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800ce94:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800ce98:	ee07 3a90 	vmov	s15, r3
 800ce9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800cea0:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800cea2:	ee77 7a86 	vadd.f32	s15, s15, s12
 800cea6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ceaa:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800ceae:	ed80 7a00 	vstr	s14, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800ceb2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800ceb4:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800ceb8:	ee07 3a90 	vmov	s15, r3
 800cebc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cec0:	ee77 7a86 	vadd.f32	s15, s15, s12
 800cec4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cec8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800cecc:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800ced0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800ced2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800ced6:	ee07 3a10 	vmov	s14, r3
 800ceda:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cede:	ee37 7a06 	vadd.f32	s14, s14, s12
 800cee2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cee6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ceea:	ee17 3a90 	vmov	r3, s15
 800ceee:	6083      	str	r3, [r0, #8]
}
 800cef0:	4770      	bx	lr
 800cef2:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800cef4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800cef8:	6083      	str	r3, [r0, #8]
}
 800cefa:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cefc:	6811      	ldr	r1, [r2, #0]
 800cefe:	0689      	lsls	r1, r1, #26
 800cf00:	d529      	bpl.n	800cf56 <HAL_RCCEx_GetPLL3ClockFreq+0x136>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cf02:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cf04:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cf08:	4919      	ldr	r1, [pc, #100]	; (800cf70 <HAL_RCCEx_GetPLL3ClockFreq+0x150>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cf0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf0e:	6c13      	ldr	r3, [r2, #64]	; 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cf10:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cf14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cf18:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800cf6c <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 800cf1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cf20:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cf22:	ee06 3a10 	vmov	s12, r3
 800cf26:	ee05 1a90 	vmov	s11, r1
 800cf2a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800cf2e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800cf32:	ee36 6a26 	vadd.f32	s12, s12, s13
 800cf36:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800cf3a:	eef0 7a46 	vmov.f32	s15, s12
 800cf3e:	eee7 7a05 	vfma.f32	s15, s14, s10
 800cf42:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800cf46:	e7a1      	b.n	800ce8c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cf48:	ee07 3a90 	vmov	s15, r3
 800cf4c:	ed9f 5a09 	vldr	s10, [pc, #36]	; 800cf74 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 800cf50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cf54:	e787      	b.n	800ce66 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cf56:	ee07 3a90 	vmov	s15, r3
 800cf5a:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800cf78 <HAL_RCCEx_GetPLL3ClockFreq+0x158>
 800cf5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cf62:	e780      	b.n	800ce66 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 800cf64:	58024400 	.word	0x58024400
 800cf68:	4a742400 	.word	0x4a742400
 800cf6c:	39000000 	.word	0x39000000
 800cf70:	03d09000 	.word	0x03d09000
 800cf74:	4bbebc20 	.word	0x4bbebc20
 800cf78:	4c742400 	.word	0x4c742400

0800cf7c <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cf7c:	4a51      	ldr	r2, [pc, #324]	; (800d0c4 <HAL_RCCEx_GetPLL1ClockFreq+0x148>)
{
 800cf7e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cf80:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800cf82:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800cf84:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll1m != 0U)
 800cf86:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800cf8a:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800cf8e:	6b54      	ldr	r4, [r2, #52]	; 0x34
  if (pll1m != 0U)
 800cf90:	d05e      	beq.n	800d050 <HAL_RCCEx_GetPLL1ClockFreq+0xd4>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800cf92:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800cf96:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cf9a:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800cf9e:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800cfa2:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800cfa4:	ee07 4a90 	vmov	s15, r4
 800cfa8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800cfac:	f000 8082 	beq.w	800d0b4 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
 800cfb0:	2902      	cmp	r1, #2
 800cfb2:	d078      	beq.n	800d0a6 <HAL_RCCEx_GetPLL1ClockFreq+0x12a>
 800cfb4:	2900      	cmp	r1, #0
 800cfb6:	d050      	beq.n	800d05a <HAL_RCCEx_GetPLL1ClockFreq+0xde>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cfb8:	ee07 3a90 	vmov	s15, r3
 800cfbc:	ed9f 5a42 	vldr	s10, [pc, #264]	; 800d0c8 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 800cfc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cfc4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cfc6:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800cfca:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800d0cc <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 800cfce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cfd2:	ee07 3a90 	vmov	s15, r3
 800cfd6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800cfda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cfde:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800cfe2:	eee7 7a06 	vfma.f32	s15, s14, s12
 800cfe6:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800cfea:	4a36      	ldr	r2, [pc, #216]	; (800d0c4 <HAL_RCCEx_GetPLL1ClockFreq+0x148>)
 800cfec:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800cff0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cff2:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800cff6:	ee07 3a90 	vmov	s15, r3
 800cffa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800cffe:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800d000:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d004:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d008:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800d00c:	ed80 7a00 	vstr	s14, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800d010:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800d012:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800d016:	ee07 3a90 	vmov	s15, r3
 800d01a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d01e:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d026:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800d02a:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d02e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800d030:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800d034:	ee07 3a10 	vmov	s14, r3
 800d038:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d03c:	ee37 7a06 	vadd.f32	s14, s14, s12
 800d040:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d044:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d048:	ee17 3a90 	vmov	r3, s15
 800d04c:	6083      	str	r3, [r0, #8]
}
 800d04e:	4770      	bx	lr
 800d050:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d052:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d056:	6083      	str	r3, [r0, #8]
}
 800d058:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d05a:	6811      	ldr	r1, [r2, #0]
 800d05c:	0689      	lsls	r1, r1, #26
 800d05e:	d5ab      	bpl.n	800cfb8 <HAL_RCCEx_GetPLL1ClockFreq+0x3c>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d060:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d062:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d066:	491a      	ldr	r1, [pc, #104]	; (800d0d0 <HAL_RCCEx_GetPLL1ClockFreq+0x154>)
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d068:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d06c:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d06e:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d072:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d076:	ed9f 5a15 	vldr	s10, [pc, #84]	; 800d0cc <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 800d07a:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d07e:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d080:	ee06 3a10 	vmov	s12, r3
 800d084:	ee05 1a90 	vmov	s11, r1
 800d088:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800d08c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800d090:	ee36 6a26 	vadd.f32	s12, s12, s13
 800d094:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800d098:	eef0 7a46 	vmov.f32	s15, s12
 800d09c:	eee7 7a05 	vfma.f32	s15, s14, s10
 800d0a0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800d0a4:	e7a1      	b.n	800cfea <HAL_RCCEx_GetPLL1ClockFreq+0x6e>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d0a6:	ee07 3a90 	vmov	s15, r3
 800d0aa:	ed9f 5a0a 	vldr	s10, [pc, #40]	; 800d0d4 <HAL_RCCEx_GetPLL1ClockFreq+0x158>
 800d0ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d0b2:	e787      	b.n	800cfc4 <HAL_RCCEx_GetPLL1ClockFreq+0x48>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d0b4:	ee07 3a90 	vmov	s15, r3
 800d0b8:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800d0d8 <HAL_RCCEx_GetPLL1ClockFreq+0x15c>
 800d0bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d0c0:	e780      	b.n	800cfc4 <HAL_RCCEx_GetPLL1ClockFreq+0x48>
 800d0c2:	bf00      	nop
 800d0c4:	58024400 	.word	0x58024400
 800d0c8:	4c742400 	.word	0x4c742400
 800d0cc:	39000000 	.word	0x39000000
 800d0d0:	03d09000 	.word	0x03d09000
 800d0d4:	4bbebc20 	.word	0x4bbebc20
 800d0d8:	4a742400 	.word	0x4a742400

0800d0dc <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800d0dc:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 800d0e0:	430b      	orrs	r3, r1
{
 800d0e2:	b500      	push	{lr}
 800d0e4:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800d0e6:	f000 8083 	beq.w	800d1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800d0ea:	f5a0 7300 	sub.w	r3, r0, #512	; 0x200
 800d0ee:	430b      	orrs	r3, r1
 800d0f0:	d038      	beq.n	800d164 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800d0f2:	f5a0 6380 	sub.w	r3, r0, #1024	; 0x400
 800d0f6:	430b      	orrs	r3, r1
 800d0f8:	f000 80e6 	beq.w	800d2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800d0fc:	f5a0 6300 	sub.w	r3, r0, #2048	; 0x800
 800d100:	430b      	orrs	r3, r1
 800d102:	f000 8089 	beq.w	800d218 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800d106:	f5a0 5380 	sub.w	r3, r0, #4096	; 0x1000
 800d10a:	430b      	orrs	r3, r1
 800d10c:	d060      	beq.n	800d1d0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800d10e:	f5a0 5300 	sub.w	r3, r0, #8192	; 0x2000
 800d112:	430b      	orrs	r3, r1
 800d114:	f000 8112 	beq.w	800d33c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800d118:	f5a0 2300 	sub.w	r3, r0, #524288	; 0x80000
 800d11c:	430b      	orrs	r3, r1
 800d11e:	f000 80a3 	beq.w	800d268 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800d122:	f5a0 3380 	sub.w	r3, r0, #65536	; 0x10000
 800d126:	430b      	orrs	r3, r1
 800d128:	f000 80fa 	beq.w	800d320 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800d12c:	f5a0 4380 	sub.w	r3, r0, #16384	; 0x4000
 800d130:	430b      	orrs	r3, r1
 800d132:	f000 8143 	beq.w	800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800d136:	f5a0 4000 	sub.w	r0, r0, #32768	; 0x8000
 800d13a:	4308      	orrs	r0, r1
 800d13c:	d137      	bne.n	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800d13e:	4a9a      	ldr	r2, [pc, #616]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d140:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800d142:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
    switch (srcclk)
 800d146:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d14a:	f000 8084 	beq.w	800d256 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800d14e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d152:	f000 8157 	beq.w	800d404 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800d156:	bb53      	cbnz	r3, 800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d158:	6810      	ldr	r0, [r2, #0]
 800d15a:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800d15e:	d044      	beq.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = HSE_VALUE;
 800d160:	4892      	ldr	r0, [pc, #584]	; (800d3ac <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800d162:	e042      	b.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800d164:	4a90      	ldr	r2, [pc, #576]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d166:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800d168:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
    switch (saiclocksource)
 800d16c:	2b80      	cmp	r3, #128	; 0x80
 800d16e:	f000 80a6 	beq.w	800d2be <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800d172:	d920      	bls.n	800d1b6 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800d174:	2bc0      	cmp	r3, #192	; 0xc0
 800d176:	d037      	beq.n	800d1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800d178:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d17c:	d117      	bne.n	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d17e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d180:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d182:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d186:	0749      	lsls	r1, r1, #29
 800d188:	d502      	bpl.n	800d190 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	f000 80c2 	beq.w	800d314 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d190:	4a85      	ldr	r2, [pc, #532]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d192:	6812      	ldr	r2, [r2, #0]
 800d194:	05d0      	lsls	r0, r2, #23
 800d196:	d503      	bpl.n	800d1a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 800d198:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d19c:	f000 8102 	beq.w	800d3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d1a0:	4a81      	ldr	r2, [pc, #516]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d1a2:	6812      	ldr	r2, [r2, #0]
 800d1a4:	0391      	lsls	r1, r2, #14
 800d1a6:	d502      	bpl.n	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800d1a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d1ac:	d0d8      	beq.n	800d160 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
    switch (srcclk)
 800d1ae:	2000      	movs	r0, #0
}
 800d1b0:	b005      	add	sp, #20
 800d1b2:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d04d      	beq.n	800d256 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800d1ba:	2b40      	cmp	r3, #64	; 0x40
 800d1bc:	d1f7      	bne.n	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d1be:	6810      	ldr	r0, [r2, #0]
 800d1c0:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800d1c4:	d011      	beq.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d1c6:	a801      	add	r0, sp, #4
 800d1c8:	f7ff fd7c 	bl	800ccc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d1cc:	9801      	ldr	r0, [sp, #4]
 800d1ce:	e00c      	b.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800d1d0:	4a75      	ldr	r2, [pc, #468]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d1d2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800d1d4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
    switch (srcclk)
 800d1d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d1dc:	d06f      	beq.n	800d2be <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800d1de:	d938      	bls.n	800d252 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800d1e0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800d1e4:	f040 8088 	bne.w	800d2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x21c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800d1e8:	4871      	ldr	r0, [pc, #452]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
}
 800d1ea:	b005      	add	sp, #20
 800d1ec:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800d1f0:	4b6d      	ldr	r3, [pc, #436]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d1f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d1f4:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 800d1f8:	2b04      	cmp	r3, #4
 800d1fa:	d8d8      	bhi.n	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800d1fc:	a201      	add	r2, pc, #4	; (adr r2, 800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x128>)
 800d1fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d202:	bf00      	nop
 800d204:	0800d2a7 	.word	0x0800d2a7
 800d208:	0800d283 	.word	0x0800d283
 800d20c:	0800d293 	.word	0x0800d293
 800d210:	0800d1e9 	.word	0x0800d1e9
 800d214:	0800d28f 	.word	0x0800d28f
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800d218:	4a63      	ldr	r2, [pc, #396]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d21a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800d21c:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    switch (saiclocksource)
 800d220:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d224:	d04b      	beq.n	800d2be <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800d226:	d944      	bls.n	800d2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
 800d228:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800d22c:	d0dc      	beq.n	800d1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800d22e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d232:	d1bc      	bne.n	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d234:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d236:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d238:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d23c:	0752      	lsls	r2, r2, #29
 800d23e:	d5a7      	bpl.n	800d190 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800d240:	2b00      	cmp	r3, #0
 800d242:	d1a5      	bne.n	800d190 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d244:	4b58      	ldr	r3, [pc, #352]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d246:	485b      	ldr	r0, [pc, #364]	; (800d3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800d24e:	40d8      	lsrs	r0, r3
 800d250:	e7cb      	b.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 800d252:	2b00      	cmp	r3, #0
 800d254:	d154      	bne.n	800d300 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d256:	6810      	ldr	r0, [r2, #0]
 800d258:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800d25c:	d0c5      	beq.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d25e:	a801      	add	r0, sp, #4
 800d260:	f7ff fe8c 	bl	800cf7c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d264:	9802      	ldr	r0, [sp, #8]
 800d266:	e7c0      	b.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800d268:	4a4f      	ldr	r2, [pc, #316]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d26a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800d26c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
    switch (srcclk)
 800d270:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d274:	f000 80d0 	beq.w	800d418 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
 800d278:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d27c:	d0da      	beq.n	800d234 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d195      	bne.n	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d282:	4b49      	ldr	r3, [pc, #292]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d284:	6818      	ldr	r0, [r3, #0]
 800d286:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800d28a:	d0ae      	beq.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d28c:	e79b      	b.n	800d1c6 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d28e:	4a46      	ldr	r2, [pc, #280]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d290:	e775      	b.n	800d17e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d292:	4b45      	ldr	r3, [pc, #276]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d294:	6818      	ldr	r0, [r3, #0]
 800d296:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800d29a:	d0a6      	beq.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d29c:	a801      	add	r0, sp, #4
 800d29e:	f7ff fdbf 	bl	800ce20 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d2a2:	9801      	ldr	r0, [sp, #4]
 800d2a4:	e7a1      	b.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d2a6:	4b40      	ldr	r3, [pc, #256]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d2a8:	6818      	ldr	r0, [r3, #0]
 800d2aa:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800d2ae:	d09c      	beq.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d2b0:	e7d5      	b.n	800d25e <HAL_RCCEx_GetPeriphCLKFreq+0x182>
    switch (saiclocksource)
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d0cf      	beq.n	800d256 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800d2b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d2ba:	d080      	beq.n	800d1be <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 800d2bc:	e777      	b.n	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d2be:	6810      	ldr	r0, [r2, #0]
 800d2c0:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800d2c4:	d091      	beq.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d2c6:	e7e9      	b.n	800d29c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800d2c8:	4a37      	ldr	r2, [pc, #220]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d2ca:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800d2cc:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
    switch (saiclocksource)
 800d2d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d2d4:	d0f3      	beq.n	800d2be <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800d2d6:	d806      	bhi.n	800d2e6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d0bc      	beq.n	800d256 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800d2dc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d2e0:	f43f af6d 	beq.w	800d1be <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 800d2e4:	e763      	b.n	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800d2e6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800d2ea:	f43f af7d 	beq.w	800d1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800d2ee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d2f2:	f43f af44 	beq.w	800d17e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 800d2f6:	e75a      	b.n	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    switch (srcclk)
 800d2f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d2fc:	d09a      	beq.n	800d234 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800d2fe:	e756      	b.n	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800d300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d304:	f43f af5b 	beq.w	800d1be <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 800d308:	e751      	b.n	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d30a:	6810      	ldr	r0, [r2, #0]
 800d30c:	f010 0004 	ands.w	r0, r0, #4
 800d310:	f43f af6b 	beq.w	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d314:	6813      	ldr	r3, [r2, #0]
 800d316:	4827      	ldr	r0, [pc, #156]	; (800d3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800d318:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800d31c:	40d8      	lsrs	r0, r3
 800d31e:	e764      	b.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800d320:	4b21      	ldr	r3, [pc, #132]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d322:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    switch (srcclk)
 800d324:	03d2      	lsls	r2, r2, #15
 800d326:	d5bf      	bpl.n	800d2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d328:	6818      	ldr	r0, [r3, #0]
 800d32a:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800d32e:	f43f af5c 	beq.w	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d332:	a801      	add	r0, sp, #4
 800d334:	f7ff fcc6 	bl	800ccc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d338:	9803      	ldr	r0, [sp, #12]
 800d33a:	e756      	b.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800d33c:	4a1a      	ldr	r2, [pc, #104]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d33e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800d340:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
    switch (srcclk)
 800d344:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800d348:	d0df      	beq.n	800d30a <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800d34a:	d810      	bhi.n	800d36e <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 800d34c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d350:	d058      	beq.n	800d404 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800d352:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d356:	d118      	bne.n	800d38a <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d358:	4b13      	ldr	r3, [pc, #76]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d35a:	6818      	ldr	r0, [r3, #0]
 800d35c:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800d360:	f43f af43 	beq.w	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d364:	a801      	add	r0, sp, #4
 800d366:	f7ff fd5b 	bl	800ce20 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d36a:	9802      	ldr	r0, [sp, #8]
 800d36c:	e73d      	b.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 800d36e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800d372:	d012      	beq.n	800d39a <HAL_RCCEx_GetPeriphCLKFreq+0x2be>
 800d374:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d378:	f47f af19 	bne.w	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d37c:	4b0a      	ldr	r3, [pc, #40]	; (800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d37e:	6818      	ldr	r0, [r3, #0]
 800d380:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800d384:	f43f af31 	beq.w	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d388:	e6ea      	b.n	800d160 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
    switch (srcclk)
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	f47f af0f 	bne.w	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
}
 800d390:	b005      	add	sp, #20
 800d392:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 800d396:	f7fe bcff 	b.w	800bd98 <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d39a:	6810      	ldr	r0, [r2, #0]
 800d39c:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800d3a0:	f43f af23 	beq.w	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = CSI_VALUE;
 800d3a4:	4804      	ldr	r0, [pc, #16]	; (800d3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800d3a6:	e720      	b.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d3a8:	58024400 	.word	0x58024400
 800d3ac:	017d7840 	.word	0x017d7840
 800d3b0:	00bb8000 	.word	0x00bb8000
 800d3b4:	03d09000 	.word	0x03d09000
 800d3b8:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800d3bc:	4b28      	ldr	r3, [pc, #160]	; (800d460 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800d3be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d3c0:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    switch (srcclk)
 800d3c4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d3c8:	d037      	beq.n	800d43a <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
 800d3ca:	d814      	bhi.n	800d3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 800d3cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d3d0:	d03f      	beq.n	800d452 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 800d3d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d3d6:	d0bf      	beq.n	800d358 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	f47f aee8 	bne.w	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d3de:	f7fe fc9b 	bl	800bd18 <HAL_RCC_GetHCLKFreq>
 800d3e2:	4b1f      	ldr	r3, [pc, #124]	; (800d460 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800d3e4:	4a1f      	ldr	r2, [pc, #124]	; (800d464 <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
 800d3e6:	6a1b      	ldr	r3, [r3, #32]
 800d3e8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800d3ec:	5cd3      	ldrb	r3, [r2, r3]
 800d3ee:	f003 031f 	and.w	r3, r3, #31
 800d3f2:	40d8      	lsrs	r0, r3
        break;
 800d3f4:	e6f9      	b.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 800d3f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d3fa:	d017      	beq.n	800d42c <HAL_RCCEx_GetPeriphCLKFreq+0x350>
 800d3fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d400:	d0bc      	beq.n	800d37c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800d402:	e6d4      	b.n	800d1ae <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d404:	6810      	ldr	r0, [r2, #0]
 800d406:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800d40a:	f43f aeee 	beq.w	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d40e:	a801      	add	r0, sp, #4
 800d410:	f7ff fc58 	bl	800ccc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d414:	9802      	ldr	r0, [sp, #8]
 800d416:	e6e8      	b.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d418:	6810      	ldr	r0, [r2, #0]
 800d41a:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800d41e:	f43f aee4 	beq.w	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d422:	a801      	add	r0, sp, #4
 800d424:	f7ff fcfc 	bl	800ce20 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800d428:	9803      	ldr	r0, [sp, #12]
 800d42a:	e6de      	b.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d42c:	4b0c      	ldr	r3, [pc, #48]	; (800d460 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800d42e:	6818      	ldr	r0, [r3, #0]
 800d430:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800d434:	f43f aed9 	beq.w	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d438:	e7b4      	b.n	800d3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d43a:	4b09      	ldr	r3, [pc, #36]	; (800d460 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800d43c:	6818      	ldr	r0, [r3, #0]
 800d43e:	f010 0004 	ands.w	r0, r0, #4
 800d442:	f43f aed2 	beq.w	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	4807      	ldr	r0, [pc, #28]	; (800d468 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
 800d44a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800d44e:	40d8      	lsrs	r0, r3
 800d450:	e6cb      	b.n	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d452:	4b03      	ldr	r3, [pc, #12]	; (800d460 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800d454:	6818      	ldr	r0, [r3, #0]
 800d456:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800d45a:	f43f aec6 	beq.w	800d1ea <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d45e:	e7d6      	b.n	800d40e <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 800d460:	58024400 	.word	0x58024400
 800d464:	0801df64 	.word	0x0801df64
 800d468:	03d09000 	.word	0x03d09000

0800d46c <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d46c:	2800      	cmp	r0, #0
 800d46e:	f000 80a5 	beq.w	800d5bc <HAL_TIM_Base_Init+0x150>
{
 800d472:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d474:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800d478:	4604      	mov	r4, r0
 800d47a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d076      	beq.n	800d570 <HAL_TIM_Base_Init+0x104>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d482:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800d484:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d486:	494e      	ldr	r1, [pc, #312]	; (800d5c0 <HAL_TIM_Base_Init+0x154>)
 800d488:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 800d48c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d490:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800d494:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d496:	fab1 f181 	clz	r1, r1
 800d49a:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800d49e:	d027      	beq.n	800d4f0 <HAL_TIM_Base_Init+0x84>
 800d4a0:	bb31      	cbnz	r1, 800d4f0 <HAL_TIM_Base_Init+0x84>
 800d4a2:	4848      	ldr	r0, [pc, #288]	; (800d5c4 <HAL_TIM_Base_Init+0x158>)
 800d4a4:	4d48      	ldr	r5, [pc, #288]	; (800d5c8 <HAL_TIM_Base_Init+0x15c>)
 800d4a6:	4282      	cmp	r2, r0
 800d4a8:	d067      	beq.n	800d57a <HAL_TIM_Base_Init+0x10e>
 800d4aa:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800d4ae:	4282      	cmp	r2, r0
 800d4b0:	d063      	beq.n	800d57a <HAL_TIM_Base_Init+0x10e>
 800d4b2:	1b55      	subs	r5, r2, r5
 800d4b4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800d4b8:	fab5 f585 	clz	r5, r5
 800d4bc:	4282      	cmp	r2, r0
 800d4be:	ea4f 1555 	mov.w	r5, r5, lsr #5
 800d4c2:	d063      	beq.n	800d58c <HAL_TIM_Base_Init+0x120>
 800d4c4:	2d00      	cmp	r5, #0
 800d4c6:	d161      	bne.n	800d58c <HAL_TIM_Base_Init+0x120>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d4c8:	4840      	ldr	r0, [pc, #256]	; (800d5cc <HAL_TIM_Base_Init+0x160>)
 800d4ca:	4941      	ldr	r1, [pc, #260]	; (800d5d0 <HAL_TIM_Base_Init+0x164>)
 800d4cc:	428a      	cmp	r2, r1
 800d4ce:	bf18      	it	ne
 800d4d0:	4282      	cmpne	r2, r0
 800d4d2:	d065      	beq.n	800d5a0 <HAL_TIM_Base_Init+0x134>
 800d4d4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800d4d8:	428a      	cmp	r2, r1
 800d4da:	d061      	beq.n	800d5a0 <HAL_TIM_Base_Init+0x134>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d4dc:	69a0      	ldr	r0, [r4, #24]
 800d4de:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d4e2:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d4e4:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800d4e6:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d4e8:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d4ea:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d4ec:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d4ee:	e023      	b.n	800d538 <HAL_TIM_Base_Init+0xcc>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d4f0:	4d35      	ldr	r5, [pc, #212]	; (800d5c8 <HAL_TIM_Base_Init+0x15c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d4f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800d4f6:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d4f8:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 800d4fa:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d4fc:	fab5 f585 	clz	r5, r5
 800d500:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d502:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800d504:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d508:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d50a:	69a0      	ldr	r0, [r4, #24]
 800d50c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d510:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800d512:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d514:	68e3      	ldr	r3, [r4, #12]
 800d516:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d518:	6863      	ldr	r3, [r4, #4]
 800d51a:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d51c:	b951      	cbnz	r1, 800d534 <HAL_TIM_Base_Init+0xc8>
 800d51e:	b94d      	cbnz	r5, 800d534 <HAL_TIM_Base_Init+0xc8>
 800d520:	492a      	ldr	r1, [pc, #168]	; (800d5cc <HAL_TIM_Base_Init+0x160>)
 800d522:	4b2b      	ldr	r3, [pc, #172]	; (800d5d0 <HAL_TIM_Base_Init+0x164>)
 800d524:	429a      	cmp	r2, r3
 800d526:	bf18      	it	ne
 800d528:	428a      	cmpne	r2, r1
 800d52a:	d003      	beq.n	800d534 <HAL_TIM_Base_Init+0xc8>
 800d52c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d530:	429a      	cmp	r2, r3
 800d532:	d101      	bne.n	800d538 <HAL_TIM_Base_Init+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d534:	6963      	ldr	r3, [r4, #20]
 800d536:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d538:	2301      	movs	r3, #1
  return HAL_OK;
 800d53a:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800d53c:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d53e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d542:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800d546:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800d54a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800d54e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800d552:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d556:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d55a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800d55e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d562:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800d566:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800d56a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800d56e:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800d570:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800d574:	f7f9 f896 	bl	80066a4 <HAL_TIM_Base_MspInit>
 800d578:	e783      	b.n	800d482 <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d57a:	1b55      	subs	r5, r2, r5
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d57c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800d580:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d582:	fab5 f585 	clz	r5, r5
    tmpcr1 |= Structure->CounterMode;
 800d586:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d588:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d58a:	e7ba      	b.n	800d502 <HAL_TIM_Base_Init+0x96>
    tmpcr1 |= Structure->CounterMode;
 800d58c:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d58e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800d592:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d594:	480f      	ldr	r0, [pc, #60]	; (800d5d4 <HAL_TIM_Base_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d596:	4282      	cmp	r2, r0
 800d598:	d0b3      	beq.n	800d502 <HAL_TIM_Base_Init+0x96>
 800d59a:	2d00      	cmp	r5, #0
 800d59c:	d1b1      	bne.n	800d502 <HAL_TIM_Base_Init+0x96>
 800d59e:	e793      	b.n	800d4c8 <HAL_TIM_Base_Init+0x5c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d5a0:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800d5a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d5a6:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d5a8:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d5aa:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d5ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d5b0:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800d5b2:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800d5b4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d5b6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d5b8:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d5ba:	e7b1      	b.n	800d520 <HAL_TIM_Base_Init+0xb4>
    return HAL_ERROR;
 800d5bc:	2001      	movs	r0, #1
}
 800d5be:	4770      	bx	lr
 800d5c0:	40010000 	.word	0x40010000
 800d5c4:	40000400 	.word	0x40000400
 800d5c8:	40010400 	.word	0x40010400
 800d5cc:	40014000 	.word	0x40014000
 800d5d0:	40014400 	.word	0x40014400
 800d5d4:	40000c00 	.word	0x40000c00

0800d5d8 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800d5d8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800d5dc:	2b01      	cmp	r3, #1
 800d5de:	d13d      	bne.n	800d65c <HAL_TIM_Base_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d5e0:	6802      	ldr	r2, [r0, #0]
 800d5e2:	4b23      	ldr	r3, [pc, #140]	; (800d670 <HAL_TIM_Base_Start+0x98>)
 800d5e4:	4923      	ldr	r1, [pc, #140]	; (800d674 <HAL_TIM_Base_Start+0x9c>)
 800d5e6:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800d5ea:	bf18      	it	ne
 800d5ec:	429a      	cmpne	r2, r3
{
 800d5ee:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d5f0:	bf0c      	ite	eq
 800d5f2:	2301      	moveq	r3, #1
 800d5f4:	2300      	movne	r3, #0
 800d5f6:	4d20      	ldr	r5, [pc, #128]	; (800d678 <HAL_TIM_Base_Start+0xa0>)
  htim->State = HAL_TIM_STATE_BUSY;
 800d5f8:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d5fa:	42aa      	cmp	r2, r5
 800d5fc:	bf08      	it	eq
 800d5fe:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800d602:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d606:	4c1d      	ldr	r4, [pc, #116]	; (800d67c <HAL_TIM_Base_Start+0xa4>)
 800d608:	428a      	cmp	r2, r1
 800d60a:	bf08      	it	eq
 800d60c:	f043 0301 	orreq.w	r3, r3, #1
 800d610:	481b      	ldr	r0, [pc, #108]	; (800d680 <HAL_TIM_Base_Start+0xa8>)
 800d612:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 800d616:	42a2      	cmp	r2, r4
 800d618:	bf08      	it	eq
 800d61a:	f043 0301 	orreq.w	r3, r3, #1
 800d61e:	4282      	cmp	r2, r0
 800d620:	bf08      	it	eq
 800d622:	f043 0301 	orreq.w	r3, r3, #1
 800d626:	428a      	cmp	r2, r1
 800d628:	bf08      	it	eq
 800d62a:	f043 0301 	orreq.w	r3, r3, #1
 800d62e:	b933      	cbnz	r3, 800d63e <HAL_TIM_Base_Start+0x66>
 800d630:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800d634:	1a10      	subs	r0, r2, r0
 800d636:	fab0 f080 	clz	r0, r0
 800d63a:	0940      	lsrs	r0, r0, #5
 800d63c:	b198      	cbz	r0, 800d666 <HAL_TIM_Base_Start+0x8e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d63e:	6891      	ldr	r1, [r2, #8]
 800d640:	4b10      	ldr	r3, [pc, #64]	; (800d684 <HAL_TIM_Base_Start+0xac>)
 800d642:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d644:	2b06      	cmp	r3, #6
 800d646:	d00b      	beq.n	800d660 <HAL_TIM_Base_Start+0x88>
 800d648:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d64c:	d008      	beq.n	800d660 <HAL_TIM_Base_Start+0x88>
      __HAL_TIM_ENABLE(htim);
 800d64e:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800d650:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800d652:	f043 0301 	orr.w	r3, r3, #1
 800d656:	6013      	str	r3, [r2, #0]
}
 800d658:	bc30      	pop	{r4, r5}
 800d65a:	4770      	bx	lr
    return HAL_ERROR;
 800d65c:	2001      	movs	r0, #1
}
 800d65e:	4770      	bx	lr
  return HAL_OK;
 800d660:	2000      	movs	r0, #0
}
 800d662:	bc30      	pop	{r4, r5}
 800d664:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800d666:	6813      	ldr	r3, [r2, #0]
 800d668:	f043 0301 	orr.w	r3, r3, #1
 800d66c:	6013      	str	r3, [r2, #0]
 800d66e:	e7f3      	b.n	800d658 <HAL_TIM_Base_Start+0x80>
 800d670:	40010000 	.word	0x40010000
 800d674:	40000800 	.word	0x40000800
 800d678:	40000400 	.word	0x40000400
 800d67c:	40000c00 	.word	0x40000c00
 800d680:	40010400 	.word	0x40010400
 800d684:	00010007 	.word	0x00010007

0800d688 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800d688:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800d68c:	2b01      	cmp	r3, #1
 800d68e:	d141      	bne.n	800d714 <HAL_TIM_Base_Start_IT+0x8c>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d690:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800d692:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d694:	4b24      	ldr	r3, [pc, #144]	; (800d728 <HAL_TIM_Base_Start_IT+0xa0>)
 800d696:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800d69a:	bf18      	it	ne
 800d69c:	429a      	cmpne	r2, r3
{
 800d69e:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d6a0:	bf0c      	ite	eq
 800d6a2:	2301      	moveq	r3, #1
 800d6a4:	2300      	movne	r3, #0
 800d6a6:	4d21      	ldr	r5, [pc, #132]	; (800d72c <HAL_TIM_Base_Start_IT+0xa4>)
 800d6a8:	4c21      	ldr	r4, [pc, #132]	; (800d730 <HAL_TIM_Base_Start_IT+0xa8>)
 800d6aa:	42aa      	cmp	r2, r5
 800d6ac:	bf08      	it	eq
 800d6ae:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800d6b2:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d6b6:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d6b8:	42a2      	cmp	r2, r4
 800d6ba:	bf08      	it	eq
 800d6bc:	f043 0301 	orreq.w	r3, r3, #1
 800d6c0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d6c4:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d6c8:	481a      	ldr	r0, [pc, #104]	; (800d734 <HAL_TIM_Base_Start_IT+0xac>)
 800d6ca:	42a2      	cmp	r2, r4
 800d6cc:	bf08      	it	eq
 800d6ce:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d6d2:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d6d4:	4282      	cmp	r2, r0
 800d6d6:	bf08      	it	eq
 800d6d8:	f043 0301 	orreq.w	r3, r3, #1
 800d6dc:	4916      	ldr	r1, [pc, #88]	; (800d738 <HAL_TIM_Base_Start_IT+0xb0>)
 800d6de:	428a      	cmp	r2, r1
 800d6e0:	bf08      	it	eq
 800d6e2:	f043 0301 	orreq.w	r3, r3, #1
 800d6e6:	b933      	cbnz	r3, 800d6f6 <HAL_TIM_Base_Start_IT+0x6e>
 800d6e8:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800d6ec:	1a10      	subs	r0, r2, r0
 800d6ee:	fab0 f080 	clz	r0, r0
 800d6f2:	0940      	lsrs	r0, r0, #5
 800d6f4:	b198      	cbz	r0, 800d71e <HAL_TIM_Base_Start_IT+0x96>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d6f6:	6891      	ldr	r1, [r2, #8]
 800d6f8:	4b10      	ldr	r3, [pc, #64]	; (800d73c <HAL_TIM_Base_Start_IT+0xb4>)
 800d6fa:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d6fc:	2b06      	cmp	r3, #6
 800d6fe:	d00b      	beq.n	800d718 <HAL_TIM_Base_Start_IT+0x90>
 800d700:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d704:	d008      	beq.n	800d718 <HAL_TIM_Base_Start_IT+0x90>
      __HAL_TIM_ENABLE(htim);
 800d706:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800d708:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800d70a:	f043 0301 	orr.w	r3, r3, #1
 800d70e:	6013      	str	r3, [r2, #0]
}
 800d710:	bc30      	pop	{r4, r5}
 800d712:	4770      	bx	lr
    return HAL_ERROR;
 800d714:	2001      	movs	r0, #1
}
 800d716:	4770      	bx	lr
  return HAL_OK;
 800d718:	2000      	movs	r0, #0
}
 800d71a:	bc30      	pop	{r4, r5}
 800d71c:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800d71e:	6813      	ldr	r3, [r2, #0]
 800d720:	f043 0301 	orr.w	r3, r3, #1
 800d724:	6013      	str	r3, [r2, #0]
 800d726:	e7f3      	b.n	800d710 <HAL_TIM_Base_Start_IT+0x88>
 800d728:	40010000 	.word	0x40010000
 800d72c:	40000400 	.word	0x40000400
 800d730:	40000800 	.word	0x40000800
 800d734:	40010400 	.word	0x40010400
 800d738:	40001800 	.word	0x40001800
 800d73c:	00010007 	.word	0x00010007

0800d740 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 800d740:	2800      	cmp	r0, #0
 800d742:	f000 80cc 	beq.w	800d8de <HAL_TIM_Encoder_Init+0x19e>
{
 800d746:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800d748:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800d74c:	4604      	mov	r4, r0
 800d74e:	460d      	mov	r5, r1
 800d750:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800d754:	2b00      	cmp	r3, #0
 800d756:	f000 809b 	beq.w	800d890 <HAL_TIM_Encoder_Init+0x150>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d75a:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800d75c:	2102      	movs	r1, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d75e:	4a61      	ldr	r2, [pc, #388]	; (800d8e4 <HAL_TIM_Encoder_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800d760:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d764:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d768:	6899      	ldr	r1, [r3, #8]
 800d76a:	ea02 0201 	and.w	r2, r2, r1
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d76e:	495e      	ldr	r1, [pc, #376]	; (800d8e8 <HAL_TIM_Encoder_Init+0x1a8>)
 800d770:	eba3 0101 	sub.w	r1, r3, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d774:	609a      	str	r2, [r3, #8]
  tmpcr1 = TIMx->CR1;
 800d776:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d778:	fab1 f181 	clz	r1, r1
 800d77c:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800d780:	d02b      	beq.n	800d7da <HAL_TIM_Encoder_Init+0x9a>
 800d782:	bb51      	cbnz	r1, 800d7da <HAL_TIM_Encoder_Init+0x9a>
 800d784:	4859      	ldr	r0, [pc, #356]	; (800d8ec <HAL_TIM_Encoder_Init+0x1ac>)
 800d786:	4283      	cmp	r3, r0
 800d788:	f000 8087 	beq.w	800d89a <HAL_TIM_Encoder_Init+0x15a>
 800d78c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800d790:	4283      	cmp	r3, r0
 800d792:	f000 8082 	beq.w	800d89a <HAL_TIM_Encoder_Init+0x15a>
 800d796:	4e56      	ldr	r6, [pc, #344]	; (800d8f0 <HAL_TIM_Encoder_Init+0x1b0>)
 800d798:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800d79c:	1b9e      	subs	r6, r3, r6
 800d79e:	4283      	cmp	r3, r0
 800d7a0:	fab6 f686 	clz	r6, r6
 800d7a4:	ea4f 1656 	mov.w	r6, r6, lsr #5
 800d7a8:	f000 8081 	beq.w	800d8ae <HAL_TIM_Encoder_Init+0x16e>
 800d7ac:	2e00      	cmp	r6, #0
 800d7ae:	d17e      	bne.n	800d8ae <HAL_TIM_Encoder_Init+0x16e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d7b0:	4850      	ldr	r0, [pc, #320]	; (800d8f4 <HAL_TIM_Encoder_Init+0x1b4>)
 800d7b2:	4951      	ldr	r1, [pc, #324]	; (800d8f8 <HAL_TIM_Encoder_Init+0x1b8>)
 800d7b4:	428b      	cmp	r3, r1
 800d7b6:	bf18      	it	ne
 800d7b8:	4283      	cmpne	r3, r0
 800d7ba:	f000 8082 	beq.w	800d8c2 <HAL_TIM_Encoder_Init+0x182>
 800d7be:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800d7c2:	428b      	cmp	r3, r1
 800d7c4:	d07d      	beq.n	800d8c2 <HAL_TIM_Encoder_Init+0x182>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d7c6:	69a1      	ldr	r1, [r4, #24]
 800d7c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d7cc:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d7ce:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800d7d0:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800d7d2:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d7d4:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d7d6:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d7d8:	e023      	b.n	800d822 <HAL_TIM_Encoder_Init+0xe2>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d7da:	4e45      	ldr	r6, [pc, #276]	; (800d8f0 <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d7dc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800d7e0:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d7e2:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800d7e4:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d7e6:	fab6 f686 	clz	r6, r6
 800d7ea:	0976      	lsrs	r6, r6, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d7ec:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800d7ee:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d7f2:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d7f4:	69a0      	ldr	r0, [r4, #24]
 800d7f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d7fa:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 800d7fc:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d7fe:	68e2      	ldr	r2, [r4, #12]
 800d800:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d802:	6862      	ldr	r2, [r4, #4]
 800d804:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d806:	b951      	cbnz	r1, 800d81e <HAL_TIM_Encoder_Init+0xde>
 800d808:	b94e      	cbnz	r6, 800d81e <HAL_TIM_Encoder_Init+0xde>
 800d80a:	493a      	ldr	r1, [pc, #232]	; (800d8f4 <HAL_TIM_Encoder_Init+0x1b4>)
 800d80c:	4a3a      	ldr	r2, [pc, #232]	; (800d8f8 <HAL_TIM_Encoder_Init+0x1b8>)
 800d80e:	4293      	cmp	r3, r2
 800d810:	bf18      	it	ne
 800d812:	428b      	cmpne	r3, r1
 800d814:	d003      	beq.n	800d81e <HAL_TIM_Encoder_Init+0xde>
 800d816:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d81a:	4293      	cmp	r3, r2
 800d81c:	d101      	bne.n	800d822 <HAL_TIM_Encoder_Init+0xe2>
    TIMx->RCR = Structure->RepetitionCounter;
 800d81e:	6962      	ldr	r2, [r4, #20]
 800d820:	631a      	str	r2, [r3, #48]	; 0x30
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d822:	692a      	ldr	r2, [r5, #16]
  TIMx->EGR = TIM_EGR_UG;
 800d824:	2601      	movs	r6, #1
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d826:	68a9      	ldr	r1, [r5, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d828:	ea4f 1e02 	mov.w	lr, r2, lsl #4
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d82c:	69aa      	ldr	r2, [r5, #24]
  TIMx->EGR = TIM_EGR_UG;
 800d82e:	615e      	str	r6, [r3, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d830:	ea41 2c02 	orr.w	ip, r1, r2, lsl #8
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d834:	69e9      	ldr	r1, [r5, #28]
  tmpsmcr = htim->Instance->SMCR;
 800d836:	6898      	ldr	r0, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d838:	ea4e 2201 	orr.w	r2, lr, r1, lsl #8
  tmpccmr1 = htim->Instance->CCMR1;
 800d83c:	699f      	ldr	r7, [r3, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d83e:	492f      	ldr	r1, [pc, #188]	; (800d8fc <HAL_TIM_Encoder_Init+0x1bc>)
 800d840:	4039      	ands	r1, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d842:	696f      	ldr	r7, [r5, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d844:	ea4c 0c01 	orr.w	ip, ip, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d848:	68e9      	ldr	r1, [r5, #12]
 800d84a:	430a      	orrs	r2, r1
  tmpccer = htim->Instance->CCER;
 800d84c:	6a19      	ldr	r1, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d84e:	f021 0eaa 	bic.w	lr, r1, #170	; 0xaa
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d852:	6a29      	ldr	r1, [r5, #32]
 800d854:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d858:	6869      	ldr	r1, [r5, #4]
  tmpsmcr |= sConfig->EncoderMode;
 800d85a:	682d      	ldr	r5, [r5, #0]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d85c:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 800d860:	4328      	orrs	r0, r5
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d862:	ea41 010e 	orr.w	r1, r1, lr
  htim->Instance->SMCR = tmpsmcr;
 800d866:	6098      	str	r0, [r3, #8]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d868:	4825      	ldr	r0, [pc, #148]	; (800d900 <HAL_TIM_Encoder_Init+0x1c0>)
 800d86a:	ea0c 0000 	and.w	r0, ip, r0
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d86e:	4302      	orrs	r2, r0
  return HAL_OK;
 800d870:	2000      	movs	r0, #0
  htim->Instance->CCMR1 = tmpccmr1;
 800d872:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 800d874:	6219      	str	r1, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d876:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d87a:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d87e:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d882:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d886:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800d88a:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 800d88e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800d890:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800d894:	f7f8 ff64 	bl	8006760 <HAL_TIM_Encoder_MspInit>
 800d898:	e75f      	b.n	800d75a <HAL_TIM_Encoder_Init+0x1a>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d89a:	4e15      	ldr	r6, [pc, #84]	; (800d8f0 <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d89c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800d8a0:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d8a2:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800d8a4:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d8a6:	fab6 f686 	clz	r6, r6
 800d8aa:	0976      	lsrs	r6, r6, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d8ac:	e79e      	b.n	800d7ec <HAL_TIM_Encoder_Init+0xac>
    tmpcr1 |= Structure->CounterMode;
 800d8ae:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d8b0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800d8b4:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d8b6:	4813      	ldr	r0, [pc, #76]	; (800d904 <HAL_TIM_Encoder_Init+0x1c4>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d8b8:	4283      	cmp	r3, r0
 800d8ba:	d097      	beq.n	800d7ec <HAL_TIM_Encoder_Init+0xac>
 800d8bc:	2e00      	cmp	r6, #0
 800d8be:	d195      	bne.n	800d7ec <HAL_TIM_Encoder_Init+0xac>
 800d8c0:	e776      	b.n	800d7b0 <HAL_TIM_Encoder_Init+0x70>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d8c2:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800d8c4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d8c8:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d8ca:	69a1      	ldr	r1, [r4, #24]
 800d8cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d8d0:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d8d2:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800d8d4:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800d8d6:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d8d8:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d8da:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d8dc:	e795      	b.n	800d80a <HAL_TIM_Encoder_Init+0xca>
    return HAL_ERROR;
 800d8de:	2001      	movs	r0, #1
}
 800d8e0:	4770      	bx	lr
 800d8e2:	bf00      	nop
 800d8e4:	fffebff8 	.word	0xfffebff8
 800d8e8:	40010000 	.word	0x40010000
 800d8ec:	40000400 	.word	0x40000400
 800d8f0:	40010400 	.word	0x40010400
 800d8f4:	40014000 	.word	0x40014000
 800d8f8:	40014400 	.word	0x40014400
 800d8fc:	fffffcfc 	.word	0xfffffcfc
 800d900:	ffff0303 	.word	0xffff0303
 800d904:	40000c00 	.word	0x40000c00

0800d908 <HAL_TIM_Encoder_Start>:
{
 800d908:	b500      	push	{lr}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d90a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d90e:	f890 c03f 	ldrb.w	ip, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d912:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d916:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d918:	f890 e045 	ldrb.w	lr, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d91c:	b2d2      	uxtb	r2, r2
  if (Channel == TIM_CHANNEL_1)
 800d91e:	b9c1      	cbnz	r1, 800d952 <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d920:	2b01      	cmp	r3, #1
 800d922:	d123      	bne.n	800d96c <HAL_TIM_Encoder_Start+0x64>
 800d924:	2a01      	cmp	r2, #1
 800d926:	d121      	bne.n	800d96c <HAL_TIM_Encoder_Start+0x64>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d928:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d92a:	2302      	movs	r3, #2
 800d92c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d930:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d934:	6a13      	ldr	r3, [r2, #32]
 800d936:	f023 0301 	bic.w	r3, r3, #1
 800d93a:	6213      	str	r3, [r2, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d93c:	6a13      	ldr	r3, [r2, #32]
 800d93e:	f043 0301 	orr.w	r3, r3, #1
 800d942:	6213      	str	r3, [r2, #32]
  __HAL_TIM_ENABLE(htim);
 800d944:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800d946:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 800d948:	f043 0301 	orr.w	r3, r3, #1
 800d94c:	6013      	str	r3, [r2, #0]
}
 800d94e:	f85d fb04 	ldr.w	pc, [sp], #4
  else if (Channel == TIM_CHANNEL_2)
 800d952:	2904      	cmp	r1, #4
 800d954:	fa5f fc8c 	uxtb.w	ip, ip
 800d958:	fa5f fe8e 	uxtb.w	lr, lr
 800d95c:	d027      	beq.n	800d9ae <HAL_TIM_Encoder_Start+0xa6>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d95e:	2b01      	cmp	r3, #1
 800d960:	d104      	bne.n	800d96c <HAL_TIM_Encoder_Start+0x64>
 800d962:	f1bc 0f01 	cmp.w	ip, #1
 800d966:	d101      	bne.n	800d96c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d968:	2a01      	cmp	r2, #1
 800d96a:	d002      	beq.n	800d972 <HAL_TIM_Encoder_Start+0x6a>
      return HAL_ERROR;
 800d96c:	2001      	movs	r0, #1
}
 800d96e:	f85d fb04 	ldr.w	pc, [sp], #4
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d972:	f1be 0f01 	cmp.w	lr, #1
 800d976:	d1f9      	bne.n	800d96c <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d978:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d97a:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d97c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d980:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d984:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d988:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800d98c:	6a13      	ldr	r3, [r2, #32]
 800d98e:	f023 0301 	bic.w	r3, r3, #1
 800d992:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d994:	6a13      	ldr	r3, [r2, #32]
 800d996:	f043 0301 	orr.w	r3, r3, #1
 800d99a:	6213      	str	r3, [r2, #32]
  TIMx->CCER &= ~tmp;
 800d99c:	6a13      	ldr	r3, [r2, #32]
 800d99e:	f023 0310 	bic.w	r3, r3, #16
 800d9a2:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d9a4:	6a13      	ldr	r3, [r2, #32]
 800d9a6:	f043 0310 	orr.w	r3, r3, #16
 800d9aa:	6213      	str	r3, [r2, #32]
}
 800d9ac:	e7ca      	b.n	800d944 <HAL_TIM_Encoder_Start+0x3c>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d9ae:	f1bc 0f01 	cmp.w	ip, #1
 800d9b2:	d1db      	bne.n	800d96c <HAL_TIM_Encoder_Start+0x64>
 800d9b4:	f1be 0f01 	cmp.w	lr, #1
 800d9b8:	d1d8      	bne.n	800d96c <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d9ba:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d9bc:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d9be:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d9c2:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800d9c6:	e7e9      	b.n	800d99c <HAL_TIM_Encoder_Start+0x94>

0800d9c8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800d9c8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800d9cc:	2b01      	cmp	r3, #1
 800d9ce:	f000 8081 	beq.w	800dad4 <HAL_TIM_ConfigClockSource+0x10c>
 800d9d2:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800d9d4:	2302      	movs	r3, #2
{
 800d9d6:	b430      	push	{r4, r5}
  tmpsmcr = htim->Instance->SMCR;
 800d9d8:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(htim);
 800d9da:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800d9dc:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 800d9e0:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d9e4:	4b5a      	ldr	r3, [pc, #360]	; (800db50 <HAL_TIM_ConfigClockSource+0x188>)
  tmpsmcr = htim->Instance->SMCR;
 800d9e6:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d9e8:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800d9ea:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800d9ec:	680b      	ldr	r3, [r1, #0]
 800d9ee:	2b70      	cmp	r3, #112	; 0x70
 800d9f0:	f000 809c 	beq.w	800db2c <HAL_TIM_ConfigClockSource+0x164>
 800d9f4:	d825      	bhi.n	800da42 <HAL_TIM_ConfigClockSource+0x7a>
 800d9f6:	2b50      	cmp	r3, #80	; 0x50
 800d9f8:	d06e      	beq.n	800dad8 <HAL_TIM_ConfigClockSource+0x110>
 800d9fa:	d939      	bls.n	800da70 <HAL_TIM_ConfigClockSource+0xa8>
 800d9fc:	2b60      	cmp	r3, #96	; 0x60
 800d9fe:	d118      	bne.n	800da32 <HAL_TIM_ConfigClockSource+0x6a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800da00:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 800da02:	6848      	ldr	r0, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800da04:	f023 0310 	bic.w	r3, r3, #16
                               sClockSourceConfig->ClockFilter);
 800da08:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800da0a:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800da0c:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800da0e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800da12:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccer = TIMx->CCER;
 800da16:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800da18:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
  TIMx->CCMR1 = tmpccmr1 ;
 800da1c:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800da1e:	4b4d      	ldr	r3, [pc, #308]	; (800db54 <HAL_TIM_ConfigClockSource+0x18c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800da20:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  HAL_StatusTypeDef status = HAL_OK;
 800da24:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 800da26:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800da28:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800da2a:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800da2c:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800da30:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 800da32:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800da34:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800da36:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800da3a:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800da3e:	bc30      	pop	{r4, r5}
 800da40:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800da42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800da46:	d060      	beq.n	800db0a <HAL_TIM_ConfigClockSource+0x142>
 800da48:	d933      	bls.n	800dab2 <HAL_TIM_ConfigClockSource+0xea>
 800da4a:	4943      	ldr	r1, [pc, #268]	; (800db58 <HAL_TIM_ConfigClockSource+0x190>)
 800da4c:	428b      	cmp	r3, r1
 800da4e:	d006      	beq.n	800da5e <HAL_TIM_ConfigClockSource+0x96>
 800da50:	d929      	bls.n	800daa6 <HAL_TIM_ConfigClockSource+0xde>
 800da52:	4942      	ldr	r1, [pc, #264]	; (800db5c <HAL_TIM_ConfigClockSource+0x194>)
 800da54:	428b      	cmp	r3, r1
 800da56:	d002      	beq.n	800da5e <HAL_TIM_ConfigClockSource+0x96>
 800da58:	3110      	adds	r1, #16
 800da5a:	428b      	cmp	r3, r1
 800da5c:	d1e9      	bne.n	800da32 <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr = TIMx->SMCR;
 800da5e:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800da60:	493c      	ldr	r1, [pc, #240]	; (800db54 <HAL_TIM_ConfigClockSource+0x18c>)
 800da62:	4001      	ands	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 800da64:	2000      	movs	r0, #0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800da66:	4319      	orrs	r1, r3
 800da68:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 800da6c:	60a1      	str	r1, [r4, #8]
}
 800da6e:	e7e0      	b.n	800da32 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800da70:	2b40      	cmp	r3, #64	; 0x40
 800da72:	d123      	bne.n	800dabc <HAL_TIM_ConfigClockSource+0xf4>
  tmpccer = TIMx->CCER;
 800da74:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 800da76:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800da78:	68cd      	ldr	r5, [r1, #12]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800da7a:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800da7e:	6a21      	ldr	r1, [r4, #32]
  tmpccer |= TIM_ICPolarity;
 800da80:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800da82:	4b34      	ldr	r3, [pc, #208]	; (800db54 <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800da84:	f021 0101 	bic.w	r1, r1, #1
 800da88:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800da8a:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800da8c:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800da90:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800da94:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800da96:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800da98:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800da9a:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800da9c:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800da9e:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800daa2:	60a3      	str	r3, [r4, #8]
}
 800daa4:	e7c5      	b.n	800da32 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800daa6:	f023 0110 	bic.w	r1, r3, #16
 800daaa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800daae:	d1c0      	bne.n	800da32 <HAL_TIM_ConfigClockSource+0x6a>
 800dab0:	e7d5      	b.n	800da5e <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 800dab2:	f5b3 5080 	subs.w	r0, r3, #4096	; 0x1000
 800dab6:	bf18      	it	ne
 800dab8:	2001      	movne	r0, #1
 800daba:	e7ba      	b.n	800da32 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800dabc:	d8b9      	bhi.n	800da32 <HAL_TIM_ConfigClockSource+0x6a>
 800dabe:	2b20      	cmp	r3, #32
 800dac0:	d0cd      	beq.n	800da5e <HAL_TIM_ConfigClockSource+0x96>
 800dac2:	d903      	bls.n	800dacc <HAL_TIM_ConfigClockSource+0x104>
 800dac4:	2b30      	cmp	r3, #48	; 0x30
 800dac6:	d0ca      	beq.n	800da5e <HAL_TIM_ConfigClockSource+0x96>
 800dac8:	2001      	movs	r0, #1
 800daca:	e7b2      	b.n	800da32 <HAL_TIM_ConfigClockSource+0x6a>
 800dacc:	f033 0110 	bics.w	r1, r3, #16
 800dad0:	d1af      	bne.n	800da32 <HAL_TIM_ConfigClockSource+0x6a>
 800dad2:	e7c4      	b.n	800da5e <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 800dad4:	2002      	movs	r0, #2
}
 800dad6:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 800dad8:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 800dada:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800dadc:	68cd      	ldr	r5, [r1, #12]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dade:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dae2:	6a21      	ldr	r1, [r4, #32]
  tmpccer |= TIM_ICPolarity;
 800dae4:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800dae6:	4b1b      	ldr	r3, [pc, #108]	; (800db54 <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dae8:	f021 0101 	bic.w	r1, r1, #1
 800daec:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800daee:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800daf0:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800daf4:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800daf8:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800dafa:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800dafc:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800dafe:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800db00:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800db02:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800db06:	60a3      	str	r3, [r4, #8]
}
 800db08:	e793      	b.n	800da32 <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800db0a:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800db0e:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800db10:	432b      	orrs	r3, r5
 800db12:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800db14:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800db18:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800db1a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800db1e:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800db20:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800db22:	68a3      	ldr	r3, [r4, #8]
 800db24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800db28:	60a3      	str	r3, [r4, #8]
      break;
 800db2a:	e782      	b.n	800da32 <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800db2c:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800db30:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800db32:	432b      	orrs	r3, r5
 800db34:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800db36:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800db3a:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800db3c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800db40:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800db42:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800db44:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800db46:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800db4a:	60a3      	str	r3, [r4, #8]
      break;
 800db4c:	e771      	b.n	800da32 <HAL_TIM_ConfigClockSource+0x6a>
 800db4e:	bf00      	nop
 800db50:	ffce0088 	.word	0xffce0088
 800db54:	ffcfff8f 	.word	0xffcfff8f
 800db58:	00100020 	.word	0x00100020
 800db5c:	00100030 	.word	0x00100030

0800db60 <HAL_TIM_OC_DelayElapsedCallback>:
 800db60:	4770      	bx	lr
 800db62:	bf00      	nop

0800db64 <HAL_TIM_IC_CaptureCallback>:
 800db64:	4770      	bx	lr
 800db66:	bf00      	nop

0800db68 <HAL_TIM_PWM_PulseFinishedCallback>:
 800db68:	4770      	bx	lr
 800db6a:	bf00      	nop

0800db6c <HAL_TIM_TriggerCallback>:
 800db6c:	4770      	bx	lr
 800db6e:	bf00      	nop

0800db70 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800db70:	6803      	ldr	r3, [r0, #0]
 800db72:	691a      	ldr	r2, [r3, #16]
 800db74:	0791      	lsls	r1, r2, #30
{
 800db76:	b510      	push	{r4, lr}
 800db78:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800db7a:	d502      	bpl.n	800db82 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800db7c:	68da      	ldr	r2, [r3, #12]
 800db7e:	0792      	lsls	r2, r2, #30
 800db80:	d468      	bmi.n	800dc54 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800db82:	691a      	ldr	r2, [r3, #16]
 800db84:	0752      	lsls	r2, r2, #29
 800db86:	d502      	bpl.n	800db8e <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800db88:	68da      	ldr	r2, [r3, #12]
 800db8a:	0750      	lsls	r0, r2, #29
 800db8c:	d44f      	bmi.n	800dc2e <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800db8e:	691a      	ldr	r2, [r3, #16]
 800db90:	0711      	lsls	r1, r2, #28
 800db92:	d502      	bpl.n	800db9a <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800db94:	68da      	ldr	r2, [r3, #12]
 800db96:	0712      	lsls	r2, r2, #28
 800db98:	d437      	bmi.n	800dc0a <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800db9a:	691a      	ldr	r2, [r3, #16]
 800db9c:	06d0      	lsls	r0, r2, #27
 800db9e:	d502      	bpl.n	800dba6 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800dba0:	68da      	ldr	r2, [r3, #12]
 800dba2:	06d1      	lsls	r1, r2, #27
 800dba4:	d41e      	bmi.n	800dbe4 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800dba6:	691a      	ldr	r2, [r3, #16]
 800dba8:	07d2      	lsls	r2, r2, #31
 800dbaa:	d502      	bpl.n	800dbb2 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800dbac:	68da      	ldr	r2, [r3, #12]
 800dbae:	07d0      	lsls	r0, r2, #31
 800dbb0:	d469      	bmi.n	800dc86 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800dbb2:	691a      	ldr	r2, [r3, #16]
 800dbb4:	0611      	lsls	r1, r2, #24
 800dbb6:	d502      	bpl.n	800dbbe <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dbb8:	68da      	ldr	r2, [r3, #12]
 800dbba:	0612      	lsls	r2, r2, #24
 800dbbc:	d46b      	bmi.n	800dc96 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800dbbe:	691a      	ldr	r2, [r3, #16]
 800dbc0:	05d0      	lsls	r0, r2, #23
 800dbc2:	d502      	bpl.n	800dbca <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dbc4:	68da      	ldr	r2, [r3, #12]
 800dbc6:	0611      	lsls	r1, r2, #24
 800dbc8:	d46d      	bmi.n	800dca6 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800dbca:	691a      	ldr	r2, [r3, #16]
 800dbcc:	0652      	lsls	r2, r2, #25
 800dbce:	d502      	bpl.n	800dbd6 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800dbd0:	68da      	ldr	r2, [r3, #12]
 800dbd2:	0650      	lsls	r0, r2, #25
 800dbd4:	d46f      	bmi.n	800dcb6 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800dbd6:	691a      	ldr	r2, [r3, #16]
 800dbd8:	0691      	lsls	r1, r2, #26
 800dbda:	d502      	bpl.n	800dbe2 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800dbdc:	68da      	ldr	r2, [r3, #12]
 800dbde:	0692      	lsls	r2, r2, #26
 800dbe0:	d449      	bmi.n	800dc76 <HAL_TIM_IRQHandler+0x106>
}
 800dbe2:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800dbe4:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dbe8:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800dbea:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800dbec:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dbee:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dbf0:	69db      	ldr	r3, [r3, #28]
 800dbf2:	f413 7f40 	tst.w	r3, #768	; 0x300
 800dbf6:	d16f      	bne.n	800dcd8 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbf8:	f7ff ffb2 	bl	800db60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbfc:	4620      	mov	r0, r4
 800dbfe:	f7ff ffb3 	bl	800db68 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc02:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800dc04:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc06:	7722      	strb	r2, [r4, #28]
 800dc08:	e7cd      	b.n	800dba6 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800dc0a:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dc0e:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800dc10:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800dc12:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dc14:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dc16:	69db      	ldr	r3, [r3, #28]
 800dc18:	079b      	lsls	r3, r3, #30
 800dc1a:	d15a      	bne.n	800dcd2 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc1c:	f7ff ffa0 	bl	800db60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc20:	4620      	mov	r0, r4
 800dc22:	f7ff ffa1 	bl	800db68 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc26:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800dc28:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc2a:	7722      	strb	r2, [r4, #28]
 800dc2c:	e7b5      	b.n	800db9a <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800dc2e:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dc32:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800dc34:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800dc36:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dc38:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dc3a:	699b      	ldr	r3, [r3, #24]
 800dc3c:	f413 7f40 	tst.w	r3, #768	; 0x300
 800dc40:	d144      	bne.n	800dccc <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc42:	f7ff ff8d 	bl	800db60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc46:	4620      	mov	r0, r4
 800dc48:	f7ff ff8e 	bl	800db68 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc4c:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800dc4e:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc50:	7722      	strb	r2, [r4, #28]
 800dc52:	e79c      	b.n	800db8e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800dc54:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dc58:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800dc5a:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dc5c:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800dc5e:	699b      	ldr	r3, [r3, #24]
 800dc60:	0799      	lsls	r1, r3, #30
 800dc62:	d130      	bne.n	800dcc6 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc64:	f7ff ff7c 	bl	800db60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc68:	4620      	mov	r0, r4
 800dc6a:	f7ff ff7d 	bl	800db68 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc6e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800dc70:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc72:	7722      	strb	r2, [r4, #28]
 800dc74:	e785      	b.n	800db82 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800dc76:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800dc7a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800dc7c:	611a      	str	r2, [r3, #16]
}
 800dc7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800dc82:	f000 b887 	b.w	800dd94 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800dc86:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800dc8a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800dc8c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800dc8e:	f7f3 fc33 	bl	80014f8 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800dc92:	6823      	ldr	r3, [r4, #0]
 800dc94:	e78d      	b.n	800dbb2 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800dc96:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800dc9a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800dc9c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800dc9e:	f000 f87b 	bl	800dd98 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800dca2:	6823      	ldr	r3, [r4, #0]
 800dca4:	e78b      	b.n	800dbbe <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dca6:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800dcaa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dcac:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800dcae:	f000 f875 	bl	800dd9c <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800dcb2:	6823      	ldr	r3, [r4, #0]
 800dcb4:	e789      	b.n	800dbca <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800dcb6:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800dcba:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800dcbc:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800dcbe:	f7ff ff55 	bl	800db6c <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800dcc2:	6823      	ldr	r3, [r4, #0]
 800dcc4:	e787      	b.n	800dbd6 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800dcc6:	f7ff ff4d 	bl	800db64 <HAL_TIM_IC_CaptureCallback>
 800dcca:	e7d0      	b.n	800dc6e <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800dccc:	f7ff ff4a 	bl	800db64 <HAL_TIM_IC_CaptureCallback>
 800dcd0:	e7bc      	b.n	800dc4c <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800dcd2:	f7ff ff47 	bl	800db64 <HAL_TIM_IC_CaptureCallback>
 800dcd6:	e7a6      	b.n	800dc26 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800dcd8:	f7ff ff44 	bl	800db64 <HAL_TIM_IC_CaptureCallback>
 800dcdc:	e791      	b.n	800dc02 <HAL_TIM_IRQHandler+0x92>
 800dcde:	bf00      	nop

0800dce0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dce0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800dce4:	2b01      	cmp	r3, #1
 800dce6:	d04b      	beq.n	800dd80 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dce8:	6803      	ldr	r3, [r0, #0]
 800dcea:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800dcec:	2002      	movs	r0, #2
{
 800dcee:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dcf0:	4d24      	ldr	r5, [pc, #144]	; (800dd84 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800dcf2:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dcf6:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 800dcf8:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800dcfa:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dcfc:	d029      	beq.n	800dd52 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800dcfe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800dd02:	42ab      	cmp	r3, r5
 800dd04:	d025      	beq.n	800dd52 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dd06:	4d20      	ldr	r5, [pc, #128]	; (800dd88 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800dd08:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dd0c:	42ab      	cmp	r3, r5
 800dd0e:	bf18      	it	ne
 800dd10:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800dd14:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800dd18:	bf0c      	ite	eq
 800dd1a:	f04f 0c01 	moveq.w	ip, #1
 800dd1e:	f04f 0c00 	movne.w	ip, #0
 800dd22:	42ab      	cmp	r3, r5
 800dd24:	bf08      	it	eq
 800dd26:	f04c 0c01 	orreq.w	ip, ip, #1
 800dd2a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800dd2e:	42ab      	cmp	r3, r5
 800dd30:	bf08      	it	eq
 800dd32:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dd36:	680d      	ldr	r5, [r1, #0]
 800dd38:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dd3a:	4d14      	ldr	r5, [pc, #80]	; (800dd8c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 800dd3c:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dd3e:	42ab      	cmp	r3, r5
 800dd40:	bf14      	ite	ne
 800dd42:	4660      	movne	r0, ip
 800dd44:	f04c 0001 	orreq.w	r0, ip, #1
 800dd48:	b960      	cbnz	r0, 800dd64 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800dd4a:	4811      	ldr	r0, [pc, #68]	; (800dd90 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800dd4c:	4283      	cmp	r3, r0
 800dd4e:	d009      	beq.n	800dd64 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800dd50:	e00d      	b.n	800dd6e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dd52:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dd54:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dd58:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dd5a:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800dd5c:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dd60:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800dd62:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dd64:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dd66:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dd6a:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dd6c:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800dd6e:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800dd70:	2101      	movs	r1, #1

  return HAL_OK;
 800dd72:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800dd74:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800dd78:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800dd7c:	bc30      	pop	{r4, r5}
 800dd7e:	4770      	bx	lr
  __HAL_LOCK(htim);
 800dd80:	2002      	movs	r0, #2
}
 800dd82:	4770      	bx	lr
 800dd84:	40010000 	.word	0x40010000
 800dd88:	40000400 	.word	0x40000400
 800dd8c:	40001800 	.word	0x40001800
 800dd90:	40014000 	.word	0x40014000

0800dd94 <HAL_TIMEx_CommutCallback>:
 800dd94:	4770      	bx	lr
 800dd96:	bf00      	nop

0800dd98 <HAL_TIMEx_BreakCallback>:
 800dd98:	4770      	bx	lr
 800dd9a:	bf00      	nop

0800dd9c <HAL_TIMEx_Break2Callback>:
 800dd9c:	4770      	bx	lr
 800dd9e:	bf00      	nop

0800dda0 <HAL_UART_TxCpltCallback>:
 800dda0:	4770      	bx	lr
 800dda2:	bf00      	nop

0800dda4 <HAL_UART_ErrorCallback>:
 800dda4:	4770      	bx	lr
 800dda6:	bf00      	nop

0800dda8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dda8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ddaa:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800ddac:	2300      	movs	r3, #0
 800ddae:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800ddb2:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ddb6:	f7ff fff5 	bl	800dda4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ddba:	bd08      	pop	{r3, pc}

0800ddbc <HAL_UARTEx_RxEventCallback>:
}
 800ddbc:	4770      	bx	lr
 800ddbe:	bf00      	nop

0800ddc0 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ddc0:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ddc2:	f640 0c0f 	movw	ip, #2063	; 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ddc6:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ddc8:	6819      	ldr	r1, [r3, #0]
  if (errorflags == 0U)
 800ddca:	ea12 0f0c 	tst.w	r2, ip
{
 800ddce:	b570      	push	{r4, r5, r6, lr}
 800ddd0:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ddd2:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 800ddd4:	f000 8122 	beq.w	800e01c <HAL_UART_IRQHandler+0x25c>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ddd8:	48b1      	ldr	r0, [pc, #708]	; (800e0a0 <HAL_UART_IRQHandler+0x2e0>)
 800ddda:	ea05 0c00 	and.w	ip, r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ddde:	48b1      	ldr	r0, [pc, #708]	; (800e0a4 <HAL_UART_IRQHandler+0x2e4>)
 800dde0:	4008      	ands	r0, r1
 800dde2:	ea50 000c 	orrs.w	r0, r0, ip
 800dde6:	f040 8089 	bne.w	800defc <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ddea:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800ddec:	2801      	cmp	r0, #1
 800ddee:	d022      	beq.n	800de36 <HAL_UART_IRQHandler+0x76>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ddf0:	02d6      	lsls	r6, r2, #11
 800ddf2:	d502      	bpl.n	800ddfa <HAL_UART_IRQHandler+0x3a>
 800ddf4:	0268      	lsls	r0, r5, #9
 800ddf6:	f100 813a 	bmi.w	800e06e <HAL_UART_IRQHandler+0x2ae>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ddfa:	0616      	lsls	r6, r2, #24
 800ddfc:	d506      	bpl.n	800de0c <HAL_UART_IRQHandler+0x4c>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ddfe:	f405 0500 	and.w	r5, r5, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800de02:	f001 0080 	and.w	r0, r1, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800de06:	4328      	orrs	r0, r5
 800de08:	f040 8129 	bne.w	800e05e <HAL_UART_IRQHandler+0x29e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800de0c:	0650      	lsls	r0, r2, #25
 800de0e:	d567      	bpl.n	800dee0 <HAL_UART_IRQHandler+0x120>
 800de10:	064e      	lsls	r6, r1, #25
 800de12:	d565      	bpl.n	800dee0 <HAL_UART_IRQHandler+0x120>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de14:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800de18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de1c:	e843 2100 	strex	r1, r2, [r3]
 800de20:	2900      	cmp	r1, #0
 800de22:	d1f7      	bne.n	800de14 <HAL_UART_IRQHandler+0x54>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800de24:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800de26:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800de28:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800de2a:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->TxISR = NULL;
 800de2e:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 800de30:	f7ff ffb6 	bl	800dda0 <HAL_UART_TxCpltCallback>
}
 800de34:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800de36:	06d6      	lsls	r6, r2, #27
 800de38:	d5da      	bpl.n	800ddf0 <HAL_UART_IRQHandler+0x30>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800de3a:	06c8      	lsls	r0, r1, #27
 800de3c:	d5d8      	bpl.n	800ddf0 <HAL_UART_IRQHandler+0x30>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800de3e:	2210      	movs	r2, #16
 800de40:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de42:	689a      	ldr	r2, [r3, #8]
 800de44:	0652      	lsls	r2, r2, #25
 800de46:	f140 813c 	bpl.w	800e0c2 <HAL_UART_IRQHandler+0x302>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800de4a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800de4e:	6801      	ldr	r1, [r0, #0]
 800de50:	684a      	ldr	r2, [r1, #4]
 800de52:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800de54:	2a00      	cmp	r2, #0
 800de56:	d0ed      	beq.n	800de34 <HAL_UART_IRQHandler+0x74>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800de58:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800de5c:	4291      	cmp	r1, r2
 800de5e:	d9e9      	bls.n	800de34 <HAL_UART_IRQHandler+0x74>
        huart->RxXferCount = nb_remaining_rx_data;
 800de60:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800de64:	69c2      	ldr	r2, [r0, #28]
 800de66:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800de6a:	d02f      	beq.n	800decc <HAL_UART_IRQHandler+0x10c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de6c:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800de70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de74:	e843 2100 	strex	r1, r2, [r3]
 800de78:	2900      	cmp	r1, #0
 800de7a:	d1f7      	bne.n	800de6c <HAL_UART_IRQHandler+0xac>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de7c:	f103 0208 	add.w	r2, r3, #8
 800de80:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800de84:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de88:	f103 0508 	add.w	r5, r3, #8
 800de8c:	e845 2100 	strex	r1, r2, [r5]
 800de90:	2900      	cmp	r1, #0
 800de92:	d1f3      	bne.n	800de7c <HAL_UART_IRQHandler+0xbc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de94:	f103 0208 	add.w	r2, r3, #8
 800de98:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800de9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dea0:	f103 0508 	add.w	r5, r3, #8
 800dea4:	e845 2100 	strex	r1, r2, [r5]
 800dea8:	2900      	cmp	r1, #0
 800deaa:	d1f3      	bne.n	800de94 <HAL_UART_IRQHandler+0xd4>
          huart->RxState = HAL_UART_STATE_READY;
 800deac:	2220      	movs	r2, #32
 800deae:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800deb2:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800deb4:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800deb8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800debc:	e843 2100 	strex	r1, r2, [r3]
 800dec0:	2900      	cmp	r1, #0
 800dec2:	d1f7      	bne.n	800deb4 <HAL_UART_IRQHandler+0xf4>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800dec4:	f7fb fa1e 	bl	8009304 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800dec8:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800decc:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800dece:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ded0:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ded2:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800ded6:	1ac9      	subs	r1, r1, r3
 800ded8:	b289      	uxth	r1, r1
 800deda:	f7ff ff6f 	bl	800ddbc <HAL_UARTEx_RxEventCallback>
}
 800dede:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800dee0:	0215      	lsls	r5, r2, #8
 800dee2:	d502      	bpl.n	800deea <HAL_UART_IRQHandler+0x12a>
 800dee4:	0048      	lsls	r0, r1, #1
 800dee6:	f100 80e7 	bmi.w	800e0b8 <HAL_UART_IRQHandler+0x2f8>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800deea:	01d3      	lsls	r3, r2, #7
 800deec:	d5a2      	bpl.n	800de34 <HAL_UART_IRQHandler+0x74>
 800deee:	2900      	cmp	r1, #0
 800def0:	daa0      	bge.n	800de34 <HAL_UART_IRQHandler+0x74>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800def2:	4620      	mov	r0, r4
}
 800def4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800def8:	f000 bd78 	b.w	800e9ec <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800defc:	07d0      	lsls	r0, r2, #31
 800defe:	d509      	bpl.n	800df14 <HAL_UART_IRQHandler+0x154>
 800df00:	05ce      	lsls	r6, r1, #23
 800df02:	d507      	bpl.n	800df14 <HAL_UART_IRQHandler+0x154>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800df04:	2001      	movs	r0, #1
 800df06:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800df08:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800df0c:	f040 0001 	orr.w	r0, r0, #1
 800df10:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800df14:	0790      	lsls	r0, r2, #30
 800df16:	f140 8093 	bpl.w	800e040 <HAL_UART_IRQHandler+0x280>
 800df1a:	07ee      	lsls	r6, r5, #31
 800df1c:	d50a      	bpl.n	800df34 <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800df1e:	2002      	movs	r0, #2
 800df20:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800df22:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800df26:	f040 0004 	orr.w	r0, r0, #4
 800df2a:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800df2e:	0750      	lsls	r0, r2, #29
 800df30:	f100 808c 	bmi.w	800e04c <HAL_UART_IRQHandler+0x28c>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800df34:	0716      	lsls	r6, r2, #28
 800df36:	d50c      	bpl.n	800df52 <HAL_UART_IRQHandler+0x192>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800df38:	f001 0020 	and.w	r0, r1, #32
 800df3c:	ea50 000c 	orrs.w	r0, r0, ip
 800df40:	d007      	beq.n	800df52 <HAL_UART_IRQHandler+0x192>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800df42:	2008      	movs	r0, #8
 800df44:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800df46:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800df4a:	f040 0008 	orr.w	r0, r0, #8
 800df4e:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800df52:	0510      	lsls	r0, r2, #20
 800df54:	d50a      	bpl.n	800df6c <HAL_UART_IRQHandler+0x1ac>
 800df56:	014e      	lsls	r6, r1, #5
 800df58:	d508      	bpl.n	800df6c <HAL_UART_IRQHandler+0x1ac>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800df5a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800df5e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800df60:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800df64:	f040 0020 	orr.w	r0, r0, #32
 800df68:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800df6c:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800df70:	2800      	cmp	r0, #0
 800df72:	f43f af5f 	beq.w	800de34 <HAL_UART_IRQHandler+0x74>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800df76:	0690      	lsls	r0, r2, #26
 800df78:	d50a      	bpl.n	800df90 <HAL_UART_IRQHandler+0x1d0>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800df7a:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800df7e:	f005 5580 	and.w	r5, r5, #268435456	; 0x10000000
 800df82:	4329      	orrs	r1, r5
 800df84:	d004      	beq.n	800df90 <HAL_UART_IRQHandler+0x1d0>
        if (huart->RxISR != NULL)
 800df86:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800df88:	b112      	cbz	r2, 800df90 <HAL_UART_IRQHandler+0x1d0>
          huart->RxISR(huart);
 800df8a:	4620      	mov	r0, r4
 800df8c:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800df8e:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800df90:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800df94:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800df96:	f001 0128 	and.w	r1, r1, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800df9a:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800df9e:	ea52 0501 	orrs.w	r5, r2, r1
 800dfa2:	f000 80c4 	beq.w	800e12e <HAL_UART_IRQHandler+0x36e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfa6:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dfaa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfae:	e843 2100 	strex	r1, r2, [r3]
 800dfb2:	2900      	cmp	r1, #0
 800dfb4:	d1f7      	bne.n	800dfa6 <HAL_UART_IRQHandler+0x1e6>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dfb6:	483c      	ldr	r0, [pc, #240]	; (800e0a8 <HAL_UART_IRQHandler+0x2e8>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfb8:	f103 0208 	add.w	r2, r3, #8
 800dfbc:	e852 2f00 	ldrex	r2, [r2]
 800dfc0:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfc2:	f103 0508 	add.w	r5, r3, #8
 800dfc6:	e845 2100 	strex	r1, r2, [r5]
 800dfca:	2900      	cmp	r1, #0
 800dfcc:	d1f4      	bne.n	800dfb8 <HAL_UART_IRQHandler+0x1f8>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dfce:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800dfd0:	2a01      	cmp	r2, #1
 800dfd2:	d054      	beq.n	800e07e <HAL_UART_IRQHandler+0x2be>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dfd4:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800dfd6:	2120      	movs	r1, #32
 800dfd8:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dfdc:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dfde:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 800dfe0:	6762      	str	r2, [r4, #116]	; 0x74
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dfe2:	064a      	lsls	r2, r1, #25
 800dfe4:	d564      	bpl.n	800e0b0 <HAL_UART_IRQHandler+0x2f0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfe6:	f103 0208 	add.w	r2, r3, #8
 800dfea:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dfee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dff2:	f103 0008 	add.w	r0, r3, #8
 800dff6:	e840 2100 	strex	r1, r2, [r0]
 800dffa:	2900      	cmp	r1, #0
 800dffc:	d1f3      	bne.n	800dfe6 <HAL_UART_IRQHandler+0x226>
          if (huart->hdmarx != NULL)
 800dffe:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800e002:	2800      	cmp	r0, #0
 800e004:	d054      	beq.n	800e0b0 <HAL_UART_IRQHandler+0x2f0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e006:	4b29      	ldr	r3, [pc, #164]	; (800e0ac <HAL_UART_IRQHandler+0x2ec>)
 800e008:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e00a:	f7fb faf3 	bl	80095f4 <HAL_DMA_Abort_IT>
 800e00e:	2800      	cmp	r0, #0
 800e010:	f43f af10 	beq.w	800de34 <HAL_UART_IRQHandler+0x74>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e014:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800e018:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800e01a:	e00e      	b.n	800e03a <HAL_UART_IRQHandler+0x27a>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e01c:	0696      	lsls	r6, r2, #26
 800e01e:	f57f aee4 	bpl.w	800ddea <HAL_UART_IRQHandler+0x2a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e022:	f001 0c20 	and.w	ip, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e026:	f005 5e80 	and.w	lr, r5, #268435456	; 0x10000000
 800e02a:	ea5c 0c0e 	orrs.w	ip, ip, lr
 800e02e:	f43f aedc 	beq.w	800ddea <HAL_UART_IRQHandler+0x2a>
      if (huart->RxISR != NULL)
 800e032:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800e034:	2b00      	cmp	r3, #0
 800e036:	f43f aefd 	beq.w	800de34 <HAL_UART_IRQHandler+0x74>
}
 800e03a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e03e:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e040:	0756      	lsls	r6, r2, #29
 800e042:	f57f af77 	bpl.w	800df34 <HAL_UART_IRQHandler+0x174>
 800e046:	07e8      	lsls	r0, r5, #31
 800e048:	f57f af74 	bpl.w	800df34 <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e04c:	2004      	movs	r0, #4
 800e04e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e050:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800e054:	f040 0002 	orr.w	r0, r0, #2
 800e058:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
 800e05c:	e76a      	b.n	800df34 <HAL_UART_IRQHandler+0x174>
    if (huart->TxISR != NULL)
 800e05e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800e060:	2b00      	cmp	r3, #0
 800e062:	f43f aee7 	beq.w	800de34 <HAL_UART_IRQHandler+0x74>
      huart->TxISR(huart);
 800e066:	4620      	mov	r0, r4
}
 800e068:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800e06c:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e06e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800e072:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e074:	621a      	str	r2, [r3, #32]
}
 800e076:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800e07a:	f000 bcb5 	b.w	800e9e8 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e07e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e082:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e086:	e843 2100 	strex	r1, r2, [r3]
 800e08a:	2900      	cmp	r1, #0
 800e08c:	d0a2      	beq.n	800dfd4 <HAL_UART_IRQHandler+0x214>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e08e:	e853 2f00 	ldrex	r2, [r3]
 800e092:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e096:	e843 2100 	strex	r1, r2, [r3]
 800e09a:	2900      	cmp	r1, #0
 800e09c:	d1ef      	bne.n	800e07e <HAL_UART_IRQHandler+0x2be>
 800e09e:	e799      	b.n	800dfd4 <HAL_UART_IRQHandler+0x214>
 800e0a0:	10000001 	.word	0x10000001
 800e0a4:	04000120 	.word	0x04000120
 800e0a8:	effffffe 	.word	0xeffffffe
 800e0ac:	0800dda9 	.word	0x0800dda9
            HAL_UART_ErrorCallback(huart);
 800e0b0:	4620      	mov	r0, r4
 800e0b2:	f7ff fe77 	bl	800dda4 <HAL_UART_ErrorCallback>
}
 800e0b6:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e0b8:	4620      	mov	r0, r4
}
 800e0ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e0be:	f000 bc97 	b.w	800e9f0 <HAL_UARTEx_TxFifoEmptyCallback>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e0c2:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
 800e0c6:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800e0ca:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e0ce:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 800e0d0:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e0d2:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800e0d4:	2a00      	cmp	r2, #0
 800e0d6:	f43f aead 	beq.w	800de34 <HAL_UART_IRQHandler+0x74>
 800e0da:	2900      	cmp	r1, #0
 800e0dc:	f43f aeaa 	beq.w	800de34 <HAL_UART_IRQHandler+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0e0:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e0e4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0e8:	e843 2000 	strex	r0, r2, [r3]
 800e0ec:	2800      	cmp	r0, #0
 800e0ee:	d1f7      	bne.n	800e0e0 <HAL_UART_IRQHandler+0x320>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e0f0:	4d12      	ldr	r5, [pc, #72]	; (800e13c <HAL_UART_IRQHandler+0x37c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0f2:	f103 0208 	add.w	r2, r3, #8
 800e0f6:	e852 2f00 	ldrex	r2, [r2]
 800e0fa:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0fc:	f103 0c08 	add.w	ip, r3, #8
 800e100:	e84c 2000 	strex	r0, r2, [ip]
 800e104:	2800      	cmp	r0, #0
 800e106:	d1f4      	bne.n	800e0f2 <HAL_UART_IRQHandler+0x332>
        huart->RxState = HAL_UART_STATE_READY;
 800e108:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 800e10a:	6760      	str	r0, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800e10c:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e110:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e112:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e116:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e11a:	e843 2000 	strex	r0, r2, [r3]
 800e11e:	2800      	cmp	r0, #0
 800e120:	d1f7      	bne.n	800e112 <HAL_UART_IRQHandler+0x352>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e122:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e124:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e126:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e128:	f7ff fe48 	bl	800ddbc <HAL_UARTEx_RxEventCallback>
}
 800e12c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800e12e:	4620      	mov	r0, r4
 800e130:	f7ff fe38 	bl	800dda4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e134:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 800e138:	bd70      	pop	{r4, r5, r6, pc}
 800e13a:	bf00      	nop
 800e13c:	effffffe 	.word	0xeffffffe

0800e140 <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e140:	6901      	ldr	r1, [r0, #16]
 800e142:	6882      	ldr	r2, [r0, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 800e144:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e146:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e148:	49c0      	ldr	r1, [pc, #768]	; (800e44c <UART_SetConfig+0x30c>)
{
 800e14a:	b530      	push	{r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e14c:	6945      	ldr	r5, [r0, #20]
{
 800e14e:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e150:	69c0      	ldr	r0, [r0, #28]
{
 800e152:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e154:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e156:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e158:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e15a:	4029      	ands	r1, r5
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e15c:	4dbc      	ldr	r5, [pc, #752]	; (800e450 <UART_SetConfig+0x310>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e15e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e160:	68e1      	ldr	r1, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e162:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e164:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e166:	685a      	ldr	r2, [r3, #4]
 800e168:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800e16c:	ea42 0201 	orr.w	r2, r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e170:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e172:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e174:	f000 80e0 	beq.w	800e338 <UART_SetConfig+0x1f8>
    tmpreg |= huart->Init.OneBitSampling;
 800e178:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e17a:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800e17c:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e17e:	4ab5      	ldr	r2, [pc, #724]	; (800e454 <UART_SetConfig+0x314>)
 800e180:	402a      	ands	r2, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e182:	6a65      	ldr	r5, [r4, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e184:	4311      	orrs	r1, r2
 800e186:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e18a:	f022 020f 	bic.w	r2, r2, #15
 800e18e:	432a      	orrs	r2, r5
 800e190:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e192:	4ab1      	ldr	r2, [pc, #708]	; (800e458 <UART_SetConfig+0x318>)
 800e194:	4293      	cmp	r3, r2
 800e196:	d023      	beq.n	800e1e0 <UART_SetConfig+0xa0>
 800e198:	4ab0      	ldr	r2, [pc, #704]	; (800e45c <UART_SetConfig+0x31c>)
 800e19a:	4293      	cmp	r3, r2
 800e19c:	d076      	beq.n	800e28c <UART_SetConfig+0x14c>
 800e19e:	4ab0      	ldr	r2, [pc, #704]	; (800e460 <UART_SetConfig+0x320>)
 800e1a0:	4293      	cmp	r3, r2
 800e1a2:	f000 818f 	beq.w	800e4c4 <UART_SetConfig+0x384>
 800e1a6:	4aaf      	ldr	r2, [pc, #700]	; (800e464 <UART_SetConfig+0x324>)
 800e1a8:	4293      	cmp	r3, r2
 800e1aa:	f000 81e1 	beq.w	800e570 <UART_SetConfig+0x430>
 800e1ae:	4aae      	ldr	r2, [pc, #696]	; (800e468 <UART_SetConfig+0x328>)
 800e1b0:	4293      	cmp	r3, r2
 800e1b2:	f000 8121 	beq.w	800e3f8 <UART_SetConfig+0x2b8>
 800e1b6:	4aad      	ldr	r2, [pc, #692]	; (800e46c <UART_SetConfig+0x32c>)
 800e1b8:	4293      	cmp	r3, r2
 800e1ba:	f000 81e3 	beq.w	800e584 <UART_SetConfig+0x444>
 800e1be:	4aac      	ldr	r2, [pc, #688]	; (800e470 <UART_SetConfig+0x330>)
 800e1c0:	4293      	cmp	r3, r2
 800e1c2:	f000 8234 	beq.w	800e62e <UART_SetConfig+0x4ee>
 800e1c6:	4aab      	ldr	r2, [pc, #684]	; (800e474 <UART_SetConfig+0x334>)
 800e1c8:	4293      	cmp	r3, r2
 800e1ca:	f000 81e7 	beq.w	800e59c <UART_SetConfig+0x45c>
        ret = HAL_ERROR;
 800e1ce:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800e1d0:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800e1d2:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800e1d6:	6763      	str	r3, [r4, #116]	; 0x74
  huart->NbRxDataToProcess = 1;
 800e1d8:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800e1da:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800e1dc:	b007      	add	sp, #28
 800e1de:	bd30      	pop	{r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e1e0:	4ba5      	ldr	r3, [pc, #660]	; (800e478 <UART_SetConfig+0x338>)
 800e1e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e1e4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e1e8:	2b28      	cmp	r3, #40	; 0x28
 800e1ea:	d8f0      	bhi.n	800e1ce <UART_SetConfig+0x8e>
 800e1ec:	4aa3      	ldr	r2, [pc, #652]	; (800e47c <UART_SetConfig+0x33c>)
 800e1ee:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e1f0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e1f4:	d055      	beq.n	800e2a2 <UART_SetConfig+0x162>
    switch (clocksource)
 800e1f6:	2b20      	cmp	r3, #32
 800e1f8:	f200 814a 	bhi.w	800e490 <UART_SetConfig+0x350>
 800e1fc:	2b20      	cmp	r3, #32
 800e1fe:	d8e6      	bhi.n	800e1ce <UART_SetConfig+0x8e>
 800e200:	a201      	add	r2, pc, #4	; (adr r2, 800e208 <UART_SetConfig+0xc8>)
 800e202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e206:	bf00      	nop
 800e208:	0800e447 	.word	0x0800e447
 800e20c:	0800e441 	.word	0x0800e441
 800e210:	0800e1cf 	.word	0x0800e1cf
 800e214:	0800e1cf 	.word	0x0800e1cf
 800e218:	0800e431 	.word	0x0800e431
 800e21c:	0800e1cf 	.word	0x0800e1cf
 800e220:	0800e1cf 	.word	0x0800e1cf
 800e224:	0800e1cf 	.word	0x0800e1cf
 800e228:	0800e423 	.word	0x0800e423
 800e22c:	0800e1cf 	.word	0x0800e1cf
 800e230:	0800e1cf 	.word	0x0800e1cf
 800e234:	0800e1cf 	.word	0x0800e1cf
 800e238:	0800e1cf 	.word	0x0800e1cf
 800e23c:	0800e1cf 	.word	0x0800e1cf
 800e240:	0800e1cf 	.word	0x0800e1cf
 800e244:	0800e1cf 	.word	0x0800e1cf
 800e248:	0800e40d 	.word	0x0800e40d
 800e24c:	0800e1cf 	.word	0x0800e1cf
 800e250:	0800e1cf 	.word	0x0800e1cf
 800e254:	0800e1cf 	.word	0x0800e1cf
 800e258:	0800e1cf 	.word	0x0800e1cf
 800e25c:	0800e1cf 	.word	0x0800e1cf
 800e260:	0800e1cf 	.word	0x0800e1cf
 800e264:	0800e1cf 	.word	0x0800e1cf
 800e268:	0800e1cf 	.word	0x0800e1cf
 800e26c:	0800e1cf 	.word	0x0800e1cf
 800e270:	0800e1cf 	.word	0x0800e1cf
 800e274:	0800e1cf 	.word	0x0800e1cf
 800e278:	0800e1cf 	.word	0x0800e1cf
 800e27c:	0800e1cf 	.word	0x0800e1cf
 800e280:	0800e1cf 	.word	0x0800e1cf
 800e284:	0800e1cf 	.word	0x0800e1cf
 800e288:	0800e5b1 	.word	0x0800e5b1
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e28c:	4b7a      	ldr	r3, [pc, #488]	; (800e478 <UART_SetConfig+0x338>)
 800e28e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e290:	f003 0307 	and.w	r3, r3, #7
 800e294:	2b05      	cmp	r3, #5
 800e296:	d89a      	bhi.n	800e1ce <UART_SetConfig+0x8e>
 800e298:	4a79      	ldr	r2, [pc, #484]	; (800e480 <UART_SetConfig+0x340>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e29a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e29e:	5cd3      	ldrb	r3, [r2, r3]
 800e2a0:	d1a9      	bne.n	800e1f6 <UART_SetConfig+0xb6>
    switch (clocksource)
 800e2a2:	2b20      	cmp	r3, #32
 800e2a4:	f200 8145 	bhi.w	800e532 <UART_SetConfig+0x3f2>
 800e2a8:	2b20      	cmp	r3, #32
 800e2aa:	d890      	bhi.n	800e1ce <UART_SetConfig+0x8e>
 800e2ac:	a201      	add	r2, pc, #4	; (adr r2, 800e2b4 <UART_SetConfig+0x174>)
 800e2ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2b2:	bf00      	nop
 800e2b4:	0800e61b 	.word	0x0800e61b
 800e2b8:	0800e615 	.word	0x0800e615
 800e2bc:	0800e1cf 	.word	0x0800e1cf
 800e2c0:	0800e1cf 	.word	0x0800e1cf
 800e2c4:	0800e621 	.word	0x0800e621
 800e2c8:	0800e1cf 	.word	0x0800e1cf
 800e2cc:	0800e1cf 	.word	0x0800e1cf
 800e2d0:	0800e1cf 	.word	0x0800e1cf
 800e2d4:	0800e603 	.word	0x0800e603
 800e2d8:	0800e1cf 	.word	0x0800e1cf
 800e2dc:	0800e1cf 	.word	0x0800e1cf
 800e2e0:	0800e1cf 	.word	0x0800e1cf
 800e2e4:	0800e1cf 	.word	0x0800e1cf
 800e2e8:	0800e1cf 	.word	0x0800e1cf
 800e2ec:	0800e1cf 	.word	0x0800e1cf
 800e2f0:	0800e1cf 	.word	0x0800e1cf
 800e2f4:	0800e5ef 	.word	0x0800e5ef
 800e2f8:	0800e1cf 	.word	0x0800e1cf
 800e2fc:	0800e1cf 	.word	0x0800e1cf
 800e300:	0800e1cf 	.word	0x0800e1cf
 800e304:	0800e1cf 	.word	0x0800e1cf
 800e308:	0800e1cf 	.word	0x0800e1cf
 800e30c:	0800e1cf 	.word	0x0800e1cf
 800e310:	0800e1cf 	.word	0x0800e1cf
 800e314:	0800e1cf 	.word	0x0800e1cf
 800e318:	0800e1cf 	.word	0x0800e1cf
 800e31c:	0800e1cf 	.word	0x0800e1cf
 800e320:	0800e1cf 	.word	0x0800e1cf
 800e324:	0800e1cf 	.word	0x0800e1cf
 800e328:	0800e1cf 	.word	0x0800e1cf
 800e32c:	0800e1cf 	.word	0x0800e1cf
 800e330:	0800e1cf 	.word	0x0800e1cf
 800e334:	0800e62b 	.word	0x0800e62b
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e338:	6898      	ldr	r0, [r3, #8]
 800e33a:	4a46      	ldr	r2, [pc, #280]	; (800e454 <UART_SetConfig+0x314>)
 800e33c:	4002      	ands	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e33e:	484e      	ldr	r0, [pc, #312]	; (800e478 <UART_SetConfig+0x338>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e340:	430a      	orrs	r2, r1
 800e342:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e346:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800e348:	f022 020f 	bic.w	r2, r2, #15
 800e34c:	430a      	orrs	r2, r1
 800e34e:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e350:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800e352:	f003 0307 	and.w	r3, r3, #7
 800e356:	2b05      	cmp	r3, #5
 800e358:	f63f af39 	bhi.w	800e1ce <UART_SetConfig+0x8e>
 800e35c:	4a49      	ldr	r2, [pc, #292]	; (800e484 <UART_SetConfig+0x344>)
 800e35e:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 800e360:	2b20      	cmp	r3, #32
 800e362:	f200 80b9 	bhi.w	800e4d8 <UART_SetConfig+0x398>
 800e366:	2b01      	cmp	r3, #1
 800e368:	f67f af31 	bls.w	800e1ce <UART_SetConfig+0x8e>
 800e36c:	3b02      	subs	r3, #2
 800e36e:	2b1e      	cmp	r3, #30
 800e370:	f63f af2d 	bhi.w	800e1ce <UART_SetConfig+0x8e>
 800e374:	a201      	add	r2, pc, #4	; (adr r2, 800e37c <UART_SetConfig+0x23c>)
 800e376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e37a:	bf00      	nop
 800e37c:	0800e5e5 	.word	0x0800e5e5
 800e380:	0800e1cf 	.word	0x0800e1cf
 800e384:	0800e5db 	.word	0x0800e5db
 800e388:	0800e1cf 	.word	0x0800e1cf
 800e38c:	0800e1cf 	.word	0x0800e1cf
 800e390:	0800e1cf 	.word	0x0800e1cf
 800e394:	0800e5c9 	.word	0x0800e5c9
 800e398:	0800e1cf 	.word	0x0800e1cf
 800e39c:	0800e1cf 	.word	0x0800e1cf
 800e3a0:	0800e1cf 	.word	0x0800e1cf
 800e3a4:	0800e1cf 	.word	0x0800e1cf
 800e3a8:	0800e1cf 	.word	0x0800e1cf
 800e3ac:	0800e1cf 	.word	0x0800e1cf
 800e3b0:	0800e1cf 	.word	0x0800e1cf
 800e3b4:	0800e5b5 	.word	0x0800e5b5
 800e3b8:	0800e1cf 	.word	0x0800e1cf
 800e3bc:	0800e1cf 	.word	0x0800e1cf
 800e3c0:	0800e1cf 	.word	0x0800e1cf
 800e3c4:	0800e1cf 	.word	0x0800e1cf
 800e3c8:	0800e1cf 	.word	0x0800e1cf
 800e3cc:	0800e1cf 	.word	0x0800e1cf
 800e3d0:	0800e1cf 	.word	0x0800e1cf
 800e3d4:	0800e1cf 	.word	0x0800e1cf
 800e3d8:	0800e1cf 	.word	0x0800e1cf
 800e3dc:	0800e1cf 	.word	0x0800e1cf
 800e3e0:	0800e1cf 	.word	0x0800e1cf
 800e3e4:	0800e1cf 	.word	0x0800e1cf
 800e3e8:	0800e1cf 	.word	0x0800e1cf
 800e3ec:	0800e1cf 	.word	0x0800e1cf
 800e3f0:	0800e1cf 	.word	0x0800e1cf
 800e3f4:	0800e5eb 	.word	0x0800e5eb
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e3f8:	4b1f      	ldr	r3, [pc, #124]	; (800e478 <UART_SetConfig+0x338>)
 800e3fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e3fc:	f003 0307 	and.w	r3, r3, #7
 800e400:	2b05      	cmp	r3, #5
 800e402:	f63f aee4 	bhi.w	800e1ce <UART_SetConfig+0x8e>
 800e406:	4a20      	ldr	r2, [pc, #128]	; (800e488 <UART_SetConfig+0x348>)
 800e408:	5cd3      	ldrb	r3, [r2, r3]
 800e40a:	e6f1      	b.n	800e1f0 <UART_SetConfig+0xb0>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e40c:	4b1a      	ldr	r3, [pc, #104]	; (800e478 <UART_SetConfig+0x338>)
 800e40e:	681a      	ldr	r2, [r3, #0]
 800e410:	0692      	lsls	r2, r2, #26
 800e412:	f140 80c1 	bpl.w	800e598 <UART_SetConfig+0x458>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	481c      	ldr	r0, [pc, #112]	; (800e48c <UART_SetConfig+0x34c>)
 800e41a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800e41e:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800e420:	e03b      	b.n	800e49a <UART_SetConfig+0x35a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e422:	a803      	add	r0, sp, #12
 800e424:	f7fe fcfc 	bl	800ce20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e428:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800e42a:	b938      	cbnz	r0, 800e43c <UART_SetConfig+0x2fc>
        ret = HAL_ERROR;
 800e42c:	2000      	movs	r0, #0
 800e42e:	e6cf      	b.n	800e1d0 <UART_SetConfig+0x90>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e430:	4668      	mov	r0, sp
 800e432:	f7fe fc47 	bl	800ccc4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e436:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 800e438:	2800      	cmp	r0, #0
 800e43a:	d0f7      	beq.n	800e42c <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e43c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e43e:	e02c      	b.n	800e49a <UART_SetConfig+0x35a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800e440:	f7fd fcf2 	bl	800be28 <HAL_RCC_GetPCLK2Freq>
        break;
 800e444:	e7f1      	b.n	800e42a <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetPCLK1Freq();
 800e446:	f7fd fca7 	bl	800bd98 <HAL_RCC_GetPCLK1Freq>
        break;
 800e44a:	e7ee      	b.n	800e42a <UART_SetConfig+0x2ea>
 800e44c:	cfff69f3 	.word	0xcfff69f3
 800e450:	58000c00 	.word	0x58000c00
 800e454:	11fff4ff 	.word	0x11fff4ff
 800e458:	40011000 	.word	0x40011000
 800e45c:	40004400 	.word	0x40004400
 800e460:	40004800 	.word	0x40004800
 800e464:	40004c00 	.word	0x40004c00
 800e468:	40005000 	.word	0x40005000
 800e46c:	40011400 	.word	0x40011400
 800e470:	40007800 	.word	0x40007800
 800e474:	40007c00 	.word	0x40007c00
 800e478:	58024400 	.word	0x58024400
 800e47c:	0801df7c 	.word	0x0801df7c
 800e480:	0801dfa8 	.word	0x0801dfa8
 800e484:	0801dfb0 	.word	0x0801dfb0
 800e488:	0801dfa8 	.word	0x0801dfa8
 800e48c:	03d09000 	.word	0x03d09000
    switch (clocksource)
 800e490:	2b40      	cmp	r3, #64	; 0x40
 800e492:	f47f ae9c 	bne.w	800e1ce <UART_SetConfig+0x8e>
 800e496:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e49a:	4b6c      	ldr	r3, [pc, #432]	; (800e64c <UART_SetConfig+0x50c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e49c:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e4a0:	6862      	ldr	r2, [r4, #4]
 800e4a2:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800e4a6:	fbb0 f3f3 	udiv	r3, r0, r3
 800e4aa:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800e4ae:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e4b2:	f1a3 0210 	sub.w	r2, r3, #16
 800e4b6:	428a      	cmp	r2, r1
 800e4b8:	f63f ae89 	bhi.w	800e1ce <UART_SetConfig+0x8e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e4bc:	6822      	ldr	r2, [r4, #0]
 800e4be:	2000      	movs	r0, #0
 800e4c0:	60d3      	str	r3, [r2, #12]
 800e4c2:	e685      	b.n	800e1d0 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e4c4:	4b62      	ldr	r3, [pc, #392]	; (800e650 <UART_SetConfig+0x510>)
 800e4c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e4c8:	f003 0307 	and.w	r3, r3, #7
 800e4cc:	2b05      	cmp	r3, #5
 800e4ce:	f63f ae7e 	bhi.w	800e1ce <UART_SetConfig+0x8e>
 800e4d2:	4a60      	ldr	r2, [pc, #384]	; (800e654 <UART_SetConfig+0x514>)
 800e4d4:	5cd3      	ldrb	r3, [r2, r3]
 800e4d6:	e68b      	b.n	800e1f0 <UART_SetConfig+0xb0>
    switch (clocksource)
 800e4d8:	2b40      	cmp	r3, #64	; 0x40
 800e4da:	f47f ae78 	bne.w	800e1ce <UART_SetConfig+0x8e>
 800e4de:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e4e2:	4b5a      	ldr	r3, [pc, #360]	; (800e64c <UART_SetConfig+0x50c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e4e4:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e4e6:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e4ea:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e4ee:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e4f2:	4299      	cmp	r1, r3
 800e4f4:	f63f ae6b 	bhi.w	800e1ce <UART_SetConfig+0x8e>
 800e4f8:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800e4fc:	f63f ae67 	bhi.w	800e1ce <UART_SetConfig+0x8e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e500:	2300      	movs	r3, #0
 800e502:	4619      	mov	r1, r3
 800e504:	f7f1 ffa4 	bl	8000450 <__aeabi_uldivmod>
 800e508:	462a      	mov	r2, r5
 800e50a:	0209      	lsls	r1, r1, #8
 800e50c:	0203      	lsls	r3, r0, #8
 800e50e:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800e512:	0868      	lsrs	r0, r5, #1
 800e514:	1818      	adds	r0, r3, r0
 800e516:	f04f 0300 	mov.w	r3, #0
 800e51a:	f141 0100 	adc.w	r1, r1, #0
 800e51e:	f7f1 ff97 	bl	8000450 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e522:	4a4d      	ldr	r2, [pc, #308]	; (800e658 <UART_SetConfig+0x518>)
 800e524:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e528:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e52a:	4291      	cmp	r1, r2
 800e52c:	f63f ae4f 	bhi.w	800e1ce <UART_SetConfig+0x8e>
 800e530:	e7c4      	b.n	800e4bc <UART_SetConfig+0x37c>
    switch (clocksource)
 800e532:	2b40      	cmp	r3, #64	; 0x40
 800e534:	f47f ae4b 	bne.w	800e1ce <UART_SetConfig+0x8e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e538:	4b44      	ldr	r3, [pc, #272]	; (800e64c <UART_SetConfig+0x50c>)
 800e53a:	6862      	ldr	r2, [r4, #4]
 800e53c:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 800e540:	0853      	lsrs	r3, r2, #1
 800e542:	fbb0 f0f1 	udiv	r0, r0, r1
 800e546:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e54a:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e54e:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e552:	f1a3 0210 	sub.w	r2, r3, #16
 800e556:	428a      	cmp	r2, r1
 800e558:	f63f ae39 	bhi.w	800e1ce <UART_SetConfig+0x8e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e55c:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e560:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800e564:	6821      	ldr	r1, [r4, #0]
 800e566:	2000      	movs	r0, #0
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e568:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 800e56a:	4313      	orrs	r3, r2
 800e56c:	60cb      	str	r3, [r1, #12]
 800e56e:	e62f      	b.n	800e1d0 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e570:	4b37      	ldr	r3, [pc, #220]	; (800e650 <UART_SetConfig+0x510>)
 800e572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e574:	f003 0307 	and.w	r3, r3, #7
 800e578:	2b05      	cmp	r3, #5
 800e57a:	f63f ae28 	bhi.w	800e1ce <UART_SetConfig+0x8e>
 800e57e:	4a37      	ldr	r2, [pc, #220]	; (800e65c <UART_SetConfig+0x51c>)
 800e580:	5cd3      	ldrb	r3, [r2, r3]
 800e582:	e635      	b.n	800e1f0 <UART_SetConfig+0xb0>
 800e584:	4b32      	ldr	r3, [pc, #200]	; (800e650 <UART_SetConfig+0x510>)
 800e586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e588:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e58c:	2b28      	cmp	r3, #40	; 0x28
 800e58e:	f63f ae1e 	bhi.w	800e1ce <UART_SetConfig+0x8e>
 800e592:	4a33      	ldr	r2, [pc, #204]	; (800e660 <UART_SetConfig+0x520>)
 800e594:	5cd3      	ldrb	r3, [r2, r3]
 800e596:	e62b      	b.n	800e1f0 <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800e598:	4832      	ldr	r0, [pc, #200]	; (800e664 <UART_SetConfig+0x524>)
 800e59a:	e77e      	b.n	800e49a <UART_SetConfig+0x35a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e59c:	4b2c      	ldr	r3, [pc, #176]	; (800e650 <UART_SetConfig+0x510>)
 800e59e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e5a0:	f003 0307 	and.w	r3, r3, #7
 800e5a4:	2b05      	cmp	r3, #5
 800e5a6:	f63f ae12 	bhi.w	800e1ce <UART_SetConfig+0x8e>
 800e5aa:	4a2f      	ldr	r2, [pc, #188]	; (800e668 <UART_SetConfig+0x528>)
 800e5ac:	5cd3      	ldrb	r3, [r2, r3]
 800e5ae:	e61f      	b.n	800e1f0 <UART_SetConfig+0xb0>
        pclk = (uint32_t) CSI_VALUE;
 800e5b0:	482e      	ldr	r0, [pc, #184]	; (800e66c <UART_SetConfig+0x52c>)
 800e5b2:	e772      	b.n	800e49a <UART_SetConfig+0x35a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e5b4:	4b26      	ldr	r3, [pc, #152]	; (800e650 <UART_SetConfig+0x510>)
 800e5b6:	681a      	ldr	r2, [r3, #0]
 800e5b8:	0690      	lsls	r0, r2, #26
 800e5ba:	d542      	bpl.n	800e642 <UART_SetConfig+0x502>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	4829      	ldr	r0, [pc, #164]	; (800e664 <UART_SetConfig+0x524>)
 800e5c0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800e5c4:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800e5c6:	e78c      	b.n	800e4e2 <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e5c8:	a803      	add	r0, sp, #12
 800e5ca:	f7fe fc29 	bl	800ce20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e5ce:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800e5d0:	2800      	cmp	r0, #0
 800e5d2:	f43f af2b 	beq.w	800e42c <UART_SetConfig+0x2ec>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e5d6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800e5d8:	e783      	b.n	800e4e2 <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e5da:	4668      	mov	r0, sp
 800e5dc:	f7fe fb72 	bl	800ccc4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e5e0:	9801      	ldr	r0, [sp, #4]
        break;
 800e5e2:	e7f5      	b.n	800e5d0 <UART_SetConfig+0x490>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e5e4:	f7fe fb5c 	bl	800cca0 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800e5e8:	e7f2      	b.n	800e5d0 <UART_SetConfig+0x490>
        pclk = (uint32_t) CSI_VALUE;
 800e5ea:	4820      	ldr	r0, [pc, #128]	; (800e66c <UART_SetConfig+0x52c>)
 800e5ec:	e779      	b.n	800e4e2 <UART_SetConfig+0x3a2>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e5ee:	4b18      	ldr	r3, [pc, #96]	; (800e650 <UART_SetConfig+0x510>)
 800e5f0:	681a      	ldr	r2, [r3, #0]
 800e5f2:	0691      	lsls	r1, r2, #26
 800e5f4:	d527      	bpl.n	800e646 <UART_SetConfig+0x506>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	481a      	ldr	r0, [pc, #104]	; (800e664 <UART_SetConfig+0x524>)
 800e5fa:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800e5fe:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800e600:	e79a      	b.n	800e538 <UART_SetConfig+0x3f8>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e602:	a803      	add	r0, sp, #12
 800e604:	f7fe fc0c 	bl	800ce20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e608:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800e60a:	2800      	cmp	r0, #0
 800e60c:	f43f af0e 	beq.w	800e42c <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e610:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e612:	e791      	b.n	800e538 <UART_SetConfig+0x3f8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800e614:	f7fd fc08 	bl	800be28 <HAL_RCC_GetPCLK2Freq>
        break;
 800e618:	e7f7      	b.n	800e60a <UART_SetConfig+0x4ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800e61a:	f7fd fbbd 	bl	800bd98 <HAL_RCC_GetPCLK1Freq>
        break;
 800e61e:	e7f4      	b.n	800e60a <UART_SetConfig+0x4ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e620:	4668      	mov	r0, sp
 800e622:	f7fe fb4f 	bl	800ccc4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e626:	9801      	ldr	r0, [sp, #4]
        break;
 800e628:	e7ef      	b.n	800e60a <UART_SetConfig+0x4ca>
        pclk = (uint32_t) CSI_VALUE;
 800e62a:	4810      	ldr	r0, [pc, #64]	; (800e66c <UART_SetConfig+0x52c>)
 800e62c:	e784      	b.n	800e538 <UART_SetConfig+0x3f8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e62e:	4b08      	ldr	r3, [pc, #32]	; (800e650 <UART_SetConfig+0x510>)
 800e630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e632:	f003 0307 	and.w	r3, r3, #7
 800e636:	2b05      	cmp	r3, #5
 800e638:	f63f adc9 	bhi.w	800e1ce <UART_SetConfig+0x8e>
 800e63c:	4a0c      	ldr	r2, [pc, #48]	; (800e670 <UART_SetConfig+0x530>)
 800e63e:	5cd3      	ldrb	r3, [r2, r3]
 800e640:	e5d6      	b.n	800e1f0 <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800e642:	4808      	ldr	r0, [pc, #32]	; (800e664 <UART_SetConfig+0x524>)
 800e644:	e74d      	b.n	800e4e2 <UART_SetConfig+0x3a2>
          pclk = (uint32_t) HSI_VALUE;
 800e646:	4807      	ldr	r0, [pc, #28]	; (800e664 <UART_SetConfig+0x524>)
 800e648:	e776      	b.n	800e538 <UART_SetConfig+0x3f8>
 800e64a:	bf00      	nop
 800e64c:	0801dfb8 	.word	0x0801dfb8
 800e650:	58024400 	.word	0x58024400
 800e654:	0801dfa8 	.word	0x0801dfa8
 800e658:	000ffcff 	.word	0x000ffcff
 800e65c:	0801dfa8 	.word	0x0801dfa8
 800e660:	0801df7c 	.word	0x0801df7c
 800e664:	03d09000 	.word	0x03d09000
 800e668:	0801dfa8 	.word	0x0801dfa8
 800e66c:	003d0900 	.word	0x003d0900
 800e670:	0801dfa8 	.word	0x0801dfa8

0800e674 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e674:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800e676:	07da      	lsls	r2, r3, #31
{
 800e678:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e67a:	d506      	bpl.n	800e68a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e67c:	6801      	ldr	r1, [r0, #0]
 800e67e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800e680:	684a      	ldr	r2, [r1, #4]
 800e682:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800e686:	4322      	orrs	r2, r4
 800e688:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e68a:	079c      	lsls	r4, r3, #30
 800e68c:	d506      	bpl.n	800e69c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e68e:	6801      	ldr	r1, [r0, #0]
 800e690:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800e692:	684a      	ldr	r2, [r1, #4]
 800e694:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800e698:	4322      	orrs	r2, r4
 800e69a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e69c:	0759      	lsls	r1, r3, #29
 800e69e:	d506      	bpl.n	800e6ae <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e6a0:	6801      	ldr	r1, [r0, #0]
 800e6a2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800e6a4:	684a      	ldr	r2, [r1, #4]
 800e6a6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800e6aa:	4322      	orrs	r2, r4
 800e6ac:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e6ae:	071a      	lsls	r2, r3, #28
 800e6b0:	d506      	bpl.n	800e6c0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e6b2:	6801      	ldr	r1, [r0, #0]
 800e6b4:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800e6b6:	684a      	ldr	r2, [r1, #4]
 800e6b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800e6bc:	4322      	orrs	r2, r4
 800e6be:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e6c0:	06dc      	lsls	r4, r3, #27
 800e6c2:	d506      	bpl.n	800e6d2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e6c4:	6801      	ldr	r1, [r0, #0]
 800e6c6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800e6c8:	688a      	ldr	r2, [r1, #8]
 800e6ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e6ce:	4322      	orrs	r2, r4
 800e6d0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e6d2:	0699      	lsls	r1, r3, #26
 800e6d4:	d506      	bpl.n	800e6e4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e6d6:	6801      	ldr	r1, [r0, #0]
 800e6d8:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800e6da:	688a      	ldr	r2, [r1, #8]
 800e6dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e6e0:	4322      	orrs	r2, r4
 800e6e2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e6e4:	065a      	lsls	r2, r3, #25
 800e6e6:	d50a      	bpl.n	800e6fe <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e6e8:	6801      	ldr	r1, [r0, #0]
 800e6ea:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800e6ec:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e6ee:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e6f2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800e6f6:	ea42 0204 	orr.w	r2, r2, r4
 800e6fa:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e6fc:	d00b      	beq.n	800e716 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e6fe:	061b      	lsls	r3, r3, #24
 800e700:	d506      	bpl.n	800e710 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e702:	6802      	ldr	r2, [r0, #0]
 800e704:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800e706:	6853      	ldr	r3, [r2, #4]
 800e708:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800e70c:	430b      	orrs	r3, r1
 800e70e:	6053      	str	r3, [r2, #4]
}
 800e710:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e714:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e716:	684a      	ldr	r2, [r1, #4]
 800e718:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800e71a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800e71e:	4322      	orrs	r2, r4
 800e720:	604a      	str	r2, [r1, #4]
 800e722:	e7ec      	b.n	800e6fe <UART_AdvFeatureConfig+0x8a>

0800e724 <UART_CheckIdleState>:
{
 800e724:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e726:	2300      	movs	r3, #0
{
 800e728:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e72a:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 800e72e:	f7f8 faa7 	bl	8006c80 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e732:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 800e734:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e736:	6813      	ldr	r3, [r2, #0]
 800e738:	071b      	lsls	r3, r3, #28
 800e73a:	d40f      	bmi.n	800e75c <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e73c:	6813      	ldr	r3, [r2, #0]
 800e73e:	0759      	lsls	r1, r3, #29
 800e740:	d431      	bmi.n	800e7a6 <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e742:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800e744:	2220      	movs	r2, #32
  return HAL_OK;
 800e746:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800e748:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e74c:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e750:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e752:	6723      	str	r3, [r4, #112]	; 0x70
      __HAL_UNLOCK(huart);
 800e754:	2300      	movs	r3, #0
 800e756:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 800e75a:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e75c:	69d3      	ldr	r3, [r2, #28]
 800e75e:	0298      	lsls	r0, r3, #10
 800e760:	d4ec      	bmi.n	800e73c <UART_CheckIdleState+0x18>
 800e762:	e00c      	b.n	800e77e <UART_CheckIdleState+0x5a>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e764:	6819      	ldr	r1, [r3, #0]
 800e766:	461a      	mov	r2, r3
 800e768:	0749      	lsls	r1, r1, #29
 800e76a:	d505      	bpl.n	800e778 <UART_CheckIdleState+0x54>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e76c:	69d9      	ldr	r1, [r3, #28]
 800e76e:	0708      	lsls	r0, r1, #28
 800e770:	d44b      	bmi.n	800e80a <UART_CheckIdleState+0xe6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e772:	69d9      	ldr	r1, [r3, #28]
 800e774:	0509      	lsls	r1, r1, #20
 800e776:	d476      	bmi.n	800e866 <UART_CheckIdleState+0x142>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e778:	69db      	ldr	r3, [r3, #28]
 800e77a:	0298      	lsls	r0, r3, #10
 800e77c:	d4de      	bmi.n	800e73c <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e77e:	f7f8 fa7f 	bl	8006c80 <HAL_GetTick>
 800e782:	1b43      	subs	r3, r0, r5
 800e784:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e788:	6823      	ldr	r3, [r4, #0]
 800e78a:	d3eb      	bcc.n	800e764 <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e78c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e790:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e794:	e843 2100 	strex	r1, r2, [r3]
 800e798:	2900      	cmp	r1, #0
 800e79a:	d1f7      	bne.n	800e78c <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 800e79c:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800e79e:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 800e7a0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      return HAL_TIMEOUT;
 800e7a4:	e7d6      	b.n	800e754 <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e7a6:	69d3      	ldr	r3, [r2, #28]
 800e7a8:	025b      	lsls	r3, r3, #9
 800e7aa:	d4ca      	bmi.n	800e742 <UART_CheckIdleState+0x1e>
 800e7ac:	e00d      	b.n	800e7ca <UART_CheckIdleState+0xa6>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e7ae:	681a      	ldr	r2, [r3, #0]
 800e7b0:	0750      	lsls	r0, r2, #29
 800e7b2:	d507      	bpl.n	800e7c4 <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e7b4:	69da      	ldr	r2, [r3, #28]
 800e7b6:	0711      	lsls	r1, r2, #28
 800e7b8:	f100 8083 	bmi.w	800e8c2 <UART_CheckIdleState+0x19e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e7bc:	69da      	ldr	r2, [r3, #28]
 800e7be:	0512      	lsls	r2, r2, #20
 800e7c0:	f100 80ad 	bmi.w	800e91e <UART_CheckIdleState+0x1fa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e7c4:	69db      	ldr	r3, [r3, #28]
 800e7c6:	025b      	lsls	r3, r3, #9
 800e7c8:	d4bb      	bmi.n	800e742 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e7ca:	f7f8 fa59 	bl	8006c80 <HAL_GetTick>
 800e7ce:	1b43      	subs	r3, r0, r5
 800e7d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e7d4:	6823      	ldr	r3, [r4, #0]
 800e7d6:	d3ea      	bcc.n	800e7ae <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7d8:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e7dc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7e0:	e843 2100 	strex	r1, r2, [r3]
 800e7e4:	2900      	cmp	r1, #0
 800e7e6:	d1f7      	bne.n	800e7d8 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7e8:	f103 0208 	add.w	r2, r3, #8
 800e7ec:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7f0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7f4:	f103 0008 	add.w	r0, r3, #8
 800e7f8:	e840 2100 	strex	r1, r2, [r0]
 800e7fc:	2900      	cmp	r1, #0
 800e7fe:	d1f3      	bne.n	800e7e8 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 800e800:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800e802:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 800e804:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      return HAL_TIMEOUT;
 800e808:	e7a4      	b.n	800e754 <UART_CheckIdleState+0x30>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e80a:	2208      	movs	r2, #8
 800e80c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e80e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e812:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e816:	e843 2100 	strex	r1, r2, [r3]
 800e81a:	2900      	cmp	r1, #0
 800e81c:	d1f7      	bne.n	800e80e <UART_CheckIdleState+0xea>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e81e:	4857      	ldr	r0, [pc, #348]	; (800e97c <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e820:	f103 0208 	add.w	r2, r3, #8
 800e824:	e852 2f00 	ldrex	r2, [r2]
 800e828:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e82a:	f103 0508 	add.w	r5, r3, #8
 800e82e:	e845 2100 	strex	r1, r2, [r5]
 800e832:	2900      	cmp	r1, #0
 800e834:	d1f4      	bne.n	800e820 <UART_CheckIdleState+0xfc>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e836:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800e838:	2a01      	cmp	r2, #1
 800e83a:	d00b      	beq.n	800e854 <UART_CheckIdleState+0x130>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e83c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800e83e:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e840:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800e842:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 800e846:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e848:	66e2      	str	r2, [r4, #108]	; 0x6c
           __HAL_UNLOCK(huart);
 800e84a:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e84e:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
           return HAL_ERROR;
 800e852:	e79b      	b.n	800e78c <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e854:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e858:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e85c:	e843 2100 	strex	r1, r2, [r3]
 800e860:	2900      	cmp	r1, #0
 800e862:	d1f7      	bne.n	800e854 <UART_CheckIdleState+0x130>
 800e864:	e7ea      	b.n	800e83c <UART_CheckIdleState+0x118>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e866:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e86a:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e86c:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e870:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e874:	e843 2100 	strex	r1, r2, [r3]
 800e878:	2900      	cmp	r1, #0
 800e87a:	d1f7      	bne.n	800e86c <UART_CheckIdleState+0x148>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e87c:	483f      	ldr	r0, [pc, #252]	; (800e97c <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e87e:	f103 0208 	add.w	r2, r3, #8
 800e882:	e852 2f00 	ldrex	r2, [r2]
 800e886:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e888:	f103 0508 	add.w	r5, r3, #8
 800e88c:	e845 2100 	strex	r1, r2, [r5]
 800e890:	2900      	cmp	r1, #0
 800e892:	d1f4      	bne.n	800e87e <UART_CheckIdleState+0x15a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e894:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800e896:	2a01      	cmp	r2, #1
 800e898:	d00a      	beq.n	800e8b0 <UART_CheckIdleState+0x18c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e89a:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800e89c:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 800e89e:	6762      	str	r2, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800e8a0:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 800e8a4:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e8a8:	66e2      	str	r2, [r4, #108]	; 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e8aa:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 800e8ae:	e76d      	b.n	800e78c <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8b0:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e8b4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8b8:	e843 2100 	strex	r1, r2, [r3]
 800e8bc:	2900      	cmp	r1, #0
 800e8be:	d1f7      	bne.n	800e8b0 <UART_CheckIdleState+0x18c>
 800e8c0:	e7eb      	b.n	800e89a <UART_CheckIdleState+0x176>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e8c2:	2208      	movs	r2, #8
 800e8c4:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8c6:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e8ca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8ce:	e843 2100 	strex	r1, r2, [r3]
 800e8d2:	2900      	cmp	r1, #0
 800e8d4:	d1f7      	bne.n	800e8c6 <UART_CheckIdleState+0x1a2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e8d6:	4829      	ldr	r0, [pc, #164]	; (800e97c <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8d8:	f103 0208 	add.w	r2, r3, #8
 800e8dc:	e852 2f00 	ldrex	r2, [r2]
 800e8e0:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8e2:	f103 0508 	add.w	r5, r3, #8
 800e8e6:	e845 2100 	strex	r1, r2, [r5]
 800e8ea:	2900      	cmp	r1, #0
 800e8ec:	d1f4      	bne.n	800e8d8 <UART_CheckIdleState+0x1b4>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e8ee:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800e8f0:	2a01      	cmp	r2, #1
 800e8f2:	d00b      	beq.n	800e90c <UART_CheckIdleState+0x1e8>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e8f4:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800e8f6:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e8f8:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800e8fa:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 800e8fe:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e900:	66e2      	str	r2, [r4, #108]	; 0x6c
           __HAL_UNLOCK(huart);
 800e902:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e906:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
           return HAL_ERROR;
 800e90a:	e765      	b.n	800e7d8 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e90c:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e910:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e914:	e843 2100 	strex	r1, r2, [r3]
 800e918:	2900      	cmp	r1, #0
 800e91a:	d1f7      	bne.n	800e90c <UART_CheckIdleState+0x1e8>
 800e91c:	e7ea      	b.n	800e8f4 <UART_CheckIdleState+0x1d0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e91e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e922:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e924:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e928:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e92c:	e843 2100 	strex	r1, r2, [r3]
 800e930:	2900      	cmp	r1, #0
 800e932:	d1f7      	bne.n	800e924 <UART_CheckIdleState+0x200>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e934:	4811      	ldr	r0, [pc, #68]	; (800e97c <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e936:	f103 0208 	add.w	r2, r3, #8
 800e93a:	e852 2f00 	ldrex	r2, [r2]
 800e93e:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e940:	f103 0508 	add.w	r5, r3, #8
 800e944:	e845 2100 	strex	r1, r2, [r5]
 800e948:	2900      	cmp	r1, #0
 800e94a:	d1f4      	bne.n	800e936 <UART_CheckIdleState+0x212>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e94c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800e94e:	2a01      	cmp	r2, #1
 800e950:	d00a      	beq.n	800e968 <UART_CheckIdleState+0x244>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e952:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800e954:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 800e956:	6762      	str	r2, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800e958:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 800e95c:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e960:	66e2      	str	r2, [r4, #108]	; 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e962:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 800e966:	e737      	b.n	800e7d8 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e968:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e96c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e970:	e843 2100 	strex	r1, r2, [r3]
 800e974:	2900      	cmp	r1, #0
 800e976:	d1f7      	bne.n	800e968 <UART_CheckIdleState+0x244>
 800e978:	e7eb      	b.n	800e952 <UART_CheckIdleState+0x22e>
 800e97a:	bf00      	nop
 800e97c:	effffffe 	.word	0xeffffffe

0800e980 <HAL_UART_Init>:
  if (huart == NULL)
 800e980:	b380      	cbz	r0, 800e9e4 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800e982:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 800e986:	b510      	push	{r4, lr}
 800e988:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800e98a:	b333      	cbz	r3, 800e9da <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 800e98c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800e98e:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e990:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800e992:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 800e996:	6813      	ldr	r3, [r2, #0]
 800e998:	f023 0301 	bic.w	r3, r3, #1
 800e99c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e99e:	f7ff fbcf 	bl	800e140 <UART_SetConfig>
 800e9a2:	2801      	cmp	r0, #1
 800e9a4:	d017      	beq.n	800e9d6 <HAL_UART_Init+0x56>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e9a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e9a8:	b98b      	cbnz	r3, 800e9ce <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e9aa:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800e9ac:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e9ae:	685a      	ldr	r2, [r3, #4]
 800e9b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e9b4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e9b6:	689a      	ldr	r2, [r3, #8]
 800e9b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e9bc:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800e9be:	681a      	ldr	r2, [r3, #0]
 800e9c0:	f042 0201 	orr.w	r2, r2, #1
}
 800e9c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 800e9c8:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800e9ca:	f7ff beab 	b.w	800e724 <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 800e9ce:	4620      	mov	r0, r4
 800e9d0:	f7ff fe50 	bl	800e674 <UART_AdvFeatureConfig>
 800e9d4:	e7e9      	b.n	800e9aa <HAL_UART_Init+0x2a>
}
 800e9d6:	2001      	movs	r0, #1
 800e9d8:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800e9da:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 800e9de:	f7f7 ff01 	bl	80067e4 <HAL_UART_MspInit>
 800e9e2:	e7d3      	b.n	800e98c <HAL_UART_Init+0xc>
}
 800e9e4:	2001      	movs	r0, #1
 800e9e6:	4770      	bx	lr

0800e9e8 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e9e8:	4770      	bx	lr
 800e9ea:	bf00      	nop

0800e9ec <HAL_UARTEx_RxFifoFullCallback>:
 800e9ec:	4770      	bx	lr
 800e9ee:	bf00      	nop

0800e9f0 <HAL_UARTEx_TxFifoEmptyCallback>:
 800e9f0:	4770      	bx	lr
 800e9f2:	bf00      	nop

0800e9f4 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e9f4:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800e9f8:	2a01      	cmp	r2, #1
 800e9fa:	d017      	beq.n	800ea2c <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e9fc:	6802      	ldr	r2, [r0, #0]
 800e9fe:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800ea00:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ea02:	2100      	movs	r1, #0
{
 800ea04:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 800ea06:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800ea0a:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ea0c:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800ea0e:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ea10:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800ea14:	f024 0401 	bic.w	r4, r4, #1
 800ea18:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ea1a:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ea1c:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800ea1e:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800ea20:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800ea24:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800ea28:	bc30      	pop	{r4, r5}
 800ea2a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800ea2c:	2002      	movs	r0, #2
}
 800ea2e:	4770      	bx	lr

0800ea30 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ea30:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800ea34:	2a01      	cmp	r2, #1
 800ea36:	d037      	beq.n	800eaa8 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ea38:	6802      	ldr	r2, [r0, #0]
 800ea3a:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800ea3c:	2024      	movs	r0, #36	; 0x24
{
 800ea3e:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800ea40:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ea44:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ea46:	6810      	ldr	r0, [r2, #0]
 800ea48:	f020 0001 	bic.w	r0, r0, #1
 800ea4c:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ea4e:	6890      	ldr	r0, [r2, #8]
 800ea50:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800ea54:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ea56:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ea58:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ea5a:	b310      	cbz	r0, 800eaa2 <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ea5c:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ea5e:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea60:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea64:	4911      	ldr	r1, [pc, #68]	; (800eaac <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ea66:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800ea6a:	4d11      	ldr	r5, [pc, #68]	; (800eab0 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea6c:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea70:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800ea74:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea78:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800ea7a:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea7e:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea80:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea84:	fbb1 f1f5 	udiv	r1, r1, r5
 800ea88:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800ea8c:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800ea8e:	2100      	movs	r1, #0
 800ea90:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ea94:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800ea96:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800ea98:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800ea9c:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800eaa0:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800eaa2:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800eaa4:	4608      	mov	r0, r1
 800eaa6:	e7ef      	b.n	800ea88 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800eaa8:	2002      	movs	r0, #2
}
 800eaaa:	4770      	bx	lr
 800eaac:	0801dfd8 	.word	0x0801dfd8
 800eab0:	0801dfd0 	.word	0x0801dfd0

0800eab4 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800eab4:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800eab8:	2a01      	cmp	r2, #1
 800eaba:	d037      	beq.n	800eb2c <HAL_UARTEx_SetRxFifoThreshold+0x78>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eabc:	6802      	ldr	r2, [r0, #0]
 800eabe:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800eac0:	2024      	movs	r0, #36	; 0x24
{
 800eac2:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800eac4:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eac8:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800eaca:	6810      	ldr	r0, [r2, #0]
 800eacc:	f020 0001 	bic.w	r0, r0, #1
 800ead0:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ead2:	6890      	ldr	r0, [r2, #8]
 800ead4:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800ead8:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800eada:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800eadc:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800eade:	b310      	cbz	r0, 800eb26 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800eae0:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800eae2:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eae4:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eae8:	4911      	ldr	r1, [pc, #68]	; (800eb30 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800eaea:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800eaee:	4d11      	ldr	r5, [pc, #68]	; (800eb34 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eaf0:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eaf4:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800eaf8:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eafc:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800eafe:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eb02:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eb04:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eb08:	fbb1 f1f5 	udiv	r1, r1, r5
 800eb0c:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800eb10:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800eb12:	2100      	movs	r1, #0
 800eb14:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eb18:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800eb1a:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800eb1c:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800eb20:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800eb24:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800eb26:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800eb28:	4608      	mov	r0, r1
 800eb2a:	e7ef      	b.n	800eb0c <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800eb2c:	2002      	movs	r0, #2
}
 800eb2e:	4770      	bx	lr
 800eb30:	0801dfd8 	.word	0x0801dfd8
 800eb34:	0801dfd0 	.word	0x0801dfd0

0800eb38 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800eb38:	b084      	sub	sp, #16
 800eb3a:	4684      	mov	ip, r0
 800eb3c:	b500      	push	{lr}
 800eb3e:	b083      	sub	sp, #12
 800eb40:	f10d 0e14 	add.w	lr, sp, #20
 800eb44:	e88e 000e 	stmia.w	lr, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800eb48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eb4a:	2b01      	cmp	r3, #1
 800eb4c:	d13e      	bne.n	800ebcc <USB_CoreInit+0x94>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800eb4e:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800eb50:	f1a3 1342 	sub.w	r3, r3, #4325442	; 0x420042

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 800eb54:	9911      	ldr	r1, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800eb56:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 800eb5a:	2901      	cmp	r1, #1
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800eb5c:	6382      	str	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800eb5e:	68c2      	ldr	r2, [r0, #12]
 800eb60:	ea03 0302 	and.w	r3, r3, r2
 800eb64:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800eb66:	68c3      	ldr	r3, [r0, #12]
 800eb68:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800eb6c:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800eb6e:	d07c      	beq.n	800ec6a <USB_CoreInit+0x132>
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  __IO uint32_t count = 0U;
 800eb70:	2300      	movs	r3, #0
  /* Wait for AHB master IDLE state. */
  do
  {
    count++;

    if (count > 200000U)
 800eb72:	4a40      	ldr	r2, [pc, #256]	; (800ec74 <USB_CoreInit+0x13c>)
  __IO uint32_t count = 0U;
 800eb74:	9300      	str	r3, [sp, #0]
 800eb76:	e003      	b.n	800eb80 <USB_CoreInit+0x48>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800eb78:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	db41      	blt.n	800ec04 <USB_CoreInit+0xcc>
    count++;
 800eb80:	9b00      	ldr	r3, [sp, #0]
 800eb82:	3301      	adds	r3, #1
 800eb84:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800eb86:	9b00      	ldr	r3, [sp, #0]
 800eb88:	4293      	cmp	r3, r2
 800eb8a:	d9f5      	bls.n	800eb78 <USB_CoreInit+0x40>
      return HAL_TIMEOUT;
 800eb8c:	2003      	movs	r0, #3
  if (cfg.dma_enable == 1U)
 800eb8e:	9b07      	ldr	r3, [sp, #28]
 800eb90:	2b01      	cmp	r3, #1
 800eb92:	d116      	bne.n	800ebc2 <USB_CoreInit+0x8a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800eb94:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800eb98:	4b37      	ldr	r3, [pc, #220]	; (800ec78 <USB_CoreInit+0x140>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800eb9a:	b292      	uxth	r2, r2
 800eb9c:	f8cc 205c 	str.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800eba0:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
 800eba4:	4313      	orrs	r3, r2
 800eba6:	f8cc 305c 	str.w	r3, [ip, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ebaa:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800ebae:	f043 0306 	orr.w	r3, r3, #6
 800ebb2:	f8cc 3008 	str.w	r3, [ip, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ebb6:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800ebba:	f043 0320 	orr.w	r3, r3, #32
 800ebbe:	f8cc 3008 	str.w	r3, [ip, #8]
}
 800ebc2:	b003      	add	sp, #12
 800ebc4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ebc8:	b004      	add	sp, #16
 800ebca:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800ebcc:	68c3      	ldr	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800ebce:	2100      	movs	r1, #0
    if (count > 200000U)
 800ebd0:	4a28      	ldr	r2, [pc, #160]	; (800ec74 <USB_CoreInit+0x13c>)
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800ebd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ebd6:	60c3      	str	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800ebd8:	9101      	str	r1, [sp, #4]
 800ebda:	e003      	b.n	800ebe4 <USB_CoreInit+0xac>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ebdc:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	db2c      	blt.n	800ec3e <USB_CoreInit+0x106>
    count++;
 800ebe4:	9b01      	ldr	r3, [sp, #4]
 800ebe6:	3301      	adds	r3, #1
 800ebe8:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800ebea:	9b01      	ldr	r3, [sp, #4]
 800ebec:	4293      	cmp	r3, r2
 800ebee:	d9f5      	bls.n	800ebdc <USB_CoreInit+0xa4>
      return HAL_TIMEOUT;
 800ebf0:	2003      	movs	r0, #3
    if (cfg.battery_charging_enable == 0U)
 800ebf2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ebf4:	b9e3      	cbnz	r3, 800ec30 <USB_CoreInit+0xf8>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ebf6:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800ebfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ebfe:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800ec02:	e7c4      	b.n	800eb8e <USB_CoreInit+0x56>

  /* Core Soft Reset */
  count = 0U;
 800ec04:	2300      	movs	r3, #0

  do
  {
    count++;

    if (count > 200000U)
 800ec06:	4a1b      	ldr	r2, [pc, #108]	; (800ec74 <USB_CoreInit+0x13c>)
  count = 0U;
 800ec08:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ec0a:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800ec0e:	f043 0301 	orr.w	r3, r3, #1
 800ec12:	f8cc 3010 	str.w	r3, [ip, #16]
 800ec16:	e004      	b.n	800ec22 <USB_CoreInit+0xea>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ec18:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800ec1c:	f010 0001 	ands.w	r0, r0, #1
 800ec20:	d0b5      	beq.n	800eb8e <USB_CoreInit+0x56>
    count++;
 800ec22:	9b00      	ldr	r3, [sp, #0]
 800ec24:	3301      	adds	r3, #1
 800ec26:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800ec28:	9b00      	ldr	r3, [sp, #0]
 800ec2a:	4293      	cmp	r3, r2
 800ec2c:	d9f4      	bls.n	800ec18 <USB_CoreInit+0xe0>
 800ec2e:	e7ad      	b.n	800eb8c <USB_CoreInit+0x54>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ec30:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800ec34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ec38:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800ec3c:	e7a7      	b.n	800eb8e <USB_CoreInit+0x56>
  count = 0U;
 800ec3e:	2300      	movs	r3, #0
    if (count > 200000U)
 800ec40:	4a0c      	ldr	r2, [pc, #48]	; (800ec74 <USB_CoreInit+0x13c>)
  count = 0U;
 800ec42:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ec44:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800ec48:	f043 0301 	orr.w	r3, r3, #1
 800ec4c:	f8cc 3010 	str.w	r3, [ip, #16]
 800ec50:	e004      	b.n	800ec5c <USB_CoreInit+0x124>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ec52:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800ec56:	f010 0001 	ands.w	r0, r0, #1
 800ec5a:	d0ca      	beq.n	800ebf2 <USB_CoreInit+0xba>
    count++;
 800ec5c:	9b01      	ldr	r3, [sp, #4]
 800ec5e:	3301      	adds	r3, #1
 800ec60:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800ec62:	9b01      	ldr	r3, [sp, #4]
 800ec64:	4293      	cmp	r3, r2
 800ec66:	d9f4      	bls.n	800ec52 <USB_CoreInit+0x11a>
 800ec68:	e7c2      	b.n	800ebf0 <USB_CoreInit+0xb8>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ec6a:	68c3      	ldr	r3, [r0, #12]
 800ec6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ec70:	60c3      	str	r3, [r0, #12]
 800ec72:	e77d      	b.n	800eb70 <USB_CoreInit+0x38>
 800ec74:	00030d40 	.word	0x00030d40
 800ec78:	03ee0000 	.word	0x03ee0000

0800ec7c <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800ec7c:	2a02      	cmp	r2, #2
{
 800ec7e:	4603      	mov	r3, r0
  if (speed == USBD_FS_SPEED)
 800ec80:	d00a      	beq.n	800ec98 <USB_SetTurnaroundTime+0x1c>
 800ec82:	f44f 5110 	mov.w	r1, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ec86:	68da      	ldr	r2, [r3, #12]
}
 800ec88:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ec8a:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 800ec8e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800ec90:	68da      	ldr	r2, [r3, #12]
 800ec92:	430a      	orrs	r2, r1
 800ec94:	60da      	str	r2, [r3, #12]
}
 800ec96:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800ec98:	4a23      	ldr	r2, [pc, #140]	; (800ed28 <USB_SetTurnaroundTime+0xac>)
 800ec9a:	4824      	ldr	r0, [pc, #144]	; (800ed2c <USB_SetTurnaroundTime+0xb0>)
 800ec9c:	440a      	add	r2, r1
 800ec9e:	4282      	cmp	r2, r0
 800eca0:	d92c      	bls.n	800ecfc <USB_SetTurnaroundTime+0x80>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800eca2:	4a23      	ldr	r2, [pc, #140]	; (800ed30 <USB_SetTurnaroundTime+0xb4>)
 800eca4:	4823      	ldr	r0, [pc, #140]	; (800ed34 <USB_SetTurnaroundTime+0xb8>)
 800eca6:	440a      	add	r2, r1
 800eca8:	4282      	cmp	r2, r0
 800ecaa:	d92a      	bls.n	800ed02 <USB_SetTurnaroundTime+0x86>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800ecac:	4a22      	ldr	r2, [pc, #136]	; (800ed38 <USB_SetTurnaroundTime+0xbc>)
 800ecae:	4823      	ldr	r0, [pc, #140]	; (800ed3c <USB_SetTurnaroundTime+0xc0>)
 800ecb0:	440a      	add	r2, r1
 800ecb2:	4282      	cmp	r2, r0
 800ecb4:	d928      	bls.n	800ed08 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800ecb6:	4a22      	ldr	r2, [pc, #136]	; (800ed40 <USB_SetTurnaroundTime+0xc4>)
 800ecb8:	4822      	ldr	r0, [pc, #136]	; (800ed44 <USB_SetTurnaroundTime+0xc8>)
 800ecba:	440a      	add	r2, r1
 800ecbc:	4282      	cmp	r2, r0
 800ecbe:	d326      	bcc.n	800ed0e <USB_SetTurnaroundTime+0x92>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800ecc0:	4a21      	ldr	r2, [pc, #132]	; (800ed48 <USB_SetTurnaroundTime+0xcc>)
 800ecc2:	4822      	ldr	r0, [pc, #136]	; (800ed4c <USB_SetTurnaroundTime+0xd0>)
 800ecc4:	440a      	add	r2, r1
 800ecc6:	4282      	cmp	r2, r0
 800ecc8:	d924      	bls.n	800ed14 <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800ecca:	4a21      	ldr	r2, [pc, #132]	; (800ed50 <USB_SetTurnaroundTime+0xd4>)
 800eccc:	4821      	ldr	r0, [pc, #132]	; (800ed54 <USB_SetTurnaroundTime+0xd8>)
 800ecce:	440a      	add	r2, r1
 800ecd0:	4282      	cmp	r2, r0
 800ecd2:	d322      	bcc.n	800ed1a <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800ecd4:	4a20      	ldr	r2, [pc, #128]	; (800ed58 <USB_SetTurnaroundTime+0xdc>)
 800ecd6:	4821      	ldr	r0, [pc, #132]	; (800ed5c <USB_SetTurnaroundTime+0xe0>)
 800ecd8:	440a      	add	r2, r1
 800ecda:	4282      	cmp	r2, r0
 800ecdc:	d3d1      	bcc.n	800ec82 <USB_SetTurnaroundTime+0x6>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ecde:	4a20      	ldr	r2, [pc, #128]	; (800ed60 <USB_SetTurnaroundTime+0xe4>)
 800ece0:	4820      	ldr	r0, [pc, #128]	; (800ed64 <USB_SetTurnaroundTime+0xe8>)
 800ece2:	440a      	add	r2, r1
 800ece4:	4282      	cmp	r2, r0
 800ece6:	d31b      	bcc.n	800ed20 <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ece8:	4a1f      	ldr	r2, [pc, #124]	; (800ed68 <USB_SetTurnaroundTime+0xec>)
 800ecea:	4820      	ldr	r0, [pc, #128]	; (800ed6c <USB_SetTurnaroundTime+0xf0>)
 800ecec:	440a      	add	r2, r1
 800ecee:	4282      	cmp	r2, r0
 800ecf0:	bf34      	ite	cc
 800ecf2:	f44f 51e0 	movcc.w	r1, #7168	; 0x1c00
 800ecf6:	f44f 51c0 	movcs.w	r1, #6144	; 0x1800
 800ecfa:	e7c4      	b.n	800ec86 <USB_SetTurnaroundTime+0xa>
 800ecfc:	f44f 5170 	mov.w	r1, #15360	; 0x3c00
 800ed00:	e7c1      	b.n	800ec86 <USB_SetTurnaroundTime+0xa>
 800ed02:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 800ed06:	e7be      	b.n	800ec86 <USB_SetTurnaroundTime+0xa>
 800ed08:	f44f 5150 	mov.w	r1, #13312	; 0x3400
 800ed0c:	e7bb      	b.n	800ec86 <USB_SetTurnaroundTime+0xa>
 800ed0e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800ed12:	e7b8      	b.n	800ec86 <USB_SetTurnaroundTime+0xa>
 800ed14:	f44f 5130 	mov.w	r1, #11264	; 0x2c00
 800ed18:	e7b5      	b.n	800ec86 <USB_SetTurnaroundTime+0xa>
 800ed1a:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 800ed1e:	e7b2      	b.n	800ec86 <USB_SetTurnaroundTime+0xa>
 800ed20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ed24:	e7af      	b.n	800ec86 <USB_SetTurnaroundTime+0xa>
 800ed26:	bf00      	nop
 800ed28:	ff275340 	.word	0xff275340
 800ed2c:	000c34ff 	.word	0x000c34ff
 800ed30:	ff1b1e40 	.word	0xff1b1e40
 800ed34:	000f423f 	.word	0x000f423f
 800ed38:	ff0bdc00 	.word	0xff0bdc00
 800ed3c:	00124f7f 	.word	0x00124f7f
 800ed40:	fef98c80 	.word	0xfef98c80
 800ed44:	0013d620 	.word	0x0013d620
 800ed48:	fee5b660 	.word	0xfee5b660
 800ed4c:	0016e35f 	.word	0x0016e35f
 800ed50:	feced300 	.word	0xfeced300
 800ed54:	001b7740 	.word	0x001b7740
 800ed58:	feb35bc0 	.word	0xfeb35bc0
 800ed5c:	002191c0 	.word	0x002191c0
 800ed60:	fe91ca00 	.word	0xfe91ca00
 800ed64:	00387520 	.word	0x00387520
 800ed68:	fe5954e0 	.word	0xfe5954e0
 800ed6c:	00419ce0 	.word	0x00419ce0

0800ed70 <USB_EnableGlobalInt>:
{
 800ed70:	4603      	mov	r3, r0
}
 800ed72:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ed74:	689a      	ldr	r2, [r3, #8]
 800ed76:	f042 0201 	orr.w	r2, r2, #1
 800ed7a:	609a      	str	r2, [r3, #8]
}
 800ed7c:	4770      	bx	lr
 800ed7e:	bf00      	nop

0800ed80 <USB_DisableGlobalInt>:
{
 800ed80:	4603      	mov	r3, r0
}
 800ed82:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ed84:	689a      	ldr	r2, [r3, #8]
 800ed86:	f022 0201 	bic.w	r2, r2, #1
 800ed8a:	609a      	str	r2, [r3, #8]
}
 800ed8c:	4770      	bx	lr
 800ed8e:	bf00      	nop

0800ed90 <USB_SetCurrentMode>:
{
 800ed90:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ed92:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800ed94:	2901      	cmp	r1, #1
{
 800ed96:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ed98:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ed9c:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800ed9e:	d017      	beq.n	800edd0 <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 800eda0:	b9a1      	cbnz	r1, 800edcc <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800eda2:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800eda4:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800eda6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800edaa:	60c3      	str	r3, [r0, #12]
 800edac:	e001      	b.n	800edb2 <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800edae:	2c32      	cmp	r4, #50	; 0x32
 800edb0:	d00c      	beq.n	800edcc <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800edb2:	2001      	movs	r0, #1
      ms++;
 800edb4:	4404      	add	r4, r0
      HAL_Delay(1U);
 800edb6:	f7f7 ff69 	bl	8006c8c <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800edba:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800edbc:	07db      	lsls	r3, r3, #31
 800edbe:	d4f6      	bmi.n	800edae <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 800edc0:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800edc4:	fab0 f080 	clz	r0, r0
 800edc8:	0940      	lsrs	r0, r0, #5
}
 800edca:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800edcc:	2001      	movs	r0, #1
}
 800edce:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800edd0:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800edd2:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800edd4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800edd8:	60c3      	str	r3, [r0, #12]
 800edda:	e001      	b.n	800ede0 <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800eddc:	2c32      	cmp	r4, #50	; 0x32
 800edde:	d0f5      	beq.n	800edcc <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800ede0:	2001      	movs	r0, #1
      ms++;
 800ede2:	4404      	add	r4, r0
      HAL_Delay(1U);
 800ede4:	f7f7 ff52 	bl	8006c8c <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800ede8:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800edea:	07da      	lsls	r2, r3, #31
 800edec:	d5f6      	bpl.n	800eddc <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 800edee:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800edf2:	fab0 f080 	clz	r0, r0
 800edf6:	0940      	lsrs	r0, r0, #5
 800edf8:	e7e7      	b.n	800edca <USB_SetCurrentMode+0x3a>
 800edfa:	bf00      	nop

0800edfc <USB_DevInit>:
{
 800edfc:	b084      	sub	sp, #16
 800edfe:	4684      	mov	ip, r0
 800ee00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ee04:	b083      	sub	sp, #12
 800ee06:	ac0b      	add	r4, sp, #44	; 0x2c
 800ee08:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    USBx->DIEPTXF[i] = 0U;
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800ee10:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 800ee14:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 800ee18:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 800ee1c:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 800ee20:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 800ee24:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 800ee28:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
 800ee2c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
 800ee30:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
 800ee34:	f8c0 3128 	str.w	r3, [r0, #296]	; 0x128
 800ee38:	f8c0 312c 	str.w	r3, [r0, #300]	; 0x12c
 800ee3c:	f8c0 3130 	str.w	r3, [r0, #304]	; 0x130
 800ee40:	f8c0 3134 	str.w	r3, [r0, #308]	; 0x134
 800ee44:	f8c0 3138 	str.w	r3, [r0, #312]	; 0x138
 800ee48:	f8c0 313c 	str.w	r3, [r0, #316]	; 0x13c
  if (cfg.vbus_sensing_enable == 0U)
 800ee4c:	2c00      	cmp	r4, #0
 800ee4e:	f040 80b3 	bne.w	800efb8 <USB_DevInit+0x1bc>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ee52:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800ee56:	f500 6e00 	add.w	lr, r0, #2048	; 0x800
 800ee5a:	f043 0302 	orr.w	r3, r3, #2
 800ee5e:	f8ce 3004 	str.w	r3, [lr, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800ee62:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ee64:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ee68:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800ee6a:	6803      	ldr	r3, [r0, #0]
 800ee6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee70:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800ee72:	6803      	ldr	r3, [r0, #0]
 800ee74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee78:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	f8cc 3e00 	str.w	r3, [ip, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800ee80:	f8de 3000 	ldr.w	r3, [lr]
 800ee84:	f8ce 3000 	str.w	r3, [lr]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ee88:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ee8a:	2b01      	cmp	r3, #1
 800ee8c:	f000 80c3 	beq.w	800f016 <USB_DevInit+0x21a>
  USBx_DEVICE->DCFG |= speed;
 800ee90:	f8de 3000 	ldr.w	r3, [lr]
 800ee94:	f043 0303 	orr.w	r3, r3, #3
 800ee98:	f8ce 3000 	str.w	r3, [lr]
  __IO uint32_t count = 0U;
 800ee9c:	2300      	movs	r3, #0
    if (count > 200000U)
 800ee9e:	4a65      	ldr	r2, [pc, #404]	; (800f034 <USB_DevInit+0x238>)
  __IO uint32_t count = 0U;
 800eea0:	9300      	str	r3, [sp, #0]
 800eea2:	e004      	b.n	800eeae <USB_DevInit+0xb2>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800eea4:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	f2c0 809f 	blt.w	800efec <USB_DevInit+0x1f0>
    count++;
 800eeae:	9b00      	ldr	r3, [sp, #0]
 800eeb0:	3301      	adds	r3, #1
 800eeb2:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800eeb4:	9b00      	ldr	r3, [sp, #0]
 800eeb6:	4293      	cmp	r3, r2
 800eeb8:	d9f4      	bls.n	800eea4 <USB_DevInit+0xa8>
    ret = HAL_ERROR;
 800eeba:	2001      	movs	r0, #1
  __IO uint32_t count = 0U;
 800eebc:	2300      	movs	r3, #0
    if (count > 200000U)
 800eebe:	4a5d      	ldr	r2, [pc, #372]	; (800f034 <USB_DevInit+0x238>)
  __IO uint32_t count = 0U;
 800eec0:	9301      	str	r3, [sp, #4]
 800eec2:	e003      	b.n	800eecc <USB_DevInit+0xd0>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800eec4:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	db7c      	blt.n	800efc6 <USB_DevInit+0x1ca>
    count++;
 800eecc:	9b01      	ldr	r3, [sp, #4]
 800eece:	3301      	adds	r3, #1
 800eed0:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800eed2:	9b01      	ldr	r3, [sp, #4]
 800eed4:	4293      	cmp	r3, r2
 800eed6:	d9f5      	bls.n	800eec4 <USB_DevInit+0xc8>
    ret = HAL_ERROR;
 800eed8:	2001      	movs	r0, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800eeda:	2200      	movs	r2, #0
 800eedc:	f8ce 2010 	str.w	r2, [lr, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800eee0:	f8ce 2014 	str.w	r2, [lr, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800eee4:	f8ce 201c 	str.w	r2, [lr, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800eee8:	b1d1      	cbz	r1, 800ef20 <USB_DevInit+0x124>
 800eeea:	f50c 6310 	add.w	r3, ip, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800eeee:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800eef2:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800eef6:	4616      	mov	r6, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800eef8:	f64f 377f 	movw	r7, #64383	; 0xfb7f
 800eefc:	e006      	b.n	800ef0c <USB_DevInit+0x110>
      USBx_INEP(i)->DIEPCTL = 0U;
 800eefe:	601e      	str	r6, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ef00:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ef02:	611e      	str	r6, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ef04:	609f      	str	r7, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ef06:	3320      	adds	r3, #32
 800ef08:	4291      	cmp	r1, r2
 800ef0a:	d039      	beq.n	800ef80 <USB_DevInit+0x184>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ef0c:	681d      	ldr	r5, [r3, #0]
 800ef0e:	2d00      	cmp	r5, #0
 800ef10:	daf5      	bge.n	800eefe <USB_DevInit+0x102>
      if (i == 0U)
 800ef12:	b112      	cbz	r2, 800ef1a <USB_DevInit+0x11e>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ef14:	f8c3 8000 	str.w	r8, [r3]
 800ef18:	e7f2      	b.n	800ef00 <USB_DevInit+0x104>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ef1a:	f8c3 9000 	str.w	r9, [r3]
 800ef1e:	e7ef      	b.n	800ef00 <USB_DevInit+0x104>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ef20:	f8de 3010 	ldr.w	r3, [lr, #16]
  USBx->GINTMSK = 0U;
 800ef24:	2200      	movs	r2, #0
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ef26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ef2a:	f8ce 3010 	str.w	r3, [lr, #16]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ef2e:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
  USBx->GINTMSK = 0U;
 800ef32:	f8cc 2018 	str.w	r2, [ip, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ef36:	f8cc 3014 	str.w	r3, [ip, #20]
  if (cfg.dma_enable == 0U)
 800ef3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ef3c:	b92b      	cbnz	r3, 800ef4a <USB_DevInit+0x14e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ef3e:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800ef42:	f043 0310 	orr.w	r3, r3, #16
 800ef46:	f8cc 3018 	str.w	r3, [ip, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ef4a:	f8dc 2018 	ldr.w	r2, [ip, #24]
 800ef4e:	4b3a      	ldr	r3, [pc, #232]	; (800f038 <USB_DevInit+0x23c>)
 800ef50:	4313      	orrs	r3, r2
  if (cfg.Sof_enable != 0U)
 800ef52:	9a11      	ldr	r2, [sp, #68]	; 0x44
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ef54:	f8cc 3018 	str.w	r3, [ip, #24]
  if (cfg.Sof_enable != 0U)
 800ef58:	b12a      	cbz	r2, 800ef66 <USB_DevInit+0x16a>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ef5a:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800ef5e:	f043 0308 	orr.w	r3, r3, #8
 800ef62:	f8cc 3018 	str.w	r3, [ip, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800ef66:	2c01      	cmp	r4, #1
 800ef68:	d105      	bne.n	800ef76 <USB_DevInit+0x17a>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ef6a:	f8dc 2018 	ldr.w	r2, [ip, #24]
 800ef6e:	4b33      	ldr	r3, [pc, #204]	; (800f03c <USB_DevInit+0x240>)
 800ef70:	4313      	orrs	r3, r2
 800ef72:	f8cc 3018 	str.w	r3, [ip, #24]
}
 800ef76:	b003      	add	sp, #12
 800ef78:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ef7c:	b004      	add	sp, #16
 800ef7e:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ef80:	2200      	movs	r2, #0
 800ef82:	f50c 6330 	add.w	r3, ip, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ef86:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ef8a:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ef8e:	4616      	mov	r6, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ef90:	f64f 377f 	movw	r7, #64383	; 0xfb7f
 800ef94:	e006      	b.n	800efa4 <USB_DevInit+0x1a8>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ef96:	601e      	str	r6, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ef98:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ef9a:	611e      	str	r6, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ef9c:	609f      	str	r7, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ef9e:	3320      	adds	r3, #32
 800efa0:	4291      	cmp	r1, r2
 800efa2:	d0bd      	beq.n	800ef20 <USB_DevInit+0x124>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800efa4:	681d      	ldr	r5, [r3, #0]
 800efa6:	2d00      	cmp	r5, #0
 800efa8:	daf5      	bge.n	800ef96 <USB_DevInit+0x19a>
      if (i == 0U)
 800efaa:	b112      	cbz	r2, 800efb2 <USB_DevInit+0x1b6>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800efac:	f8c3 8000 	str.w	r8, [r3]
 800efb0:	e7f2      	b.n	800ef98 <USB_DevInit+0x19c>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800efb2:	f8c3 9000 	str.w	r9, [r3]
 800efb6:	e7ef      	b.n	800ef98 <USB_DevInit+0x19c>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800efb8:	6b83      	ldr	r3, [r0, #56]	; 0x38
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800efba:	f500 6e00 	add.w	lr, r0, #2048	; 0x800
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800efbe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800efc2:	6383      	str	r3, [r0, #56]	; 0x38
 800efc4:	e759      	b.n	800ee7a <USB_DevInit+0x7e>
  count = 0U;
 800efc6:	2300      	movs	r3, #0
    if (count > 200000U)
 800efc8:	4a1a      	ldr	r2, [pc, #104]	; (800f034 <USB_DevInit+0x238>)
  count = 0U;
 800efca:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800efcc:	2310      	movs	r3, #16
 800efce:	f8cc 3010 	str.w	r3, [ip, #16]
 800efd2:	e004      	b.n	800efde <USB_DevInit+0x1e2>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800efd4:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800efd8:	06db      	lsls	r3, r3, #27
 800efda:	f57f af7e 	bpl.w	800eeda <USB_DevInit+0xde>
    count++;
 800efde:	9b01      	ldr	r3, [sp, #4]
 800efe0:	3301      	adds	r3, #1
 800efe2:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800efe4:	9b01      	ldr	r3, [sp, #4]
 800efe6:	4293      	cmp	r3, r2
 800efe8:	d9f4      	bls.n	800efd4 <USB_DevInit+0x1d8>
 800efea:	e775      	b.n	800eed8 <USB_DevInit+0xdc>
  count = 0U;
 800efec:	2300      	movs	r3, #0
    if (count > 200000U)
 800efee:	4a11      	ldr	r2, [pc, #68]	; (800f034 <USB_DevInit+0x238>)
  count = 0U;
 800eff0:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800eff2:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800eff6:	f8cc 3010 	str.w	r3, [ip, #16]
 800effa:	e005      	b.n	800f008 <USB_DevInit+0x20c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800effc:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800f000:	f010 0020 	ands.w	r0, r0, #32
 800f004:	f43f af5a 	beq.w	800eebc <USB_DevInit+0xc0>
    count++;
 800f008:	9b00      	ldr	r3, [sp, #0]
 800f00a:	3301      	adds	r3, #1
 800f00c:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800f00e:	9b00      	ldr	r3, [sp, #0]
 800f010:	4293      	cmp	r3, r2
 800f012:	d9f3      	bls.n	800effc <USB_DevInit+0x200>
 800f014:	e751      	b.n	800eeba <USB_DevInit+0xbe>
    if (cfg.speed == USBD_HS_SPEED)
 800f016:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f018:	b923      	cbnz	r3, 800f024 <USB_DevInit+0x228>
  USBx_DEVICE->DCFG |= speed;
 800f01a:	f8de 3000 	ldr.w	r3, [lr]
 800f01e:	f8ce 3000 	str.w	r3, [lr]
  return HAL_OK;
 800f022:	e73b      	b.n	800ee9c <USB_DevInit+0xa0>
  USBx_DEVICE->DCFG |= speed;
 800f024:	f8de 3000 	ldr.w	r3, [lr]
 800f028:	f043 0301 	orr.w	r3, r3, #1
 800f02c:	f8ce 3000 	str.w	r3, [lr]
  return HAL_OK;
 800f030:	e734      	b.n	800ee9c <USB_DevInit+0xa0>
 800f032:	bf00      	nop
 800f034:	00030d40 	.word	0x00030d40
 800f038:	803c3800 	.word	0x803c3800
 800f03c:	40000004 	.word	0x40000004

0800f040 <USB_FlushTxFifo>:
{
 800f040:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800f042:	2300      	movs	r3, #0
    if (count > 200000U)
 800f044:	4a12      	ldr	r2, [pc, #72]	; (800f090 <USB_FlushTxFifo+0x50>)
  __IO uint32_t count = 0U;
 800f046:	9301      	str	r3, [sp, #4]
 800f048:	e002      	b.n	800f050 <USB_FlushTxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f04a:	6903      	ldr	r3, [r0, #16]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	db08      	blt.n	800f062 <USB_FlushTxFifo+0x22>
    count++;
 800f050:	9b01      	ldr	r3, [sp, #4]
 800f052:	3301      	adds	r3, #1
 800f054:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800f056:	9b01      	ldr	r3, [sp, #4]
 800f058:	4293      	cmp	r3, r2
 800f05a:	d9f6      	bls.n	800f04a <USB_FlushTxFifo+0xa>
      return HAL_TIMEOUT;
 800f05c:	2003      	movs	r0, #3
}
 800f05e:	b002      	add	sp, #8
 800f060:	4770      	bx	lr
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f062:	0189      	lsls	r1, r1, #6
  count = 0U;
 800f064:	2300      	movs	r3, #0
    if (count > 200000U)
 800f066:	4a0a      	ldr	r2, [pc, #40]	; (800f090 <USB_FlushTxFifo+0x50>)
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f068:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 800f06c:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f06e:	6101      	str	r1, [r0, #16]
 800f070:	e003      	b.n	800f07a <USB_FlushTxFifo+0x3a>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f072:	6903      	ldr	r3, [r0, #16]
 800f074:	f013 0320 	ands.w	r3, r3, #32
 800f078:	d006      	beq.n	800f088 <USB_FlushTxFifo+0x48>
    count++;
 800f07a:	9b01      	ldr	r3, [sp, #4]
 800f07c:	3301      	adds	r3, #1
 800f07e:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800f080:	9b01      	ldr	r3, [sp, #4]
 800f082:	4293      	cmp	r3, r2
 800f084:	d9f5      	bls.n	800f072 <USB_FlushTxFifo+0x32>
 800f086:	e7e9      	b.n	800f05c <USB_FlushTxFifo+0x1c>
  return HAL_OK;
 800f088:	4618      	mov	r0, r3
}
 800f08a:	b002      	add	sp, #8
 800f08c:	4770      	bx	lr
 800f08e:	bf00      	nop
 800f090:	00030d40 	.word	0x00030d40

0800f094 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800f094:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800f098:	f013 0006 	ands.w	r0, r3, #6
 800f09c:	d004      	beq.n	800f0a8 <USB_GetDevSpeed+0x14>
    speed = 0xFU;
 800f09e:	f013 0f02 	tst.w	r3, #2
 800f0a2:	bf14      	ite	ne
 800f0a4:	2002      	movne	r0, #2
 800f0a6:	200f      	moveq	r0, #15
}
 800f0a8:	4770      	bx	lr
 800f0aa:	bf00      	nop

0800f0ac <USB_ActivateEndpoint>:
{
 800f0ac:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 800f0ae:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800f0b0:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800f0b2:	2b01      	cmp	r3, #1
 800f0b4:	d020      	beq.n	800f0f8 <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800f0b6:	f002 0c0f 	and.w	ip, r2, #15
 800f0ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800f0be:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800f0c2:	eb00 1242 	add.w	r2, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800f0c6:	fa03 f30c 	lsl.w	r3, r3, ip
 800f0ca:	4323      	orrs	r3, r4
 800f0cc:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800f0d0:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 800f0d4:	041b      	lsls	r3, r3, #16
 800f0d6:	d40c      	bmi.n	800f0f2 <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f0d8:	688b      	ldr	r3, [r1, #8]
 800f0da:	f8d2 4b00 	ldr.w	r4, [r2, #2816]	; 0xb00
 800f0de:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800f0e2:	7908      	ldrb	r0, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f0e4:	4914      	ldr	r1, [pc, #80]	; (800f138 <USB_ActivateEndpoint+0x8c>)
 800f0e6:	4323      	orrs	r3, r4
 800f0e8:	ea43 4380 	orr.w	r3, r3, r0, lsl #18
 800f0ec:	4319      	orrs	r1, r3
 800f0ee:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
}
 800f0f2:	2000      	movs	r0, #0
 800f0f4:	bc30      	pop	{r4, r5}
 800f0f6:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800f0f8:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 800f0fc:	f002 050f 	and.w	r5, r2, #15
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800f100:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800f104:	40ab      	lsls	r3, r5
 800f106:	69e5      	ldr	r5, [r4, #28]
 800f108:	432b      	orrs	r3, r5
 800f10a:	61e3      	str	r3, [r4, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800f10c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800f110:	041c      	lsls	r4, r3, #16
 800f112:	d4ee      	bmi.n	800f0f2 <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f114:	688b      	ldr	r3, [r1, #8]
 800f116:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 800f11a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800f11e:	790c      	ldrb	r4, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f120:	4905      	ldr	r1, [pc, #20]	; (800f138 <USB_ActivateEndpoint+0x8c>)
 800f122:	432b      	orrs	r3, r5
 800f124:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800f128:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 800f12c:	4319      	orrs	r1, r3
}
 800f12e:	bc30      	pop	{r4, r5}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f130:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 800f134:	2000      	movs	r0, #0
 800f136:	4770      	bx	lr
 800f138:	10008000 	.word	0x10008000

0800f13c <USB_DeactivateEndpoint>:
  if (ep->is_in == 1U)
 800f13c:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800f13e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800f140:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f142:	eb00 1c43 	add.w	ip, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800f146:	d02a      	beq.n	800f19e <USB_DeactivateEndpoint+0x62>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f148:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800f14c:	2a00      	cmp	r2, #0
 800f14e:	db19      	blt.n	800f184 <USB_DeactivateEndpoint+0x48>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f150:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800f154:	f003 030f 	and.w	r3, r3, #15
 800f158:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800f15c:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f160:	4a23      	ldr	r2, [pc, #140]	; (800f1f0 <USB_DeactivateEndpoint+0xb4>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f162:	ea21 0103 	bic.w	r1, r1, r3
 800f166:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f16a:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 800f16e:	ea21 0303 	bic.w	r3, r1, r3
 800f172:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800f176:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f178:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 800f17c:	401a      	ands	r2, r3
 800f17e:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
}
 800f182:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800f184:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800f188:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800f18c:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800f190:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800f194:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800f198:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
 800f19c:	e7d8      	b.n	800f150 <USB_DeactivateEndpoint+0x14>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f19e:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800f1a2:	2a00      	cmp	r2, #0
 800f1a4:	da0b      	bge.n	800f1be <USB_DeactivateEndpoint+0x82>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800f1a6:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800f1aa:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800f1ae:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800f1b2:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800f1b6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800f1ba:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f1be:	f003 020f 	and.w	r2, r3, #15
 800f1c2:	2301      	movs	r3, #1
 800f1c4:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800f1c8:	4093      	lsls	r3, r2
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800f1ca:	4a0a      	ldr	r2, [pc, #40]	; (800f1f4 <USB_DeactivateEndpoint+0xb8>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f1cc:	ea21 0103 	bic.w	r1, r1, r3
 800f1d0:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f1d4:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 800f1d8:	ea21 0303 	bic.w	r3, r1, r3
 800f1dc:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800f1e0:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800f1e2:	f8dc 3900 	ldr.w	r3, [ip, #2304]	; 0x900
 800f1e6:	401a      	ands	r2, r3
 800f1e8:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
}
 800f1ec:	4770      	bx	lr
 800f1ee:	bf00      	nop
 800f1f0:	eff37800 	.word	0xeff37800
 800f1f4:	ec337800 	.word	0xec337800

0800f1f8 <USB_EPStartXfer>:
{
 800f1f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 800f1fc:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800f1fe:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800f200:	2b01      	cmp	r3, #1
 800f202:	d045      	beq.n	800f290 <USB_EPStartXfer+0x98>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f204:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 800f208:	4e9a      	ldr	r6, [pc, #616]	; (800f474 <USB_EPStartXfer+0x27c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f20a:	4d9b      	ldr	r5, [pc, #620]	; (800f478 <USB_EPStartXfer+0x280>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f20c:	f8d3 7b10 	ldr.w	r7, [r3, #2832]	; 0xb10
 800f210:	f503 6c30 	add.w	ip, r3, #2816	; 0xb00
 800f214:	403e      	ands	r6, r7
 800f216:	f8c3 6b10 	str.w	r6, [r3, #2832]	; 0xb10
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f21a:	f8d3 6b10 	ldr.w	r6, [r3, #2832]	; 0xb10
 800f21e:	4035      	ands	r5, r6
 800f220:	f8c3 5b10 	str.w	r5, [r3, #2832]	; 0xb10
    if (epnum == 0U)
 800f224:	bb7c      	cbnz	r4, 800f286 <USB_EPStartXfer+0x8e>
      if (ep->xfer_len > 0U)
 800f226:	690c      	ldr	r4, [r1, #16]
 800f228:	2c00      	cmp	r4, #0
 800f22a:	f040 8093 	bne.w	800f354 <USB_EPStartXfer+0x15c>
        if (ep->xfer_len > ep->maxpacket)
 800f22e:	688c      	ldr	r4, [r1, #8]
      ep->xfer_size = ep->maxpacket;
 800f230:	620c      	str	r4, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f232:	f8dc 5010 	ldr.w	r5, [ip, #16]
 800f236:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 800f23a:	2a01      	cmp	r2, #1
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f23c:	ea44 0405 	orr.w	r4, r4, r5
 800f240:	f8cc 4010 	str.w	r4, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f244:	f8dc 4010 	ldr.w	r4, [ip, #16]
 800f248:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800f24c:	f8cc 4010 	str.w	r4, [ip, #16]
    if (dma == 1U)
 800f250:	f000 80a1 	beq.w	800f396 <USB_EPStartXfer+0x19e>
    if (ep->type == EP_TYPE_ISOC)
 800f254:	790a      	ldrb	r2, [r1, #4]
 800f256:	2a01      	cmp	r2, #1
 800f258:	d10c      	bne.n	800f274 <USB_EPStartXfer+0x7c>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f25a:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800f25e:	f412 7f80 	tst.w	r2, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f262:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800f266:	bf0c      	ite	eq
 800f268:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f26c:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800f270:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f274:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
}
 800f278:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f27a:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800f27e:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 800f282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (ep->xfer_len == 0U)
 800f286:	690c      	ldr	r4, [r1, #16]
 800f288:	2c00      	cmp	r4, #0
 800f28a:	d166      	bne.n	800f35a <USB_EPStartXfer+0x162>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f28c:	688c      	ldr	r4, [r1, #8]
 800f28e:	e7d0      	b.n	800f232 <USB_EPStartXfer+0x3a>
    if (ep->xfer_len == 0U)
 800f290:	690b      	ldr	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f292:	eb00 1644 	add.w	r6, r0, r4, lsl #5
    if (ep->xfer_len == 0U)
 800f296:	bb2b      	cbnz	r3, 800f2e4 <USB_EPStartXfer+0xec>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f298:	f8d6 c910 	ldr.w	ip, [r6, #2320]	; 0x910
    if (dma == 1U)
 800f29c:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f29e:	4f76      	ldr	r7, [pc, #472]	; (800f478 <USB_EPStartXfer+0x280>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f2a0:	4d74      	ldr	r5, [pc, #464]	; (800f474 <USB_EPStartXfer+0x27c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f2a2:	ea0c 0707 	and.w	r7, ip, r7
 800f2a6:	f8c6 7910 	str.w	r7, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f2aa:	f8d6 7910 	ldr.w	r7, [r6, #2320]	; 0x910
 800f2ae:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 800f2b2:	f8c6 7910 	str.w	r7, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f2b6:	f8d6 7910 	ldr.w	r7, [r6, #2320]	; 0x910
 800f2ba:	ea05 0507 	and.w	r5, r5, r7
 800f2be:	f8c6 5910 	str.w	r5, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f2c2:	f506 6510 	add.w	r5, r6, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 800f2c6:	790f      	ldrb	r7, [r1, #4]
    if (dma == 1U)
 800f2c8:	f000 80b1 	beq.w	800f42e <USB_EPStartXfer+0x236>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f2cc:	f8d6 c900 	ldr.w	ip, [r6, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800f2d0:	2f01      	cmp	r7, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f2d2:	f04c 4c04 	orr.w	ip, ip, #2214592512	; 0x84000000
 800f2d6:	f8c6 c900 	str.w	ip, [r6, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800f2da:	f000 8088 	beq.w	800f3ee <USB_EPStartXfer+0x1f6>
}
 800f2de:	2000      	movs	r0, #0
 800f2e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f2e4:	f8d6 c910 	ldr.w	ip, [r6, #2320]	; 0x910
 800f2e8:	4f62      	ldr	r7, [pc, #392]	; (800f474 <USB_EPStartXfer+0x27c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f2ea:	4d63      	ldr	r5, [pc, #396]	; (800f478 <USB_EPStartXfer+0x280>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f2ec:	ea0c 0707 	and.w	r7, ip, r7
 800f2f0:	f8c6 7910 	str.w	r7, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f2f4:	f8d6 7910 	ldr.w	r7, [r6, #2320]	; 0x910
 800f2f8:	403d      	ands	r5, r7
 800f2fa:	f8c6 5910 	str.w	r5, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f2fe:	f506 6510 	add.w	r5, r6, #2304	; 0x900
      if (epnum == 0U)
 800f302:	2c00      	cmp	r4, #0
 800f304:	d14e      	bne.n	800f3a4 <USB_EPStartXfer+0x1ac>
        if (ep->xfer_len > ep->maxpacket)
 800f306:	688f      	ldr	r7, [r1, #8]
 800f308:	42bb      	cmp	r3, r7
 800f30a:	f200 80a0 	bhi.w	800f44e <USB_EPStartXfer+0x256>
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f30e:	692f      	ldr	r7, [r5, #16]
 800f310:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 800f314:	612f      	str	r7, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f316:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800f31a:	f3c3 0712 	ubfx	r7, r3, #0, #19
 800f31e:	ea47 070c 	orr.w	r7, r7, ip
 800f322:	612f      	str	r7, [r5, #16]
      if (ep->type == EP_TYPE_ISOC)
 800f324:	790f      	ldrb	r7, [r1, #4]
 800f326:	2f01      	cmp	r7, #1
 800f328:	d04d      	beq.n	800f3c6 <USB_EPStartXfer+0x1ce>
    if (dma == 1U)
 800f32a:	2a01      	cmp	r2, #1
 800f32c:	f000 808a 	beq.w	800f444 <USB_EPStartXfer+0x24c>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f330:	f8d6 2900 	ldr.w	r2, [r6, #2304]	; 0x900
 800f334:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800f338:	f8c6 2900 	str.w	r2, [r6, #2304]	; 0x900
        if (ep->xfer_len > 0U)
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d0ce      	beq.n	800f2de <USB_EPStartXfer+0xe6>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f340:	f004 040f 	and.w	r4, r4, #15
 800f344:	2301      	movs	r3, #1
 800f346:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800f34a:	40a3      	lsls	r3, r4
 800f34c:	4313      	orrs	r3, r2
 800f34e:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 800f352:	e7c4      	b.n	800f2de <USB_EPStartXfer+0xe6>
        ep->xfer_len = ep->maxpacket;
 800f354:	688c      	ldr	r4, [r1, #8]
 800f356:	610c      	str	r4, [r1, #16]
 800f358:	e76a      	b.n	800f230 <USB_EPStartXfer+0x38>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f35a:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 800f35c:	2a01      	cmp	r2, #1
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f35e:	4e47      	ldr	r6, [pc, #284]	; (800f47c <USB_EPStartXfer+0x284>)
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f360:	442c      	add	r4, r5
 800f362:	f104 34ff 	add.w	r4, r4, #4294967295
 800f366:	fbb4 f4f5 	udiv	r4, r4, r5
 800f36a:	b2a4      	uxth	r4, r4
        ep->xfer_size = ep->maxpacket * pktcnt;
 800f36c:	fb04 f505 	mul.w	r5, r4, r5
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f370:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 800f374:	f8dc 6010 	ldr.w	r6, [ip, #16]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800f378:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800f37a:	f3c5 0512 	ubfx	r5, r5, #0, #19
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f37e:	ea44 0406 	orr.w	r4, r4, r6
 800f382:	f8cc 4010 	str.w	r4, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800f386:	f8dc 4010 	ldr.w	r4, [ip, #16]
 800f38a:	ea45 0504 	orr.w	r5, r5, r4
 800f38e:	f8cc 5010 	str.w	r5, [ip, #16]
    if (dma == 1U)
 800f392:	f47f af5f 	bne.w	800f254 <USB_EPStartXfer+0x5c>
      if ((uint32_t)ep->xfer_buff != 0U)
 800f396:	68ca      	ldr	r2, [r1, #12]
 800f398:	2a00      	cmp	r2, #0
 800f39a:	f43f af5b 	beq.w	800f254 <USB_EPStartXfer+0x5c>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f39e:	f8cc 2014 	str.w	r2, [ip, #20]
 800f3a2:	e757      	b.n	800f254 <USB_EPStartXfer+0x5c>
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f3a4:	f8d1 e008 	ldr.w	lr, [r1, #8]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800f3a8:	4f34      	ldr	r7, [pc, #208]	; (800f47c <USB_EPStartXfer+0x284>)
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f3aa:	eb03 0c0e 	add.w	ip, r3, lr
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800f3ae:	f8d5 8010 	ldr.w	r8, [r5, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f3b2:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f3b6:	fbbc fcfe 	udiv	ip, ip, lr
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800f3ba:	ea07 47cc 	and.w	r7, r7, ip, lsl #19
 800f3be:	ea47 0708 	orr.w	r7, r7, r8
 800f3c2:	612f      	str	r7, [r5, #16]
 800f3c4:	e7a7      	b.n	800f316 <USB_EPStartXfer+0x11e>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f3c6:	f8d5 c010 	ldr.w	ip, [r5, #16]
    if (dma == 1U)
 800f3ca:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f3cc:	f02c 4cc0 	bic.w	ip, ip, #1610612736	; 0x60000000
 800f3d0:	f8c5 c010 	str.w	ip, [r5, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800f3d4:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800f3d8:	f04c 5c00 	orr.w	ip, ip, #536870912	; 0x20000000
 800f3dc:	f8c5 c010 	str.w	ip, [r5, #16]
    if (dma == 1U)
 800f3e0:	d038      	beq.n	800f454 <USB_EPStartXfer+0x25c>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f3e2:	f8d6 7900 	ldr.w	r7, [r6, #2304]	; 0x900
 800f3e6:	f047 4704 	orr.w	r7, r7, #2214592512	; 0x84000000
 800f3ea:	f8c6 7900 	str.w	r7, [r6, #2304]	; 0x900
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f3ee:	f8d0 6808 	ldr.w	r6, [r0, #2056]	; 0x808
 800f3f2:	f416 7f80 	tst.w	r6, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f3f6:	682e      	ldr	r6, [r5, #0]
 800f3f8:	bf0c      	ite	eq
 800f3fa:	f046 5600 	orreq.w	r6, r6, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f3fe:	f046 5680 	orrne.w	r6, r6, #268435456	; 0x10000000
 800f402:	602e      	str	r6, [r5, #0]
  if (dma == 0U)
 800f404:	2a00      	cmp	r2, #0
 800f406:	f47f af6a 	bne.w	800f2de <USB_EPStartXfer+0xe6>
    count32b = ((uint32_t)len + 3U) / 4U;
 800f40a:	b29b      	uxth	r3, r3
 800f40c:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800f40e:	089a      	lsrs	r2, r3, #2
 800f410:	f43f af65 	beq.w	800f2de <USB_EPStartXfer+0xe6>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800f414:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f416:	eb00 3404 	add.w	r4, r0, r4, lsl #12
 800f41a:	eb03 0182 	add.w	r1, r3, r2, lsl #2
 800f41e:	f504 5480 	add.w	r4, r4, #4096	; 0x1000
 800f422:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 800f426:	4299      	cmp	r1, r3
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f428:	6022      	str	r2, [r4, #0]
    for (i = 0U; i < count32b; i++)
 800f42a:	d1fa      	bne.n	800f422 <USB_EPStartXfer+0x22a>
 800f42c:	e757      	b.n	800f2de <USB_EPStartXfer+0xe6>
      if ((uint32_t)ep->dma_addr != 0U)
 800f42e:	69cb      	ldr	r3, [r1, #28]
 800f430:	b95b      	cbnz	r3, 800f44a <USB_EPStartXfer+0x252>
      if (ep->type == EP_TYPE_ISOC)
 800f432:	2f01      	cmp	r7, #1
 800f434:	d011      	beq.n	800f45a <USB_EPStartXfer+0x262>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f436:	682b      	ldr	r3, [r5, #0]
}
 800f438:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f43a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f43e:	602b      	str	r3, [r5, #0]
}
 800f440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800f444:	69cb      	ldr	r3, [r1, #28]
 800f446:	2b00      	cmp	r3, #0
 800f448:	d0f5      	beq.n	800f436 <USB_EPStartXfer+0x23e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f44a:	616b      	str	r3, [r5, #20]
 800f44c:	e7f1      	b.n	800f432 <USB_EPStartXfer+0x23a>
          ep->xfer_len = ep->maxpacket;
 800f44e:	463b      	mov	r3, r7
 800f450:	610f      	str	r7, [r1, #16]
 800f452:	e75c      	b.n	800f30e <USB_EPStartXfer+0x116>
      if ((uint32_t)ep->dma_addr != 0U)
 800f454:	69cb      	ldr	r3, [r1, #28]
 800f456:	2b00      	cmp	r3, #0
 800f458:	d1f7      	bne.n	800f44a <USB_EPStartXfer+0x252>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f45a:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800f45e:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f462:	682b      	ldr	r3, [r5, #0]
 800f464:	bf0c      	ite	eq
 800f466:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f46a:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800f46e:	602b      	str	r3, [r5, #0]
 800f470:	e7e1      	b.n	800f436 <USB_EPStartXfer+0x23e>
 800f472:	bf00      	nop
 800f474:	fff80000 	.word	0xfff80000
 800f478:	e007ffff 	.word	0xe007ffff
 800f47c:	1ff80000 	.word	0x1ff80000

0800f480 <USB_EPStopXfer>:
  __IO uint32_t count = 0U;
 800f480:	2300      	movs	r3, #0
{
 800f482:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800f484:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 800f486:	784b      	ldrb	r3, [r1, #1]
 800f488:	2b01      	cmp	r3, #1
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f48a:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800f48c:	d020      	beq.n	800f4d0 <USB_EPStopXfer+0x50>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f48e:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800f492:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800f496:	6803      	ldr	r3, [r0, #0]
 800f498:	2b00      	cmp	r3, #0
 800f49a:	db02      	blt.n	800f4a2 <USB_EPStopXfer+0x22>
  HAL_StatusTypeDef ret = HAL_OK;
 800f49c:	2000      	movs	r0, #0
}
 800f49e:	b002      	add	sp, #8
 800f4a0:	4770      	bx	lr
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800f4a2:	6803      	ldr	r3, [r0, #0]
        if (count > 10000U)
 800f4a4:	f242 7210 	movw	r2, #10000	; 0x2710
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800f4a8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f4ac:	6003      	str	r3, [r0, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800f4ae:	6803      	ldr	r3, [r0, #0]
 800f4b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f4b4:	6003      	str	r3, [r0, #0]
 800f4b6:	e002      	b.n	800f4be <USB_EPStopXfer+0x3e>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800f4b8:	6803      	ldr	r3, [r0, #0]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	daee      	bge.n	800f49c <USB_EPStopXfer+0x1c>
        count++;
 800f4be:	9b01      	ldr	r3, [sp, #4]
 800f4c0:	3301      	adds	r3, #1
 800f4c2:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 800f4c4:	9b01      	ldr	r3, [sp, #4]
 800f4c6:	4293      	cmp	r3, r2
 800f4c8:	d9f6      	bls.n	800f4b8 <USB_EPStopXfer+0x38>
          ret = HAL_ERROR;
 800f4ca:	2001      	movs	r0, #1
}
 800f4cc:	b002      	add	sp, #8
 800f4ce:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f4d0:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 800f4d4:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800f4d8:	681a      	ldr	r2, [r3, #0]
 800f4da:	2a00      	cmp	r2, #0
 800f4dc:	dade      	bge.n	800f49c <USB_EPStopXfer+0x1c>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800f4de:	681a      	ldr	r2, [r3, #0]
        if (count > 10000U)
 800f4e0:	f242 7110 	movw	r1, #10000	; 0x2710
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800f4e4:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800f4e8:	601a      	str	r2, [r3, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800f4ea:	681a      	ldr	r2, [r3, #0]
 800f4ec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800f4f0:	601a      	str	r2, [r3, #0]
 800f4f2:	e002      	b.n	800f4fa <USB_EPStopXfer+0x7a>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800f4f4:	681a      	ldr	r2, [r3, #0]
 800f4f6:	2a00      	cmp	r2, #0
 800f4f8:	dad0      	bge.n	800f49c <USB_EPStopXfer+0x1c>
        count++;
 800f4fa:	9a01      	ldr	r2, [sp, #4]
 800f4fc:	3201      	adds	r2, #1
 800f4fe:	9201      	str	r2, [sp, #4]
        if (count > 10000U)
 800f500:	9a01      	ldr	r2, [sp, #4]
 800f502:	428a      	cmp	r2, r1
 800f504:	d9f6      	bls.n	800f4f4 <USB_EPStopXfer+0x74>
 800f506:	e7e0      	b.n	800f4ca <USB_EPStopXfer+0x4a>

0800f508 <USB_WritePacket>:
{
 800f508:	b410      	push	{r4}
 800f50a:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 800f50e:	b964      	cbnz	r4, 800f52a <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 800f510:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800f512:	089b      	lsrs	r3, r3, #2
 800f514:	d009      	beq.n	800f52a <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f516:	3201      	adds	r2, #1
 800f518:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800f51c:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800f520:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 800f524:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f526:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800f528:	d1fa      	bne.n	800f520 <USB_WritePacket+0x18>
}
 800f52a:	2000      	movs	r0, #0
 800f52c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f530:	4770      	bx	lr
 800f532:	bf00      	nop

0800f534 <USB_ReadPacket>:
{
 800f534:	b530      	push	{r4, r5, lr}
  for (i = 0U; i < count32b; i++)
 800f536:	ea5f 0e92 	movs.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 800f53a:	f002 0503 	and.w	r5, r2, #3
  for (i = 0U; i < count32b; i++)
 800f53e:	d00b      	beq.n	800f558 <USB_ReadPacket+0x24>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800f540:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 800f544:	468c      	mov	ip, r1
  for (i = 0U; i < count32b; i++)
 800f546:	2300      	movs	r3, #0
 800f548:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800f54a:	6822      	ldr	r2, [r4, #0]
  for (i = 0U; i < count32b; i++)
 800f54c:	459e      	cmp	lr, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800f54e:	f84c 2b04 	str.w	r2, [ip], #4
  for (i = 0U; i < count32b; i++)
 800f552:	d1f9      	bne.n	800f548 <USB_ReadPacket+0x14>
    pDest++;
 800f554:	eb01 018e 	add.w	r1, r1, lr, lsl #2
  if (remaining_bytes != 0U)
 800f558:	b16d      	cbz	r5, 800f576 <USB_ReadPacket+0x42>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800f55a:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
      remaining_bytes--;
 800f55e:	1e6b      	subs	r3, r5, #1
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800f560:	6802      	ldr	r2, [r0, #0]
      remaining_bytes--;
 800f562:	b29b      	uxth	r3, r3
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800f564:	700a      	strb	r2, [r1, #0]
    } while (remaining_bytes != 0U);
 800f566:	b12b      	cbz	r3, 800f574 <USB_ReadPacket+0x40>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800f568:	0a10      	lsrs	r0, r2, #8
    } while (remaining_bytes != 0U);
 800f56a:	2b01      	cmp	r3, #1
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800f56c:	7048      	strb	r0, [r1, #1]
    } while (remaining_bytes != 0U);
 800f56e:	d001      	beq.n	800f574 <USB_ReadPacket+0x40>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800f570:	0c12      	lsrs	r2, r2, #16
 800f572:	708a      	strb	r2, [r1, #2]
      pDest++;
 800f574:	4429      	add	r1, r5
}
 800f576:	4608      	mov	r0, r1
 800f578:	bd30      	pop	{r4, r5, pc}
 800f57a:	bf00      	nop

0800f57c <USB_EPSetStall>:
  if (ep->is_in == 1U)
 800f57c:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800f57e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800f580:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f582:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800f586:	d00c      	beq.n	800f5a2 <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f588:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800f58c:	b10b      	cbz	r3, 800f592 <USB_EPSetStall+0x16>
 800f58e:	2a00      	cmp	r2, #0
 800f590:	da14      	bge.n	800f5bc <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f592:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800f596:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f59a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800f59e:	2000      	movs	r0, #0
 800f5a0:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f5a2:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800f5a6:	2a00      	cmp	r2, #0
 800f5a8:	db00      	blt.n	800f5ac <USB_EPSetStall+0x30>
 800f5aa:	b973      	cbnz	r3, 800f5ca <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f5ac:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800f5b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f5b4:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800f5b8:	2000      	movs	r0, #0
 800f5ba:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800f5bc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800f5c0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f5c4:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800f5c8:	e7e3      	b.n	800f592 <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800f5ca:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800f5ce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f5d2:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f5d6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800f5da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f5de:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800f5e2:	e7e9      	b.n	800f5b8 <USB_EPSetStall+0x3c>

0800f5e4 <USB_EPClearStall>:
  if (ep->is_in == 1U)
 800f5e4:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800f5e6:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800f5e8:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f5ea:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800f5ee:	d013      	beq.n	800f618 <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f5f0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800f5f4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f5f8:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f5fc:	790b      	ldrb	r3, [r1, #4]
 800f5fe:	3b02      	subs	r3, #2
 800f600:	2b01      	cmp	r3, #1
 800f602:	d901      	bls.n	800f608 <USB_EPClearStall+0x24>
}
 800f604:	2000      	movs	r0, #0
 800f606:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f608:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800f60c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f610:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800f614:	2000      	movs	r0, #0
 800f616:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f618:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800f61c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f620:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f624:	790b      	ldrb	r3, [r1, #4]
 800f626:	3b02      	subs	r3, #2
 800f628:	2b01      	cmp	r3, #1
 800f62a:	d8eb      	bhi.n	800f604 <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f62c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800f630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f634:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800f638:	2000      	movs	r0, #0
 800f63a:	4770      	bx	lr

0800f63c <USB_SetDevAddress>:
{
 800f63c:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f63e:	0109      	lsls	r1, r1, #4
}
 800f640:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f642:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f646:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f64a:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 800f64e:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f652:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 800f656:	4311      	orrs	r1, r2
 800f658:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 800f65c:	4770      	bx	lr
 800f65e:	bf00      	nop

0800f660 <USB_DevConnect>:
{
 800f660:	4603      	mov	r3, r0
}
 800f662:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f664:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800f668:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f66c:	f022 0203 	bic.w	r2, r2, #3
 800f670:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800f674:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800f678:	f023 0302 	bic.w	r3, r3, #2
 800f67c:	604b      	str	r3, [r1, #4]
}
 800f67e:	4770      	bx	lr

0800f680 <USB_DevDisconnect>:
{
 800f680:	4603      	mov	r3, r0
}
 800f682:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f684:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f688:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f68c:	f022 0203 	bic.w	r2, r2, #3
 800f690:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f694:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800f698:	f043 0302 	orr.w	r3, r3, #2
 800f69c:	604b      	str	r3, [r1, #4]
}
 800f69e:	4770      	bx	lr

0800f6a0 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800f6a0:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800f6a2:	6980      	ldr	r0, [r0, #24]
}
 800f6a4:	4010      	ands	r0, r2
 800f6a6:	4770      	bx	lr

0800f6a8 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800f6a8:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f6ac:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 800f6b0:	4018      	ands	r0, r3
}
 800f6b2:	0c00      	lsrs	r0, r0, #16
 800f6b4:	4770      	bx	lr
 800f6b6:	bf00      	nop

0800f6b8 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800f6b8:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f6bc:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 800f6c0:	4018      	ands	r0, r3
}
 800f6c2:	b280      	uxth	r0, r0
 800f6c4:	4770      	bx	lr
 800f6c6:	bf00      	nop

0800f6c8 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800f6c8:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800f6cc:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800f6d0:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800f6d4:	6940      	ldr	r0, [r0, #20]
}
 800f6d6:	4010      	ands	r0, r2
 800f6d8:	4770      	bx	lr
 800f6da:	bf00      	nop

0800f6dc <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 800f6dc:	f8d0 2810 	ldr.w	r2, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800f6e0:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f6e4:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f6e8:	f001 010f 	and.w	r1, r1, #15
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f6ec:	f8d0 0908 	ldr.w	r0, [r0, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f6f0:	40cb      	lsrs	r3, r1
 800f6f2:	01db      	lsls	r3, r3, #7
 800f6f4:	b2db      	uxtb	r3, r3
 800f6f6:	4313      	orrs	r3, r2
}
 800f6f8:	4018      	ands	r0, r3
 800f6fa:	4770      	bx	lr

0800f6fc <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800f6fc:	6940      	ldr	r0, [r0, #20]
}
 800f6fe:	f000 0001 	and.w	r0, r0, #1
 800f702:	4770      	bx	lr

0800f704 <USB_ActivateSetup>:
{
 800f704:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800f706:	4a09      	ldr	r2, [pc, #36]	; (800f72c <USB_ActivateSetup+0x28>)
}
 800f708:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800f70a:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 800f70e:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800f710:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 800f714:	4022      	ands	r2, r4
}
 800f716:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800f71a:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800f71e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800f722:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f726:	604b      	str	r3, [r1, #4]
}
 800f728:	4770      	bx	lr
 800f72a:	bf00      	nop
 800f72c:	fffff800 	.word	0xfffff800

0800f730 <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800f730:	4b14      	ldr	r3, [pc, #80]	; (800f784 <USB_EP0_OutStart+0x54>)
{
 800f732:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800f734:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800f736:	429c      	cmp	r4, r3
 800f738:	d81a      	bhi.n	800f770 <USB_EP0_OutStart+0x40>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f73a:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800f73e:	2300      	movs	r3, #0
  if (dma == 1U)
 800f740:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800f742:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f744:	6903      	ldr	r3, [r0, #16]
 800f746:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f74a:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800f74c:	6903      	ldr	r3, [r0, #16]
 800f74e:	f043 0318 	orr.w	r3, r3, #24
 800f752:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800f754:	6903      	ldr	r3, [r0, #16]
 800f756:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800f75a:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 800f75c:	d104      	bne.n	800f768 <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800f75e:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800f760:	6803      	ldr	r3, [r0, #0]
 800f762:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800f766:	6003      	str	r3, [r0, #0]
}
 800f768:	2000      	movs	r0, #0
 800f76a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f76e:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f770:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800f774:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800f778:	2b00      	cmp	r3, #0
 800f77a:	dae0      	bge.n	800f73e <USB_EP0_OutStart+0xe>
}
 800f77c:	2000      	movs	r0, #0
 800f77e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f782:	4770      	bx	lr
 800f784:	4f54300a 	.word	0x4f54300a

0800f788 <USBD_CDC_EP0_RxReady>:
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f788:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800f78c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
{
 800f790:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f792:	f8d0 42c0 	ldr.w	r4, [r0, #704]	; 0x2c0

  if (hcdc == NULL)
 800f796:	b194      	cbz	r4, 800f7be <USBD_CDC_EP0_RxReady+0x36>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f798:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
 800f79c:	b16b      	cbz	r3, 800f7ba <USBD_CDC_EP0_RxReady+0x32>
 800f79e:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800f7a2:	28ff      	cmp	r0, #255	; 0xff
 800f7a4:	d009      	beq.n	800f7ba <USBD_CDC_EP0_RxReady+0x32>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800f7a6:	689b      	ldr	r3, [r3, #8]
 800f7a8:	4621      	mov	r1, r4
 800f7aa:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800f7ae:	4798      	blx	r3
                                                                     (uint8_t *)hcdc->data,
                                                                     (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800f7b0:	23ff      	movs	r3, #255	; 0xff
  }

  return (uint8_t)USBD_OK;
 800f7b2:	2000      	movs	r0, #0
    hcdc->CmdOpCode = 0xFFU;
 800f7b4:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
}
 800f7b8:	bd10      	pop	{r4, pc}
  return (uint8_t)USBD_OK;
 800f7ba:	2000      	movs	r0, #0
}
 800f7bc:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800f7be:	2003      	movs	r0, #3
}
 800f7c0:	bd10      	pop	{r4, pc}
 800f7c2:	bf00      	nop

0800f7c4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f7c4:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f7c6:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 800f7c8:	4801      	ldr	r0, [pc, #4]	; (800f7d0 <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f7ca:	801a      	strh	r2, [r3, #0]
}
 800f7cc:	4770      	bx	lr
 800f7ce:	bf00      	nop
 800f7d0:	2400039c 	.word	0x2400039c

0800f7d4 <USBD_CDC_GetFSCfgDesc>:
{
 800f7d4:	b570      	push	{r4, r5, r6, lr}
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800f7d6:	2182      	movs	r1, #130	; 0x82
{
 800f7d8:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800f7da:	480f      	ldr	r0, [pc, #60]	; (800f818 <USBD_CDC_GetFSCfgDesc+0x44>)
 800f7dc:	f000 fc02 	bl	800ffe4 <USBD_GetEpDesc>
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800f7e0:	2101      	movs	r1, #1
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800f7e2:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800f7e4:	480c      	ldr	r0, [pc, #48]	; (800f818 <USBD_CDC_GetFSCfgDesc+0x44>)
 800f7e6:	f000 fbfd 	bl	800ffe4 <USBD_GetEpDesc>
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800f7ea:	2181      	movs	r1, #129	; 0x81
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800f7ec:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800f7ee:	480a      	ldr	r0, [pc, #40]	; (800f818 <USBD_CDC_GetFSCfgDesc+0x44>)
 800f7f0:	f000 fbf8 	bl	800ffe4 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 800f7f4:	b10d      	cbz	r5, 800f7fa <USBD_CDC_GetFSCfgDesc+0x26>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800f7f6:	2210      	movs	r2, #16
 800f7f8:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 800f7fa:	b11c      	cbz	r4, 800f804 <USBD_CDC_GetFSCfgDesc+0x30>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800f7fc:	2100      	movs	r1, #0
 800f7fe:	2240      	movs	r2, #64	; 0x40
 800f800:	7161      	strb	r1, [r4, #5]
 800f802:	7122      	strb	r2, [r4, #4]
  if (pEpInDesc != NULL)
 800f804:	b118      	cbz	r0, 800f80e <USBD_CDC_GetFSCfgDesc+0x3a>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800f806:	2100      	movs	r1, #0
 800f808:	2240      	movs	r2, #64	; 0x40
 800f80a:	7141      	strb	r1, [r0, #5]
 800f80c:	7102      	strb	r2, [r0, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800f80e:	2343      	movs	r3, #67	; 0x43
}
 800f810:	4801      	ldr	r0, [pc, #4]	; (800f818 <USBD_CDC_GetFSCfgDesc+0x44>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800f812:	8033      	strh	r3, [r6, #0]
}
 800f814:	bd70      	pop	{r4, r5, r6, pc}
 800f816:	bf00      	nop
 800f818:	24000358 	.word	0x24000358

0800f81c <USBD_CDC_GetHSCfgDesc>:
{
 800f81c:	b570      	push	{r4, r5, r6, lr}
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800f81e:	2182      	movs	r1, #130	; 0x82
{
 800f820:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800f822:	480f      	ldr	r0, [pc, #60]	; (800f860 <USBD_CDC_GetHSCfgDesc+0x44>)
 800f824:	f000 fbde 	bl	800ffe4 <USBD_GetEpDesc>
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800f828:	2101      	movs	r1, #1
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800f82a:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800f82c:	480c      	ldr	r0, [pc, #48]	; (800f860 <USBD_CDC_GetHSCfgDesc+0x44>)
 800f82e:	f000 fbd9 	bl	800ffe4 <USBD_GetEpDesc>
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800f832:	2181      	movs	r1, #129	; 0x81
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800f834:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800f836:	480a      	ldr	r0, [pc, #40]	; (800f860 <USBD_CDC_GetHSCfgDesc+0x44>)
 800f838:	f000 fbd4 	bl	800ffe4 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 800f83c:	b10d      	cbz	r5, 800f842 <USBD_CDC_GetHSCfgDesc+0x26>
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800f83e:	2210      	movs	r2, #16
 800f840:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 800f842:	b11c      	cbz	r4, 800f84c <USBD_CDC_GetHSCfgDesc+0x30>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800f844:	2100      	movs	r1, #0
 800f846:	2202      	movs	r2, #2
 800f848:	7121      	strb	r1, [r4, #4]
 800f84a:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 800f84c:	b118      	cbz	r0, 800f856 <USBD_CDC_GetHSCfgDesc+0x3a>
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800f84e:	2100      	movs	r1, #0
 800f850:	2202      	movs	r2, #2
 800f852:	7101      	strb	r1, [r0, #4]
 800f854:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800f856:	2343      	movs	r3, #67	; 0x43
}
 800f858:	4801      	ldr	r0, [pc, #4]	; (800f860 <USBD_CDC_GetHSCfgDesc+0x44>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800f85a:	8033      	strh	r3, [r6, #0]
}
 800f85c:	bd70      	pop	{r4, r5, r6, pc}
 800f85e:	bf00      	nop
 800f860:	24000358 	.word	0x24000358

0800f864 <USBD_CDC_DataOut>:
{
 800f864:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f866:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800f86a:	33b0      	adds	r3, #176	; 0xb0
 800f86c:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800f870:	b195      	cbz	r5, 800f898 <USBD_CDC_DataOut+0x34>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f872:	4604      	mov	r4, r0
 800f874:	f001 fa0c 	bl	8010c90 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f878:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800f87c:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f880:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f884:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800f888:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 800f88c:	f8d4 32c4 	ldr.w	r3, [r4, #708]	; 0x2c4
 800f890:	68db      	ldr	r3, [r3, #12]
 800f892:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800f894:	2000      	movs	r0, #0
}
 800f896:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800f898:	2003      	movs	r0, #3
}
 800f89a:	bd38      	pop	{r3, r4, r5, pc}

0800f89c <USBD_CDC_DataIn>:
{
 800f89c:	b570      	push	{r4, r5, r6, lr}
 800f89e:	f8d0 42d4 	ldr.w	r4, [r0, #724]	; 0x2d4
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800f8a2:	f8d0 62c8 	ldr.w	r6, [r0, #712]	; 0x2c8
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800f8a6:	eb00 0e84 	add.w	lr, r0, r4, lsl #2
 800f8aa:	f8de 52c0 	ldr.w	r5, [lr, #704]	; 0x2c0
 800f8ae:	b365      	cbz	r5, 800f90a <USBD_CDC_DataIn+0x6e>
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800f8b0:	f001 040f 	and.w	r4, r1, #15
 800f8b4:	460a      	mov	r2, r1
 800f8b6:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 800f8ba:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 800f8be:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800f8c2:	b96b      	cbnz	r3, 800f8e0 <USBD_CDC_DataIn+0x44>
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800f8c4:	f8de 32c4 	ldr.w	r3, [lr, #708]	; 0x2c4
    hcdc->TxState = 0U;
 800f8c8:	2400      	movs	r4, #0
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800f8ca:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 800f8cc:	f8c5 4214 	str.w	r4, [r5, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800f8d0:	b1cb      	cbz	r3, 800f906 <USBD_CDC_DataIn+0x6a>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f8d2:	f505 7104 	add.w	r1, r5, #528	; 0x210
 800f8d6:	f8d5 0208 	ldr.w	r0, [r5, #520]	; 0x208
 800f8da:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800f8dc:	4620      	mov	r0, r4
}
 800f8de:	bd70      	pop	{r4, r5, r6, pc}
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800f8e0:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
 800f8e4:	eb06 0684 	add.w	r6, r6, r4, lsl #2
 800f8e8:	6c74      	ldr	r4, [r6, #68]	; 0x44
 800f8ea:	fbb3 f6f4 	udiv	r6, r3, r4
 800f8ee:	fb04 3416 	mls	r4, r4, r6, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800f8f2:	2c00      	cmp	r4, #0
 800f8f4:	d1e6      	bne.n	800f8c4 <USBD_CDC_DataIn+0x28>
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f8f6:	4623      	mov	r3, r4
 800f8f8:	4622      	mov	r2, r4
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800f8fa:	f8cc 4018 	str.w	r4, [ip, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f8fe:	f001 f9ab 	bl	8010c58 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800f902:	4620      	mov	r0, r4
}
 800f904:	bd70      	pop	{r4, r5, r6, pc}
  return (uint8_t)USBD_OK;
 800f906:	4618      	mov	r0, r3
}
 800f908:	bd70      	pop	{r4, r5, r6, pc}
    return (uint8_t)USBD_FAIL;
 800f90a:	2003      	movs	r0, #3
}
 800f90c:	bd70      	pop	{r4, r5, r6, pc}
 800f90e:	bf00      	nop

0800f910 <USBD_CDC_Setup>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f910:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800f914:	eb00 0383 	add.w	r3, r0, r3, lsl #2
{
 800f918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f91a:	4604      	mov	r4, r0
 800f91c:	b083      	sub	sp, #12
  uint8_t ifalt = 0U;
 800f91e:	2000      	movs	r0, #0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f920:	f8d3 72c0 	ldr.w	r7, [r3, #704]	; 0x2c0
  uint8_t ifalt = 0U;
 800f924:	f88d 0005 	strb.w	r0, [sp, #5]
  uint16_t status_info = 0U;
 800f928:	f8ad 0006 	strh.w	r0, [sp, #6]
  if (hcdc == NULL)
 800f92c:	2f00      	cmp	r7, #0
 800f92e:	d066      	beq.n	800f9fe <USBD_CDC_Setup+0xee>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f930:	f891 c000 	ldrb.w	ip, [r1]
 800f934:	460d      	mov	r5, r1
 800f936:	f01c 0660 	ands.w	r6, ip, #96	; 0x60
 800f93a:	d01d      	beq.n	800f978 <USBD_CDC_Setup+0x68>
 800f93c:	2e20      	cmp	r6, #32
 800f93e:	d007      	beq.n	800f950 <USBD_CDC_Setup+0x40>
          USBD_CtlError(pdev, req);
 800f940:	4629      	mov	r1, r5
 800f942:	4620      	mov	r0, r4
          ret = USBD_FAIL;
 800f944:	2603      	movs	r6, #3
          USBD_CtlError(pdev, req);
 800f946:	f000 fe25 	bl	8010594 <USBD_CtlError>
}
 800f94a:	4630      	mov	r0, r6
 800f94c:	b003      	add	sp, #12
 800f94e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (req->wLength != 0U)
 800f950:	88ca      	ldrh	r2, [r1, #6]
 800f952:	b37a      	cbz	r2, 800f9b4 <USBD_CDC_Setup+0xa4>
        if ((req->bmRequest & 0x80U) != 0U)
 800f954:	f01c 0f80 	tst.w	ip, #128	; 0x80
 800f958:	d155      	bne.n	800fa06 <USBD_CDC_Setup+0xf6>
          hcdc->CmdOpCode = req->bRequest;
 800f95a:	784b      	ldrb	r3, [r1, #1]
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800f95c:	2a3f      	cmp	r2, #63	; 0x3f
          hcdc->CmdOpCode = req->bRequest;
 800f95e:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800f962:	d960      	bls.n	800fa26 <USBD_CDC_Setup+0x116>
 800f964:	2340      	movs	r3, #64	; 0x40
 800f966:	461a      	mov	r2, r3
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800f968:	4639      	mov	r1, r7
 800f96a:	4620      	mov	r0, r4
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800f96c:	f887 3201 	strb.w	r3, [r7, #513]	; 0x201
  USBD_StatusTypeDef ret = USBD_OK;
 800f970:	2600      	movs	r6, #0
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800f972:	f000 fe5d 	bl	8010630 <USBD_CtlPrepareRx>
 800f976:	e7e8      	b.n	800f94a <USBD_CDC_Setup+0x3a>
      switch (req->bRequest)
 800f978:	784b      	ldrb	r3, [r1, #1]
 800f97a:	2b0b      	cmp	r3, #11
 800f97c:	d8e0      	bhi.n	800f940 <USBD_CDC_Setup+0x30>
 800f97e:	a201      	add	r2, pc, #4	; (adr r2, 800f984 <USBD_CDC_Setup+0x74>)
 800f980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f984:	0800f9e7 	.word	0x0800f9e7
 800f988:	0800f94b 	.word	0x0800f94b
 800f98c:	0800f941 	.word	0x0800f941
 800f990:	0800f941 	.word	0x0800f941
 800f994:	0800f941 	.word	0x0800f941
 800f998:	0800f941 	.word	0x0800f941
 800f99c:	0800f941 	.word	0x0800f941
 800f9a0:	0800f941 	.word	0x0800f941
 800f9a4:	0800f941 	.word	0x0800f941
 800f9a8:	0800f941 	.word	0x0800f941
 800f9ac:	0800f9d1 	.word	0x0800f9d1
 800f9b0:	0800f9c7 	.word	0x0800f9c7
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800f9b4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
  USBD_StatusTypeDef ret = USBD_OK;
 800f9b8:	4616      	mov	r6, r2
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800f9ba:	7848      	ldrb	r0, [r1, #1]
 800f9bc:	689b      	ldr	r3, [r3, #8]
 800f9be:	4798      	blx	r3
}
 800f9c0:	4630      	mov	r0, r6
 800f9c2:	b003      	add	sp, #12
 800f9c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800f9c6:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800f9ca:	2b03      	cmp	r3, #3
 800f9cc:	d0bd      	beq.n	800f94a <USBD_CDC_Setup+0x3a>
 800f9ce:	e7b7      	b.n	800f940 <USBD_CDC_Setup+0x30>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f9d0:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800f9d4:	2b03      	cmp	r3, #3
 800f9d6:	d1b3      	bne.n	800f940 <USBD_CDC_Setup+0x30>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800f9d8:	2201      	movs	r2, #1
 800f9da:	f10d 0105 	add.w	r1, sp, #5
 800f9de:	4620      	mov	r0, r4
 800f9e0:	f000 fe0e 	bl	8010600 <USBD_CtlSendData>
 800f9e4:	e7b1      	b.n	800f94a <USBD_CDC_Setup+0x3a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f9e6:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 800f9ea:	2a03      	cmp	r2, #3
 800f9ec:	d1a8      	bne.n	800f940 <USBD_CDC_Setup+0x30>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f9ee:	2202      	movs	r2, #2
 800f9f0:	f10d 0106 	add.w	r1, sp, #6
 800f9f4:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800f9f6:	461e      	mov	r6, r3
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f9f8:	f000 fe02 	bl	8010600 <USBD_CtlSendData>
 800f9fc:	e7a5      	b.n	800f94a <USBD_CDC_Setup+0x3a>
    return (uint8_t)USBD_FAIL;
 800f9fe:	2603      	movs	r6, #3
}
 800fa00:	4630      	mov	r0, r6
 800fa02:	b003      	add	sp, #12
 800fa04:	bdf0      	pop	{r4, r5, r6, r7, pc}
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fa06:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800fa0a:	4639      	mov	r1, r7
  USBD_StatusTypeDef ret = USBD_OK;
 800fa0c:	4606      	mov	r6, r0
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fa0e:	7868      	ldrb	r0, [r5, #1]
 800fa10:	689b      	ldr	r3, [r3, #8]
 800fa12:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800fa14:	88ea      	ldrh	r2, [r5, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800fa16:	4639      	mov	r1, r7
 800fa18:	4620      	mov	r0, r4
 800fa1a:	2a07      	cmp	r2, #7
 800fa1c:	bf28      	it	cs
 800fa1e:	2207      	movcs	r2, #7
 800fa20:	f000 fdee 	bl	8010600 <USBD_CtlSendData>
 800fa24:	e791      	b.n	800f94a <USBD_CDC_Setup+0x3a>
 800fa26:	b2d3      	uxtb	r3, r2
 800fa28:	e79e      	b.n	800f968 <USBD_CDC_Setup+0x58>
 800fa2a:	bf00      	nop

0800fa2c <USBD_CDC_DeInit>:
{
 800fa2c:	b538      	push	{r3, r4, r5, lr}
 800fa2e:	4604      	mov	r4, r0
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800fa30:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800fa32:	2181      	movs	r1, #129	; 0x81
 800fa34:	f001 f8c4 	bl	8010bc0 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800fa38:	2101      	movs	r1, #1
 800fa3a:	4620      	mov	r0, r4
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800fa3c:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800fa3e:	f001 f8bf 	bl	8010bc0 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800fa42:	2182      	movs	r1, #130	; 0x82
 800fa44:	4620      	mov	r0, r4
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800fa46:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800fa4a:	f001 f8b9 	bl	8010bc0 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800fa4e:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800fa52:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800fa54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fa58:	f8d3 22c0 	ldr.w	r2, [r3, #704]	; 0x2c0
 800fa5c:	b18a      	cbz	r2, 800fa82 <USBD_CDC_DeInit+0x56>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800fa5e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800fa62:	685b      	ldr	r3, [r3, #4]
 800fa64:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800fa66:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
 800fa6a:	33b0      	adds	r3, #176	; 0xb0
 800fa6c:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 800fa70:	f001 f916 	bl	8010ca0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800fa74:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
 800fa78:	33b0      	adds	r3, #176	; 0xb0
 800fa7a:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 800fa7e:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800fa82:	2000      	movs	r0, #0
 800fa84:	bd38      	pop	{r3, r4, r5, pc}
 800fa86:	bf00      	nop

0800fa88 <USBD_CDC_Init>:
{
 800fa88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa8c:	4604      	mov	r4, r0
  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800fa8e:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800fa92:	f001 f901 	bl	8010c98 <USBD_static_malloc>
  if (hcdc == NULL)
 800fa96:	4605      	mov	r5, r0
 800fa98:	2800      	cmp	r0, #0
 800fa9a:	d061      	beq.n	800fb60 <USBD_CDC_Init+0xd8>
  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800fa9c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800faa0:	2100      	movs	r1, #0
 800faa2:	f001 ff5c 	bl	801195e <memset>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800faa6:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
 800faaa:	33b0      	adds	r3, #176	; 0xb0
 800faac:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fab0:	7c23      	ldrb	r3, [r4, #16]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800fab2:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fab6:	b3d3      	cbz	r3, 800fb2e <USBD_CDC_Init+0xa6>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800fab8:	2340      	movs	r3, #64	; 0x40
 800faba:	2202      	movs	r2, #2
 800fabc:	2181      	movs	r1, #129	; 0x81
 800fabe:	4620      	mov	r0, r4
 800fac0:	f001 f86c 	bl	8010b9c <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800fac4:	2101      	movs	r1, #1
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800fac6:	2340      	movs	r3, #64	; 0x40
 800fac8:	2202      	movs	r2, #2
 800faca:	4620      	mov	r0, r4
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800facc:	8721      	strh	r1, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800face:	f001 f865 	bl	8010b9c <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800fad2:	2701      	movs	r7, #1
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fad4:	2210      	movs	r2, #16
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800fad6:	2308      	movs	r3, #8
 800fad8:	2182      	movs	r1, #130	; 0x82
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fada:	f8a4 204e 	strh.w	r2, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800fade:	4620      	mov	r0, r4
 800fae0:	2203      	movs	r2, #3
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800fae2:	f8a4 7178 	strh.w	r7, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800fae6:	f001 f859 	bl	8010b9c <USBD_LL_OpenEP>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800faea:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
  hcdc->RxBuffer = NULL;
 800faee:	2600      	movs	r6, #0
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800faf0:	f8a4 704c 	strh.w	r7, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800faf4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  hcdc->RxBuffer = NULL;
 800faf8:	f8c5 6204 	str.w	r6, [r5, #516]	; 0x204
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800fafc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	4798      	blx	r3
  if (hcdc->RxBuffer == NULL)
 800fb04:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
  hcdc->TxState = 0U;
 800fb08:	f8c5 6214 	str.w	r6, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 800fb0c:	f8c5 6218 	str.w	r6, [r5, #536]	; 0x218
  if (hcdc->RxBuffer == NULL)
 800fb10:	b382      	cbz	r2, 800fb74 <USBD_CDC_Init+0xec>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fb12:	f894 8010 	ldrb.w	r8, [r4, #16]
 800fb16:	f1b8 0f00 	cmp.w	r8, #0
 800fb1a:	d118      	bne.n	800fb4e <USBD_CDC_Init+0xc6>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fb1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fb20:	4639      	mov	r1, r7
 800fb22:	4620      	mov	r0, r4
 800fb24:	f001 f8a6 	bl	8010c74 <USBD_LL_PrepareReceive>
}
 800fb28:	4640      	mov	r0, r8
 800fb2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800fb2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fb32:	2202      	movs	r2, #2
 800fb34:	2181      	movs	r1, #129	; 0x81
 800fb36:	4620      	mov	r0, r4
 800fb38:	f001 f830 	bl	8010b9c <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800fb3c:	2101      	movs	r1, #1
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800fb3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fb42:	2202      	movs	r2, #2
 800fb44:	4620      	mov	r0, r4
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800fb46:	8721      	strh	r1, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800fb48:	f001 f828 	bl	8010b9c <USBD_LL_OpenEP>
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fb4c:	e7c1      	b.n	800fad2 <USBD_CDC_Init+0x4a>
  return (uint8_t)USBD_OK;
 800fb4e:	46b0      	mov	r8, r6
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fb50:	2340      	movs	r3, #64	; 0x40
 800fb52:	4639      	mov	r1, r7
 800fb54:	4620      	mov	r0, r4
 800fb56:	f001 f88d 	bl	8010c74 <USBD_LL_PrepareReceive>
}
 800fb5a:	4640      	mov	r0, r8
 800fb5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800fb60:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
    return (uint8_t)USBD_EMEM;
 800fb64:	f04f 0802 	mov.w	r8, #2
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800fb68:	33b0      	adds	r3, #176	; 0xb0
 800fb6a:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
}
 800fb6e:	4640      	mov	r0, r8
 800fb70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 800fb74:	f04f 0802 	mov.w	r8, #2
 800fb78:	e7d6      	b.n	800fb28 <USBD_CDC_Init+0xa0>
 800fb7a:	bf00      	nop

0800fb7c <USBD_CDC_GetOtherSpeedCfgDesc>:
 800fb7c:	b570      	push	{r4, r5, r6, lr}
 800fb7e:	2182      	movs	r1, #130	; 0x82
 800fb80:	4606      	mov	r6, r0
 800fb82:	480f      	ldr	r0, [pc, #60]	; (800fbc0 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800fb84:	f000 fa2e 	bl	800ffe4 <USBD_GetEpDesc>
 800fb88:	2101      	movs	r1, #1
 800fb8a:	4605      	mov	r5, r0
 800fb8c:	480c      	ldr	r0, [pc, #48]	; (800fbc0 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800fb8e:	f000 fa29 	bl	800ffe4 <USBD_GetEpDesc>
 800fb92:	2181      	movs	r1, #129	; 0x81
 800fb94:	4604      	mov	r4, r0
 800fb96:	480a      	ldr	r0, [pc, #40]	; (800fbc0 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800fb98:	f000 fa24 	bl	800ffe4 <USBD_GetEpDesc>
 800fb9c:	b10d      	cbz	r5, 800fba2 <USBD_CDC_GetOtherSpeedCfgDesc+0x26>
 800fb9e:	2210      	movs	r2, #16
 800fba0:	71aa      	strb	r2, [r5, #6]
 800fba2:	b11c      	cbz	r4, 800fbac <USBD_CDC_GetOtherSpeedCfgDesc+0x30>
 800fba4:	2100      	movs	r1, #0
 800fba6:	2240      	movs	r2, #64	; 0x40
 800fba8:	7161      	strb	r1, [r4, #5]
 800fbaa:	7122      	strb	r2, [r4, #4]
 800fbac:	b118      	cbz	r0, 800fbb6 <USBD_CDC_GetOtherSpeedCfgDesc+0x3a>
 800fbae:	2100      	movs	r1, #0
 800fbb0:	2240      	movs	r2, #64	; 0x40
 800fbb2:	7141      	strb	r1, [r0, #5]
 800fbb4:	7102      	strb	r2, [r0, #4]
 800fbb6:	2343      	movs	r3, #67	; 0x43
 800fbb8:	4801      	ldr	r0, [pc, #4]	; (800fbc0 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800fbba:	8033      	strh	r3, [r6, #0]
 800fbbc:	bd70      	pop	{r4, r5, r6, pc}
 800fbbe:	bf00      	nop
 800fbc0:	24000358 	.word	0x24000358

0800fbc4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800fbc4:	4603      	mov	r3, r0
  if (fops == NULL)
 800fbc6:	b139      	cbz	r1, 800fbd8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData[pdev->classId] = fops;
 800fbc8:	f8d0 22d4 	ldr.w	r2, [r0, #724]	; 0x2d4

  return (uint8_t)USBD_OK;
 800fbcc:	2000      	movs	r0, #0
  pdev->pUserData[pdev->classId] = fops;
 800fbce:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800fbd2:	f8c3 12c4 	str.w	r1, [r3, #708]	; 0x2c4
  return (uint8_t)USBD_OK;
 800fbd6:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800fbd8:	2003      	movs	r0, #3
}
 800fbda:	4770      	bx	lr

0800fbdc <USBD_CDC_SetTxBuffer>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fbdc:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800fbe0:	33b0      	adds	r3, #176	; 0xb0
 800fbe2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800fbe6:	b12b      	cbz	r3, 800fbf4 <USBD_CDC_SetTxBuffer+0x18>
  }

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
 800fbe8:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800fbea:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800fbee:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  return (uint8_t)USBD_OK;
 800fbf2:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800fbf4:	2003      	movs	r0, #3
}
 800fbf6:	4770      	bx	lr

0800fbf8 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fbf8:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800fbfc:	33b0      	adds	r3, #176	; 0xb0
 800fbfe:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hcdc == NULL)
 800fc02:	b11b      	cbz	r3, 800fc0c <USBD_CDC_SetRxBuffer+0x14>
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
 800fc04:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800fc06:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  return (uint8_t)USBD_OK;
 800fc0a:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800fc0c:	2003      	movs	r0, #3
}
 800fc0e:	4770      	bx	lr

0800fc10 <USBD_CDC_TransmitPacket>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fc10:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800fc14:	33b0      	adds	r3, #176	; 0xb0
 800fc16:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800fc1a:	b192      	cbz	r2, 800fc42 <USBD_CDC_TransmitPacket+0x32>
{
 800fc1c:	b510      	push	{r4, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800fc1e:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 800fc22:	b10c      	cbz	r4, 800fc28 <USBD_CDC_TransmitPacket+0x18>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800fc24:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 800fc26:	bd10      	pop	{r4, pc}
    hcdc->TxState = 1U;
 800fc28:	2301      	movs	r3, #1
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800fc2a:	2181      	movs	r1, #129	; 0x81
    hcdc->TxState = 1U;
 800fc2c:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800fc30:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800fc34:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800fc38:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800fc3a:	f001 f80d 	bl	8010c58 <USBD_LL_Transmit>
    ret = USBD_OK;
 800fc3e:	4620      	mov	r0, r4
}
 800fc40:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800fc42:	2003      	movs	r0, #3
}
 800fc44:	4770      	bx	lr
 800fc46:	bf00      	nop

0800fc48 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fc48:	f8d0 22d4 	ldr.w	r2, [r0, #724]	; 0x2d4
 800fc4c:	32b0      	adds	r2, #176	; 0xb0
 800fc4e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
{
 800fc52:	b510      	push	{r4, lr}
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800fc54:	b19a      	cbz	r2, 800fc7e <USBD_CDC_ReceivePacket+0x36>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fc56:	7c04      	ldrb	r4, [r0, #16]
 800fc58:	b144      	cbz	r4, 800fc6c <USBD_CDC_ReceivePacket+0x24>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fc5a:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fc5c:	2340      	movs	r3, #64	; 0x40
 800fc5e:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800fc62:	2101      	movs	r1, #1
 800fc64:	f001 f806 	bl	8010c74 <USBD_LL_PrepareReceive>
}
 800fc68:	4620      	mov	r0, r4
 800fc6a:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fc6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fc70:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800fc74:	2101      	movs	r1, #1
 800fc76:	f000 fffd 	bl	8010c74 <USBD_LL_PrepareReceive>
}
 800fc7a:	4620      	mov	r0, r4
 800fc7c:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800fc7e:	2403      	movs	r4, #3
}
 800fc80:	4620      	mov	r0, r4
 800fc82:	bd10      	pop	{r4, pc}

0800fc84 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800fc84:	b178      	cbz	r0, 800fca6 <USBD_Init+0x22>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800fc86:	2300      	movs	r3, #0
 800fc88:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800fc8c:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800fc90:	f8c0 32d0 	str.w	r3, [r0, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800fc94:	b109      	cbz	r1, 800fc9a <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800fc96:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fc9a:	2301      	movs	r3, #1
  pdev->id = id;
 800fc9c:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fc9e:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800fca2:	f000 bf31 	b.w	8010b08 <USBD_LL_Init>

  return ret;
}
 800fca6:	2003      	movs	r0, #3
 800fca8:	4770      	bx	lr
 800fcaa:	bf00      	nop

0800fcac <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800fcac:	b510      	push	{r4, lr}
  uint16_t len = 0U;
 800fcae:	2300      	movs	r3, #0
{
 800fcb0:	b082      	sub	sp, #8
  uint16_t len = 0U;
 800fcb2:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 800fcb6:	b189      	cbz	r1, 800fcdc <USBD_RegisterClass+0x30>
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800fcb8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800fcba:	4604      	mov	r4, r0
  pdev->pClass[0] = pclass;
 800fcbc:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800fcc0:	b123      	cbz	r3, 800fccc <USBD_RegisterClass+0x20>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800fcc2:	f10d 0006 	add.w	r0, sp, #6
 800fcc6:	4798      	blx	r3
 800fcc8:	f8c4 02d0 	str.w	r0, [r4, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800fccc:	f8d4 32d8 	ldr.w	r3, [r4, #728]	; 0x2d8

  return USBD_OK;
 800fcd0:	2000      	movs	r0, #0
  pdev->NumClasses ++;
 800fcd2:	3301      	adds	r3, #1
 800fcd4:	f8c4 32d8 	str.w	r3, [r4, #728]	; 0x2d8
}
 800fcd8:	b002      	add	sp, #8
 800fcda:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 800fcdc:	2003      	movs	r0, #3
}
 800fcde:	b002      	add	sp, #8
 800fce0:	bd10      	pop	{r4, pc}
 800fce2:	bf00      	nop

0800fce4 <USBD_Start>:
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800fce4:	f000 bf4c 	b.w	8010b80 <USBD_LL_Start>

0800fce8 <USBD_SetClassConfig>:
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800fce8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800fcec:	b10b      	cbz	r3, 800fcf2 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	4718      	bx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	4770      	bx	lr
 800fcf6:	bf00      	nop

0800fcf8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fcf8:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800fcfa:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800fcfe:	685b      	ldr	r3, [r3, #4]
 800fd00:	4798      	blx	r3
  {
    ret = USBD_FAIL;
 800fd02:	2800      	cmp	r0, #0
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800fd04:	bf18      	it	ne
 800fd06:	2003      	movne	r0, #3
 800fd08:	bd08      	pop	{r3, pc}
 800fd0a:	bf00      	nop

0800fd0c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800fd0c:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800fd0e:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 800fd12:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800fd14:	4628      	mov	r0, r5
 800fd16:	f000 fc31 	bl	801057c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;
 800fd1a:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0

  switch (pdev->request.bmRequest & 0x1FU)
 800fd1e:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800fd22:	2201      	movs	r2, #1
  pdev->ep0_data_len = pdev->request.wLength;
 800fd24:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
 800fd28:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 800fd2c:	f8c4 2294 	str.w	r2, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 800fd30:	4293      	cmp	r3, r2
 800fd32:	d009      	beq.n	800fd48 <USBD_LL_SetupStage+0x3c>
 800fd34:	2b02      	cmp	r3, #2
 800fd36:	d013      	beq.n	800fd60 <USBD_LL_SetupStage+0x54>
 800fd38:	b163      	cbz	r3, 800fd54 <USBD_LL_SetupStage+0x48>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800fd3a:	4620      	mov	r0, r4
 800fd3c:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 800fd40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800fd44:	f000 bf4a 	b.w	8010bdc <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800fd48:	4629      	mov	r1, r5
 800fd4a:	4620      	mov	r0, r4
}
 800fd4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800fd50:	f000 bb24 	b.w	801039c <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800fd54:	4629      	mov	r1, r5
 800fd56:	4620      	mov	r0, r4
}
 800fd58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800fd5c:	f000 b958 	b.w	8010010 <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800fd60:	4629      	mov	r1, r5
 800fd62:	4620      	mov	r0, r4
}
 800fd64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800fd68:	f000 bb5a 	b.w	8010420 <USBD_StdEPReq>

0800fd6c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800fd6c:	b570      	push	{r4, r5, r6, lr}
 800fd6e:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
  uint8_t idx;

  if (epnum == 0U)
 800fd70:	b931      	cbnz	r1, 800fd80 <USBD_LL_DataOutStage+0x14>
 800fd72:	460b      	mov	r3, r1
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800fd74:	f8d0 1294 	ldr.w	r1, [r0, #660]	; 0x294
 800fd78:	2903      	cmp	r1, #3
 800fd7a:	d010      	beq.n	800fd9e <USBD_LL_DataOutStage+0x32>
      }
    }
  }

  return USBD_OK;
}
 800fd7c:	2000      	movs	r0, #0
 800fd7e:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fd80:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800fd84:	2b03      	cmp	r3, #3
 800fd86:	d1f9      	bne.n	800fd7c <USBD_LL_DataOutStage+0x10>
        if (pdev->pClass[idx]->DataOut != NULL)
 800fd88:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800fd8c:	699b      	ldr	r3, [r3, #24]
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d0f4      	beq.n	800fd7c <USBD_LL_DataOutStage+0x10>
          pdev->classId = idx;
 800fd92:	2200      	movs	r2, #0
}
 800fd94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          pdev->classId = idx;
 800fd98:	f8c0 22d4 	str.w	r2, [r0, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800fd9c:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800fd9e:	e9d0 1557 	ldrd	r1, r5, [r0, #348]	; 0x15c
 800fda2:	42a9      	cmp	r1, r5
 800fda4:	d808      	bhi.n	800fdb8 <USBD_LL_DataOutStage+0x4c>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fda6:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800fdaa:	2a03      	cmp	r2, #3
 800fdac:	d00f      	beq.n	800fdce <USBD_LL_DataOutStage+0x62>
        (void)USBD_CtlSendStatus(pdev);
 800fdae:	4620      	mov	r0, r4
 800fdb0:	f000 fc56 	bl	8010660 <USBD_CtlSendStatus>
}
 800fdb4:	2000      	movs	r0, #0
 800fdb6:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800fdb8:	1b4b      	subs	r3, r1, r5
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800fdba:	4611      	mov	r1, r2
 800fdbc:	462a      	mov	r2, r5
 800fdbe:	429d      	cmp	r5, r3
        pep->rem_length -= pep->maxpacket;
 800fdc0:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800fdc4:	bf28      	it	cs
 800fdc6:	461a      	movcs	r2, r3
 800fdc8:	f000 fc40 	bl	801064c <USBD_CtlContinueRx>
 800fdcc:	e7d6      	b.n	800fd7c <USBD_LL_DataOutStage+0x10>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800fdce:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800fdd2:	6912      	ldr	r2, [r2, #16]
 800fdd4:	2a00      	cmp	r2, #0
 800fdd6:	d0ea      	beq.n	800fdae <USBD_LL_DataOutStage+0x42>
              pdev->classId = idx;
 800fdd8:	f8c0 32d4 	str.w	r3, [r0, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800fddc:	4790      	blx	r2
 800fdde:	e7e6      	b.n	800fdae <USBD_LL_DataOutStage+0x42>

0800fde0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800fde0:	b570      	push	{r4, r5, r6, lr}
 800fde2:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800fde4:	b959      	cbnz	r1, 800fdfe <USBD_LL_DataInStage+0x1e>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800fde6:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800fdea:	2b02      	cmp	r3, #2
 800fdec:	d016      	beq.n	800fe1c <USBD_LL_DataInStage+0x3c>
          (void)USBD_CtlReceiveStatus(pdev);
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800fdee:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800fdf2:	b113      	cbz	r3, 800fdfa <USBD_LL_DataInStage+0x1a>
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
      }
    }
  }

  return USBD_OK;
}
 800fdfa:	2000      	movs	r0, #0
 800fdfc:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fdfe:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800fe02:	2b03      	cmp	r3, #3
 800fe04:	d1f9      	bne.n	800fdfa <USBD_LL_DataInStage+0x1a>
        if (pdev->pClass[idx]->DataIn != NULL)
 800fe06:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800fe0a:	695b      	ldr	r3, [r3, #20]
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d0f4      	beq.n	800fdfa <USBD_LL_DataInStage+0x1a>
          pdev->classId = idx;
 800fe10:	2200      	movs	r2, #0
}
 800fe12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          pdev->classId = idx;
 800fe16:	f8c0 22d4 	str.w	r2, [r0, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800fe1a:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800fe1c:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 800fe20:	460d      	mov	r5, r1
 800fe22:	42b3      	cmp	r3, r6
 800fe24:	d810      	bhi.n	800fe48 <USBD_LL_DataInStage+0x68>
        if ((pep->maxpacket == pep->rem_length) &&
 800fe26:	d01c      	beq.n	800fe62 <USBD_LL_DataInStage+0x82>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fe28:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800fe2c:	2b03      	cmp	r3, #3
 800fe2e:	d02b      	beq.n	800fe88 <USBD_LL_DataInStage+0xa8>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fe30:	2180      	movs	r1, #128	; 0x80
 800fe32:	4620      	mov	r0, r4
 800fe34:	f000 fed2 	bl	8010bdc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800fe38:	4620      	mov	r0, r4
 800fe3a:	f000 fc1d 	bl	8010678 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode != 0U)
 800fe3e:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d0d9      	beq.n	800fdfa <USBD_LL_DataInStage+0x1a>
 800fe46:	e7d5      	b.n	800fdf4 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 800fe48:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800fe4a:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 800fe4c:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800fe4e:	461a      	mov	r2, r3
 800fe50:	f000 fbe4 	bl	801061c <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fe54:	462b      	mov	r3, r5
 800fe56:	462a      	mov	r2, r5
 800fe58:	4629      	mov	r1, r5
 800fe5a:	4620      	mov	r0, r4
 800fe5c:	f000 ff0a 	bl	8010c74 <USBD_LL_PrepareReceive>
 800fe60:	e7c5      	b.n	800fdee <USBD_LL_DataInStage+0xe>
            (pep->total_length >= pep->maxpacket) &&
 800fe62:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800fe64:	4293      	cmp	r3, r2
 800fe66:	d8df      	bhi.n	800fe28 <USBD_LL_DataInStage+0x48>
            (pep->total_length >= pep->maxpacket) &&
 800fe68:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 800fe6c:	429a      	cmp	r2, r3
 800fe6e:	d2db      	bcs.n	800fe28 <USBD_LL_DataInStage+0x48>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800fe70:	460a      	mov	r2, r1
 800fe72:	f000 fbd3 	bl	801061c <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fe76:	462b      	mov	r3, r5
 800fe78:	462a      	mov	r2, r5
 800fe7a:	4629      	mov	r1, r5
 800fe7c:	4620      	mov	r0, r4
          pdev->ep0_data_len = 0U;
 800fe7e:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fe82:	f000 fef7 	bl	8010c74 <USBD_LL_PrepareReceive>
 800fe86:	e7b2      	b.n	800fdee <USBD_LL_DataInStage+0xe>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800fe88:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800fe8c:	68db      	ldr	r3, [r3, #12]
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d0ce      	beq.n	800fe30 <USBD_LL_DataInStage+0x50>
              pdev->classId = 0U;
 800fe92:	2200      	movs	r2, #0
              pdev->pClass[0]->EP0_TxSent(pdev);
 800fe94:	4620      	mov	r0, r4
              pdev->classId = 0U;
 800fe96:	f8c4 22d4 	str.w	r2, [r4, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800fe9a:	4798      	blx	r3
 800fe9c:	e7c8      	b.n	800fe30 <USBD_LL_DataInStage+0x50>
 800fe9e:	bf00      	nop

0800fea0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800fea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 800fea2:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fea4:	2201      	movs	r2, #1
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800fea6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
{
 800feaa:	4604      	mov	r4, r0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800feac:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->dev_config = 0U;
 800feb0:	6041      	str	r1, [r0, #4]
  pdev->ep0_state = USBD_EP0_IDLE;
 800feb2:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_remote_wakeup = 0U;
 800feb6:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800feba:	f880 12a0 	strb.w	r1, [r0, #672]	; 0x2a0
  if (pdev->pClass[0] != NULL)
 800febe:	b11b      	cbz	r3, 800fec8 <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800fec0:	685b      	ldr	r3, [r3, #4]
 800fec2:	b10b      	cbz	r3, 800fec8 <USBD_LL_Reset+0x28>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800fec4:	4798      	blx	r3
 800fec6:	b9b0      	cbnz	r0, 800fef6 <USBD_LL_Reset+0x56>
  USBD_StatusTypeDef ret = USBD_OK;
 800fec8:	2700      	movs	r7, #0
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800feca:	2340      	movs	r3, #64	; 0x40
 800fecc:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800fece:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fed0:	4620      	mov	r0, r4

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800fed2:	461d      	mov	r5, r3
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fed4:	4611      	mov	r1, r2
 800fed6:	f000 fe61 	bl	8010b9c <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800feda:	2200      	movs	r2, #0
 800fedc:	462b      	mov	r3, r5
 800fede:	2180      	movs	r1, #128	; 0x80
 800fee0:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800fee2:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800fee6:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800feea:	f000 fe57 	bl	8010b9c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return ret;
}
 800feee:	4638      	mov	r0, r7
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800fef0:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800fef2:	6225      	str	r5, [r4, #32]
}
 800fef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ret = USBD_FAIL;
 800fef6:	2703      	movs	r7, #3
 800fef8:	e7e7      	b.n	800feca <USBD_LL_Reset+0x2a>
 800fefa:	bf00      	nop

0800fefc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800fefc:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 800fefe:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 800ff00:	7419      	strb	r1, [r3, #16]
}
 800ff02:	4770      	bx	lr

0800ff04 <USBD_LL_Suspend>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ff04:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
{
 800ff08:	4603      	mov	r3, r0
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ff0a:	2a04      	cmp	r2, #4
 800ff0c:	d004      	beq.n	800ff18 <USBD_LL_Suspend+0x14>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ff0e:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800ff12:	b2d2      	uxtb	r2, r2
 800ff14:	f880 229d 	strb.w	r2, [r0, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ff18:	2204      	movs	r2, #4

  return USBD_OK;
}
 800ff1a:	2000      	movs	r0, #0
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ff1c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
}
 800ff20:	4770      	bx	lr
 800ff22:	bf00      	nop

0800ff24 <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ff24:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ff28:	2b04      	cmp	r3, #4
 800ff2a:	d104      	bne.n	800ff36 <USBD_LL_Resume+0x12>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ff2c:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800ff30:	b2db      	uxtb	r3, r3
 800ff32:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800ff36:	2000      	movs	r0, #0
 800ff38:	4770      	bx	lr
 800ff3a:	bf00      	nop

0800ff3c <USBD_LL_SOF>:
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ff3c:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800ff40:	2a03      	cmp	r2, #3
 800ff42:	d001      	beq.n	800ff48 <USBD_LL_SOF+0xc>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 800ff44:	2000      	movs	r0, #0
 800ff46:	4770      	bx	lr
{
 800ff48:	b508      	push	{r3, lr}
    if (pdev->pClass[0] != NULL)
 800ff4a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ff4e:	b113      	cbz	r3, 800ff56 <USBD_LL_SOF+0x1a>
      if (pdev->pClass[0]->SOF != NULL)
 800ff50:	69db      	ldr	r3, [r3, #28]
 800ff52:	b103      	cbz	r3, 800ff56 <USBD_LL_SOF+0x1a>
        (void)pdev->pClass[0]->SOF(pdev);
 800ff54:	4798      	blx	r3
}
 800ff56:	2000      	movs	r0, #0
 800ff58:	bd08      	pop	{r3, pc}
 800ff5a:	bf00      	nop

0800ff5c <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass[pdev->classId] == NULL)
 800ff5c:	f8d0 22d4 	ldr.w	r2, [r0, #724]	; 0x2d4
 800ff60:	32ae      	adds	r2, #174	; 0xae
 800ff62:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800ff66:	b15a      	cbz	r2, 800ff80 <USBD_LL_IsoINIncomplete+0x24>
{
 800ff68:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ff6a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ff6e:	2b03      	cmp	r3, #3
 800ff70:	d001      	beq.n	800ff76 <USBD_LL_IsoINIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800ff72:	2000      	movs	r0, #0
}
 800ff74:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ff76:	6a13      	ldr	r3, [r2, #32]
 800ff78:	b123      	cbz	r3, 800ff84 <USBD_LL_IsoINIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800ff7a:	4798      	blx	r3
  return USBD_OK;
 800ff7c:	2000      	movs	r0, #0
}
 800ff7e:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800ff80:	2003      	movs	r0, #3
}
 800ff82:	4770      	bx	lr
  return USBD_OK;
 800ff84:	4618      	mov	r0, r3
}
 800ff86:	bd08      	pop	{r3, pc}

0800ff88 <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass[pdev->classId] == NULL)
 800ff88:	f8d0 22d4 	ldr.w	r2, [r0, #724]	; 0x2d4
 800ff8c:	32ae      	adds	r2, #174	; 0xae
 800ff8e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800ff92:	b15a      	cbz	r2, 800ffac <USBD_LL_IsoOUTIncomplete+0x24>
{
 800ff94:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ff96:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ff9a:	2b03      	cmp	r3, #3
 800ff9c:	d001      	beq.n	800ffa2 <USBD_LL_IsoOUTIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800ff9e:	2000      	movs	r0, #0
}
 800ffa0:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800ffa2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800ffa4:	b123      	cbz	r3, 800ffb0 <USBD_LL_IsoOUTIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800ffa6:	4798      	blx	r3
  return USBD_OK;
 800ffa8:	2000      	movs	r0, #0
}
 800ffaa:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800ffac:	2003      	movs	r0, #3
}
 800ffae:	4770      	bx	lr
  return USBD_OK;
 800ffb0:	4618      	mov	r0, r3
}
 800ffb2:	bd08      	pop	{r3, pc}

0800ffb4 <USBD_LL_DevConnected>:
 800ffb4:	2000      	movs	r0, #0
 800ffb6:	4770      	bx	lr

0800ffb8 <USBD_LL_DevDisconnected>:
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ffb8:	2101      	movs	r1, #1
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ffba:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ffbe:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass[0] != NULL)
 800ffc2:	b142      	cbz	r2, 800ffd6 <USBD_LL_DevDisconnected+0x1e>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ffc4:	6852      	ldr	r2, [r2, #4]
 800ffc6:	7901      	ldrb	r1, [r0, #4]
{
 800ffc8:	b508      	push	{r3, lr}
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ffca:	4790      	blx	r2
 800ffcc:	b908      	cbnz	r0, 800ffd2 <USBD_LL_DevDisconnected+0x1a>
  USBD_StatusTypeDef   ret = USBD_OK;
 800ffce:	2000      	movs	r0, #0
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800ffd0:	bd08      	pop	{r3, pc}
      ret = USBD_FAIL;
 800ffd2:	2003      	movs	r0, #3
}
 800ffd4:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 800ffd6:	2000      	movs	r0, #0
}
 800ffd8:	4770      	bx	lr
 800ffda:	bf00      	nop

0800ffdc <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 800ffdc:	2000      	movs	r0, #0
 800ffde:	4770      	bx	lr

0800ffe0 <USBD_CoreFindEP>:
 800ffe0:	2000      	movs	r0, #0
 800ffe2:	4770      	bx	lr

0800ffe4 <USBD_GetEpDesc>:
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
  USBD_EpDescTypeDef *pEpDesc = NULL;
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ffe4:	7802      	ldrb	r2, [r0, #0]
 800ffe6:	f8b0 c002 	ldrh.w	ip, [r0, #2]
 800ffea:	b293      	uxth	r3, r2
 800ffec:	4594      	cmp	ip, r2
 800ffee:	d803      	bhi.n	800fff8 <USBD_GetEpDesc+0x14>
 800fff0:	e00c      	b.n	801000c <USBD_GetEpDesc+0x28>
  {
    ptr = desc->bLength;

    while (ptr < desc->wTotalLength)
 800fff2:	459c      	cmp	ip, r3
 800fff4:	d90a      	bls.n	801000c <USBD_GetEpDesc+0x28>
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 800fff6:	7802      	ldrb	r2, [r0, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800fff8:	4410      	add	r0, r2
  *ptr += pnext->bLength;
 800fffa:	4413      	add	r3, r2
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800fffc:	7842      	ldrb	r2, [r0, #1]
  *ptr += pnext->bLength;
 800fffe:	b29b      	uxth	r3, r3
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010000:	2a05      	cmp	r2, #5
 8010002:	d1f6      	bne.n	800fff2 <USBD_GetEpDesc+0xe>
        if (pEpDesc->bEndpointAddress == EpAddr)
 8010004:	7882      	ldrb	r2, [r0, #2]
 8010006:	428a      	cmp	r2, r1
 8010008:	d1f3      	bne.n	800fff2 <USBD_GetEpDesc+0xe>
}
 801000a:	4770      	bx	lr
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801000c:	2000      	movs	r0, #0
}
 801000e:	4770      	bx	lr

08010010 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010010:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010012:	780c      	ldrb	r4, [r1, #0]
 8010014:	b083      	sub	sp, #12
 8010016:	460e      	mov	r6, r1
 8010018:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801001a:	f004 0460 	and.w	r4, r4, #96	; 0x60
 801001e:	2c20      	cmp	r4, #32
 8010020:	d00e      	beq.n	8010040 <USBD_StdDevReq+0x30>
 8010022:	2c40      	cmp	r4, #64	; 0x40
 8010024:	d00c      	beq.n	8010040 <USBD_StdDevReq+0x30>
 8010026:	b1bc      	cbz	r4, 8010058 <USBD_StdDevReq+0x48>
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010028:	2180      	movs	r1, #128	; 0x80
 801002a:	4628      	mov	r0, r5
 801002c:	f000 fdd6 	bl	8010bdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010030:	2100      	movs	r1, #0
 8010032:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 8010034:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 8010036:	f000 fdd1 	bl	8010bdc <USBD_LL_StallEP>
}
 801003a:	4620      	mov	r0, r4
 801003c:	b003      	add	sp, #12
 801003e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8010040:	f8d5 32d4 	ldr.w	r3, [r5, #724]	; 0x2d4
 8010044:	4631      	mov	r1, r6
 8010046:	4628      	mov	r0, r5
 8010048:	33ae      	adds	r3, #174	; 0xae
 801004a:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 801004e:	689b      	ldr	r3, [r3, #8]
}
 8010050:	b003      	add	sp, #12
 8010052:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8010056:	4718      	bx	r3
      switch (req->bRequest)
 8010058:	784b      	ldrb	r3, [r1, #1]
 801005a:	2b09      	cmp	r3, #9
 801005c:	d8e4      	bhi.n	8010028 <USBD_StdDevReq+0x18>
 801005e:	a201      	add	r2, pc, #4	; (adr r2, 8010064 <USBD_StdDevReq+0x54>)
 8010060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010064:	080100c5 	.word	0x080100c5
 8010068:	080100ef 	.word	0x080100ef
 801006c:	08010029 	.word	0x08010029
 8010070:	0801010d 	.word	0x0801010d
 8010074:	08010029 	.word	0x08010029
 8010078:	0801012f 	.word	0x0801012f
 801007c:	08010167 	.word	0x08010167
 8010080:	08010029 	.word	0x08010029
 8010084:	080101b9 	.word	0x080101b9
 8010088:	0801008d 	.word	0x0801008d
  cfgidx = (uint8_t)(req->wValue);
 801008c:	7889      	ldrb	r1, [r1, #2]
 801008e:	4eb5      	ldr	r6, [pc, #724]	; (8010364 <USBD_StdDevReq+0x354>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010090:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 8010092:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010094:	f200 8168 	bhi.w	8010368 <USBD_StdDevReq+0x358>
  switch (pdev->dev_state)
 8010098:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 801009c:	2b02      	cmp	r3, #2
 801009e:	b2df      	uxtb	r7, r3
 80100a0:	f000 8123 	beq.w	80102ea <USBD_StdDevReq+0x2da>
 80100a4:	2f03      	cmp	r7, #3
 80100a6:	f000 8134 	beq.w	8010312 <USBD_StdDevReq+0x302>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80100aa:	2180      	movs	r1, #128	; 0x80
      ret = USBD_FAIL;
 80100ac:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80100ae:	f000 fd95 	bl	8010bdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80100b2:	2100      	movs	r1, #0
 80100b4:	4628      	mov	r0, r5
 80100b6:	f000 fd91 	bl	8010bdc <USBD_LL_StallEP>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80100ba:	7831      	ldrb	r1, [r6, #0]
 80100bc:	4628      	mov	r0, r5
 80100be:	f7ff fe1b 	bl	800fcf8 <USBD_ClrClassConfig>
      break;
 80100c2:	e7ba      	b.n	801003a <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 80100c4:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80100c8:	3a01      	subs	r2, #1
 80100ca:	2a02      	cmp	r2, #2
 80100cc:	d824      	bhi.n	8010118 <USBD_StdDevReq+0x108>
      if (req->wLength != 0x2U)
 80100ce:	88ca      	ldrh	r2, [r1, #6]
 80100d0:	2a02      	cmp	r2, #2
 80100d2:	d121      	bne.n	8010118 <USBD_StdDevReq+0x108>
      if (pdev->dev_remote_wakeup != 0U)
 80100d4:	f8d0 42a4 	ldr.w	r4, [r0, #676]	; 0x2a4
 80100d8:	4601      	mov	r1, r0
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80100da:	2c00      	cmp	r4, #0
  USBD_StatusTypeDef ret = USBD_OK;
 80100dc:	461c      	mov	r4, r3
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80100de:	bf14      	ite	ne
 80100e0:	2303      	movne	r3, #3
 80100e2:	2301      	moveq	r3, #1
 80100e4:	f841 3f0c 	str.w	r3, [r1, #12]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80100e8:	f000 fa8a 	bl	8010600 <USBD_CtlSendData>
      break;
 80100ec:	e7a5      	b.n	801003a <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 80100ee:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80100f2:	3b01      	subs	r3, #1
 80100f4:	2b02      	cmp	r3, #2
 80100f6:	d80f      	bhi.n	8010118 <USBD_StdDevReq+0x108>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80100f8:	884b      	ldrh	r3, [r1, #2]
 80100fa:	2b01      	cmp	r3, #1
 80100fc:	d19d      	bne.n	801003a <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 80100fe:	2300      	movs	r3, #0
        (void)USBD_CtlSendStatus(pdev);
 8010100:	4628      	mov	r0, r5
        pdev->dev_remote_wakeup = 0U;
 8010102:	f8c5 32a4 	str.w	r3, [r5, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010106:	f000 faab 	bl	8010660 <USBD_CtlSendStatus>
 801010a:	e796      	b.n	801003a <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801010c:	884b      	ldrh	r3, [r1, #2]
 801010e:	2b01      	cmp	r3, #1
 8010110:	d0f6      	beq.n	8010100 <USBD_StdDevReq+0xf0>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8010112:	2b02      	cmp	r3, #2
 8010114:	f000 811e 	beq.w	8010354 <USBD_StdDevReq+0x344>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010118:	2180      	movs	r1, #128	; 0x80
 801011a:	4628      	mov	r0, r5
 801011c:	f000 fd5e 	bl	8010bdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010120:	2100      	movs	r1, #0
 8010122:	4628      	mov	r0, r5
 8010124:	f000 fd5a 	bl	8010bdc <USBD_LL_StallEP>
}
 8010128:	4620      	mov	r0, r4
 801012a:	b003      	add	sp, #12
 801012c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801012e:	888b      	ldrh	r3, [r1, #4]
 8010130:	2b00      	cmp	r3, #0
 8010132:	d1f1      	bne.n	8010118 <USBD_StdDevReq+0x108>
 8010134:	88cb      	ldrh	r3, [r1, #6]
 8010136:	2b00      	cmp	r3, #0
 8010138:	d1ee      	bne.n	8010118 <USBD_StdDevReq+0x108>
 801013a:	884e      	ldrh	r6, [r1, #2]
 801013c:	2e7f      	cmp	r6, #127	; 0x7f
 801013e:	d8eb      	bhi.n	8010118 <USBD_StdDevReq+0x108>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010140:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010144:	2b03      	cmp	r3, #3
 8010146:	d0e7      	beq.n	8010118 <USBD_StdDevReq+0x108>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010148:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 801014a:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801014e:	f000 fd75 	bl	8010c3c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8010152:	4628      	mov	r0, r5
 8010154:	f000 fa84 	bl	8010660 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8010158:	2e00      	cmp	r6, #0
 801015a:	f040 80f7 	bne.w	801034c <USBD_StdDevReq+0x33c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 801015e:	2301      	movs	r3, #1
 8010160:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8010164:	e769      	b.n	801003a <USBD_StdDevReq+0x2a>
  uint16_t len = 0U;
 8010166:	2300      	movs	r3, #0
  switch (req->wValue >> 8)
 8010168:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 801016a:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 801016e:	0a13      	lsrs	r3, r2, #8
 8010170:	3b01      	subs	r3, #1
 8010172:	2b0e      	cmp	r3, #14
 8010174:	d8d0      	bhi.n	8010118 <USBD_StdDevReq+0x108>
 8010176:	a101      	add	r1, pc, #4	; (adr r1, 801017c <USBD_StdDevReq+0x16c>)
 8010178:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801017c:	0801026f 	.word	0x0801026f
 8010180:	08010255 	.word	0x08010255
 8010184:	08010243 	.word	0x08010243
 8010188:	08010119 	.word	0x08010119
 801018c:	08010119 	.word	0x08010119
 8010190:	0801022d 	.word	0x0801022d
 8010194:	08010213 	.word	0x08010213
 8010198:	08010119 	.word	0x08010119
 801019c:	08010119 	.word	0x08010119
 80101a0:	08010119 	.word	0x08010119
 80101a4:	08010119 	.word	0x08010119
 80101a8:	08010119 	.word	0x08010119
 80101ac:	08010119 	.word	0x08010119
 80101b0:	08010119 	.word	0x08010119
 80101b4:	080101df 	.word	0x080101df
  if (req->wLength != 1U)
 80101b8:	88ca      	ldrh	r2, [r1, #6]
 80101ba:	2a01      	cmp	r2, #1
 80101bc:	d1ac      	bne.n	8010118 <USBD_StdDevReq+0x108>
    switch (pdev->dev_state)
 80101be:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
 80101c2:	2902      	cmp	r1, #2
 80101c4:	b2cb      	uxtb	r3, r1
 80101c6:	f200 8089 	bhi.w	80102dc <USBD_StdDevReq+0x2cc>
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	f43f af2c 	beq.w	8010028 <USBD_StdDevReq+0x18>
        pdev->dev_default_config = 0U;
 80101d0:	4601      	mov	r1, r0
 80101d2:	2300      	movs	r3, #0
 80101d4:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80101d8:	f000 fa12 	bl	8010600 <USBD_CtlSendData>
        break;
 80101dc:	e72d      	b.n	801003a <USBD_StdDevReq+0x2a>
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80101de:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80101e2:	69db      	ldr	r3, [r3, #28]
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	d097      	beq.n	8010118 <USBD_StdDevReq+0x108>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80101e8:	f10d 0106 	add.w	r1, sp, #6
 80101ec:	7c28      	ldrb	r0, [r5, #16]
 80101ee:	4798      	blx	r3
  if (req->wLength != 0U)
 80101f0:	88f2      	ldrh	r2, [r6, #6]
 80101f2:	2a00      	cmp	r2, #0
 80101f4:	d06e      	beq.n	80102d4 <USBD_StdDevReq+0x2c4>
    if (len != 0U)
 80101f6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d08c      	beq.n	8010118 <USBD_StdDevReq+0x108>
      len = MIN(len, req->wLength);
 80101fe:	429a      	cmp	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8010200:	4601      	mov	r1, r0
 8010202:	4628      	mov	r0, r5
      len = MIN(len, req->wLength);
 8010204:	bf28      	it	cs
 8010206:	461a      	movcs	r2, r3
 8010208:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801020c:	f000 f9f8 	bl	8010600 <USBD_CtlSendData>
 8010210:	e713      	b.n	801003a <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010212:	7c03      	ldrb	r3, [r0, #16]
 8010214:	2b00      	cmp	r3, #0
 8010216:	f47f af7f 	bne.w	8010118 <USBD_StdDevReq+0x108>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801021a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801021e:	f10d 0006 	add.w	r0, sp, #6
 8010222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010224:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010226:	2307      	movs	r3, #7
 8010228:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 801022a:	e7e1      	b.n	80101f0 <USBD_StdDevReq+0x1e0>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801022c:	7c03      	ldrb	r3, [r0, #16]
 801022e:	2b00      	cmp	r3, #0
 8010230:	f47f af72 	bne.w	8010118 <USBD_StdDevReq+0x108>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8010234:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8010238:	f10d 0006 	add.w	r0, sp, #6
 801023c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801023e:	4798      	blx	r3
  if (err != 0U)
 8010240:	e7d6      	b.n	80101f0 <USBD_StdDevReq+0x1e0>
      switch ((uint8_t)(req->wValue))
 8010242:	b2d2      	uxtb	r2, r2
 8010244:	2a05      	cmp	r2, #5
 8010246:	f63f af67 	bhi.w	8010118 <USBD_StdDevReq+0x108>
 801024a:	e8df f002 	tbb	[pc, r2]
 801024e:	3036      	.short	0x3036
 8010250:	181e242a 	.word	0x181e242a
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010254:	7c03      	ldrb	r3, [r0, #16]
 8010256:	2b00      	cmp	r3, #0
 8010258:	f040 808f 	bne.w	801037a <USBD_StdDevReq+0x36a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801025c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8010260:	f10d 0006 	add.w	r0, sp, #6
 8010264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010266:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010268:	2302      	movs	r3, #2
 801026a:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 801026c:	e7c0      	b.n	80101f0 <USBD_StdDevReq+0x1e0>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801026e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8010272:	f10d 0106 	add.w	r1, sp, #6
 8010276:	7c00      	ldrb	r0, [r0, #16]
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	4798      	blx	r3
  if (err != 0U)
 801027c:	e7b8      	b.n	80101f0 <USBD_StdDevReq+0x1e0>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801027e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8010282:	699b      	ldr	r3, [r3, #24]
 8010284:	2b00      	cmp	r3, #0
 8010286:	d1af      	bne.n	80101e8 <USBD_StdDevReq+0x1d8>
 8010288:	e746      	b.n	8010118 <USBD_StdDevReq+0x108>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801028a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 801028e:	695b      	ldr	r3, [r3, #20]
 8010290:	2b00      	cmp	r3, #0
 8010292:	d1a9      	bne.n	80101e8 <USBD_StdDevReq+0x1d8>
 8010294:	e740      	b.n	8010118 <USBD_StdDevReq+0x108>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010296:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 801029a:	691b      	ldr	r3, [r3, #16]
 801029c:	2b00      	cmp	r3, #0
 801029e:	d1a3      	bne.n	80101e8 <USBD_StdDevReq+0x1d8>
 80102a0:	e73a      	b.n	8010118 <USBD_StdDevReq+0x108>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80102a2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80102a6:	68db      	ldr	r3, [r3, #12]
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d19d      	bne.n	80101e8 <USBD_StdDevReq+0x1d8>
 80102ac:	e734      	b.n	8010118 <USBD_StdDevReq+0x108>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80102ae:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80102b2:	689b      	ldr	r3, [r3, #8]
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d197      	bne.n	80101e8 <USBD_StdDevReq+0x1d8>
 80102b8:	e72e      	b.n	8010118 <USBD_StdDevReq+0x108>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80102ba:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80102be:	685b      	ldr	r3, [r3, #4]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d191      	bne.n	80101e8 <USBD_StdDevReq+0x1d8>
 80102c4:	e728      	b.n	8010118 <USBD_StdDevReq+0x108>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80102c6:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;
 80102c8:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80102ca:	460c      	mov	r4, r1
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80102cc:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80102d0:	f7ff fd12 	bl	800fcf8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80102d4:	4628      	mov	r0, r5
 80102d6:	f000 f9c3 	bl	8010660 <USBD_CtlSendStatus>
 80102da:	e6ae      	b.n	801003a <USBD_StdDevReq+0x2a>
    switch (pdev->dev_state)
 80102dc:	2b03      	cmp	r3, #3
 80102de:	f47f aea3 	bne.w	8010028 <USBD_StdDevReq+0x18>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80102e2:	1d01      	adds	r1, r0, #4
 80102e4:	f000 f98c 	bl	8010600 <USBD_CtlSendData>
        break;
 80102e8:	e6a7      	b.n	801003a <USBD_StdDevReq+0x2a>
      if (cfgidx != 0U)
 80102ea:	2900      	cmp	r1, #0
 80102ec:	d0f2      	beq.n	80102d4 <USBD_StdDevReq+0x2c4>
        pdev->dev_config = cfgidx;
 80102ee:	2101      	movs	r1, #1
 80102f0:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80102f2:	f7ff fcf9 	bl	800fce8 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 80102f6:	4604      	mov	r4, r0
 80102f8:	2800      	cmp	r0, #0
 80102fa:	d047      	beq.n	801038c <USBD_StdDevReq+0x37c>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80102fc:	2180      	movs	r1, #128	; 0x80
 80102fe:	4628      	mov	r0, r5
 8010300:	f000 fc6c 	bl	8010bdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010304:	2100      	movs	r1, #0
 8010306:	4628      	mov	r0, r5
 8010308:	f000 fc68 	bl	8010bdc <USBD_LL_StallEP>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801030c:	f885 729c 	strb.w	r7, [r5, #668]	; 0x29c
 8010310:	e693      	b.n	801003a <USBD_StdDevReq+0x2a>
      if (cfgidx == 0U)
 8010312:	2900      	cmp	r1, #0
 8010314:	d0d7      	beq.n	80102c6 <USBD_StdDevReq+0x2b6>
      else if (cfgidx != pdev->dev_config)
 8010316:	6841      	ldr	r1, [r0, #4]
 8010318:	2901      	cmp	r1, #1
 801031a:	d0db      	beq.n	80102d4 <USBD_StdDevReq+0x2c4>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801031c:	b2c9      	uxtb	r1, r1
 801031e:	f7ff fceb 	bl	800fcf8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8010322:	7831      	ldrb	r1, [r6, #0]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010324:	4628      	mov	r0, r5
        pdev->dev_config = cfgidx;
 8010326:	6069      	str	r1, [r5, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010328:	f7ff fcde 	bl	800fce8 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 801032c:	4606      	mov	r6, r0
 801032e:	2800      	cmp	r0, #0
 8010330:	d0d0      	beq.n	80102d4 <USBD_StdDevReq+0x2c4>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010332:	2180      	movs	r1, #128	; 0x80
 8010334:	4628      	mov	r0, r5
 8010336:	f000 fc51 	bl	8010bdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801033a:	2100      	movs	r1, #0
 801033c:	4628      	mov	r0, r5
 801033e:	4634      	mov	r4, r6
 8010340:	f000 fc4c 	bl	8010bdc <USBD_LL_StallEP>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010344:	7929      	ldrb	r1, [r5, #4]
 8010346:	4628      	mov	r0, r5
 8010348:	f7ff fcd6 	bl	800fcf8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801034c:	2302      	movs	r3, #2
 801034e:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8010352:	e672      	b.n	801003a <USBD_StdDevReq+0x2a>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8010354:	888b      	ldrh	r3, [r1, #4]
 8010356:	0a1b      	lsrs	r3, r3, #8
 8010358:	f880 32a0 	strb.w	r3, [r0, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801035c:	f000 f980 	bl	8010660 <USBD_CtlSendStatus>
 8010360:	e66b      	b.n	801003a <USBD_StdDevReq+0x2a>
 8010362:	bf00      	nop
 8010364:	2400b9e8 	.word	0x2400b9e8
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010368:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 801036a:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 801036c:	f000 fc36 	bl	8010bdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010370:	2100      	movs	r1, #0
 8010372:	4628      	mov	r0, r5
 8010374:	f000 fc32 	bl	8010bdc <USBD_LL_StallEP>
    return USBD_FAIL;
 8010378:	e65f      	b.n	801003a <USBD_StdDevReq+0x2a>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 801037a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801037e:	f10d 0006 	add.w	r0, sp, #6
 8010382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010384:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010386:	2302      	movs	r3, #2
 8010388:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 801038a:	e731      	b.n	80101f0 <USBD_StdDevReq+0x1e0>
          (void)USBD_CtlSendStatus(pdev);
 801038c:	4628      	mov	r0, r5
 801038e:	f000 f967 	bl	8010660 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8010392:	2303      	movs	r3, #3
 8010394:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8010398:	e64f      	b.n	801003a <USBD_StdDevReq+0x2a>
 801039a:	bf00      	nop

0801039c <USBD_StdItfReq>:
{
 801039c:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801039e:	780b      	ldrb	r3, [r1, #0]
{
 80103a0:	460d      	mov	r5, r1
 80103a2:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80103a4:	f003 0260 	and.w	r2, r3, #96	; 0x60
 80103a8:	2a40      	cmp	r2, #64	; 0x40
 80103aa:	d00b      	beq.n	80103c4 <USBD_StdItfReq+0x28>
 80103ac:	065b      	lsls	r3, r3, #25
 80103ae:	d509      	bpl.n	80103c4 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 80103b0:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80103b2:	2180      	movs	r1, #128	; 0x80
 80103b4:	f000 fc12 	bl	8010bdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80103b8:	4620      	mov	r0, r4
 80103ba:	4629      	mov	r1, r5
 80103bc:	f000 fc0e 	bl	8010bdc <USBD_LL_StallEP>
}
 80103c0:	4628      	mov	r0, r5
 80103c2:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 80103c4:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 80103c8:	3b01      	subs	r3, #1
 80103ca:	2b02      	cmp	r3, #2
 80103cc:	d802      	bhi.n	80103d4 <USBD_StdItfReq+0x38>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80103ce:	7929      	ldrb	r1, [r5, #4]
 80103d0:	2901      	cmp	r1, #1
 80103d2:	d90a      	bls.n	80103ea <USBD_StdItfReq+0x4e>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80103d4:	2180      	movs	r1, #128	; 0x80
 80103d6:	4620      	mov	r0, r4
 80103d8:	f000 fc00 	bl	8010bdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80103dc:	2100      	movs	r1, #0
 80103de:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 80103e0:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 80103e2:	f000 fbfb 	bl	8010bdc <USBD_LL_StallEP>
}
 80103e6:	4628      	mov	r0, r5
 80103e8:	bd38      	pop	{r3, r4, r5, pc}
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80103ea:	4620      	mov	r0, r4
 80103ec:	f7ff fdf6 	bl	800ffdc <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80103f0:	b990      	cbnz	r0, 8010418 <USBD_StdItfReq+0x7c>
              if (pdev->pClass[idx]->Setup != NULL)
 80103f2:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 80103f6:	689b      	ldr	r3, [r3, #8]
 80103f8:	b173      	cbz	r3, 8010418 <USBD_StdItfReq+0x7c>
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80103fa:	4629      	mov	r1, r5
                pdev->classId = idx;
 80103fc:	f8c4 02d4 	str.w	r0, [r4, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010400:	4620      	mov	r0, r4
 8010402:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010404:	88eb      	ldrh	r3, [r5, #6]
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010406:	4605      	mov	r5, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010408:	2b00      	cmp	r3, #0
 801040a:	d1d9      	bne.n	80103c0 <USBD_StdItfReq+0x24>
 801040c:	2800      	cmp	r0, #0
 801040e:	d1d7      	bne.n	80103c0 <USBD_StdItfReq+0x24>
              (void)USBD_CtlSendStatus(pdev);
 8010410:	4620      	mov	r0, r4
 8010412:	f000 f925 	bl	8010660 <USBD_CtlSendStatus>
 8010416:	e7d3      	b.n	80103c0 <USBD_StdItfReq+0x24>
              ret = USBD_FAIL;
 8010418:	2503      	movs	r5, #3
}
 801041a:	4628      	mov	r0, r5
 801041c:	bd38      	pop	{r3, r4, r5, pc}
 801041e:	bf00      	nop

08010420 <USBD_StdEPReq>:
{
 8010420:	b530      	push	{r4, r5, lr}
 8010422:	460c      	mov	r4, r1
  ep_addr = LOBYTE(req->wIndex);
 8010424:	888a      	ldrh	r2, [r1, #4]
{
 8010426:	b083      	sub	sp, #12
 8010428:	4605      	mov	r5, r0
  ep_addr = LOBYTE(req->wIndex);
 801042a:	7823      	ldrb	r3, [r4, #0]
 801042c:	b2d1      	uxtb	r1, r2
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801042e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010432:	2b20      	cmp	r3, #32
 8010434:	d01e      	beq.n	8010474 <USBD_StdEPReq+0x54>
 8010436:	2b40      	cmp	r3, #64	; 0x40
 8010438:	d01c      	beq.n	8010474 <USBD_StdEPReq+0x54>
 801043a:	b36b      	cbz	r3, 8010498 <USBD_StdEPReq+0x78>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 801043c:	2180      	movs	r1, #128	; 0x80
 801043e:	4628      	mov	r0, r5
 8010440:	f000 fbcc 	bl	8010bdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010444:	2100      	movs	r1, #0
 8010446:	4628      	mov	r0, r5
 8010448:	f000 fbc8 	bl	8010bdc <USBD_LL_StallEP>
}
 801044c:	2000      	movs	r0, #0
 801044e:	b003      	add	sp, #12
 8010450:	bd30      	pop	{r4, r5, pc}
          switch (pdev->dev_state)
 8010452:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010456:	2b02      	cmp	r3, #2
 8010458:	b2da      	uxtb	r2, r3
 801045a:	d059      	beq.n	8010510 <USBD_StdEPReq+0xf0>
 801045c:	2a03      	cmp	r2, #3
 801045e:	d1ed      	bne.n	801043c <USBD_StdEPReq+0x1c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010460:	8863      	ldrh	r3, [r4, #2]
 8010462:	2b00      	cmp	r3, #0
 8010464:	d1f2      	bne.n	801044c <USBD_StdEPReq+0x2c>
                if ((ep_addr & 0x7FU) != 0x00U)
 8010466:	064b      	lsls	r3, r1, #25
 8010468:	d17f      	bne.n	801056a <USBD_StdEPReq+0x14a>
                (void)USBD_CtlSendStatus(pdev);
 801046a:	4628      	mov	r0, r5
 801046c:	9101      	str	r1, [sp, #4]
 801046e:	f000 f8f7 	bl	8010660 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8010472:	9901      	ldr	r1, [sp, #4]
 8010474:	4628      	mov	r0, r5
 8010476:	f7ff fdb3 	bl	800ffe0 <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801047a:	2800      	cmp	r0, #0
 801047c:	d1e6      	bne.n	801044c <USBD_StdEPReq+0x2c>
                  if (pdev->pClass[idx]->Setup != NULL)
 801047e:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
                  pdev->classId = idx;
 8010482:	f8c5 02d4 	str.w	r0, [r5, #724]	; 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 8010486:	689b      	ldr	r3, [r3, #8]
 8010488:	2b00      	cmp	r3, #0
 801048a:	d0df      	beq.n	801044c <USBD_StdEPReq+0x2c>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801048c:	4621      	mov	r1, r4
 801048e:	4628      	mov	r0, r5
}
 8010490:	b003      	add	sp, #12
 8010492:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010496:	4718      	bx	r3
      switch (req->bRequest)
 8010498:	7863      	ldrb	r3, [r4, #1]
 801049a:	2b01      	cmp	r3, #1
 801049c:	d0d9      	beq.n	8010452 <USBD_StdEPReq+0x32>
 801049e:	2b03      	cmp	r3, #3
 80104a0:	d024      	beq.n	80104ec <USBD_StdEPReq+0xcc>
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d1ca      	bne.n	801043c <USBD_StdEPReq+0x1c>
          switch (pdev->dev_state)
 80104a6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80104aa:	2b02      	cmp	r3, #2
 80104ac:	b2d8      	uxtb	r0, r3
 80104ae:	d038      	beq.n	8010522 <USBD_StdEPReq+0x102>
 80104b0:	2803      	cmp	r0, #3
 80104b2:	d1c3      	bne.n	801043c <USBD_StdEPReq+0x1c>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80104b4:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 80104b8:	0612      	lsls	r2, r2, #24
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80104ba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80104be:	eb05 0383 	add.w	r3, r5, r3, lsl #2
              if ((ep_addr & 0x80U) == 0x80U)
 80104c2:	d43f      	bmi.n	8010544 <USBD_StdEPReq+0x124>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80104c4:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d0b7      	beq.n	801043c <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80104cc:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 80104d0:	2414      	movs	r4, #20
 80104d2:	fb04 5403 	mla	r4, r4, r3, r5
 80104d6:	f504 74aa 	add.w	r4, r4, #340	; 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d13e      	bne.n	801055c <USBD_StdEPReq+0x13c>
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80104de:	2202      	movs	r2, #2
 80104e0:	4621      	mov	r1, r4
 80104e2:	4628      	mov	r0, r5
                pep->status = 0x0000U;
 80104e4:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80104e6:	f000 f88b 	bl	8010600 <USBD_CtlSendData>
              break;
 80104ea:	e7af      	b.n	801044c <USBD_StdEPReq+0x2c>
          switch (pdev->dev_state)
 80104ec:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80104f0:	2b02      	cmp	r3, #2
 80104f2:	b2da      	uxtb	r2, r3
 80104f4:	d00c      	beq.n	8010510 <USBD_StdEPReq+0xf0>
 80104f6:	2a03      	cmp	r2, #3
 80104f8:	d1a0      	bne.n	801043c <USBD_StdEPReq+0x1c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80104fa:	8863      	ldrh	r3, [r4, #2]
 80104fc:	b923      	cbnz	r3, 8010508 <USBD_StdEPReq+0xe8>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80104fe:	0648      	lsls	r0, r1, #25
 8010500:	d002      	beq.n	8010508 <USBD_StdEPReq+0xe8>
 8010502:	88e3      	ldrh	r3, [r4, #6]
 8010504:	2b00      	cmp	r3, #0
 8010506:	d035      	beq.n	8010574 <USBD_StdEPReq+0x154>
              (void)USBD_CtlSendStatus(pdev);
 8010508:	4628      	mov	r0, r5
 801050a:	f000 f8a9 	bl	8010660 <USBD_CtlSendStatus>
              break;
 801050e:	e79d      	b.n	801044c <USBD_StdEPReq+0x2c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010510:	064a      	lsls	r2, r1, #25
 8010512:	d093      	beq.n	801043c <USBD_StdEPReq+0x1c>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010514:	f000 fb62 	bl	8010bdc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010518:	2180      	movs	r1, #128	; 0x80
 801051a:	4628      	mov	r0, r5
 801051c:	f000 fb5e 	bl	8010bdc <USBD_LL_StallEP>
 8010520:	e794      	b.n	801044c <USBD_StdEPReq+0x2c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010522:	0648      	lsls	r0, r1, #25
 8010524:	d18a      	bne.n	801043c <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010526:	0611      	lsls	r1, r2, #24
              pep->status = 0x0000U;
 8010528:	f04f 0300 	mov.w	r3, #0
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801052c:	f04f 0202 	mov.w	r2, #2
 8010530:	4628      	mov	r0, r5
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010532:	bf4c      	ite	mi
 8010534:	f105 0114 	addmi.w	r1, r5, #20
 8010538:	f505 71aa 	addpl.w	r1, r5, #340	; 0x154
              pep->status = 0x0000U;
 801053c:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801053e:	f000 f85f 	bl	8010600 <USBD_CtlSendData>
              break;
 8010542:	e783      	b.n	801044c <USBD_StdEPReq+0x2c>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010544:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8010546:	2b00      	cmp	r3, #0
 8010548:	f43f af78 	beq.w	801043c <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801054c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 8010550:	1c5c      	adds	r4, r3, #1
 8010552:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8010556:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 801055a:	e7be      	b.n	80104da <USBD_StdEPReq+0xba>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801055c:	4628      	mov	r0, r5
 801055e:	f000 fb59 	bl	8010c14 <USBD_LL_IsStallEP>
 8010562:	1e03      	subs	r3, r0, #0
 8010564:	bf18      	it	ne
 8010566:	2301      	movne	r3, #1
 8010568:	e7b9      	b.n	80104de <USBD_StdEPReq+0xbe>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801056a:	9101      	str	r1, [sp, #4]
 801056c:	f000 fb44 	bl	8010bf8 <USBD_LL_ClearStallEP>
 8010570:	9901      	ldr	r1, [sp, #4]
 8010572:	e77a      	b.n	801046a <USBD_StdEPReq+0x4a>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010574:	4628      	mov	r0, r5
 8010576:	f000 fb31 	bl	8010bdc <USBD_LL_StallEP>
 801057a:	e7c5      	b.n	8010508 <USBD_StdEPReq+0xe8>

0801057c <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 801057c:	780b      	ldrb	r3, [r1, #0]
 801057e:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8010580:	784b      	ldrb	r3, [r1, #1]
 8010582:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pbuff);
 8010584:	884b      	ldrh	r3, [r1, #2]
 8010586:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pbuff);
 8010588:	888b      	ldrh	r3, [r1, #4]
 801058a:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pbuff);
 801058c:	88cb      	ldrh	r3, [r1, #6]
 801058e:	80c3      	strh	r3, [r0, #6]
}
 8010590:	4770      	bx	lr
 8010592:	bf00      	nop

08010594 <USBD_CtlError>:
{
 8010594:	b510      	push	{r4, lr}
 8010596:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010598:	2180      	movs	r1, #128	; 0x80
 801059a:	f000 fb1f 	bl	8010bdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801059e:	2100      	movs	r1, #0
 80105a0:	4620      	mov	r0, r4
}
 80105a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 80105a6:	f000 bb19 	b.w	8010bdc <USBD_LL_StallEP>
 80105aa:	bf00      	nop

080105ac <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 80105ac:	b318      	cbz	r0, 80105f6 <USBD_GetString+0x4a>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 80105ae:	7803      	ldrb	r3, [r0, #0]
{
 80105b0:	b430      	push	{r4, r5}
  while (*pbuff != (uint8_t)'\0')
 80105b2:	b30b      	cbz	r3, 80105f8 <USBD_GetString+0x4c>
 80105b4:	4604      	mov	r4, r0
 80105b6:	f1c0 0c01 	rsb	ip, r0, #1
  {
    len++;
 80105ba:	eb04 030c 	add.w	r3, r4, ip
  while (*pbuff != (uint8_t)'\0')
 80105be:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 80105c2:	b2db      	uxtb	r3, r3
 80105c4:	2d00      	cmp	r5, #0
 80105c6:	d1f8      	bne.n	80105ba <USBD_GetString+0xe>
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80105c8:	3301      	adds	r3, #1
 80105ca:	005b      	lsls	r3, r3, #1
 80105cc:	b2dc      	uxtb	r4, r3
 80105ce:	8013      	strh	r3, [r2, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80105d0:	2303      	movs	r3, #3
  unicode[idx] = *(uint8_t *)len;
 80105d2:	700c      	strb	r4, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80105d4:	704b      	strb	r3, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 80105d6:	7804      	ldrb	r4, [r0, #0]
 80105d8:	b15c      	cbz	r4, 80105f2 <USBD_GetString+0x46>
  idx++;
 80105da:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 80105dc:	2500      	movs	r5, #0
    idx++;
 80105de:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 80105e0:	54cc      	strb	r4, [r1, r3]
    idx++;
 80105e2:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 80105e4:	b2d2      	uxtb	r2, r2
    idx++;
 80105e6:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 80105e8:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 80105ea:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 80105ee:	2c00      	cmp	r4, #0
 80105f0:	d1f5      	bne.n	80105de <USBD_GetString+0x32>
}
 80105f2:	bc30      	pop	{r4, r5}
 80105f4:	4770      	bx	lr
 80105f6:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 80105f8:	2402      	movs	r4, #2
 80105fa:	4623      	mov	r3, r4
 80105fc:	e7e7      	b.n	80105ce <USBD_GetString+0x22>
 80105fe:	bf00      	nop

08010600 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8010600:	b510      	push	{r4, lr}
 8010602:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010604:	2402      	movs	r4, #2
{
 8010606:	460a      	mov	r2, r1
#else
  pdev->ep_in[0].rem_length = len;
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010608:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801060a:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 801060e:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010612:	f000 fb21 	bl	8010c58 <USBD_LL_Transmit>

  return USBD_OK;
}
 8010616:	2000      	movs	r0, #0
 8010618:	bd10      	pop	{r4, pc}
 801061a:	bf00      	nop

0801061c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801061c:	468c      	mov	ip, r1
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801061e:	2100      	movs	r1, #0
{
 8010620:	b508      	push	{r3, lr}
 8010622:	4613      	mov	r3, r2
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010624:	4662      	mov	r2, ip
 8010626:	f000 fb17 	bl	8010c58 <USBD_LL_Transmit>

  return USBD_OK;
}
 801062a:	2000      	movs	r0, #0
 801062c:	bd08      	pop	{r3, pc}
 801062e:	bf00      	nop

08010630 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8010630:	b510      	push	{r4, lr}
 8010632:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010634:	2403      	movs	r4, #3
{
 8010636:	460a      	mov	r2, r1
#else
  pdev->ep_out[0].rem_length = len;
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010638:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801063a:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 801063e:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010642:	f000 fb17 	bl	8010c74 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8010646:	2000      	movs	r0, #0
 8010648:	bd10      	pop	{r4, pc}
 801064a:	bf00      	nop

0801064c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801064c:	468c      	mov	ip, r1
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801064e:	2100      	movs	r1, #0
{
 8010650:	b508      	push	{r3, lr}
 8010652:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010654:	4662      	mov	r2, ip
 8010656:	f000 fb0d 	bl	8010c74 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 801065a:	2000      	movs	r0, #0
 801065c:	bd08      	pop	{r3, pc}
 801065e:	bf00      	nop

08010660 <USBD_CtlSendStatus>:
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010660:	2300      	movs	r3, #0
{
 8010662:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010664:	2404      	movs	r4, #4
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010666:	461a      	mov	r2, r3
 8010668:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801066a:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801066e:	f000 faf3 	bl	8010c58 <USBD_LL_Transmit>

  return USBD_OK;
}
 8010672:	2000      	movs	r0, #0
 8010674:	bd10      	pop	{r4, pc}
 8010676:	bf00      	nop

08010678 <USBD_CtlReceiveStatus>:
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010678:	2300      	movs	r3, #0
{
 801067a:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801067c:	2405      	movs	r4, #5
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801067e:	461a      	mov	r2, r3
 8010680:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010682:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010686:	f000 faf5 	bl	8010c74 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 801068a:	2000      	movs	r0, #0
 801068c:	bd10      	pop	{r4, pc}
 801068e:	bf00      	nop

08010690 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010690:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010692:	2200      	movs	r2, #0
 8010694:	4919      	ldr	r1, [pc, #100]	; (80106fc <MX_USB_DEVICE_Init+0x6c>)
 8010696:	481a      	ldr	r0, [pc, #104]	; (8010700 <MX_USB_DEVICE_Init+0x70>)
 8010698:	f7ff faf4 	bl	800fc84 <USBD_Init>
 801069c:	b988      	cbnz	r0, 80106c2 <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801069e:	4919      	ldr	r1, [pc, #100]	; (8010704 <MX_USB_DEVICE_Init+0x74>)
 80106a0:	4817      	ldr	r0, [pc, #92]	; (8010700 <MX_USB_DEVICE_Init+0x70>)
 80106a2:	f7ff fb03 	bl	800fcac <USBD_RegisterClass>
 80106a6:	b9a0      	cbnz	r0, 80106d2 <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80106a8:	4917      	ldr	r1, [pc, #92]	; (8010708 <MX_USB_DEVICE_Init+0x78>)
 80106aa:	4815      	ldr	r0, [pc, #84]	; (8010700 <MX_USB_DEVICE_Init+0x70>)
 80106ac:	f7ff fa8a 	bl	800fbc4 <USBD_CDC_RegisterInterface>
 80106b0:	b9b8      	cbnz	r0, 80106e2 <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80106b2:	4813      	ldr	r0, [pc, #76]	; (8010700 <MX_USB_DEVICE_Init+0x70>)
 80106b4:	f7ff fb16 	bl	800fce4 <USBD_Start>
 80106b8:	b9d0      	cbnz	r0, 80106f0 <MX_USB_DEVICE_Init+0x60>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80106ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 80106be:	f7fa bd8d 	b.w	800b1dc <HAL_PWREx_EnableUSBVoltageDetector>
    Error_Handler();
 80106c2:	f7f4 fd27 	bl	8005114 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80106c6:	490f      	ldr	r1, [pc, #60]	; (8010704 <MX_USB_DEVICE_Init+0x74>)
 80106c8:	480d      	ldr	r0, [pc, #52]	; (8010700 <MX_USB_DEVICE_Init+0x70>)
 80106ca:	f7ff faef 	bl	800fcac <USBD_RegisterClass>
 80106ce:	2800      	cmp	r0, #0
 80106d0:	d0ea      	beq.n	80106a8 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 80106d2:	f7f4 fd1f 	bl	8005114 <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80106d6:	490c      	ldr	r1, [pc, #48]	; (8010708 <MX_USB_DEVICE_Init+0x78>)
 80106d8:	4809      	ldr	r0, [pc, #36]	; (8010700 <MX_USB_DEVICE_Init+0x70>)
 80106da:	f7ff fa73 	bl	800fbc4 <USBD_CDC_RegisterInterface>
 80106de:	2800      	cmp	r0, #0
 80106e0:	d0e7      	beq.n	80106b2 <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 80106e2:	f7f4 fd17 	bl	8005114 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80106e6:	4806      	ldr	r0, [pc, #24]	; (8010700 <MX_USB_DEVICE_Init+0x70>)
 80106e8:	f7ff fafc 	bl	800fce4 <USBD_Start>
 80106ec:	2800      	cmp	r0, #0
 80106ee:	d0e4      	beq.n	80106ba <MX_USB_DEVICE_Init+0x2a>
    Error_Handler();
 80106f0:	f7f4 fd10 	bl	8005114 <Error_Handler>
}
 80106f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 80106f8:	f7fa bd70 	b.w	800b1dc <HAL_PWREx_EnableUSBVoltageDetector>
 80106fc:	240003c4 	.word	0x240003c4
 8010700:	2400b9ec 	.word	0x2400b9ec
 8010704:	24000320 	.word	0x24000320
 8010708:	240003a8 	.word	0x240003a8

0801070c <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 801070c:	2000      	movs	r0, #0
 801070e:	4770      	bx	lr

08010710 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8010710:	2000      	movs	r0, #0
 8010712:	4770      	bx	lr

08010714 <CDC_Receive_FS>:
{
 8010714:	b570      	push	{r4, r5, r6, lr}
 8010716:	4604      	mov	r4, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010718:	4e08      	ldr	r6, [pc, #32]	; (801073c <CDC_Receive_FS+0x28>)
{
 801071a:	460d      	mov	r5, r1
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801071c:	4630      	mov	r0, r6
 801071e:	4621      	mov	r1, r4
 8010720:	f7ff fa6a 	bl	800fbf8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 8010724:	4630      	mov	r0, r6
 8010726:	f7ff fa8f 	bl	800fc48 <USBD_CDC_ReceivePacket>
 801072a:	682a      	ldr	r2, [r5, #0]
 801072c:	4b04      	ldr	r3, [pc, #16]	; (8010740 <CDC_Receive_FS+0x2c>)
  memcpy(UartRXString, Buf, USBRXLength);
 801072e:	4621      	mov	r1, r4
 8010730:	4804      	ldr	r0, [pc, #16]	; (8010744 <CDC_Receive_FS+0x30>)
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 8010732:	601a      	str	r2, [r3, #0]
  memcpy(UartRXString, Buf, USBRXLength);
 8010734:	f001 fa07 	bl	8011b46 <memcpy>
}
 8010738:	2000      	movs	r0, #0
 801073a:	bd70      	pop	{r4, r5, r6, pc}
 801073c:	2400b9ec 	.word	0x2400b9ec
 8010740:	240062e0 	.word	0x240062e0
 8010744:	240062e8 	.word	0x240062e8

08010748 <CDC_Init_FS>:
{
 8010748:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801074a:	4c06      	ldr	r4, [pc, #24]	; (8010764 <CDC_Init_FS+0x1c>)
 801074c:	2200      	movs	r2, #0
 801074e:	4906      	ldr	r1, [pc, #24]	; (8010768 <CDC_Init_FS+0x20>)
 8010750:	4620      	mov	r0, r4
 8010752:	f7ff fa43 	bl	800fbdc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8010756:	4905      	ldr	r1, [pc, #20]	; (801076c <CDC_Init_FS+0x24>)
 8010758:	4620      	mov	r0, r4
 801075a:	f7ff fa4d 	bl	800fbf8 <USBD_CDC_SetRxBuffer>
}
 801075e:	2000      	movs	r0, #0
 8010760:	bd10      	pop	{r4, pc}
 8010762:	bf00      	nop
 8010764:	2400b9ec 	.word	0x2400b9ec
 8010768:	2400c4c8 	.word	0x2400c4c8
 801076c:	2400bcc8 	.word	0x2400bcc8

08010770 <CDC_Control_FS>:
  switch(cmd)
 8010770:	2820      	cmp	r0, #32
 8010772:	d00a      	beq.n	801078a <CDC_Control_FS+0x1a>
 8010774:	2821      	cmp	r0, #33	; 0x21
 8010776:	d106      	bne.n	8010786 <CDC_Control_FS+0x16>
    	 memcpy(pbuf, lineCoding, sizeof(lineCoding));
 8010778:	4b09      	ldr	r3, [pc, #36]	; (80107a0 <CDC_Control_FS+0x30>)
 801077a:	6818      	ldr	r0, [r3, #0]
 801077c:	889a      	ldrh	r2, [r3, #4]
 801077e:	799b      	ldrb	r3, [r3, #6]
 8010780:	6008      	str	r0, [r1, #0]
 8010782:	808a      	strh	r2, [r1, #4]
 8010784:	718b      	strb	r3, [r1, #6]
}
 8010786:	2000      	movs	r0, #0
 8010788:	4770      	bx	lr
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 801078a:	4b05      	ldr	r3, [pc, #20]	; (80107a0 <CDC_Control_FS+0x30>)
 801078c:	6808      	ldr	r0, [r1, #0]
 801078e:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8010792:	798a      	ldrb	r2, [r1, #6]
 8010794:	6018      	str	r0, [r3, #0]
}
 8010796:	2000      	movs	r0, #0
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 8010798:	f8a3 c004 	strh.w	ip, [r3, #4]
 801079c:	719a      	strb	r2, [r3, #6]
}
 801079e:	4770      	bx	lr
 80107a0:	240003bc 	.word	0x240003bc

080107a4 <CDC_Transmit_FS>:
{
 80107a4:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80107a6:	4c09      	ldr	r4, [pc, #36]	; (80107cc <CDC_Transmit_FS+0x28>)
 80107a8:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  if (hcdc->TxState != 0){
 80107ac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80107b0:	b10b      	cbz	r3, 80107b6 <CDC_Transmit_FS+0x12>
}
 80107b2:	2001      	movs	r0, #1
 80107b4:	bd10      	pop	{r4, pc}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80107b6:	460a      	mov	r2, r1
 80107b8:	4601      	mov	r1, r0
 80107ba:	4620      	mov	r0, r4
 80107bc:	f7ff fa0e 	bl	800fbdc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80107c0:	4620      	mov	r0, r4
}
 80107c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80107c6:	f7ff ba23 	b.w	800fc10 <USBD_CDC_TransmitPacket>
 80107ca:	bf00      	nop
 80107cc:	2400b9ec 	.word	0x2400b9ec

080107d0 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80107d0:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 80107d2:	4801      	ldr	r0, [pc, #4]	; (80107d8 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 80107d4:	800b      	strh	r3, [r1, #0]
}
 80107d6:	4770      	bx	lr
 80107d8:	240003e4 	.word	0x240003e4

080107dc <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80107dc:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 80107de:	4801      	ldr	r0, [pc, #4]	; (80107e4 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 80107e0:	800b      	strh	r3, [r1, #0]
}
 80107e2:	4770      	bx	lr
 80107e4:	240003f8 	.word	0x240003f8

080107e8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80107e8:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80107ea:	4c04      	ldr	r4, [pc, #16]	; (80107fc <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 80107ec:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80107ee:	4804      	ldr	r0, [pc, #16]	; (8010800 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 80107f0:	4621      	mov	r1, r4
 80107f2:	f7ff fedb 	bl	80105ac <USBD_GetString>
  return USBD_StrDesc;
}
 80107f6:	4620      	mov	r0, r4
 80107f8:	bd10      	pop	{r4, pc}
 80107fa:	bf00      	nop
 80107fc:	2400ccc8 	.word	0x2400ccc8
 8010800:	0801dfe0 	.word	0x0801dfe0

08010804 <USBD_FS_ProductStrDescriptor>:
{
 8010804:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010806:	4c04      	ldr	r4, [pc, #16]	; (8010818 <USBD_FS_ProductStrDescriptor+0x14>)
{
 8010808:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801080a:	4804      	ldr	r0, [pc, #16]	; (801081c <USBD_FS_ProductStrDescriptor+0x18>)
 801080c:	4621      	mov	r1, r4
 801080e:	f7ff fecd 	bl	80105ac <USBD_GetString>
}
 8010812:	4620      	mov	r0, r4
 8010814:	bd10      	pop	{r4, pc}
 8010816:	bf00      	nop
 8010818:	2400ccc8 	.word	0x2400ccc8
 801081c:	0801dff4 	.word	0x0801dff4

08010820 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010820:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010822:	4c04      	ldr	r4, [pc, #16]	; (8010834 <USBD_FS_ConfigStrDescriptor+0x14>)
{
 8010824:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010826:	4804      	ldr	r0, [pc, #16]	; (8010838 <USBD_FS_ConfigStrDescriptor+0x18>)
 8010828:	4621      	mov	r1, r4
 801082a:	f7ff febf 	bl	80105ac <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 801082e:	4620      	mov	r0, r4
 8010830:	bd10      	pop	{r4, pc}
 8010832:	bf00      	nop
 8010834:	2400ccc8 	.word	0x2400ccc8
 8010838:	0801e00c 	.word	0x0801e00c

0801083c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801083c:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801083e:	4c04      	ldr	r4, [pc, #16]	; (8010850 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 8010840:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010842:	4804      	ldr	r0, [pc, #16]	; (8010854 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8010844:	4621      	mov	r1, r4
 8010846:	f7ff feb1 	bl	80105ac <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 801084a:	4620      	mov	r0, r4
 801084c:	bd10      	pop	{r4, pc}
 801084e:	bf00      	nop
 8010850:	2400ccc8 	.word	0x2400ccc8
 8010854:	0801e018 	.word	0x0801e018

08010858 <USBD_FS_SerialStrDescriptor>:
{
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010858:	4a46      	ldr	r2, [pc, #280]	; (8010974 <USBD_FS_SerialStrDescriptor+0x11c>)
  *length = USB_SIZ_STRING_SERIAL;
 801085a:	f04f 0c1a 	mov.w	ip, #26
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801085e:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;

  deviceserial0 += deviceserial2;
 8010862:	f8d2 0808 	ldr.w	r0, [r2, #2056]	; 0x808
  *length = USB_SIZ_STRING_SERIAL;
 8010866:	f8a1 c000 	strh.w	ip, [r1]

  if (deviceserial0 != 0)
 801086a:	181b      	adds	r3, r3, r0
 801086c:	d101      	bne.n	8010872 <USBD_FS_SerialStrDescriptor+0x1a>
}
 801086e:	4842      	ldr	r0, [pc, #264]	; (8010978 <USBD_FS_SerialStrDescriptor+0x120>)
 8010870:	4770      	bx	lr
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
  {
    if (((value >> 28)) < 0xA)
 8010872:	0f18      	lsrs	r0, r3, #28
 8010874:	f1b3 4f20 	cmp.w	r3, #2684354560	; 0xa0000000
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010878:	f8d2 1804 	ldr.w	r1, [r2, #2052]	; 0x804
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 801087c:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 8010880:	4a3d      	ldr	r2, [pc, #244]	; (8010978 <USBD_FS_SerialStrDescriptor+0x120>)
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010882:	bf2c      	ite	cs
 8010884:	3037      	addcs	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8010886:	3030      	addcc	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 8010888:	f882 c003 	strb.w	ip, [r2, #3]
 801088c:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 8010890:	7090      	strb	r0, [r2, #2]
    if (((value >> 28)) < 0xA)
 8010892:	f3c3 6003 	ubfx	r0, r3, #24, #4
    pbuf[2 * idx + 1] = 0;
 8010896:	f882 c005 	strb.w	ip, [r2, #5]
 801089a:	f04f 0c00 	mov.w	ip, #0
    if (((value >> 28)) < 0xA)
 801089e:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 80108a0:	f882 c007 	strb.w	ip, [r2, #7]
 80108a4:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80108a8:	bf8c      	ite	hi
 80108aa:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 80108ac:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 80108ae:	f882 c009 	strb.w	ip, [r2, #9]
 80108b2:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 80108b6:	7110      	strb	r0, [r2, #4]
    if (((value >> 28)) < 0xA)
 80108b8:	f3c3 5003 	ubfx	r0, r3, #20, #4
    pbuf[2 * idx + 1] = 0;
 80108bc:	f882 c00b 	strb.w	ip, [r2, #11]
 80108c0:	f04f 0c00 	mov.w	ip, #0
    if (((value >> 28)) < 0xA)
 80108c4:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 80108c6:	f882 c00d 	strb.w	ip, [r2, #13]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80108ca:	bf8c      	ite	hi
 80108cc:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 80108ce:	3030      	addls	r0, #48	; 0x30
 80108d0:	7190      	strb	r0, [r2, #6]
    if (((value >> 28)) < 0xA)
 80108d2:	f3c3 4003 	ubfx	r0, r3, #16, #4
 80108d6:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80108d8:	bf8c      	ite	hi
 80108da:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 80108dc:	3030      	addls	r0, #48	; 0x30
 80108de:	7210      	strb	r0, [r2, #8]
    if (((value >> 28)) < 0xA)
 80108e0:	f3c3 3003 	ubfx	r0, r3, #12, #4
 80108e4:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80108e6:	bf8c      	ite	hi
 80108e8:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 80108ea:	3030      	addls	r0, #48	; 0x30
 80108ec:	7290      	strb	r0, [r2, #10]
    if (((value >> 28)) < 0xA)
 80108ee:	f3c3 2003 	ubfx	r0, r3, #8, #4
 80108f2:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80108f4:	bf8c      	ite	hi
 80108f6:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 80108f8:	3030      	addls	r0, #48	; 0x30
 80108fa:	7310      	strb	r0, [r2, #12]
    if (((value >> 28)) < 0xA)
 80108fc:	f3c3 1003 	ubfx	r0, r3, #4, #4
 8010900:	f003 030f 	and.w	r3, r3, #15
 8010904:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010906:	bf8c      	ite	hi
 8010908:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 801090a:	3030      	addls	r0, #48	; 0x30
    if (((value >> 28)) < 0xA)
 801090c:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 801090e:	7390      	strb	r0, [r2, #14]
    pbuf[2 * idx + 1] = 0;
 8010910:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 8010914:	bf94      	ite	ls
 8010916:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010918:	3337      	addhi	r3, #55	; 0x37
    if (((value >> 28)) < 0xA)
 801091a:	f1b1 4f20 	cmp.w	r1, #2684354560	; 0xa0000000
    pbuf[2 * idx + 1] = 0;
 801091e:	73d0      	strb	r0, [r2, #15]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010920:	7413      	strb	r3, [r2, #16]
    if (((value >> 28)) < 0xA)
 8010922:	ea4f 7311 	mov.w	r3, r1, lsr #28
    pbuf[2 * idx + 1] = 0;
 8010926:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801092a:	bf2c      	ite	cs
 801092c:	3337      	addcs	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 801092e:	3330      	addcc	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 8010930:	7450      	strb	r0, [r2, #17]
 8010932:	2000      	movs	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 8010934:	7493      	strb	r3, [r2, #18]
    if (((value >> 28)) < 0xA)
 8010936:	f3c1 6303 	ubfx	r3, r1, #24, #4
    pbuf[2 * idx + 1] = 0;
 801093a:	74d0      	strb	r0, [r2, #19]
 801093c:	2000      	movs	r0, #0
    if (((value >> 28)) < 0xA)
 801093e:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 8010940:	7550      	strb	r0, [r2, #21]
 8010942:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010946:	bf8c      	ite	hi
 8010948:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 801094a:	3330      	addls	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 801094c:	75d0      	strb	r0, [r2, #23]
      pbuf[2 * idx] = (value >> 28) + '0';
 801094e:	7513      	strb	r3, [r2, #20]
    if (((value >> 28)) < 0xA)
 8010950:	f3c1 5303 	ubfx	r3, r1, #20, #4
}
 8010954:	4808      	ldr	r0, [pc, #32]	; (8010978 <USBD_FS_SerialStrDescriptor+0x120>)
    if (((value >> 28)) < 0xA)
 8010956:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010958:	bf8c      	ite	hi
 801095a:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 801095c:	3330      	addls	r3, #48	; 0x30
 801095e:	7593      	strb	r3, [r2, #22]
    if (((value >> 28)) < 0xA)
 8010960:	f3c1 4303 	ubfx	r3, r1, #16, #4
 8010964:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 8010966:	bf94      	ite	ls
 8010968:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801096a:	3337      	addhi	r3, #55	; 0x37
 801096c:	7613      	strb	r3, [r2, #24]
    pbuf[2 * idx + 1] = 0;
 801096e:	2300      	movs	r3, #0
 8010970:	7653      	strb	r3, [r2, #25]
}
 8010972:	4770      	bx	lr
 8010974:	1ff1e000 	.word	0x1ff1e000
 8010978:	240003fc 	.word	0x240003fc
 801097c:	00000000 	.word	0x00000000

08010980 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010980:	b510      	push	{r4, lr}
 8010982:	b0b8      	sub	sp, #224	; 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010984:	2100      	movs	r1, #0
{
 8010986:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010988:	22c0      	movs	r2, #192	; 0xc0
 801098a:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801098c:	9106      	str	r1, [sp, #24]
 801098e:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8010992:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010996:	f000 ffe2 	bl	801195e <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801099a:	4b27      	ldr	r3, [pc, #156]	; (8010a38 <HAL_PCD_MspInit+0xb8>)
 801099c:	6822      	ldr	r2, [r4, #0]
 801099e:	429a      	cmp	r2, r3
 80109a0:	d001      	beq.n	80109a6 <HAL_PCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80109a2:	b038      	add	sp, #224	; 0xe0
 80109a4:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80109a6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010a28 <HAL_PCD_MspInit+0xa8>
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80109aa:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80109ae:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80109b0:	ed8d 7b08 	vstr	d7, [sp, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80109b4:	932a      	str	r3, [sp, #168]	; 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80109b6:	f7fb fb73 	bl	800c0a0 <HAL_RCCEx_PeriphCLKConfig>
 80109ba:	bb90      	cbnz	r0, 8010a22 <HAL_PCD_MspInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80109bc:	4c1f      	ldr	r4, [pc, #124]	; (8010a3c <HAL_PCD_MspInit+0xbc>)
    HAL_PWREx_EnableUSBVoltageDetector();
 80109be:	f7fa fc0d 	bl	800b1dc <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80109c2:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80109c4:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80109c6:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80109ca:	481d      	ldr	r0, [pc, #116]	; (8010a40 <HAL_PCD_MspInit+0xc0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80109cc:	f043 0301 	orr.w	r3, r3, #1
 80109d0:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80109d4:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80109d8:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80109da:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80109dc:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80109e0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8010a30 <HAL_PCD_MspInit+0xb0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80109e4:	9300      	str	r3, [sp, #0]
 80109e6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80109e8:	2300      	movs	r3, #0
 80109ea:	ed8d 7b02 	vstr	d7, [sp, #8]
 80109ee:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80109f2:	f7f9 fa17 	bl	8009e24 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80109f6:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80109fa:	2200      	movs	r2, #0
 80109fc:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80109fe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8010a02:	4611      	mov	r1, r2
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010a04:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8010a08:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8010a0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010a10:	9301      	str	r3, [sp, #4]
 8010a12:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8010a14:	f7f7 fcee 	bl	80083f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010a18:	2065      	movs	r0, #101	; 0x65
 8010a1a:	f7f7 fd29 	bl	8008470 <HAL_NVIC_EnableIRQ>
}
 8010a1e:	b038      	add	sp, #224	; 0xe0
 8010a20:	bd10      	pop	{r4, pc}
      Error_Handler();
 8010a22:	f7f4 fb77 	bl	8005114 <Error_Handler>
 8010a26:	e7c9      	b.n	80109bc <HAL_PCD_MspInit+0x3c>
 8010a28:	00040000 	.word	0x00040000
 8010a2c:	00000000 	.word	0x00000000
 8010a30:	00001800 	.word	0x00001800
 8010a34:	00000002 	.word	0x00000002
 8010a38:	40080000 	.word	0x40080000
 8010a3c:	58024400 	.word	0x58024400
 8010a40:	58020000 	.word	0x58020000

08010a44 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010a44:	f200 41c4 	addw	r1, r0, #1220	; 0x4c4
 8010a48:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010a4c:	f7ff b95e 	b.w	800fd0c <USBD_LL_SetupStage>

08010a50 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010a50:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8010a54:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8010a58:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010a5c:	f8d3 2288 	ldr.w	r2, [r3, #648]	; 0x288
 8010a60:	f7ff b984 	b.w	800fd6c <USBD_LL_DataOutStage>

08010a64 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010a64:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8010a68:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8010a6c:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010a70:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8010a72:	f7ff b9b5 	b.w	800fde0 <USBD_LL_DataInStage>
 8010a76:	bf00      	nop

08010a78 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010a78:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010a7c:	f7ff ba5e 	b.w	800ff3c <USBD_LL_SOF>

08010a80 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010a80:	6901      	ldr	r1, [r0, #16]
{
 8010a82:	b510      	push	{r4, lr}
 8010a84:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010a86:	b111      	cbz	r1, 8010a8e <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010a88:	2902      	cmp	r1, #2
 8010a8a:	d10a      	bne.n	8010aa2 <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 8010a8c:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010a8e:	f8d4 0508 	ldr.w	r0, [r4, #1288]	; 0x508
 8010a92:	f7ff fa33 	bl	800fefc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010a96:	f8d4 0508 	ldr.w	r0, [r4, #1288]	; 0x508
}
 8010a9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010a9e:	f7ff b9ff 	b.w	800fea0 <USBD_LL_Reset>
    Error_Handler();
 8010aa2:	f7f4 fb37 	bl	8005114 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010aa6:	2101      	movs	r1, #1
 8010aa8:	e7f1      	b.n	8010a8e <HAL_PCD_ResetCallback+0xe>
 8010aaa:	bf00      	nop

08010aac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010aac:	b510      	push	{r4, lr}
 8010aae:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010ab0:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010ab4:	f7ff fa26 	bl	800ff04 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010ab8:	6822      	ldr	r2, [r4, #0]
 8010aba:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8010abe:	f043 0301 	orr.w	r3, r3, #1
 8010ac2:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010ac6:	6a23      	ldr	r3, [r4, #32]
 8010ac8:	b123      	cbz	r3, 8010ad4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010aca:	4a03      	ldr	r2, [pc, #12]	; (8010ad8 <HAL_PCD_SuspendCallback+0x2c>)
 8010acc:	6913      	ldr	r3, [r2, #16]
 8010ace:	f043 0306 	orr.w	r3, r3, #6
 8010ad2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8010ad4:	bd10      	pop	{r4, pc}
 8010ad6:	bf00      	nop
 8010ad8:	e000ed00 	.word	0xe000ed00

08010adc <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010adc:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010ae0:	f7ff ba20 	b.w	800ff24 <USBD_LL_Resume>

08010ae4 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010ae4:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010ae8:	f7ff ba4e 	b.w	800ff88 <USBD_LL_IsoOUTIncomplete>

08010aec <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010aec:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010af0:	f7ff ba34 	b.w	800ff5c <USBD_LL_IsoINIncomplete>

08010af4 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010af4:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010af8:	f7ff ba5c 	b.w	800ffb4 <USBD_LL_DevConnected>

08010afc <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010afc:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010b00:	f7ff ba5a 	b.w	800ffb8 <USBD_LL_DevDisconnected>
 8010b04:	0000      	movs	r0, r0
	...

08010b08 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8010b08:	7802      	ldrb	r2, [r0, #0]
 8010b0a:	b10a      	cbz	r2, 8010b10 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 8010b0c:	2000      	movs	r0, #0
 8010b0e:	4770      	bx	lr
  hpcd_USB_OTG_FS.pData = pdev;
 8010b10:	4b19      	ldr	r3, [pc, #100]	; (8010b78 <USBD_LL_Init+0x70>)
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8010b12:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8010b14:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8010b70 <USBD_LL_Init+0x68>
{
 8010b18:	b510      	push	{r4, lr}
  hpcd_USB_OTG_FS.pData = pdev;
 8010b1a:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8010b1e:	f8c0 32c8 	str.w	r3, [r0, #712]	; 0x2c8
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8010b22:	2009      	movs	r0, #9
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010b24:	4c15      	ldr	r4, [pc, #84]	; (8010b7c <USBD_LL_Init+0x74>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8010b26:	6058      	str	r0, [r3, #4]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8010b28:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010b2a:	601c      	str	r4, [r3, #0]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010b2c:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8010b2e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8010b30:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8010b32:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010b36:	e9c3 2103 	strd	r2, r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8010b3a:	e9c3 2207 	strd	r2, r2, [r3, #28]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8010b3e:	f7f9 fb2d 	bl	800a19c <HAL_PCD_Init>
 8010b42:	b978      	cbnz	r0, 8010b64 <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8010b44:	2180      	movs	r1, #128	; 0x80
 8010b46:	480c      	ldr	r0, [pc, #48]	; (8010b78 <USBD_LL_Init+0x70>)
 8010b48:	f7fa fb04 	bl	800b154 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8010b4c:	2240      	movs	r2, #64	; 0x40
 8010b4e:	2100      	movs	r1, #0
 8010b50:	4809      	ldr	r0, [pc, #36]	; (8010b78 <USBD_LL_Init+0x70>)
 8010b52:	f7fa fad9 	bl	800b108 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8010b56:	2280      	movs	r2, #128	; 0x80
 8010b58:	2101      	movs	r1, #1
 8010b5a:	4807      	ldr	r0, [pc, #28]	; (8010b78 <USBD_LL_Init+0x70>)
 8010b5c:	f7fa fad4 	bl	800b108 <HAL_PCDEx_SetTxFiFo>
}
 8010b60:	2000      	movs	r0, #0
 8010b62:	bd10      	pop	{r4, pc}
    Error_Handler( );
 8010b64:	f7f4 fad6 	bl	8005114 <Error_Handler>
 8010b68:	e7ec      	b.n	8010b44 <USBD_LL_Init+0x3c>
 8010b6a:	bf00      	nop
 8010b6c:	f3af 8000 	nop.w
	...
 8010b78:	2400cec8 	.word	0x2400cec8
 8010b7c:	40080000 	.word	0x40080000

08010b80 <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 8010b80:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8010b84:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8010b86:	f7f9 fb9f 	bl	800a2c8 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8010b8a:	2803      	cmp	r0, #3
 8010b8c:	d802      	bhi.n	8010b94 <USBD_LL_Start+0x14>
 8010b8e:	4b02      	ldr	r3, [pc, #8]	; (8010b98 <USBD_LL_Start+0x18>)
 8010b90:	5c18      	ldrb	r0, [r3, r0]
}
 8010b92:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 8010b94:	2003      	movs	r0, #3
}
 8010b96:	bd08      	pop	{r3, pc}
 8010b98:	0801e028 	.word	0x0801e028

08010b9c <USBD_LL_OpenEP>:
{
 8010b9c:	4694      	mov	ip, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010b9e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8010ba2:	461a      	mov	r2, r3
 8010ba4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010ba6:	4663      	mov	r3, ip
 8010ba8:	f7fa f96c 	bl	800ae84 <HAL_PCD_EP_Open>
  switch (hal_status)
 8010bac:	2803      	cmp	r0, #3
 8010bae:	d802      	bhi.n	8010bb6 <USBD_LL_OpenEP+0x1a>
 8010bb0:	4b02      	ldr	r3, [pc, #8]	; (8010bbc <USBD_LL_OpenEP+0x20>)
 8010bb2:	5c18      	ldrb	r0, [r3, r0]
}
 8010bb4:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010bb6:	2003      	movs	r0, #3
}
 8010bb8:	bd08      	pop	{r3, pc}
 8010bba:	bf00      	nop
 8010bbc:	0801e028 	.word	0x0801e028

08010bc0 <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010bc0:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8010bc4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010bc6:	f7fa f99b 	bl	800af00 <HAL_PCD_EP_Close>
  switch (hal_status)
 8010bca:	2803      	cmp	r0, #3
 8010bcc:	d802      	bhi.n	8010bd4 <USBD_LL_CloseEP+0x14>
 8010bce:	4b02      	ldr	r3, [pc, #8]	; (8010bd8 <USBD_LL_CloseEP+0x18>)
 8010bd0:	5c18      	ldrb	r0, [r3, r0]
}
 8010bd2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010bd4:	2003      	movs	r0, #3
}
 8010bd6:	bd08      	pop	{r3, pc}
 8010bd8:	0801e028 	.word	0x0801e028

08010bdc <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010bdc:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8010be0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010be2:	f7fa fa11 	bl	800b008 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 8010be6:	2803      	cmp	r0, #3
 8010be8:	d802      	bhi.n	8010bf0 <USBD_LL_StallEP+0x14>
 8010bea:	4b02      	ldr	r3, [pc, #8]	; (8010bf4 <USBD_LL_StallEP+0x18>)
 8010bec:	5c18      	ldrb	r0, [r3, r0]
}
 8010bee:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010bf0:	2003      	movs	r0, #3
}
 8010bf2:	bd08      	pop	{r3, pc}
 8010bf4:	0801e028 	.word	0x0801e028

08010bf8 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010bf8:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8010bfc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010bfe:	f7fa fa47 	bl	800b090 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 8010c02:	2803      	cmp	r0, #3
 8010c04:	d802      	bhi.n	8010c0c <USBD_LL_ClearStallEP+0x14>
 8010c06:	4b02      	ldr	r3, [pc, #8]	; (8010c10 <USBD_LL_ClearStallEP+0x18>)
 8010c08:	5c18      	ldrb	r0, [r3, r0]
}
 8010c0a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010c0c:	2003      	movs	r0, #3
}
 8010c0e:	bd08      	pop	{r3, pc}
 8010c10:	0801e028 	.word	0x0801e028

08010c14 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 8010c14:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010c16:	f8d0 32c8 	ldr.w	r3, [r0, #712]	; 0x2c8
  if((ep_addr & 0x80) == 0x80)
 8010c1a:	d406      	bmi.n	8010c2a <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010c1c:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8010c20:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8010c24:	f893 027e 	ldrb.w	r0, [r3, #638]	; 0x27e
}
 8010c28:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010c2a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8010c2e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8010c32:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8010c36:	f893 003e 	ldrb.w	r0, [r3, #62]	; 0x3e
 8010c3a:	4770      	bx	lr

08010c3c <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010c3c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8010c40:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010c42:	f7fa f909 	bl	800ae58 <HAL_PCD_SetAddress>
  switch (hal_status)
 8010c46:	2803      	cmp	r0, #3
 8010c48:	d802      	bhi.n	8010c50 <USBD_LL_SetUSBAddress+0x14>
 8010c4a:	4b02      	ldr	r3, [pc, #8]	; (8010c54 <USBD_LL_SetUSBAddress+0x18>)
 8010c4c:	5c18      	ldrb	r0, [r3, r0]
}
 8010c4e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010c50:	2003      	movs	r0, #3
}
 8010c52:	bd08      	pop	{r3, pc}
 8010c54:	0801e028 	.word	0x0801e028

08010c58 <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010c58:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8010c5c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010c5e:	f7fa f9b1 	bl	800afc4 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 8010c62:	2803      	cmp	r0, #3
 8010c64:	d802      	bhi.n	8010c6c <USBD_LL_Transmit+0x14>
 8010c66:	4b02      	ldr	r3, [pc, #8]	; (8010c70 <USBD_LL_Transmit+0x18>)
 8010c68:	5c18      	ldrb	r0, [r3, r0]
}
 8010c6a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010c6c:	2003      	movs	r0, #3
}
 8010c6e:	bd08      	pop	{r3, pc}
 8010c70:	0801e028 	.word	0x0801e028

08010c74 <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010c74:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8010c78:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010c7a:	f7fa f977 	bl	800af6c <HAL_PCD_EP_Receive>
  switch (hal_status)
 8010c7e:	2803      	cmp	r0, #3
 8010c80:	d802      	bhi.n	8010c88 <USBD_LL_PrepareReceive+0x14>
 8010c82:	4b02      	ldr	r3, [pc, #8]	; (8010c8c <USBD_LL_PrepareReceive+0x18>)
 8010c84:	5c18      	ldrb	r0, [r3, r0]
}
 8010c86:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010c88:	2003      	movs	r0, #3
}
 8010c8a:	bd08      	pop	{r3, pc}
 8010c8c:	0801e028 	.word	0x0801e028

08010c90 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010c90:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
 8010c94:	f7fa b98c 	b.w	800afb0 <HAL_PCD_EP_GetRxCount>

08010c98 <USBD_static_malloc>:
}
 8010c98:	4800      	ldr	r0, [pc, #0]	; (8010c9c <USBD_static_malloc+0x4>)
 8010c9a:	4770      	bx	lr
 8010c9c:	2400d3d4 	.word	0x2400d3d4

08010ca0 <USBD_static_free>:
}
 8010ca0:	4770      	bx	lr
 8010ca2:	bf00      	nop

08010ca4 <atoi>:
 8010ca4:	220a      	movs	r2, #10
 8010ca6:	2100      	movs	r1, #0
 8010ca8:	f000 b8ee 	b.w	8010e88 <strtol>

08010cac <srand>:
 8010cac:	b538      	push	{r3, r4, r5, lr}
 8010cae:	4b10      	ldr	r3, [pc, #64]	; (8010cf0 <srand+0x44>)
 8010cb0:	681d      	ldr	r5, [r3, #0]
 8010cb2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8010cb4:	4604      	mov	r4, r0
 8010cb6:	b9b3      	cbnz	r3, 8010ce6 <srand+0x3a>
 8010cb8:	2018      	movs	r0, #24
 8010cba:	f001 fdb1 	bl	8012820 <malloc>
 8010cbe:	4602      	mov	r2, r0
 8010cc0:	6328      	str	r0, [r5, #48]	; 0x30
 8010cc2:	b920      	cbnz	r0, 8010cce <srand+0x22>
 8010cc4:	4b0b      	ldr	r3, [pc, #44]	; (8010cf4 <srand+0x48>)
 8010cc6:	480c      	ldr	r0, [pc, #48]	; (8010cf8 <srand+0x4c>)
 8010cc8:	2146      	movs	r1, #70	; 0x46
 8010cca:	f000 ff4b 	bl	8011b64 <__assert_func>
 8010cce:	490b      	ldr	r1, [pc, #44]	; (8010cfc <srand+0x50>)
 8010cd0:	4b0b      	ldr	r3, [pc, #44]	; (8010d00 <srand+0x54>)
 8010cd2:	e9c0 1300 	strd	r1, r3, [r0]
 8010cd6:	4b0b      	ldr	r3, [pc, #44]	; (8010d04 <srand+0x58>)
 8010cd8:	6083      	str	r3, [r0, #8]
 8010cda:	230b      	movs	r3, #11
 8010cdc:	8183      	strh	r3, [r0, #12]
 8010cde:	2100      	movs	r1, #0
 8010ce0:	2001      	movs	r0, #1
 8010ce2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8010ce6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8010ce8:	2200      	movs	r2, #0
 8010cea:	611c      	str	r4, [r3, #16]
 8010cec:	615a      	str	r2, [r3, #20]
 8010cee:	bd38      	pop	{r3, r4, r5, pc}
 8010cf0:	24000470 	.word	0x24000470
 8010cf4:	0801e02c 	.word	0x0801e02c
 8010cf8:	0801e043 	.word	0x0801e043
 8010cfc:	abcd330e 	.word	0xabcd330e
 8010d00:	e66d1234 	.word	0xe66d1234
 8010d04:	0005deec 	.word	0x0005deec

08010d08 <rand>:
 8010d08:	4b16      	ldr	r3, [pc, #88]	; (8010d64 <rand+0x5c>)
 8010d0a:	b510      	push	{r4, lr}
 8010d0c:	681c      	ldr	r4, [r3, #0]
 8010d0e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8010d10:	b9b3      	cbnz	r3, 8010d40 <rand+0x38>
 8010d12:	2018      	movs	r0, #24
 8010d14:	f001 fd84 	bl	8012820 <malloc>
 8010d18:	4602      	mov	r2, r0
 8010d1a:	6320      	str	r0, [r4, #48]	; 0x30
 8010d1c:	b920      	cbnz	r0, 8010d28 <rand+0x20>
 8010d1e:	4b12      	ldr	r3, [pc, #72]	; (8010d68 <rand+0x60>)
 8010d20:	4812      	ldr	r0, [pc, #72]	; (8010d6c <rand+0x64>)
 8010d22:	2152      	movs	r1, #82	; 0x52
 8010d24:	f000 ff1e 	bl	8011b64 <__assert_func>
 8010d28:	4911      	ldr	r1, [pc, #68]	; (8010d70 <rand+0x68>)
 8010d2a:	4b12      	ldr	r3, [pc, #72]	; (8010d74 <rand+0x6c>)
 8010d2c:	e9c0 1300 	strd	r1, r3, [r0]
 8010d30:	4b11      	ldr	r3, [pc, #68]	; (8010d78 <rand+0x70>)
 8010d32:	6083      	str	r3, [r0, #8]
 8010d34:	230b      	movs	r3, #11
 8010d36:	8183      	strh	r3, [r0, #12]
 8010d38:	2100      	movs	r1, #0
 8010d3a:	2001      	movs	r0, #1
 8010d3c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8010d40:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8010d42:	480e      	ldr	r0, [pc, #56]	; (8010d7c <rand+0x74>)
 8010d44:	690b      	ldr	r3, [r1, #16]
 8010d46:	694c      	ldr	r4, [r1, #20]
 8010d48:	4a0d      	ldr	r2, [pc, #52]	; (8010d80 <rand+0x78>)
 8010d4a:	4358      	muls	r0, r3
 8010d4c:	fb02 0004 	mla	r0, r2, r4, r0
 8010d50:	fba3 3202 	umull	r3, r2, r3, r2
 8010d54:	3301      	adds	r3, #1
 8010d56:	eb40 0002 	adc.w	r0, r0, r2
 8010d5a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8010d5e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8010d62:	bd10      	pop	{r4, pc}
 8010d64:	24000470 	.word	0x24000470
 8010d68:	0801e02c 	.word	0x0801e02c
 8010d6c:	0801e043 	.word	0x0801e043
 8010d70:	abcd330e 	.word	0xabcd330e
 8010d74:	e66d1234 	.word	0xe66d1234
 8010d78:	0005deec 	.word	0x0005deec
 8010d7c:	5851f42d 	.word	0x5851f42d
 8010d80:	4c957f2d 	.word	0x4c957f2d

08010d84 <_strtol_l.constprop.0>:
 8010d84:	2b01      	cmp	r3, #1
 8010d86:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d8a:	d001      	beq.n	8010d90 <_strtol_l.constprop.0+0xc>
 8010d8c:	2b24      	cmp	r3, #36	; 0x24
 8010d8e:	d906      	bls.n	8010d9e <_strtol_l.constprop.0+0x1a>
 8010d90:	f000 fea4 	bl	8011adc <__errno>
 8010d94:	2316      	movs	r3, #22
 8010d96:	6003      	str	r3, [r0, #0]
 8010d98:	2000      	movs	r0, #0
 8010d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d9e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8010e84 <_strtol_l.constprop.0+0x100>
 8010da2:	460d      	mov	r5, r1
 8010da4:	462e      	mov	r6, r5
 8010da6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010daa:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8010dae:	f017 0708 	ands.w	r7, r7, #8
 8010db2:	d1f7      	bne.n	8010da4 <_strtol_l.constprop.0+0x20>
 8010db4:	2c2d      	cmp	r4, #45	; 0x2d
 8010db6:	d132      	bne.n	8010e1e <_strtol_l.constprop.0+0x9a>
 8010db8:	782c      	ldrb	r4, [r5, #0]
 8010dba:	2701      	movs	r7, #1
 8010dbc:	1cb5      	adds	r5, r6, #2
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	d05b      	beq.n	8010e7a <_strtol_l.constprop.0+0xf6>
 8010dc2:	2b10      	cmp	r3, #16
 8010dc4:	d109      	bne.n	8010dda <_strtol_l.constprop.0+0x56>
 8010dc6:	2c30      	cmp	r4, #48	; 0x30
 8010dc8:	d107      	bne.n	8010dda <_strtol_l.constprop.0+0x56>
 8010dca:	782c      	ldrb	r4, [r5, #0]
 8010dcc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8010dd0:	2c58      	cmp	r4, #88	; 0x58
 8010dd2:	d14d      	bne.n	8010e70 <_strtol_l.constprop.0+0xec>
 8010dd4:	786c      	ldrb	r4, [r5, #1]
 8010dd6:	2310      	movs	r3, #16
 8010dd8:	3502      	adds	r5, #2
 8010dda:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8010dde:	f108 38ff 	add.w	r8, r8, #4294967295
 8010de2:	f04f 0e00 	mov.w	lr, #0
 8010de6:	fbb8 f9f3 	udiv	r9, r8, r3
 8010dea:	4676      	mov	r6, lr
 8010dec:	fb03 8a19 	mls	sl, r3, r9, r8
 8010df0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8010df4:	f1bc 0f09 	cmp.w	ip, #9
 8010df8:	d816      	bhi.n	8010e28 <_strtol_l.constprop.0+0xa4>
 8010dfa:	4664      	mov	r4, ip
 8010dfc:	42a3      	cmp	r3, r4
 8010dfe:	dd24      	ble.n	8010e4a <_strtol_l.constprop.0+0xc6>
 8010e00:	f1be 3fff 	cmp.w	lr, #4294967295
 8010e04:	d008      	beq.n	8010e18 <_strtol_l.constprop.0+0x94>
 8010e06:	45b1      	cmp	r9, r6
 8010e08:	d31c      	bcc.n	8010e44 <_strtol_l.constprop.0+0xc0>
 8010e0a:	d101      	bne.n	8010e10 <_strtol_l.constprop.0+0x8c>
 8010e0c:	45a2      	cmp	sl, r4
 8010e0e:	db19      	blt.n	8010e44 <_strtol_l.constprop.0+0xc0>
 8010e10:	fb06 4603 	mla	r6, r6, r3, r4
 8010e14:	f04f 0e01 	mov.w	lr, #1
 8010e18:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010e1c:	e7e8      	b.n	8010df0 <_strtol_l.constprop.0+0x6c>
 8010e1e:	2c2b      	cmp	r4, #43	; 0x2b
 8010e20:	bf04      	itt	eq
 8010e22:	782c      	ldrbeq	r4, [r5, #0]
 8010e24:	1cb5      	addeq	r5, r6, #2
 8010e26:	e7ca      	b.n	8010dbe <_strtol_l.constprop.0+0x3a>
 8010e28:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8010e2c:	f1bc 0f19 	cmp.w	ip, #25
 8010e30:	d801      	bhi.n	8010e36 <_strtol_l.constprop.0+0xb2>
 8010e32:	3c37      	subs	r4, #55	; 0x37
 8010e34:	e7e2      	b.n	8010dfc <_strtol_l.constprop.0+0x78>
 8010e36:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8010e3a:	f1bc 0f19 	cmp.w	ip, #25
 8010e3e:	d804      	bhi.n	8010e4a <_strtol_l.constprop.0+0xc6>
 8010e40:	3c57      	subs	r4, #87	; 0x57
 8010e42:	e7db      	b.n	8010dfc <_strtol_l.constprop.0+0x78>
 8010e44:	f04f 3eff 	mov.w	lr, #4294967295
 8010e48:	e7e6      	b.n	8010e18 <_strtol_l.constprop.0+0x94>
 8010e4a:	f1be 3fff 	cmp.w	lr, #4294967295
 8010e4e:	d105      	bne.n	8010e5c <_strtol_l.constprop.0+0xd8>
 8010e50:	2322      	movs	r3, #34	; 0x22
 8010e52:	6003      	str	r3, [r0, #0]
 8010e54:	4646      	mov	r6, r8
 8010e56:	b942      	cbnz	r2, 8010e6a <_strtol_l.constprop.0+0xe6>
 8010e58:	4630      	mov	r0, r6
 8010e5a:	e79e      	b.n	8010d9a <_strtol_l.constprop.0+0x16>
 8010e5c:	b107      	cbz	r7, 8010e60 <_strtol_l.constprop.0+0xdc>
 8010e5e:	4276      	negs	r6, r6
 8010e60:	2a00      	cmp	r2, #0
 8010e62:	d0f9      	beq.n	8010e58 <_strtol_l.constprop.0+0xd4>
 8010e64:	f1be 0f00 	cmp.w	lr, #0
 8010e68:	d000      	beq.n	8010e6c <_strtol_l.constprop.0+0xe8>
 8010e6a:	1e69      	subs	r1, r5, #1
 8010e6c:	6011      	str	r1, [r2, #0]
 8010e6e:	e7f3      	b.n	8010e58 <_strtol_l.constprop.0+0xd4>
 8010e70:	2430      	movs	r4, #48	; 0x30
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d1b1      	bne.n	8010dda <_strtol_l.constprop.0+0x56>
 8010e76:	2308      	movs	r3, #8
 8010e78:	e7af      	b.n	8010dda <_strtol_l.constprop.0+0x56>
 8010e7a:	2c30      	cmp	r4, #48	; 0x30
 8010e7c:	d0a5      	beq.n	8010dca <_strtol_l.constprop.0+0x46>
 8010e7e:	230a      	movs	r3, #10
 8010e80:	e7ab      	b.n	8010dda <_strtol_l.constprop.0+0x56>
 8010e82:	bf00      	nop
 8010e84:	0801e09c 	.word	0x0801e09c

08010e88 <strtol>:
 8010e88:	4613      	mov	r3, r2
 8010e8a:	460a      	mov	r2, r1
 8010e8c:	4601      	mov	r1, r0
 8010e8e:	4802      	ldr	r0, [pc, #8]	; (8010e98 <strtol+0x10>)
 8010e90:	6800      	ldr	r0, [r0, #0]
 8010e92:	f7ff bf77 	b.w	8010d84 <_strtol_l.constprop.0>
 8010e96:	bf00      	nop
 8010e98:	24000470 	.word	0x24000470

08010e9c <__cvt>:
 8010e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e9e:	ed2d 8b02 	vpush	{d8}
 8010ea2:	eeb0 8b40 	vmov.f64	d8, d0
 8010ea6:	b085      	sub	sp, #20
 8010ea8:	4617      	mov	r7, r2
 8010eaa:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010eac:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8010eae:	ee18 2a90 	vmov	r2, s17
 8010eb2:	f025 0520 	bic.w	r5, r5, #32
 8010eb6:	2a00      	cmp	r2, #0
 8010eb8:	bfb6      	itet	lt
 8010eba:	222d      	movlt	r2, #45	; 0x2d
 8010ebc:	2200      	movge	r2, #0
 8010ebe:	eeb1 8b40 	vneglt.f64	d8, d0
 8010ec2:	2d46      	cmp	r5, #70	; 0x46
 8010ec4:	460c      	mov	r4, r1
 8010ec6:	701a      	strb	r2, [r3, #0]
 8010ec8:	d004      	beq.n	8010ed4 <__cvt+0x38>
 8010eca:	2d45      	cmp	r5, #69	; 0x45
 8010ecc:	d100      	bne.n	8010ed0 <__cvt+0x34>
 8010ece:	3401      	adds	r4, #1
 8010ed0:	2102      	movs	r1, #2
 8010ed2:	e000      	b.n	8010ed6 <__cvt+0x3a>
 8010ed4:	2103      	movs	r1, #3
 8010ed6:	ab03      	add	r3, sp, #12
 8010ed8:	9301      	str	r3, [sp, #4]
 8010eda:	ab02      	add	r3, sp, #8
 8010edc:	9300      	str	r3, [sp, #0]
 8010ede:	4622      	mov	r2, r4
 8010ee0:	4633      	mov	r3, r6
 8010ee2:	eeb0 0b48 	vmov.f64	d0, d8
 8010ee6:	f000 fee3 	bl	8011cb0 <_dtoa_r>
 8010eea:	2d47      	cmp	r5, #71	; 0x47
 8010eec:	d101      	bne.n	8010ef2 <__cvt+0x56>
 8010eee:	07fb      	lsls	r3, r7, #31
 8010ef0:	d51a      	bpl.n	8010f28 <__cvt+0x8c>
 8010ef2:	2d46      	cmp	r5, #70	; 0x46
 8010ef4:	eb00 0204 	add.w	r2, r0, r4
 8010ef8:	d10c      	bne.n	8010f14 <__cvt+0x78>
 8010efa:	7803      	ldrb	r3, [r0, #0]
 8010efc:	2b30      	cmp	r3, #48	; 0x30
 8010efe:	d107      	bne.n	8010f10 <__cvt+0x74>
 8010f00:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f08:	bf1c      	itt	ne
 8010f0a:	f1c4 0401 	rsbne	r4, r4, #1
 8010f0e:	6034      	strne	r4, [r6, #0]
 8010f10:	6833      	ldr	r3, [r6, #0]
 8010f12:	441a      	add	r2, r3
 8010f14:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f1c:	bf08      	it	eq
 8010f1e:	9203      	streq	r2, [sp, #12]
 8010f20:	2130      	movs	r1, #48	; 0x30
 8010f22:	9b03      	ldr	r3, [sp, #12]
 8010f24:	4293      	cmp	r3, r2
 8010f26:	d307      	bcc.n	8010f38 <__cvt+0x9c>
 8010f28:	9b03      	ldr	r3, [sp, #12]
 8010f2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010f2c:	1a1b      	subs	r3, r3, r0
 8010f2e:	6013      	str	r3, [r2, #0]
 8010f30:	b005      	add	sp, #20
 8010f32:	ecbd 8b02 	vpop	{d8}
 8010f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f38:	1c5c      	adds	r4, r3, #1
 8010f3a:	9403      	str	r4, [sp, #12]
 8010f3c:	7019      	strb	r1, [r3, #0]
 8010f3e:	e7f0      	b.n	8010f22 <__cvt+0x86>

08010f40 <__exponent>:
 8010f40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010f42:	4603      	mov	r3, r0
 8010f44:	2900      	cmp	r1, #0
 8010f46:	bfb8      	it	lt
 8010f48:	4249      	neglt	r1, r1
 8010f4a:	f803 2b02 	strb.w	r2, [r3], #2
 8010f4e:	bfb4      	ite	lt
 8010f50:	222d      	movlt	r2, #45	; 0x2d
 8010f52:	222b      	movge	r2, #43	; 0x2b
 8010f54:	2909      	cmp	r1, #9
 8010f56:	7042      	strb	r2, [r0, #1]
 8010f58:	dd2a      	ble.n	8010fb0 <__exponent+0x70>
 8010f5a:	f10d 0207 	add.w	r2, sp, #7
 8010f5e:	4617      	mov	r7, r2
 8010f60:	260a      	movs	r6, #10
 8010f62:	4694      	mov	ip, r2
 8010f64:	fb91 f5f6 	sdiv	r5, r1, r6
 8010f68:	fb06 1415 	mls	r4, r6, r5, r1
 8010f6c:	3430      	adds	r4, #48	; 0x30
 8010f6e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8010f72:	460c      	mov	r4, r1
 8010f74:	2c63      	cmp	r4, #99	; 0x63
 8010f76:	f102 32ff 	add.w	r2, r2, #4294967295
 8010f7a:	4629      	mov	r1, r5
 8010f7c:	dcf1      	bgt.n	8010f62 <__exponent+0x22>
 8010f7e:	3130      	adds	r1, #48	; 0x30
 8010f80:	f1ac 0402 	sub.w	r4, ip, #2
 8010f84:	f802 1c01 	strb.w	r1, [r2, #-1]
 8010f88:	1c41      	adds	r1, r0, #1
 8010f8a:	4622      	mov	r2, r4
 8010f8c:	42ba      	cmp	r2, r7
 8010f8e:	d30a      	bcc.n	8010fa6 <__exponent+0x66>
 8010f90:	f10d 0209 	add.w	r2, sp, #9
 8010f94:	eba2 020c 	sub.w	r2, r2, ip
 8010f98:	42bc      	cmp	r4, r7
 8010f9a:	bf88      	it	hi
 8010f9c:	2200      	movhi	r2, #0
 8010f9e:	4413      	add	r3, r2
 8010fa0:	1a18      	subs	r0, r3, r0
 8010fa2:	b003      	add	sp, #12
 8010fa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010fa6:	f812 5b01 	ldrb.w	r5, [r2], #1
 8010faa:	f801 5f01 	strb.w	r5, [r1, #1]!
 8010fae:	e7ed      	b.n	8010f8c <__exponent+0x4c>
 8010fb0:	2330      	movs	r3, #48	; 0x30
 8010fb2:	3130      	adds	r1, #48	; 0x30
 8010fb4:	7083      	strb	r3, [r0, #2]
 8010fb6:	70c1      	strb	r1, [r0, #3]
 8010fb8:	1d03      	adds	r3, r0, #4
 8010fba:	e7f1      	b.n	8010fa0 <__exponent+0x60>
 8010fbc:	0000      	movs	r0, r0
	...

08010fc0 <_printf_float>:
 8010fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fc4:	b08b      	sub	sp, #44	; 0x2c
 8010fc6:	460c      	mov	r4, r1
 8010fc8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8010fcc:	4616      	mov	r6, r2
 8010fce:	461f      	mov	r7, r3
 8010fd0:	4605      	mov	r5, r0
 8010fd2:	f000 fd39 	bl	8011a48 <_localeconv_r>
 8010fd6:	f8d0 b000 	ldr.w	fp, [r0]
 8010fda:	4658      	mov	r0, fp
 8010fdc:	f7ef fa30 	bl	8000440 <strlen>
 8010fe0:	2300      	movs	r3, #0
 8010fe2:	9308      	str	r3, [sp, #32]
 8010fe4:	f8d8 3000 	ldr.w	r3, [r8]
 8010fe8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8010fec:	6822      	ldr	r2, [r4, #0]
 8010fee:	3307      	adds	r3, #7
 8010ff0:	f023 0307 	bic.w	r3, r3, #7
 8010ff4:	f103 0108 	add.w	r1, r3, #8
 8010ff8:	f8c8 1000 	str.w	r1, [r8]
 8010ffc:	ed93 0b00 	vldr	d0, [r3]
 8011000:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8011260 <_printf_float+0x2a0>
 8011004:	eeb0 7bc0 	vabs.f64	d7, d0
 8011008:	eeb4 7b46 	vcmp.f64	d7, d6
 801100c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011010:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8011014:	4682      	mov	sl, r0
 8011016:	dd24      	ble.n	8011062 <_printf_float+0xa2>
 8011018:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801101c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011020:	d502      	bpl.n	8011028 <_printf_float+0x68>
 8011022:	232d      	movs	r3, #45	; 0x2d
 8011024:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011028:	498f      	ldr	r1, [pc, #572]	; (8011268 <_printf_float+0x2a8>)
 801102a:	4b90      	ldr	r3, [pc, #576]	; (801126c <_printf_float+0x2ac>)
 801102c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8011030:	bf94      	ite	ls
 8011032:	4688      	movls	r8, r1
 8011034:	4698      	movhi	r8, r3
 8011036:	2303      	movs	r3, #3
 8011038:	6123      	str	r3, [r4, #16]
 801103a:	f022 0204 	bic.w	r2, r2, #4
 801103e:	2300      	movs	r3, #0
 8011040:	6022      	str	r2, [r4, #0]
 8011042:	9304      	str	r3, [sp, #16]
 8011044:	9700      	str	r7, [sp, #0]
 8011046:	4633      	mov	r3, r6
 8011048:	aa09      	add	r2, sp, #36	; 0x24
 801104a:	4621      	mov	r1, r4
 801104c:	4628      	mov	r0, r5
 801104e:	f000 f9d1 	bl	80113f4 <_printf_common>
 8011052:	3001      	adds	r0, #1
 8011054:	f040 808a 	bne.w	801116c <_printf_float+0x1ac>
 8011058:	f04f 30ff 	mov.w	r0, #4294967295
 801105c:	b00b      	add	sp, #44	; 0x2c
 801105e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011062:	eeb4 0b40 	vcmp.f64	d0, d0
 8011066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801106a:	d709      	bvc.n	8011080 <_printf_float+0xc0>
 801106c:	ee10 3a90 	vmov	r3, s1
 8011070:	2b00      	cmp	r3, #0
 8011072:	bfbc      	itt	lt
 8011074:	232d      	movlt	r3, #45	; 0x2d
 8011076:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801107a:	497d      	ldr	r1, [pc, #500]	; (8011270 <_printf_float+0x2b0>)
 801107c:	4b7d      	ldr	r3, [pc, #500]	; (8011274 <_printf_float+0x2b4>)
 801107e:	e7d5      	b.n	801102c <_printf_float+0x6c>
 8011080:	6863      	ldr	r3, [r4, #4]
 8011082:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8011086:	9104      	str	r1, [sp, #16]
 8011088:	1c59      	adds	r1, r3, #1
 801108a:	d13c      	bne.n	8011106 <_printf_float+0x146>
 801108c:	2306      	movs	r3, #6
 801108e:	6063      	str	r3, [r4, #4]
 8011090:	2300      	movs	r3, #0
 8011092:	9303      	str	r3, [sp, #12]
 8011094:	ab08      	add	r3, sp, #32
 8011096:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801109a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801109e:	ab07      	add	r3, sp, #28
 80110a0:	6861      	ldr	r1, [r4, #4]
 80110a2:	9300      	str	r3, [sp, #0]
 80110a4:	6022      	str	r2, [r4, #0]
 80110a6:	f10d 031b 	add.w	r3, sp, #27
 80110aa:	4628      	mov	r0, r5
 80110ac:	f7ff fef6 	bl	8010e9c <__cvt>
 80110b0:	9b04      	ldr	r3, [sp, #16]
 80110b2:	9907      	ldr	r1, [sp, #28]
 80110b4:	2b47      	cmp	r3, #71	; 0x47
 80110b6:	4680      	mov	r8, r0
 80110b8:	d108      	bne.n	80110cc <_printf_float+0x10c>
 80110ba:	1cc8      	adds	r0, r1, #3
 80110bc:	db02      	blt.n	80110c4 <_printf_float+0x104>
 80110be:	6863      	ldr	r3, [r4, #4]
 80110c0:	4299      	cmp	r1, r3
 80110c2:	dd41      	ble.n	8011148 <_printf_float+0x188>
 80110c4:	f1a9 0902 	sub.w	r9, r9, #2
 80110c8:	fa5f f989 	uxtb.w	r9, r9
 80110cc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80110d0:	d820      	bhi.n	8011114 <_printf_float+0x154>
 80110d2:	3901      	subs	r1, #1
 80110d4:	464a      	mov	r2, r9
 80110d6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80110da:	9107      	str	r1, [sp, #28]
 80110dc:	f7ff ff30 	bl	8010f40 <__exponent>
 80110e0:	9a08      	ldr	r2, [sp, #32]
 80110e2:	9004      	str	r0, [sp, #16]
 80110e4:	1813      	adds	r3, r2, r0
 80110e6:	2a01      	cmp	r2, #1
 80110e8:	6123      	str	r3, [r4, #16]
 80110ea:	dc02      	bgt.n	80110f2 <_printf_float+0x132>
 80110ec:	6822      	ldr	r2, [r4, #0]
 80110ee:	07d2      	lsls	r2, r2, #31
 80110f0:	d501      	bpl.n	80110f6 <_printf_float+0x136>
 80110f2:	3301      	adds	r3, #1
 80110f4:	6123      	str	r3, [r4, #16]
 80110f6:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80110fa:	2b00      	cmp	r3, #0
 80110fc:	d0a2      	beq.n	8011044 <_printf_float+0x84>
 80110fe:	232d      	movs	r3, #45	; 0x2d
 8011100:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011104:	e79e      	b.n	8011044 <_printf_float+0x84>
 8011106:	9904      	ldr	r1, [sp, #16]
 8011108:	2947      	cmp	r1, #71	; 0x47
 801110a:	d1c1      	bne.n	8011090 <_printf_float+0xd0>
 801110c:	2b00      	cmp	r3, #0
 801110e:	d1bf      	bne.n	8011090 <_printf_float+0xd0>
 8011110:	2301      	movs	r3, #1
 8011112:	e7bc      	b.n	801108e <_printf_float+0xce>
 8011114:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8011118:	d118      	bne.n	801114c <_printf_float+0x18c>
 801111a:	2900      	cmp	r1, #0
 801111c:	6863      	ldr	r3, [r4, #4]
 801111e:	dd0b      	ble.n	8011138 <_printf_float+0x178>
 8011120:	6121      	str	r1, [r4, #16]
 8011122:	b913      	cbnz	r3, 801112a <_printf_float+0x16a>
 8011124:	6822      	ldr	r2, [r4, #0]
 8011126:	07d0      	lsls	r0, r2, #31
 8011128:	d502      	bpl.n	8011130 <_printf_float+0x170>
 801112a:	3301      	adds	r3, #1
 801112c:	440b      	add	r3, r1
 801112e:	6123      	str	r3, [r4, #16]
 8011130:	2300      	movs	r3, #0
 8011132:	65a1      	str	r1, [r4, #88]	; 0x58
 8011134:	9304      	str	r3, [sp, #16]
 8011136:	e7de      	b.n	80110f6 <_printf_float+0x136>
 8011138:	b913      	cbnz	r3, 8011140 <_printf_float+0x180>
 801113a:	6822      	ldr	r2, [r4, #0]
 801113c:	07d2      	lsls	r2, r2, #31
 801113e:	d501      	bpl.n	8011144 <_printf_float+0x184>
 8011140:	3302      	adds	r3, #2
 8011142:	e7f4      	b.n	801112e <_printf_float+0x16e>
 8011144:	2301      	movs	r3, #1
 8011146:	e7f2      	b.n	801112e <_printf_float+0x16e>
 8011148:	f04f 0967 	mov.w	r9, #103	; 0x67
 801114c:	9b08      	ldr	r3, [sp, #32]
 801114e:	4299      	cmp	r1, r3
 8011150:	db05      	blt.n	801115e <_printf_float+0x19e>
 8011152:	6823      	ldr	r3, [r4, #0]
 8011154:	6121      	str	r1, [r4, #16]
 8011156:	07d8      	lsls	r0, r3, #31
 8011158:	d5ea      	bpl.n	8011130 <_printf_float+0x170>
 801115a:	1c4b      	adds	r3, r1, #1
 801115c:	e7e7      	b.n	801112e <_printf_float+0x16e>
 801115e:	2900      	cmp	r1, #0
 8011160:	bfd4      	ite	le
 8011162:	f1c1 0202 	rsble	r2, r1, #2
 8011166:	2201      	movgt	r2, #1
 8011168:	4413      	add	r3, r2
 801116a:	e7e0      	b.n	801112e <_printf_float+0x16e>
 801116c:	6823      	ldr	r3, [r4, #0]
 801116e:	055a      	lsls	r2, r3, #21
 8011170:	d407      	bmi.n	8011182 <_printf_float+0x1c2>
 8011172:	6923      	ldr	r3, [r4, #16]
 8011174:	4642      	mov	r2, r8
 8011176:	4631      	mov	r1, r6
 8011178:	4628      	mov	r0, r5
 801117a:	47b8      	blx	r7
 801117c:	3001      	adds	r0, #1
 801117e:	d12a      	bne.n	80111d6 <_printf_float+0x216>
 8011180:	e76a      	b.n	8011058 <_printf_float+0x98>
 8011182:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8011186:	f240 80e0 	bls.w	801134a <_printf_float+0x38a>
 801118a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801118e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011196:	d133      	bne.n	8011200 <_printf_float+0x240>
 8011198:	4a37      	ldr	r2, [pc, #220]	; (8011278 <_printf_float+0x2b8>)
 801119a:	2301      	movs	r3, #1
 801119c:	4631      	mov	r1, r6
 801119e:	4628      	mov	r0, r5
 80111a0:	47b8      	blx	r7
 80111a2:	3001      	adds	r0, #1
 80111a4:	f43f af58 	beq.w	8011058 <_printf_float+0x98>
 80111a8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80111ac:	429a      	cmp	r2, r3
 80111ae:	db02      	blt.n	80111b6 <_printf_float+0x1f6>
 80111b0:	6823      	ldr	r3, [r4, #0]
 80111b2:	07d8      	lsls	r0, r3, #31
 80111b4:	d50f      	bpl.n	80111d6 <_printf_float+0x216>
 80111b6:	4653      	mov	r3, sl
 80111b8:	465a      	mov	r2, fp
 80111ba:	4631      	mov	r1, r6
 80111bc:	4628      	mov	r0, r5
 80111be:	47b8      	blx	r7
 80111c0:	3001      	adds	r0, #1
 80111c2:	f43f af49 	beq.w	8011058 <_printf_float+0x98>
 80111c6:	f04f 0800 	mov.w	r8, #0
 80111ca:	f104 091a 	add.w	r9, r4, #26
 80111ce:	9b08      	ldr	r3, [sp, #32]
 80111d0:	3b01      	subs	r3, #1
 80111d2:	4543      	cmp	r3, r8
 80111d4:	dc09      	bgt.n	80111ea <_printf_float+0x22a>
 80111d6:	6823      	ldr	r3, [r4, #0]
 80111d8:	079b      	lsls	r3, r3, #30
 80111da:	f100 8106 	bmi.w	80113ea <_printf_float+0x42a>
 80111de:	68e0      	ldr	r0, [r4, #12]
 80111e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80111e2:	4298      	cmp	r0, r3
 80111e4:	bfb8      	it	lt
 80111e6:	4618      	movlt	r0, r3
 80111e8:	e738      	b.n	801105c <_printf_float+0x9c>
 80111ea:	2301      	movs	r3, #1
 80111ec:	464a      	mov	r2, r9
 80111ee:	4631      	mov	r1, r6
 80111f0:	4628      	mov	r0, r5
 80111f2:	47b8      	blx	r7
 80111f4:	3001      	adds	r0, #1
 80111f6:	f43f af2f 	beq.w	8011058 <_printf_float+0x98>
 80111fa:	f108 0801 	add.w	r8, r8, #1
 80111fe:	e7e6      	b.n	80111ce <_printf_float+0x20e>
 8011200:	9b07      	ldr	r3, [sp, #28]
 8011202:	2b00      	cmp	r3, #0
 8011204:	dc3a      	bgt.n	801127c <_printf_float+0x2bc>
 8011206:	4a1c      	ldr	r2, [pc, #112]	; (8011278 <_printf_float+0x2b8>)
 8011208:	2301      	movs	r3, #1
 801120a:	4631      	mov	r1, r6
 801120c:	4628      	mov	r0, r5
 801120e:	47b8      	blx	r7
 8011210:	3001      	adds	r0, #1
 8011212:	f43f af21 	beq.w	8011058 <_printf_float+0x98>
 8011216:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801121a:	4313      	orrs	r3, r2
 801121c:	d102      	bne.n	8011224 <_printf_float+0x264>
 801121e:	6823      	ldr	r3, [r4, #0]
 8011220:	07d9      	lsls	r1, r3, #31
 8011222:	d5d8      	bpl.n	80111d6 <_printf_float+0x216>
 8011224:	4653      	mov	r3, sl
 8011226:	465a      	mov	r2, fp
 8011228:	4631      	mov	r1, r6
 801122a:	4628      	mov	r0, r5
 801122c:	47b8      	blx	r7
 801122e:	3001      	adds	r0, #1
 8011230:	f43f af12 	beq.w	8011058 <_printf_float+0x98>
 8011234:	f04f 0900 	mov.w	r9, #0
 8011238:	f104 0a1a 	add.w	sl, r4, #26
 801123c:	9b07      	ldr	r3, [sp, #28]
 801123e:	425b      	negs	r3, r3
 8011240:	454b      	cmp	r3, r9
 8011242:	dc01      	bgt.n	8011248 <_printf_float+0x288>
 8011244:	9b08      	ldr	r3, [sp, #32]
 8011246:	e795      	b.n	8011174 <_printf_float+0x1b4>
 8011248:	2301      	movs	r3, #1
 801124a:	4652      	mov	r2, sl
 801124c:	4631      	mov	r1, r6
 801124e:	4628      	mov	r0, r5
 8011250:	47b8      	blx	r7
 8011252:	3001      	adds	r0, #1
 8011254:	f43f af00 	beq.w	8011058 <_printf_float+0x98>
 8011258:	f109 0901 	add.w	r9, r9, #1
 801125c:	e7ee      	b.n	801123c <_printf_float+0x27c>
 801125e:	bf00      	nop
 8011260:	ffffffff 	.word	0xffffffff
 8011264:	7fefffff 	.word	0x7fefffff
 8011268:	0801e19c 	.word	0x0801e19c
 801126c:	0801e1a0 	.word	0x0801e1a0
 8011270:	0801e1a4 	.word	0x0801e1a4
 8011274:	0801e1a8 	.word	0x0801e1a8
 8011278:	0801e1ac 	.word	0x0801e1ac
 801127c:	9a08      	ldr	r2, [sp, #32]
 801127e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011280:	429a      	cmp	r2, r3
 8011282:	bfa8      	it	ge
 8011284:	461a      	movge	r2, r3
 8011286:	2a00      	cmp	r2, #0
 8011288:	4691      	mov	r9, r2
 801128a:	dc38      	bgt.n	80112fe <_printf_float+0x33e>
 801128c:	2300      	movs	r3, #0
 801128e:	9305      	str	r3, [sp, #20]
 8011290:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011294:	f104 021a 	add.w	r2, r4, #26
 8011298:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801129a:	9905      	ldr	r1, [sp, #20]
 801129c:	9304      	str	r3, [sp, #16]
 801129e:	eba3 0309 	sub.w	r3, r3, r9
 80112a2:	428b      	cmp	r3, r1
 80112a4:	dc33      	bgt.n	801130e <_printf_float+0x34e>
 80112a6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80112aa:	429a      	cmp	r2, r3
 80112ac:	db3c      	blt.n	8011328 <_printf_float+0x368>
 80112ae:	6823      	ldr	r3, [r4, #0]
 80112b0:	07da      	lsls	r2, r3, #31
 80112b2:	d439      	bmi.n	8011328 <_printf_float+0x368>
 80112b4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80112b8:	eba2 0903 	sub.w	r9, r2, r3
 80112bc:	9b04      	ldr	r3, [sp, #16]
 80112be:	1ad2      	subs	r2, r2, r3
 80112c0:	4591      	cmp	r9, r2
 80112c2:	bfa8      	it	ge
 80112c4:	4691      	movge	r9, r2
 80112c6:	f1b9 0f00 	cmp.w	r9, #0
 80112ca:	dc35      	bgt.n	8011338 <_printf_float+0x378>
 80112cc:	f04f 0800 	mov.w	r8, #0
 80112d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80112d4:	f104 0a1a 	add.w	sl, r4, #26
 80112d8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80112dc:	1a9b      	subs	r3, r3, r2
 80112de:	eba3 0309 	sub.w	r3, r3, r9
 80112e2:	4543      	cmp	r3, r8
 80112e4:	f77f af77 	ble.w	80111d6 <_printf_float+0x216>
 80112e8:	2301      	movs	r3, #1
 80112ea:	4652      	mov	r2, sl
 80112ec:	4631      	mov	r1, r6
 80112ee:	4628      	mov	r0, r5
 80112f0:	47b8      	blx	r7
 80112f2:	3001      	adds	r0, #1
 80112f4:	f43f aeb0 	beq.w	8011058 <_printf_float+0x98>
 80112f8:	f108 0801 	add.w	r8, r8, #1
 80112fc:	e7ec      	b.n	80112d8 <_printf_float+0x318>
 80112fe:	4613      	mov	r3, r2
 8011300:	4631      	mov	r1, r6
 8011302:	4642      	mov	r2, r8
 8011304:	4628      	mov	r0, r5
 8011306:	47b8      	blx	r7
 8011308:	3001      	adds	r0, #1
 801130a:	d1bf      	bne.n	801128c <_printf_float+0x2cc>
 801130c:	e6a4      	b.n	8011058 <_printf_float+0x98>
 801130e:	2301      	movs	r3, #1
 8011310:	4631      	mov	r1, r6
 8011312:	4628      	mov	r0, r5
 8011314:	9204      	str	r2, [sp, #16]
 8011316:	47b8      	blx	r7
 8011318:	3001      	adds	r0, #1
 801131a:	f43f ae9d 	beq.w	8011058 <_printf_float+0x98>
 801131e:	9b05      	ldr	r3, [sp, #20]
 8011320:	9a04      	ldr	r2, [sp, #16]
 8011322:	3301      	adds	r3, #1
 8011324:	9305      	str	r3, [sp, #20]
 8011326:	e7b7      	b.n	8011298 <_printf_float+0x2d8>
 8011328:	4653      	mov	r3, sl
 801132a:	465a      	mov	r2, fp
 801132c:	4631      	mov	r1, r6
 801132e:	4628      	mov	r0, r5
 8011330:	47b8      	blx	r7
 8011332:	3001      	adds	r0, #1
 8011334:	d1be      	bne.n	80112b4 <_printf_float+0x2f4>
 8011336:	e68f      	b.n	8011058 <_printf_float+0x98>
 8011338:	9a04      	ldr	r2, [sp, #16]
 801133a:	464b      	mov	r3, r9
 801133c:	4442      	add	r2, r8
 801133e:	4631      	mov	r1, r6
 8011340:	4628      	mov	r0, r5
 8011342:	47b8      	blx	r7
 8011344:	3001      	adds	r0, #1
 8011346:	d1c1      	bne.n	80112cc <_printf_float+0x30c>
 8011348:	e686      	b.n	8011058 <_printf_float+0x98>
 801134a:	9a08      	ldr	r2, [sp, #32]
 801134c:	2a01      	cmp	r2, #1
 801134e:	dc01      	bgt.n	8011354 <_printf_float+0x394>
 8011350:	07db      	lsls	r3, r3, #31
 8011352:	d537      	bpl.n	80113c4 <_printf_float+0x404>
 8011354:	2301      	movs	r3, #1
 8011356:	4642      	mov	r2, r8
 8011358:	4631      	mov	r1, r6
 801135a:	4628      	mov	r0, r5
 801135c:	47b8      	blx	r7
 801135e:	3001      	adds	r0, #1
 8011360:	f43f ae7a 	beq.w	8011058 <_printf_float+0x98>
 8011364:	4653      	mov	r3, sl
 8011366:	465a      	mov	r2, fp
 8011368:	4631      	mov	r1, r6
 801136a:	4628      	mov	r0, r5
 801136c:	47b8      	blx	r7
 801136e:	3001      	adds	r0, #1
 8011370:	f43f ae72 	beq.w	8011058 <_printf_float+0x98>
 8011374:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8011378:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801137c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011380:	9b08      	ldr	r3, [sp, #32]
 8011382:	d01a      	beq.n	80113ba <_printf_float+0x3fa>
 8011384:	3b01      	subs	r3, #1
 8011386:	f108 0201 	add.w	r2, r8, #1
 801138a:	4631      	mov	r1, r6
 801138c:	4628      	mov	r0, r5
 801138e:	47b8      	blx	r7
 8011390:	3001      	adds	r0, #1
 8011392:	d10e      	bne.n	80113b2 <_printf_float+0x3f2>
 8011394:	e660      	b.n	8011058 <_printf_float+0x98>
 8011396:	2301      	movs	r3, #1
 8011398:	464a      	mov	r2, r9
 801139a:	4631      	mov	r1, r6
 801139c:	4628      	mov	r0, r5
 801139e:	47b8      	blx	r7
 80113a0:	3001      	adds	r0, #1
 80113a2:	f43f ae59 	beq.w	8011058 <_printf_float+0x98>
 80113a6:	f108 0801 	add.w	r8, r8, #1
 80113aa:	9b08      	ldr	r3, [sp, #32]
 80113ac:	3b01      	subs	r3, #1
 80113ae:	4543      	cmp	r3, r8
 80113b0:	dcf1      	bgt.n	8011396 <_printf_float+0x3d6>
 80113b2:	9b04      	ldr	r3, [sp, #16]
 80113b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80113b8:	e6dd      	b.n	8011176 <_printf_float+0x1b6>
 80113ba:	f04f 0800 	mov.w	r8, #0
 80113be:	f104 091a 	add.w	r9, r4, #26
 80113c2:	e7f2      	b.n	80113aa <_printf_float+0x3ea>
 80113c4:	2301      	movs	r3, #1
 80113c6:	4642      	mov	r2, r8
 80113c8:	e7df      	b.n	801138a <_printf_float+0x3ca>
 80113ca:	2301      	movs	r3, #1
 80113cc:	464a      	mov	r2, r9
 80113ce:	4631      	mov	r1, r6
 80113d0:	4628      	mov	r0, r5
 80113d2:	47b8      	blx	r7
 80113d4:	3001      	adds	r0, #1
 80113d6:	f43f ae3f 	beq.w	8011058 <_printf_float+0x98>
 80113da:	f108 0801 	add.w	r8, r8, #1
 80113de:	68e3      	ldr	r3, [r4, #12]
 80113e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80113e2:	1a5b      	subs	r3, r3, r1
 80113e4:	4543      	cmp	r3, r8
 80113e6:	dcf0      	bgt.n	80113ca <_printf_float+0x40a>
 80113e8:	e6f9      	b.n	80111de <_printf_float+0x21e>
 80113ea:	f04f 0800 	mov.w	r8, #0
 80113ee:	f104 0919 	add.w	r9, r4, #25
 80113f2:	e7f4      	b.n	80113de <_printf_float+0x41e>

080113f4 <_printf_common>:
 80113f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80113f8:	4616      	mov	r6, r2
 80113fa:	4699      	mov	r9, r3
 80113fc:	688a      	ldr	r2, [r1, #8]
 80113fe:	690b      	ldr	r3, [r1, #16]
 8011400:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011404:	4293      	cmp	r3, r2
 8011406:	bfb8      	it	lt
 8011408:	4613      	movlt	r3, r2
 801140a:	6033      	str	r3, [r6, #0]
 801140c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011410:	4607      	mov	r7, r0
 8011412:	460c      	mov	r4, r1
 8011414:	b10a      	cbz	r2, 801141a <_printf_common+0x26>
 8011416:	3301      	adds	r3, #1
 8011418:	6033      	str	r3, [r6, #0]
 801141a:	6823      	ldr	r3, [r4, #0]
 801141c:	0699      	lsls	r1, r3, #26
 801141e:	bf42      	ittt	mi
 8011420:	6833      	ldrmi	r3, [r6, #0]
 8011422:	3302      	addmi	r3, #2
 8011424:	6033      	strmi	r3, [r6, #0]
 8011426:	6825      	ldr	r5, [r4, #0]
 8011428:	f015 0506 	ands.w	r5, r5, #6
 801142c:	d106      	bne.n	801143c <_printf_common+0x48>
 801142e:	f104 0a19 	add.w	sl, r4, #25
 8011432:	68e3      	ldr	r3, [r4, #12]
 8011434:	6832      	ldr	r2, [r6, #0]
 8011436:	1a9b      	subs	r3, r3, r2
 8011438:	42ab      	cmp	r3, r5
 801143a:	dc26      	bgt.n	801148a <_printf_common+0x96>
 801143c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011440:	1e13      	subs	r3, r2, #0
 8011442:	6822      	ldr	r2, [r4, #0]
 8011444:	bf18      	it	ne
 8011446:	2301      	movne	r3, #1
 8011448:	0692      	lsls	r2, r2, #26
 801144a:	d42b      	bmi.n	80114a4 <_printf_common+0xb0>
 801144c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011450:	4649      	mov	r1, r9
 8011452:	4638      	mov	r0, r7
 8011454:	47c0      	blx	r8
 8011456:	3001      	adds	r0, #1
 8011458:	d01e      	beq.n	8011498 <_printf_common+0xa4>
 801145a:	6823      	ldr	r3, [r4, #0]
 801145c:	6922      	ldr	r2, [r4, #16]
 801145e:	f003 0306 	and.w	r3, r3, #6
 8011462:	2b04      	cmp	r3, #4
 8011464:	bf02      	ittt	eq
 8011466:	68e5      	ldreq	r5, [r4, #12]
 8011468:	6833      	ldreq	r3, [r6, #0]
 801146a:	1aed      	subeq	r5, r5, r3
 801146c:	68a3      	ldr	r3, [r4, #8]
 801146e:	bf0c      	ite	eq
 8011470:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011474:	2500      	movne	r5, #0
 8011476:	4293      	cmp	r3, r2
 8011478:	bfc4      	itt	gt
 801147a:	1a9b      	subgt	r3, r3, r2
 801147c:	18ed      	addgt	r5, r5, r3
 801147e:	2600      	movs	r6, #0
 8011480:	341a      	adds	r4, #26
 8011482:	42b5      	cmp	r5, r6
 8011484:	d11a      	bne.n	80114bc <_printf_common+0xc8>
 8011486:	2000      	movs	r0, #0
 8011488:	e008      	b.n	801149c <_printf_common+0xa8>
 801148a:	2301      	movs	r3, #1
 801148c:	4652      	mov	r2, sl
 801148e:	4649      	mov	r1, r9
 8011490:	4638      	mov	r0, r7
 8011492:	47c0      	blx	r8
 8011494:	3001      	adds	r0, #1
 8011496:	d103      	bne.n	80114a0 <_printf_common+0xac>
 8011498:	f04f 30ff 	mov.w	r0, #4294967295
 801149c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114a0:	3501      	adds	r5, #1
 80114a2:	e7c6      	b.n	8011432 <_printf_common+0x3e>
 80114a4:	18e1      	adds	r1, r4, r3
 80114a6:	1c5a      	adds	r2, r3, #1
 80114a8:	2030      	movs	r0, #48	; 0x30
 80114aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80114ae:	4422      	add	r2, r4
 80114b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80114b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80114b8:	3302      	adds	r3, #2
 80114ba:	e7c7      	b.n	801144c <_printf_common+0x58>
 80114bc:	2301      	movs	r3, #1
 80114be:	4622      	mov	r2, r4
 80114c0:	4649      	mov	r1, r9
 80114c2:	4638      	mov	r0, r7
 80114c4:	47c0      	blx	r8
 80114c6:	3001      	adds	r0, #1
 80114c8:	d0e6      	beq.n	8011498 <_printf_common+0xa4>
 80114ca:	3601      	adds	r6, #1
 80114cc:	e7d9      	b.n	8011482 <_printf_common+0x8e>
	...

080114d0 <_printf_i>:
 80114d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80114d4:	7e0f      	ldrb	r7, [r1, #24]
 80114d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80114d8:	2f78      	cmp	r7, #120	; 0x78
 80114da:	4691      	mov	r9, r2
 80114dc:	4680      	mov	r8, r0
 80114de:	460c      	mov	r4, r1
 80114e0:	469a      	mov	sl, r3
 80114e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80114e6:	d807      	bhi.n	80114f8 <_printf_i+0x28>
 80114e8:	2f62      	cmp	r7, #98	; 0x62
 80114ea:	d80a      	bhi.n	8011502 <_printf_i+0x32>
 80114ec:	2f00      	cmp	r7, #0
 80114ee:	f000 80d4 	beq.w	801169a <_printf_i+0x1ca>
 80114f2:	2f58      	cmp	r7, #88	; 0x58
 80114f4:	f000 80c0 	beq.w	8011678 <_printf_i+0x1a8>
 80114f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80114fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011500:	e03a      	b.n	8011578 <_printf_i+0xa8>
 8011502:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011506:	2b15      	cmp	r3, #21
 8011508:	d8f6      	bhi.n	80114f8 <_printf_i+0x28>
 801150a:	a101      	add	r1, pc, #4	; (adr r1, 8011510 <_printf_i+0x40>)
 801150c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011510:	08011569 	.word	0x08011569
 8011514:	0801157d 	.word	0x0801157d
 8011518:	080114f9 	.word	0x080114f9
 801151c:	080114f9 	.word	0x080114f9
 8011520:	080114f9 	.word	0x080114f9
 8011524:	080114f9 	.word	0x080114f9
 8011528:	0801157d 	.word	0x0801157d
 801152c:	080114f9 	.word	0x080114f9
 8011530:	080114f9 	.word	0x080114f9
 8011534:	080114f9 	.word	0x080114f9
 8011538:	080114f9 	.word	0x080114f9
 801153c:	08011681 	.word	0x08011681
 8011540:	080115a9 	.word	0x080115a9
 8011544:	0801163b 	.word	0x0801163b
 8011548:	080114f9 	.word	0x080114f9
 801154c:	080114f9 	.word	0x080114f9
 8011550:	080116a3 	.word	0x080116a3
 8011554:	080114f9 	.word	0x080114f9
 8011558:	080115a9 	.word	0x080115a9
 801155c:	080114f9 	.word	0x080114f9
 8011560:	080114f9 	.word	0x080114f9
 8011564:	08011643 	.word	0x08011643
 8011568:	682b      	ldr	r3, [r5, #0]
 801156a:	1d1a      	adds	r2, r3, #4
 801156c:	681b      	ldr	r3, [r3, #0]
 801156e:	602a      	str	r2, [r5, #0]
 8011570:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011574:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011578:	2301      	movs	r3, #1
 801157a:	e09f      	b.n	80116bc <_printf_i+0x1ec>
 801157c:	6820      	ldr	r0, [r4, #0]
 801157e:	682b      	ldr	r3, [r5, #0]
 8011580:	0607      	lsls	r7, r0, #24
 8011582:	f103 0104 	add.w	r1, r3, #4
 8011586:	6029      	str	r1, [r5, #0]
 8011588:	d501      	bpl.n	801158e <_printf_i+0xbe>
 801158a:	681e      	ldr	r6, [r3, #0]
 801158c:	e003      	b.n	8011596 <_printf_i+0xc6>
 801158e:	0646      	lsls	r6, r0, #25
 8011590:	d5fb      	bpl.n	801158a <_printf_i+0xba>
 8011592:	f9b3 6000 	ldrsh.w	r6, [r3]
 8011596:	2e00      	cmp	r6, #0
 8011598:	da03      	bge.n	80115a2 <_printf_i+0xd2>
 801159a:	232d      	movs	r3, #45	; 0x2d
 801159c:	4276      	negs	r6, r6
 801159e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80115a2:	485a      	ldr	r0, [pc, #360]	; (801170c <_printf_i+0x23c>)
 80115a4:	230a      	movs	r3, #10
 80115a6:	e012      	b.n	80115ce <_printf_i+0xfe>
 80115a8:	682b      	ldr	r3, [r5, #0]
 80115aa:	6820      	ldr	r0, [r4, #0]
 80115ac:	1d19      	adds	r1, r3, #4
 80115ae:	6029      	str	r1, [r5, #0]
 80115b0:	0605      	lsls	r5, r0, #24
 80115b2:	d501      	bpl.n	80115b8 <_printf_i+0xe8>
 80115b4:	681e      	ldr	r6, [r3, #0]
 80115b6:	e002      	b.n	80115be <_printf_i+0xee>
 80115b8:	0641      	lsls	r1, r0, #25
 80115ba:	d5fb      	bpl.n	80115b4 <_printf_i+0xe4>
 80115bc:	881e      	ldrh	r6, [r3, #0]
 80115be:	4853      	ldr	r0, [pc, #332]	; (801170c <_printf_i+0x23c>)
 80115c0:	2f6f      	cmp	r7, #111	; 0x6f
 80115c2:	bf0c      	ite	eq
 80115c4:	2308      	moveq	r3, #8
 80115c6:	230a      	movne	r3, #10
 80115c8:	2100      	movs	r1, #0
 80115ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80115ce:	6865      	ldr	r5, [r4, #4]
 80115d0:	60a5      	str	r5, [r4, #8]
 80115d2:	2d00      	cmp	r5, #0
 80115d4:	bfa2      	ittt	ge
 80115d6:	6821      	ldrge	r1, [r4, #0]
 80115d8:	f021 0104 	bicge.w	r1, r1, #4
 80115dc:	6021      	strge	r1, [r4, #0]
 80115de:	b90e      	cbnz	r6, 80115e4 <_printf_i+0x114>
 80115e0:	2d00      	cmp	r5, #0
 80115e2:	d04b      	beq.n	801167c <_printf_i+0x1ac>
 80115e4:	4615      	mov	r5, r2
 80115e6:	fbb6 f1f3 	udiv	r1, r6, r3
 80115ea:	fb03 6711 	mls	r7, r3, r1, r6
 80115ee:	5dc7      	ldrb	r7, [r0, r7]
 80115f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80115f4:	4637      	mov	r7, r6
 80115f6:	42bb      	cmp	r3, r7
 80115f8:	460e      	mov	r6, r1
 80115fa:	d9f4      	bls.n	80115e6 <_printf_i+0x116>
 80115fc:	2b08      	cmp	r3, #8
 80115fe:	d10b      	bne.n	8011618 <_printf_i+0x148>
 8011600:	6823      	ldr	r3, [r4, #0]
 8011602:	07de      	lsls	r6, r3, #31
 8011604:	d508      	bpl.n	8011618 <_printf_i+0x148>
 8011606:	6923      	ldr	r3, [r4, #16]
 8011608:	6861      	ldr	r1, [r4, #4]
 801160a:	4299      	cmp	r1, r3
 801160c:	bfde      	ittt	le
 801160e:	2330      	movle	r3, #48	; 0x30
 8011610:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011614:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011618:	1b52      	subs	r2, r2, r5
 801161a:	6122      	str	r2, [r4, #16]
 801161c:	f8cd a000 	str.w	sl, [sp]
 8011620:	464b      	mov	r3, r9
 8011622:	aa03      	add	r2, sp, #12
 8011624:	4621      	mov	r1, r4
 8011626:	4640      	mov	r0, r8
 8011628:	f7ff fee4 	bl	80113f4 <_printf_common>
 801162c:	3001      	adds	r0, #1
 801162e:	d14a      	bne.n	80116c6 <_printf_i+0x1f6>
 8011630:	f04f 30ff 	mov.w	r0, #4294967295
 8011634:	b004      	add	sp, #16
 8011636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801163a:	6823      	ldr	r3, [r4, #0]
 801163c:	f043 0320 	orr.w	r3, r3, #32
 8011640:	6023      	str	r3, [r4, #0]
 8011642:	4833      	ldr	r0, [pc, #204]	; (8011710 <_printf_i+0x240>)
 8011644:	2778      	movs	r7, #120	; 0x78
 8011646:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801164a:	6823      	ldr	r3, [r4, #0]
 801164c:	6829      	ldr	r1, [r5, #0]
 801164e:	061f      	lsls	r7, r3, #24
 8011650:	f851 6b04 	ldr.w	r6, [r1], #4
 8011654:	d402      	bmi.n	801165c <_printf_i+0x18c>
 8011656:	065f      	lsls	r7, r3, #25
 8011658:	bf48      	it	mi
 801165a:	b2b6      	uxthmi	r6, r6
 801165c:	07df      	lsls	r7, r3, #31
 801165e:	bf48      	it	mi
 8011660:	f043 0320 	orrmi.w	r3, r3, #32
 8011664:	6029      	str	r1, [r5, #0]
 8011666:	bf48      	it	mi
 8011668:	6023      	strmi	r3, [r4, #0]
 801166a:	b91e      	cbnz	r6, 8011674 <_printf_i+0x1a4>
 801166c:	6823      	ldr	r3, [r4, #0]
 801166e:	f023 0320 	bic.w	r3, r3, #32
 8011672:	6023      	str	r3, [r4, #0]
 8011674:	2310      	movs	r3, #16
 8011676:	e7a7      	b.n	80115c8 <_printf_i+0xf8>
 8011678:	4824      	ldr	r0, [pc, #144]	; (801170c <_printf_i+0x23c>)
 801167a:	e7e4      	b.n	8011646 <_printf_i+0x176>
 801167c:	4615      	mov	r5, r2
 801167e:	e7bd      	b.n	80115fc <_printf_i+0x12c>
 8011680:	682b      	ldr	r3, [r5, #0]
 8011682:	6826      	ldr	r6, [r4, #0]
 8011684:	6961      	ldr	r1, [r4, #20]
 8011686:	1d18      	adds	r0, r3, #4
 8011688:	6028      	str	r0, [r5, #0]
 801168a:	0635      	lsls	r5, r6, #24
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	d501      	bpl.n	8011694 <_printf_i+0x1c4>
 8011690:	6019      	str	r1, [r3, #0]
 8011692:	e002      	b.n	801169a <_printf_i+0x1ca>
 8011694:	0670      	lsls	r0, r6, #25
 8011696:	d5fb      	bpl.n	8011690 <_printf_i+0x1c0>
 8011698:	8019      	strh	r1, [r3, #0]
 801169a:	2300      	movs	r3, #0
 801169c:	6123      	str	r3, [r4, #16]
 801169e:	4615      	mov	r5, r2
 80116a0:	e7bc      	b.n	801161c <_printf_i+0x14c>
 80116a2:	682b      	ldr	r3, [r5, #0]
 80116a4:	1d1a      	adds	r2, r3, #4
 80116a6:	602a      	str	r2, [r5, #0]
 80116a8:	681d      	ldr	r5, [r3, #0]
 80116aa:	6862      	ldr	r2, [r4, #4]
 80116ac:	2100      	movs	r1, #0
 80116ae:	4628      	mov	r0, r5
 80116b0:	f7ee fe76 	bl	80003a0 <memchr>
 80116b4:	b108      	cbz	r0, 80116ba <_printf_i+0x1ea>
 80116b6:	1b40      	subs	r0, r0, r5
 80116b8:	6060      	str	r0, [r4, #4]
 80116ba:	6863      	ldr	r3, [r4, #4]
 80116bc:	6123      	str	r3, [r4, #16]
 80116be:	2300      	movs	r3, #0
 80116c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80116c4:	e7aa      	b.n	801161c <_printf_i+0x14c>
 80116c6:	6923      	ldr	r3, [r4, #16]
 80116c8:	462a      	mov	r2, r5
 80116ca:	4649      	mov	r1, r9
 80116cc:	4640      	mov	r0, r8
 80116ce:	47d0      	blx	sl
 80116d0:	3001      	adds	r0, #1
 80116d2:	d0ad      	beq.n	8011630 <_printf_i+0x160>
 80116d4:	6823      	ldr	r3, [r4, #0]
 80116d6:	079b      	lsls	r3, r3, #30
 80116d8:	d413      	bmi.n	8011702 <_printf_i+0x232>
 80116da:	68e0      	ldr	r0, [r4, #12]
 80116dc:	9b03      	ldr	r3, [sp, #12]
 80116de:	4298      	cmp	r0, r3
 80116e0:	bfb8      	it	lt
 80116e2:	4618      	movlt	r0, r3
 80116e4:	e7a6      	b.n	8011634 <_printf_i+0x164>
 80116e6:	2301      	movs	r3, #1
 80116e8:	4632      	mov	r2, r6
 80116ea:	4649      	mov	r1, r9
 80116ec:	4640      	mov	r0, r8
 80116ee:	47d0      	blx	sl
 80116f0:	3001      	adds	r0, #1
 80116f2:	d09d      	beq.n	8011630 <_printf_i+0x160>
 80116f4:	3501      	adds	r5, #1
 80116f6:	68e3      	ldr	r3, [r4, #12]
 80116f8:	9903      	ldr	r1, [sp, #12]
 80116fa:	1a5b      	subs	r3, r3, r1
 80116fc:	42ab      	cmp	r3, r5
 80116fe:	dcf2      	bgt.n	80116e6 <_printf_i+0x216>
 8011700:	e7eb      	b.n	80116da <_printf_i+0x20a>
 8011702:	2500      	movs	r5, #0
 8011704:	f104 0619 	add.w	r6, r4, #25
 8011708:	e7f5      	b.n	80116f6 <_printf_i+0x226>
 801170a:	bf00      	nop
 801170c:	0801e1ae 	.word	0x0801e1ae
 8011710:	0801e1bf 	.word	0x0801e1bf

08011714 <std>:
 8011714:	2300      	movs	r3, #0
 8011716:	b510      	push	{r4, lr}
 8011718:	4604      	mov	r4, r0
 801171a:	e9c0 3300 	strd	r3, r3, [r0]
 801171e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011722:	6083      	str	r3, [r0, #8]
 8011724:	8181      	strh	r1, [r0, #12]
 8011726:	6643      	str	r3, [r0, #100]	; 0x64
 8011728:	81c2      	strh	r2, [r0, #14]
 801172a:	6183      	str	r3, [r0, #24]
 801172c:	4619      	mov	r1, r3
 801172e:	2208      	movs	r2, #8
 8011730:	305c      	adds	r0, #92	; 0x5c
 8011732:	f000 f914 	bl	801195e <memset>
 8011736:	4b0d      	ldr	r3, [pc, #52]	; (801176c <std+0x58>)
 8011738:	6263      	str	r3, [r4, #36]	; 0x24
 801173a:	4b0d      	ldr	r3, [pc, #52]	; (8011770 <std+0x5c>)
 801173c:	62a3      	str	r3, [r4, #40]	; 0x28
 801173e:	4b0d      	ldr	r3, [pc, #52]	; (8011774 <std+0x60>)
 8011740:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011742:	4b0d      	ldr	r3, [pc, #52]	; (8011778 <std+0x64>)
 8011744:	6323      	str	r3, [r4, #48]	; 0x30
 8011746:	4b0d      	ldr	r3, [pc, #52]	; (801177c <std+0x68>)
 8011748:	6224      	str	r4, [r4, #32]
 801174a:	429c      	cmp	r4, r3
 801174c:	d006      	beq.n	801175c <std+0x48>
 801174e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8011752:	4294      	cmp	r4, r2
 8011754:	d002      	beq.n	801175c <std+0x48>
 8011756:	33d0      	adds	r3, #208	; 0xd0
 8011758:	429c      	cmp	r4, r3
 801175a:	d105      	bne.n	8011768 <std+0x54>
 801175c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011764:	f000 b9e4 	b.w	8011b30 <__retarget_lock_init_recursive>
 8011768:	bd10      	pop	{r4, pc}
 801176a:	bf00      	nop
 801176c:	080118d9 	.word	0x080118d9
 8011770:	080118fb 	.word	0x080118fb
 8011774:	08011933 	.word	0x08011933
 8011778:	08011957 	.word	0x08011957
 801177c:	2400d5f4 	.word	0x2400d5f4

08011780 <stdio_exit_handler>:
 8011780:	4a02      	ldr	r2, [pc, #8]	; (801178c <stdio_exit_handler+0xc>)
 8011782:	4903      	ldr	r1, [pc, #12]	; (8011790 <stdio_exit_handler+0x10>)
 8011784:	4803      	ldr	r0, [pc, #12]	; (8011794 <stdio_exit_handler+0x14>)
 8011786:	f000 b869 	b.w	801185c <_fwalk_sglue>
 801178a:	bf00      	nop
 801178c:	24000418 	.word	0x24000418
 8011790:	0801343d 	.word	0x0801343d
 8011794:	24000424 	.word	0x24000424

08011798 <cleanup_stdio>:
 8011798:	6841      	ldr	r1, [r0, #4]
 801179a:	4b0c      	ldr	r3, [pc, #48]	; (80117cc <cleanup_stdio+0x34>)
 801179c:	4299      	cmp	r1, r3
 801179e:	b510      	push	{r4, lr}
 80117a0:	4604      	mov	r4, r0
 80117a2:	d001      	beq.n	80117a8 <cleanup_stdio+0x10>
 80117a4:	f001 fe4a 	bl	801343c <_fflush_r>
 80117a8:	68a1      	ldr	r1, [r4, #8]
 80117aa:	4b09      	ldr	r3, [pc, #36]	; (80117d0 <cleanup_stdio+0x38>)
 80117ac:	4299      	cmp	r1, r3
 80117ae:	d002      	beq.n	80117b6 <cleanup_stdio+0x1e>
 80117b0:	4620      	mov	r0, r4
 80117b2:	f001 fe43 	bl	801343c <_fflush_r>
 80117b6:	68e1      	ldr	r1, [r4, #12]
 80117b8:	4b06      	ldr	r3, [pc, #24]	; (80117d4 <cleanup_stdio+0x3c>)
 80117ba:	4299      	cmp	r1, r3
 80117bc:	d004      	beq.n	80117c8 <cleanup_stdio+0x30>
 80117be:	4620      	mov	r0, r4
 80117c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80117c4:	f001 be3a 	b.w	801343c <_fflush_r>
 80117c8:	bd10      	pop	{r4, pc}
 80117ca:	bf00      	nop
 80117cc:	2400d5f4 	.word	0x2400d5f4
 80117d0:	2400d65c 	.word	0x2400d65c
 80117d4:	2400d6c4 	.word	0x2400d6c4

080117d8 <global_stdio_init.part.0>:
 80117d8:	b510      	push	{r4, lr}
 80117da:	4b0b      	ldr	r3, [pc, #44]	; (8011808 <global_stdio_init.part.0+0x30>)
 80117dc:	4c0b      	ldr	r4, [pc, #44]	; (801180c <global_stdio_init.part.0+0x34>)
 80117de:	4a0c      	ldr	r2, [pc, #48]	; (8011810 <global_stdio_init.part.0+0x38>)
 80117e0:	601a      	str	r2, [r3, #0]
 80117e2:	4620      	mov	r0, r4
 80117e4:	2200      	movs	r2, #0
 80117e6:	2104      	movs	r1, #4
 80117e8:	f7ff ff94 	bl	8011714 <std>
 80117ec:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80117f0:	2201      	movs	r2, #1
 80117f2:	2109      	movs	r1, #9
 80117f4:	f7ff ff8e 	bl	8011714 <std>
 80117f8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80117fc:	2202      	movs	r2, #2
 80117fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011802:	2112      	movs	r1, #18
 8011804:	f7ff bf86 	b.w	8011714 <std>
 8011808:	2400d72c 	.word	0x2400d72c
 801180c:	2400d5f4 	.word	0x2400d5f4
 8011810:	08011781 	.word	0x08011781

08011814 <__sfp_lock_acquire>:
 8011814:	4801      	ldr	r0, [pc, #4]	; (801181c <__sfp_lock_acquire+0x8>)
 8011816:	f000 b98c 	b.w	8011b32 <__retarget_lock_acquire_recursive>
 801181a:	bf00      	nop
 801181c:	2400d735 	.word	0x2400d735

08011820 <__sfp_lock_release>:
 8011820:	4801      	ldr	r0, [pc, #4]	; (8011828 <__sfp_lock_release+0x8>)
 8011822:	f000 b987 	b.w	8011b34 <__retarget_lock_release_recursive>
 8011826:	bf00      	nop
 8011828:	2400d735 	.word	0x2400d735

0801182c <__sinit>:
 801182c:	b510      	push	{r4, lr}
 801182e:	4604      	mov	r4, r0
 8011830:	f7ff fff0 	bl	8011814 <__sfp_lock_acquire>
 8011834:	6a23      	ldr	r3, [r4, #32]
 8011836:	b11b      	cbz	r3, 8011840 <__sinit+0x14>
 8011838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801183c:	f7ff bff0 	b.w	8011820 <__sfp_lock_release>
 8011840:	4b04      	ldr	r3, [pc, #16]	; (8011854 <__sinit+0x28>)
 8011842:	6223      	str	r3, [r4, #32]
 8011844:	4b04      	ldr	r3, [pc, #16]	; (8011858 <__sinit+0x2c>)
 8011846:	681b      	ldr	r3, [r3, #0]
 8011848:	2b00      	cmp	r3, #0
 801184a:	d1f5      	bne.n	8011838 <__sinit+0xc>
 801184c:	f7ff ffc4 	bl	80117d8 <global_stdio_init.part.0>
 8011850:	e7f2      	b.n	8011838 <__sinit+0xc>
 8011852:	bf00      	nop
 8011854:	08011799 	.word	0x08011799
 8011858:	2400d72c 	.word	0x2400d72c

0801185c <_fwalk_sglue>:
 801185c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011860:	4607      	mov	r7, r0
 8011862:	4688      	mov	r8, r1
 8011864:	4614      	mov	r4, r2
 8011866:	2600      	movs	r6, #0
 8011868:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801186c:	f1b9 0901 	subs.w	r9, r9, #1
 8011870:	d505      	bpl.n	801187e <_fwalk_sglue+0x22>
 8011872:	6824      	ldr	r4, [r4, #0]
 8011874:	2c00      	cmp	r4, #0
 8011876:	d1f7      	bne.n	8011868 <_fwalk_sglue+0xc>
 8011878:	4630      	mov	r0, r6
 801187a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801187e:	89ab      	ldrh	r3, [r5, #12]
 8011880:	2b01      	cmp	r3, #1
 8011882:	d907      	bls.n	8011894 <_fwalk_sglue+0x38>
 8011884:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011888:	3301      	adds	r3, #1
 801188a:	d003      	beq.n	8011894 <_fwalk_sglue+0x38>
 801188c:	4629      	mov	r1, r5
 801188e:	4638      	mov	r0, r7
 8011890:	47c0      	blx	r8
 8011892:	4306      	orrs	r6, r0
 8011894:	3568      	adds	r5, #104	; 0x68
 8011896:	e7e9      	b.n	801186c <_fwalk_sglue+0x10>

08011898 <siprintf>:
 8011898:	b40e      	push	{r1, r2, r3}
 801189a:	b500      	push	{lr}
 801189c:	b09c      	sub	sp, #112	; 0x70
 801189e:	ab1d      	add	r3, sp, #116	; 0x74
 80118a0:	9002      	str	r0, [sp, #8]
 80118a2:	9006      	str	r0, [sp, #24]
 80118a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80118a8:	4809      	ldr	r0, [pc, #36]	; (80118d0 <siprintf+0x38>)
 80118aa:	9107      	str	r1, [sp, #28]
 80118ac:	9104      	str	r1, [sp, #16]
 80118ae:	4909      	ldr	r1, [pc, #36]	; (80118d4 <siprintf+0x3c>)
 80118b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80118b4:	9105      	str	r1, [sp, #20]
 80118b6:	6800      	ldr	r0, [r0, #0]
 80118b8:	9301      	str	r3, [sp, #4]
 80118ba:	a902      	add	r1, sp, #8
 80118bc:	f001 fc3a 	bl	8013134 <_svfiprintf_r>
 80118c0:	9b02      	ldr	r3, [sp, #8]
 80118c2:	2200      	movs	r2, #0
 80118c4:	701a      	strb	r2, [r3, #0]
 80118c6:	b01c      	add	sp, #112	; 0x70
 80118c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80118cc:	b003      	add	sp, #12
 80118ce:	4770      	bx	lr
 80118d0:	24000470 	.word	0x24000470
 80118d4:	ffff0208 	.word	0xffff0208

080118d8 <__sread>:
 80118d8:	b510      	push	{r4, lr}
 80118da:	460c      	mov	r4, r1
 80118dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80118e0:	f000 f8d8 	bl	8011a94 <_read_r>
 80118e4:	2800      	cmp	r0, #0
 80118e6:	bfab      	itete	ge
 80118e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80118ea:	89a3      	ldrhlt	r3, [r4, #12]
 80118ec:	181b      	addge	r3, r3, r0
 80118ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80118f2:	bfac      	ite	ge
 80118f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80118f6:	81a3      	strhlt	r3, [r4, #12]
 80118f8:	bd10      	pop	{r4, pc}

080118fa <__swrite>:
 80118fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80118fe:	461f      	mov	r7, r3
 8011900:	898b      	ldrh	r3, [r1, #12]
 8011902:	05db      	lsls	r3, r3, #23
 8011904:	4605      	mov	r5, r0
 8011906:	460c      	mov	r4, r1
 8011908:	4616      	mov	r6, r2
 801190a:	d505      	bpl.n	8011918 <__swrite+0x1e>
 801190c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011910:	2302      	movs	r3, #2
 8011912:	2200      	movs	r2, #0
 8011914:	f000 f8ac 	bl	8011a70 <_lseek_r>
 8011918:	89a3      	ldrh	r3, [r4, #12]
 801191a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801191e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011922:	81a3      	strh	r3, [r4, #12]
 8011924:	4632      	mov	r2, r6
 8011926:	463b      	mov	r3, r7
 8011928:	4628      	mov	r0, r5
 801192a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801192e:	f000 b8c3 	b.w	8011ab8 <_write_r>

08011932 <__sseek>:
 8011932:	b510      	push	{r4, lr}
 8011934:	460c      	mov	r4, r1
 8011936:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801193a:	f000 f899 	bl	8011a70 <_lseek_r>
 801193e:	1c43      	adds	r3, r0, #1
 8011940:	89a3      	ldrh	r3, [r4, #12]
 8011942:	bf15      	itete	ne
 8011944:	6560      	strne	r0, [r4, #84]	; 0x54
 8011946:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801194a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801194e:	81a3      	strheq	r3, [r4, #12]
 8011950:	bf18      	it	ne
 8011952:	81a3      	strhne	r3, [r4, #12]
 8011954:	bd10      	pop	{r4, pc}

08011956 <__sclose>:
 8011956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801195a:	f000 b879 	b.w	8011a50 <_close_r>

0801195e <memset>:
 801195e:	4402      	add	r2, r0
 8011960:	4603      	mov	r3, r0
 8011962:	4293      	cmp	r3, r2
 8011964:	d100      	bne.n	8011968 <memset+0xa>
 8011966:	4770      	bx	lr
 8011968:	f803 1b01 	strb.w	r1, [r3], #1
 801196c:	e7f9      	b.n	8011962 <memset+0x4>

0801196e <strcspn>:
 801196e:	b570      	push	{r4, r5, r6, lr}
 8011970:	4603      	mov	r3, r0
 8011972:	461e      	mov	r6, r3
 8011974:	f813 4b01 	ldrb.w	r4, [r3], #1
 8011978:	b144      	cbz	r4, 801198c <strcspn+0x1e>
 801197a:	1e4a      	subs	r2, r1, #1
 801197c:	e001      	b.n	8011982 <strcspn+0x14>
 801197e:	42a5      	cmp	r5, r4
 8011980:	d004      	beq.n	801198c <strcspn+0x1e>
 8011982:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8011986:	2d00      	cmp	r5, #0
 8011988:	d1f9      	bne.n	801197e <strcspn+0x10>
 801198a:	e7f2      	b.n	8011972 <strcspn+0x4>
 801198c:	1a30      	subs	r0, r6, r0
 801198e:	bd70      	pop	{r4, r5, r6, pc}

08011990 <strtok>:
 8011990:	4b16      	ldr	r3, [pc, #88]	; (80119ec <strtok+0x5c>)
 8011992:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011994:	681e      	ldr	r6, [r3, #0]
 8011996:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8011998:	4605      	mov	r5, r0
 801199a:	b9fc      	cbnz	r4, 80119dc <strtok+0x4c>
 801199c:	2050      	movs	r0, #80	; 0x50
 801199e:	9101      	str	r1, [sp, #4]
 80119a0:	f000 ff3e 	bl	8012820 <malloc>
 80119a4:	9901      	ldr	r1, [sp, #4]
 80119a6:	6470      	str	r0, [r6, #68]	; 0x44
 80119a8:	4602      	mov	r2, r0
 80119aa:	b920      	cbnz	r0, 80119b6 <strtok+0x26>
 80119ac:	4b10      	ldr	r3, [pc, #64]	; (80119f0 <strtok+0x60>)
 80119ae:	4811      	ldr	r0, [pc, #68]	; (80119f4 <strtok+0x64>)
 80119b0:	215b      	movs	r1, #91	; 0x5b
 80119b2:	f000 f8d7 	bl	8011b64 <__assert_func>
 80119b6:	e9c0 4400 	strd	r4, r4, [r0]
 80119ba:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80119be:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80119c2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80119c6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80119ca:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80119ce:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80119d2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80119d6:	6184      	str	r4, [r0, #24]
 80119d8:	7704      	strb	r4, [r0, #28]
 80119da:	6244      	str	r4, [r0, #36]	; 0x24
 80119dc:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80119de:	2301      	movs	r3, #1
 80119e0:	4628      	mov	r0, r5
 80119e2:	b002      	add	sp, #8
 80119e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80119e8:	f000 b806 	b.w	80119f8 <__strtok_r>
 80119ec:	24000470 	.word	0x24000470
 80119f0:	0801e02c 	.word	0x0801e02c
 80119f4:	0801e1d0 	.word	0x0801e1d0

080119f8 <__strtok_r>:
 80119f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80119fa:	b908      	cbnz	r0, 8011a00 <__strtok_r+0x8>
 80119fc:	6810      	ldr	r0, [r2, #0]
 80119fe:	b188      	cbz	r0, 8011a24 <__strtok_r+0x2c>
 8011a00:	4604      	mov	r4, r0
 8011a02:	4620      	mov	r0, r4
 8011a04:	f814 5b01 	ldrb.w	r5, [r4], #1
 8011a08:	460f      	mov	r7, r1
 8011a0a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8011a0e:	b91e      	cbnz	r6, 8011a18 <__strtok_r+0x20>
 8011a10:	b965      	cbnz	r5, 8011a2c <__strtok_r+0x34>
 8011a12:	6015      	str	r5, [r2, #0]
 8011a14:	4628      	mov	r0, r5
 8011a16:	e005      	b.n	8011a24 <__strtok_r+0x2c>
 8011a18:	42b5      	cmp	r5, r6
 8011a1a:	d1f6      	bne.n	8011a0a <__strtok_r+0x12>
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d1f0      	bne.n	8011a02 <__strtok_r+0xa>
 8011a20:	6014      	str	r4, [r2, #0]
 8011a22:	7003      	strb	r3, [r0, #0]
 8011a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a26:	461c      	mov	r4, r3
 8011a28:	e00c      	b.n	8011a44 <__strtok_r+0x4c>
 8011a2a:	b915      	cbnz	r5, 8011a32 <__strtok_r+0x3a>
 8011a2c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011a30:	460e      	mov	r6, r1
 8011a32:	f816 5b01 	ldrb.w	r5, [r6], #1
 8011a36:	42ab      	cmp	r3, r5
 8011a38:	d1f7      	bne.n	8011a2a <__strtok_r+0x32>
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d0f3      	beq.n	8011a26 <__strtok_r+0x2e>
 8011a3e:	2300      	movs	r3, #0
 8011a40:	f804 3c01 	strb.w	r3, [r4, #-1]
 8011a44:	6014      	str	r4, [r2, #0]
 8011a46:	e7ed      	b.n	8011a24 <__strtok_r+0x2c>

08011a48 <_localeconv_r>:
 8011a48:	4800      	ldr	r0, [pc, #0]	; (8011a4c <_localeconv_r+0x4>)
 8011a4a:	4770      	bx	lr
 8011a4c:	24000564 	.word	0x24000564

08011a50 <_close_r>:
 8011a50:	b538      	push	{r3, r4, r5, lr}
 8011a52:	4d06      	ldr	r5, [pc, #24]	; (8011a6c <_close_r+0x1c>)
 8011a54:	2300      	movs	r3, #0
 8011a56:	4604      	mov	r4, r0
 8011a58:	4608      	mov	r0, r1
 8011a5a:	602b      	str	r3, [r5, #0]
 8011a5c:	f7f4 ffe8 	bl	8006a30 <_close>
 8011a60:	1c43      	adds	r3, r0, #1
 8011a62:	d102      	bne.n	8011a6a <_close_r+0x1a>
 8011a64:	682b      	ldr	r3, [r5, #0]
 8011a66:	b103      	cbz	r3, 8011a6a <_close_r+0x1a>
 8011a68:	6023      	str	r3, [r4, #0]
 8011a6a:	bd38      	pop	{r3, r4, r5, pc}
 8011a6c:	2400d730 	.word	0x2400d730

08011a70 <_lseek_r>:
 8011a70:	b538      	push	{r3, r4, r5, lr}
 8011a72:	4d07      	ldr	r5, [pc, #28]	; (8011a90 <_lseek_r+0x20>)
 8011a74:	4604      	mov	r4, r0
 8011a76:	4608      	mov	r0, r1
 8011a78:	4611      	mov	r1, r2
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	602a      	str	r2, [r5, #0]
 8011a7e:	461a      	mov	r2, r3
 8011a80:	f7f4 ffe2 	bl	8006a48 <_lseek>
 8011a84:	1c43      	adds	r3, r0, #1
 8011a86:	d102      	bne.n	8011a8e <_lseek_r+0x1e>
 8011a88:	682b      	ldr	r3, [r5, #0]
 8011a8a:	b103      	cbz	r3, 8011a8e <_lseek_r+0x1e>
 8011a8c:	6023      	str	r3, [r4, #0]
 8011a8e:	bd38      	pop	{r3, r4, r5, pc}
 8011a90:	2400d730 	.word	0x2400d730

08011a94 <_read_r>:
 8011a94:	b538      	push	{r3, r4, r5, lr}
 8011a96:	4d07      	ldr	r5, [pc, #28]	; (8011ab4 <_read_r+0x20>)
 8011a98:	4604      	mov	r4, r0
 8011a9a:	4608      	mov	r0, r1
 8011a9c:	4611      	mov	r1, r2
 8011a9e:	2200      	movs	r2, #0
 8011aa0:	602a      	str	r2, [r5, #0]
 8011aa2:	461a      	mov	r2, r3
 8011aa4:	f7f4 ffa8 	bl	80069f8 <_read>
 8011aa8:	1c43      	adds	r3, r0, #1
 8011aaa:	d102      	bne.n	8011ab2 <_read_r+0x1e>
 8011aac:	682b      	ldr	r3, [r5, #0]
 8011aae:	b103      	cbz	r3, 8011ab2 <_read_r+0x1e>
 8011ab0:	6023      	str	r3, [r4, #0]
 8011ab2:	bd38      	pop	{r3, r4, r5, pc}
 8011ab4:	2400d730 	.word	0x2400d730

08011ab8 <_write_r>:
 8011ab8:	b538      	push	{r3, r4, r5, lr}
 8011aba:	4d07      	ldr	r5, [pc, #28]	; (8011ad8 <_write_r+0x20>)
 8011abc:	4604      	mov	r4, r0
 8011abe:	4608      	mov	r0, r1
 8011ac0:	4611      	mov	r1, r2
 8011ac2:	2200      	movs	r2, #0
 8011ac4:	602a      	str	r2, [r5, #0]
 8011ac6:	461a      	mov	r2, r3
 8011ac8:	f7f4 ffa4 	bl	8006a14 <_write>
 8011acc:	1c43      	adds	r3, r0, #1
 8011ace:	d102      	bne.n	8011ad6 <_write_r+0x1e>
 8011ad0:	682b      	ldr	r3, [r5, #0]
 8011ad2:	b103      	cbz	r3, 8011ad6 <_write_r+0x1e>
 8011ad4:	6023      	str	r3, [r4, #0]
 8011ad6:	bd38      	pop	{r3, r4, r5, pc}
 8011ad8:	2400d730 	.word	0x2400d730

08011adc <__errno>:
 8011adc:	4b01      	ldr	r3, [pc, #4]	; (8011ae4 <__errno+0x8>)
 8011ade:	6818      	ldr	r0, [r3, #0]
 8011ae0:	4770      	bx	lr
 8011ae2:	bf00      	nop
 8011ae4:	24000470 	.word	0x24000470

08011ae8 <__libc_init_array>:
 8011ae8:	b570      	push	{r4, r5, r6, lr}
 8011aea:	4d0d      	ldr	r5, [pc, #52]	; (8011b20 <__libc_init_array+0x38>)
 8011aec:	4c0d      	ldr	r4, [pc, #52]	; (8011b24 <__libc_init_array+0x3c>)
 8011aee:	1b64      	subs	r4, r4, r5
 8011af0:	10a4      	asrs	r4, r4, #2
 8011af2:	2600      	movs	r6, #0
 8011af4:	42a6      	cmp	r6, r4
 8011af6:	d109      	bne.n	8011b0c <__libc_init_array+0x24>
 8011af8:	4d0b      	ldr	r5, [pc, #44]	; (8011b28 <__libc_init_array+0x40>)
 8011afa:	4c0c      	ldr	r4, [pc, #48]	; (8011b2c <__libc_init_array+0x44>)
 8011afc:	f003 f938 	bl	8014d70 <_init>
 8011b00:	1b64      	subs	r4, r4, r5
 8011b02:	10a4      	asrs	r4, r4, #2
 8011b04:	2600      	movs	r6, #0
 8011b06:	42a6      	cmp	r6, r4
 8011b08:	d105      	bne.n	8011b16 <__libc_init_array+0x2e>
 8011b0a:	bd70      	pop	{r4, r5, r6, pc}
 8011b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011b10:	4798      	blx	r3
 8011b12:	3601      	adds	r6, #1
 8011b14:	e7ee      	b.n	8011af4 <__libc_init_array+0xc>
 8011b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8011b1a:	4798      	blx	r3
 8011b1c:	3601      	adds	r6, #1
 8011b1e:	e7f2      	b.n	8011b06 <__libc_init_array+0x1e>
 8011b20:	0801f730 	.word	0x0801f730
 8011b24:	0801f730 	.word	0x0801f730
 8011b28:	0801f730 	.word	0x0801f730
 8011b2c:	0801f734 	.word	0x0801f734

08011b30 <__retarget_lock_init_recursive>:
 8011b30:	4770      	bx	lr

08011b32 <__retarget_lock_acquire_recursive>:
 8011b32:	4770      	bx	lr

08011b34 <__retarget_lock_release_recursive>:
 8011b34:	4770      	bx	lr

08011b36 <strcpy>:
 8011b36:	4603      	mov	r3, r0
 8011b38:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011b3c:	f803 2b01 	strb.w	r2, [r3], #1
 8011b40:	2a00      	cmp	r2, #0
 8011b42:	d1f9      	bne.n	8011b38 <strcpy+0x2>
 8011b44:	4770      	bx	lr

08011b46 <memcpy>:
 8011b46:	440a      	add	r2, r1
 8011b48:	4291      	cmp	r1, r2
 8011b4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8011b4e:	d100      	bne.n	8011b52 <memcpy+0xc>
 8011b50:	4770      	bx	lr
 8011b52:	b510      	push	{r4, lr}
 8011b54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011b58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011b5c:	4291      	cmp	r1, r2
 8011b5e:	d1f9      	bne.n	8011b54 <memcpy+0xe>
 8011b60:	bd10      	pop	{r4, pc}
	...

08011b64 <__assert_func>:
 8011b64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011b66:	4614      	mov	r4, r2
 8011b68:	461a      	mov	r2, r3
 8011b6a:	4b09      	ldr	r3, [pc, #36]	; (8011b90 <__assert_func+0x2c>)
 8011b6c:	681b      	ldr	r3, [r3, #0]
 8011b6e:	4605      	mov	r5, r0
 8011b70:	68d8      	ldr	r0, [r3, #12]
 8011b72:	b14c      	cbz	r4, 8011b88 <__assert_func+0x24>
 8011b74:	4b07      	ldr	r3, [pc, #28]	; (8011b94 <__assert_func+0x30>)
 8011b76:	9100      	str	r1, [sp, #0]
 8011b78:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011b7c:	4906      	ldr	r1, [pc, #24]	; (8011b98 <__assert_func+0x34>)
 8011b7e:	462b      	mov	r3, r5
 8011b80:	f001 fc84 	bl	801348c <fiprintf>
 8011b84:	f001 fcbe 	bl	8013504 <abort>
 8011b88:	4b04      	ldr	r3, [pc, #16]	; (8011b9c <__assert_func+0x38>)
 8011b8a:	461c      	mov	r4, r3
 8011b8c:	e7f3      	b.n	8011b76 <__assert_func+0x12>
 8011b8e:	bf00      	nop
 8011b90:	24000470 	.word	0x24000470
 8011b94:	0801e22a 	.word	0x0801e22a
 8011b98:	0801e237 	.word	0x0801e237
 8011b9c:	0801e265 	.word	0x0801e265

08011ba0 <quorem>:
 8011ba0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ba4:	6903      	ldr	r3, [r0, #16]
 8011ba6:	690c      	ldr	r4, [r1, #16]
 8011ba8:	42a3      	cmp	r3, r4
 8011baa:	4607      	mov	r7, r0
 8011bac:	db7e      	blt.n	8011cac <quorem+0x10c>
 8011bae:	3c01      	subs	r4, #1
 8011bb0:	f101 0814 	add.w	r8, r1, #20
 8011bb4:	f100 0514 	add.w	r5, r0, #20
 8011bb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011bbc:	9301      	str	r3, [sp, #4]
 8011bbe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011bc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011bc6:	3301      	adds	r3, #1
 8011bc8:	429a      	cmp	r2, r3
 8011bca:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011bce:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011bd2:	fbb2 f6f3 	udiv	r6, r2, r3
 8011bd6:	d331      	bcc.n	8011c3c <quorem+0x9c>
 8011bd8:	f04f 0e00 	mov.w	lr, #0
 8011bdc:	4640      	mov	r0, r8
 8011bde:	46ac      	mov	ip, r5
 8011be0:	46f2      	mov	sl, lr
 8011be2:	f850 2b04 	ldr.w	r2, [r0], #4
 8011be6:	b293      	uxth	r3, r2
 8011be8:	fb06 e303 	mla	r3, r6, r3, lr
 8011bec:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011bf0:	0c1a      	lsrs	r2, r3, #16
 8011bf2:	b29b      	uxth	r3, r3
 8011bf4:	ebaa 0303 	sub.w	r3, sl, r3
 8011bf8:	f8dc a000 	ldr.w	sl, [ip]
 8011bfc:	fa13 f38a 	uxtah	r3, r3, sl
 8011c00:	fb06 220e 	mla	r2, r6, lr, r2
 8011c04:	9300      	str	r3, [sp, #0]
 8011c06:	9b00      	ldr	r3, [sp, #0]
 8011c08:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011c0c:	b292      	uxth	r2, r2
 8011c0e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8011c12:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011c16:	f8bd 3000 	ldrh.w	r3, [sp]
 8011c1a:	4581      	cmp	r9, r0
 8011c1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011c20:	f84c 3b04 	str.w	r3, [ip], #4
 8011c24:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8011c28:	d2db      	bcs.n	8011be2 <quorem+0x42>
 8011c2a:	f855 300b 	ldr.w	r3, [r5, fp]
 8011c2e:	b92b      	cbnz	r3, 8011c3c <quorem+0x9c>
 8011c30:	9b01      	ldr	r3, [sp, #4]
 8011c32:	3b04      	subs	r3, #4
 8011c34:	429d      	cmp	r5, r3
 8011c36:	461a      	mov	r2, r3
 8011c38:	d32c      	bcc.n	8011c94 <quorem+0xf4>
 8011c3a:	613c      	str	r4, [r7, #16]
 8011c3c:	4638      	mov	r0, r7
 8011c3e:	f001 f91f 	bl	8012e80 <__mcmp>
 8011c42:	2800      	cmp	r0, #0
 8011c44:	db22      	blt.n	8011c8c <quorem+0xec>
 8011c46:	3601      	adds	r6, #1
 8011c48:	4629      	mov	r1, r5
 8011c4a:	2000      	movs	r0, #0
 8011c4c:	f858 2b04 	ldr.w	r2, [r8], #4
 8011c50:	f8d1 c000 	ldr.w	ip, [r1]
 8011c54:	b293      	uxth	r3, r2
 8011c56:	1ac3      	subs	r3, r0, r3
 8011c58:	0c12      	lsrs	r2, r2, #16
 8011c5a:	fa13 f38c 	uxtah	r3, r3, ip
 8011c5e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8011c62:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011c66:	b29b      	uxth	r3, r3
 8011c68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011c6c:	45c1      	cmp	r9, r8
 8011c6e:	f841 3b04 	str.w	r3, [r1], #4
 8011c72:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011c76:	d2e9      	bcs.n	8011c4c <quorem+0xac>
 8011c78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011c7c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011c80:	b922      	cbnz	r2, 8011c8c <quorem+0xec>
 8011c82:	3b04      	subs	r3, #4
 8011c84:	429d      	cmp	r5, r3
 8011c86:	461a      	mov	r2, r3
 8011c88:	d30a      	bcc.n	8011ca0 <quorem+0x100>
 8011c8a:	613c      	str	r4, [r7, #16]
 8011c8c:	4630      	mov	r0, r6
 8011c8e:	b003      	add	sp, #12
 8011c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c94:	6812      	ldr	r2, [r2, #0]
 8011c96:	3b04      	subs	r3, #4
 8011c98:	2a00      	cmp	r2, #0
 8011c9a:	d1ce      	bne.n	8011c3a <quorem+0x9a>
 8011c9c:	3c01      	subs	r4, #1
 8011c9e:	e7c9      	b.n	8011c34 <quorem+0x94>
 8011ca0:	6812      	ldr	r2, [r2, #0]
 8011ca2:	3b04      	subs	r3, #4
 8011ca4:	2a00      	cmp	r2, #0
 8011ca6:	d1f0      	bne.n	8011c8a <quorem+0xea>
 8011ca8:	3c01      	subs	r4, #1
 8011caa:	e7eb      	b.n	8011c84 <quorem+0xe4>
 8011cac:	2000      	movs	r0, #0
 8011cae:	e7ee      	b.n	8011c8e <quorem+0xee>

08011cb0 <_dtoa_r>:
 8011cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cb4:	ed2d 8b02 	vpush	{d8}
 8011cb8:	69c5      	ldr	r5, [r0, #28]
 8011cba:	b091      	sub	sp, #68	; 0x44
 8011cbc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8011cc0:	ec59 8b10 	vmov	r8, r9, d0
 8011cc4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8011cc6:	9106      	str	r1, [sp, #24]
 8011cc8:	4606      	mov	r6, r0
 8011cca:	9208      	str	r2, [sp, #32]
 8011ccc:	930c      	str	r3, [sp, #48]	; 0x30
 8011cce:	b975      	cbnz	r5, 8011cee <_dtoa_r+0x3e>
 8011cd0:	2010      	movs	r0, #16
 8011cd2:	f000 fda5 	bl	8012820 <malloc>
 8011cd6:	4602      	mov	r2, r0
 8011cd8:	61f0      	str	r0, [r6, #28]
 8011cda:	b920      	cbnz	r0, 8011ce6 <_dtoa_r+0x36>
 8011cdc:	4ba6      	ldr	r3, [pc, #664]	; (8011f78 <_dtoa_r+0x2c8>)
 8011cde:	21ef      	movs	r1, #239	; 0xef
 8011ce0:	48a6      	ldr	r0, [pc, #664]	; (8011f7c <_dtoa_r+0x2cc>)
 8011ce2:	f7ff ff3f 	bl	8011b64 <__assert_func>
 8011ce6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011cea:	6005      	str	r5, [r0, #0]
 8011cec:	60c5      	str	r5, [r0, #12]
 8011cee:	69f3      	ldr	r3, [r6, #28]
 8011cf0:	6819      	ldr	r1, [r3, #0]
 8011cf2:	b151      	cbz	r1, 8011d0a <_dtoa_r+0x5a>
 8011cf4:	685a      	ldr	r2, [r3, #4]
 8011cf6:	604a      	str	r2, [r1, #4]
 8011cf8:	2301      	movs	r3, #1
 8011cfa:	4093      	lsls	r3, r2
 8011cfc:	608b      	str	r3, [r1, #8]
 8011cfe:	4630      	mov	r0, r6
 8011d00:	f000 fe82 	bl	8012a08 <_Bfree>
 8011d04:	69f3      	ldr	r3, [r6, #28]
 8011d06:	2200      	movs	r2, #0
 8011d08:	601a      	str	r2, [r3, #0]
 8011d0a:	f1b9 0300 	subs.w	r3, r9, #0
 8011d0e:	bfbb      	ittet	lt
 8011d10:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8011d14:	9303      	strlt	r3, [sp, #12]
 8011d16:	2300      	movge	r3, #0
 8011d18:	2201      	movlt	r2, #1
 8011d1a:	bfac      	ite	ge
 8011d1c:	6023      	strge	r3, [r4, #0]
 8011d1e:	6022      	strlt	r2, [r4, #0]
 8011d20:	4b97      	ldr	r3, [pc, #604]	; (8011f80 <_dtoa_r+0x2d0>)
 8011d22:	9c03      	ldr	r4, [sp, #12]
 8011d24:	43a3      	bics	r3, r4
 8011d26:	d11c      	bne.n	8011d62 <_dtoa_r+0xb2>
 8011d28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011d2a:	f242 730f 	movw	r3, #9999	; 0x270f
 8011d2e:	6013      	str	r3, [r2, #0]
 8011d30:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8011d34:	ea53 0308 	orrs.w	r3, r3, r8
 8011d38:	f000 84fb 	beq.w	8012732 <_dtoa_r+0xa82>
 8011d3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011d3e:	b963      	cbnz	r3, 8011d5a <_dtoa_r+0xaa>
 8011d40:	4b90      	ldr	r3, [pc, #576]	; (8011f84 <_dtoa_r+0x2d4>)
 8011d42:	e020      	b.n	8011d86 <_dtoa_r+0xd6>
 8011d44:	4b90      	ldr	r3, [pc, #576]	; (8011f88 <_dtoa_r+0x2d8>)
 8011d46:	9301      	str	r3, [sp, #4]
 8011d48:	3308      	adds	r3, #8
 8011d4a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8011d4c:	6013      	str	r3, [r2, #0]
 8011d4e:	9801      	ldr	r0, [sp, #4]
 8011d50:	b011      	add	sp, #68	; 0x44
 8011d52:	ecbd 8b02 	vpop	{d8}
 8011d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d5a:	4b8a      	ldr	r3, [pc, #552]	; (8011f84 <_dtoa_r+0x2d4>)
 8011d5c:	9301      	str	r3, [sp, #4]
 8011d5e:	3303      	adds	r3, #3
 8011d60:	e7f3      	b.n	8011d4a <_dtoa_r+0x9a>
 8011d62:	ed9d 8b02 	vldr	d8, [sp, #8]
 8011d66:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d6e:	d10c      	bne.n	8011d8a <_dtoa_r+0xda>
 8011d70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011d72:	2301      	movs	r3, #1
 8011d74:	6013      	str	r3, [r2, #0]
 8011d76:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	f000 84d7 	beq.w	801272c <_dtoa_r+0xa7c>
 8011d7e:	4b83      	ldr	r3, [pc, #524]	; (8011f8c <_dtoa_r+0x2dc>)
 8011d80:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8011d82:	6013      	str	r3, [r2, #0]
 8011d84:	3b01      	subs	r3, #1
 8011d86:	9301      	str	r3, [sp, #4]
 8011d88:	e7e1      	b.n	8011d4e <_dtoa_r+0x9e>
 8011d8a:	aa0e      	add	r2, sp, #56	; 0x38
 8011d8c:	a90f      	add	r1, sp, #60	; 0x3c
 8011d8e:	4630      	mov	r0, r6
 8011d90:	eeb0 0b48 	vmov.f64	d0, d8
 8011d94:	f001 f91a 	bl	8012fcc <__d2b>
 8011d98:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8011d9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011d9e:	4605      	mov	r5, r0
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d046      	beq.n	8011e32 <_dtoa_r+0x182>
 8011da4:	eeb0 7b48 	vmov.f64	d7, d8
 8011da8:	ee18 1a90 	vmov	r1, s17
 8011dac:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8011db0:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8011db4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8011db8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011dbc:	2000      	movs	r0, #0
 8011dbe:	ee07 1a90 	vmov	s15, r1
 8011dc2:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8011dc6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8011f60 <_dtoa_r+0x2b0>
 8011dca:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011dce:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8011f68 <_dtoa_r+0x2b8>
 8011dd2:	eea7 6b05 	vfma.f64	d6, d7, d5
 8011dd6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8011f70 <_dtoa_r+0x2c0>
 8011dda:	ee07 3a90 	vmov	s15, r3
 8011dde:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8011de2:	eeb0 7b46 	vmov.f64	d7, d6
 8011de6:	eea4 7b05 	vfma.f64	d7, d4, d5
 8011dea:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8011dee:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8011df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011df6:	ee16 ba90 	vmov	fp, s13
 8011dfa:	9009      	str	r0, [sp, #36]	; 0x24
 8011dfc:	d508      	bpl.n	8011e10 <_dtoa_r+0x160>
 8011dfe:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8011e02:	eeb4 6b47 	vcmp.f64	d6, d7
 8011e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e0a:	bf18      	it	ne
 8011e0c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8011e10:	f1bb 0f16 	cmp.w	fp, #22
 8011e14:	d82b      	bhi.n	8011e6e <_dtoa_r+0x1be>
 8011e16:	495e      	ldr	r1, [pc, #376]	; (8011f90 <_dtoa_r+0x2e0>)
 8011e18:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8011e1c:	ed91 7b00 	vldr	d7, [r1]
 8011e20:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e28:	d501      	bpl.n	8011e2e <_dtoa_r+0x17e>
 8011e2a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011e2e:	2100      	movs	r1, #0
 8011e30:	e01e      	b.n	8011e70 <_dtoa_r+0x1c0>
 8011e32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011e34:	4413      	add	r3, r2
 8011e36:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8011e3a:	2920      	cmp	r1, #32
 8011e3c:	bfc1      	itttt	gt
 8011e3e:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8011e42:	408c      	lslgt	r4, r1
 8011e44:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8011e48:	fa28 f101 	lsrgt.w	r1, r8, r1
 8011e4c:	bfd6      	itet	le
 8011e4e:	f1c1 0120 	rsble	r1, r1, #32
 8011e52:	4321      	orrgt	r1, r4
 8011e54:	fa08 f101 	lslle.w	r1, r8, r1
 8011e58:	ee07 1a90 	vmov	s15, r1
 8011e5c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8011e60:	3b01      	subs	r3, #1
 8011e62:	ee17 1a90 	vmov	r1, s15
 8011e66:	2001      	movs	r0, #1
 8011e68:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8011e6c:	e7a7      	b.n	8011dbe <_dtoa_r+0x10e>
 8011e6e:	2101      	movs	r1, #1
 8011e70:	1ad2      	subs	r2, r2, r3
 8011e72:	1e53      	subs	r3, r2, #1
 8011e74:	9305      	str	r3, [sp, #20]
 8011e76:	bf45      	ittet	mi
 8011e78:	f1c2 0301 	rsbmi	r3, r2, #1
 8011e7c:	9304      	strmi	r3, [sp, #16]
 8011e7e:	2300      	movpl	r3, #0
 8011e80:	2300      	movmi	r3, #0
 8011e82:	bf4c      	ite	mi
 8011e84:	9305      	strmi	r3, [sp, #20]
 8011e86:	9304      	strpl	r3, [sp, #16]
 8011e88:	f1bb 0f00 	cmp.w	fp, #0
 8011e8c:	910b      	str	r1, [sp, #44]	; 0x2c
 8011e8e:	db18      	blt.n	8011ec2 <_dtoa_r+0x212>
 8011e90:	9b05      	ldr	r3, [sp, #20]
 8011e92:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8011e96:	445b      	add	r3, fp
 8011e98:	9305      	str	r3, [sp, #20]
 8011e9a:	2300      	movs	r3, #0
 8011e9c:	9a06      	ldr	r2, [sp, #24]
 8011e9e:	2a09      	cmp	r2, #9
 8011ea0:	d848      	bhi.n	8011f34 <_dtoa_r+0x284>
 8011ea2:	2a05      	cmp	r2, #5
 8011ea4:	bfc4      	itt	gt
 8011ea6:	3a04      	subgt	r2, #4
 8011ea8:	9206      	strgt	r2, [sp, #24]
 8011eaa:	9a06      	ldr	r2, [sp, #24]
 8011eac:	f1a2 0202 	sub.w	r2, r2, #2
 8011eb0:	bfcc      	ite	gt
 8011eb2:	2400      	movgt	r4, #0
 8011eb4:	2401      	movle	r4, #1
 8011eb6:	2a03      	cmp	r2, #3
 8011eb8:	d847      	bhi.n	8011f4a <_dtoa_r+0x29a>
 8011eba:	e8df f002 	tbb	[pc, r2]
 8011ebe:	2d0b      	.short	0x2d0b
 8011ec0:	392b      	.short	0x392b
 8011ec2:	9b04      	ldr	r3, [sp, #16]
 8011ec4:	2200      	movs	r2, #0
 8011ec6:	eba3 030b 	sub.w	r3, r3, fp
 8011eca:	9304      	str	r3, [sp, #16]
 8011ecc:	920a      	str	r2, [sp, #40]	; 0x28
 8011ece:	f1cb 0300 	rsb	r3, fp, #0
 8011ed2:	e7e3      	b.n	8011e9c <_dtoa_r+0x1ec>
 8011ed4:	2200      	movs	r2, #0
 8011ed6:	9207      	str	r2, [sp, #28]
 8011ed8:	9a08      	ldr	r2, [sp, #32]
 8011eda:	2a00      	cmp	r2, #0
 8011edc:	dc38      	bgt.n	8011f50 <_dtoa_r+0x2a0>
 8011ede:	f04f 0a01 	mov.w	sl, #1
 8011ee2:	46d1      	mov	r9, sl
 8011ee4:	4652      	mov	r2, sl
 8011ee6:	f8cd a020 	str.w	sl, [sp, #32]
 8011eea:	69f7      	ldr	r7, [r6, #28]
 8011eec:	2100      	movs	r1, #0
 8011eee:	2004      	movs	r0, #4
 8011ef0:	f100 0c14 	add.w	ip, r0, #20
 8011ef4:	4594      	cmp	ip, r2
 8011ef6:	d930      	bls.n	8011f5a <_dtoa_r+0x2aa>
 8011ef8:	6079      	str	r1, [r7, #4]
 8011efa:	4630      	mov	r0, r6
 8011efc:	930d      	str	r3, [sp, #52]	; 0x34
 8011efe:	f000 fd43 	bl	8012988 <_Balloc>
 8011f02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011f04:	9001      	str	r0, [sp, #4]
 8011f06:	4602      	mov	r2, r0
 8011f08:	2800      	cmp	r0, #0
 8011f0a:	d145      	bne.n	8011f98 <_dtoa_r+0x2e8>
 8011f0c:	4b21      	ldr	r3, [pc, #132]	; (8011f94 <_dtoa_r+0x2e4>)
 8011f0e:	f240 11af 	movw	r1, #431	; 0x1af
 8011f12:	e6e5      	b.n	8011ce0 <_dtoa_r+0x30>
 8011f14:	2201      	movs	r2, #1
 8011f16:	e7de      	b.n	8011ed6 <_dtoa_r+0x226>
 8011f18:	2200      	movs	r2, #0
 8011f1a:	9207      	str	r2, [sp, #28]
 8011f1c:	9a08      	ldr	r2, [sp, #32]
 8011f1e:	eb0b 0a02 	add.w	sl, fp, r2
 8011f22:	f10a 0901 	add.w	r9, sl, #1
 8011f26:	464a      	mov	r2, r9
 8011f28:	2a01      	cmp	r2, #1
 8011f2a:	bfb8      	it	lt
 8011f2c:	2201      	movlt	r2, #1
 8011f2e:	e7dc      	b.n	8011eea <_dtoa_r+0x23a>
 8011f30:	2201      	movs	r2, #1
 8011f32:	e7f2      	b.n	8011f1a <_dtoa_r+0x26a>
 8011f34:	2401      	movs	r4, #1
 8011f36:	2200      	movs	r2, #0
 8011f38:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8011f3c:	f04f 3aff 	mov.w	sl, #4294967295
 8011f40:	2100      	movs	r1, #0
 8011f42:	46d1      	mov	r9, sl
 8011f44:	2212      	movs	r2, #18
 8011f46:	9108      	str	r1, [sp, #32]
 8011f48:	e7cf      	b.n	8011eea <_dtoa_r+0x23a>
 8011f4a:	2201      	movs	r2, #1
 8011f4c:	9207      	str	r2, [sp, #28]
 8011f4e:	e7f5      	b.n	8011f3c <_dtoa_r+0x28c>
 8011f50:	f8dd a020 	ldr.w	sl, [sp, #32]
 8011f54:	46d1      	mov	r9, sl
 8011f56:	4652      	mov	r2, sl
 8011f58:	e7c7      	b.n	8011eea <_dtoa_r+0x23a>
 8011f5a:	3101      	adds	r1, #1
 8011f5c:	0040      	lsls	r0, r0, #1
 8011f5e:	e7c7      	b.n	8011ef0 <_dtoa_r+0x240>
 8011f60:	636f4361 	.word	0x636f4361
 8011f64:	3fd287a7 	.word	0x3fd287a7
 8011f68:	8b60c8b3 	.word	0x8b60c8b3
 8011f6c:	3fc68a28 	.word	0x3fc68a28
 8011f70:	509f79fb 	.word	0x509f79fb
 8011f74:	3fd34413 	.word	0x3fd34413
 8011f78:	0801e02c 	.word	0x0801e02c
 8011f7c:	0801e273 	.word	0x0801e273
 8011f80:	7ff00000 	.word	0x7ff00000
 8011f84:	0801e26f 	.word	0x0801e26f
 8011f88:	0801e266 	.word	0x0801e266
 8011f8c:	0801e1ad 	.word	0x0801e1ad
 8011f90:	0801e360 	.word	0x0801e360
 8011f94:	0801e2cb 	.word	0x0801e2cb
 8011f98:	69f2      	ldr	r2, [r6, #28]
 8011f9a:	9901      	ldr	r1, [sp, #4]
 8011f9c:	6011      	str	r1, [r2, #0]
 8011f9e:	f1b9 0f0e 	cmp.w	r9, #14
 8011fa2:	d86c      	bhi.n	801207e <_dtoa_r+0x3ce>
 8011fa4:	2c00      	cmp	r4, #0
 8011fa6:	d06a      	beq.n	801207e <_dtoa_r+0x3ce>
 8011fa8:	f1bb 0f00 	cmp.w	fp, #0
 8011fac:	f340 80a0 	ble.w	80120f0 <_dtoa_r+0x440>
 8011fb0:	4ac1      	ldr	r2, [pc, #772]	; (80122b8 <_dtoa_r+0x608>)
 8011fb2:	f00b 010f 	and.w	r1, fp, #15
 8011fb6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8011fba:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8011fbe:	ed92 7b00 	vldr	d7, [r2]
 8011fc2:	ea4f 122b 	mov.w	r2, fp, asr #4
 8011fc6:	f000 8087 	beq.w	80120d8 <_dtoa_r+0x428>
 8011fca:	49bc      	ldr	r1, [pc, #752]	; (80122bc <_dtoa_r+0x60c>)
 8011fcc:	ed91 6b08 	vldr	d6, [r1, #32]
 8011fd0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8011fd4:	ed8d 6b02 	vstr	d6, [sp, #8]
 8011fd8:	f002 020f 	and.w	r2, r2, #15
 8011fdc:	2103      	movs	r1, #3
 8011fde:	48b7      	ldr	r0, [pc, #732]	; (80122bc <_dtoa_r+0x60c>)
 8011fe0:	2a00      	cmp	r2, #0
 8011fe2:	d17b      	bne.n	80120dc <_dtoa_r+0x42c>
 8011fe4:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011fe8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8011fec:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011ff0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011ff2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011ff6:	2a00      	cmp	r2, #0
 8011ff8:	f000 80a0 	beq.w	801213c <_dtoa_r+0x48c>
 8011ffc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8012000:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012008:	f140 8098 	bpl.w	801213c <_dtoa_r+0x48c>
 801200c:	f1b9 0f00 	cmp.w	r9, #0
 8012010:	f000 8094 	beq.w	801213c <_dtoa_r+0x48c>
 8012014:	f1ba 0f00 	cmp.w	sl, #0
 8012018:	dd2f      	ble.n	801207a <_dtoa_r+0x3ca>
 801201a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801201e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012022:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012026:	f10b 32ff 	add.w	r2, fp, #4294967295
 801202a:	3101      	adds	r1, #1
 801202c:	4654      	mov	r4, sl
 801202e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012032:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8012036:	ee07 1a90 	vmov	s15, r1
 801203a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801203e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8012042:	ee15 7a90 	vmov	r7, s11
 8012046:	ec51 0b15 	vmov	r0, r1, d5
 801204a:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 801204e:	2c00      	cmp	r4, #0
 8012050:	d177      	bne.n	8012142 <_dtoa_r+0x492>
 8012052:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8012056:	ee36 6b47 	vsub.f64	d6, d6, d7
 801205a:	ec41 0b17 	vmov	d7, r0, r1
 801205e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012066:	f300 826a 	bgt.w	801253e <_dtoa_r+0x88e>
 801206a:	eeb1 7b47 	vneg.f64	d7, d7
 801206e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012076:	f100 8260 	bmi.w	801253a <_dtoa_r+0x88a>
 801207a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801207e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012080:	2a00      	cmp	r2, #0
 8012082:	f2c0 811d 	blt.w	80122c0 <_dtoa_r+0x610>
 8012086:	f1bb 0f0e 	cmp.w	fp, #14
 801208a:	f300 8119 	bgt.w	80122c0 <_dtoa_r+0x610>
 801208e:	4b8a      	ldr	r3, [pc, #552]	; (80122b8 <_dtoa_r+0x608>)
 8012090:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012094:	ed93 6b00 	vldr	d6, [r3]
 8012098:	9b08      	ldr	r3, [sp, #32]
 801209a:	2b00      	cmp	r3, #0
 801209c:	f280 80b7 	bge.w	801220e <_dtoa_r+0x55e>
 80120a0:	f1b9 0f00 	cmp.w	r9, #0
 80120a4:	f300 80b3 	bgt.w	801220e <_dtoa_r+0x55e>
 80120a8:	f040 8246 	bne.w	8012538 <_dtoa_r+0x888>
 80120ac:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80120b0:	ee26 6b07 	vmul.f64	d6, d6, d7
 80120b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80120b8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80120bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120c0:	464c      	mov	r4, r9
 80120c2:	464f      	mov	r7, r9
 80120c4:	f280 821c 	bge.w	8012500 <_dtoa_r+0x850>
 80120c8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80120cc:	2331      	movs	r3, #49	; 0x31
 80120ce:	f808 3b01 	strb.w	r3, [r8], #1
 80120d2:	f10b 0b01 	add.w	fp, fp, #1
 80120d6:	e218      	b.n	801250a <_dtoa_r+0x85a>
 80120d8:	2102      	movs	r1, #2
 80120da:	e780      	b.n	8011fde <_dtoa_r+0x32e>
 80120dc:	07d4      	lsls	r4, r2, #31
 80120de:	d504      	bpl.n	80120ea <_dtoa_r+0x43a>
 80120e0:	ed90 6b00 	vldr	d6, [r0]
 80120e4:	3101      	adds	r1, #1
 80120e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80120ea:	1052      	asrs	r2, r2, #1
 80120ec:	3008      	adds	r0, #8
 80120ee:	e777      	b.n	8011fe0 <_dtoa_r+0x330>
 80120f0:	d022      	beq.n	8012138 <_dtoa_r+0x488>
 80120f2:	f1cb 0200 	rsb	r2, fp, #0
 80120f6:	4970      	ldr	r1, [pc, #448]	; (80122b8 <_dtoa_r+0x608>)
 80120f8:	f002 000f 	and.w	r0, r2, #15
 80120fc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8012100:	ed91 7b00 	vldr	d7, [r1]
 8012104:	ee28 7b07 	vmul.f64	d7, d8, d7
 8012108:	ed8d 7b02 	vstr	d7, [sp, #8]
 801210c:	486b      	ldr	r0, [pc, #428]	; (80122bc <_dtoa_r+0x60c>)
 801210e:	1112      	asrs	r2, r2, #4
 8012110:	2400      	movs	r4, #0
 8012112:	2102      	movs	r1, #2
 8012114:	b92a      	cbnz	r2, 8012122 <_dtoa_r+0x472>
 8012116:	2c00      	cmp	r4, #0
 8012118:	f43f af6a 	beq.w	8011ff0 <_dtoa_r+0x340>
 801211c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012120:	e766      	b.n	8011ff0 <_dtoa_r+0x340>
 8012122:	07d7      	lsls	r7, r2, #31
 8012124:	d505      	bpl.n	8012132 <_dtoa_r+0x482>
 8012126:	ed90 6b00 	vldr	d6, [r0]
 801212a:	3101      	adds	r1, #1
 801212c:	2401      	movs	r4, #1
 801212e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012132:	1052      	asrs	r2, r2, #1
 8012134:	3008      	adds	r0, #8
 8012136:	e7ed      	b.n	8012114 <_dtoa_r+0x464>
 8012138:	2102      	movs	r1, #2
 801213a:	e759      	b.n	8011ff0 <_dtoa_r+0x340>
 801213c:	465a      	mov	r2, fp
 801213e:	464c      	mov	r4, r9
 8012140:	e775      	b.n	801202e <_dtoa_r+0x37e>
 8012142:	ec41 0b17 	vmov	d7, r0, r1
 8012146:	495c      	ldr	r1, [pc, #368]	; (80122b8 <_dtoa_r+0x608>)
 8012148:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 801214c:	ed11 4b02 	vldr	d4, [r1, #-8]
 8012150:	9901      	ldr	r1, [sp, #4]
 8012152:	440c      	add	r4, r1
 8012154:	9907      	ldr	r1, [sp, #28]
 8012156:	b351      	cbz	r1, 80121ae <_dtoa_r+0x4fe>
 8012158:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801215c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8012160:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012164:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8012168:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801216c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012170:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8012174:	ee14 1a90 	vmov	r1, s9
 8012178:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801217c:	3130      	adds	r1, #48	; 0x30
 801217e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8012182:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801218a:	f808 1b01 	strb.w	r1, [r8], #1
 801218e:	d439      	bmi.n	8012204 <_dtoa_r+0x554>
 8012190:	ee32 5b46 	vsub.f64	d5, d2, d6
 8012194:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8012198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801219c:	d472      	bmi.n	8012284 <_dtoa_r+0x5d4>
 801219e:	45a0      	cmp	r8, r4
 80121a0:	f43f af6b 	beq.w	801207a <_dtoa_r+0x3ca>
 80121a4:	ee27 7b03 	vmul.f64	d7, d7, d3
 80121a8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80121ac:	e7e0      	b.n	8012170 <_dtoa_r+0x4c0>
 80121ae:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80121b2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80121b6:	4620      	mov	r0, r4
 80121b8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80121bc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80121c0:	ee14 1a90 	vmov	r1, s9
 80121c4:	3130      	adds	r1, #48	; 0x30
 80121c6:	f808 1b01 	strb.w	r1, [r8], #1
 80121ca:	45a0      	cmp	r8, r4
 80121cc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80121d0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80121d4:	d118      	bne.n	8012208 <_dtoa_r+0x558>
 80121d6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80121da:	ee37 4b05 	vadd.f64	d4, d7, d5
 80121de:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80121e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121e6:	dc4d      	bgt.n	8012284 <_dtoa_r+0x5d4>
 80121e8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80121ec:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80121f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121f4:	f57f af41 	bpl.w	801207a <_dtoa_r+0x3ca>
 80121f8:	4680      	mov	r8, r0
 80121fa:	3801      	subs	r0, #1
 80121fc:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8012200:	2b30      	cmp	r3, #48	; 0x30
 8012202:	d0f9      	beq.n	80121f8 <_dtoa_r+0x548>
 8012204:	4693      	mov	fp, r2
 8012206:	e02a      	b.n	801225e <_dtoa_r+0x5ae>
 8012208:	ee26 6b03 	vmul.f64	d6, d6, d3
 801220c:	e7d6      	b.n	80121bc <_dtoa_r+0x50c>
 801220e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012212:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8012216:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801221a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801221e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8012222:	ee15 3a10 	vmov	r3, s10
 8012226:	3330      	adds	r3, #48	; 0x30
 8012228:	f808 3b01 	strb.w	r3, [r8], #1
 801222c:	9b01      	ldr	r3, [sp, #4]
 801222e:	eba8 0303 	sub.w	r3, r8, r3
 8012232:	4599      	cmp	r9, r3
 8012234:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8012238:	eea3 7b46 	vfms.f64	d7, d3, d6
 801223c:	d133      	bne.n	80122a6 <_dtoa_r+0x5f6>
 801223e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8012242:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801224a:	dc1a      	bgt.n	8012282 <_dtoa_r+0x5d2>
 801224c:	eeb4 7b46 	vcmp.f64	d7, d6
 8012250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012254:	d103      	bne.n	801225e <_dtoa_r+0x5ae>
 8012256:	ee15 3a10 	vmov	r3, s10
 801225a:	07d9      	lsls	r1, r3, #31
 801225c:	d411      	bmi.n	8012282 <_dtoa_r+0x5d2>
 801225e:	4629      	mov	r1, r5
 8012260:	4630      	mov	r0, r6
 8012262:	f000 fbd1 	bl	8012a08 <_Bfree>
 8012266:	2300      	movs	r3, #0
 8012268:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801226a:	f888 3000 	strb.w	r3, [r8]
 801226e:	f10b 0301 	add.w	r3, fp, #1
 8012272:	6013      	str	r3, [r2, #0]
 8012274:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012276:	2b00      	cmp	r3, #0
 8012278:	f43f ad69 	beq.w	8011d4e <_dtoa_r+0x9e>
 801227c:	f8c3 8000 	str.w	r8, [r3]
 8012280:	e565      	b.n	8011d4e <_dtoa_r+0x9e>
 8012282:	465a      	mov	r2, fp
 8012284:	4643      	mov	r3, r8
 8012286:	4698      	mov	r8, r3
 8012288:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 801228c:	2939      	cmp	r1, #57	; 0x39
 801228e:	d106      	bne.n	801229e <_dtoa_r+0x5ee>
 8012290:	9901      	ldr	r1, [sp, #4]
 8012292:	4299      	cmp	r1, r3
 8012294:	d1f7      	bne.n	8012286 <_dtoa_r+0x5d6>
 8012296:	9801      	ldr	r0, [sp, #4]
 8012298:	2130      	movs	r1, #48	; 0x30
 801229a:	3201      	adds	r2, #1
 801229c:	7001      	strb	r1, [r0, #0]
 801229e:	7819      	ldrb	r1, [r3, #0]
 80122a0:	3101      	adds	r1, #1
 80122a2:	7019      	strb	r1, [r3, #0]
 80122a4:	e7ae      	b.n	8012204 <_dtoa_r+0x554>
 80122a6:	ee27 7b04 	vmul.f64	d7, d7, d4
 80122aa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80122ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122b2:	d1b2      	bne.n	801221a <_dtoa_r+0x56a>
 80122b4:	e7d3      	b.n	801225e <_dtoa_r+0x5ae>
 80122b6:	bf00      	nop
 80122b8:	0801e360 	.word	0x0801e360
 80122bc:	0801e338 	.word	0x0801e338
 80122c0:	9907      	ldr	r1, [sp, #28]
 80122c2:	2900      	cmp	r1, #0
 80122c4:	f000 80d0 	beq.w	8012468 <_dtoa_r+0x7b8>
 80122c8:	9906      	ldr	r1, [sp, #24]
 80122ca:	2901      	cmp	r1, #1
 80122cc:	f300 80b4 	bgt.w	8012438 <_dtoa_r+0x788>
 80122d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80122d2:	2900      	cmp	r1, #0
 80122d4:	f000 80ac 	beq.w	8012430 <_dtoa_r+0x780>
 80122d8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80122dc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80122e0:	461c      	mov	r4, r3
 80122e2:	9309      	str	r3, [sp, #36]	; 0x24
 80122e4:	9b04      	ldr	r3, [sp, #16]
 80122e6:	4413      	add	r3, r2
 80122e8:	9304      	str	r3, [sp, #16]
 80122ea:	9b05      	ldr	r3, [sp, #20]
 80122ec:	2101      	movs	r1, #1
 80122ee:	4413      	add	r3, r2
 80122f0:	4630      	mov	r0, r6
 80122f2:	9305      	str	r3, [sp, #20]
 80122f4:	f000 fc3e 	bl	8012b74 <__i2b>
 80122f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80122fa:	4607      	mov	r7, r0
 80122fc:	f1b8 0f00 	cmp.w	r8, #0
 8012300:	d00d      	beq.n	801231e <_dtoa_r+0x66e>
 8012302:	9a05      	ldr	r2, [sp, #20]
 8012304:	2a00      	cmp	r2, #0
 8012306:	dd0a      	ble.n	801231e <_dtoa_r+0x66e>
 8012308:	4542      	cmp	r2, r8
 801230a:	9904      	ldr	r1, [sp, #16]
 801230c:	bfa8      	it	ge
 801230e:	4642      	movge	r2, r8
 8012310:	1a89      	subs	r1, r1, r2
 8012312:	9104      	str	r1, [sp, #16]
 8012314:	9905      	ldr	r1, [sp, #20]
 8012316:	eba8 0802 	sub.w	r8, r8, r2
 801231a:	1a8a      	subs	r2, r1, r2
 801231c:	9205      	str	r2, [sp, #20]
 801231e:	b303      	cbz	r3, 8012362 <_dtoa_r+0x6b2>
 8012320:	9a07      	ldr	r2, [sp, #28]
 8012322:	2a00      	cmp	r2, #0
 8012324:	f000 80a5 	beq.w	8012472 <_dtoa_r+0x7c2>
 8012328:	2c00      	cmp	r4, #0
 801232a:	dd13      	ble.n	8012354 <_dtoa_r+0x6a4>
 801232c:	4639      	mov	r1, r7
 801232e:	4622      	mov	r2, r4
 8012330:	4630      	mov	r0, r6
 8012332:	930d      	str	r3, [sp, #52]	; 0x34
 8012334:	f000 fcde 	bl	8012cf4 <__pow5mult>
 8012338:	462a      	mov	r2, r5
 801233a:	4601      	mov	r1, r0
 801233c:	4607      	mov	r7, r0
 801233e:	4630      	mov	r0, r6
 8012340:	f000 fc2e 	bl	8012ba0 <__multiply>
 8012344:	4629      	mov	r1, r5
 8012346:	9009      	str	r0, [sp, #36]	; 0x24
 8012348:	4630      	mov	r0, r6
 801234a:	f000 fb5d 	bl	8012a08 <_Bfree>
 801234e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012350:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012352:	4615      	mov	r5, r2
 8012354:	1b1a      	subs	r2, r3, r4
 8012356:	d004      	beq.n	8012362 <_dtoa_r+0x6b2>
 8012358:	4629      	mov	r1, r5
 801235a:	4630      	mov	r0, r6
 801235c:	f000 fcca 	bl	8012cf4 <__pow5mult>
 8012360:	4605      	mov	r5, r0
 8012362:	2101      	movs	r1, #1
 8012364:	4630      	mov	r0, r6
 8012366:	f000 fc05 	bl	8012b74 <__i2b>
 801236a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801236c:	2b00      	cmp	r3, #0
 801236e:	4604      	mov	r4, r0
 8012370:	f340 8081 	ble.w	8012476 <_dtoa_r+0x7c6>
 8012374:	461a      	mov	r2, r3
 8012376:	4601      	mov	r1, r0
 8012378:	4630      	mov	r0, r6
 801237a:	f000 fcbb 	bl	8012cf4 <__pow5mult>
 801237e:	9b06      	ldr	r3, [sp, #24]
 8012380:	2b01      	cmp	r3, #1
 8012382:	4604      	mov	r4, r0
 8012384:	dd7a      	ble.n	801247c <_dtoa_r+0x7cc>
 8012386:	2300      	movs	r3, #0
 8012388:	9309      	str	r3, [sp, #36]	; 0x24
 801238a:	6922      	ldr	r2, [r4, #16]
 801238c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8012390:	6910      	ldr	r0, [r2, #16]
 8012392:	f000 fba1 	bl	8012ad8 <__hi0bits>
 8012396:	f1c0 0020 	rsb	r0, r0, #32
 801239a:	9b05      	ldr	r3, [sp, #20]
 801239c:	4418      	add	r0, r3
 801239e:	f010 001f 	ands.w	r0, r0, #31
 80123a2:	f000 8093 	beq.w	80124cc <_dtoa_r+0x81c>
 80123a6:	f1c0 0220 	rsb	r2, r0, #32
 80123aa:	2a04      	cmp	r2, #4
 80123ac:	f340 8085 	ble.w	80124ba <_dtoa_r+0x80a>
 80123b0:	9b04      	ldr	r3, [sp, #16]
 80123b2:	f1c0 001c 	rsb	r0, r0, #28
 80123b6:	4403      	add	r3, r0
 80123b8:	9304      	str	r3, [sp, #16]
 80123ba:	9b05      	ldr	r3, [sp, #20]
 80123bc:	4480      	add	r8, r0
 80123be:	4403      	add	r3, r0
 80123c0:	9305      	str	r3, [sp, #20]
 80123c2:	9b04      	ldr	r3, [sp, #16]
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	dd05      	ble.n	80123d4 <_dtoa_r+0x724>
 80123c8:	4629      	mov	r1, r5
 80123ca:	461a      	mov	r2, r3
 80123cc:	4630      	mov	r0, r6
 80123ce:	f000 fceb 	bl	8012da8 <__lshift>
 80123d2:	4605      	mov	r5, r0
 80123d4:	9b05      	ldr	r3, [sp, #20]
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	dd05      	ble.n	80123e6 <_dtoa_r+0x736>
 80123da:	4621      	mov	r1, r4
 80123dc:	461a      	mov	r2, r3
 80123de:	4630      	mov	r0, r6
 80123e0:	f000 fce2 	bl	8012da8 <__lshift>
 80123e4:	4604      	mov	r4, r0
 80123e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d071      	beq.n	80124d0 <_dtoa_r+0x820>
 80123ec:	4621      	mov	r1, r4
 80123ee:	4628      	mov	r0, r5
 80123f0:	f000 fd46 	bl	8012e80 <__mcmp>
 80123f4:	2800      	cmp	r0, #0
 80123f6:	da6b      	bge.n	80124d0 <_dtoa_r+0x820>
 80123f8:	2300      	movs	r3, #0
 80123fa:	4629      	mov	r1, r5
 80123fc:	220a      	movs	r2, #10
 80123fe:	4630      	mov	r0, r6
 8012400:	f000 fb24 	bl	8012a4c <__multadd>
 8012404:	9b07      	ldr	r3, [sp, #28]
 8012406:	f10b 3bff 	add.w	fp, fp, #4294967295
 801240a:	4605      	mov	r5, r0
 801240c:	2b00      	cmp	r3, #0
 801240e:	f000 8197 	beq.w	8012740 <_dtoa_r+0xa90>
 8012412:	4639      	mov	r1, r7
 8012414:	2300      	movs	r3, #0
 8012416:	220a      	movs	r2, #10
 8012418:	4630      	mov	r0, r6
 801241a:	f000 fb17 	bl	8012a4c <__multadd>
 801241e:	f1ba 0f00 	cmp.w	sl, #0
 8012422:	4607      	mov	r7, r0
 8012424:	f300 8093 	bgt.w	801254e <_dtoa_r+0x89e>
 8012428:	9b06      	ldr	r3, [sp, #24]
 801242a:	2b02      	cmp	r3, #2
 801242c:	dc57      	bgt.n	80124de <_dtoa_r+0x82e>
 801242e:	e08e      	b.n	801254e <_dtoa_r+0x89e>
 8012430:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012432:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8012436:	e751      	b.n	80122dc <_dtoa_r+0x62c>
 8012438:	f109 34ff 	add.w	r4, r9, #4294967295
 801243c:	42a3      	cmp	r3, r4
 801243e:	bfbf      	itttt	lt
 8012440:	1ae2      	sublt	r2, r4, r3
 8012442:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8012444:	189b      	addlt	r3, r3, r2
 8012446:	930a      	strlt	r3, [sp, #40]	; 0x28
 8012448:	bfae      	itee	ge
 801244a:	1b1c      	subge	r4, r3, r4
 801244c:	4623      	movlt	r3, r4
 801244e:	2400      	movlt	r4, #0
 8012450:	f1b9 0f00 	cmp.w	r9, #0
 8012454:	bfb5      	itete	lt
 8012456:	9a04      	ldrlt	r2, [sp, #16]
 8012458:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801245c:	eba2 0809 	sublt.w	r8, r2, r9
 8012460:	464a      	movge	r2, r9
 8012462:	bfb8      	it	lt
 8012464:	2200      	movlt	r2, #0
 8012466:	e73c      	b.n	80122e2 <_dtoa_r+0x632>
 8012468:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801246c:	9f07      	ldr	r7, [sp, #28]
 801246e:	461c      	mov	r4, r3
 8012470:	e744      	b.n	80122fc <_dtoa_r+0x64c>
 8012472:	461a      	mov	r2, r3
 8012474:	e770      	b.n	8012358 <_dtoa_r+0x6a8>
 8012476:	9b06      	ldr	r3, [sp, #24]
 8012478:	2b01      	cmp	r3, #1
 801247a:	dc18      	bgt.n	80124ae <_dtoa_r+0x7fe>
 801247c:	9b02      	ldr	r3, [sp, #8]
 801247e:	b9b3      	cbnz	r3, 80124ae <_dtoa_r+0x7fe>
 8012480:	9b03      	ldr	r3, [sp, #12]
 8012482:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8012486:	b9a2      	cbnz	r2, 80124b2 <_dtoa_r+0x802>
 8012488:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801248c:	0d12      	lsrs	r2, r2, #20
 801248e:	0512      	lsls	r2, r2, #20
 8012490:	b18a      	cbz	r2, 80124b6 <_dtoa_r+0x806>
 8012492:	9b04      	ldr	r3, [sp, #16]
 8012494:	3301      	adds	r3, #1
 8012496:	9304      	str	r3, [sp, #16]
 8012498:	9b05      	ldr	r3, [sp, #20]
 801249a:	3301      	adds	r3, #1
 801249c:	9305      	str	r3, [sp, #20]
 801249e:	2301      	movs	r3, #1
 80124a0:	9309      	str	r3, [sp, #36]	; 0x24
 80124a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	f47f af70 	bne.w	801238a <_dtoa_r+0x6da>
 80124aa:	2001      	movs	r0, #1
 80124ac:	e775      	b.n	801239a <_dtoa_r+0x6ea>
 80124ae:	2300      	movs	r3, #0
 80124b0:	e7f6      	b.n	80124a0 <_dtoa_r+0x7f0>
 80124b2:	9b02      	ldr	r3, [sp, #8]
 80124b4:	e7f4      	b.n	80124a0 <_dtoa_r+0x7f0>
 80124b6:	9209      	str	r2, [sp, #36]	; 0x24
 80124b8:	e7f3      	b.n	80124a2 <_dtoa_r+0x7f2>
 80124ba:	d082      	beq.n	80123c2 <_dtoa_r+0x712>
 80124bc:	9b04      	ldr	r3, [sp, #16]
 80124be:	321c      	adds	r2, #28
 80124c0:	4413      	add	r3, r2
 80124c2:	9304      	str	r3, [sp, #16]
 80124c4:	9b05      	ldr	r3, [sp, #20]
 80124c6:	4490      	add	r8, r2
 80124c8:	4413      	add	r3, r2
 80124ca:	e779      	b.n	80123c0 <_dtoa_r+0x710>
 80124cc:	4602      	mov	r2, r0
 80124ce:	e7f5      	b.n	80124bc <_dtoa_r+0x80c>
 80124d0:	f1b9 0f00 	cmp.w	r9, #0
 80124d4:	dc36      	bgt.n	8012544 <_dtoa_r+0x894>
 80124d6:	9b06      	ldr	r3, [sp, #24]
 80124d8:	2b02      	cmp	r3, #2
 80124da:	dd33      	ble.n	8012544 <_dtoa_r+0x894>
 80124dc:	46ca      	mov	sl, r9
 80124de:	f1ba 0f00 	cmp.w	sl, #0
 80124e2:	d10d      	bne.n	8012500 <_dtoa_r+0x850>
 80124e4:	4621      	mov	r1, r4
 80124e6:	4653      	mov	r3, sl
 80124e8:	2205      	movs	r2, #5
 80124ea:	4630      	mov	r0, r6
 80124ec:	f000 faae 	bl	8012a4c <__multadd>
 80124f0:	4601      	mov	r1, r0
 80124f2:	4604      	mov	r4, r0
 80124f4:	4628      	mov	r0, r5
 80124f6:	f000 fcc3 	bl	8012e80 <__mcmp>
 80124fa:	2800      	cmp	r0, #0
 80124fc:	f73f ade4 	bgt.w	80120c8 <_dtoa_r+0x418>
 8012500:	9b08      	ldr	r3, [sp, #32]
 8012502:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012506:	ea6f 0b03 	mvn.w	fp, r3
 801250a:	f04f 0900 	mov.w	r9, #0
 801250e:	4621      	mov	r1, r4
 8012510:	4630      	mov	r0, r6
 8012512:	f000 fa79 	bl	8012a08 <_Bfree>
 8012516:	2f00      	cmp	r7, #0
 8012518:	f43f aea1 	beq.w	801225e <_dtoa_r+0x5ae>
 801251c:	f1b9 0f00 	cmp.w	r9, #0
 8012520:	d005      	beq.n	801252e <_dtoa_r+0x87e>
 8012522:	45b9      	cmp	r9, r7
 8012524:	d003      	beq.n	801252e <_dtoa_r+0x87e>
 8012526:	4649      	mov	r1, r9
 8012528:	4630      	mov	r0, r6
 801252a:	f000 fa6d 	bl	8012a08 <_Bfree>
 801252e:	4639      	mov	r1, r7
 8012530:	4630      	mov	r0, r6
 8012532:	f000 fa69 	bl	8012a08 <_Bfree>
 8012536:	e692      	b.n	801225e <_dtoa_r+0x5ae>
 8012538:	2400      	movs	r4, #0
 801253a:	4627      	mov	r7, r4
 801253c:	e7e0      	b.n	8012500 <_dtoa_r+0x850>
 801253e:	4693      	mov	fp, r2
 8012540:	4627      	mov	r7, r4
 8012542:	e5c1      	b.n	80120c8 <_dtoa_r+0x418>
 8012544:	9b07      	ldr	r3, [sp, #28]
 8012546:	46ca      	mov	sl, r9
 8012548:	2b00      	cmp	r3, #0
 801254a:	f000 8100 	beq.w	801274e <_dtoa_r+0xa9e>
 801254e:	f1b8 0f00 	cmp.w	r8, #0
 8012552:	dd05      	ble.n	8012560 <_dtoa_r+0x8b0>
 8012554:	4639      	mov	r1, r7
 8012556:	4642      	mov	r2, r8
 8012558:	4630      	mov	r0, r6
 801255a:	f000 fc25 	bl	8012da8 <__lshift>
 801255e:	4607      	mov	r7, r0
 8012560:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012562:	2b00      	cmp	r3, #0
 8012564:	d05d      	beq.n	8012622 <_dtoa_r+0x972>
 8012566:	6879      	ldr	r1, [r7, #4]
 8012568:	4630      	mov	r0, r6
 801256a:	f000 fa0d 	bl	8012988 <_Balloc>
 801256e:	4680      	mov	r8, r0
 8012570:	b928      	cbnz	r0, 801257e <_dtoa_r+0x8ce>
 8012572:	4b82      	ldr	r3, [pc, #520]	; (801277c <_dtoa_r+0xacc>)
 8012574:	4602      	mov	r2, r0
 8012576:	f240 21ef 	movw	r1, #751	; 0x2ef
 801257a:	f7ff bbb1 	b.w	8011ce0 <_dtoa_r+0x30>
 801257e:	693a      	ldr	r2, [r7, #16]
 8012580:	3202      	adds	r2, #2
 8012582:	0092      	lsls	r2, r2, #2
 8012584:	f107 010c 	add.w	r1, r7, #12
 8012588:	300c      	adds	r0, #12
 801258a:	f7ff fadc 	bl	8011b46 <memcpy>
 801258e:	2201      	movs	r2, #1
 8012590:	4641      	mov	r1, r8
 8012592:	4630      	mov	r0, r6
 8012594:	f000 fc08 	bl	8012da8 <__lshift>
 8012598:	9b01      	ldr	r3, [sp, #4]
 801259a:	3301      	adds	r3, #1
 801259c:	9304      	str	r3, [sp, #16]
 801259e:	9b01      	ldr	r3, [sp, #4]
 80125a0:	4453      	add	r3, sl
 80125a2:	9308      	str	r3, [sp, #32]
 80125a4:	9b02      	ldr	r3, [sp, #8]
 80125a6:	f003 0301 	and.w	r3, r3, #1
 80125aa:	46b9      	mov	r9, r7
 80125ac:	9307      	str	r3, [sp, #28]
 80125ae:	4607      	mov	r7, r0
 80125b0:	9b04      	ldr	r3, [sp, #16]
 80125b2:	4621      	mov	r1, r4
 80125b4:	3b01      	subs	r3, #1
 80125b6:	4628      	mov	r0, r5
 80125b8:	9302      	str	r3, [sp, #8]
 80125ba:	f7ff faf1 	bl	8011ba0 <quorem>
 80125be:	4603      	mov	r3, r0
 80125c0:	3330      	adds	r3, #48	; 0x30
 80125c2:	9005      	str	r0, [sp, #20]
 80125c4:	4649      	mov	r1, r9
 80125c6:	4628      	mov	r0, r5
 80125c8:	9309      	str	r3, [sp, #36]	; 0x24
 80125ca:	f000 fc59 	bl	8012e80 <__mcmp>
 80125ce:	463a      	mov	r2, r7
 80125d0:	4682      	mov	sl, r0
 80125d2:	4621      	mov	r1, r4
 80125d4:	4630      	mov	r0, r6
 80125d6:	f000 fc6f 	bl	8012eb8 <__mdiff>
 80125da:	68c2      	ldr	r2, [r0, #12]
 80125dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80125de:	4680      	mov	r8, r0
 80125e0:	bb0a      	cbnz	r2, 8012626 <_dtoa_r+0x976>
 80125e2:	4601      	mov	r1, r0
 80125e4:	4628      	mov	r0, r5
 80125e6:	f000 fc4b 	bl	8012e80 <__mcmp>
 80125ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80125ec:	4602      	mov	r2, r0
 80125ee:	4641      	mov	r1, r8
 80125f0:	4630      	mov	r0, r6
 80125f2:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 80125f6:	f000 fa07 	bl	8012a08 <_Bfree>
 80125fa:	9b06      	ldr	r3, [sp, #24]
 80125fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80125fe:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8012602:	ea43 0102 	orr.w	r1, r3, r2
 8012606:	9b07      	ldr	r3, [sp, #28]
 8012608:	4319      	orrs	r1, r3
 801260a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801260c:	d10d      	bne.n	801262a <_dtoa_r+0x97a>
 801260e:	2b39      	cmp	r3, #57	; 0x39
 8012610:	d029      	beq.n	8012666 <_dtoa_r+0x9b6>
 8012612:	f1ba 0f00 	cmp.w	sl, #0
 8012616:	dd01      	ble.n	801261c <_dtoa_r+0x96c>
 8012618:	9b05      	ldr	r3, [sp, #20]
 801261a:	3331      	adds	r3, #49	; 0x31
 801261c:	9a02      	ldr	r2, [sp, #8]
 801261e:	7013      	strb	r3, [r2, #0]
 8012620:	e775      	b.n	801250e <_dtoa_r+0x85e>
 8012622:	4638      	mov	r0, r7
 8012624:	e7b8      	b.n	8012598 <_dtoa_r+0x8e8>
 8012626:	2201      	movs	r2, #1
 8012628:	e7e1      	b.n	80125ee <_dtoa_r+0x93e>
 801262a:	f1ba 0f00 	cmp.w	sl, #0
 801262e:	db06      	blt.n	801263e <_dtoa_r+0x98e>
 8012630:	9906      	ldr	r1, [sp, #24]
 8012632:	ea41 0a0a 	orr.w	sl, r1, sl
 8012636:	9907      	ldr	r1, [sp, #28]
 8012638:	ea5a 0a01 	orrs.w	sl, sl, r1
 801263c:	d120      	bne.n	8012680 <_dtoa_r+0x9d0>
 801263e:	2a00      	cmp	r2, #0
 8012640:	ddec      	ble.n	801261c <_dtoa_r+0x96c>
 8012642:	4629      	mov	r1, r5
 8012644:	2201      	movs	r2, #1
 8012646:	4630      	mov	r0, r6
 8012648:	9304      	str	r3, [sp, #16]
 801264a:	f000 fbad 	bl	8012da8 <__lshift>
 801264e:	4621      	mov	r1, r4
 8012650:	4605      	mov	r5, r0
 8012652:	f000 fc15 	bl	8012e80 <__mcmp>
 8012656:	2800      	cmp	r0, #0
 8012658:	9b04      	ldr	r3, [sp, #16]
 801265a:	dc02      	bgt.n	8012662 <_dtoa_r+0x9b2>
 801265c:	d1de      	bne.n	801261c <_dtoa_r+0x96c>
 801265e:	07da      	lsls	r2, r3, #31
 8012660:	d5dc      	bpl.n	801261c <_dtoa_r+0x96c>
 8012662:	2b39      	cmp	r3, #57	; 0x39
 8012664:	d1d8      	bne.n	8012618 <_dtoa_r+0x968>
 8012666:	9a02      	ldr	r2, [sp, #8]
 8012668:	2339      	movs	r3, #57	; 0x39
 801266a:	7013      	strb	r3, [r2, #0]
 801266c:	4643      	mov	r3, r8
 801266e:	4698      	mov	r8, r3
 8012670:	3b01      	subs	r3, #1
 8012672:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8012676:	2a39      	cmp	r2, #57	; 0x39
 8012678:	d051      	beq.n	801271e <_dtoa_r+0xa6e>
 801267a:	3201      	adds	r2, #1
 801267c:	701a      	strb	r2, [r3, #0]
 801267e:	e746      	b.n	801250e <_dtoa_r+0x85e>
 8012680:	2a00      	cmp	r2, #0
 8012682:	dd03      	ble.n	801268c <_dtoa_r+0x9dc>
 8012684:	2b39      	cmp	r3, #57	; 0x39
 8012686:	d0ee      	beq.n	8012666 <_dtoa_r+0x9b6>
 8012688:	3301      	adds	r3, #1
 801268a:	e7c7      	b.n	801261c <_dtoa_r+0x96c>
 801268c:	9a04      	ldr	r2, [sp, #16]
 801268e:	9908      	ldr	r1, [sp, #32]
 8012690:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012694:	428a      	cmp	r2, r1
 8012696:	d02b      	beq.n	80126f0 <_dtoa_r+0xa40>
 8012698:	4629      	mov	r1, r5
 801269a:	2300      	movs	r3, #0
 801269c:	220a      	movs	r2, #10
 801269e:	4630      	mov	r0, r6
 80126a0:	f000 f9d4 	bl	8012a4c <__multadd>
 80126a4:	45b9      	cmp	r9, r7
 80126a6:	4605      	mov	r5, r0
 80126a8:	f04f 0300 	mov.w	r3, #0
 80126ac:	f04f 020a 	mov.w	r2, #10
 80126b0:	4649      	mov	r1, r9
 80126b2:	4630      	mov	r0, r6
 80126b4:	d107      	bne.n	80126c6 <_dtoa_r+0xa16>
 80126b6:	f000 f9c9 	bl	8012a4c <__multadd>
 80126ba:	4681      	mov	r9, r0
 80126bc:	4607      	mov	r7, r0
 80126be:	9b04      	ldr	r3, [sp, #16]
 80126c0:	3301      	adds	r3, #1
 80126c2:	9304      	str	r3, [sp, #16]
 80126c4:	e774      	b.n	80125b0 <_dtoa_r+0x900>
 80126c6:	f000 f9c1 	bl	8012a4c <__multadd>
 80126ca:	4639      	mov	r1, r7
 80126cc:	4681      	mov	r9, r0
 80126ce:	2300      	movs	r3, #0
 80126d0:	220a      	movs	r2, #10
 80126d2:	4630      	mov	r0, r6
 80126d4:	f000 f9ba 	bl	8012a4c <__multadd>
 80126d8:	4607      	mov	r7, r0
 80126da:	e7f0      	b.n	80126be <_dtoa_r+0xa0e>
 80126dc:	f1ba 0f00 	cmp.w	sl, #0
 80126e0:	9a01      	ldr	r2, [sp, #4]
 80126e2:	bfcc      	ite	gt
 80126e4:	46d0      	movgt	r8, sl
 80126e6:	f04f 0801 	movle.w	r8, #1
 80126ea:	4490      	add	r8, r2
 80126ec:	f04f 0900 	mov.w	r9, #0
 80126f0:	4629      	mov	r1, r5
 80126f2:	2201      	movs	r2, #1
 80126f4:	4630      	mov	r0, r6
 80126f6:	9302      	str	r3, [sp, #8]
 80126f8:	f000 fb56 	bl	8012da8 <__lshift>
 80126fc:	4621      	mov	r1, r4
 80126fe:	4605      	mov	r5, r0
 8012700:	f000 fbbe 	bl	8012e80 <__mcmp>
 8012704:	2800      	cmp	r0, #0
 8012706:	dcb1      	bgt.n	801266c <_dtoa_r+0x9bc>
 8012708:	d102      	bne.n	8012710 <_dtoa_r+0xa60>
 801270a:	9b02      	ldr	r3, [sp, #8]
 801270c:	07db      	lsls	r3, r3, #31
 801270e:	d4ad      	bmi.n	801266c <_dtoa_r+0x9bc>
 8012710:	4643      	mov	r3, r8
 8012712:	4698      	mov	r8, r3
 8012714:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012718:	2a30      	cmp	r2, #48	; 0x30
 801271a:	d0fa      	beq.n	8012712 <_dtoa_r+0xa62>
 801271c:	e6f7      	b.n	801250e <_dtoa_r+0x85e>
 801271e:	9a01      	ldr	r2, [sp, #4]
 8012720:	429a      	cmp	r2, r3
 8012722:	d1a4      	bne.n	801266e <_dtoa_r+0x9be>
 8012724:	f10b 0b01 	add.w	fp, fp, #1
 8012728:	2331      	movs	r3, #49	; 0x31
 801272a:	e778      	b.n	801261e <_dtoa_r+0x96e>
 801272c:	4b14      	ldr	r3, [pc, #80]	; (8012780 <_dtoa_r+0xad0>)
 801272e:	f7ff bb2a 	b.w	8011d86 <_dtoa_r+0xd6>
 8012732:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012734:	2b00      	cmp	r3, #0
 8012736:	f47f ab05 	bne.w	8011d44 <_dtoa_r+0x94>
 801273a:	4b12      	ldr	r3, [pc, #72]	; (8012784 <_dtoa_r+0xad4>)
 801273c:	f7ff bb23 	b.w	8011d86 <_dtoa_r+0xd6>
 8012740:	f1ba 0f00 	cmp.w	sl, #0
 8012744:	dc03      	bgt.n	801274e <_dtoa_r+0xa9e>
 8012746:	9b06      	ldr	r3, [sp, #24]
 8012748:	2b02      	cmp	r3, #2
 801274a:	f73f aec8 	bgt.w	80124de <_dtoa_r+0x82e>
 801274e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012752:	4621      	mov	r1, r4
 8012754:	4628      	mov	r0, r5
 8012756:	f7ff fa23 	bl	8011ba0 <quorem>
 801275a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801275e:	f808 3b01 	strb.w	r3, [r8], #1
 8012762:	9a01      	ldr	r2, [sp, #4]
 8012764:	eba8 0202 	sub.w	r2, r8, r2
 8012768:	4592      	cmp	sl, r2
 801276a:	ddb7      	ble.n	80126dc <_dtoa_r+0xa2c>
 801276c:	4629      	mov	r1, r5
 801276e:	2300      	movs	r3, #0
 8012770:	220a      	movs	r2, #10
 8012772:	4630      	mov	r0, r6
 8012774:	f000 f96a 	bl	8012a4c <__multadd>
 8012778:	4605      	mov	r5, r0
 801277a:	e7ea      	b.n	8012752 <_dtoa_r+0xaa2>
 801277c:	0801e2cb 	.word	0x0801e2cb
 8012780:	0801e1ac 	.word	0x0801e1ac
 8012784:	0801e266 	.word	0x0801e266

08012788 <_free_r>:
 8012788:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801278a:	2900      	cmp	r1, #0
 801278c:	d044      	beq.n	8012818 <_free_r+0x90>
 801278e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012792:	9001      	str	r0, [sp, #4]
 8012794:	2b00      	cmp	r3, #0
 8012796:	f1a1 0404 	sub.w	r4, r1, #4
 801279a:	bfb8      	it	lt
 801279c:	18e4      	addlt	r4, r4, r3
 801279e:	f000 f8e7 	bl	8012970 <__malloc_lock>
 80127a2:	4a1e      	ldr	r2, [pc, #120]	; (801281c <_free_r+0x94>)
 80127a4:	9801      	ldr	r0, [sp, #4]
 80127a6:	6813      	ldr	r3, [r2, #0]
 80127a8:	b933      	cbnz	r3, 80127b8 <_free_r+0x30>
 80127aa:	6063      	str	r3, [r4, #4]
 80127ac:	6014      	str	r4, [r2, #0]
 80127ae:	b003      	add	sp, #12
 80127b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80127b4:	f000 b8e2 	b.w	801297c <__malloc_unlock>
 80127b8:	42a3      	cmp	r3, r4
 80127ba:	d908      	bls.n	80127ce <_free_r+0x46>
 80127bc:	6825      	ldr	r5, [r4, #0]
 80127be:	1961      	adds	r1, r4, r5
 80127c0:	428b      	cmp	r3, r1
 80127c2:	bf01      	itttt	eq
 80127c4:	6819      	ldreq	r1, [r3, #0]
 80127c6:	685b      	ldreq	r3, [r3, #4]
 80127c8:	1949      	addeq	r1, r1, r5
 80127ca:	6021      	streq	r1, [r4, #0]
 80127cc:	e7ed      	b.n	80127aa <_free_r+0x22>
 80127ce:	461a      	mov	r2, r3
 80127d0:	685b      	ldr	r3, [r3, #4]
 80127d2:	b10b      	cbz	r3, 80127d8 <_free_r+0x50>
 80127d4:	42a3      	cmp	r3, r4
 80127d6:	d9fa      	bls.n	80127ce <_free_r+0x46>
 80127d8:	6811      	ldr	r1, [r2, #0]
 80127da:	1855      	adds	r5, r2, r1
 80127dc:	42a5      	cmp	r5, r4
 80127de:	d10b      	bne.n	80127f8 <_free_r+0x70>
 80127e0:	6824      	ldr	r4, [r4, #0]
 80127e2:	4421      	add	r1, r4
 80127e4:	1854      	adds	r4, r2, r1
 80127e6:	42a3      	cmp	r3, r4
 80127e8:	6011      	str	r1, [r2, #0]
 80127ea:	d1e0      	bne.n	80127ae <_free_r+0x26>
 80127ec:	681c      	ldr	r4, [r3, #0]
 80127ee:	685b      	ldr	r3, [r3, #4]
 80127f0:	6053      	str	r3, [r2, #4]
 80127f2:	440c      	add	r4, r1
 80127f4:	6014      	str	r4, [r2, #0]
 80127f6:	e7da      	b.n	80127ae <_free_r+0x26>
 80127f8:	d902      	bls.n	8012800 <_free_r+0x78>
 80127fa:	230c      	movs	r3, #12
 80127fc:	6003      	str	r3, [r0, #0]
 80127fe:	e7d6      	b.n	80127ae <_free_r+0x26>
 8012800:	6825      	ldr	r5, [r4, #0]
 8012802:	1961      	adds	r1, r4, r5
 8012804:	428b      	cmp	r3, r1
 8012806:	bf04      	itt	eq
 8012808:	6819      	ldreq	r1, [r3, #0]
 801280a:	685b      	ldreq	r3, [r3, #4]
 801280c:	6063      	str	r3, [r4, #4]
 801280e:	bf04      	itt	eq
 8012810:	1949      	addeq	r1, r1, r5
 8012812:	6021      	streq	r1, [r4, #0]
 8012814:	6054      	str	r4, [r2, #4]
 8012816:	e7ca      	b.n	80127ae <_free_r+0x26>
 8012818:	b003      	add	sp, #12
 801281a:	bd30      	pop	{r4, r5, pc}
 801281c:	2400d738 	.word	0x2400d738

08012820 <malloc>:
 8012820:	4b02      	ldr	r3, [pc, #8]	; (801282c <malloc+0xc>)
 8012822:	4601      	mov	r1, r0
 8012824:	6818      	ldr	r0, [r3, #0]
 8012826:	f000 b823 	b.w	8012870 <_malloc_r>
 801282a:	bf00      	nop
 801282c:	24000470 	.word	0x24000470

08012830 <sbrk_aligned>:
 8012830:	b570      	push	{r4, r5, r6, lr}
 8012832:	4e0e      	ldr	r6, [pc, #56]	; (801286c <sbrk_aligned+0x3c>)
 8012834:	460c      	mov	r4, r1
 8012836:	6831      	ldr	r1, [r6, #0]
 8012838:	4605      	mov	r5, r0
 801283a:	b911      	cbnz	r1, 8012842 <sbrk_aligned+0x12>
 801283c:	f000 fe52 	bl	80134e4 <_sbrk_r>
 8012840:	6030      	str	r0, [r6, #0]
 8012842:	4621      	mov	r1, r4
 8012844:	4628      	mov	r0, r5
 8012846:	f000 fe4d 	bl	80134e4 <_sbrk_r>
 801284a:	1c43      	adds	r3, r0, #1
 801284c:	d00a      	beq.n	8012864 <sbrk_aligned+0x34>
 801284e:	1cc4      	adds	r4, r0, #3
 8012850:	f024 0403 	bic.w	r4, r4, #3
 8012854:	42a0      	cmp	r0, r4
 8012856:	d007      	beq.n	8012868 <sbrk_aligned+0x38>
 8012858:	1a21      	subs	r1, r4, r0
 801285a:	4628      	mov	r0, r5
 801285c:	f000 fe42 	bl	80134e4 <_sbrk_r>
 8012860:	3001      	adds	r0, #1
 8012862:	d101      	bne.n	8012868 <sbrk_aligned+0x38>
 8012864:	f04f 34ff 	mov.w	r4, #4294967295
 8012868:	4620      	mov	r0, r4
 801286a:	bd70      	pop	{r4, r5, r6, pc}
 801286c:	2400d73c 	.word	0x2400d73c

08012870 <_malloc_r>:
 8012870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012874:	1ccd      	adds	r5, r1, #3
 8012876:	f025 0503 	bic.w	r5, r5, #3
 801287a:	3508      	adds	r5, #8
 801287c:	2d0c      	cmp	r5, #12
 801287e:	bf38      	it	cc
 8012880:	250c      	movcc	r5, #12
 8012882:	2d00      	cmp	r5, #0
 8012884:	4607      	mov	r7, r0
 8012886:	db01      	blt.n	801288c <_malloc_r+0x1c>
 8012888:	42a9      	cmp	r1, r5
 801288a:	d905      	bls.n	8012898 <_malloc_r+0x28>
 801288c:	230c      	movs	r3, #12
 801288e:	603b      	str	r3, [r7, #0]
 8012890:	2600      	movs	r6, #0
 8012892:	4630      	mov	r0, r6
 8012894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012898:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801296c <_malloc_r+0xfc>
 801289c:	f000 f868 	bl	8012970 <__malloc_lock>
 80128a0:	f8d8 3000 	ldr.w	r3, [r8]
 80128a4:	461c      	mov	r4, r3
 80128a6:	bb5c      	cbnz	r4, 8012900 <_malloc_r+0x90>
 80128a8:	4629      	mov	r1, r5
 80128aa:	4638      	mov	r0, r7
 80128ac:	f7ff ffc0 	bl	8012830 <sbrk_aligned>
 80128b0:	1c43      	adds	r3, r0, #1
 80128b2:	4604      	mov	r4, r0
 80128b4:	d155      	bne.n	8012962 <_malloc_r+0xf2>
 80128b6:	f8d8 4000 	ldr.w	r4, [r8]
 80128ba:	4626      	mov	r6, r4
 80128bc:	2e00      	cmp	r6, #0
 80128be:	d145      	bne.n	801294c <_malloc_r+0xdc>
 80128c0:	2c00      	cmp	r4, #0
 80128c2:	d048      	beq.n	8012956 <_malloc_r+0xe6>
 80128c4:	6823      	ldr	r3, [r4, #0]
 80128c6:	4631      	mov	r1, r6
 80128c8:	4638      	mov	r0, r7
 80128ca:	eb04 0903 	add.w	r9, r4, r3
 80128ce:	f000 fe09 	bl	80134e4 <_sbrk_r>
 80128d2:	4581      	cmp	r9, r0
 80128d4:	d13f      	bne.n	8012956 <_malloc_r+0xe6>
 80128d6:	6821      	ldr	r1, [r4, #0]
 80128d8:	1a6d      	subs	r5, r5, r1
 80128da:	4629      	mov	r1, r5
 80128dc:	4638      	mov	r0, r7
 80128de:	f7ff ffa7 	bl	8012830 <sbrk_aligned>
 80128e2:	3001      	adds	r0, #1
 80128e4:	d037      	beq.n	8012956 <_malloc_r+0xe6>
 80128e6:	6823      	ldr	r3, [r4, #0]
 80128e8:	442b      	add	r3, r5
 80128ea:	6023      	str	r3, [r4, #0]
 80128ec:	f8d8 3000 	ldr.w	r3, [r8]
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d038      	beq.n	8012966 <_malloc_r+0xf6>
 80128f4:	685a      	ldr	r2, [r3, #4]
 80128f6:	42a2      	cmp	r2, r4
 80128f8:	d12b      	bne.n	8012952 <_malloc_r+0xe2>
 80128fa:	2200      	movs	r2, #0
 80128fc:	605a      	str	r2, [r3, #4]
 80128fe:	e00f      	b.n	8012920 <_malloc_r+0xb0>
 8012900:	6822      	ldr	r2, [r4, #0]
 8012902:	1b52      	subs	r2, r2, r5
 8012904:	d41f      	bmi.n	8012946 <_malloc_r+0xd6>
 8012906:	2a0b      	cmp	r2, #11
 8012908:	d917      	bls.n	801293a <_malloc_r+0xca>
 801290a:	1961      	adds	r1, r4, r5
 801290c:	42a3      	cmp	r3, r4
 801290e:	6025      	str	r5, [r4, #0]
 8012910:	bf18      	it	ne
 8012912:	6059      	strne	r1, [r3, #4]
 8012914:	6863      	ldr	r3, [r4, #4]
 8012916:	bf08      	it	eq
 8012918:	f8c8 1000 	streq.w	r1, [r8]
 801291c:	5162      	str	r2, [r4, r5]
 801291e:	604b      	str	r3, [r1, #4]
 8012920:	4638      	mov	r0, r7
 8012922:	f104 060b 	add.w	r6, r4, #11
 8012926:	f000 f829 	bl	801297c <__malloc_unlock>
 801292a:	f026 0607 	bic.w	r6, r6, #7
 801292e:	1d23      	adds	r3, r4, #4
 8012930:	1af2      	subs	r2, r6, r3
 8012932:	d0ae      	beq.n	8012892 <_malloc_r+0x22>
 8012934:	1b9b      	subs	r3, r3, r6
 8012936:	50a3      	str	r3, [r4, r2]
 8012938:	e7ab      	b.n	8012892 <_malloc_r+0x22>
 801293a:	42a3      	cmp	r3, r4
 801293c:	6862      	ldr	r2, [r4, #4]
 801293e:	d1dd      	bne.n	80128fc <_malloc_r+0x8c>
 8012940:	f8c8 2000 	str.w	r2, [r8]
 8012944:	e7ec      	b.n	8012920 <_malloc_r+0xb0>
 8012946:	4623      	mov	r3, r4
 8012948:	6864      	ldr	r4, [r4, #4]
 801294a:	e7ac      	b.n	80128a6 <_malloc_r+0x36>
 801294c:	4634      	mov	r4, r6
 801294e:	6876      	ldr	r6, [r6, #4]
 8012950:	e7b4      	b.n	80128bc <_malloc_r+0x4c>
 8012952:	4613      	mov	r3, r2
 8012954:	e7cc      	b.n	80128f0 <_malloc_r+0x80>
 8012956:	230c      	movs	r3, #12
 8012958:	603b      	str	r3, [r7, #0]
 801295a:	4638      	mov	r0, r7
 801295c:	f000 f80e 	bl	801297c <__malloc_unlock>
 8012960:	e797      	b.n	8012892 <_malloc_r+0x22>
 8012962:	6025      	str	r5, [r4, #0]
 8012964:	e7dc      	b.n	8012920 <_malloc_r+0xb0>
 8012966:	605b      	str	r3, [r3, #4]
 8012968:	deff      	udf	#255	; 0xff
 801296a:	bf00      	nop
 801296c:	2400d738 	.word	0x2400d738

08012970 <__malloc_lock>:
 8012970:	4801      	ldr	r0, [pc, #4]	; (8012978 <__malloc_lock+0x8>)
 8012972:	f7ff b8de 	b.w	8011b32 <__retarget_lock_acquire_recursive>
 8012976:	bf00      	nop
 8012978:	2400d734 	.word	0x2400d734

0801297c <__malloc_unlock>:
 801297c:	4801      	ldr	r0, [pc, #4]	; (8012984 <__malloc_unlock+0x8>)
 801297e:	f7ff b8d9 	b.w	8011b34 <__retarget_lock_release_recursive>
 8012982:	bf00      	nop
 8012984:	2400d734 	.word	0x2400d734

08012988 <_Balloc>:
 8012988:	b570      	push	{r4, r5, r6, lr}
 801298a:	69c6      	ldr	r6, [r0, #28]
 801298c:	4604      	mov	r4, r0
 801298e:	460d      	mov	r5, r1
 8012990:	b976      	cbnz	r6, 80129b0 <_Balloc+0x28>
 8012992:	2010      	movs	r0, #16
 8012994:	f7ff ff44 	bl	8012820 <malloc>
 8012998:	4602      	mov	r2, r0
 801299a:	61e0      	str	r0, [r4, #28]
 801299c:	b920      	cbnz	r0, 80129a8 <_Balloc+0x20>
 801299e:	4b18      	ldr	r3, [pc, #96]	; (8012a00 <_Balloc+0x78>)
 80129a0:	4818      	ldr	r0, [pc, #96]	; (8012a04 <_Balloc+0x7c>)
 80129a2:	216b      	movs	r1, #107	; 0x6b
 80129a4:	f7ff f8de 	bl	8011b64 <__assert_func>
 80129a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80129ac:	6006      	str	r6, [r0, #0]
 80129ae:	60c6      	str	r6, [r0, #12]
 80129b0:	69e6      	ldr	r6, [r4, #28]
 80129b2:	68f3      	ldr	r3, [r6, #12]
 80129b4:	b183      	cbz	r3, 80129d8 <_Balloc+0x50>
 80129b6:	69e3      	ldr	r3, [r4, #28]
 80129b8:	68db      	ldr	r3, [r3, #12]
 80129ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80129be:	b9b8      	cbnz	r0, 80129f0 <_Balloc+0x68>
 80129c0:	2101      	movs	r1, #1
 80129c2:	fa01 f605 	lsl.w	r6, r1, r5
 80129c6:	1d72      	adds	r2, r6, #5
 80129c8:	0092      	lsls	r2, r2, #2
 80129ca:	4620      	mov	r0, r4
 80129cc:	f000 fda1 	bl	8013512 <_calloc_r>
 80129d0:	b160      	cbz	r0, 80129ec <_Balloc+0x64>
 80129d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80129d6:	e00e      	b.n	80129f6 <_Balloc+0x6e>
 80129d8:	2221      	movs	r2, #33	; 0x21
 80129da:	2104      	movs	r1, #4
 80129dc:	4620      	mov	r0, r4
 80129de:	f000 fd98 	bl	8013512 <_calloc_r>
 80129e2:	69e3      	ldr	r3, [r4, #28]
 80129e4:	60f0      	str	r0, [r6, #12]
 80129e6:	68db      	ldr	r3, [r3, #12]
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d1e4      	bne.n	80129b6 <_Balloc+0x2e>
 80129ec:	2000      	movs	r0, #0
 80129ee:	bd70      	pop	{r4, r5, r6, pc}
 80129f0:	6802      	ldr	r2, [r0, #0]
 80129f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80129f6:	2300      	movs	r3, #0
 80129f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80129fc:	e7f7      	b.n	80129ee <_Balloc+0x66>
 80129fe:	bf00      	nop
 8012a00:	0801e02c 	.word	0x0801e02c
 8012a04:	0801e2dc 	.word	0x0801e2dc

08012a08 <_Bfree>:
 8012a08:	b570      	push	{r4, r5, r6, lr}
 8012a0a:	69c6      	ldr	r6, [r0, #28]
 8012a0c:	4605      	mov	r5, r0
 8012a0e:	460c      	mov	r4, r1
 8012a10:	b976      	cbnz	r6, 8012a30 <_Bfree+0x28>
 8012a12:	2010      	movs	r0, #16
 8012a14:	f7ff ff04 	bl	8012820 <malloc>
 8012a18:	4602      	mov	r2, r0
 8012a1a:	61e8      	str	r0, [r5, #28]
 8012a1c:	b920      	cbnz	r0, 8012a28 <_Bfree+0x20>
 8012a1e:	4b09      	ldr	r3, [pc, #36]	; (8012a44 <_Bfree+0x3c>)
 8012a20:	4809      	ldr	r0, [pc, #36]	; (8012a48 <_Bfree+0x40>)
 8012a22:	218f      	movs	r1, #143	; 0x8f
 8012a24:	f7ff f89e 	bl	8011b64 <__assert_func>
 8012a28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012a2c:	6006      	str	r6, [r0, #0]
 8012a2e:	60c6      	str	r6, [r0, #12]
 8012a30:	b13c      	cbz	r4, 8012a42 <_Bfree+0x3a>
 8012a32:	69eb      	ldr	r3, [r5, #28]
 8012a34:	6862      	ldr	r2, [r4, #4]
 8012a36:	68db      	ldr	r3, [r3, #12]
 8012a38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012a3c:	6021      	str	r1, [r4, #0]
 8012a3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012a42:	bd70      	pop	{r4, r5, r6, pc}
 8012a44:	0801e02c 	.word	0x0801e02c
 8012a48:	0801e2dc 	.word	0x0801e2dc

08012a4c <__multadd>:
 8012a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a50:	690d      	ldr	r5, [r1, #16]
 8012a52:	4607      	mov	r7, r0
 8012a54:	460c      	mov	r4, r1
 8012a56:	461e      	mov	r6, r3
 8012a58:	f101 0c14 	add.w	ip, r1, #20
 8012a5c:	2000      	movs	r0, #0
 8012a5e:	f8dc 3000 	ldr.w	r3, [ip]
 8012a62:	b299      	uxth	r1, r3
 8012a64:	fb02 6101 	mla	r1, r2, r1, r6
 8012a68:	0c1e      	lsrs	r6, r3, #16
 8012a6a:	0c0b      	lsrs	r3, r1, #16
 8012a6c:	fb02 3306 	mla	r3, r2, r6, r3
 8012a70:	b289      	uxth	r1, r1
 8012a72:	3001      	adds	r0, #1
 8012a74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012a78:	4285      	cmp	r5, r0
 8012a7a:	f84c 1b04 	str.w	r1, [ip], #4
 8012a7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012a82:	dcec      	bgt.n	8012a5e <__multadd+0x12>
 8012a84:	b30e      	cbz	r6, 8012aca <__multadd+0x7e>
 8012a86:	68a3      	ldr	r3, [r4, #8]
 8012a88:	42ab      	cmp	r3, r5
 8012a8a:	dc19      	bgt.n	8012ac0 <__multadd+0x74>
 8012a8c:	6861      	ldr	r1, [r4, #4]
 8012a8e:	4638      	mov	r0, r7
 8012a90:	3101      	adds	r1, #1
 8012a92:	f7ff ff79 	bl	8012988 <_Balloc>
 8012a96:	4680      	mov	r8, r0
 8012a98:	b928      	cbnz	r0, 8012aa6 <__multadd+0x5a>
 8012a9a:	4602      	mov	r2, r0
 8012a9c:	4b0c      	ldr	r3, [pc, #48]	; (8012ad0 <__multadd+0x84>)
 8012a9e:	480d      	ldr	r0, [pc, #52]	; (8012ad4 <__multadd+0x88>)
 8012aa0:	21ba      	movs	r1, #186	; 0xba
 8012aa2:	f7ff f85f 	bl	8011b64 <__assert_func>
 8012aa6:	6922      	ldr	r2, [r4, #16]
 8012aa8:	3202      	adds	r2, #2
 8012aaa:	f104 010c 	add.w	r1, r4, #12
 8012aae:	0092      	lsls	r2, r2, #2
 8012ab0:	300c      	adds	r0, #12
 8012ab2:	f7ff f848 	bl	8011b46 <memcpy>
 8012ab6:	4621      	mov	r1, r4
 8012ab8:	4638      	mov	r0, r7
 8012aba:	f7ff ffa5 	bl	8012a08 <_Bfree>
 8012abe:	4644      	mov	r4, r8
 8012ac0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012ac4:	3501      	adds	r5, #1
 8012ac6:	615e      	str	r6, [r3, #20]
 8012ac8:	6125      	str	r5, [r4, #16]
 8012aca:	4620      	mov	r0, r4
 8012acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ad0:	0801e2cb 	.word	0x0801e2cb
 8012ad4:	0801e2dc 	.word	0x0801e2dc

08012ad8 <__hi0bits>:
 8012ad8:	0c03      	lsrs	r3, r0, #16
 8012ada:	041b      	lsls	r3, r3, #16
 8012adc:	b9d3      	cbnz	r3, 8012b14 <__hi0bits+0x3c>
 8012ade:	0400      	lsls	r0, r0, #16
 8012ae0:	2310      	movs	r3, #16
 8012ae2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8012ae6:	bf04      	itt	eq
 8012ae8:	0200      	lsleq	r0, r0, #8
 8012aea:	3308      	addeq	r3, #8
 8012aec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012af0:	bf04      	itt	eq
 8012af2:	0100      	lsleq	r0, r0, #4
 8012af4:	3304      	addeq	r3, #4
 8012af6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012afa:	bf04      	itt	eq
 8012afc:	0080      	lsleq	r0, r0, #2
 8012afe:	3302      	addeq	r3, #2
 8012b00:	2800      	cmp	r0, #0
 8012b02:	db05      	blt.n	8012b10 <__hi0bits+0x38>
 8012b04:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012b08:	f103 0301 	add.w	r3, r3, #1
 8012b0c:	bf08      	it	eq
 8012b0e:	2320      	moveq	r3, #32
 8012b10:	4618      	mov	r0, r3
 8012b12:	4770      	bx	lr
 8012b14:	2300      	movs	r3, #0
 8012b16:	e7e4      	b.n	8012ae2 <__hi0bits+0xa>

08012b18 <__lo0bits>:
 8012b18:	6803      	ldr	r3, [r0, #0]
 8012b1a:	f013 0207 	ands.w	r2, r3, #7
 8012b1e:	d00c      	beq.n	8012b3a <__lo0bits+0x22>
 8012b20:	07d9      	lsls	r1, r3, #31
 8012b22:	d422      	bmi.n	8012b6a <__lo0bits+0x52>
 8012b24:	079a      	lsls	r2, r3, #30
 8012b26:	bf49      	itett	mi
 8012b28:	085b      	lsrmi	r3, r3, #1
 8012b2a:	089b      	lsrpl	r3, r3, #2
 8012b2c:	6003      	strmi	r3, [r0, #0]
 8012b2e:	2201      	movmi	r2, #1
 8012b30:	bf5c      	itt	pl
 8012b32:	6003      	strpl	r3, [r0, #0]
 8012b34:	2202      	movpl	r2, #2
 8012b36:	4610      	mov	r0, r2
 8012b38:	4770      	bx	lr
 8012b3a:	b299      	uxth	r1, r3
 8012b3c:	b909      	cbnz	r1, 8012b42 <__lo0bits+0x2a>
 8012b3e:	0c1b      	lsrs	r3, r3, #16
 8012b40:	2210      	movs	r2, #16
 8012b42:	b2d9      	uxtb	r1, r3
 8012b44:	b909      	cbnz	r1, 8012b4a <__lo0bits+0x32>
 8012b46:	3208      	adds	r2, #8
 8012b48:	0a1b      	lsrs	r3, r3, #8
 8012b4a:	0719      	lsls	r1, r3, #28
 8012b4c:	bf04      	itt	eq
 8012b4e:	091b      	lsreq	r3, r3, #4
 8012b50:	3204      	addeq	r2, #4
 8012b52:	0799      	lsls	r1, r3, #30
 8012b54:	bf04      	itt	eq
 8012b56:	089b      	lsreq	r3, r3, #2
 8012b58:	3202      	addeq	r2, #2
 8012b5a:	07d9      	lsls	r1, r3, #31
 8012b5c:	d403      	bmi.n	8012b66 <__lo0bits+0x4e>
 8012b5e:	085b      	lsrs	r3, r3, #1
 8012b60:	f102 0201 	add.w	r2, r2, #1
 8012b64:	d003      	beq.n	8012b6e <__lo0bits+0x56>
 8012b66:	6003      	str	r3, [r0, #0]
 8012b68:	e7e5      	b.n	8012b36 <__lo0bits+0x1e>
 8012b6a:	2200      	movs	r2, #0
 8012b6c:	e7e3      	b.n	8012b36 <__lo0bits+0x1e>
 8012b6e:	2220      	movs	r2, #32
 8012b70:	e7e1      	b.n	8012b36 <__lo0bits+0x1e>
	...

08012b74 <__i2b>:
 8012b74:	b510      	push	{r4, lr}
 8012b76:	460c      	mov	r4, r1
 8012b78:	2101      	movs	r1, #1
 8012b7a:	f7ff ff05 	bl	8012988 <_Balloc>
 8012b7e:	4602      	mov	r2, r0
 8012b80:	b928      	cbnz	r0, 8012b8e <__i2b+0x1a>
 8012b82:	4b05      	ldr	r3, [pc, #20]	; (8012b98 <__i2b+0x24>)
 8012b84:	4805      	ldr	r0, [pc, #20]	; (8012b9c <__i2b+0x28>)
 8012b86:	f240 1145 	movw	r1, #325	; 0x145
 8012b8a:	f7fe ffeb 	bl	8011b64 <__assert_func>
 8012b8e:	2301      	movs	r3, #1
 8012b90:	6144      	str	r4, [r0, #20]
 8012b92:	6103      	str	r3, [r0, #16]
 8012b94:	bd10      	pop	{r4, pc}
 8012b96:	bf00      	nop
 8012b98:	0801e2cb 	.word	0x0801e2cb
 8012b9c:	0801e2dc 	.word	0x0801e2dc

08012ba0 <__multiply>:
 8012ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ba4:	4691      	mov	r9, r2
 8012ba6:	690a      	ldr	r2, [r1, #16]
 8012ba8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012bac:	429a      	cmp	r2, r3
 8012bae:	bfb8      	it	lt
 8012bb0:	460b      	movlt	r3, r1
 8012bb2:	460c      	mov	r4, r1
 8012bb4:	bfbc      	itt	lt
 8012bb6:	464c      	movlt	r4, r9
 8012bb8:	4699      	movlt	r9, r3
 8012bba:	6927      	ldr	r7, [r4, #16]
 8012bbc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012bc0:	68a3      	ldr	r3, [r4, #8]
 8012bc2:	6861      	ldr	r1, [r4, #4]
 8012bc4:	eb07 060a 	add.w	r6, r7, sl
 8012bc8:	42b3      	cmp	r3, r6
 8012bca:	b085      	sub	sp, #20
 8012bcc:	bfb8      	it	lt
 8012bce:	3101      	addlt	r1, #1
 8012bd0:	f7ff feda 	bl	8012988 <_Balloc>
 8012bd4:	b930      	cbnz	r0, 8012be4 <__multiply+0x44>
 8012bd6:	4602      	mov	r2, r0
 8012bd8:	4b44      	ldr	r3, [pc, #272]	; (8012cec <__multiply+0x14c>)
 8012bda:	4845      	ldr	r0, [pc, #276]	; (8012cf0 <__multiply+0x150>)
 8012bdc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8012be0:	f7fe ffc0 	bl	8011b64 <__assert_func>
 8012be4:	f100 0514 	add.w	r5, r0, #20
 8012be8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012bec:	462b      	mov	r3, r5
 8012bee:	2200      	movs	r2, #0
 8012bf0:	4543      	cmp	r3, r8
 8012bf2:	d321      	bcc.n	8012c38 <__multiply+0x98>
 8012bf4:	f104 0314 	add.w	r3, r4, #20
 8012bf8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8012bfc:	f109 0314 	add.w	r3, r9, #20
 8012c00:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8012c04:	9202      	str	r2, [sp, #8]
 8012c06:	1b3a      	subs	r2, r7, r4
 8012c08:	3a15      	subs	r2, #21
 8012c0a:	f022 0203 	bic.w	r2, r2, #3
 8012c0e:	3204      	adds	r2, #4
 8012c10:	f104 0115 	add.w	r1, r4, #21
 8012c14:	428f      	cmp	r7, r1
 8012c16:	bf38      	it	cc
 8012c18:	2204      	movcc	r2, #4
 8012c1a:	9201      	str	r2, [sp, #4]
 8012c1c:	9a02      	ldr	r2, [sp, #8]
 8012c1e:	9303      	str	r3, [sp, #12]
 8012c20:	429a      	cmp	r2, r3
 8012c22:	d80c      	bhi.n	8012c3e <__multiply+0x9e>
 8012c24:	2e00      	cmp	r6, #0
 8012c26:	dd03      	ble.n	8012c30 <__multiply+0x90>
 8012c28:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	d05b      	beq.n	8012ce8 <__multiply+0x148>
 8012c30:	6106      	str	r6, [r0, #16]
 8012c32:	b005      	add	sp, #20
 8012c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c38:	f843 2b04 	str.w	r2, [r3], #4
 8012c3c:	e7d8      	b.n	8012bf0 <__multiply+0x50>
 8012c3e:	f8b3 a000 	ldrh.w	sl, [r3]
 8012c42:	f1ba 0f00 	cmp.w	sl, #0
 8012c46:	d024      	beq.n	8012c92 <__multiply+0xf2>
 8012c48:	f104 0e14 	add.w	lr, r4, #20
 8012c4c:	46a9      	mov	r9, r5
 8012c4e:	f04f 0c00 	mov.w	ip, #0
 8012c52:	f85e 2b04 	ldr.w	r2, [lr], #4
 8012c56:	f8d9 1000 	ldr.w	r1, [r9]
 8012c5a:	fa1f fb82 	uxth.w	fp, r2
 8012c5e:	b289      	uxth	r1, r1
 8012c60:	fb0a 110b 	mla	r1, sl, fp, r1
 8012c64:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8012c68:	f8d9 2000 	ldr.w	r2, [r9]
 8012c6c:	4461      	add	r1, ip
 8012c6e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012c72:	fb0a c20b 	mla	r2, sl, fp, ip
 8012c76:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8012c7a:	b289      	uxth	r1, r1
 8012c7c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8012c80:	4577      	cmp	r7, lr
 8012c82:	f849 1b04 	str.w	r1, [r9], #4
 8012c86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012c8a:	d8e2      	bhi.n	8012c52 <__multiply+0xb2>
 8012c8c:	9a01      	ldr	r2, [sp, #4]
 8012c8e:	f845 c002 	str.w	ip, [r5, r2]
 8012c92:	9a03      	ldr	r2, [sp, #12]
 8012c94:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012c98:	3304      	adds	r3, #4
 8012c9a:	f1b9 0f00 	cmp.w	r9, #0
 8012c9e:	d021      	beq.n	8012ce4 <__multiply+0x144>
 8012ca0:	6829      	ldr	r1, [r5, #0]
 8012ca2:	f104 0c14 	add.w	ip, r4, #20
 8012ca6:	46ae      	mov	lr, r5
 8012ca8:	f04f 0a00 	mov.w	sl, #0
 8012cac:	f8bc b000 	ldrh.w	fp, [ip]
 8012cb0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8012cb4:	fb09 220b 	mla	r2, r9, fp, r2
 8012cb8:	4452      	add	r2, sl
 8012cba:	b289      	uxth	r1, r1
 8012cbc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8012cc0:	f84e 1b04 	str.w	r1, [lr], #4
 8012cc4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8012cc8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8012ccc:	f8be 1000 	ldrh.w	r1, [lr]
 8012cd0:	fb09 110a 	mla	r1, r9, sl, r1
 8012cd4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8012cd8:	4567      	cmp	r7, ip
 8012cda:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8012cde:	d8e5      	bhi.n	8012cac <__multiply+0x10c>
 8012ce0:	9a01      	ldr	r2, [sp, #4]
 8012ce2:	50a9      	str	r1, [r5, r2]
 8012ce4:	3504      	adds	r5, #4
 8012ce6:	e799      	b.n	8012c1c <__multiply+0x7c>
 8012ce8:	3e01      	subs	r6, #1
 8012cea:	e79b      	b.n	8012c24 <__multiply+0x84>
 8012cec:	0801e2cb 	.word	0x0801e2cb
 8012cf0:	0801e2dc 	.word	0x0801e2dc

08012cf4 <__pow5mult>:
 8012cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012cf8:	4615      	mov	r5, r2
 8012cfa:	f012 0203 	ands.w	r2, r2, #3
 8012cfe:	4606      	mov	r6, r0
 8012d00:	460f      	mov	r7, r1
 8012d02:	d007      	beq.n	8012d14 <__pow5mult+0x20>
 8012d04:	4c25      	ldr	r4, [pc, #148]	; (8012d9c <__pow5mult+0xa8>)
 8012d06:	3a01      	subs	r2, #1
 8012d08:	2300      	movs	r3, #0
 8012d0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012d0e:	f7ff fe9d 	bl	8012a4c <__multadd>
 8012d12:	4607      	mov	r7, r0
 8012d14:	10ad      	asrs	r5, r5, #2
 8012d16:	d03d      	beq.n	8012d94 <__pow5mult+0xa0>
 8012d18:	69f4      	ldr	r4, [r6, #28]
 8012d1a:	b97c      	cbnz	r4, 8012d3c <__pow5mult+0x48>
 8012d1c:	2010      	movs	r0, #16
 8012d1e:	f7ff fd7f 	bl	8012820 <malloc>
 8012d22:	4602      	mov	r2, r0
 8012d24:	61f0      	str	r0, [r6, #28]
 8012d26:	b928      	cbnz	r0, 8012d34 <__pow5mult+0x40>
 8012d28:	4b1d      	ldr	r3, [pc, #116]	; (8012da0 <__pow5mult+0xac>)
 8012d2a:	481e      	ldr	r0, [pc, #120]	; (8012da4 <__pow5mult+0xb0>)
 8012d2c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8012d30:	f7fe ff18 	bl	8011b64 <__assert_func>
 8012d34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012d38:	6004      	str	r4, [r0, #0]
 8012d3a:	60c4      	str	r4, [r0, #12]
 8012d3c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8012d40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012d44:	b94c      	cbnz	r4, 8012d5a <__pow5mult+0x66>
 8012d46:	f240 2171 	movw	r1, #625	; 0x271
 8012d4a:	4630      	mov	r0, r6
 8012d4c:	f7ff ff12 	bl	8012b74 <__i2b>
 8012d50:	2300      	movs	r3, #0
 8012d52:	f8c8 0008 	str.w	r0, [r8, #8]
 8012d56:	4604      	mov	r4, r0
 8012d58:	6003      	str	r3, [r0, #0]
 8012d5a:	f04f 0900 	mov.w	r9, #0
 8012d5e:	07eb      	lsls	r3, r5, #31
 8012d60:	d50a      	bpl.n	8012d78 <__pow5mult+0x84>
 8012d62:	4639      	mov	r1, r7
 8012d64:	4622      	mov	r2, r4
 8012d66:	4630      	mov	r0, r6
 8012d68:	f7ff ff1a 	bl	8012ba0 <__multiply>
 8012d6c:	4639      	mov	r1, r7
 8012d6e:	4680      	mov	r8, r0
 8012d70:	4630      	mov	r0, r6
 8012d72:	f7ff fe49 	bl	8012a08 <_Bfree>
 8012d76:	4647      	mov	r7, r8
 8012d78:	106d      	asrs	r5, r5, #1
 8012d7a:	d00b      	beq.n	8012d94 <__pow5mult+0xa0>
 8012d7c:	6820      	ldr	r0, [r4, #0]
 8012d7e:	b938      	cbnz	r0, 8012d90 <__pow5mult+0x9c>
 8012d80:	4622      	mov	r2, r4
 8012d82:	4621      	mov	r1, r4
 8012d84:	4630      	mov	r0, r6
 8012d86:	f7ff ff0b 	bl	8012ba0 <__multiply>
 8012d8a:	6020      	str	r0, [r4, #0]
 8012d8c:	f8c0 9000 	str.w	r9, [r0]
 8012d90:	4604      	mov	r4, r0
 8012d92:	e7e4      	b.n	8012d5e <__pow5mult+0x6a>
 8012d94:	4638      	mov	r0, r7
 8012d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d9a:	bf00      	nop
 8012d9c:	0801e428 	.word	0x0801e428
 8012da0:	0801e02c 	.word	0x0801e02c
 8012da4:	0801e2dc 	.word	0x0801e2dc

08012da8 <__lshift>:
 8012da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012dac:	460c      	mov	r4, r1
 8012dae:	6849      	ldr	r1, [r1, #4]
 8012db0:	6923      	ldr	r3, [r4, #16]
 8012db2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012db6:	68a3      	ldr	r3, [r4, #8]
 8012db8:	4607      	mov	r7, r0
 8012dba:	4691      	mov	r9, r2
 8012dbc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012dc0:	f108 0601 	add.w	r6, r8, #1
 8012dc4:	42b3      	cmp	r3, r6
 8012dc6:	db0b      	blt.n	8012de0 <__lshift+0x38>
 8012dc8:	4638      	mov	r0, r7
 8012dca:	f7ff fddd 	bl	8012988 <_Balloc>
 8012dce:	4605      	mov	r5, r0
 8012dd0:	b948      	cbnz	r0, 8012de6 <__lshift+0x3e>
 8012dd2:	4602      	mov	r2, r0
 8012dd4:	4b28      	ldr	r3, [pc, #160]	; (8012e78 <__lshift+0xd0>)
 8012dd6:	4829      	ldr	r0, [pc, #164]	; (8012e7c <__lshift+0xd4>)
 8012dd8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8012ddc:	f7fe fec2 	bl	8011b64 <__assert_func>
 8012de0:	3101      	adds	r1, #1
 8012de2:	005b      	lsls	r3, r3, #1
 8012de4:	e7ee      	b.n	8012dc4 <__lshift+0x1c>
 8012de6:	2300      	movs	r3, #0
 8012de8:	f100 0114 	add.w	r1, r0, #20
 8012dec:	f100 0210 	add.w	r2, r0, #16
 8012df0:	4618      	mov	r0, r3
 8012df2:	4553      	cmp	r3, sl
 8012df4:	db33      	blt.n	8012e5e <__lshift+0xb6>
 8012df6:	6920      	ldr	r0, [r4, #16]
 8012df8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012dfc:	f104 0314 	add.w	r3, r4, #20
 8012e00:	f019 091f 	ands.w	r9, r9, #31
 8012e04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012e08:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012e0c:	d02b      	beq.n	8012e66 <__lshift+0xbe>
 8012e0e:	f1c9 0e20 	rsb	lr, r9, #32
 8012e12:	468a      	mov	sl, r1
 8012e14:	2200      	movs	r2, #0
 8012e16:	6818      	ldr	r0, [r3, #0]
 8012e18:	fa00 f009 	lsl.w	r0, r0, r9
 8012e1c:	4310      	orrs	r0, r2
 8012e1e:	f84a 0b04 	str.w	r0, [sl], #4
 8012e22:	f853 2b04 	ldr.w	r2, [r3], #4
 8012e26:	459c      	cmp	ip, r3
 8012e28:	fa22 f20e 	lsr.w	r2, r2, lr
 8012e2c:	d8f3      	bhi.n	8012e16 <__lshift+0x6e>
 8012e2e:	ebac 0304 	sub.w	r3, ip, r4
 8012e32:	3b15      	subs	r3, #21
 8012e34:	f023 0303 	bic.w	r3, r3, #3
 8012e38:	3304      	adds	r3, #4
 8012e3a:	f104 0015 	add.w	r0, r4, #21
 8012e3e:	4584      	cmp	ip, r0
 8012e40:	bf38      	it	cc
 8012e42:	2304      	movcc	r3, #4
 8012e44:	50ca      	str	r2, [r1, r3]
 8012e46:	b10a      	cbz	r2, 8012e4c <__lshift+0xa4>
 8012e48:	f108 0602 	add.w	r6, r8, #2
 8012e4c:	3e01      	subs	r6, #1
 8012e4e:	4638      	mov	r0, r7
 8012e50:	612e      	str	r6, [r5, #16]
 8012e52:	4621      	mov	r1, r4
 8012e54:	f7ff fdd8 	bl	8012a08 <_Bfree>
 8012e58:	4628      	mov	r0, r5
 8012e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e5e:	f842 0f04 	str.w	r0, [r2, #4]!
 8012e62:	3301      	adds	r3, #1
 8012e64:	e7c5      	b.n	8012df2 <__lshift+0x4a>
 8012e66:	3904      	subs	r1, #4
 8012e68:	f853 2b04 	ldr.w	r2, [r3], #4
 8012e6c:	f841 2f04 	str.w	r2, [r1, #4]!
 8012e70:	459c      	cmp	ip, r3
 8012e72:	d8f9      	bhi.n	8012e68 <__lshift+0xc0>
 8012e74:	e7ea      	b.n	8012e4c <__lshift+0xa4>
 8012e76:	bf00      	nop
 8012e78:	0801e2cb 	.word	0x0801e2cb
 8012e7c:	0801e2dc 	.word	0x0801e2dc

08012e80 <__mcmp>:
 8012e80:	b530      	push	{r4, r5, lr}
 8012e82:	6902      	ldr	r2, [r0, #16]
 8012e84:	690c      	ldr	r4, [r1, #16]
 8012e86:	1b12      	subs	r2, r2, r4
 8012e88:	d10e      	bne.n	8012ea8 <__mcmp+0x28>
 8012e8a:	f100 0314 	add.w	r3, r0, #20
 8012e8e:	3114      	adds	r1, #20
 8012e90:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012e94:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012e98:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012e9c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012ea0:	42a5      	cmp	r5, r4
 8012ea2:	d003      	beq.n	8012eac <__mcmp+0x2c>
 8012ea4:	d305      	bcc.n	8012eb2 <__mcmp+0x32>
 8012ea6:	2201      	movs	r2, #1
 8012ea8:	4610      	mov	r0, r2
 8012eaa:	bd30      	pop	{r4, r5, pc}
 8012eac:	4283      	cmp	r3, r0
 8012eae:	d3f3      	bcc.n	8012e98 <__mcmp+0x18>
 8012eb0:	e7fa      	b.n	8012ea8 <__mcmp+0x28>
 8012eb2:	f04f 32ff 	mov.w	r2, #4294967295
 8012eb6:	e7f7      	b.n	8012ea8 <__mcmp+0x28>

08012eb8 <__mdiff>:
 8012eb8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ebc:	460c      	mov	r4, r1
 8012ebe:	4606      	mov	r6, r0
 8012ec0:	4611      	mov	r1, r2
 8012ec2:	4620      	mov	r0, r4
 8012ec4:	4690      	mov	r8, r2
 8012ec6:	f7ff ffdb 	bl	8012e80 <__mcmp>
 8012eca:	1e05      	subs	r5, r0, #0
 8012ecc:	d110      	bne.n	8012ef0 <__mdiff+0x38>
 8012ece:	4629      	mov	r1, r5
 8012ed0:	4630      	mov	r0, r6
 8012ed2:	f7ff fd59 	bl	8012988 <_Balloc>
 8012ed6:	b930      	cbnz	r0, 8012ee6 <__mdiff+0x2e>
 8012ed8:	4b3a      	ldr	r3, [pc, #232]	; (8012fc4 <__mdiff+0x10c>)
 8012eda:	4602      	mov	r2, r0
 8012edc:	f240 2137 	movw	r1, #567	; 0x237
 8012ee0:	4839      	ldr	r0, [pc, #228]	; (8012fc8 <__mdiff+0x110>)
 8012ee2:	f7fe fe3f 	bl	8011b64 <__assert_func>
 8012ee6:	2301      	movs	r3, #1
 8012ee8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012eec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ef0:	bfa4      	itt	ge
 8012ef2:	4643      	movge	r3, r8
 8012ef4:	46a0      	movge	r8, r4
 8012ef6:	4630      	mov	r0, r6
 8012ef8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012efc:	bfa6      	itte	ge
 8012efe:	461c      	movge	r4, r3
 8012f00:	2500      	movge	r5, #0
 8012f02:	2501      	movlt	r5, #1
 8012f04:	f7ff fd40 	bl	8012988 <_Balloc>
 8012f08:	b920      	cbnz	r0, 8012f14 <__mdiff+0x5c>
 8012f0a:	4b2e      	ldr	r3, [pc, #184]	; (8012fc4 <__mdiff+0x10c>)
 8012f0c:	4602      	mov	r2, r0
 8012f0e:	f240 2145 	movw	r1, #581	; 0x245
 8012f12:	e7e5      	b.n	8012ee0 <__mdiff+0x28>
 8012f14:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8012f18:	6926      	ldr	r6, [r4, #16]
 8012f1a:	60c5      	str	r5, [r0, #12]
 8012f1c:	f104 0914 	add.w	r9, r4, #20
 8012f20:	f108 0514 	add.w	r5, r8, #20
 8012f24:	f100 0e14 	add.w	lr, r0, #20
 8012f28:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8012f2c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8012f30:	f108 0210 	add.w	r2, r8, #16
 8012f34:	46f2      	mov	sl, lr
 8012f36:	2100      	movs	r1, #0
 8012f38:	f859 3b04 	ldr.w	r3, [r9], #4
 8012f3c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012f40:	fa11 f88b 	uxtah	r8, r1, fp
 8012f44:	b299      	uxth	r1, r3
 8012f46:	0c1b      	lsrs	r3, r3, #16
 8012f48:	eba8 0801 	sub.w	r8, r8, r1
 8012f4c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012f50:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012f54:	fa1f f888 	uxth.w	r8, r8
 8012f58:	1419      	asrs	r1, r3, #16
 8012f5a:	454e      	cmp	r6, r9
 8012f5c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012f60:	f84a 3b04 	str.w	r3, [sl], #4
 8012f64:	d8e8      	bhi.n	8012f38 <__mdiff+0x80>
 8012f66:	1b33      	subs	r3, r6, r4
 8012f68:	3b15      	subs	r3, #21
 8012f6a:	f023 0303 	bic.w	r3, r3, #3
 8012f6e:	3304      	adds	r3, #4
 8012f70:	3415      	adds	r4, #21
 8012f72:	42a6      	cmp	r6, r4
 8012f74:	bf38      	it	cc
 8012f76:	2304      	movcc	r3, #4
 8012f78:	441d      	add	r5, r3
 8012f7a:	4473      	add	r3, lr
 8012f7c:	469e      	mov	lr, r3
 8012f7e:	462e      	mov	r6, r5
 8012f80:	4566      	cmp	r6, ip
 8012f82:	d30e      	bcc.n	8012fa2 <__mdiff+0xea>
 8012f84:	f10c 0203 	add.w	r2, ip, #3
 8012f88:	1b52      	subs	r2, r2, r5
 8012f8a:	f022 0203 	bic.w	r2, r2, #3
 8012f8e:	3d03      	subs	r5, #3
 8012f90:	45ac      	cmp	ip, r5
 8012f92:	bf38      	it	cc
 8012f94:	2200      	movcc	r2, #0
 8012f96:	4413      	add	r3, r2
 8012f98:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8012f9c:	b17a      	cbz	r2, 8012fbe <__mdiff+0x106>
 8012f9e:	6107      	str	r7, [r0, #16]
 8012fa0:	e7a4      	b.n	8012eec <__mdiff+0x34>
 8012fa2:	f856 8b04 	ldr.w	r8, [r6], #4
 8012fa6:	fa11 f288 	uxtah	r2, r1, r8
 8012faa:	1414      	asrs	r4, r2, #16
 8012fac:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012fb0:	b292      	uxth	r2, r2
 8012fb2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8012fb6:	f84e 2b04 	str.w	r2, [lr], #4
 8012fba:	1421      	asrs	r1, r4, #16
 8012fbc:	e7e0      	b.n	8012f80 <__mdiff+0xc8>
 8012fbe:	3f01      	subs	r7, #1
 8012fc0:	e7ea      	b.n	8012f98 <__mdiff+0xe0>
 8012fc2:	bf00      	nop
 8012fc4:	0801e2cb 	.word	0x0801e2cb
 8012fc8:	0801e2dc 	.word	0x0801e2dc

08012fcc <__d2b>:
 8012fcc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012fd0:	460f      	mov	r7, r1
 8012fd2:	2101      	movs	r1, #1
 8012fd4:	ec59 8b10 	vmov	r8, r9, d0
 8012fd8:	4616      	mov	r6, r2
 8012fda:	f7ff fcd5 	bl	8012988 <_Balloc>
 8012fde:	4604      	mov	r4, r0
 8012fe0:	b930      	cbnz	r0, 8012ff0 <__d2b+0x24>
 8012fe2:	4602      	mov	r2, r0
 8012fe4:	4b24      	ldr	r3, [pc, #144]	; (8013078 <__d2b+0xac>)
 8012fe6:	4825      	ldr	r0, [pc, #148]	; (801307c <__d2b+0xb0>)
 8012fe8:	f240 310f 	movw	r1, #783	; 0x30f
 8012fec:	f7fe fdba 	bl	8011b64 <__assert_func>
 8012ff0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012ff4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012ff8:	bb2d      	cbnz	r5, 8013046 <__d2b+0x7a>
 8012ffa:	9301      	str	r3, [sp, #4]
 8012ffc:	f1b8 0300 	subs.w	r3, r8, #0
 8013000:	d026      	beq.n	8013050 <__d2b+0x84>
 8013002:	4668      	mov	r0, sp
 8013004:	9300      	str	r3, [sp, #0]
 8013006:	f7ff fd87 	bl	8012b18 <__lo0bits>
 801300a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801300e:	b1e8      	cbz	r0, 801304c <__d2b+0x80>
 8013010:	f1c0 0320 	rsb	r3, r0, #32
 8013014:	fa02 f303 	lsl.w	r3, r2, r3
 8013018:	430b      	orrs	r3, r1
 801301a:	40c2      	lsrs	r2, r0
 801301c:	6163      	str	r3, [r4, #20]
 801301e:	9201      	str	r2, [sp, #4]
 8013020:	9b01      	ldr	r3, [sp, #4]
 8013022:	61a3      	str	r3, [r4, #24]
 8013024:	2b00      	cmp	r3, #0
 8013026:	bf14      	ite	ne
 8013028:	2202      	movne	r2, #2
 801302a:	2201      	moveq	r2, #1
 801302c:	6122      	str	r2, [r4, #16]
 801302e:	b1bd      	cbz	r5, 8013060 <__d2b+0x94>
 8013030:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013034:	4405      	add	r5, r0
 8013036:	603d      	str	r5, [r7, #0]
 8013038:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801303c:	6030      	str	r0, [r6, #0]
 801303e:	4620      	mov	r0, r4
 8013040:	b003      	add	sp, #12
 8013042:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013046:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801304a:	e7d6      	b.n	8012ffa <__d2b+0x2e>
 801304c:	6161      	str	r1, [r4, #20]
 801304e:	e7e7      	b.n	8013020 <__d2b+0x54>
 8013050:	a801      	add	r0, sp, #4
 8013052:	f7ff fd61 	bl	8012b18 <__lo0bits>
 8013056:	9b01      	ldr	r3, [sp, #4]
 8013058:	6163      	str	r3, [r4, #20]
 801305a:	3020      	adds	r0, #32
 801305c:	2201      	movs	r2, #1
 801305e:	e7e5      	b.n	801302c <__d2b+0x60>
 8013060:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013064:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013068:	6038      	str	r0, [r7, #0]
 801306a:	6918      	ldr	r0, [r3, #16]
 801306c:	f7ff fd34 	bl	8012ad8 <__hi0bits>
 8013070:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013074:	e7e2      	b.n	801303c <__d2b+0x70>
 8013076:	bf00      	nop
 8013078:	0801e2cb 	.word	0x0801e2cb
 801307c:	0801e2dc 	.word	0x0801e2dc

08013080 <__ssputs_r>:
 8013080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013084:	688e      	ldr	r6, [r1, #8]
 8013086:	461f      	mov	r7, r3
 8013088:	42be      	cmp	r6, r7
 801308a:	680b      	ldr	r3, [r1, #0]
 801308c:	4682      	mov	sl, r0
 801308e:	460c      	mov	r4, r1
 8013090:	4690      	mov	r8, r2
 8013092:	d82c      	bhi.n	80130ee <__ssputs_r+0x6e>
 8013094:	898a      	ldrh	r2, [r1, #12]
 8013096:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801309a:	d026      	beq.n	80130ea <__ssputs_r+0x6a>
 801309c:	6965      	ldr	r5, [r4, #20]
 801309e:	6909      	ldr	r1, [r1, #16]
 80130a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80130a4:	eba3 0901 	sub.w	r9, r3, r1
 80130a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80130ac:	1c7b      	adds	r3, r7, #1
 80130ae:	444b      	add	r3, r9
 80130b0:	106d      	asrs	r5, r5, #1
 80130b2:	429d      	cmp	r5, r3
 80130b4:	bf38      	it	cc
 80130b6:	461d      	movcc	r5, r3
 80130b8:	0553      	lsls	r3, r2, #21
 80130ba:	d527      	bpl.n	801310c <__ssputs_r+0x8c>
 80130bc:	4629      	mov	r1, r5
 80130be:	f7ff fbd7 	bl	8012870 <_malloc_r>
 80130c2:	4606      	mov	r6, r0
 80130c4:	b360      	cbz	r0, 8013120 <__ssputs_r+0xa0>
 80130c6:	6921      	ldr	r1, [r4, #16]
 80130c8:	464a      	mov	r2, r9
 80130ca:	f7fe fd3c 	bl	8011b46 <memcpy>
 80130ce:	89a3      	ldrh	r3, [r4, #12]
 80130d0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80130d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80130d8:	81a3      	strh	r3, [r4, #12]
 80130da:	6126      	str	r6, [r4, #16]
 80130dc:	6165      	str	r5, [r4, #20]
 80130de:	444e      	add	r6, r9
 80130e0:	eba5 0509 	sub.w	r5, r5, r9
 80130e4:	6026      	str	r6, [r4, #0]
 80130e6:	60a5      	str	r5, [r4, #8]
 80130e8:	463e      	mov	r6, r7
 80130ea:	42be      	cmp	r6, r7
 80130ec:	d900      	bls.n	80130f0 <__ssputs_r+0x70>
 80130ee:	463e      	mov	r6, r7
 80130f0:	6820      	ldr	r0, [r4, #0]
 80130f2:	4632      	mov	r2, r6
 80130f4:	4641      	mov	r1, r8
 80130f6:	f000 f9db 	bl	80134b0 <memmove>
 80130fa:	68a3      	ldr	r3, [r4, #8]
 80130fc:	1b9b      	subs	r3, r3, r6
 80130fe:	60a3      	str	r3, [r4, #8]
 8013100:	6823      	ldr	r3, [r4, #0]
 8013102:	4433      	add	r3, r6
 8013104:	6023      	str	r3, [r4, #0]
 8013106:	2000      	movs	r0, #0
 8013108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801310c:	462a      	mov	r2, r5
 801310e:	f000 fa28 	bl	8013562 <_realloc_r>
 8013112:	4606      	mov	r6, r0
 8013114:	2800      	cmp	r0, #0
 8013116:	d1e0      	bne.n	80130da <__ssputs_r+0x5a>
 8013118:	6921      	ldr	r1, [r4, #16]
 801311a:	4650      	mov	r0, sl
 801311c:	f7ff fb34 	bl	8012788 <_free_r>
 8013120:	230c      	movs	r3, #12
 8013122:	f8ca 3000 	str.w	r3, [sl]
 8013126:	89a3      	ldrh	r3, [r4, #12]
 8013128:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801312c:	81a3      	strh	r3, [r4, #12]
 801312e:	f04f 30ff 	mov.w	r0, #4294967295
 8013132:	e7e9      	b.n	8013108 <__ssputs_r+0x88>

08013134 <_svfiprintf_r>:
 8013134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013138:	4698      	mov	r8, r3
 801313a:	898b      	ldrh	r3, [r1, #12]
 801313c:	061b      	lsls	r3, r3, #24
 801313e:	b09d      	sub	sp, #116	; 0x74
 8013140:	4607      	mov	r7, r0
 8013142:	460d      	mov	r5, r1
 8013144:	4614      	mov	r4, r2
 8013146:	d50e      	bpl.n	8013166 <_svfiprintf_r+0x32>
 8013148:	690b      	ldr	r3, [r1, #16]
 801314a:	b963      	cbnz	r3, 8013166 <_svfiprintf_r+0x32>
 801314c:	2140      	movs	r1, #64	; 0x40
 801314e:	f7ff fb8f 	bl	8012870 <_malloc_r>
 8013152:	6028      	str	r0, [r5, #0]
 8013154:	6128      	str	r0, [r5, #16]
 8013156:	b920      	cbnz	r0, 8013162 <_svfiprintf_r+0x2e>
 8013158:	230c      	movs	r3, #12
 801315a:	603b      	str	r3, [r7, #0]
 801315c:	f04f 30ff 	mov.w	r0, #4294967295
 8013160:	e0d0      	b.n	8013304 <_svfiprintf_r+0x1d0>
 8013162:	2340      	movs	r3, #64	; 0x40
 8013164:	616b      	str	r3, [r5, #20]
 8013166:	2300      	movs	r3, #0
 8013168:	9309      	str	r3, [sp, #36]	; 0x24
 801316a:	2320      	movs	r3, #32
 801316c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013170:	f8cd 800c 	str.w	r8, [sp, #12]
 8013174:	2330      	movs	r3, #48	; 0x30
 8013176:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801331c <_svfiprintf_r+0x1e8>
 801317a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801317e:	f04f 0901 	mov.w	r9, #1
 8013182:	4623      	mov	r3, r4
 8013184:	469a      	mov	sl, r3
 8013186:	f813 2b01 	ldrb.w	r2, [r3], #1
 801318a:	b10a      	cbz	r2, 8013190 <_svfiprintf_r+0x5c>
 801318c:	2a25      	cmp	r2, #37	; 0x25
 801318e:	d1f9      	bne.n	8013184 <_svfiprintf_r+0x50>
 8013190:	ebba 0b04 	subs.w	fp, sl, r4
 8013194:	d00b      	beq.n	80131ae <_svfiprintf_r+0x7a>
 8013196:	465b      	mov	r3, fp
 8013198:	4622      	mov	r2, r4
 801319a:	4629      	mov	r1, r5
 801319c:	4638      	mov	r0, r7
 801319e:	f7ff ff6f 	bl	8013080 <__ssputs_r>
 80131a2:	3001      	adds	r0, #1
 80131a4:	f000 80a9 	beq.w	80132fa <_svfiprintf_r+0x1c6>
 80131a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80131aa:	445a      	add	r2, fp
 80131ac:	9209      	str	r2, [sp, #36]	; 0x24
 80131ae:	f89a 3000 	ldrb.w	r3, [sl]
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	f000 80a1 	beq.w	80132fa <_svfiprintf_r+0x1c6>
 80131b8:	2300      	movs	r3, #0
 80131ba:	f04f 32ff 	mov.w	r2, #4294967295
 80131be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80131c2:	f10a 0a01 	add.w	sl, sl, #1
 80131c6:	9304      	str	r3, [sp, #16]
 80131c8:	9307      	str	r3, [sp, #28]
 80131ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80131ce:	931a      	str	r3, [sp, #104]	; 0x68
 80131d0:	4654      	mov	r4, sl
 80131d2:	2205      	movs	r2, #5
 80131d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131d8:	4850      	ldr	r0, [pc, #320]	; (801331c <_svfiprintf_r+0x1e8>)
 80131da:	f7ed f8e1 	bl	80003a0 <memchr>
 80131de:	9a04      	ldr	r2, [sp, #16]
 80131e0:	b9d8      	cbnz	r0, 801321a <_svfiprintf_r+0xe6>
 80131e2:	06d0      	lsls	r0, r2, #27
 80131e4:	bf44      	itt	mi
 80131e6:	2320      	movmi	r3, #32
 80131e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80131ec:	0711      	lsls	r1, r2, #28
 80131ee:	bf44      	itt	mi
 80131f0:	232b      	movmi	r3, #43	; 0x2b
 80131f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80131f6:	f89a 3000 	ldrb.w	r3, [sl]
 80131fa:	2b2a      	cmp	r3, #42	; 0x2a
 80131fc:	d015      	beq.n	801322a <_svfiprintf_r+0xf6>
 80131fe:	9a07      	ldr	r2, [sp, #28]
 8013200:	4654      	mov	r4, sl
 8013202:	2000      	movs	r0, #0
 8013204:	f04f 0c0a 	mov.w	ip, #10
 8013208:	4621      	mov	r1, r4
 801320a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801320e:	3b30      	subs	r3, #48	; 0x30
 8013210:	2b09      	cmp	r3, #9
 8013212:	d94d      	bls.n	80132b0 <_svfiprintf_r+0x17c>
 8013214:	b1b0      	cbz	r0, 8013244 <_svfiprintf_r+0x110>
 8013216:	9207      	str	r2, [sp, #28]
 8013218:	e014      	b.n	8013244 <_svfiprintf_r+0x110>
 801321a:	eba0 0308 	sub.w	r3, r0, r8
 801321e:	fa09 f303 	lsl.w	r3, r9, r3
 8013222:	4313      	orrs	r3, r2
 8013224:	9304      	str	r3, [sp, #16]
 8013226:	46a2      	mov	sl, r4
 8013228:	e7d2      	b.n	80131d0 <_svfiprintf_r+0x9c>
 801322a:	9b03      	ldr	r3, [sp, #12]
 801322c:	1d19      	adds	r1, r3, #4
 801322e:	681b      	ldr	r3, [r3, #0]
 8013230:	9103      	str	r1, [sp, #12]
 8013232:	2b00      	cmp	r3, #0
 8013234:	bfbb      	ittet	lt
 8013236:	425b      	neglt	r3, r3
 8013238:	f042 0202 	orrlt.w	r2, r2, #2
 801323c:	9307      	strge	r3, [sp, #28]
 801323e:	9307      	strlt	r3, [sp, #28]
 8013240:	bfb8      	it	lt
 8013242:	9204      	strlt	r2, [sp, #16]
 8013244:	7823      	ldrb	r3, [r4, #0]
 8013246:	2b2e      	cmp	r3, #46	; 0x2e
 8013248:	d10c      	bne.n	8013264 <_svfiprintf_r+0x130>
 801324a:	7863      	ldrb	r3, [r4, #1]
 801324c:	2b2a      	cmp	r3, #42	; 0x2a
 801324e:	d134      	bne.n	80132ba <_svfiprintf_r+0x186>
 8013250:	9b03      	ldr	r3, [sp, #12]
 8013252:	1d1a      	adds	r2, r3, #4
 8013254:	681b      	ldr	r3, [r3, #0]
 8013256:	9203      	str	r2, [sp, #12]
 8013258:	2b00      	cmp	r3, #0
 801325a:	bfb8      	it	lt
 801325c:	f04f 33ff 	movlt.w	r3, #4294967295
 8013260:	3402      	adds	r4, #2
 8013262:	9305      	str	r3, [sp, #20]
 8013264:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801332c <_svfiprintf_r+0x1f8>
 8013268:	7821      	ldrb	r1, [r4, #0]
 801326a:	2203      	movs	r2, #3
 801326c:	4650      	mov	r0, sl
 801326e:	f7ed f897 	bl	80003a0 <memchr>
 8013272:	b138      	cbz	r0, 8013284 <_svfiprintf_r+0x150>
 8013274:	9b04      	ldr	r3, [sp, #16]
 8013276:	eba0 000a 	sub.w	r0, r0, sl
 801327a:	2240      	movs	r2, #64	; 0x40
 801327c:	4082      	lsls	r2, r0
 801327e:	4313      	orrs	r3, r2
 8013280:	3401      	adds	r4, #1
 8013282:	9304      	str	r3, [sp, #16]
 8013284:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013288:	4825      	ldr	r0, [pc, #148]	; (8013320 <_svfiprintf_r+0x1ec>)
 801328a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801328e:	2206      	movs	r2, #6
 8013290:	f7ed f886 	bl	80003a0 <memchr>
 8013294:	2800      	cmp	r0, #0
 8013296:	d038      	beq.n	801330a <_svfiprintf_r+0x1d6>
 8013298:	4b22      	ldr	r3, [pc, #136]	; (8013324 <_svfiprintf_r+0x1f0>)
 801329a:	bb1b      	cbnz	r3, 80132e4 <_svfiprintf_r+0x1b0>
 801329c:	9b03      	ldr	r3, [sp, #12]
 801329e:	3307      	adds	r3, #7
 80132a0:	f023 0307 	bic.w	r3, r3, #7
 80132a4:	3308      	adds	r3, #8
 80132a6:	9303      	str	r3, [sp, #12]
 80132a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80132aa:	4433      	add	r3, r6
 80132ac:	9309      	str	r3, [sp, #36]	; 0x24
 80132ae:	e768      	b.n	8013182 <_svfiprintf_r+0x4e>
 80132b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80132b4:	460c      	mov	r4, r1
 80132b6:	2001      	movs	r0, #1
 80132b8:	e7a6      	b.n	8013208 <_svfiprintf_r+0xd4>
 80132ba:	2300      	movs	r3, #0
 80132bc:	3401      	adds	r4, #1
 80132be:	9305      	str	r3, [sp, #20]
 80132c0:	4619      	mov	r1, r3
 80132c2:	f04f 0c0a 	mov.w	ip, #10
 80132c6:	4620      	mov	r0, r4
 80132c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80132cc:	3a30      	subs	r2, #48	; 0x30
 80132ce:	2a09      	cmp	r2, #9
 80132d0:	d903      	bls.n	80132da <_svfiprintf_r+0x1a6>
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d0c6      	beq.n	8013264 <_svfiprintf_r+0x130>
 80132d6:	9105      	str	r1, [sp, #20]
 80132d8:	e7c4      	b.n	8013264 <_svfiprintf_r+0x130>
 80132da:	fb0c 2101 	mla	r1, ip, r1, r2
 80132de:	4604      	mov	r4, r0
 80132e0:	2301      	movs	r3, #1
 80132e2:	e7f0      	b.n	80132c6 <_svfiprintf_r+0x192>
 80132e4:	ab03      	add	r3, sp, #12
 80132e6:	9300      	str	r3, [sp, #0]
 80132e8:	462a      	mov	r2, r5
 80132ea:	4b0f      	ldr	r3, [pc, #60]	; (8013328 <_svfiprintf_r+0x1f4>)
 80132ec:	a904      	add	r1, sp, #16
 80132ee:	4638      	mov	r0, r7
 80132f0:	f7fd fe66 	bl	8010fc0 <_printf_float>
 80132f4:	1c42      	adds	r2, r0, #1
 80132f6:	4606      	mov	r6, r0
 80132f8:	d1d6      	bne.n	80132a8 <_svfiprintf_r+0x174>
 80132fa:	89ab      	ldrh	r3, [r5, #12]
 80132fc:	065b      	lsls	r3, r3, #25
 80132fe:	f53f af2d 	bmi.w	801315c <_svfiprintf_r+0x28>
 8013302:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013304:	b01d      	add	sp, #116	; 0x74
 8013306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801330a:	ab03      	add	r3, sp, #12
 801330c:	9300      	str	r3, [sp, #0]
 801330e:	462a      	mov	r2, r5
 8013310:	4b05      	ldr	r3, [pc, #20]	; (8013328 <_svfiprintf_r+0x1f4>)
 8013312:	a904      	add	r1, sp, #16
 8013314:	4638      	mov	r0, r7
 8013316:	f7fe f8db 	bl	80114d0 <_printf_i>
 801331a:	e7eb      	b.n	80132f4 <_svfiprintf_r+0x1c0>
 801331c:	0801e434 	.word	0x0801e434
 8013320:	0801e43e 	.word	0x0801e43e
 8013324:	08010fc1 	.word	0x08010fc1
 8013328:	08013081 	.word	0x08013081
 801332c:	0801e43a 	.word	0x0801e43a

08013330 <__sflush_r>:
 8013330:	898a      	ldrh	r2, [r1, #12]
 8013332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013336:	4605      	mov	r5, r0
 8013338:	0710      	lsls	r0, r2, #28
 801333a:	460c      	mov	r4, r1
 801333c:	d458      	bmi.n	80133f0 <__sflush_r+0xc0>
 801333e:	684b      	ldr	r3, [r1, #4]
 8013340:	2b00      	cmp	r3, #0
 8013342:	dc05      	bgt.n	8013350 <__sflush_r+0x20>
 8013344:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013346:	2b00      	cmp	r3, #0
 8013348:	dc02      	bgt.n	8013350 <__sflush_r+0x20>
 801334a:	2000      	movs	r0, #0
 801334c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013350:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013352:	2e00      	cmp	r6, #0
 8013354:	d0f9      	beq.n	801334a <__sflush_r+0x1a>
 8013356:	2300      	movs	r3, #0
 8013358:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801335c:	682f      	ldr	r7, [r5, #0]
 801335e:	6a21      	ldr	r1, [r4, #32]
 8013360:	602b      	str	r3, [r5, #0]
 8013362:	d032      	beq.n	80133ca <__sflush_r+0x9a>
 8013364:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013366:	89a3      	ldrh	r3, [r4, #12]
 8013368:	075a      	lsls	r2, r3, #29
 801336a:	d505      	bpl.n	8013378 <__sflush_r+0x48>
 801336c:	6863      	ldr	r3, [r4, #4]
 801336e:	1ac0      	subs	r0, r0, r3
 8013370:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013372:	b10b      	cbz	r3, 8013378 <__sflush_r+0x48>
 8013374:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013376:	1ac0      	subs	r0, r0, r3
 8013378:	2300      	movs	r3, #0
 801337a:	4602      	mov	r2, r0
 801337c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801337e:	6a21      	ldr	r1, [r4, #32]
 8013380:	4628      	mov	r0, r5
 8013382:	47b0      	blx	r6
 8013384:	1c43      	adds	r3, r0, #1
 8013386:	89a3      	ldrh	r3, [r4, #12]
 8013388:	d106      	bne.n	8013398 <__sflush_r+0x68>
 801338a:	6829      	ldr	r1, [r5, #0]
 801338c:	291d      	cmp	r1, #29
 801338e:	d82b      	bhi.n	80133e8 <__sflush_r+0xb8>
 8013390:	4a29      	ldr	r2, [pc, #164]	; (8013438 <__sflush_r+0x108>)
 8013392:	410a      	asrs	r2, r1
 8013394:	07d6      	lsls	r6, r2, #31
 8013396:	d427      	bmi.n	80133e8 <__sflush_r+0xb8>
 8013398:	2200      	movs	r2, #0
 801339a:	6062      	str	r2, [r4, #4]
 801339c:	04d9      	lsls	r1, r3, #19
 801339e:	6922      	ldr	r2, [r4, #16]
 80133a0:	6022      	str	r2, [r4, #0]
 80133a2:	d504      	bpl.n	80133ae <__sflush_r+0x7e>
 80133a4:	1c42      	adds	r2, r0, #1
 80133a6:	d101      	bne.n	80133ac <__sflush_r+0x7c>
 80133a8:	682b      	ldr	r3, [r5, #0]
 80133aa:	b903      	cbnz	r3, 80133ae <__sflush_r+0x7e>
 80133ac:	6560      	str	r0, [r4, #84]	; 0x54
 80133ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80133b0:	602f      	str	r7, [r5, #0]
 80133b2:	2900      	cmp	r1, #0
 80133b4:	d0c9      	beq.n	801334a <__sflush_r+0x1a>
 80133b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80133ba:	4299      	cmp	r1, r3
 80133bc:	d002      	beq.n	80133c4 <__sflush_r+0x94>
 80133be:	4628      	mov	r0, r5
 80133c0:	f7ff f9e2 	bl	8012788 <_free_r>
 80133c4:	2000      	movs	r0, #0
 80133c6:	6360      	str	r0, [r4, #52]	; 0x34
 80133c8:	e7c0      	b.n	801334c <__sflush_r+0x1c>
 80133ca:	2301      	movs	r3, #1
 80133cc:	4628      	mov	r0, r5
 80133ce:	47b0      	blx	r6
 80133d0:	1c41      	adds	r1, r0, #1
 80133d2:	d1c8      	bne.n	8013366 <__sflush_r+0x36>
 80133d4:	682b      	ldr	r3, [r5, #0]
 80133d6:	2b00      	cmp	r3, #0
 80133d8:	d0c5      	beq.n	8013366 <__sflush_r+0x36>
 80133da:	2b1d      	cmp	r3, #29
 80133dc:	d001      	beq.n	80133e2 <__sflush_r+0xb2>
 80133de:	2b16      	cmp	r3, #22
 80133e0:	d101      	bne.n	80133e6 <__sflush_r+0xb6>
 80133e2:	602f      	str	r7, [r5, #0]
 80133e4:	e7b1      	b.n	801334a <__sflush_r+0x1a>
 80133e6:	89a3      	ldrh	r3, [r4, #12]
 80133e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80133ec:	81a3      	strh	r3, [r4, #12]
 80133ee:	e7ad      	b.n	801334c <__sflush_r+0x1c>
 80133f0:	690f      	ldr	r7, [r1, #16]
 80133f2:	2f00      	cmp	r7, #0
 80133f4:	d0a9      	beq.n	801334a <__sflush_r+0x1a>
 80133f6:	0793      	lsls	r3, r2, #30
 80133f8:	680e      	ldr	r6, [r1, #0]
 80133fa:	bf08      	it	eq
 80133fc:	694b      	ldreq	r3, [r1, #20]
 80133fe:	600f      	str	r7, [r1, #0]
 8013400:	bf18      	it	ne
 8013402:	2300      	movne	r3, #0
 8013404:	eba6 0807 	sub.w	r8, r6, r7
 8013408:	608b      	str	r3, [r1, #8]
 801340a:	f1b8 0f00 	cmp.w	r8, #0
 801340e:	dd9c      	ble.n	801334a <__sflush_r+0x1a>
 8013410:	6a21      	ldr	r1, [r4, #32]
 8013412:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013414:	4643      	mov	r3, r8
 8013416:	463a      	mov	r2, r7
 8013418:	4628      	mov	r0, r5
 801341a:	47b0      	blx	r6
 801341c:	2800      	cmp	r0, #0
 801341e:	dc06      	bgt.n	801342e <__sflush_r+0xfe>
 8013420:	89a3      	ldrh	r3, [r4, #12]
 8013422:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013426:	81a3      	strh	r3, [r4, #12]
 8013428:	f04f 30ff 	mov.w	r0, #4294967295
 801342c:	e78e      	b.n	801334c <__sflush_r+0x1c>
 801342e:	4407      	add	r7, r0
 8013430:	eba8 0800 	sub.w	r8, r8, r0
 8013434:	e7e9      	b.n	801340a <__sflush_r+0xda>
 8013436:	bf00      	nop
 8013438:	dfbffffe 	.word	0xdfbffffe

0801343c <_fflush_r>:
 801343c:	b538      	push	{r3, r4, r5, lr}
 801343e:	690b      	ldr	r3, [r1, #16]
 8013440:	4605      	mov	r5, r0
 8013442:	460c      	mov	r4, r1
 8013444:	b913      	cbnz	r3, 801344c <_fflush_r+0x10>
 8013446:	2500      	movs	r5, #0
 8013448:	4628      	mov	r0, r5
 801344a:	bd38      	pop	{r3, r4, r5, pc}
 801344c:	b118      	cbz	r0, 8013456 <_fflush_r+0x1a>
 801344e:	6a03      	ldr	r3, [r0, #32]
 8013450:	b90b      	cbnz	r3, 8013456 <_fflush_r+0x1a>
 8013452:	f7fe f9eb 	bl	801182c <__sinit>
 8013456:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801345a:	2b00      	cmp	r3, #0
 801345c:	d0f3      	beq.n	8013446 <_fflush_r+0xa>
 801345e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013460:	07d0      	lsls	r0, r2, #31
 8013462:	d404      	bmi.n	801346e <_fflush_r+0x32>
 8013464:	0599      	lsls	r1, r3, #22
 8013466:	d402      	bmi.n	801346e <_fflush_r+0x32>
 8013468:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801346a:	f7fe fb62 	bl	8011b32 <__retarget_lock_acquire_recursive>
 801346e:	4628      	mov	r0, r5
 8013470:	4621      	mov	r1, r4
 8013472:	f7ff ff5d 	bl	8013330 <__sflush_r>
 8013476:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013478:	07da      	lsls	r2, r3, #31
 801347a:	4605      	mov	r5, r0
 801347c:	d4e4      	bmi.n	8013448 <_fflush_r+0xc>
 801347e:	89a3      	ldrh	r3, [r4, #12]
 8013480:	059b      	lsls	r3, r3, #22
 8013482:	d4e1      	bmi.n	8013448 <_fflush_r+0xc>
 8013484:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013486:	f7fe fb55 	bl	8011b34 <__retarget_lock_release_recursive>
 801348a:	e7dd      	b.n	8013448 <_fflush_r+0xc>

0801348c <fiprintf>:
 801348c:	b40e      	push	{r1, r2, r3}
 801348e:	b503      	push	{r0, r1, lr}
 8013490:	4601      	mov	r1, r0
 8013492:	ab03      	add	r3, sp, #12
 8013494:	4805      	ldr	r0, [pc, #20]	; (80134ac <fiprintf+0x20>)
 8013496:	f853 2b04 	ldr.w	r2, [r3], #4
 801349a:	6800      	ldr	r0, [r0, #0]
 801349c:	9301      	str	r3, [sp, #4]
 801349e:	f000 f8c5 	bl	801362c <_vfiprintf_r>
 80134a2:	b002      	add	sp, #8
 80134a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80134a8:	b003      	add	sp, #12
 80134aa:	4770      	bx	lr
 80134ac:	24000470 	.word	0x24000470

080134b0 <memmove>:
 80134b0:	4288      	cmp	r0, r1
 80134b2:	b510      	push	{r4, lr}
 80134b4:	eb01 0402 	add.w	r4, r1, r2
 80134b8:	d902      	bls.n	80134c0 <memmove+0x10>
 80134ba:	4284      	cmp	r4, r0
 80134bc:	4623      	mov	r3, r4
 80134be:	d807      	bhi.n	80134d0 <memmove+0x20>
 80134c0:	1e43      	subs	r3, r0, #1
 80134c2:	42a1      	cmp	r1, r4
 80134c4:	d008      	beq.n	80134d8 <memmove+0x28>
 80134c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80134ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80134ce:	e7f8      	b.n	80134c2 <memmove+0x12>
 80134d0:	4402      	add	r2, r0
 80134d2:	4601      	mov	r1, r0
 80134d4:	428a      	cmp	r2, r1
 80134d6:	d100      	bne.n	80134da <memmove+0x2a>
 80134d8:	bd10      	pop	{r4, pc}
 80134da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80134de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80134e2:	e7f7      	b.n	80134d4 <memmove+0x24>

080134e4 <_sbrk_r>:
 80134e4:	b538      	push	{r3, r4, r5, lr}
 80134e6:	4d06      	ldr	r5, [pc, #24]	; (8013500 <_sbrk_r+0x1c>)
 80134e8:	2300      	movs	r3, #0
 80134ea:	4604      	mov	r4, r0
 80134ec:	4608      	mov	r0, r1
 80134ee:	602b      	str	r3, [r5, #0]
 80134f0:	f7f3 faac 	bl	8006a4c <_sbrk>
 80134f4:	1c43      	adds	r3, r0, #1
 80134f6:	d102      	bne.n	80134fe <_sbrk_r+0x1a>
 80134f8:	682b      	ldr	r3, [r5, #0]
 80134fa:	b103      	cbz	r3, 80134fe <_sbrk_r+0x1a>
 80134fc:	6023      	str	r3, [r4, #0]
 80134fe:	bd38      	pop	{r3, r4, r5, pc}
 8013500:	2400d730 	.word	0x2400d730

08013504 <abort>:
 8013504:	b508      	push	{r3, lr}
 8013506:	2006      	movs	r0, #6
 8013508:	f000 fa68 	bl	80139dc <raise>
 801350c:	2001      	movs	r0, #1
 801350e:	f7f3 fa6d 	bl	80069ec <_exit>

08013512 <_calloc_r>:
 8013512:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013514:	fba1 2402 	umull	r2, r4, r1, r2
 8013518:	b94c      	cbnz	r4, 801352e <_calloc_r+0x1c>
 801351a:	4611      	mov	r1, r2
 801351c:	9201      	str	r2, [sp, #4]
 801351e:	f7ff f9a7 	bl	8012870 <_malloc_r>
 8013522:	9a01      	ldr	r2, [sp, #4]
 8013524:	4605      	mov	r5, r0
 8013526:	b930      	cbnz	r0, 8013536 <_calloc_r+0x24>
 8013528:	4628      	mov	r0, r5
 801352a:	b003      	add	sp, #12
 801352c:	bd30      	pop	{r4, r5, pc}
 801352e:	220c      	movs	r2, #12
 8013530:	6002      	str	r2, [r0, #0]
 8013532:	2500      	movs	r5, #0
 8013534:	e7f8      	b.n	8013528 <_calloc_r+0x16>
 8013536:	4621      	mov	r1, r4
 8013538:	f7fe fa11 	bl	801195e <memset>
 801353c:	e7f4      	b.n	8013528 <_calloc_r+0x16>

0801353e <__ascii_mbtowc>:
 801353e:	b082      	sub	sp, #8
 8013540:	b901      	cbnz	r1, 8013544 <__ascii_mbtowc+0x6>
 8013542:	a901      	add	r1, sp, #4
 8013544:	b142      	cbz	r2, 8013558 <__ascii_mbtowc+0x1a>
 8013546:	b14b      	cbz	r3, 801355c <__ascii_mbtowc+0x1e>
 8013548:	7813      	ldrb	r3, [r2, #0]
 801354a:	600b      	str	r3, [r1, #0]
 801354c:	7812      	ldrb	r2, [r2, #0]
 801354e:	1e10      	subs	r0, r2, #0
 8013550:	bf18      	it	ne
 8013552:	2001      	movne	r0, #1
 8013554:	b002      	add	sp, #8
 8013556:	4770      	bx	lr
 8013558:	4610      	mov	r0, r2
 801355a:	e7fb      	b.n	8013554 <__ascii_mbtowc+0x16>
 801355c:	f06f 0001 	mvn.w	r0, #1
 8013560:	e7f8      	b.n	8013554 <__ascii_mbtowc+0x16>

08013562 <_realloc_r>:
 8013562:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013566:	4680      	mov	r8, r0
 8013568:	4614      	mov	r4, r2
 801356a:	460e      	mov	r6, r1
 801356c:	b921      	cbnz	r1, 8013578 <_realloc_r+0x16>
 801356e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013572:	4611      	mov	r1, r2
 8013574:	f7ff b97c 	b.w	8012870 <_malloc_r>
 8013578:	b92a      	cbnz	r2, 8013586 <_realloc_r+0x24>
 801357a:	f7ff f905 	bl	8012788 <_free_r>
 801357e:	4625      	mov	r5, r4
 8013580:	4628      	mov	r0, r5
 8013582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013586:	f000 fa45 	bl	8013a14 <_malloc_usable_size_r>
 801358a:	4284      	cmp	r4, r0
 801358c:	4607      	mov	r7, r0
 801358e:	d802      	bhi.n	8013596 <_realloc_r+0x34>
 8013590:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013594:	d812      	bhi.n	80135bc <_realloc_r+0x5a>
 8013596:	4621      	mov	r1, r4
 8013598:	4640      	mov	r0, r8
 801359a:	f7ff f969 	bl	8012870 <_malloc_r>
 801359e:	4605      	mov	r5, r0
 80135a0:	2800      	cmp	r0, #0
 80135a2:	d0ed      	beq.n	8013580 <_realloc_r+0x1e>
 80135a4:	42bc      	cmp	r4, r7
 80135a6:	4622      	mov	r2, r4
 80135a8:	4631      	mov	r1, r6
 80135aa:	bf28      	it	cs
 80135ac:	463a      	movcs	r2, r7
 80135ae:	f7fe faca 	bl	8011b46 <memcpy>
 80135b2:	4631      	mov	r1, r6
 80135b4:	4640      	mov	r0, r8
 80135b6:	f7ff f8e7 	bl	8012788 <_free_r>
 80135ba:	e7e1      	b.n	8013580 <_realloc_r+0x1e>
 80135bc:	4635      	mov	r5, r6
 80135be:	e7df      	b.n	8013580 <_realloc_r+0x1e>

080135c0 <__ascii_wctomb>:
 80135c0:	b149      	cbz	r1, 80135d6 <__ascii_wctomb+0x16>
 80135c2:	2aff      	cmp	r2, #255	; 0xff
 80135c4:	bf85      	ittet	hi
 80135c6:	238a      	movhi	r3, #138	; 0x8a
 80135c8:	6003      	strhi	r3, [r0, #0]
 80135ca:	700a      	strbls	r2, [r1, #0]
 80135cc:	f04f 30ff 	movhi.w	r0, #4294967295
 80135d0:	bf98      	it	ls
 80135d2:	2001      	movls	r0, #1
 80135d4:	4770      	bx	lr
 80135d6:	4608      	mov	r0, r1
 80135d8:	4770      	bx	lr

080135da <__sfputc_r>:
 80135da:	6893      	ldr	r3, [r2, #8]
 80135dc:	3b01      	subs	r3, #1
 80135de:	2b00      	cmp	r3, #0
 80135e0:	b410      	push	{r4}
 80135e2:	6093      	str	r3, [r2, #8]
 80135e4:	da08      	bge.n	80135f8 <__sfputc_r+0x1e>
 80135e6:	6994      	ldr	r4, [r2, #24]
 80135e8:	42a3      	cmp	r3, r4
 80135ea:	db01      	blt.n	80135f0 <__sfputc_r+0x16>
 80135ec:	290a      	cmp	r1, #10
 80135ee:	d103      	bne.n	80135f8 <__sfputc_r+0x1e>
 80135f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80135f4:	f000 b934 	b.w	8013860 <__swbuf_r>
 80135f8:	6813      	ldr	r3, [r2, #0]
 80135fa:	1c58      	adds	r0, r3, #1
 80135fc:	6010      	str	r0, [r2, #0]
 80135fe:	7019      	strb	r1, [r3, #0]
 8013600:	4608      	mov	r0, r1
 8013602:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013606:	4770      	bx	lr

08013608 <__sfputs_r>:
 8013608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801360a:	4606      	mov	r6, r0
 801360c:	460f      	mov	r7, r1
 801360e:	4614      	mov	r4, r2
 8013610:	18d5      	adds	r5, r2, r3
 8013612:	42ac      	cmp	r4, r5
 8013614:	d101      	bne.n	801361a <__sfputs_r+0x12>
 8013616:	2000      	movs	r0, #0
 8013618:	e007      	b.n	801362a <__sfputs_r+0x22>
 801361a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801361e:	463a      	mov	r2, r7
 8013620:	4630      	mov	r0, r6
 8013622:	f7ff ffda 	bl	80135da <__sfputc_r>
 8013626:	1c43      	adds	r3, r0, #1
 8013628:	d1f3      	bne.n	8013612 <__sfputs_r+0xa>
 801362a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801362c <_vfiprintf_r>:
 801362c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013630:	460d      	mov	r5, r1
 8013632:	b09d      	sub	sp, #116	; 0x74
 8013634:	4614      	mov	r4, r2
 8013636:	4698      	mov	r8, r3
 8013638:	4606      	mov	r6, r0
 801363a:	b118      	cbz	r0, 8013644 <_vfiprintf_r+0x18>
 801363c:	6a03      	ldr	r3, [r0, #32]
 801363e:	b90b      	cbnz	r3, 8013644 <_vfiprintf_r+0x18>
 8013640:	f7fe f8f4 	bl	801182c <__sinit>
 8013644:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013646:	07d9      	lsls	r1, r3, #31
 8013648:	d405      	bmi.n	8013656 <_vfiprintf_r+0x2a>
 801364a:	89ab      	ldrh	r3, [r5, #12]
 801364c:	059a      	lsls	r2, r3, #22
 801364e:	d402      	bmi.n	8013656 <_vfiprintf_r+0x2a>
 8013650:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013652:	f7fe fa6e 	bl	8011b32 <__retarget_lock_acquire_recursive>
 8013656:	89ab      	ldrh	r3, [r5, #12]
 8013658:	071b      	lsls	r3, r3, #28
 801365a:	d501      	bpl.n	8013660 <_vfiprintf_r+0x34>
 801365c:	692b      	ldr	r3, [r5, #16]
 801365e:	b99b      	cbnz	r3, 8013688 <_vfiprintf_r+0x5c>
 8013660:	4629      	mov	r1, r5
 8013662:	4630      	mov	r0, r6
 8013664:	f000 f93a 	bl	80138dc <__swsetup_r>
 8013668:	b170      	cbz	r0, 8013688 <_vfiprintf_r+0x5c>
 801366a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801366c:	07dc      	lsls	r4, r3, #31
 801366e:	d504      	bpl.n	801367a <_vfiprintf_r+0x4e>
 8013670:	f04f 30ff 	mov.w	r0, #4294967295
 8013674:	b01d      	add	sp, #116	; 0x74
 8013676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801367a:	89ab      	ldrh	r3, [r5, #12]
 801367c:	0598      	lsls	r0, r3, #22
 801367e:	d4f7      	bmi.n	8013670 <_vfiprintf_r+0x44>
 8013680:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013682:	f7fe fa57 	bl	8011b34 <__retarget_lock_release_recursive>
 8013686:	e7f3      	b.n	8013670 <_vfiprintf_r+0x44>
 8013688:	2300      	movs	r3, #0
 801368a:	9309      	str	r3, [sp, #36]	; 0x24
 801368c:	2320      	movs	r3, #32
 801368e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013692:	f8cd 800c 	str.w	r8, [sp, #12]
 8013696:	2330      	movs	r3, #48	; 0x30
 8013698:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801384c <_vfiprintf_r+0x220>
 801369c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80136a0:	f04f 0901 	mov.w	r9, #1
 80136a4:	4623      	mov	r3, r4
 80136a6:	469a      	mov	sl, r3
 80136a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80136ac:	b10a      	cbz	r2, 80136b2 <_vfiprintf_r+0x86>
 80136ae:	2a25      	cmp	r2, #37	; 0x25
 80136b0:	d1f9      	bne.n	80136a6 <_vfiprintf_r+0x7a>
 80136b2:	ebba 0b04 	subs.w	fp, sl, r4
 80136b6:	d00b      	beq.n	80136d0 <_vfiprintf_r+0xa4>
 80136b8:	465b      	mov	r3, fp
 80136ba:	4622      	mov	r2, r4
 80136bc:	4629      	mov	r1, r5
 80136be:	4630      	mov	r0, r6
 80136c0:	f7ff ffa2 	bl	8013608 <__sfputs_r>
 80136c4:	3001      	adds	r0, #1
 80136c6:	f000 80a9 	beq.w	801381c <_vfiprintf_r+0x1f0>
 80136ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80136cc:	445a      	add	r2, fp
 80136ce:	9209      	str	r2, [sp, #36]	; 0x24
 80136d0:	f89a 3000 	ldrb.w	r3, [sl]
 80136d4:	2b00      	cmp	r3, #0
 80136d6:	f000 80a1 	beq.w	801381c <_vfiprintf_r+0x1f0>
 80136da:	2300      	movs	r3, #0
 80136dc:	f04f 32ff 	mov.w	r2, #4294967295
 80136e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80136e4:	f10a 0a01 	add.w	sl, sl, #1
 80136e8:	9304      	str	r3, [sp, #16]
 80136ea:	9307      	str	r3, [sp, #28]
 80136ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80136f0:	931a      	str	r3, [sp, #104]	; 0x68
 80136f2:	4654      	mov	r4, sl
 80136f4:	2205      	movs	r2, #5
 80136f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80136fa:	4854      	ldr	r0, [pc, #336]	; (801384c <_vfiprintf_r+0x220>)
 80136fc:	f7ec fe50 	bl	80003a0 <memchr>
 8013700:	9a04      	ldr	r2, [sp, #16]
 8013702:	b9d8      	cbnz	r0, 801373c <_vfiprintf_r+0x110>
 8013704:	06d1      	lsls	r1, r2, #27
 8013706:	bf44      	itt	mi
 8013708:	2320      	movmi	r3, #32
 801370a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801370e:	0713      	lsls	r3, r2, #28
 8013710:	bf44      	itt	mi
 8013712:	232b      	movmi	r3, #43	; 0x2b
 8013714:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013718:	f89a 3000 	ldrb.w	r3, [sl]
 801371c:	2b2a      	cmp	r3, #42	; 0x2a
 801371e:	d015      	beq.n	801374c <_vfiprintf_r+0x120>
 8013720:	9a07      	ldr	r2, [sp, #28]
 8013722:	4654      	mov	r4, sl
 8013724:	2000      	movs	r0, #0
 8013726:	f04f 0c0a 	mov.w	ip, #10
 801372a:	4621      	mov	r1, r4
 801372c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013730:	3b30      	subs	r3, #48	; 0x30
 8013732:	2b09      	cmp	r3, #9
 8013734:	d94d      	bls.n	80137d2 <_vfiprintf_r+0x1a6>
 8013736:	b1b0      	cbz	r0, 8013766 <_vfiprintf_r+0x13a>
 8013738:	9207      	str	r2, [sp, #28]
 801373a:	e014      	b.n	8013766 <_vfiprintf_r+0x13a>
 801373c:	eba0 0308 	sub.w	r3, r0, r8
 8013740:	fa09 f303 	lsl.w	r3, r9, r3
 8013744:	4313      	orrs	r3, r2
 8013746:	9304      	str	r3, [sp, #16]
 8013748:	46a2      	mov	sl, r4
 801374a:	e7d2      	b.n	80136f2 <_vfiprintf_r+0xc6>
 801374c:	9b03      	ldr	r3, [sp, #12]
 801374e:	1d19      	adds	r1, r3, #4
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	9103      	str	r1, [sp, #12]
 8013754:	2b00      	cmp	r3, #0
 8013756:	bfbb      	ittet	lt
 8013758:	425b      	neglt	r3, r3
 801375a:	f042 0202 	orrlt.w	r2, r2, #2
 801375e:	9307      	strge	r3, [sp, #28]
 8013760:	9307      	strlt	r3, [sp, #28]
 8013762:	bfb8      	it	lt
 8013764:	9204      	strlt	r2, [sp, #16]
 8013766:	7823      	ldrb	r3, [r4, #0]
 8013768:	2b2e      	cmp	r3, #46	; 0x2e
 801376a:	d10c      	bne.n	8013786 <_vfiprintf_r+0x15a>
 801376c:	7863      	ldrb	r3, [r4, #1]
 801376e:	2b2a      	cmp	r3, #42	; 0x2a
 8013770:	d134      	bne.n	80137dc <_vfiprintf_r+0x1b0>
 8013772:	9b03      	ldr	r3, [sp, #12]
 8013774:	1d1a      	adds	r2, r3, #4
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	9203      	str	r2, [sp, #12]
 801377a:	2b00      	cmp	r3, #0
 801377c:	bfb8      	it	lt
 801377e:	f04f 33ff 	movlt.w	r3, #4294967295
 8013782:	3402      	adds	r4, #2
 8013784:	9305      	str	r3, [sp, #20]
 8013786:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801385c <_vfiprintf_r+0x230>
 801378a:	7821      	ldrb	r1, [r4, #0]
 801378c:	2203      	movs	r2, #3
 801378e:	4650      	mov	r0, sl
 8013790:	f7ec fe06 	bl	80003a0 <memchr>
 8013794:	b138      	cbz	r0, 80137a6 <_vfiprintf_r+0x17a>
 8013796:	9b04      	ldr	r3, [sp, #16]
 8013798:	eba0 000a 	sub.w	r0, r0, sl
 801379c:	2240      	movs	r2, #64	; 0x40
 801379e:	4082      	lsls	r2, r0
 80137a0:	4313      	orrs	r3, r2
 80137a2:	3401      	adds	r4, #1
 80137a4:	9304      	str	r3, [sp, #16]
 80137a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80137aa:	4829      	ldr	r0, [pc, #164]	; (8013850 <_vfiprintf_r+0x224>)
 80137ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80137b0:	2206      	movs	r2, #6
 80137b2:	f7ec fdf5 	bl	80003a0 <memchr>
 80137b6:	2800      	cmp	r0, #0
 80137b8:	d03f      	beq.n	801383a <_vfiprintf_r+0x20e>
 80137ba:	4b26      	ldr	r3, [pc, #152]	; (8013854 <_vfiprintf_r+0x228>)
 80137bc:	bb1b      	cbnz	r3, 8013806 <_vfiprintf_r+0x1da>
 80137be:	9b03      	ldr	r3, [sp, #12]
 80137c0:	3307      	adds	r3, #7
 80137c2:	f023 0307 	bic.w	r3, r3, #7
 80137c6:	3308      	adds	r3, #8
 80137c8:	9303      	str	r3, [sp, #12]
 80137ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80137cc:	443b      	add	r3, r7
 80137ce:	9309      	str	r3, [sp, #36]	; 0x24
 80137d0:	e768      	b.n	80136a4 <_vfiprintf_r+0x78>
 80137d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80137d6:	460c      	mov	r4, r1
 80137d8:	2001      	movs	r0, #1
 80137da:	e7a6      	b.n	801372a <_vfiprintf_r+0xfe>
 80137dc:	2300      	movs	r3, #0
 80137de:	3401      	adds	r4, #1
 80137e0:	9305      	str	r3, [sp, #20]
 80137e2:	4619      	mov	r1, r3
 80137e4:	f04f 0c0a 	mov.w	ip, #10
 80137e8:	4620      	mov	r0, r4
 80137ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80137ee:	3a30      	subs	r2, #48	; 0x30
 80137f0:	2a09      	cmp	r2, #9
 80137f2:	d903      	bls.n	80137fc <_vfiprintf_r+0x1d0>
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d0c6      	beq.n	8013786 <_vfiprintf_r+0x15a>
 80137f8:	9105      	str	r1, [sp, #20]
 80137fa:	e7c4      	b.n	8013786 <_vfiprintf_r+0x15a>
 80137fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8013800:	4604      	mov	r4, r0
 8013802:	2301      	movs	r3, #1
 8013804:	e7f0      	b.n	80137e8 <_vfiprintf_r+0x1bc>
 8013806:	ab03      	add	r3, sp, #12
 8013808:	9300      	str	r3, [sp, #0]
 801380a:	462a      	mov	r2, r5
 801380c:	4b12      	ldr	r3, [pc, #72]	; (8013858 <_vfiprintf_r+0x22c>)
 801380e:	a904      	add	r1, sp, #16
 8013810:	4630      	mov	r0, r6
 8013812:	f7fd fbd5 	bl	8010fc0 <_printf_float>
 8013816:	4607      	mov	r7, r0
 8013818:	1c78      	adds	r0, r7, #1
 801381a:	d1d6      	bne.n	80137ca <_vfiprintf_r+0x19e>
 801381c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801381e:	07d9      	lsls	r1, r3, #31
 8013820:	d405      	bmi.n	801382e <_vfiprintf_r+0x202>
 8013822:	89ab      	ldrh	r3, [r5, #12]
 8013824:	059a      	lsls	r2, r3, #22
 8013826:	d402      	bmi.n	801382e <_vfiprintf_r+0x202>
 8013828:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801382a:	f7fe f983 	bl	8011b34 <__retarget_lock_release_recursive>
 801382e:	89ab      	ldrh	r3, [r5, #12]
 8013830:	065b      	lsls	r3, r3, #25
 8013832:	f53f af1d 	bmi.w	8013670 <_vfiprintf_r+0x44>
 8013836:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013838:	e71c      	b.n	8013674 <_vfiprintf_r+0x48>
 801383a:	ab03      	add	r3, sp, #12
 801383c:	9300      	str	r3, [sp, #0]
 801383e:	462a      	mov	r2, r5
 8013840:	4b05      	ldr	r3, [pc, #20]	; (8013858 <_vfiprintf_r+0x22c>)
 8013842:	a904      	add	r1, sp, #16
 8013844:	4630      	mov	r0, r6
 8013846:	f7fd fe43 	bl	80114d0 <_printf_i>
 801384a:	e7e4      	b.n	8013816 <_vfiprintf_r+0x1ea>
 801384c:	0801e434 	.word	0x0801e434
 8013850:	0801e43e 	.word	0x0801e43e
 8013854:	08010fc1 	.word	0x08010fc1
 8013858:	08013609 	.word	0x08013609
 801385c:	0801e43a 	.word	0x0801e43a

08013860 <__swbuf_r>:
 8013860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013862:	460e      	mov	r6, r1
 8013864:	4614      	mov	r4, r2
 8013866:	4605      	mov	r5, r0
 8013868:	b118      	cbz	r0, 8013872 <__swbuf_r+0x12>
 801386a:	6a03      	ldr	r3, [r0, #32]
 801386c:	b90b      	cbnz	r3, 8013872 <__swbuf_r+0x12>
 801386e:	f7fd ffdd 	bl	801182c <__sinit>
 8013872:	69a3      	ldr	r3, [r4, #24]
 8013874:	60a3      	str	r3, [r4, #8]
 8013876:	89a3      	ldrh	r3, [r4, #12]
 8013878:	071a      	lsls	r2, r3, #28
 801387a:	d525      	bpl.n	80138c8 <__swbuf_r+0x68>
 801387c:	6923      	ldr	r3, [r4, #16]
 801387e:	b31b      	cbz	r3, 80138c8 <__swbuf_r+0x68>
 8013880:	6823      	ldr	r3, [r4, #0]
 8013882:	6922      	ldr	r2, [r4, #16]
 8013884:	1a98      	subs	r0, r3, r2
 8013886:	6963      	ldr	r3, [r4, #20]
 8013888:	b2f6      	uxtb	r6, r6
 801388a:	4283      	cmp	r3, r0
 801388c:	4637      	mov	r7, r6
 801388e:	dc04      	bgt.n	801389a <__swbuf_r+0x3a>
 8013890:	4621      	mov	r1, r4
 8013892:	4628      	mov	r0, r5
 8013894:	f7ff fdd2 	bl	801343c <_fflush_r>
 8013898:	b9e0      	cbnz	r0, 80138d4 <__swbuf_r+0x74>
 801389a:	68a3      	ldr	r3, [r4, #8]
 801389c:	3b01      	subs	r3, #1
 801389e:	60a3      	str	r3, [r4, #8]
 80138a0:	6823      	ldr	r3, [r4, #0]
 80138a2:	1c5a      	adds	r2, r3, #1
 80138a4:	6022      	str	r2, [r4, #0]
 80138a6:	701e      	strb	r6, [r3, #0]
 80138a8:	6962      	ldr	r2, [r4, #20]
 80138aa:	1c43      	adds	r3, r0, #1
 80138ac:	429a      	cmp	r2, r3
 80138ae:	d004      	beq.n	80138ba <__swbuf_r+0x5a>
 80138b0:	89a3      	ldrh	r3, [r4, #12]
 80138b2:	07db      	lsls	r3, r3, #31
 80138b4:	d506      	bpl.n	80138c4 <__swbuf_r+0x64>
 80138b6:	2e0a      	cmp	r6, #10
 80138b8:	d104      	bne.n	80138c4 <__swbuf_r+0x64>
 80138ba:	4621      	mov	r1, r4
 80138bc:	4628      	mov	r0, r5
 80138be:	f7ff fdbd 	bl	801343c <_fflush_r>
 80138c2:	b938      	cbnz	r0, 80138d4 <__swbuf_r+0x74>
 80138c4:	4638      	mov	r0, r7
 80138c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80138c8:	4621      	mov	r1, r4
 80138ca:	4628      	mov	r0, r5
 80138cc:	f000 f806 	bl	80138dc <__swsetup_r>
 80138d0:	2800      	cmp	r0, #0
 80138d2:	d0d5      	beq.n	8013880 <__swbuf_r+0x20>
 80138d4:	f04f 37ff 	mov.w	r7, #4294967295
 80138d8:	e7f4      	b.n	80138c4 <__swbuf_r+0x64>
	...

080138dc <__swsetup_r>:
 80138dc:	b538      	push	{r3, r4, r5, lr}
 80138de:	4b2a      	ldr	r3, [pc, #168]	; (8013988 <__swsetup_r+0xac>)
 80138e0:	4605      	mov	r5, r0
 80138e2:	6818      	ldr	r0, [r3, #0]
 80138e4:	460c      	mov	r4, r1
 80138e6:	b118      	cbz	r0, 80138f0 <__swsetup_r+0x14>
 80138e8:	6a03      	ldr	r3, [r0, #32]
 80138ea:	b90b      	cbnz	r3, 80138f0 <__swsetup_r+0x14>
 80138ec:	f7fd ff9e 	bl	801182c <__sinit>
 80138f0:	89a3      	ldrh	r3, [r4, #12]
 80138f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80138f6:	0718      	lsls	r0, r3, #28
 80138f8:	d422      	bmi.n	8013940 <__swsetup_r+0x64>
 80138fa:	06d9      	lsls	r1, r3, #27
 80138fc:	d407      	bmi.n	801390e <__swsetup_r+0x32>
 80138fe:	2309      	movs	r3, #9
 8013900:	602b      	str	r3, [r5, #0]
 8013902:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013906:	81a3      	strh	r3, [r4, #12]
 8013908:	f04f 30ff 	mov.w	r0, #4294967295
 801390c:	e034      	b.n	8013978 <__swsetup_r+0x9c>
 801390e:	0758      	lsls	r0, r3, #29
 8013910:	d512      	bpl.n	8013938 <__swsetup_r+0x5c>
 8013912:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013914:	b141      	cbz	r1, 8013928 <__swsetup_r+0x4c>
 8013916:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801391a:	4299      	cmp	r1, r3
 801391c:	d002      	beq.n	8013924 <__swsetup_r+0x48>
 801391e:	4628      	mov	r0, r5
 8013920:	f7fe ff32 	bl	8012788 <_free_r>
 8013924:	2300      	movs	r3, #0
 8013926:	6363      	str	r3, [r4, #52]	; 0x34
 8013928:	89a3      	ldrh	r3, [r4, #12]
 801392a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801392e:	81a3      	strh	r3, [r4, #12]
 8013930:	2300      	movs	r3, #0
 8013932:	6063      	str	r3, [r4, #4]
 8013934:	6923      	ldr	r3, [r4, #16]
 8013936:	6023      	str	r3, [r4, #0]
 8013938:	89a3      	ldrh	r3, [r4, #12]
 801393a:	f043 0308 	orr.w	r3, r3, #8
 801393e:	81a3      	strh	r3, [r4, #12]
 8013940:	6923      	ldr	r3, [r4, #16]
 8013942:	b94b      	cbnz	r3, 8013958 <__swsetup_r+0x7c>
 8013944:	89a3      	ldrh	r3, [r4, #12]
 8013946:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801394a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801394e:	d003      	beq.n	8013958 <__swsetup_r+0x7c>
 8013950:	4621      	mov	r1, r4
 8013952:	4628      	mov	r0, r5
 8013954:	f000 f88c 	bl	8013a70 <__smakebuf_r>
 8013958:	89a0      	ldrh	r0, [r4, #12]
 801395a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801395e:	f010 0301 	ands.w	r3, r0, #1
 8013962:	d00a      	beq.n	801397a <__swsetup_r+0x9e>
 8013964:	2300      	movs	r3, #0
 8013966:	60a3      	str	r3, [r4, #8]
 8013968:	6963      	ldr	r3, [r4, #20]
 801396a:	425b      	negs	r3, r3
 801396c:	61a3      	str	r3, [r4, #24]
 801396e:	6923      	ldr	r3, [r4, #16]
 8013970:	b943      	cbnz	r3, 8013984 <__swsetup_r+0xa8>
 8013972:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013976:	d1c4      	bne.n	8013902 <__swsetup_r+0x26>
 8013978:	bd38      	pop	{r3, r4, r5, pc}
 801397a:	0781      	lsls	r1, r0, #30
 801397c:	bf58      	it	pl
 801397e:	6963      	ldrpl	r3, [r4, #20]
 8013980:	60a3      	str	r3, [r4, #8]
 8013982:	e7f4      	b.n	801396e <__swsetup_r+0x92>
 8013984:	2000      	movs	r0, #0
 8013986:	e7f7      	b.n	8013978 <__swsetup_r+0x9c>
 8013988:	24000470 	.word	0x24000470

0801398c <_raise_r>:
 801398c:	291f      	cmp	r1, #31
 801398e:	b538      	push	{r3, r4, r5, lr}
 8013990:	4604      	mov	r4, r0
 8013992:	460d      	mov	r5, r1
 8013994:	d904      	bls.n	80139a0 <_raise_r+0x14>
 8013996:	2316      	movs	r3, #22
 8013998:	6003      	str	r3, [r0, #0]
 801399a:	f04f 30ff 	mov.w	r0, #4294967295
 801399e:	bd38      	pop	{r3, r4, r5, pc}
 80139a0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80139a2:	b112      	cbz	r2, 80139aa <_raise_r+0x1e>
 80139a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80139a8:	b94b      	cbnz	r3, 80139be <_raise_r+0x32>
 80139aa:	4620      	mov	r0, r4
 80139ac:	f000 f830 	bl	8013a10 <_getpid_r>
 80139b0:	462a      	mov	r2, r5
 80139b2:	4601      	mov	r1, r0
 80139b4:	4620      	mov	r0, r4
 80139b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80139ba:	f000 b817 	b.w	80139ec <_kill_r>
 80139be:	2b01      	cmp	r3, #1
 80139c0:	d00a      	beq.n	80139d8 <_raise_r+0x4c>
 80139c2:	1c59      	adds	r1, r3, #1
 80139c4:	d103      	bne.n	80139ce <_raise_r+0x42>
 80139c6:	2316      	movs	r3, #22
 80139c8:	6003      	str	r3, [r0, #0]
 80139ca:	2001      	movs	r0, #1
 80139cc:	e7e7      	b.n	801399e <_raise_r+0x12>
 80139ce:	2400      	movs	r4, #0
 80139d0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80139d4:	4628      	mov	r0, r5
 80139d6:	4798      	blx	r3
 80139d8:	2000      	movs	r0, #0
 80139da:	e7e0      	b.n	801399e <_raise_r+0x12>

080139dc <raise>:
 80139dc:	4b02      	ldr	r3, [pc, #8]	; (80139e8 <raise+0xc>)
 80139de:	4601      	mov	r1, r0
 80139e0:	6818      	ldr	r0, [r3, #0]
 80139e2:	f7ff bfd3 	b.w	801398c <_raise_r>
 80139e6:	bf00      	nop
 80139e8:	24000470 	.word	0x24000470

080139ec <_kill_r>:
 80139ec:	b538      	push	{r3, r4, r5, lr}
 80139ee:	4d07      	ldr	r5, [pc, #28]	; (8013a0c <_kill_r+0x20>)
 80139f0:	2300      	movs	r3, #0
 80139f2:	4604      	mov	r4, r0
 80139f4:	4608      	mov	r0, r1
 80139f6:	4611      	mov	r1, r2
 80139f8:	602b      	str	r3, [r5, #0]
 80139fa:	f7f2 ffed 	bl	80069d8 <_kill>
 80139fe:	1c43      	adds	r3, r0, #1
 8013a00:	d102      	bne.n	8013a08 <_kill_r+0x1c>
 8013a02:	682b      	ldr	r3, [r5, #0]
 8013a04:	b103      	cbz	r3, 8013a08 <_kill_r+0x1c>
 8013a06:	6023      	str	r3, [r4, #0]
 8013a08:	bd38      	pop	{r3, r4, r5, pc}
 8013a0a:	bf00      	nop
 8013a0c:	2400d730 	.word	0x2400d730

08013a10 <_getpid_r>:
 8013a10:	f7f2 bfe0 	b.w	80069d4 <_getpid>

08013a14 <_malloc_usable_size_r>:
 8013a14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013a18:	1f18      	subs	r0, r3, #4
 8013a1a:	2b00      	cmp	r3, #0
 8013a1c:	bfbc      	itt	lt
 8013a1e:	580b      	ldrlt	r3, [r1, r0]
 8013a20:	18c0      	addlt	r0, r0, r3
 8013a22:	4770      	bx	lr

08013a24 <__swhatbuf_r>:
 8013a24:	b570      	push	{r4, r5, r6, lr}
 8013a26:	460c      	mov	r4, r1
 8013a28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013a2c:	2900      	cmp	r1, #0
 8013a2e:	b096      	sub	sp, #88	; 0x58
 8013a30:	4615      	mov	r5, r2
 8013a32:	461e      	mov	r6, r3
 8013a34:	da0d      	bge.n	8013a52 <__swhatbuf_r+0x2e>
 8013a36:	89a3      	ldrh	r3, [r4, #12]
 8013a38:	f013 0f80 	tst.w	r3, #128	; 0x80
 8013a3c:	f04f 0100 	mov.w	r1, #0
 8013a40:	bf0c      	ite	eq
 8013a42:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8013a46:	2340      	movne	r3, #64	; 0x40
 8013a48:	2000      	movs	r0, #0
 8013a4a:	6031      	str	r1, [r6, #0]
 8013a4c:	602b      	str	r3, [r5, #0]
 8013a4e:	b016      	add	sp, #88	; 0x58
 8013a50:	bd70      	pop	{r4, r5, r6, pc}
 8013a52:	466a      	mov	r2, sp
 8013a54:	f000 f848 	bl	8013ae8 <_fstat_r>
 8013a58:	2800      	cmp	r0, #0
 8013a5a:	dbec      	blt.n	8013a36 <__swhatbuf_r+0x12>
 8013a5c:	9901      	ldr	r1, [sp, #4]
 8013a5e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8013a62:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8013a66:	4259      	negs	r1, r3
 8013a68:	4159      	adcs	r1, r3
 8013a6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013a6e:	e7eb      	b.n	8013a48 <__swhatbuf_r+0x24>

08013a70 <__smakebuf_r>:
 8013a70:	898b      	ldrh	r3, [r1, #12]
 8013a72:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013a74:	079d      	lsls	r5, r3, #30
 8013a76:	4606      	mov	r6, r0
 8013a78:	460c      	mov	r4, r1
 8013a7a:	d507      	bpl.n	8013a8c <__smakebuf_r+0x1c>
 8013a7c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013a80:	6023      	str	r3, [r4, #0]
 8013a82:	6123      	str	r3, [r4, #16]
 8013a84:	2301      	movs	r3, #1
 8013a86:	6163      	str	r3, [r4, #20]
 8013a88:	b002      	add	sp, #8
 8013a8a:	bd70      	pop	{r4, r5, r6, pc}
 8013a8c:	ab01      	add	r3, sp, #4
 8013a8e:	466a      	mov	r2, sp
 8013a90:	f7ff ffc8 	bl	8013a24 <__swhatbuf_r>
 8013a94:	9900      	ldr	r1, [sp, #0]
 8013a96:	4605      	mov	r5, r0
 8013a98:	4630      	mov	r0, r6
 8013a9a:	f7fe fee9 	bl	8012870 <_malloc_r>
 8013a9e:	b948      	cbnz	r0, 8013ab4 <__smakebuf_r+0x44>
 8013aa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013aa4:	059a      	lsls	r2, r3, #22
 8013aa6:	d4ef      	bmi.n	8013a88 <__smakebuf_r+0x18>
 8013aa8:	f023 0303 	bic.w	r3, r3, #3
 8013aac:	f043 0302 	orr.w	r3, r3, #2
 8013ab0:	81a3      	strh	r3, [r4, #12]
 8013ab2:	e7e3      	b.n	8013a7c <__smakebuf_r+0xc>
 8013ab4:	89a3      	ldrh	r3, [r4, #12]
 8013ab6:	6020      	str	r0, [r4, #0]
 8013ab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013abc:	81a3      	strh	r3, [r4, #12]
 8013abe:	9b00      	ldr	r3, [sp, #0]
 8013ac0:	6163      	str	r3, [r4, #20]
 8013ac2:	9b01      	ldr	r3, [sp, #4]
 8013ac4:	6120      	str	r0, [r4, #16]
 8013ac6:	b15b      	cbz	r3, 8013ae0 <__smakebuf_r+0x70>
 8013ac8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013acc:	4630      	mov	r0, r6
 8013ace:	f000 f81d 	bl	8013b0c <_isatty_r>
 8013ad2:	b128      	cbz	r0, 8013ae0 <__smakebuf_r+0x70>
 8013ad4:	89a3      	ldrh	r3, [r4, #12]
 8013ad6:	f023 0303 	bic.w	r3, r3, #3
 8013ada:	f043 0301 	orr.w	r3, r3, #1
 8013ade:	81a3      	strh	r3, [r4, #12]
 8013ae0:	89a3      	ldrh	r3, [r4, #12]
 8013ae2:	431d      	orrs	r5, r3
 8013ae4:	81a5      	strh	r5, [r4, #12]
 8013ae6:	e7cf      	b.n	8013a88 <__smakebuf_r+0x18>

08013ae8 <_fstat_r>:
 8013ae8:	b538      	push	{r3, r4, r5, lr}
 8013aea:	4d07      	ldr	r5, [pc, #28]	; (8013b08 <_fstat_r+0x20>)
 8013aec:	2300      	movs	r3, #0
 8013aee:	4604      	mov	r4, r0
 8013af0:	4608      	mov	r0, r1
 8013af2:	4611      	mov	r1, r2
 8013af4:	602b      	str	r3, [r5, #0]
 8013af6:	f7f2 ff9f 	bl	8006a38 <_fstat>
 8013afa:	1c43      	adds	r3, r0, #1
 8013afc:	d102      	bne.n	8013b04 <_fstat_r+0x1c>
 8013afe:	682b      	ldr	r3, [r5, #0]
 8013b00:	b103      	cbz	r3, 8013b04 <_fstat_r+0x1c>
 8013b02:	6023      	str	r3, [r4, #0]
 8013b04:	bd38      	pop	{r3, r4, r5, pc}
 8013b06:	bf00      	nop
 8013b08:	2400d730 	.word	0x2400d730

08013b0c <_isatty_r>:
 8013b0c:	b538      	push	{r3, r4, r5, lr}
 8013b0e:	4d06      	ldr	r5, [pc, #24]	; (8013b28 <_isatty_r+0x1c>)
 8013b10:	2300      	movs	r3, #0
 8013b12:	4604      	mov	r4, r0
 8013b14:	4608      	mov	r0, r1
 8013b16:	602b      	str	r3, [r5, #0]
 8013b18:	f7f2 ff94 	bl	8006a44 <_isatty>
 8013b1c:	1c43      	adds	r3, r0, #1
 8013b1e:	d102      	bne.n	8013b26 <_isatty_r+0x1a>
 8013b20:	682b      	ldr	r3, [r5, #0]
 8013b22:	b103      	cbz	r3, 8013b26 <_isatty_r+0x1a>
 8013b24:	6023      	str	r3, [r4, #0]
 8013b26:	bd38      	pop	{r3, r4, r5, pc}
 8013b28:	2400d730 	.word	0x2400d730
 8013b2c:	00000000 	.word	0x00000000

08013b30 <log10>:
 8013b30:	b508      	push	{r3, lr}
 8013b32:	ed2d 8b02 	vpush	{d8}
 8013b36:	eeb0 8b40 	vmov.f64	d8, d0
 8013b3a:	f000 fad5 	bl	80140e8 <__ieee754_log10>
 8013b3e:	eeb4 8b48 	vcmp.f64	d8, d8
 8013b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b46:	d60f      	bvs.n	8013b68 <log10+0x38>
 8013b48:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8013b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b50:	d80a      	bhi.n	8013b68 <log10+0x38>
 8013b52:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b5a:	d108      	bne.n	8013b6e <log10+0x3e>
 8013b5c:	f7fd ffbe 	bl	8011adc <__errno>
 8013b60:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8013b88 <log10+0x58>
 8013b64:	2322      	movs	r3, #34	; 0x22
 8013b66:	6003      	str	r3, [r0, #0]
 8013b68:	ecbd 8b02 	vpop	{d8}
 8013b6c:	bd08      	pop	{r3, pc}
 8013b6e:	f7fd ffb5 	bl	8011adc <__errno>
 8013b72:	ecbd 8b02 	vpop	{d8}
 8013b76:	2321      	movs	r3, #33	; 0x21
 8013b78:	6003      	str	r3, [r0, #0]
 8013b7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013b7e:	4804      	ldr	r0, [pc, #16]	; (8013b90 <log10+0x60>)
 8013b80:	f000 b8a2 	b.w	8013cc8 <nan>
 8013b84:	f3af 8000 	nop.w
 8013b88:	00000000 	.word	0x00000000
 8013b8c:	fff00000 	.word	0xfff00000
 8013b90:	0801e265 	.word	0x0801e265
 8013b94:	00000000 	.word	0x00000000

08013b98 <cos>:
 8013b98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013b9a:	eeb0 7b40 	vmov.f64	d7, d0
 8013b9e:	ee17 3a90 	vmov	r3, s15
 8013ba2:	4a21      	ldr	r2, [pc, #132]	; (8013c28 <cos+0x90>)
 8013ba4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013ba8:	4293      	cmp	r3, r2
 8013baa:	dc06      	bgt.n	8013bba <cos+0x22>
 8013bac:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8013c20 <cos+0x88>
 8013bb0:	b005      	add	sp, #20
 8013bb2:	f85d eb04 	ldr.w	lr, [sp], #4
 8013bb6:	f000 b9d3 	b.w	8013f60 <__kernel_cos>
 8013bba:	4a1c      	ldr	r2, [pc, #112]	; (8013c2c <cos+0x94>)
 8013bbc:	4293      	cmp	r3, r2
 8013bbe:	dd04      	ble.n	8013bca <cos+0x32>
 8013bc0:	ee30 0b40 	vsub.f64	d0, d0, d0
 8013bc4:	b005      	add	sp, #20
 8013bc6:	f85d fb04 	ldr.w	pc, [sp], #4
 8013bca:	4668      	mov	r0, sp
 8013bcc:	f000 fafc 	bl	80141c8 <__ieee754_rem_pio2>
 8013bd0:	f000 0003 	and.w	r0, r0, #3
 8013bd4:	2801      	cmp	r0, #1
 8013bd6:	d009      	beq.n	8013bec <cos+0x54>
 8013bd8:	2802      	cmp	r0, #2
 8013bda:	d010      	beq.n	8013bfe <cos+0x66>
 8013bdc:	b9b0      	cbnz	r0, 8013c0c <cos+0x74>
 8013bde:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013be2:	ed9d 0b00 	vldr	d0, [sp]
 8013be6:	f000 f9bb 	bl	8013f60 <__kernel_cos>
 8013bea:	e7eb      	b.n	8013bc4 <cos+0x2c>
 8013bec:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013bf0:	ed9d 0b00 	vldr	d0, [sp]
 8013bf4:	f000 fa20 	bl	8014038 <__kernel_sin>
 8013bf8:	eeb1 0b40 	vneg.f64	d0, d0
 8013bfc:	e7e2      	b.n	8013bc4 <cos+0x2c>
 8013bfe:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013c02:	ed9d 0b00 	vldr	d0, [sp]
 8013c06:	f000 f9ab 	bl	8013f60 <__kernel_cos>
 8013c0a:	e7f5      	b.n	8013bf8 <cos+0x60>
 8013c0c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013c10:	ed9d 0b00 	vldr	d0, [sp]
 8013c14:	2001      	movs	r0, #1
 8013c16:	f000 fa0f 	bl	8014038 <__kernel_sin>
 8013c1a:	e7d3      	b.n	8013bc4 <cos+0x2c>
 8013c1c:	f3af 8000 	nop.w
	...
 8013c28:	3fe921fb 	.word	0x3fe921fb
 8013c2c:	7fefffff 	.word	0x7fefffff

08013c30 <sin>:
 8013c30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013c32:	eeb0 7b40 	vmov.f64	d7, d0
 8013c36:	ee17 3a90 	vmov	r3, s15
 8013c3a:	4a21      	ldr	r2, [pc, #132]	; (8013cc0 <sin+0x90>)
 8013c3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013c40:	4293      	cmp	r3, r2
 8013c42:	dc07      	bgt.n	8013c54 <sin+0x24>
 8013c44:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8013cb8 <sin+0x88>
 8013c48:	2000      	movs	r0, #0
 8013c4a:	b005      	add	sp, #20
 8013c4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013c50:	f000 b9f2 	b.w	8014038 <__kernel_sin>
 8013c54:	4a1b      	ldr	r2, [pc, #108]	; (8013cc4 <sin+0x94>)
 8013c56:	4293      	cmp	r3, r2
 8013c58:	dd04      	ble.n	8013c64 <sin+0x34>
 8013c5a:	ee30 0b40 	vsub.f64	d0, d0, d0
 8013c5e:	b005      	add	sp, #20
 8013c60:	f85d fb04 	ldr.w	pc, [sp], #4
 8013c64:	4668      	mov	r0, sp
 8013c66:	f000 faaf 	bl	80141c8 <__ieee754_rem_pio2>
 8013c6a:	f000 0003 	and.w	r0, r0, #3
 8013c6e:	2801      	cmp	r0, #1
 8013c70:	d00a      	beq.n	8013c88 <sin+0x58>
 8013c72:	2802      	cmp	r0, #2
 8013c74:	d00f      	beq.n	8013c96 <sin+0x66>
 8013c76:	b9c0      	cbnz	r0, 8013caa <sin+0x7a>
 8013c78:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013c7c:	ed9d 0b00 	vldr	d0, [sp]
 8013c80:	2001      	movs	r0, #1
 8013c82:	f000 f9d9 	bl	8014038 <__kernel_sin>
 8013c86:	e7ea      	b.n	8013c5e <sin+0x2e>
 8013c88:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013c8c:	ed9d 0b00 	vldr	d0, [sp]
 8013c90:	f000 f966 	bl	8013f60 <__kernel_cos>
 8013c94:	e7e3      	b.n	8013c5e <sin+0x2e>
 8013c96:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013c9a:	ed9d 0b00 	vldr	d0, [sp]
 8013c9e:	2001      	movs	r0, #1
 8013ca0:	f000 f9ca 	bl	8014038 <__kernel_sin>
 8013ca4:	eeb1 0b40 	vneg.f64	d0, d0
 8013ca8:	e7d9      	b.n	8013c5e <sin+0x2e>
 8013caa:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013cae:	ed9d 0b00 	vldr	d0, [sp]
 8013cb2:	f000 f955 	bl	8013f60 <__kernel_cos>
 8013cb6:	e7f5      	b.n	8013ca4 <sin+0x74>
	...
 8013cc0:	3fe921fb 	.word	0x3fe921fb
 8013cc4:	7fefffff 	.word	0x7fefffff

08013cc8 <nan>:
 8013cc8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013cd0 <nan+0x8>
 8013ccc:	4770      	bx	lr
 8013cce:	bf00      	nop
 8013cd0:	00000000 	.word	0x00000000
 8013cd4:	7ff80000 	.word	0x7ff80000

08013cd8 <exp>:
 8013cd8:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 8013cda:	ee10 3a90 	vmov	r3, s1
 8013cde:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 8013ce2:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8013ce6:	18a2      	adds	r2, r4, r2
 8013ce8:	2a3e      	cmp	r2, #62	; 0x3e
 8013cea:	ee10 1a10 	vmov	r1, s0
 8013cee:	d922      	bls.n	8013d36 <exp+0x5e>
 8013cf0:	2a00      	cmp	r2, #0
 8013cf2:	da06      	bge.n	8013d02 <exp+0x2a>
 8013cf4:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8013cf8:	ee30 0b07 	vadd.f64	d0, d0, d7
 8013cfc:	b004      	add	sp, #16
 8013cfe:	bcf0      	pop	{r4, r5, r6, r7}
 8013d00:	4770      	bx	lr
 8013d02:	f5b4 6f81 	cmp.w	r4, #1032	; 0x408
 8013d06:	f04f 0000 	mov.w	r0, #0
 8013d0a:	d913      	bls.n	8013d34 <exp+0x5c>
 8013d0c:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8013d10:	bf08      	it	eq
 8013d12:	4281      	cmpeq	r1, r0
 8013d14:	f000 80a0 	beq.w	8013e58 <exp+0x180>
 8013d18:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8013d1c:	4294      	cmp	r4, r2
 8013d1e:	d0e9      	beq.n	8013cf4 <exp+0x1c>
 8013d20:	4283      	cmp	r3, r0
 8013d22:	da03      	bge.n	8013d2c <exp+0x54>
 8013d24:	b004      	add	sp, #16
 8013d26:	bcf0      	pop	{r4, r5, r6, r7}
 8013d28:	f000 b8c6 	b.w	8013eb8 <__math_uflow>
 8013d2c:	b004      	add	sp, #16
 8013d2e:	bcf0      	pop	{r4, r5, r6, r7}
 8013d30:	f000 b8ca 	b.w	8013ec8 <__math_oflow>
 8013d34:	4604      	mov	r4, r0
 8013d36:	4950      	ldr	r1, [pc, #320]	; (8013e78 <exp+0x1a0>)
 8013d38:	ed91 6b02 	vldr	d6, [r1, #8]
 8013d3c:	ed91 5b00 	vldr	d5, [r1]
 8013d40:	eeb0 7b46 	vmov.f64	d7, d6
 8013d44:	eea5 7b00 	vfma.f64	d7, d5, d0
 8013d48:	ee17 5a10 	vmov	r5, s14
 8013d4c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013d50:	ed91 6b04 	vldr	d6, [r1, #16]
 8013d54:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 8013d58:	eea6 0b07 	vfma.f64	d0, d6, d7
 8013d5c:	ed91 6b06 	vldr	d6, [r1, #24]
 8013d60:	18d8      	adds	r0, r3, r3
 8013d62:	f100 030f 	add.w	r3, r0, #15
 8013d66:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8013d6a:	eea6 0b07 	vfma.f64	d0, d6, d7
 8013d6e:	ed91 3b0a 	vldr	d3, [r1, #40]	; 0x28
 8013d72:	ee20 7b00 	vmul.f64	d7, d0, d0
 8013d76:	ed90 6b1c 	vldr	d6, [r0, #112]	; 0x70
 8013d7a:	ed91 4b08 	vldr	d4, [r1, #32]
 8013d7e:	ee30 6b06 	vadd.f64	d6, d0, d6
 8013d82:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8013d86:	eea3 4b00 	vfma.f64	d4, d3, d0
 8013d8a:	ed91 3b0e 	vldr	d3, [r1, #56]	; 0x38
 8013d8e:	eea4 6b07 	vfma.f64	d6, d4, d7
 8013d92:	ee27 7b07 	vmul.f64	d7, d7, d7
 8013d96:	ed91 4b0c 	vldr	d4, [r1, #48]	; 0x30
 8013d9a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
 8013d9e:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8013da2:	eea3 4b00 	vfma.f64	d4, d3, d0
 8013da6:	2600      	movs	r6, #0
 8013da8:	19f2      	adds	r2, r6, r7
 8013daa:	eb0c 3345 	add.w	r3, ip, r5, lsl #13
 8013dae:	eea7 6b04 	vfma.f64	d6, d7, d4
 8013db2:	2c00      	cmp	r4, #0
 8013db4:	d14b      	bne.n	8013e4e <exp+0x176>
 8013db6:	42b5      	cmp	r5, r6
 8013db8:	db10      	blt.n	8013ddc <exp+0x104>
 8013dba:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 8013dbe:	ed9f 7b28 	vldr	d7, [pc, #160]	; 8013e60 <exp+0x188>
 8013dc2:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 8013dc6:	4610      	mov	r0, r2
 8013dc8:	ec41 0b10 	vmov	d0, r0, r1
 8013dcc:	eea6 0b00 	vfma.f64	d0, d6, d0
 8013dd0:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013dd4:	b004      	add	sp, #16
 8013dd6:	bcf0      	pop	{r4, r5, r6, r7}
 8013dd8:	f000 b8ae 	b.w	8013f38 <__math_check_oflow>
 8013ddc:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8013de0:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 8013de4:	4610      	mov	r0, r2
 8013de6:	ec41 0b17 	vmov	d7, r0, r1
 8013dea:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8013dee:	ee26 6b07 	vmul.f64	d6, d6, d7
 8013df2:	ee37 5b06 	vadd.f64	d5, d7, d6
 8013df6:	eeb4 5bc4 	vcmpe.f64	d5, d4
 8013dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013dfe:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8013e68 <exp+0x190>
 8013e02:	d51e      	bpl.n	8013e42 <exp+0x16a>
 8013e04:	ee35 3b04 	vadd.f64	d3, d5, d4
 8013e08:	ee37 7b45 	vsub.f64	d7, d7, d5
 8013e0c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8013e10:	ee34 6b43 	vsub.f64	d6, d4, d3
 8013e14:	ee36 6b05 	vadd.f64	d6, d6, d5
 8013e18:	ee36 6b07 	vadd.f64	d6, d6, d7
 8013e1c:	ee36 6b03 	vadd.f64	d6, d6, d3
 8013e20:	ee36 5b44 	vsub.f64	d5, d6, d4
 8013e24:	eeb5 5b40 	vcmp.f64	d5, #0.0
 8013e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e2c:	d101      	bne.n	8013e32 <exp+0x15a>
 8013e2e:	ed9f 5b10 	vldr	d5, [pc, #64]	; 8013e70 <exp+0x198>
 8013e32:	ed8d 0b00 	vstr	d0, [sp]
 8013e36:	ed9d 7b00 	vldr	d7, [sp]
 8013e3a:	ee27 7b00 	vmul.f64	d7, d7, d0
 8013e3e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013e42:	ee25 0b00 	vmul.f64	d0, d5, d0
 8013e46:	b004      	add	sp, #16
 8013e48:	bcf0      	pop	{r4, r5, r6, r7}
 8013e4a:	f000 b86c 	b.w	8013f26 <__math_check_uflow>
 8013e4e:	ec43 2b10 	vmov	d0, r2, r3
 8013e52:	eea6 0b00 	vfma.f64	d0, d6, d0
 8013e56:	e751      	b.n	8013cfc <exp+0x24>
 8013e58:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8013e70 <exp+0x198>
 8013e5c:	e74e      	b.n	8013cfc <exp+0x24>
 8013e5e:	bf00      	nop
 8013e60:	00000000 	.word	0x00000000
 8013e64:	7f000000 	.word	0x7f000000
 8013e68:	00000000 	.word	0x00000000
 8013e6c:	00100000 	.word	0x00100000
	...
 8013e78:	0801e450 	.word	0x0801e450

08013e7c <with_errno>:
 8013e7c:	b513      	push	{r0, r1, r4, lr}
 8013e7e:	4604      	mov	r4, r0
 8013e80:	ed8d 0b00 	vstr	d0, [sp]
 8013e84:	f7fd fe2a 	bl	8011adc <__errno>
 8013e88:	ed9d 0b00 	vldr	d0, [sp]
 8013e8c:	6004      	str	r4, [r0, #0]
 8013e8e:	b002      	add	sp, #8
 8013e90:	bd10      	pop	{r4, pc}

08013e92 <xflow>:
 8013e92:	b082      	sub	sp, #8
 8013e94:	b158      	cbz	r0, 8013eae <xflow+0x1c>
 8013e96:	eeb1 7b40 	vneg.f64	d7, d0
 8013e9a:	ed8d 7b00 	vstr	d7, [sp]
 8013e9e:	ed9d 7b00 	vldr	d7, [sp]
 8013ea2:	2022      	movs	r0, #34	; 0x22
 8013ea4:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013ea8:	b002      	add	sp, #8
 8013eaa:	f7ff bfe7 	b.w	8013e7c <with_errno>
 8013eae:	eeb0 7b40 	vmov.f64	d7, d0
 8013eb2:	e7f2      	b.n	8013e9a <xflow+0x8>
 8013eb4:	0000      	movs	r0, r0
	...

08013eb8 <__math_uflow>:
 8013eb8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013ec0 <__math_uflow+0x8>
 8013ebc:	f7ff bfe9 	b.w	8013e92 <xflow>
 8013ec0:	00000000 	.word	0x00000000
 8013ec4:	10000000 	.word	0x10000000

08013ec8 <__math_oflow>:
 8013ec8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013ed0 <__math_oflow+0x8>
 8013ecc:	f7ff bfe1 	b.w	8013e92 <xflow>
 8013ed0:	00000000 	.word	0x00000000
 8013ed4:	70000000 	.word	0x70000000

08013ed8 <__math_divzero>:
 8013ed8:	b082      	sub	sp, #8
 8013eda:	2800      	cmp	r0, #0
 8013edc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8013ee0:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 8013ee4:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8013ee8:	ed8d 7b00 	vstr	d7, [sp]
 8013eec:	ed9d 0b00 	vldr	d0, [sp]
 8013ef0:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8013f00 <__math_divzero+0x28>
 8013ef4:	2022      	movs	r0, #34	; 0x22
 8013ef6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8013efa:	b002      	add	sp, #8
 8013efc:	f7ff bfbe 	b.w	8013e7c <with_errno>
	...

08013f08 <__math_invalid>:
 8013f08:	eeb0 7b40 	vmov.f64	d7, d0
 8013f0c:	eeb4 7b47 	vcmp.f64	d7, d7
 8013f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f14:	ee30 6b40 	vsub.f64	d6, d0, d0
 8013f18:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8013f1c:	d602      	bvs.n	8013f24 <__math_invalid+0x1c>
 8013f1e:	2021      	movs	r0, #33	; 0x21
 8013f20:	f7ff bfac 	b.w	8013e7c <with_errno>
 8013f24:	4770      	bx	lr

08013f26 <__math_check_uflow>:
 8013f26:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8013f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f2e:	d102      	bne.n	8013f36 <__math_check_uflow+0x10>
 8013f30:	2022      	movs	r0, #34	; 0x22
 8013f32:	f7ff bfa3 	b.w	8013e7c <with_errno>
 8013f36:	4770      	bx	lr

08013f38 <__math_check_oflow>:
 8013f38:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8013f58 <__math_check_oflow+0x20>
 8013f3c:	eeb0 7bc0 	vabs.f64	d7, d0
 8013f40:	eeb4 7b46 	vcmp.f64	d7, d6
 8013f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f48:	dd02      	ble.n	8013f50 <__math_check_oflow+0x18>
 8013f4a:	2022      	movs	r0, #34	; 0x22
 8013f4c:	f7ff bf96 	b.w	8013e7c <with_errno>
 8013f50:	4770      	bx	lr
 8013f52:	bf00      	nop
 8013f54:	f3af 8000 	nop.w
 8013f58:	ffffffff 	.word	0xffffffff
 8013f5c:	7fefffff 	.word	0x7fefffff

08013f60 <__kernel_cos>:
 8013f60:	ee10 1a90 	vmov	r1, s1
 8013f64:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8013f68:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8013f6c:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8013f70:	da05      	bge.n	8013f7e <__kernel_cos+0x1e>
 8013f72:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8013f76:	ee17 3a90 	vmov	r3, s15
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	d03d      	beq.n	8013ffa <__kernel_cos+0x9a>
 8013f7e:	ee20 5b00 	vmul.f64	d5, d0, d0
 8013f82:	ee21 1b40 	vnmul.f64	d1, d1, d0
 8013f86:	ed9f 7b1e 	vldr	d7, [pc, #120]	; 8014000 <__kernel_cos+0xa0>
 8013f8a:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 8014008 <__kernel_cos+0xa8>
 8013f8e:	eea5 4b07 	vfma.f64	d4, d5, d7
 8013f92:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8014010 <__kernel_cos+0xb0>
 8013f96:	eea4 7b05 	vfma.f64	d7, d4, d5
 8013f9a:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 8014018 <__kernel_cos+0xb8>
 8013f9e:	eea7 4b05 	vfma.f64	d4, d7, d5
 8013fa2:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8014020 <__kernel_cos+0xc0>
 8013fa6:	4b22      	ldr	r3, [pc, #136]	; (8014030 <__kernel_cos+0xd0>)
 8013fa8:	eea4 7b05 	vfma.f64	d7, d4, d5
 8013fac:	ed9f 4b1e 	vldr	d4, [pc, #120]	; 8014028 <__kernel_cos+0xc8>
 8013fb0:	4299      	cmp	r1, r3
 8013fb2:	eea7 4b05 	vfma.f64	d4, d7, d5
 8013fb6:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8013fba:	ee24 4b05 	vmul.f64	d4, d4, d5
 8013fbe:	ee25 7b07 	vmul.f64	d7, d5, d7
 8013fc2:	eea5 1b04 	vfma.f64	d1, d5, d4
 8013fc6:	dc04      	bgt.n	8013fd2 <__kernel_cos+0x72>
 8013fc8:	ee37 7b41 	vsub.f64	d7, d7, d1
 8013fcc:	ee36 0b47 	vsub.f64	d0, d6, d7
 8013fd0:	4770      	bx	lr
 8013fd2:	4b18      	ldr	r3, [pc, #96]	; (8014034 <__kernel_cos+0xd4>)
 8013fd4:	4299      	cmp	r1, r3
 8013fd6:	dc0d      	bgt.n	8013ff4 <__kernel_cos+0x94>
 8013fd8:	2200      	movs	r2, #0
 8013fda:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 8013fde:	ec43 2b15 	vmov	d5, r2, r3
 8013fe2:	ee36 0b45 	vsub.f64	d0, d6, d5
 8013fe6:	ee37 7b45 	vsub.f64	d7, d7, d5
 8013fea:	ee37 7b41 	vsub.f64	d7, d7, d1
 8013fee:	ee30 0b47 	vsub.f64	d0, d0, d7
 8013ff2:	4770      	bx	lr
 8013ff4:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8013ff8:	e7f3      	b.n	8013fe2 <__kernel_cos+0x82>
 8013ffa:	eeb0 0b46 	vmov.f64	d0, d6
 8013ffe:	4770      	bx	lr
 8014000:	be8838d4 	.word	0xbe8838d4
 8014004:	bda8fae9 	.word	0xbda8fae9
 8014008:	bdb4b1c4 	.word	0xbdb4b1c4
 801400c:	3e21ee9e 	.word	0x3e21ee9e
 8014010:	809c52ad 	.word	0x809c52ad
 8014014:	be927e4f 	.word	0xbe927e4f
 8014018:	19cb1590 	.word	0x19cb1590
 801401c:	3efa01a0 	.word	0x3efa01a0
 8014020:	16c15177 	.word	0x16c15177
 8014024:	bf56c16c 	.word	0xbf56c16c
 8014028:	5555554c 	.word	0x5555554c
 801402c:	3fa55555 	.word	0x3fa55555
 8014030:	3fd33332 	.word	0x3fd33332
 8014034:	3fe90000 	.word	0x3fe90000

08014038 <__kernel_sin>:
 8014038:	ee10 3a90 	vmov	r3, s1
 801403c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014040:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8014044:	da04      	bge.n	8014050 <__kernel_sin+0x18>
 8014046:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801404a:	ee17 3a90 	vmov	r3, s15
 801404e:	b35b      	cbz	r3, 80140a8 <__kernel_sin+0x70>
 8014050:	ee20 6b00 	vmul.f64	d6, d0, d0
 8014054:	ee20 5b06 	vmul.f64	d5, d0, d6
 8014058:	ed9f 7b15 	vldr	d7, [pc, #84]	; 80140b0 <__kernel_sin+0x78>
 801405c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80140b8 <__kernel_sin+0x80>
 8014060:	eea6 4b07 	vfma.f64	d4, d6, d7
 8014064:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80140c0 <__kernel_sin+0x88>
 8014068:	eea4 7b06 	vfma.f64	d7, d4, d6
 801406c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80140c8 <__kernel_sin+0x90>
 8014070:	eea7 4b06 	vfma.f64	d4, d7, d6
 8014074:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80140d0 <__kernel_sin+0x98>
 8014078:	eea4 7b06 	vfma.f64	d7, d4, d6
 801407c:	b930      	cbnz	r0, 801408c <__kernel_sin+0x54>
 801407e:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80140d8 <__kernel_sin+0xa0>
 8014082:	eea6 4b07 	vfma.f64	d4, d6, d7
 8014086:	eea4 0b05 	vfma.f64	d0, d4, d5
 801408a:	4770      	bx	lr
 801408c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8014090:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8014094:	eea1 7b04 	vfma.f64	d7, d1, d4
 8014098:	ee97 1b06 	vfnms.f64	d1, d7, d6
 801409c:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80140e0 <__kernel_sin+0xa8>
 80140a0:	eea5 1b07 	vfma.f64	d1, d5, d7
 80140a4:	ee30 0b41 	vsub.f64	d0, d0, d1
 80140a8:	4770      	bx	lr
 80140aa:	bf00      	nop
 80140ac:	f3af 8000 	nop.w
 80140b0:	5acfd57c 	.word	0x5acfd57c
 80140b4:	3de5d93a 	.word	0x3de5d93a
 80140b8:	8a2b9ceb 	.word	0x8a2b9ceb
 80140bc:	be5ae5e6 	.word	0xbe5ae5e6
 80140c0:	57b1fe7d 	.word	0x57b1fe7d
 80140c4:	3ec71de3 	.word	0x3ec71de3
 80140c8:	19c161d5 	.word	0x19c161d5
 80140cc:	bf2a01a0 	.word	0xbf2a01a0
 80140d0:	1110f8a6 	.word	0x1110f8a6
 80140d4:	3f811111 	.word	0x3f811111
 80140d8:	55555549 	.word	0x55555549
 80140dc:	bfc55555 	.word	0xbfc55555
 80140e0:	55555549 	.word	0x55555549
 80140e4:	3fc55555 	.word	0x3fc55555

080140e8 <__ieee754_log10>:
 80140e8:	b510      	push	{r4, lr}
 80140ea:	ee10 3a90 	vmov	r3, s1
 80140ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80140f2:	ed2d 8b02 	vpush	{d8}
 80140f6:	da21      	bge.n	801413c <__ieee754_log10+0x54>
 80140f8:	ee10 1a10 	vmov	r1, s0
 80140fc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8014100:	430a      	orrs	r2, r1
 8014102:	d108      	bne.n	8014116 <__ieee754_log10+0x2e>
 8014104:	ed9f 6b22 	vldr	d6, [pc, #136]	; 8014190 <__ieee754_log10+0xa8>
 8014108:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8014198 <__ieee754_log10+0xb0>
 801410c:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8014110:	ecbd 8b02 	vpop	{d8}
 8014114:	bd10      	pop	{r4, pc}
 8014116:	2b00      	cmp	r3, #0
 8014118:	da02      	bge.n	8014120 <__ieee754_log10+0x38>
 801411a:	ee30 6b40 	vsub.f64	d6, d0, d0
 801411e:	e7f3      	b.n	8014108 <__ieee754_log10+0x20>
 8014120:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 80141a0 <__ieee754_log10+0xb8>
 8014124:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014128:	ee10 3a90 	vmov	r3, s1
 801412c:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8014130:	4923      	ldr	r1, [pc, #140]	; (80141c0 <__ieee754_log10+0xd8>)
 8014132:	428b      	cmp	r3, r1
 8014134:	dd04      	ble.n	8014140 <__ieee754_log10+0x58>
 8014136:	ee30 0b00 	vadd.f64	d0, d0, d0
 801413a:	e7e9      	b.n	8014110 <__ieee754_log10+0x28>
 801413c:	2200      	movs	r2, #0
 801413e:	e7f7      	b.n	8014130 <__ieee754_log10+0x48>
 8014140:	1518      	asrs	r0, r3, #20
 8014142:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8014146:	4410      	add	r0, r2
 8014148:	f3c3 0113 	ubfx	r1, r3, #0, #20
 801414c:	f240 34ff 	movw	r4, #1023	; 0x3ff
 8014150:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8014154:	ee08 3a10 	vmov	s16, r3
 8014158:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 801415c:	ec53 2b10 	vmov	r2, r3, d0
 8014160:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8014164:	ec43 2b10 	vmov	d0, r2, r3
 8014168:	f000 f97e 	bl	8014468 <log>
 801416c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80141a8 <__ieee754_log10+0xc0>
 8014170:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014174:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80141b0 <__ieee754_log10+0xc8>
 8014178:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 801417c:	eea8 0b07 	vfma.f64	d0, d8, d7
 8014180:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 80141b8 <__ieee754_log10+0xd0>
 8014184:	eea8 0b07 	vfma.f64	d0, d8, d7
 8014188:	e7c2      	b.n	8014110 <__ieee754_log10+0x28>
 801418a:	bf00      	nop
 801418c:	f3af 8000 	nop.w
 8014190:	00000000 	.word	0x00000000
 8014194:	c3500000 	.word	0xc3500000
	...
 80141a4:	43500000 	.word	0x43500000
 80141a8:	1526e50e 	.word	0x1526e50e
 80141ac:	3fdbcb7b 	.word	0x3fdbcb7b
 80141b0:	11f12b36 	.word	0x11f12b36
 80141b4:	3d59fef3 	.word	0x3d59fef3
 80141b8:	509f6000 	.word	0x509f6000
 80141bc:	3fd34413 	.word	0x3fd34413
 80141c0:	7fefffff 	.word	0x7fefffff
 80141c4:	00000000 	.word	0x00000000

080141c8 <__ieee754_rem_pio2>:
 80141c8:	b570      	push	{r4, r5, r6, lr}
 80141ca:	eeb0 7b40 	vmov.f64	d7, d0
 80141ce:	ee17 5a90 	vmov	r5, s15
 80141d2:	4b99      	ldr	r3, [pc, #612]	; (8014438 <__ieee754_rem_pio2+0x270>)
 80141d4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80141d8:	429e      	cmp	r6, r3
 80141da:	b088      	sub	sp, #32
 80141dc:	4604      	mov	r4, r0
 80141de:	dc07      	bgt.n	80141f0 <__ieee754_rem_pio2+0x28>
 80141e0:	2200      	movs	r2, #0
 80141e2:	2300      	movs	r3, #0
 80141e4:	ed84 0b00 	vstr	d0, [r4]
 80141e8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80141ec:	2000      	movs	r0, #0
 80141ee:	e01b      	b.n	8014228 <__ieee754_rem_pio2+0x60>
 80141f0:	4b92      	ldr	r3, [pc, #584]	; (801443c <__ieee754_rem_pio2+0x274>)
 80141f2:	429e      	cmp	r6, r3
 80141f4:	dc3b      	bgt.n	801426e <__ieee754_rem_pio2+0xa6>
 80141f6:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 80141fa:	2d00      	cmp	r5, #0
 80141fc:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 80143f8 <__ieee754_rem_pio2+0x230>
 8014200:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8014204:	dd19      	ble.n	801423a <__ieee754_rem_pio2+0x72>
 8014206:	ee30 7b46 	vsub.f64	d7, d0, d6
 801420a:	429e      	cmp	r6, r3
 801420c:	d00e      	beq.n	801422c <__ieee754_rem_pio2+0x64>
 801420e:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8014400 <__ieee754_rem_pio2+0x238>
 8014212:	ee37 5b46 	vsub.f64	d5, d7, d6
 8014216:	ee37 7b45 	vsub.f64	d7, d7, d5
 801421a:	ed84 5b00 	vstr	d5, [r4]
 801421e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014222:	ed84 7b02 	vstr	d7, [r4, #8]
 8014226:	2001      	movs	r0, #1
 8014228:	b008      	add	sp, #32
 801422a:	bd70      	pop	{r4, r5, r6, pc}
 801422c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8014408 <__ieee754_rem_pio2+0x240>
 8014230:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014234:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8014410 <__ieee754_rem_pio2+0x248>
 8014238:	e7eb      	b.n	8014212 <__ieee754_rem_pio2+0x4a>
 801423a:	429e      	cmp	r6, r3
 801423c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8014240:	d00e      	beq.n	8014260 <__ieee754_rem_pio2+0x98>
 8014242:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 8014400 <__ieee754_rem_pio2+0x238>
 8014246:	ee37 5b06 	vadd.f64	d5, d7, d6
 801424a:	ee37 7b45 	vsub.f64	d7, d7, d5
 801424e:	ed84 5b00 	vstr	d5, [r4]
 8014252:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014256:	f04f 30ff 	mov.w	r0, #4294967295
 801425a:	ed84 7b02 	vstr	d7, [r4, #8]
 801425e:	e7e3      	b.n	8014228 <__ieee754_rem_pio2+0x60>
 8014260:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8014408 <__ieee754_rem_pio2+0x240>
 8014264:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014268:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8014410 <__ieee754_rem_pio2+0x248>
 801426c:	e7eb      	b.n	8014246 <__ieee754_rem_pio2+0x7e>
 801426e:	4b74      	ldr	r3, [pc, #464]	; (8014440 <__ieee754_rem_pio2+0x278>)
 8014270:	429e      	cmp	r6, r3
 8014272:	dc70      	bgt.n	8014356 <__ieee754_rem_pio2+0x18e>
 8014274:	f000 f8ec 	bl	8014450 <fabs>
 8014278:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801427c:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8014418 <__ieee754_rem_pio2+0x250>
 8014280:	eea0 7b06 	vfma.f64	d7, d0, d6
 8014284:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8014288:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801428c:	ee17 0a90 	vmov	r0, s15
 8014290:	eeb1 4b45 	vneg.f64	d4, d5
 8014294:	ed9f 7b58 	vldr	d7, [pc, #352]	; 80143f8 <__ieee754_rem_pio2+0x230>
 8014298:	eea5 0b47 	vfms.f64	d0, d5, d7
 801429c:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8014400 <__ieee754_rem_pio2+0x238>
 80142a0:	281f      	cmp	r0, #31
 80142a2:	ee25 7b07 	vmul.f64	d7, d5, d7
 80142a6:	ee30 6b47 	vsub.f64	d6, d0, d7
 80142aa:	dc08      	bgt.n	80142be <__ieee754_rem_pio2+0xf6>
 80142ac:	4b65      	ldr	r3, [pc, #404]	; (8014444 <__ieee754_rem_pio2+0x27c>)
 80142ae:	1e42      	subs	r2, r0, #1
 80142b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80142b4:	42b3      	cmp	r3, r6
 80142b6:	d002      	beq.n	80142be <__ieee754_rem_pio2+0xf6>
 80142b8:	ed84 6b00 	vstr	d6, [r4]
 80142bc:	e024      	b.n	8014308 <__ieee754_rem_pio2+0x140>
 80142be:	ee16 3a90 	vmov	r3, s13
 80142c2:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80142c6:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 80142ca:	2b10      	cmp	r3, #16
 80142cc:	ea4f 5226 	mov.w	r2, r6, asr #20
 80142d0:	ddf2      	ble.n	80142b8 <__ieee754_rem_pio2+0xf0>
 80142d2:	eeb0 6b40 	vmov.f64	d6, d0
 80142d6:	ed9f 3b4c 	vldr	d3, [pc, #304]	; 8014408 <__ieee754_rem_pio2+0x240>
 80142da:	eea4 6b03 	vfma.f64	d6, d4, d3
 80142de:	ee30 7b46 	vsub.f64	d7, d0, d6
 80142e2:	eea4 7b03 	vfma.f64	d7, d4, d3
 80142e6:	ed9f 3b4a 	vldr	d3, [pc, #296]	; 8014410 <__ieee754_rem_pio2+0x248>
 80142ea:	ee95 7b03 	vfnms.f64	d7, d5, d3
 80142ee:	ee36 3b47 	vsub.f64	d3, d6, d7
 80142f2:	ee13 3a90 	vmov	r3, s7
 80142f6:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80142fa:	1ad3      	subs	r3, r2, r3
 80142fc:	2b31      	cmp	r3, #49	; 0x31
 80142fe:	dc17      	bgt.n	8014330 <__ieee754_rem_pio2+0x168>
 8014300:	eeb0 0b46 	vmov.f64	d0, d6
 8014304:	ed84 3b00 	vstr	d3, [r4]
 8014308:	ed94 6b00 	vldr	d6, [r4]
 801430c:	2d00      	cmp	r5, #0
 801430e:	ee30 0b46 	vsub.f64	d0, d0, d6
 8014312:	ee30 0b47 	vsub.f64	d0, d0, d7
 8014316:	ed84 0b02 	vstr	d0, [r4, #8]
 801431a:	da85      	bge.n	8014228 <__ieee754_rem_pio2+0x60>
 801431c:	eeb1 6b46 	vneg.f64	d6, d6
 8014320:	eeb1 0b40 	vneg.f64	d0, d0
 8014324:	ed84 6b00 	vstr	d6, [r4]
 8014328:	ed84 0b02 	vstr	d0, [r4, #8]
 801432c:	4240      	negs	r0, r0
 801432e:	e77b      	b.n	8014228 <__ieee754_rem_pio2+0x60>
 8014330:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 8014420 <__ieee754_rem_pio2+0x258>
 8014334:	eeb0 0b46 	vmov.f64	d0, d6
 8014338:	eea4 0b07 	vfma.f64	d0, d4, d7
 801433c:	ee36 6b40 	vsub.f64	d6, d6, d0
 8014340:	eea4 6b07 	vfma.f64	d6, d4, d7
 8014344:	ed9f 4b38 	vldr	d4, [pc, #224]	; 8014428 <__ieee754_rem_pio2+0x260>
 8014348:	eeb0 7b46 	vmov.f64	d7, d6
 801434c:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8014350:	ee30 6b47 	vsub.f64	d6, d0, d7
 8014354:	e7b0      	b.n	80142b8 <__ieee754_rem_pio2+0xf0>
 8014356:	4b3c      	ldr	r3, [pc, #240]	; (8014448 <__ieee754_rem_pio2+0x280>)
 8014358:	429e      	cmp	r6, r3
 801435a:	dd06      	ble.n	801436a <__ieee754_rem_pio2+0x1a2>
 801435c:	ee30 7b40 	vsub.f64	d7, d0, d0
 8014360:	ed80 7b02 	vstr	d7, [r0, #8]
 8014364:	ed80 7b00 	vstr	d7, [r0]
 8014368:	e740      	b.n	80141ec <__ieee754_rem_pio2+0x24>
 801436a:	1532      	asrs	r2, r6, #20
 801436c:	ee10 0a10 	vmov	r0, s0
 8014370:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8014374:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8014378:	ec41 0b17 	vmov	d7, r0, r1
 801437c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8014380:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8014430 <__ieee754_rem_pio2+0x268>
 8014384:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8014388:	ee37 7b46 	vsub.f64	d7, d7, d6
 801438c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8014390:	ee27 7b05 	vmul.f64	d7, d7, d5
 8014394:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8014398:	a808      	add	r0, sp, #32
 801439a:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801439e:	ee37 7b46 	vsub.f64	d7, d7, d6
 80143a2:	ed8d 6b04 	vstr	d6, [sp, #16]
 80143a6:	ee27 7b05 	vmul.f64	d7, d7, d5
 80143aa:	ed8d 7b06 	vstr	d7, [sp, #24]
 80143ae:	2103      	movs	r1, #3
 80143b0:	ed30 7b02 	vldmdb	r0!, {d7}
 80143b4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80143b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143bc:	460b      	mov	r3, r1
 80143be:	f101 31ff 	add.w	r1, r1, #4294967295
 80143c2:	d0f5      	beq.n	80143b0 <__ieee754_rem_pio2+0x1e8>
 80143c4:	4921      	ldr	r1, [pc, #132]	; (801444c <__ieee754_rem_pio2+0x284>)
 80143c6:	9101      	str	r1, [sp, #4]
 80143c8:	2102      	movs	r1, #2
 80143ca:	9100      	str	r1, [sp, #0]
 80143cc:	a802      	add	r0, sp, #8
 80143ce:	4621      	mov	r1, r4
 80143d0:	f000 f942 	bl	8014658 <__kernel_rem_pio2>
 80143d4:	2d00      	cmp	r5, #0
 80143d6:	f6bf af27 	bge.w	8014228 <__ieee754_rem_pio2+0x60>
 80143da:	ed94 7b00 	vldr	d7, [r4]
 80143de:	eeb1 7b47 	vneg.f64	d7, d7
 80143e2:	ed84 7b00 	vstr	d7, [r4]
 80143e6:	ed94 7b02 	vldr	d7, [r4, #8]
 80143ea:	eeb1 7b47 	vneg.f64	d7, d7
 80143ee:	ed84 7b02 	vstr	d7, [r4, #8]
 80143f2:	e79b      	b.n	801432c <__ieee754_rem_pio2+0x164>
 80143f4:	f3af 8000 	nop.w
 80143f8:	54400000 	.word	0x54400000
 80143fc:	3ff921fb 	.word	0x3ff921fb
 8014400:	1a626331 	.word	0x1a626331
 8014404:	3dd0b461 	.word	0x3dd0b461
 8014408:	1a600000 	.word	0x1a600000
 801440c:	3dd0b461 	.word	0x3dd0b461
 8014410:	2e037073 	.word	0x2e037073
 8014414:	3ba3198a 	.word	0x3ba3198a
 8014418:	6dc9c883 	.word	0x6dc9c883
 801441c:	3fe45f30 	.word	0x3fe45f30
 8014420:	2e000000 	.word	0x2e000000
 8014424:	3ba3198a 	.word	0x3ba3198a
 8014428:	252049c1 	.word	0x252049c1
 801442c:	397b839a 	.word	0x397b839a
 8014430:	00000000 	.word	0x00000000
 8014434:	41700000 	.word	0x41700000
 8014438:	3fe921fb 	.word	0x3fe921fb
 801443c:	4002d97b 	.word	0x4002d97b
 8014440:	413921fb 	.word	0x413921fb
 8014444:	0801ecc0 	.word	0x0801ecc0
 8014448:	7fefffff 	.word	0x7fefffff
 801444c:	0801ed40 	.word	0x0801ed40

08014450 <fabs>:
 8014450:	ec51 0b10 	vmov	r0, r1, d0
 8014454:	ee10 2a10 	vmov	r2, s0
 8014458:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801445c:	ec43 2b10 	vmov	d0, r2, r3
 8014460:	4770      	bx	lr
 8014462:	0000      	movs	r0, r0
 8014464:	0000      	movs	r0, r0
	...

08014468 <log>:
 8014468:	b470      	push	{r4, r5, r6}
 801446a:	ee10 1a90 	vmov	r1, s1
 801446e:	ee10 3a10 	vmov	r3, s0
 8014472:	f04f 34ff 	mov.w	r4, #4294967295
 8014476:	429c      	cmp	r4, r3
 8014478:	f101 4040 	add.w	r0, r1, #3221225472	; 0xc0000000
 801447c:	4c72      	ldr	r4, [pc, #456]	; (8014648 <log+0x1e0>)
 801447e:	f500 1090 	add.w	r0, r0, #1179648	; 0x120000
 8014482:	4184      	sbcs	r4, r0
 8014484:	ed2d 8b02 	vpush	{d8}
 8014488:	ea4f 4211 	mov.w	r2, r1, lsr #16
 801448c:	d35a      	bcc.n	8014544 <log+0xdc>
 801448e:	4a6f      	ldr	r2, [pc, #444]	; (801464c <log+0x1e4>)
 8014490:	4291      	cmp	r1, r2
 8014492:	bf08      	it	eq
 8014494:	2b00      	cmpeq	r3, #0
 8014496:	f000 80c5 	beq.w	8014624 <log+0x1bc>
 801449a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801449e:	ee30 0b47 	vsub.f64	d0, d0, d7
 80144a2:	4b6b      	ldr	r3, [pc, #428]	; (8014650 <log+0x1e8>)
 80144a4:	ee20 2b00 	vmul.f64	d2, d0, d0
 80144a8:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 80144ac:	ee20 4b02 	vmul.f64	d4, d0, d2
 80144b0:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 80144b4:	eea6 7b00 	vfma.f64	d7, d6, d0
 80144b8:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 80144bc:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 80144c0:	eea6 7b02 	vfma.f64	d7, d6, d2
 80144c4:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 80144c8:	eea5 6b00 	vfma.f64	d6, d5, d0
 80144cc:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 80144d0:	ed93 3b1e 	vldr	d3, [r3, #120]	; 0x78
 80144d4:	eea5 6b02 	vfma.f64	d6, d5, d2
 80144d8:	ed93 5b1c 	vldr	d5, [r3, #112]	; 0x70
 80144dc:	eea3 5b00 	vfma.f64	d5, d3, d0
 80144e0:	ed93 3b20 	vldr	d3, [r3, #128]	; 0x80
 80144e4:	eea3 5b02 	vfma.f64	d5, d3, d2
 80144e8:	ed93 3b22 	vldr	d3, [r3, #136]	; 0x88
 80144ec:	eea3 5b04 	vfma.f64	d5, d3, d4
 80144f0:	eea5 6b04 	vfma.f64	d6, d5, d4
 80144f4:	ed93 5b0e 	vldr	d5, [r3, #56]	; 0x38
 80144f8:	eea6 7b04 	vfma.f64	d7, d6, d4
 80144fc:	eeb0 2b47 	vmov.f64	d2, d7
 8014500:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8014630 <log+0x1c8>
 8014504:	eeb0 6b40 	vmov.f64	d6, d0
 8014508:	eeb0 3b40 	vmov.f64	d3, d0
 801450c:	eea0 6b07 	vfma.f64	d6, d0, d7
 8014510:	eea0 6b47 	vfms.f64	d6, d0, d7
 8014514:	ee30 8b46 	vsub.f64	d8, d0, d6
 8014518:	ee26 1b06 	vmul.f64	d1, d6, d6
 801451c:	eea1 3b05 	vfma.f64	d3, d1, d5
 8014520:	ee30 7b43 	vsub.f64	d7, d0, d3
 8014524:	ee30 0b06 	vadd.f64	d0, d0, d6
 8014528:	eea1 7b05 	vfma.f64	d7, d1, d5
 801452c:	ee25 5b08 	vmul.f64	d5, d5, d8
 8014530:	eea5 7b00 	vfma.f64	d7, d5, d0
 8014534:	eea2 7b04 	vfma.f64	d7, d2, d4
 8014538:	ee33 0b07 	vadd.f64	d0, d3, d7
 801453c:	ecbd 8b02 	vpop	{d8}
 8014540:	bc70      	pop	{r4, r5, r6}
 8014542:	4770      	bx	lr
 8014544:	f1a2 0410 	sub.w	r4, r2, #16
 8014548:	f647 70df 	movw	r0, #32735	; 0x7fdf
 801454c:	4284      	cmp	r4, r0
 801454e:	d924      	bls.n	801459a <log+0x132>
 8014550:	18d8      	adds	r0, r3, r3
 8014552:	eb41 0401 	adc.w	r4, r1, r1
 8014556:	4320      	orrs	r0, r4
 8014558:	d105      	bne.n	8014566 <log+0xfe>
 801455a:	ecbd 8b02 	vpop	{d8}
 801455e:	2001      	movs	r0, #1
 8014560:	bc70      	pop	{r4, r5, r6}
 8014562:	f7ff bcb9 	b.w	8013ed8 <__math_divzero>
 8014566:	483b      	ldr	r0, [pc, #236]	; (8014654 <log+0x1ec>)
 8014568:	4281      	cmp	r1, r0
 801456a:	bf08      	it	eq
 801456c:	2b00      	cmpeq	r3, #0
 801456e:	d0e5      	beq.n	801453c <log+0xd4>
 8014570:	0413      	lsls	r3, r2, #16
 8014572:	d403      	bmi.n	801457c <log+0x114>
 8014574:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8014578:	4393      	bics	r3, r2
 801457a:	d104      	bne.n	8014586 <log+0x11e>
 801457c:	ecbd 8b02 	vpop	{d8}
 8014580:	bc70      	pop	{r4, r5, r6}
 8014582:	f7ff bcc1 	b.w	8013f08 <__math_invalid>
 8014586:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 8014638 <log+0x1d0>
 801458a:	ee20 7b07 	vmul.f64	d7, d0, d7
 801458e:	ec53 2b17 	vmov	r2, r3, d7
 8014592:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 8014596:	ee17 3a10 	vmov	r3, s14
 801459a:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 801459e:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 80145a2:	f502 12d0 	add.w	r2, r2, #1703936	; 0x1a0000
 80145a6:	0d16      	lsrs	r6, r2, #20
 80145a8:	1e1c      	subs	r4, r3, #0
 80145aa:	4b29      	ldr	r3, [pc, #164]	; (8014650 <log+0x1e8>)
 80145ac:	f3c2 3046 	ubfx	r0, r2, #13, #7
 80145b0:	0536      	lsls	r6, r6, #20
 80145b2:	1b8d      	subs	r5, r1, r6
 80145b4:	eb03 1100 	add.w	r1, r3, r0, lsl #4
 80145b8:	ed91 7b24 	vldr	d7, [r1, #144]	; 0x90
 80145bc:	ec45 4b16 	vmov	d6, r4, r5
 80145c0:	1512      	asrs	r2, r2, #20
 80145c2:	eea6 5b07 	vfma.f64	d5, d6, d7
 80145c6:	ee07 2a90 	vmov	s15, r2
 80145ca:	ee25 2b05 	vmul.f64	d2, d5, d5
 80145ce:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80145d2:	ed93 4b00 	vldr	d4, [r3]
 80145d6:	ee25 1b02 	vmul.f64	d1, d5, d2
 80145da:	ed91 7b26 	vldr	d7, [r1, #152]	; 0x98
 80145de:	eea4 7b06 	vfma.f64	d7, d4, d6
 80145e2:	ee35 4b07 	vadd.f64	d4, d5, d7
 80145e6:	ee37 0b44 	vsub.f64	d0, d7, d4
 80145ea:	ed93 7b02 	vldr	d7, [r3, #8]
 80145ee:	ee30 0b05 	vadd.f64	d0, d0, d5
 80145f2:	eea7 0b06 	vfma.f64	d0, d7, d6
 80145f6:	ed93 7b04 	vldr	d7, [r3, #16]
 80145fa:	ed93 6b08 	vldr	d6, [r3, #32]
 80145fe:	eea7 0b02 	vfma.f64	d0, d7, d2
 8014602:	ed93 7b06 	vldr	d7, [r3, #24]
 8014606:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 801460a:	eea6 7b05 	vfma.f64	d7, d6, d5
 801460e:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 8014612:	eea3 6b05 	vfma.f64	d6, d3, d5
 8014616:	eea6 7b02 	vfma.f64	d7, d6, d2
 801461a:	eea1 0b07 	vfma.f64	d0, d1, d7
 801461e:	ee30 0b04 	vadd.f64	d0, d0, d4
 8014622:	e78b      	b.n	801453c <log+0xd4>
 8014624:	ed9f 0b06 	vldr	d0, [pc, #24]	; 8014640 <log+0x1d8>
 8014628:	e788      	b.n	801453c <log+0xd4>
 801462a:	bf00      	nop
 801462c:	f3af 8000 	nop.w
 8014630:	00000000 	.word	0x00000000
 8014634:	41a00000 	.word	0x41a00000
 8014638:	00000000 	.word	0x00000000
 801463c:	43300000 	.word	0x43300000
	...
 8014648:	000308ff 	.word	0x000308ff
 801464c:	3ff00000 	.word	0x3ff00000
 8014650:	0801ee48 	.word	0x0801ee48
 8014654:	7ff00000 	.word	0x7ff00000

08014658 <__kernel_rem_pio2>:
 8014658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801465c:	ed2d 8b06 	vpush	{d8-d10}
 8014660:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 8014664:	460f      	mov	r7, r1
 8014666:	9002      	str	r0, [sp, #8]
 8014668:	49c3      	ldr	r1, [pc, #780]	; (8014978 <__kernel_rem_pio2+0x320>)
 801466a:	98a2      	ldr	r0, [sp, #648]	; 0x288
 801466c:	9301      	str	r3, [sp, #4]
 801466e:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 8014672:	9901      	ldr	r1, [sp, #4]
 8014674:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8014676:	f112 0f14 	cmn.w	r2, #20
 801467a:	bfa8      	it	ge
 801467c:	1ed0      	subge	r0, r2, #3
 801467e:	f101 3aff 	add.w	sl, r1, #4294967295
 8014682:	bfaa      	itet	ge
 8014684:	2418      	movge	r4, #24
 8014686:	2000      	movlt	r0, #0
 8014688:	fb90 f0f4 	sdivge	r0, r0, r4
 801468c:	ed9f 6bb4 	vldr	d6, [pc, #720]	; 8014960 <__kernel_rem_pio2+0x308>
 8014690:	f06f 0417 	mvn.w	r4, #23
 8014694:	fb00 4404 	mla	r4, r0, r4, r4
 8014698:	eba0 060a 	sub.w	r6, r0, sl
 801469c:	4414      	add	r4, r2
 801469e:	eb09 0c0a 	add.w	ip, r9, sl
 80146a2:	ad1a      	add	r5, sp, #104	; 0x68
 80146a4:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 80146a8:	2200      	movs	r2, #0
 80146aa:	4562      	cmp	r2, ip
 80146ac:	dd10      	ble.n	80146d0 <__kernel_rem_pio2+0x78>
 80146ae:	9a01      	ldr	r2, [sp, #4]
 80146b0:	a91a      	add	r1, sp, #104	; 0x68
 80146b2:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80146b6:	f50d 78d4 	add.w	r8, sp, #424	; 0x1a8
 80146ba:	f04f 0c00 	mov.w	ip, #0
 80146be:	45cc      	cmp	ip, r9
 80146c0:	dc26      	bgt.n	8014710 <__kernel_rem_pio2+0xb8>
 80146c2:	ed9f 7ba7 	vldr	d7, [pc, #668]	; 8014960 <__kernel_rem_pio2+0x308>
 80146c6:	f8dd e008 	ldr.w	lr, [sp, #8]
 80146ca:	4616      	mov	r6, r2
 80146cc:	2500      	movs	r5, #0
 80146ce:	e015      	b.n	80146fc <__kernel_rem_pio2+0xa4>
 80146d0:	42d6      	cmn	r6, r2
 80146d2:	d409      	bmi.n	80146e8 <__kernel_rem_pio2+0x90>
 80146d4:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 80146d8:	ee07 1a90 	vmov	s15, r1
 80146dc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80146e0:	eca5 7b02 	vstmia	r5!, {d7}
 80146e4:	3201      	adds	r2, #1
 80146e6:	e7e0      	b.n	80146aa <__kernel_rem_pio2+0x52>
 80146e8:	eeb0 7b46 	vmov.f64	d7, d6
 80146ec:	e7f8      	b.n	80146e0 <__kernel_rem_pio2+0x88>
 80146ee:	ecbe 5b02 	vldmia	lr!, {d5}
 80146f2:	ed96 6b00 	vldr	d6, [r6]
 80146f6:	3501      	adds	r5, #1
 80146f8:	eea5 7b06 	vfma.f64	d7, d5, d6
 80146fc:	4555      	cmp	r5, sl
 80146fe:	f1a6 0608 	sub.w	r6, r6, #8
 8014702:	ddf4      	ble.n	80146ee <__kernel_rem_pio2+0x96>
 8014704:	eca8 7b02 	vstmia	r8!, {d7}
 8014708:	f10c 0c01 	add.w	ip, ip, #1
 801470c:	3208      	adds	r2, #8
 801470e:	e7d6      	b.n	80146be <__kernel_rem_pio2+0x66>
 8014710:	aa06      	add	r2, sp, #24
 8014712:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8014968 <__kernel_rem_pio2+0x310>
 8014716:	ed9f ab96 	vldr	d10, [pc, #600]	; 8014970 <__kernel_rem_pio2+0x318>
 801471a:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 801471e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8014722:	9204      	str	r2, [sp, #16]
 8014724:	9303      	str	r3, [sp, #12]
 8014726:	464d      	mov	r5, r9
 8014728:	00eb      	lsls	r3, r5, #3
 801472a:	9305      	str	r3, [sp, #20]
 801472c:	ab92      	add	r3, sp, #584	; 0x248
 801472e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8014732:	f10d 0b18 	add.w	fp, sp, #24
 8014736:	ab6a      	add	r3, sp, #424	; 0x1a8
 8014738:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 801473c:	465e      	mov	r6, fp
 801473e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8014742:	4628      	mov	r0, r5
 8014744:	2800      	cmp	r0, #0
 8014746:	f1a2 0208 	sub.w	r2, r2, #8
 801474a:	dc48      	bgt.n	80147de <__kernel_rem_pio2+0x186>
 801474c:	4620      	mov	r0, r4
 801474e:	f000 fa17 	bl	8014b80 <scalbn>
 8014752:	eeb0 8b40 	vmov.f64	d8, d0
 8014756:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 801475a:	ee28 0b00 	vmul.f64	d0, d8, d0
 801475e:	f000 fa8f 	bl	8014c80 <floor>
 8014762:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8014766:	eea0 8b47 	vfms.f64	d8, d0, d7
 801476a:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 801476e:	2c00      	cmp	r4, #0
 8014770:	ee17 8a90 	vmov	r8, s15
 8014774:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8014778:	ee38 8b47 	vsub.f64	d8, d8, d7
 801477c:	dd41      	ble.n	8014802 <__kernel_rem_pio2+0x1aa>
 801477e:	1e68      	subs	r0, r5, #1
 8014780:	ab06      	add	r3, sp, #24
 8014782:	f1c4 0c18 	rsb	ip, r4, #24
 8014786:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 801478a:	fa46 f20c 	asr.w	r2, r6, ip
 801478e:	4490      	add	r8, r2
 8014790:	fa02 f20c 	lsl.w	r2, r2, ip
 8014794:	1ab6      	subs	r6, r6, r2
 8014796:	f1c4 0217 	rsb	r2, r4, #23
 801479a:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 801479e:	4116      	asrs	r6, r2
 80147a0:	2e00      	cmp	r6, #0
 80147a2:	dd3d      	ble.n	8014820 <__kernel_rem_pio2+0x1c8>
 80147a4:	f04f 0c00 	mov.w	ip, #0
 80147a8:	f108 0801 	add.w	r8, r8, #1
 80147ac:	4660      	mov	r0, ip
 80147ae:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 80147b2:	4565      	cmp	r5, ip
 80147b4:	dc6a      	bgt.n	801488c <__kernel_rem_pio2+0x234>
 80147b6:	2c00      	cmp	r4, #0
 80147b8:	dd04      	ble.n	80147c4 <__kernel_rem_pio2+0x16c>
 80147ba:	2c01      	cmp	r4, #1
 80147bc:	d07b      	beq.n	80148b6 <__kernel_rem_pio2+0x25e>
 80147be:	2c02      	cmp	r4, #2
 80147c0:	f000 8083 	beq.w	80148ca <__kernel_rem_pio2+0x272>
 80147c4:	2e02      	cmp	r6, #2
 80147c6:	d12b      	bne.n	8014820 <__kernel_rem_pio2+0x1c8>
 80147c8:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80147cc:	ee30 8b48 	vsub.f64	d8, d0, d8
 80147d0:	b330      	cbz	r0, 8014820 <__kernel_rem_pio2+0x1c8>
 80147d2:	4620      	mov	r0, r4
 80147d4:	f000 f9d4 	bl	8014b80 <scalbn>
 80147d8:	ee38 8b40 	vsub.f64	d8, d8, d0
 80147dc:	e020      	b.n	8014820 <__kernel_rem_pio2+0x1c8>
 80147de:	ee20 7b09 	vmul.f64	d7, d0, d9
 80147e2:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80147e6:	3801      	subs	r0, #1
 80147e8:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80147ec:	eea7 0b4a 	vfms.f64	d0, d7, d10
 80147f0:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80147f4:	eca6 0a01 	vstmia	r6!, {s0}
 80147f8:	ed92 0b00 	vldr	d0, [r2]
 80147fc:	ee37 0b00 	vadd.f64	d0, d7, d0
 8014800:	e7a0      	b.n	8014744 <__kernel_rem_pio2+0xec>
 8014802:	d105      	bne.n	8014810 <__kernel_rem_pio2+0x1b8>
 8014804:	1e6a      	subs	r2, r5, #1
 8014806:	ab06      	add	r3, sp, #24
 8014808:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 801480c:	15f6      	asrs	r6, r6, #23
 801480e:	e7c7      	b.n	80147a0 <__kernel_rem_pio2+0x148>
 8014810:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8014814:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8014818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801481c:	da34      	bge.n	8014888 <__kernel_rem_pio2+0x230>
 801481e:	2600      	movs	r6, #0
 8014820:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8014824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014828:	f040 80aa 	bne.w	8014980 <__kernel_rem_pio2+0x328>
 801482c:	f105 3bff 	add.w	fp, r5, #4294967295
 8014830:	4658      	mov	r0, fp
 8014832:	2200      	movs	r2, #0
 8014834:	4548      	cmp	r0, r9
 8014836:	da50      	bge.n	80148da <__kernel_rem_pio2+0x282>
 8014838:	2a00      	cmp	r2, #0
 801483a:	d06b      	beq.n	8014914 <__kernel_rem_pio2+0x2bc>
 801483c:	ab06      	add	r3, sp, #24
 801483e:	3c18      	subs	r4, #24
 8014840:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8014844:	2b00      	cmp	r3, #0
 8014846:	f000 8087 	beq.w	8014958 <__kernel_rem_pio2+0x300>
 801484a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 801484e:	4620      	mov	r0, r4
 8014850:	f000 f996 	bl	8014b80 <scalbn>
 8014854:	ed9f 6b44 	vldr	d6, [pc, #272]	; 8014968 <__kernel_rem_pio2+0x310>
 8014858:	f10b 0201 	add.w	r2, fp, #1
 801485c:	a96a      	add	r1, sp, #424	; 0x1a8
 801485e:	00d3      	lsls	r3, r2, #3
 8014860:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8014864:	465a      	mov	r2, fp
 8014866:	2a00      	cmp	r2, #0
 8014868:	f280 80b8 	bge.w	80149dc <__kernel_rem_pio2+0x384>
 801486c:	465a      	mov	r2, fp
 801486e:	2a00      	cmp	r2, #0
 8014870:	f2c0 80d6 	blt.w	8014a20 <__kernel_rem_pio2+0x3c8>
 8014874:	a96a      	add	r1, sp, #424	; 0x1a8
 8014876:	eb01 04c2 	add.w	r4, r1, r2, lsl #3
 801487a:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8014960 <__kernel_rem_pio2+0x308>
 801487e:	4d3f      	ldr	r5, [pc, #252]	; (801497c <__kernel_rem_pio2+0x324>)
 8014880:	2000      	movs	r0, #0
 8014882:	ebab 0102 	sub.w	r1, fp, r2
 8014886:	e0c0      	b.n	8014a0a <__kernel_rem_pio2+0x3b2>
 8014888:	2602      	movs	r6, #2
 801488a:	e78b      	b.n	80147a4 <__kernel_rem_pio2+0x14c>
 801488c:	f8db 2000 	ldr.w	r2, [fp]
 8014890:	b958      	cbnz	r0, 80148aa <__kernel_rem_pio2+0x252>
 8014892:	b122      	cbz	r2, 801489e <__kernel_rem_pio2+0x246>
 8014894:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 8014898:	f8cb 2000 	str.w	r2, [fp]
 801489c:	2201      	movs	r2, #1
 801489e:	f10c 0c01 	add.w	ip, ip, #1
 80148a2:	f10b 0b04 	add.w	fp, fp, #4
 80148a6:	4610      	mov	r0, r2
 80148a8:	e783      	b.n	80147b2 <__kernel_rem_pio2+0x15a>
 80148aa:	ebae 0202 	sub.w	r2, lr, r2
 80148ae:	f8cb 2000 	str.w	r2, [fp]
 80148b2:	4602      	mov	r2, r0
 80148b4:	e7f3      	b.n	801489e <__kernel_rem_pio2+0x246>
 80148b6:	f105 3cff 	add.w	ip, r5, #4294967295
 80148ba:	ab06      	add	r3, sp, #24
 80148bc:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 80148c0:	f3c2 0216 	ubfx	r2, r2, #0, #23
 80148c4:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 80148c8:	e77c      	b.n	80147c4 <__kernel_rem_pio2+0x16c>
 80148ca:	f105 3cff 	add.w	ip, r5, #4294967295
 80148ce:	ab06      	add	r3, sp, #24
 80148d0:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 80148d4:	f3c2 0215 	ubfx	r2, r2, #0, #22
 80148d8:	e7f4      	b.n	80148c4 <__kernel_rem_pio2+0x26c>
 80148da:	ab06      	add	r3, sp, #24
 80148dc:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80148e0:	3801      	subs	r0, #1
 80148e2:	431a      	orrs	r2, r3
 80148e4:	e7a6      	b.n	8014834 <__kernel_rem_pio2+0x1dc>
 80148e6:	3201      	adds	r2, #1
 80148e8:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80148ec:	2e00      	cmp	r6, #0
 80148ee:	d0fa      	beq.n	80148e6 <__kernel_rem_pio2+0x28e>
 80148f0:	9b05      	ldr	r3, [sp, #20]
 80148f2:	f503 7312 	add.w	r3, r3, #584	; 0x248
 80148f6:	eb0d 0003 	add.w	r0, sp, r3
 80148fa:	9b01      	ldr	r3, [sp, #4]
 80148fc:	18ee      	adds	r6, r5, r3
 80148fe:	ab1a      	add	r3, sp, #104	; 0x68
 8014900:	f105 0c01 	add.w	ip, r5, #1
 8014904:	3898      	subs	r0, #152	; 0x98
 8014906:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 801490a:	442a      	add	r2, r5
 801490c:	4562      	cmp	r2, ip
 801490e:	da04      	bge.n	801491a <__kernel_rem_pio2+0x2c2>
 8014910:	4615      	mov	r5, r2
 8014912:	e709      	b.n	8014728 <__kernel_rem_pio2+0xd0>
 8014914:	9804      	ldr	r0, [sp, #16]
 8014916:	2201      	movs	r2, #1
 8014918:	e7e6      	b.n	80148e8 <__kernel_rem_pio2+0x290>
 801491a:	9b03      	ldr	r3, [sp, #12]
 801491c:	f8dd e008 	ldr.w	lr, [sp, #8]
 8014920:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8014924:	9305      	str	r3, [sp, #20]
 8014926:	ee07 3a90 	vmov	s15, r3
 801492a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801492e:	2500      	movs	r5, #0
 8014930:	eca6 7b02 	vstmia	r6!, {d7}
 8014934:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8014960 <__kernel_rem_pio2+0x308>
 8014938:	46b0      	mov	r8, r6
 801493a:	4555      	cmp	r5, sl
 801493c:	dd04      	ble.n	8014948 <__kernel_rem_pio2+0x2f0>
 801493e:	eca0 7b02 	vstmia	r0!, {d7}
 8014942:	f10c 0c01 	add.w	ip, ip, #1
 8014946:	e7e1      	b.n	801490c <__kernel_rem_pio2+0x2b4>
 8014948:	ecbe 5b02 	vldmia	lr!, {d5}
 801494c:	ed38 6b02 	vldmdb	r8!, {d6}
 8014950:	3501      	adds	r5, #1
 8014952:	eea5 7b06 	vfma.f64	d7, d5, d6
 8014956:	e7f0      	b.n	801493a <__kernel_rem_pio2+0x2e2>
 8014958:	f10b 3bff 	add.w	fp, fp, #4294967295
 801495c:	e76e      	b.n	801483c <__kernel_rem_pio2+0x1e4>
 801495e:	bf00      	nop
	...
 801496c:	3e700000 	.word	0x3e700000
 8014970:	00000000 	.word	0x00000000
 8014974:	41700000 	.word	0x41700000
 8014978:	0801f718 	.word	0x0801f718
 801497c:	0801f6d8 	.word	0x0801f6d8
 8014980:	4260      	negs	r0, r4
 8014982:	eeb0 0b48 	vmov.f64	d0, d8
 8014986:	f000 f8fb 	bl	8014b80 <scalbn>
 801498a:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8014b68 <__kernel_rem_pio2+0x510>
 801498e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8014992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014996:	db18      	blt.n	80149ca <__kernel_rem_pio2+0x372>
 8014998:	ed9f 7b75 	vldr	d7, [pc, #468]	; 8014b70 <__kernel_rem_pio2+0x518>
 801499c:	ee20 7b07 	vmul.f64	d7, d0, d7
 80149a0:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80149a4:	aa06      	add	r2, sp, #24
 80149a6:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 80149aa:	eea5 0b46 	vfms.f64	d0, d5, d6
 80149ae:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80149b2:	f105 0b01 	add.w	fp, r5, #1
 80149b6:	ee10 3a10 	vmov	r3, s0
 80149ba:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80149be:	ee17 3a10 	vmov	r3, s14
 80149c2:	3418      	adds	r4, #24
 80149c4:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 80149c8:	e73f      	b.n	801484a <__kernel_rem_pio2+0x1f2>
 80149ca:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80149ce:	aa06      	add	r2, sp, #24
 80149d0:	ee10 3a10 	vmov	r3, s0
 80149d4:	46ab      	mov	fp, r5
 80149d6:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80149da:	e736      	b.n	801484a <__kernel_rem_pio2+0x1f2>
 80149dc:	a806      	add	r0, sp, #24
 80149de:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 80149e2:	9001      	str	r0, [sp, #4]
 80149e4:	ee07 0a90 	vmov	s15, r0
 80149e8:	3a01      	subs	r2, #1
 80149ea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80149ee:	ee27 7b00 	vmul.f64	d7, d7, d0
 80149f2:	ee20 0b06 	vmul.f64	d0, d0, d6
 80149f6:	ed21 7b02 	vstmdb	r1!, {d7}
 80149fa:	e734      	b.n	8014866 <__kernel_rem_pio2+0x20e>
 80149fc:	ecb5 5b02 	vldmia	r5!, {d5}
 8014a00:	ecb4 6b02 	vldmia	r4!, {d6}
 8014a04:	3001      	adds	r0, #1
 8014a06:	eea5 7b06 	vfma.f64	d7, d5, d6
 8014a0a:	4548      	cmp	r0, r9
 8014a0c:	dc01      	bgt.n	8014a12 <__kernel_rem_pio2+0x3ba>
 8014a0e:	4288      	cmp	r0, r1
 8014a10:	ddf4      	ble.n	80149fc <__kernel_rem_pio2+0x3a4>
 8014a12:	a842      	add	r0, sp, #264	; 0x108
 8014a14:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8014a18:	ed81 7b00 	vstr	d7, [r1]
 8014a1c:	3a01      	subs	r2, #1
 8014a1e:	e726      	b.n	801486e <__kernel_rem_pio2+0x216>
 8014a20:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8014a22:	2a02      	cmp	r2, #2
 8014a24:	dc0a      	bgt.n	8014a3c <__kernel_rem_pio2+0x3e4>
 8014a26:	2a00      	cmp	r2, #0
 8014a28:	dc2e      	bgt.n	8014a88 <__kernel_rem_pio2+0x430>
 8014a2a:	d047      	beq.n	8014abc <__kernel_rem_pio2+0x464>
 8014a2c:	f008 0007 	and.w	r0, r8, #7
 8014a30:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 8014a34:	ecbd 8b06 	vpop	{d8-d10}
 8014a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a3c:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8014a3e:	2a03      	cmp	r2, #3
 8014a40:	d1f4      	bne.n	8014a2c <__kernel_rem_pio2+0x3d4>
 8014a42:	a942      	add	r1, sp, #264	; 0x108
 8014a44:	f1a3 0208 	sub.w	r2, r3, #8
 8014a48:	440a      	add	r2, r1
 8014a4a:	4611      	mov	r1, r2
 8014a4c:	4658      	mov	r0, fp
 8014a4e:	2800      	cmp	r0, #0
 8014a50:	f1a1 0108 	sub.w	r1, r1, #8
 8014a54:	dc55      	bgt.n	8014b02 <__kernel_rem_pio2+0x4aa>
 8014a56:	4659      	mov	r1, fp
 8014a58:	2901      	cmp	r1, #1
 8014a5a:	f1a2 0208 	sub.w	r2, r2, #8
 8014a5e:	dc60      	bgt.n	8014b22 <__kernel_rem_pio2+0x4ca>
 8014a60:	ed9f 7b45 	vldr	d7, [pc, #276]	; 8014b78 <__kernel_rem_pio2+0x520>
 8014a64:	aa42      	add	r2, sp, #264	; 0x108
 8014a66:	4413      	add	r3, r2
 8014a68:	f1bb 0f01 	cmp.w	fp, #1
 8014a6c:	dc69      	bgt.n	8014b42 <__kernel_rem_pio2+0x4ea>
 8014a6e:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 8014a72:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 8014a76:	2e00      	cmp	r6, #0
 8014a78:	d16a      	bne.n	8014b50 <__kernel_rem_pio2+0x4f8>
 8014a7a:	ed87 5b00 	vstr	d5, [r7]
 8014a7e:	ed87 6b02 	vstr	d6, [r7, #8]
 8014a82:	ed87 7b04 	vstr	d7, [r7, #16]
 8014a86:	e7d1      	b.n	8014a2c <__kernel_rem_pio2+0x3d4>
 8014a88:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8014b78 <__kernel_rem_pio2+0x520>
 8014a8c:	aa42      	add	r2, sp, #264	; 0x108
 8014a8e:	4413      	add	r3, r2
 8014a90:	465a      	mov	r2, fp
 8014a92:	2a00      	cmp	r2, #0
 8014a94:	da26      	bge.n	8014ae4 <__kernel_rem_pio2+0x48c>
 8014a96:	b35e      	cbz	r6, 8014af0 <__kernel_rem_pio2+0x498>
 8014a98:	eeb1 7b46 	vneg.f64	d7, d6
 8014a9c:	ed87 7b00 	vstr	d7, [r7]
 8014aa0:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8014aa4:	aa44      	add	r2, sp, #272	; 0x110
 8014aa6:	2301      	movs	r3, #1
 8014aa8:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014aac:	459b      	cmp	fp, r3
 8014aae:	da22      	bge.n	8014af6 <__kernel_rem_pio2+0x49e>
 8014ab0:	b10e      	cbz	r6, 8014ab6 <__kernel_rem_pio2+0x45e>
 8014ab2:	eeb1 7b47 	vneg.f64	d7, d7
 8014ab6:	ed87 7b02 	vstr	d7, [r7, #8]
 8014aba:	e7b7      	b.n	8014a2c <__kernel_rem_pio2+0x3d4>
 8014abc:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8014b78 <__kernel_rem_pio2+0x520>
 8014ac0:	aa42      	add	r2, sp, #264	; 0x108
 8014ac2:	4413      	add	r3, r2
 8014ac4:	f1bb 0f00 	cmp.w	fp, #0
 8014ac8:	da05      	bge.n	8014ad6 <__kernel_rem_pio2+0x47e>
 8014aca:	b10e      	cbz	r6, 8014ad0 <__kernel_rem_pio2+0x478>
 8014acc:	eeb1 7b47 	vneg.f64	d7, d7
 8014ad0:	ed87 7b00 	vstr	d7, [r7]
 8014ad4:	e7aa      	b.n	8014a2c <__kernel_rem_pio2+0x3d4>
 8014ad6:	ed33 6b02 	vldmdb	r3!, {d6}
 8014ada:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014ade:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014ae2:	e7ef      	b.n	8014ac4 <__kernel_rem_pio2+0x46c>
 8014ae4:	ed33 7b02 	vldmdb	r3!, {d7}
 8014ae8:	3a01      	subs	r2, #1
 8014aea:	ee36 6b07 	vadd.f64	d6, d6, d7
 8014aee:	e7d0      	b.n	8014a92 <__kernel_rem_pio2+0x43a>
 8014af0:	eeb0 7b46 	vmov.f64	d7, d6
 8014af4:	e7d2      	b.n	8014a9c <__kernel_rem_pio2+0x444>
 8014af6:	ecb2 6b02 	vldmia	r2!, {d6}
 8014afa:	3301      	adds	r3, #1
 8014afc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014b00:	e7d4      	b.n	8014aac <__kernel_rem_pio2+0x454>
 8014b02:	ed91 7b00 	vldr	d7, [r1]
 8014b06:	ed91 5b02 	vldr	d5, [r1, #8]
 8014b0a:	3801      	subs	r0, #1
 8014b0c:	ee37 6b05 	vadd.f64	d6, d7, d5
 8014b10:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014b14:	ed81 6b00 	vstr	d6, [r1]
 8014b18:	ee37 7b05 	vadd.f64	d7, d7, d5
 8014b1c:	ed81 7b02 	vstr	d7, [r1, #8]
 8014b20:	e795      	b.n	8014a4e <__kernel_rem_pio2+0x3f6>
 8014b22:	ed92 7b00 	vldr	d7, [r2]
 8014b26:	ed92 5b02 	vldr	d5, [r2, #8]
 8014b2a:	3901      	subs	r1, #1
 8014b2c:	ee37 6b05 	vadd.f64	d6, d7, d5
 8014b30:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014b34:	ed82 6b00 	vstr	d6, [r2]
 8014b38:	ee37 7b05 	vadd.f64	d7, d7, d5
 8014b3c:	ed82 7b02 	vstr	d7, [r2, #8]
 8014b40:	e78a      	b.n	8014a58 <__kernel_rem_pio2+0x400>
 8014b42:	ed33 6b02 	vldmdb	r3!, {d6}
 8014b46:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014b4a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014b4e:	e78b      	b.n	8014a68 <__kernel_rem_pio2+0x410>
 8014b50:	eeb1 5b45 	vneg.f64	d5, d5
 8014b54:	eeb1 6b46 	vneg.f64	d6, d6
 8014b58:	ed87 5b00 	vstr	d5, [r7]
 8014b5c:	eeb1 7b47 	vneg.f64	d7, d7
 8014b60:	ed87 6b02 	vstr	d6, [r7, #8]
 8014b64:	e78d      	b.n	8014a82 <__kernel_rem_pio2+0x42a>
 8014b66:	bf00      	nop
 8014b68:	00000000 	.word	0x00000000
 8014b6c:	41700000 	.word	0x41700000
 8014b70:	00000000 	.word	0x00000000
 8014b74:	3e700000 	.word	0x3e700000
	...

08014b80 <scalbn>:
 8014b80:	ee10 1a90 	vmov	r1, s1
 8014b84:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014b88:	b98b      	cbnz	r3, 8014bae <scalbn+0x2e>
 8014b8a:	ee10 3a10 	vmov	r3, s0
 8014b8e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8014b92:	4319      	orrs	r1, r3
 8014b94:	d00a      	beq.n	8014bac <scalbn+0x2c>
 8014b96:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 8014c48 <scalbn+0xc8>
 8014b9a:	4b37      	ldr	r3, [pc, #220]	; (8014c78 <scalbn+0xf8>)
 8014b9c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014ba0:	4298      	cmp	r0, r3
 8014ba2:	da0b      	bge.n	8014bbc <scalbn+0x3c>
 8014ba4:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 8014c50 <scalbn+0xd0>
 8014ba8:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014bac:	4770      	bx	lr
 8014bae:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8014bb2:	4293      	cmp	r3, r2
 8014bb4:	d107      	bne.n	8014bc6 <scalbn+0x46>
 8014bb6:	ee30 0b00 	vadd.f64	d0, d0, d0
 8014bba:	4770      	bx	lr
 8014bbc:	ee10 1a90 	vmov	r1, s1
 8014bc0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014bc4:	3b36      	subs	r3, #54	; 0x36
 8014bc6:	f24c 3250 	movw	r2, #50000	; 0xc350
 8014bca:	4290      	cmp	r0, r2
 8014bcc:	dd0d      	ble.n	8014bea <scalbn+0x6a>
 8014bce:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8014c58 <scalbn+0xd8>
 8014bd2:	ee10 3a90 	vmov	r3, s1
 8014bd6:	eeb0 6b47 	vmov.f64	d6, d7
 8014bda:	ed9f 5b21 	vldr	d5, [pc, #132]	; 8014c60 <scalbn+0xe0>
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	fe27 7b05 	vselge.f64	d7, d7, d5
 8014be4:	ee27 0b06 	vmul.f64	d0, d7, d6
 8014be8:	4770      	bx	lr
 8014bea:	4418      	add	r0, r3
 8014bec:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8014bf0:	4298      	cmp	r0, r3
 8014bf2:	dcec      	bgt.n	8014bce <scalbn+0x4e>
 8014bf4:	2800      	cmp	r0, #0
 8014bf6:	dd0a      	ble.n	8014c0e <scalbn+0x8e>
 8014bf8:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8014bfc:	ec53 2b10 	vmov	r2, r3, d0
 8014c00:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8014c04:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8014c08:	ec43 2b10 	vmov	d0, r2, r3
 8014c0c:	4770      	bx	lr
 8014c0e:	f110 0f35 	cmn.w	r0, #53	; 0x35
 8014c12:	da09      	bge.n	8014c28 <scalbn+0xa8>
 8014c14:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8014c50 <scalbn+0xd0>
 8014c18:	ee10 3a90 	vmov	r3, s1
 8014c1c:	eeb0 6b47 	vmov.f64	d6, d7
 8014c20:	ed9f 5b11 	vldr	d5, [pc, #68]	; 8014c68 <scalbn+0xe8>
 8014c24:	2b00      	cmp	r3, #0
 8014c26:	e7db      	b.n	8014be0 <scalbn+0x60>
 8014c28:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8014c2c:	ec53 2b10 	vmov	r2, r3, d0
 8014c30:	3036      	adds	r0, #54	; 0x36
 8014c32:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8014c36:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8014c3a:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8014c70 <scalbn+0xf0>
 8014c3e:	ec43 2b10 	vmov	d0, r2, r3
 8014c42:	e7b1      	b.n	8014ba8 <scalbn+0x28>
 8014c44:	f3af 8000 	nop.w
 8014c48:	00000000 	.word	0x00000000
 8014c4c:	43500000 	.word	0x43500000
 8014c50:	c2f8f359 	.word	0xc2f8f359
 8014c54:	01a56e1f 	.word	0x01a56e1f
 8014c58:	8800759c 	.word	0x8800759c
 8014c5c:	7e37e43c 	.word	0x7e37e43c
 8014c60:	8800759c 	.word	0x8800759c
 8014c64:	fe37e43c 	.word	0xfe37e43c
 8014c68:	c2f8f359 	.word	0xc2f8f359
 8014c6c:	81a56e1f 	.word	0x81a56e1f
 8014c70:	00000000 	.word	0x00000000
 8014c74:	3c900000 	.word	0x3c900000
 8014c78:	ffff3cb0 	.word	0xffff3cb0
 8014c7c:	00000000 	.word	0x00000000

08014c80 <floor>:
 8014c80:	ee10 1a90 	vmov	r1, s1
 8014c84:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014c88:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8014c8c:	2b13      	cmp	r3, #19
 8014c8e:	b530      	push	{r4, r5, lr}
 8014c90:	ee10 0a10 	vmov	r0, s0
 8014c94:	ee10 5a10 	vmov	r5, s0
 8014c98:	dc31      	bgt.n	8014cfe <floor+0x7e>
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	da15      	bge.n	8014cca <floor+0x4a>
 8014c9e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8014d60 <floor+0xe0>
 8014ca2:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014ca6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8014caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014cae:	dd07      	ble.n	8014cc0 <floor+0x40>
 8014cb0:	2900      	cmp	r1, #0
 8014cb2:	da4e      	bge.n	8014d52 <floor+0xd2>
 8014cb4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8014cb8:	4308      	orrs	r0, r1
 8014cba:	d04d      	beq.n	8014d58 <floor+0xd8>
 8014cbc:	492a      	ldr	r1, [pc, #168]	; (8014d68 <floor+0xe8>)
 8014cbe:	2000      	movs	r0, #0
 8014cc0:	460b      	mov	r3, r1
 8014cc2:	4602      	mov	r2, r0
 8014cc4:	ec43 2b10 	vmov	d0, r2, r3
 8014cc8:	e020      	b.n	8014d0c <floor+0x8c>
 8014cca:	4a28      	ldr	r2, [pc, #160]	; (8014d6c <floor+0xec>)
 8014ccc:	411a      	asrs	r2, r3
 8014cce:	ea01 0402 	and.w	r4, r1, r2
 8014cd2:	4304      	orrs	r4, r0
 8014cd4:	d01a      	beq.n	8014d0c <floor+0x8c>
 8014cd6:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8014d60 <floor+0xe0>
 8014cda:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014cde:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8014ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ce6:	ddeb      	ble.n	8014cc0 <floor+0x40>
 8014ce8:	2900      	cmp	r1, #0
 8014cea:	bfbe      	ittt	lt
 8014cec:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8014cf0:	fa40 f303 	asrlt.w	r3, r0, r3
 8014cf4:	18c9      	addlt	r1, r1, r3
 8014cf6:	ea21 0102 	bic.w	r1, r1, r2
 8014cfa:	2000      	movs	r0, #0
 8014cfc:	e7e0      	b.n	8014cc0 <floor+0x40>
 8014cfe:	2b33      	cmp	r3, #51	; 0x33
 8014d00:	dd05      	ble.n	8014d0e <floor+0x8e>
 8014d02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014d06:	d101      	bne.n	8014d0c <floor+0x8c>
 8014d08:	ee30 0b00 	vadd.f64	d0, d0, d0
 8014d0c:	bd30      	pop	{r4, r5, pc}
 8014d0e:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8014d12:	f04f 32ff 	mov.w	r2, #4294967295
 8014d16:	40e2      	lsrs	r2, r4
 8014d18:	4210      	tst	r0, r2
 8014d1a:	d0f7      	beq.n	8014d0c <floor+0x8c>
 8014d1c:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8014d60 <floor+0xe0>
 8014d20:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014d24:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8014d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d2c:	ddc8      	ble.n	8014cc0 <floor+0x40>
 8014d2e:	2900      	cmp	r1, #0
 8014d30:	da02      	bge.n	8014d38 <floor+0xb8>
 8014d32:	2b14      	cmp	r3, #20
 8014d34:	d103      	bne.n	8014d3e <floor+0xbe>
 8014d36:	3101      	adds	r1, #1
 8014d38:	ea20 0002 	bic.w	r0, r0, r2
 8014d3c:	e7c0      	b.n	8014cc0 <floor+0x40>
 8014d3e:	2401      	movs	r4, #1
 8014d40:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8014d44:	fa04 f303 	lsl.w	r3, r4, r3
 8014d48:	4418      	add	r0, r3
 8014d4a:	4285      	cmp	r5, r0
 8014d4c:	bf88      	it	hi
 8014d4e:	1909      	addhi	r1, r1, r4
 8014d50:	e7f2      	b.n	8014d38 <floor+0xb8>
 8014d52:	2000      	movs	r0, #0
 8014d54:	4601      	mov	r1, r0
 8014d56:	e7b3      	b.n	8014cc0 <floor+0x40>
 8014d58:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8014d5c:	e7b0      	b.n	8014cc0 <floor+0x40>
 8014d5e:	bf00      	nop
 8014d60:	8800759c 	.word	0x8800759c
 8014d64:	7e37e43c 	.word	0x7e37e43c
 8014d68:	bff00000 	.word	0xbff00000
 8014d6c:	000fffff 	.word	0x000fffff

08014d70 <_init>:
 8014d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d72:	bf00      	nop
 8014d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014d76:	bc08      	pop	{r3}
 8014d78:	469e      	mov	lr, r3
 8014d7a:	4770      	bx	lr

08014d7c <_fini>:
 8014d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d7e:	bf00      	nop
 8014d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014d82:	bc08      	pop	{r3}
 8014d84:	469e      	mov	lr, r3
 8014d86:	4770      	bx	lr
