

Implementation tool: Xilinx Vivado v.2017.3
Project:             translator
Solution:            solution1
Device target:       xc7a200tfbg676-2
Report date:         Mon Dec 11 13:14:20 -02 2017

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:              0
FF:               0
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    NA
CP achieved post-implementation:    NA
No Sequential Path
