$comment
	File created using the following command:
		vcd file Aula5_JEQ.msim.vcd -direction
$end
$date
	Thu Mar 14 07:59:32 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_jeq_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EntradaB_ULA [7] $end
$var wire 1 # EntradaB_ULA [6] $end
$var wire 1 $ EntradaB_ULA [5] $end
$var wire 1 % EntradaB_ULA [4] $end
$var wire 1 & EntradaB_ULA [3] $end
$var wire 1 ' EntradaB_ULA [2] $end
$var wire 1 ( EntradaB_ULA [1] $end
$var wire 1 ) EntradaB_ULA [0] $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . LEDR [9] $end
$var wire 1 / LEDR [8] $end
$var wire 1 0 LEDR [7] $end
$var wire 1 1 LEDR [6] $end
$var wire 1 2 LEDR [5] $end
$var wire 1 3 LEDR [4] $end
$var wire 1 4 LEDR [3] $end
$var wire 1 5 LEDR [2] $end
$var wire 1 6 LEDR [1] $end
$var wire 1 7 LEDR [0] $end
$var wire 1 8 OpULA [1] $end
$var wire 1 9 OpULA [0] $end
$var wire 1 : Palavra_Controle [8] $end
$var wire 1 ; Palavra_Controle [7] $end
$var wire 1 < Palavra_Controle [6] $end
$var wire 1 = Palavra_Controle [5] $end
$var wire 1 > Palavra_Controle [4] $end
$var wire 1 ? Palavra_Controle [3] $end
$var wire 1 @ Palavra_Controle [2] $end
$var wire 1 A Palavra_Controle [1] $end
$var wire 1 B Palavra_Controle [0] $end
$var wire 1 C PC_OUT [8] $end
$var wire 1 D PC_OUT [7] $end
$var wire 1 E PC_OUT [6] $end
$var wire 1 F PC_OUT [5] $end
$var wire 1 G PC_OUT [4] $end
$var wire 1 H PC_OUT [3] $end
$var wire 1 I PC_OUT [2] $end
$var wire 1 J PC_OUT [1] $end
$var wire 1 K PC_OUT [0] $end
$var wire 1 L Reg_A [7] $end
$var wire 1 M Reg_A [6] $end
$var wire 1 N Reg_A [5] $end
$var wire 1 O Reg_A [4] $end
$var wire 1 P Reg_A [3] $end
$var wire 1 Q Reg_A [2] $end
$var wire 1 R Reg_A [1] $end
$var wire 1 S Reg_A [0] $end
$var wire 1 T Zero_A $end

$scope module i1 $end
$var wire 1 U gnd $end
$var wire 1 V vcc $end
$var wire 1 W unknown $end
$var wire 1 X devoe $end
$var wire 1 Y devclrn $end
$var wire 1 Z devpor $end
$var wire 1 [ ww_devoe $end
$var wire 1 \ ww_devclrn $end
$var wire 1 ] ww_devpor $end
$var wire 1 ^ ww_CLOCK_50 $end
$var wire 1 _ ww_KEY [3] $end
$var wire 1 ` ww_KEY [2] $end
$var wire 1 a ww_KEY [1] $end
$var wire 1 b ww_KEY [0] $end
$var wire 1 c ww_PC_OUT [8] $end
$var wire 1 d ww_PC_OUT [7] $end
$var wire 1 e ww_PC_OUT [6] $end
$var wire 1 f ww_PC_OUT [5] $end
$var wire 1 g ww_PC_OUT [4] $end
$var wire 1 h ww_PC_OUT [3] $end
$var wire 1 i ww_PC_OUT [2] $end
$var wire 1 j ww_PC_OUT [1] $end
$var wire 1 k ww_PC_OUT [0] $end
$var wire 1 l ww_LEDR [9] $end
$var wire 1 m ww_LEDR [8] $end
$var wire 1 n ww_LEDR [7] $end
$var wire 1 o ww_LEDR [6] $end
$var wire 1 p ww_LEDR [5] $end
$var wire 1 q ww_LEDR [4] $end
$var wire 1 r ww_LEDR [3] $end
$var wire 1 s ww_LEDR [2] $end
$var wire 1 t ww_LEDR [1] $end
$var wire 1 u ww_LEDR [0] $end
$var wire 1 v ww_EntradaB_ULA [7] $end
$var wire 1 w ww_EntradaB_ULA [6] $end
$var wire 1 x ww_EntradaB_ULA [5] $end
$var wire 1 y ww_EntradaB_ULA [4] $end
$var wire 1 z ww_EntradaB_ULA [3] $end
$var wire 1 { ww_EntradaB_ULA [2] $end
$var wire 1 | ww_EntradaB_ULA [1] $end
$var wire 1 } ww_EntradaB_ULA [0] $end
$var wire 1 ~ ww_Palavra_Controle [8] $end
$var wire 1 !! ww_Palavra_Controle [7] $end
$var wire 1 "! ww_Palavra_Controle [6] $end
$var wire 1 #! ww_Palavra_Controle [5] $end
$var wire 1 $! ww_Palavra_Controle [4] $end
$var wire 1 %! ww_Palavra_Controle [3] $end
$var wire 1 &! ww_Palavra_Controle [2] $end
$var wire 1 '! ww_Palavra_Controle [1] $end
$var wire 1 (! ww_Palavra_Controle [0] $end
$var wire 1 )! ww_OpULA [1] $end
$var wire 1 *! ww_OpULA [0] $end
$var wire 1 +! ww_Zero_A $end
$var wire 1 ,! ww_Reg_A [7] $end
$var wire 1 -! ww_Reg_A [6] $end
$var wire 1 .! ww_Reg_A [5] $end
$var wire 1 /! ww_Reg_A [4] $end
$var wire 1 0! ww_Reg_A [3] $end
$var wire 1 1! ww_Reg_A [2] $end
$var wire 1 2! ww_Reg_A [1] $end
$var wire 1 3! ww_Reg_A [0] $end
$var wire 1 4! \CLOCK_50~input_o\ $end
$var wire 1 5! \KEY[1]~input_o\ $end
$var wire 1 6! \KEY[2]~input_o\ $end
$var wire 1 7! \KEY[3]~input_o\ $end
$var wire 1 8! \KEY[0]~input_o\ $end
$var wire 1 9! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 :! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 ;! \~GND~combout\ $end
$var wire 1 <! \incrementaPC|Add0~2\ $end
$var wire 1 =! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 >! \incrementaPC|Add0~6\ $end
$var wire 1 ?! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 @! \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 A! \incrementaPC|Add0~14\ $end
$var wire 1 B! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 C! \incrementaPC|Add0~18\ $end
$var wire 1 D! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 E! \incrementaPC|Add0~22\ $end
$var wire 1 F! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 G! \incrementaPC|Add0~26\ $end
$var wire 1 H! \incrementaPC|Add0~30\ $end
$var wire 1 I! \incrementaPC|Add0~33_sumout\ $end
$var wire 1 J! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 K! \ROM1|memROM~8_combout\ $end
$var wire 1 L! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 M! \ROM1|memROM~9_combout\ $end
$var wire 1 N! \ROM1|memROM~1_combout\ $end
$var wire 1 O! \ROM1|memROM~7_combout\ $end
$var wire 1 P! \incrementaPC|Add0~10\ $end
$var wire 1 Q! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 R! \ROM1|memROM~6_combout\ $end
$var wire 1 S! \ROM1|memROM~0_combout\ $end
$var wire 1 T! \ROM1|memROM~3_combout\ $end
$var wire 1 U! \ROM1|memROM~2_combout\ $end
$var wire 1 V! \ROM1|memROM~4_combout\ $end
$var wire 1 W! \decoderInstru1|saida~0_combout\ $end
$var wire 1 X! \decoderInstru1|Equal8~0_combout\ $end
$var wire 1 Y! \decoderInstru1|saida[4]~1_combout\ $end
$var wire 1 Z! \decoderInstru1|saida[5]~5_combout\ $end
$var wire 1 [! \REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 \! \REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 ]! \ULA1|Add0~34_cout\ $end
$var wire 1 ^! \ULA1|Add0~17_sumout\ $end
$var wire 1 _! \ULA1|saida[0]~0_combout\ $end
$var wire 1 `! \decoderInstru1|Equal3~0_combout\ $end
$var wire 1 a! \RAM1|ram~165_combout\ $end
$var wire 1 b! \RAM1|ram~17_q\ $end
$var wire 1 c! \RAM1|ram~166_combout\ $end
$var wire 1 d! \RAM1|ram~25_q\ $end
$var wire 1 e! \RAM1|ram~145_combout\ $end
$var wire 1 f! \RAM1|ram~146_combout\ $end
$var wire 1 g! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 h! \ULA1|Add0~18\ $end
$var wire 1 i! \ULA1|Add0~21_sumout\ $end
$var wire 1 j! \ULA1|saida[1]~1_combout\ $end
$var wire 1 k! \RAM1|ram~26_q\ $end
$var wire 1 l! \RAM1|ram~148_combout\ $end
$var wire 1 m! \RAM1|ram~18_q\ $end
$var wire 1 n! \RAM1|ram~147_combout\ $end
$var wire 1 o! \RAM1|ram~149_combout\ $end
$var wire 1 p! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 q! \ULA1|Zero_ULA~2_combout\ $end
$var wire 1 r! \decoderInstru1|saida~4_combout\ $end
$var wire 1 s! \ULA1|saida[4]~4_combout\ $end
$var wire 1 t! \REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 u! \RAM1|ram~21_q\ $end
$var wire 1 v! \RAM1|ram~29_q\ $end
$var wire 1 w! \RAM1|ram~155_combout\ $end
$var wire 1 x! \RAM1|ram~156_combout\ $end
$var wire 1 y! \RAM1|ram~28_q\ $end
$var wire 1 z! \RAM1|ram~153_combout\ $end
$var wire 1 {! \RAM1|ram~20_q\ $end
$var wire 1 |! \RAM1|ram~152_combout\ $end
$var wire 1 }! \RAM1|ram~154_combout\ $end
$var wire 1 ~! \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 !" \REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 "" \RAM1|ram~27_q\ $end
$var wire 1 #" \RAM1|ram~19_q\ $end
$var wire 1 $" \RAM1|ram~150_combout\ $end
$var wire 1 %" \RAM1|ram~151_combout\ $end
$var wire 1 &" \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 '" \ULA1|Add0~22\ $end
$var wire 1 (" \ULA1|Add0~25_sumout\ $end
$var wire 1 )" \ULA1|saida[2]~2_combout\ $end
$var wire 1 *" \ULA1|Add0~26\ $end
$var wire 1 +" \ULA1|Add0~29_sumout\ $end
$var wire 1 ," \ULA1|saida[3]~3_combout\ $end
$var wire 1 -" \REGA|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ." \ULA1|Add0~30\ $end
$var wire 1 /" \ULA1|Add0~13_sumout\ $end
$var wire 1 0" \ULA1|saida[5]~5_combout\ $end
$var wire 1 1" \RAM1|ram~30_q\ $end
$var wire 1 2" \RAM1|ram~158_combout\ $end
$var wire 1 3" \RAM1|ram~22_q\ $end
$var wire 1 4" \RAM1|ram~157_combout\ $end
$var wire 1 5" \RAM1|ram~159_combout\ $end
$var wire 1 6" \ULA1|Add0~14\ $end
$var wire 1 7" \ULA1|Add0~9_sumout\ $end
$var wire 1 8" \ULA1|Zero_ULA~1_combout\ $end
$var wire 1 9" \ULA1|Zero_ULA~3_combout\ $end
$var wire 1 :" \ULA1|saida[6]~6_combout\ $end
$var wire 1 ;" \RAM1|ram~23_q\ $end
$var wire 1 <" \RAM1|ram~31_q\ $end
$var wire 1 =" \RAM1|ram~160_combout\ $end
$var wire 1 >" \RAM1|ram~161_combout\ $end
$var wire 1 ?" \ULA1|Add0~10\ $end
$var wire 1 @" \ULA1|Add0~1_sumout\ $end
$var wire 1 A" \ULA1|saida[7]~7_combout\ $end
$var wire 1 B" \RAM1|ram~24_q\ $end
$var wire 1 C" \RAM1|ram~162_combout\ $end
$var wire 1 D" \RAM1|ram~32_q\ $end
$var wire 1 E" \RAM1|ram~163_combout\ $end
$var wire 1 F" \RAM1|ram~164_combout\ $end
$var wire 1 G" \ULA1|Add0~2\ $end
$var wire 1 H" \ULA1|Add0~5_sumout\ $end
$var wire 1 I" \ULA1|Zero_ULA~0_combout\ $end
$var wire 1 J" \Flag_Igual|DOUT~0_combout\ $end
$var wire 1 K" \Flag_Igual|DOUT~q\ $end
$var wire 1 L" \logicaDesvio1|saida~0_combout\ $end
$var wire 1 M" \incrementaPC|Add0~29_sumout\ $end
$var wire 1 N" \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 O" \ROM1|memROM~10_combout\ $end
$var wire 1 P" \ROM1|memROM~5_combout\ $end
$var wire 1 Q" \PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 R" \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 S" \decoderInstru1|saida[6]~2_combout\ $end
$var wire 1 T" \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 U" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 V" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 W" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 X" \decoderInstru1|saida[1]~3_combout\ $end
$var wire 1 Y" \decoderInstru1|saida~6_combout\ $end
$var wire 1 Z" \decoderInstru1|Equal2~0_combout\ $end
$var wire 1 [" \ULA1|Zero_ULA~4_combout\ $end
$var wire 1 \" \PC|DOUT\ [8] $end
$var wire 1 ]" \PC|DOUT\ [7] $end
$var wire 1 ^" \PC|DOUT\ [6] $end
$var wire 1 _" \PC|DOUT\ [5] $end
$var wire 1 `" \PC|DOUT\ [4] $end
$var wire 1 a" \PC|DOUT\ [3] $end
$var wire 1 b" \PC|DOUT\ [2] $end
$var wire 1 c" \PC|DOUT\ [1] $end
$var wire 1 d" \PC|DOUT\ [0] $end
$var wire 1 e" \REGA|DOUT\ [7] $end
$var wire 1 f" \REGA|DOUT\ [6] $end
$var wire 1 g" \REGA|DOUT\ [5] $end
$var wire 1 h" \REGA|DOUT\ [4] $end
$var wire 1 i" \REGA|DOUT\ [3] $end
$var wire 1 j" \REGA|DOUT\ [2] $end
$var wire 1 k" \REGA|DOUT\ [1] $end
$var wire 1 l" \REGA|DOUT\ [0] $end
$var wire 1 m" \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 n" \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 o" \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 p" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 u" \decoderInstru1|ALT_INV_saida[6]~2_combout\ $end
$var wire 1 v" \MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 |" \MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 ## \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 )# \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 +# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 ,# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 0# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 1# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 2# \decoderInstru1|ALT_INV_saida[4]~1_combout\ $end
$var wire 1 3# \decoderInstru1|ALT_INV_saida~0_combout\ $end
$var wire 1 4# \decoderInstru1|ALT_INV_Equal8~0_combout\ $end
$var wire 1 5# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 6# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 7# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 8# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 9# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 :# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 ;# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 <# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 =# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 ># \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 ?# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 @# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 A# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 B# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 C# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 D# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 E# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 F# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 G# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 H# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 I# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 J# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 K# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 L# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 M# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 N# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 O# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 P# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 Q# \REGA|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 R# \REGA|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 S# \REGA|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 T# \REGA|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 U# \PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 V# \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 W# \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 X# \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 Y# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 Z# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 [# \Flag_Igual|ALT_INV_DOUT~q\ $end
$var wire 1 \# \ULA1|ALT_INV_Zero_ULA~4_combout\ $end
$var wire 1 ]# \ULA1|ALT_INV_Zero_ULA~3_combout\ $end
$var wire 1 ^# \ULA1|ALT_INV_Zero_ULA~2_combout\ $end
$var wire 1 _# \ULA1|ALT_INV_Zero_ULA~1_combout\ $end
$var wire 1 `# \ULA1|ALT_INV_Zero_ULA~0_combout\ $end
$var wire 1 a# \decoderInstru1|ALT_INV_saida~4_combout\ $end
$var wire 1 b# \decoderInstru1|ALT_INV_Equal3~0_combout\ $end
$var wire 1 c# \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 d# \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 e# \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 f# \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 g# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 h# \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 i# \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 j# \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 k# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 l# \RAM1|ALT_INV_ram~159_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
1T
0U
1V
xW
1X
1Y
1Z
1[
1\
1]
x^
1+!
x4!
x5!
x6!
x7!
18!
19!
1:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
1N!
1O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
1]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
0("
0)"
1*"
0+"
0,"
0-"
1."
0/"
00"
01"
02"
03"
04"
05"
16"
07"
08"
19"
0:"
0;"
0<"
0="
0>"
1?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
1G"
0H"
0I"
0J"
0K"
1L"
0M"
0N"
0O"
0P"
0Q"
0R"
1S"
0T"
0U"
0V"
0W"
0X"
0Y"
1Z"
0["
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
0u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
0,#
1-#
1.#
1/#
10#
11#
12#
13#
04#
15#
16#
17#
08#
09#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
0]#
0^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
x*
x+
x,
1-
x_
x`
xa
1b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
1~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
1:#
1;#
1<#
x=#
x>#
1?#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
0"
0#
0$
0%
0&
0'
0(
0)
0.
0/
00
01
02
03
04
05
06
07
08
09
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
$end
#10000
0-
0b
08!
09!
#20000
1-
1b
18!
19!
1@!
1b"
0N#
0W#
1O"
1?!
0S!
19#
0Y#
1i
1P"
1W!
1Z!
0L"
0Z"
1I
03#
01#
1Y!
1g!
1&"
0S"
1u"
0|"
0)#
02#
0~
1#!
1^!
0h!
1_!
0q!
1("
0*"
1)"
09"
1=
0:
1]#
0A#
1^#
0C#
1{
1}
1l
1$!
1)!
1+"
0."
1i!
0'"
1"!
1["
0B#
0@#
1)
1'
1.
1>
18
0("
1/"
06"
0\#
1<
0D#
1A#
17"
0?"
0E#
1@"
0G"
0+!
0G#
1H"
0T
0F#
#30000
0-
0b
08!
09!
#40000
1-
1b
18!
19!
1\!
1l"
1!"
1j"
1d"
0P#
0?#
0T#
0^!
1h!
1("
0:!
1<!
1M!
0O!
1U!
0O"
1Y#
07#
1,#
0Z#
0A#
1C#
1k
1s
11!
1u
13!
1=!
0i!
1'"
0&"
0W!
0Z!
1`!
0P"
1B#
1K
17
15
1S
1Q
0("
1*"
11#
0b#
13#
1|"
1A#
1("
0)"
19"
0Y!
1S"
1a!
0g!
0+"
1."
1@#
1)#
0u"
12#
0]#
0A#
1(!
0#!
0{
0/"
16"
1s!
1)"
10"
18"
1:"
1A"
1I"
1^!
0_!
1q!
09"
1D#
1B
0=
0'
07"
1?"
1]#
0^#
0C#
0`#
0_#
0}
0l
0$!
0)!
0s!
1E#
0"!
1_!
0q!
0@"
1G"
0)
0.
0>
08
00"
08"
1G#
1^#
0<
0H"
1_#
0:"
1F#
0A"
0I"
1`#
#50000
0-
0b
08!
09!
#60000
1-
1b
18!
19!
1c"
1J!
1b!
1#"
0d"
1P#
0"#
0/#
0X#
0O#
0=!
1>!
1e!
1$"
1:!
0<!
1T!
0U!
1V!
05#
17#
06#
0~"
0-#
0k
1j
1=!
0>!
0?!
1P!
1f!
1%"
0`!
1r!
1X"
0K
1J
1Q!
1?!
0P!
0a#
1b#
0}"
0*#
1g!
1&"
0a!
0Q!
0|"
0)#
1'!
1&!
0(!
0^!
0("
0B
1A
1@
1A#
1C#
1{
1}
0_!
1q!
0)"
19"
1)
1'
0]#
0^#
1J"
0["
1\#
1+!
1T
#70000
0-
0b
08!
09!
#80000
1-
1b
18!
19!
1K"
1d"
0P#
0[#
0:!
1<!
0M!
1S!
0T!
0V!
1O"
0Y#
15#
16#
09#
1Z#
1k
0=!
1>!
0r!
1L"
0X"
1Z"
1P"
1K
0?!
1P!
01#
1a#
0e!
0$"
1Q!
1~"
1-#
1~
0'!
0&!
0f!
0%"
0A
0@
1:
1}"
1*#
0g!
0&"
1|"
1)#
1^!
1("
0A#
0C#
0{
0}
1_!
0q!
1)"
09"
0)
0'
1]#
1^#
1["
0\#
0+!
0T
#90000
0-
0b
08!
09!
#100000
1-
1b
18!
19!
0c"
0@!
0J!
0b"
1N#
1X#
1W#
1O#
1=!
0>!
1K!
1?!
0P!
1U!
07#
0+#
0i
0j
0Q!
0?!
1Y"
0Z"
0J
0I
0~
1!!
1;
0:
#110000
0-
0b
08!
09!
#120000
1-
1b
18!
19!
1L!
1a"
0M#
0V#
0K!
0S!
0U!
1Q!
1O!
0O"
1Y#
0,#
17#
19#
1+#
1h
1W!
1Z!
0L"
0Y"
0P"
1H
11#
03#
1Y!
1&"
0S"
1e!
1$"
0~"
0-#
1u"
0|"
02#
0!!
1#!
0_!
1q!
0("
1=
0;
1A#
0^#
1{
1l
1$!
1)!
1"!
1'
1.
1>
18
1<
#130000
0-
0b
08!
09!
#140000
1-
1b
18!
19!
1c"
1J!
0\!
0l"
0d"
1P#
1T#
0X#
0O#
0=!
1>!
0^!
1:!
0<!
1M!
0O!
1T!
1V!
05#
06#
1,#
0Z#
1C#
0k
0u
03!
1j
1=!
0>!
1?!
1f!
1%"
0&"
0W!
0Z!
1r!
1X"
0K
1J
07
0S
0?!
0a#
13#
1|"
0}"
0*#
1("
0)"
19"
0Y!
1g!
1&"
1S"
0J"
0u"
0|"
0)#
12#
0]#
0A#
1'!
1&!
0#!
0{
1J"
0["
1^!
0h!
0("
1)"
09"
1A
1@
0=
0'
1]#
1A#
0C#
1\#
1{
1}
0l
0$!
0)!
1i!
0'"
0"!
1_!
0q!
0)"
19"
0J"
1["
0B#
1)
1'
0.
0>
08
1("
0*"
0\#
0]#
1^#
0<
1j!
0A#
1+!
1+"
0."
1)"
09"
0@#
1T
1/"
06"
1]#
0+!
1,"
0D#
17"
0?"
0T
1s!
18"
0E#
1@"
0G"
0_#
10"
0G#
1H"
1:"
1I"
0F#
0`#
1A"
#150000
0-
0b
08!
09!
#160000
1-
1b
18!
19!
0K"
1d"
0P#
1[#
0:!
1<!
0M!
1R!
1S!
0T!
1U!
0V!
1O"
0Y#
15#
07#
16#
09#
00#
1Z#
1k
0=!
1>!
0e!
0$"
0r!
0X"
1Y"
1P"
1K
1?!
01#
1a#
1~"
1-#
0f!
0%"
1}"
1*#
1!!
0'!
0&!
0g!
0&"
0A
0@
1;
1|"
1)#
0^!
1h!
0("
1*"
1A#
1C#
0{
0}
0+"
1."
0i!
1'"
0_!
0)"
1B#
1@#
0)
0'
1("
0/"
16"
0,"
19"
0j!
1q!
1D#
0A#
07"
1?"
0^#
0]#
1)"
09"
0s!
1E#
0@"
1G"
1]#
00"
08"
1G#
0H"
1_#
0:"
1F#
0A"
0I"
1`#
#170000
0-
0b
08!
09!
#180000
1-
1b
18!
19!
0c"
1@!
0J!
1b"
0d"
1P#
0N#
1X#
0W#
1O#
1=!
0>!
0?!
1P!
1:!
0<!
1K!
1O!
0R!
0U!
0O"
1Y#
17#
10#
0,#
0+#
0k
1i
0j
0=!
0Q!
1A!
1?!
0P!
1L"
0Y"
1Z"
0P"
0K
0J
1I
1Q!
0A!
1B!
11#
1e!
1$"
0B!
0~"
0-#
1~
0!!
0;
1:
#190000
0-
0b
08!
09!
#200000
1-
1b
18!
19!
#210000
0-
0b
08!
09!
#220000
1-
1b
18!
19!
#230000
0-
0b
08!
09!
#240000
1-
1b
18!
19!
#250000
0-
0b
08!
09!
#260000
1-
1b
18!
19!
#270000
0-
0b
08!
09!
#280000
1-
1b
18!
19!
#290000
0-
0b
08!
09!
#300000
1-
1b
18!
19!
#310000
0-
0b
08!
09!
#320000
1-
1b
18!
19!
#330000
0-
0b
08!
09!
#340000
1-
1b
18!
19!
#350000
0-
0b
08!
09!
#360000
1-
1b
18!
19!
#370000
0-
0b
08!
09!
#380000
1-
1b
18!
19!
#390000
0-
0b
08!
09!
#400000
1-
1b
18!
19!
#410000
0-
0b
08!
09!
#420000
1-
1b
18!
19!
#430000
0-
0b
08!
09!
#440000
1-
1b
18!
19!
#450000
0-
0b
08!
09!
#460000
1-
1b
18!
19!
#470000
0-
0b
08!
09!
#480000
1-
1b
18!
19!
#490000
0-
0b
08!
09!
#500000
1-
1b
18!
19!
#510000
0-
0b
08!
09!
#520000
1-
1b
18!
19!
#530000
0-
0b
08!
09!
#540000
1-
1b
18!
19!
#550000
0-
0b
08!
09!
#560000
1-
1b
18!
19!
#570000
0-
0b
08!
09!
#580000
1-
1b
18!
19!
#590000
0-
0b
08!
09!
#600000
1-
1b
18!
19!
#610000
0-
0b
08!
09!
#620000
1-
1b
18!
19!
#630000
0-
0b
08!
09!
#640000
1-
1b
18!
19!
#650000
0-
0b
08!
09!
#660000
1-
1b
18!
19!
#670000
0-
0b
08!
09!
#680000
1-
1b
18!
19!
#690000
0-
0b
08!
09!
#700000
1-
1b
18!
19!
#710000
0-
0b
08!
09!
#720000
1-
1b
18!
19!
#730000
0-
0b
08!
09!
#740000
1-
1b
18!
19!
#750000
0-
0b
08!
09!
#760000
1-
1b
18!
19!
#770000
0-
0b
08!
09!
#780000
1-
1b
18!
19!
#790000
0-
0b
08!
09!
#800000
1-
1b
18!
19!
#810000
0-
0b
08!
09!
#820000
1-
1b
18!
19!
#830000
0-
0b
08!
09!
#840000
1-
1b
18!
19!
#850000
0-
0b
08!
09!
#860000
1-
1b
18!
19!
#870000
0-
0b
08!
09!
#880000
1-
1b
18!
19!
#890000
0-
0b
08!
09!
#900000
1-
1b
18!
19!
#910000
0-
0b
08!
09!
#920000
1-
1b
18!
19!
#930000
0-
0b
08!
09!
#940000
1-
1b
18!
19!
#950000
0-
0b
08!
09!
#960000
1-
1b
18!
19!
#970000
0-
0b
08!
09!
#980000
1-
1b
18!
19!
#990000
0-
0b
08!
09!
#1000000
