# Basic Digital Circuits using Verilog HDL
This repository contains RTL code of Basic digital circuits in Verilog HDL

# Table of Contents
- Combinational Circuits
    - Adder
        - Half Adder
        - Full Adder
    - Subtractor
        - Half Subtractor
        - Full Subtractor
    - Encoder
    - Decoder
    - Multiplexer
    - Demultiplexer

- Sequential Circuits
    - D Latch
    - D Flip Flop
    - Counters
        - Up Counter
        - Down Counter
        - Up-Down Counter
    - Shift Registers
        - Left Shift Register
        - Right Shift Register
        - Left-Right Shift Register
    - State Machines
        - Mealy Machine
        - Moore Machine

# Combinational Circuits
## Adder
---
### Half Adder
![Half Adder](https://github.com/an3ol/Basic_Digital_Circuits_using_Verilog_HDL/blob/main/Combinational_Circuits/HalfAdder/HalfAdder.v)
![Half Adder Testbench](https://github.com/an3ol/Basic_Digital_Circuits_using_Verilog_HDL/blob/main/Combinational_Circuits/HalfAdder/HalfAdder_tb.v)
![Half Adder Wave](https://github.com/an3ol/Basic_Digital_Circuits_using_Verilog_HDL/blob/main/Combinational_Circuits/HalfAdder/HalfAdder_Waveform.png)
### Full Adder
## Subtractor
---
### Half Subtractor
### Full Subtractor
## Encoder
---
## Decoder
---
## Multiplexer
---
## Demultipexer
---
# Sequential Circuits
## D Latch
---
## D Flip Flop
---
## Counters
---
### Up Counter
### Down Counter
### Up Down Counter 
## Shift Registers
---
### Left Shift Register
### Right Shift Register
### Left-Right Shift Register
## State Machines
---
### Mealy Machine
### Moore Machine

