INFO-FLOW: Workspace /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution opened at Tue Apr 27 23:55:39 UTC 2021
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd 'config_flow -target' configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       get_config_interface -default_slave_interface 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -default_slave_interface=s_axilite 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -default_slave_interface=s_axilite
Execute       config_interface -default_slave_interface=s_axilite 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 0.15 sec.
Execute     set_part xcvu9p-flgb2104-2-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.1/data:/opt/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 14.63 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.46 sec.
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source done; 0.13 sec.
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.32 sec.
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Command         import_lib done; 0.97 sec.
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Command             ap_source done; 0.23 sec.
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Command               ap_source done; 0.19 sec.
Command             ap_source done; 0.32 sec.
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source done; 0.21 sec.
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.23 sec.
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 1.47 sec.
Command         ap_source done; 1.53 sec.
Execute         ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -speed medium 
Command       add_library done; 2.72 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 17.46 sec.
Execute     create_clock -period 250.000000MHz -name default 
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_rtl -kernel_profile 
Execute     config_export -vivado_optimization_level 0 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_dataflow -strict_mode warning 
Execute     config_debug -enable 
Execute     set_clock_uncertainty 27.000000% 
Execute       get_clock_period -default -name=default 
Execute       ap_set_clock -name default -uncertainty 1.08 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
Execute     config_rtl -m_axi_conservative_mode=1 
Execute     config_interface -m_axi_addr64 
Execute     config_interface -default_slave_interface s_axilite 
Execute     config_export -format ip_catalog -ipname vdot 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     csynth_design -synthesis_check 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=2 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file '/home/centos/FPGA_accelerated_CNN/src/vdot.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/centos/FPGA_accelerated_CNN/src/vdot.cpp as C++
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/clang.vdot.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E /home/centos/FPGA_accelerated_CNN/src/vdot.cpp -g -I/home/centos/FPGA_accelerated_CNN/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/vdot.pp.0.cpp > /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/clang.vdot.cpp.out.log 2> /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/clang.vdot.cpp.err.log 
Command         ap_eval done; 8.58 sec.
INFO-FLOW: Done: GCC PP 39 time: 8.6 seconds per iteration
Execute         set_directive_top vdot -name=vdot 
INFO-FLOW: Setting directive 'TOP' name=vdot 
INFO-FLOW: Setting directive 'TOP' name=vdot 
Execute         source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=vdot 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/vdot.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/.systemc_flag -fix-errors /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/vdot.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/vdot.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/all.directive.json -fix-errors /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/vdot.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/vdot.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/vdot.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/clang.vdot.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/vdot.pragma.2.cpp -g -I/home/centos/FPGA_accelerated_CNN/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/vdot.bc > /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/clang.vdot.pragma.2.cpp.out.log 2> /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot/solution/.autopilot/db/clang.vdot.pragma.2.cpp.err.log 
Command         ap_eval done; error code: 1; 1.84 sec.
ERROR: [HLS 207-3850] variable-sized object may not be initialized: /home/centos/FPGA_accelerated_CNN/src/vdot.cpp:37:21
WARNING: [HLS 207-1548] invalid variable expr : /home/centos/FPGA_accelerated_CNN/src/vdot.cpp:40:38
WARNING: [HLS 207-1548] invalid variable expr : /home/centos/FPGA_accelerated_CNN/src/vdot.cpp:40:48
Command       elaborate done; error code: 2; 15 sec.
Command     csynth_design done; error code: 2; 15 sec.
Command   ap_source done; error code: 1; 32.7 sec.
Execute   cleanup_all 
