// Seed: 3420392657
module module_0 #(
    parameter id_1 = 32'd99,
    parameter id_3 = 32'd57
);
  wire  _id_1;
  logic id_2;
  ;
  wire [id_1 : 1] _id_3;
  wire id_4;
  logic [1 : id_1] id_5[-1  -  -1  +  1  +  -1 : id_3];
  module_2 modCall_1 (id_5);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_5;
  buf primCall (id_1, id_3);
endmodule
module module_2 (
    id_1
);
  inout supply0 id_1;
  assign id_1 = 1;
  assign id_1 = id_1;
  assign module_0.id_1 = 0;
endmodule
