V 000044 55 366 1605643612054 eight_bit_int
(_unit VHDL(eight_bit_int 0 1)
	(_version ve4)
	(_time 1605643612055 2020.11.17 17:06:52)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code e3b4e4b0e9b4b0f5ebe0f7bae4e5e1e5eae4e7e6b5)
	(_object
		(_type(_int BYTE 0 2(_scalar (_to i -128 i 127))))
		(_type(_int ARRAY_BYTE 0 3(_array 0((_to i 0 i 3)))))
	)
	(_use(std(standard)))
)
I 000050 55 971           1605643612061 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605643612062 2020.11.17 17:06:52)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code e3b4e7b0e9b5b5f6b4b4f6b9e7e4e7e5eae4e7e4ea)
	(_ent
		(_time 1605643612059)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605643612065 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605643612066 2020.11.17 17:06:52)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code e3b4e7b0e9b5b5f6b4b4f6b9e7e4e7e5eae4e7e4ea)
	(_ent
		(_time 1605643612059)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605643612069 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605643612070 2020.11.17 17:06:52)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code e3b4e7b0e9b5b5f6b4b4f6b9e7e4e7e5eae4e7e4ea)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605643612073 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605643612074 2020.11.17 17:06:52)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code e3b4e7b0e9b5b5f6b7e4f6b9e7e4e7e5eae4e7e4ea)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 940           1605643612086 tb_implementation
(_unit VHDL(fir_testbench 0 6(tb_implementation 0 10))
	(_version ve4)
	(_time 1605643612087 2020.11.17 17:06:52)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code f3a4f7a3f9a5a5e6a4a0e7a9a7f4f0f4f7f5f1f5f6)
	(_ent
		(_time 1605643612084)
	)
	(_inst UUT 0 26(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result))
		)
	)
	(_object
		(_sig(_int sample -2 0 18(_arch(_uni((i 10))))))
		(_sig(_int result -2 0 19(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 2 -1)
)
I 000050 55 971           1605643736035 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605643736036 2020.11.17 17:08:56)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 242a2520297272317373317e202320222d2320232d)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(3(0))(3)(2))(_sens(0))(_read(3(0))(3(3))(3(2))(3(1))(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605643736039 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605643736040 2020.11.17 17:08:56)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 242a2520297272317373317e202320222d2320232d)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605643736043 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605643736044 2020.11.17 17:08:56)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 343a3531396262216363216e303330323d3330333d)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605643736047 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605643736048 2020.11.17 17:08:56)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 343a3531396262216033216e303330323d3330333d)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(3(0))(3)(4)(5)(6)(7)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 944           1605643736062 tb_implementation
(_unit VHDL(fir_testbench 0 6(tb_implementation 0 10))
	(_version ve4)
	(_time 1605643736063 2020.11.17 17:08:56)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 434d42414915155614105719174440444745414546)
	(_ent
		(_time 1605643612083)
	)
	(_inst UUT 0 27(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result))
		)
	)
	(_object
		(_sig(_int sample -2 0 18(_arch(_uni((i 10))))))
		(_sig(_int result -2 0 19(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 2 -1)
)
I 000050 55 971           1605643751317 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605643751318 2020.11.17 17:09:11)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code d580d187d98383c08282c08fd1d2d1d3dcd2d1d2dc)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605643751321 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605643751322 2020.11.17 17:09:11)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code d580d187d98383c08282c08fd1d2d1d3dcd2d1d2dc)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605643751325 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605643751326 2020.11.17 17:09:11)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code e5b0e1b6e9b3b3f0b2b2f0bfe1e2e1e3ece2e1e2ec)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605643751329 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605643751330 2020.11.17 17:09:11)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code e5b0e1b6e9b3b3f0b1e2f0bfe1e2e1e3ece2e1e2ec)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 944           1605643751344 tb_implementation
(_unit VHDL(fir_testbench 0 6(tb_implementation 0 10))
	(_version ve4)
	(_time 1605643751345 2020.11.17 17:09:11)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code f5a0f1a5f9a3a3e0a2a6e1afa1f2f6f2f1f3f7f3f0)
	(_ent
		(_time 1605643612083)
	)
	(_inst UUT 0 27(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result))
		)
	)
	(_object
		(_sig(_int sample -2 0 18(_arch(_uni((i 10))))))
		(_sig(_int result -2 0 19(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(2)))))
			(line__24(_arch 1 0 24(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 2 -1)
)
I 000050 55 971           1605643863388 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605643863389 2020.11.17 17:11:03)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code a3a2adf4a9f5f5b6f4f4b6f9a7a4a7a5aaa4a7a4aa)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(3(0))(3)(2))(_sens(0))(_read(3(0))(3(3))(3(2))(3(1))(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605643863392 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605643863393 2020.11.17 17:11:03)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code a3a2adf4a9f5f5b6f4f4b6f9a7a4a7a5aaa4a7a4aa)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605643863396 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605643863397 2020.11.17 17:11:03)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code a3a2adf4a9f5f5b6f4f4b6f9a7a4a7a5aaa4a7a4aa)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605643863400 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605643863401 2020.11.17 17:11:03)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code a3a2adf4a9f5f5b6f7a4b6f9a7a4a7a5aaa4a7a4aa)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(3(0))(3)(4)(5)(6)(7)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1488          1605643863415 tb_implementation
(_unit VHDL(fir_testbench 0 6(tb_implementation 0 10))
	(_version ve4)
	(_time 1605643863416 2020.11.17 17:11:03)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code c3c2cd96c99595d697c5d79997c4c0c4c7c5c1c5c6)
	(_ent
		(_time 1605643612083)
	)
	(_inst UUT1 0 30(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result1))
		)
	)
	(_inst UUT2 0 31(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result2))
		)
	)
	(_inst UUT3 0 32(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result3))
		)
	)
	(_inst UUT4 0 33(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int sample -2 0 18(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 19(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 20(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 21(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 22(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 24(_arch(_uni((i 2))))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(5))(_sens(5)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 2 -1)
)
I 000050 55 971           1605644270784 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605644270785 2020.11.17 17:17:50)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 025604040954541755551758060506040b0506050b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605644270788 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605644270789 2020.11.17 17:17:50)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 025604040954541755551758060506040b0506050b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605644270792 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605644270793 2020.11.17 17:17:50)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 025604040954541755551758060506040b0506050b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605644270796 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605644270797 2020.11.17 17:17:50)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 124614151944440746150748161516141b1516151b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000050 55 971           1605644299596 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605644299597 2020.11.17 17:18:19)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8f8b8981d0d9d99ad8d89ad58b888b8986888b8886)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605644299600 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605644299601 2020.11.17 17:18:19)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8f8b8981d0d9d99ad8d89ad58b888b8986888b8886)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605644299604 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605644299605 2020.11.17 17:18:19)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8f8b8981d0d9d99ad8d89ad58b888b8986888b8886)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605644299608 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605644299609 2020.11.17 17:18:19)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 9e9a9891c2c8c88bca998bc49a999a9897999a9997)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000050 55 971           1605644316708 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605644316709 2020.11.17 17:18:36)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 64646164693232713333713e606360626d6360636d)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605644316712 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605644316713 2020.11.17 17:18:36)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 64646164693232713333713e606360626d6360636d)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605644316716 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605644316717 2020.11.17 17:18:36)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 74747175792222612323612e707370727d7370737d)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605644316720 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605644316721 2020.11.17 17:18:36)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 74747175792222612073612e707370727d7370737d)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(3(0))(3)(4)(5)(6)(7)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1488          1605644316736 tb_implementation
(_unit VHDL(fir_testbench 0 6(tb_implementation 0 10))
	(_version ve4)
	(_time 1605644316737 2020.11.17 17:18:36)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 8383868d89d5d596d78797d9d78480848785818586)
	(_ent
		(_time 1605643612083)
	)
	(_inst UUT1 0 32(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result1))
		)
	)
	(_inst UUT2 0 33(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result2))
		)
	)
	(_inst UUT3 0 34(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result3))
		)
	)
	(_inst UUT4 0 35(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int sample -2 0 18(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 19(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 20(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 21(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 22(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 24(_arch(_uni((i 2))))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(5))(_sens(5)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 2 -1)
)
I 000058 55 1110          1605644494343 tb_implementation
(_unit VHDL(fir_testbench 0 6(tb_implementation 0 10))
	(_version ve4)
	(_time 1605644494344 2020.11.17 17:21:34)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 4d4a424f101b1b5819495917194a4e4a494b4f4b48)
	(_ent
		(_time 1605643612083)
	)
	(_inst UUT4 0 35(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int sample -2 0 18(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 19(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 20(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 21(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 22(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 24(_arch(_uni((i 2))))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(5))(_sens(5)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 2 -1)
)
I 000050 55 971           1605644821186 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605644821187 2020.11.17 17:27:01)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 080f080e095e5e1d5f5f1d520c0f0c0e010f0c0f01)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(3(0))(3)(2))(_sens(0))(_read(3(0))(3(3))(3(2))(3(1))(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605644821190 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605644821191 2020.11.17 17:27:01)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 080f080e095e5e1d5f5f1d520c0f0c0e010f0c0f01)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605644821194 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605644821195 2020.11.17 17:27:01)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 080f080e095e5e1d5f5f1d520c0f0c0e010f0c0f01)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605644821198 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605644821199 2020.11.17 17:27:01)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 080f080e095e5e1d5c0f1d520c0f0c0e010f0c0f01)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(3(0))(3)(4)(5)(6)(7)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1488          1605644821215 tb_implementation
(_unit VHDL(fir_testbench 0 6(tb_implementation 0 10))
	(_version ve4)
	(_time 1605644821216 2020.11.17 17:27:01)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 282f282c297e7e3d7c2c3c727c2f2b2f2c2e2a2e2d)
	(_ent
		(_time 1605643612083)
	)
	(_inst UUT1 0 32(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result1))
		)
	)
	(_inst UUT2 0 33(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result2))
		)
	)
	(_inst UUT3 0 34(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result3))
		)
	)
	(_inst UUT4 0 35(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int sample -2 0 18(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 19(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 20(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 21(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 22(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 24(_arch(_uni((i 2))))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(5))(_sens(5)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 2 -1)
)
I 000050 55 971           1605645959953 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605645959954 2020.11.17 17:45:59)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 56575655590000430101430c525152505f5152515f)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605645959957 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605645959958 2020.11.17 17:45:59)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 56575655590000430101430c525152505f5152515f)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605645959961 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605645959962 2020.11.17 17:45:59)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 56575655590000430101430c525152505f5152515f)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605645959965 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605645959966 2020.11.17 17:45:59)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 66676666693030733261733c626162606f6162616f)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000050 55 971           1605646087229 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605646087230 2020.11.17 17:48:07)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8787868989d1d192d0d092dd838083818e8083808e)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605646087233 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605646087234 2020.11.17 17:48:07)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8787868989d1d192d0d092dd838083818e8083808e)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605646087237 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605646087238 2020.11.17 17:48:07)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8787868989d1d192d0d092dd838083818e8083808e)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605646087241 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605646087242 2020.11.17 17:48:07)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8787868989d1d192d38092dd838083818e8083808e)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000050 55 971           1605646127683 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605646127684 2020.11.17 17:48:47)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8c8a8f82d6dada99dbdb99d6888b888a858b888b85)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605646127687 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605646127688 2020.11.17 17:48:47)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8c8a8f82d6dada99dbdb99d6888b888a858b888b85)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605646127691 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605646127692 2020.11.17 17:48:47)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8c8a8f82d6dada99dbdb99d6888b888a858b888b85)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605646127695 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605646127696 2020.11.17 17:48:47)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8c8a8f82d6dada99d88b99d6888b888a858b888b85)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000050 55 971           1605646152121 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605646152122 2020.11.17 17:49:12)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 020201040954541755551758060506040b0506050b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605646152125 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605646152126 2020.11.17 17:49:12)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 020201040954541755551758060506040b0506050b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605646152129 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605646152130 2020.11.17 17:49:12)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 020201040954541755551758060506040b0506050b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605646152133 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605646152134 2020.11.17 17:49:12)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 020201040954541756051758060506040b0506050b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000062 55 764           1605646152151 sample_implementation
(_unit VHDL(sample_testbench 0 6(sample_implementation 0 11))
	(_version ve4)
	(_time 1605646152152 2020.11.17 17:49:12)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 2120272521762136202f627b752477262527242622)
	(_ent
		(_time 1605645842497)
	)
	(_object
		(_port(_int clk_sample -1 0 7(_ent(_in))))
		(_port(_int sample_out -1 0 8(_ent(_out))))
		(_sig(_int clk_cnt -2 0 12(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 14(_prcs(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . sample_implementation 1 -1)
)
I 000050 55 971           1605646194604 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605646194605 2020.11.17 17:49:54)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code f6f0a1a6f9a0a0e3a1a1e3acf2f1f2f0fff1f2f1ff)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(3(0))(3)(2))(_sens(0))(_read(3(0))(3(3))(3(2))(3(1))(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605646194608 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605646194609 2020.11.17 17:49:54)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code f6f0a1a6f9a0a0e3a1a1e3acf2f1f2f0fff1f2f1ff)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605646194612 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605646194613 2020.11.17 17:49:54)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code f6f0a1a6f9a0a0e3a1a1e3acf2f1f2f0fff1f2f1ff)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605646194616 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605646194617 2020.11.17 17:49:54)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code f6f0a1a6f9a0a0e3a2f1e3acf2f1f2f0fff1f2f1ff)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(3(0))(3)(4)(5)(6)(7)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000062 55 764           1605646194632 sample_implementation
(_unit VHDL(sample_testbench 0 6(sample_implementation 0 11))
	(_version ve4)
	(_time 1605646194633 2020.11.17 17:49:54)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 06015700015106110708455c520350010200030105)
	(_ent
		(_time 1605645842497)
	)
	(_object
		(_port(_int clk_sample -1 0 7(_ent(_in))))
		(_port(_int sample_out -1 0 8(_ent(_out))))
		(_sig(_int clk_cnt -2 0 12(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 14(_prcs(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . sample_implementation 1 -1)
)
I 000050 55 971           1605646231915 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605646231916 2020.11.17 17:50:31)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code b7b8e2e3b9e1e1a2e0e0a2edb3b0b3b1beb0b3b0be)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605646231919 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605646231920 2020.11.17 17:50:31)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code b7b8e2e3b9e1e1a2e0e0a2edb3b0b3b1beb0b3b0be)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605646231923 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605646231924 2020.11.17 17:50:31)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code b7b8e2e3b9e1e1a2e0e0a2edb3b0b3b1beb0b3b0be)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605646231927 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605646231928 2020.11.17 17:50:31)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code b7b8e2e3b9e1e1a2e3b0a2edb3b0b3b1beb0b3b0be)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000062 55 764           1605646231941 sample_implementation
(_unit VHDL(sample_testbench 0 6(sample_implementation 0 11))
	(_version ve4)
	(_time 1605646231942 2020.11.17 17:50:31)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code c6c89693c191c6d1c7c8859c92c390c1c2c0c3c1c5)
	(_ent
		(_time 1605645842497)
	)
	(_object
		(_port(_int clk_sample -1 0 7(_ent(_in))))
		(_port(_int sample_out -1 0 8(_ent(_out))))
		(_sig(_int clk_cnt -2 0 12(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 14(_prcs(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . sample_implementation 1 -1)
)
I 000050 55 971           1605646258918 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605646258919 2020.11.17 17:50:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 2f292f2b7079793a78783a752b282b2926282b2826)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605646258922 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605646258923 2020.11.17 17:50:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 2f292f2b7079793a78783a752b282b2926282b2826)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605646258926 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605646258927 2020.11.17 17:50:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 2f292f2b7079793a78783a752b282b2926282b2826)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605646258930 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605646258931 2020.11.17 17:50:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 2f292f2b7079793a7b283a752b282b2926282b2826)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000062 55 764           1605646258946 sample_implementation
(_unit VHDL(sample_testbench 0 6(sample_implementation 0 11))
	(_version ve4)
	(_time 1605646258947 2020.11.17 17:50:58)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 4e494b4c1a194e594f400d141a4b18494a484b494d)
	(_ent
		(_time 1605645842497)
	)
	(_object
		(_port(_int clk_sample -1 0 7(_ent(_in))))
		(_port(_int sample_out -1 0 8(_ent(_out))))
		(_sig(_int clk_cnt -2 0 12(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 14(_prcs(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . sample_implementation 1 -1)
)
I 000050 55 971           1605646293694 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605646293695 2020.11.17 17:51:33)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code fcf2aeaca6aaaae9ababe9a6f8fbf8faf5fbf8fbf5)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605646293698 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605646293699 2020.11.17 17:51:33)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 0c025f0a565a5a195b5b1956080b080a050b080b05)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605646293702 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605646293703 2020.11.17 17:51:33)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 0c025f0a565a5a195b5b1956080b080a050b080b05)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605646293706 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605646293707 2020.11.17 17:51:33)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 0c025f0a565a5a19580b1956080b080a050b080b05)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000062 55 764           1605646293721 sample_implementation
(_unit VHDL(sample_testbench 0 6(sample_implementation 0 11))
	(_version ve4)
	(_time 1605646293722 2020.11.17 17:51:33)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 1c134a1b4e4b1c0b1d125f4648194a1b181a191b1f)
	(_ent
		(_time 1605646293719)
	)
	(_object
		(_port(_int clk_sample -1 0 7(_ent(_in))))
		(_port(_int sample_out -2 0 8(_ent(_out))))
		(_sig(_int clk_cnt -2 0 12(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 14(_prcs(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . sample_implementation 1 -1)
)
I 000058 55 1063          1605646293727 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 37))
	(_version ve4)
	(_time 1605646293728 2020.11.17 17:51:33)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 1c124f1b464a4a09484a0846481b1f1b181a1e1a19)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT1 0 63(_ent . sample_testbench sample_implementation)
		(_port
			((clk_sample)(clk))
			((sample_out)(sample))
		)
	)
	(_object
		(_sig(_int sample -2 0 50(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 51(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 52(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 53(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 54(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 56(_arch(_uni((i 2))))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(5))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 1 -1)
)
I 000062 55 784           1605646309887 sample_implementation
(_unit VHDL(sample_testbench 0 6(sample_implementation 0 11))
	(_version ve4)
	(_time 1605646309888 2020.11.17 17:51:49)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 47131045411047504649041d134211404341424044)
	(_ent
		(_time 1605646293718)
	)
	(_object
		(_port(_int clk_sample -1 0 7(_ent(_in))))
		(_port(_int sample_out -2 0 8(_ent(_out))))
		(_sig(_int clk_cnt -2 0 12(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 14(_prcs(_trgt(1))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . sample_implementation 1 -1)
)
I 000058 55 1063          1605646309893 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 37))
	(_version ve4)
	(_time 1605646309894 2020.11.17 17:51:49)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 47121545491111521311531d134044404341454142)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT1 0 63(_ent . sample_testbench sample_implementation)
		(_port
			((clk_sample)(clk))
			((sample_out)(sample))
		)
	)
	(_object
		(_sig(_int sample -2 0 50(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 51(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 52(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 53(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 54(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 56(_arch(_uni((i 2))))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(5))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 1 -1)
)
I 000050 55 971           1605646413259 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605646413260 2020.11.17 17:53:33)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 16161111194040034141034c121112101f1112111f)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605646413263 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605646413264 2020.11.17 17:53:33)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 16161111194040034141034c121112101f1112111f)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605646413267 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605646413268 2020.11.17 17:53:33)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 16161111194040034141034c121112101f1112111f)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605646413271 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605646413272 2020.11.17 17:53:33)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 16161111194040034211034c121112101f1112111f)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000062 55 840           1605646413284 sample_implementation
(_unit VHDL(sample_testbench 0 6(sample_implementation 0 11))
	(_version ve4)
	(_time 1605646413285 2020.11.17 17:53:33)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 26272422217126312729657c722370212220232125)
	(_ent
		(_time 1605646293718)
	)
	(_object
		(_port(_int clk_sample -1 0 7(_ent(_in))))
		(_port(_int sample_out -2 0 8(_ent(_out))))
		(_sig(_int clk_cnt -2 0 12(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 14(_prcs(_trgt(1)(2))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . sample_implementation 1 -1)
)
I 000058 55 1063          1605646413290 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 38))
	(_version ve4)
	(_time 1605646413291 2020.11.17 17:53:33)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 26262122297070337270327c722125212220242023)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT1 0 64(_ent . sample_testbench sample_implementation)
		(_port
			((clk_sample)(clk))
			((sample_out)(sample))
		)
	)
	(_object
		(_sig(_int sample -2 0 51(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 52(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 53(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 54(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 55(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 57(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(5))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 1 -1)
)
I 000050 55 971           1605646438059 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605646438060 2020.11.17 17:53:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code f3a6f4a3f9a5a5e6a4a4e6a9f7f4f7f5faf4f7f4fa)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605646438063 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605646438064 2020.11.17 17:53:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code f3a6f4a3f9a5a5e6a4a4e6a9f7f4f7f5faf4f7f4fa)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605646438067 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605646438068 2020.11.17 17:53:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code f3a6f4a3f9a5a5e6a4a4e6a9f7f4f7f5faf4f7f4fa)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605646438071 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605646438072 2020.11.17 17:53:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code f3a6f4a3f9a5a5e6a7f4e6a9f7f4f7f5faf4f7f4fa)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000062 55 840           1605646438085 sample_implementation
(_unit VHDL(sample_testbench 0 6(sample_implementation 0 16))
	(_version ve4)
	(_time 1605646438086 2020.11.17 17:53:58)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 0357020501540314020c4059570655040705060400)
	(_ent
		(_time 1605646293718)
	)
	(_object
		(_port(_int clk_sample -1 0 7(_ent(_in))))
		(_port(_int sample_out -2 0 8(_ent(_out))))
		(_sig(_int clk_cnt -2 0 17(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 19(_prcs(_trgt(1)(2))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . sample_implementation 1 -1)
)
I 000058 55 1063          1605646438091 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 43))
	(_version ve4)
	(_time 1605646438092 2020.11.17 17:53:58)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 134617141945450647450749471410141715111516)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT1 0 69(_ent . sample_testbench sample_implementation)
		(_port
			((clk_sample)(clk))
			((sample_out)(sample))
		)
	)
	(_object
		(_sig(_int sample -2 0 56(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 57(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 58(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 59(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 60(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 62(_arch(_uni((i 2))))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(5))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 1 -1)
)
I 000062 55 820           1605646461132 sample_implementation
(_unit VHDL(sample_testbench 0 11(sample_implementation 0 16))
	(_version ve4)
	(_time 1605646461133 2020.11.17 17:54:21)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 0a0c5a0c5a5d0a1d0b0549505e0f5c0d0e0c0f0d09)
	(_ent
		(_time 1605646461130)
	)
	(_object
		(_port(_int clk_sample -1 0 12(_ent(_in))))
		(_port(_int sample_out -2 0 13(_ent(_out))))
		(_sig(_int clk_cnt -2 0 17(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 19(_prcs(_trgt(1)(2))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . sample_implementation 1 -1)
)
I 000058 55 1063          1605646461138 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 43))
	(_version ve4)
	(_time 1605646461139 2020.11.17 17:54:21)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 191e4c1e194f4f0c4d4f0d434d1e1a1e1d1f1b1f1c)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT1 0 69(_ent . sample_testbench sample_implementation)
		(_port
			((clk_sample)(clk))
			((sample_out)(sample))
		)
	)
	(_object
		(_sig(_int sample -2 0 56(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 57(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 58(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 59(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 60(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 62(_arch(_uni((i 2))))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(5))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 1 -1)
)
I 000062 55 820           1605646604137 sample_implementation
(_unit VHDL(sample_testbench 0 11(sample_implementation 0 16))
	(_version ve4)
	(_time 1605646604138 2020.11.17 17:56:44)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code b1b2e3e5b1e6b1a6b0bef2ebe5b4e7b6b5b7b4b6b2)
	(_ent
		(_time 1605646461129)
	)
	(_object
		(_port(_int clk_sample -1 0 12(_ent(_in))))
		(_port(_int sample_out -2 0 13(_ent(_out))))
		(_sig(_int clk_cnt -2 0 17(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 19(_prcs(_trgt(1)(2))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . sample_implementation 1 -1)
)
I 000058 55 1063          1605646604143 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 43))
	(_version ve4)
	(_time 1605646604144 2020.11.17 17:56:44)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code b1b3e6e5b9e7e7a4e5e7a5ebe5b6b2b6b5b7b3b7b4)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT1 0 69(_ent . sample_testbench sample_implementation)
		(_port
			((clk_sample)(clk))
			((sample_out)(sample))
		)
	)
	(_object
		(_sig(_int sample -2 0 56(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 57(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 58(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 59(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 60(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 62(_arch(_uni((i 2))))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(5))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 1 -1)
)
I 000062 55 827           1605646833831 sample_implementation
(_unit VHDL(sample_testbench 0 11(sample_implementation 0 16))
	(_version ve4)
	(_time 1605646833832 2020.11.17 18:00:33)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code e9bdb8bae1bee9fee8e6aab3bdecbfeeedefeceeea)
	(_ent
		(_time 1605646833829)
	)
	(_object
		(_port(_int clk_sample -1 0 12(_ent(_in))))
		(_port(_int sample_out -2 0 13(_ent(_out((i 0))))))
		(_sig(_int clk_cnt -2 0 17(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 19(_prcs(_trgt(2)(1))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . sample_implementation 1 -1)
)
I 000058 55 1063          1605646833837 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 43))
	(_version ve4)
	(_time 1605646833838 2020.11.17 18:00:33)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code e9bcbdbae9bfbffcbdbffdb3bdeeeaeeedefebefec)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT1 0 69(_ent . sample_testbench sample_implementation)
		(_port
			((clk_sample)(clk))
			((sample_out)(sample))
		)
	)
	(_object
		(_sig(_int sample -2 0 56(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 57(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 58(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 59(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 60(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 62(_arch(_uni((i 2))))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(5))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 1 -1)
)
I 000050 55 971           1605646901007 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605646901008 2020.11.17 18:01:41)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 4d1f494f101b1b581a1a5817494a494b444a494a44)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605646901011 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605646901012 2020.11.17 18:01:41)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 5c0e585f060a0a490b0b4906585b585a555b585b55)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605646901015 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605646901016 2020.11.17 18:01:41)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 5c0e585f060a0a490b0b4906585b585a555b585b55)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605646901019 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605646901020 2020.11.17 18:01:41)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 5c0e585f060a0a49085b4906585b585a555b585b55)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000062 55 827           1605646901035 sample_implementation
(_unit VHDL(sample_testbench 0 11(sample_implementation 0 16))
	(_version ve4)
	(_time 1605646901036 2020.11.17 18:01:41)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 6c3f6d6c3e3b6c7b6d632f3638693a6b686a696b6f)
	(_ent
		(_time 1605646833828)
	)
	(_object
		(_port(_int clk_sample -1 0 12(_ent(_in))))
		(_port(_int sample_out -2 0 13(_ent(_out((i 0))))))
		(_sig(_int clk_cnt -2 0 17(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 19(_prcs(_trgt(1)(2))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . sample_implementation 1 -1)
)
I 000058 55 1573          1605646901041 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 43))
	(_version ve4)
	(_time 1605646901042 2020.11.17 18:01:41)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 6c3e686c363a3a79383a7836386b6f6b686a6e6a69)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 69(_ent . sample_testbench sample_implementation)
		(_port
			((clk_sample)(clk))
			((sample_out)(sample))
		)
	)
	(_inst UUT1 0 72(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result1))
		)
	)
	(_inst UUT2 0 73(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result2))
		)
	)
	(_inst UUT3 0 74(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result3))
		)
	)
	(_inst UUT4 0 75(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int sample -2 0 56(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 57(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 58(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 59(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 60(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 62(_arch(_uni((i 2))))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(5))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 1 -1)
)
I 000050 55 971           1605647065678 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605647065679 2020.11.17 18:04:25)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8d8e8e83d0dbdb98dada98d7898a898b848a898a84)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605647065682 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605647065683 2020.11.17 18:04:25)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 9c9f9f93c6caca89cbcb89c6989b989a959b989b95)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605647065686 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605647065687 2020.11.17 18:04:25)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 9c9f9f93c6caca89cbcb89c6989b989a959b989b95)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605647065690 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605647065691 2020.11.17 18:04:25)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 9c9f9f93c6caca89c89b89c6989b989a959b989b95)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000062 55 827           1605647065706 sample_implementation
(_unit VHDL(sample_testbench 0 11(sample_implementation 0 16))
	(_version ve4)
	(_time 1605647065707 2020.11.17 18:04:25)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code acaeaafbfefbacbbada3eff6f8a9faaba8aaa9abaf)
	(_ent
		(_time 1605646833828)
	)
	(_object
		(_port(_int clk_sample -1 0 12(_ent(_in))))
		(_port(_int sample_out -2 0 13(_ent(_out((i 0))))))
		(_sig(_int clk_cnt -2 0 17(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 19(_prcs(_trgt(1)(2))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . sample_implementation 1 -1)
)
I 000058 55 1573          1605647065712 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 43))
	(_version ve4)
	(_time 1605647065713 2020.11.17 18:04:25)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code acafaffbf6fafab9f8a3b8f6f8abafaba8aaaeaaa9)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 67(_ent . sample_testbench sample_implementation)
		(_port
			((clk_sample)(clk))
			((sample_out)(sample))
		)
	)
	(_inst UUT1 0 70(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result1))
		)
	)
	(_inst UUT2 0 71(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result2))
		)
	)
	(_inst UUT3 0 72(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result3))
		)
	)
	(_inst UUT4 0 73(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int sample -2 0 56(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 57(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 58(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 59(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 60(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 62(_arch(_uni((i 2))))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(5))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 1 -1)
)
I 000050 55 971           1605647180763 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605647180764 2020.11.17 18:06:20)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 222523262974743775753778262526242b2526252b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605647180767 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605647180768 2020.11.17 18:06:20)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 222523262974743775753778262526242b2526252b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605647180771 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605647180772 2020.11.17 18:06:20)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 222523262974743775753778262526242b2526252b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605647180775 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605647180776 2020.11.17 18:06:20)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 222523262974743776253778262526242b2526252b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1573          1605647180789 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 10))
	(_version ve4)
	(_time 1605647180790 2020.11.17 18:06:20)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 3235333739646427663d2668663531353634303437)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 34(_ent . sample_testbench sample_implementation)
		(_port
			((clk_sample)(clk))
			((sample_out)(sample))
		)
	)
	(_inst UUT1 0 37(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result1))
		)
	)
	(_inst UUT2 0 38(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result2))
		)
	)
	(_inst UUT3 0 39(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result3))
		)
	)
	(_inst UUT4 0 40(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int sample -2 0 23(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 24(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 25(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 26(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 27(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(5))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 1 -1)
)
V 000062 55 856           1605647180797 sample_implementation
(_unit VHDL(sample_testbench 0 11(sample_implementation 1 15))
	(_version ve4)
	(_time 1605647180798 2020.11.17 18:06:20)
	(_source(\../src/fir_implementaciones_tb.vhd\(\../src/rta_al_impulso.vhd\)))
	(_parameters tan)
	(_code 4244464041154255434d0118164714454644474541)
	(_ent
		(_time 1605646833828)
	)
	(_object
		(_port(_int clk_sample -1 0 12(_ent(_in))))
		(_port(_int sample_out -2 0 13(_ent(_out((i 0))))))
		(_sig(_int clk_cnt -2 1 16(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 1 18(_prcs(_trgt(1)(2))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . sample_implementation 1 -1)
)
I 000050 55 971           1605647287754 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605647287755 2020.11.17 18:08:07)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 0b5f040d505d5d1e5c5c1e510f0c0f0d020c0f0c02)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(3(0))(3)(2))(_sens(0))(_read(3(0))(3(3))(3(2))(3(1))(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605647287758 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605647287759 2020.11.17 18:08:07)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 0b5f040d505d5d1e5c5c1e510f0c0f0d020c0f0c02)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605647287762 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605647287763 2020.11.17 18:08:07)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 1a4e151d424c4c0f4d4d0f401e1d1e1c131d1e1d13)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605647287766 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605647287767 2020.11.17 18:08:07)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 1a4e151d424c4c0f4e1d0f401e1d1e1c131d1e1d13)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(3(0))(3)(4)(5)(6)(7)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1573          1605647287782 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 10))
	(_version ve4)
	(_time 1605647287783 2020.11.17 18:08:07)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 2a7e252e727c7c3f7e253e707e2d292d2e2c282c2f)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 34(_ent . sample_testbench sample_implementation)
		(_port
			((clk_sample)(clk))
			((sample_out)(sample))
		)
	)
	(_inst UUT1 0 37(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result1))
		)
	)
	(_inst UUT2 0 38(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result2))
		)
	)
	(_inst UUT3 0 39(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result3))
		)
	)
	(_inst UUT4 0 40(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(sample))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int sample -2 0 23(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 24(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 25(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 26(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 27(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(5))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 1 -1)
)
V 000062 55 809           1605647287790 sample_implementation
(_unit VHDL(impulse_entity 0 10(sample_implementation 0 15))
	(_version ve4)
	(_time 1605647287791 2020.11.17 18:08:07)
	(_source(\../src/impulse.vhd\))
	(_parameters tan)
	(_code 2a7e2a2e2f7c7e3d2e246971782c2f2f7c2c2f2c7f)
	(_ent
		(_time 1605647287788)
	)
	(_object
		(_port(_int clk_sample -1 0 11(_ent(_in))))
		(_port(_int sample_out -2 0 12(_ent(_out((i 0))))))
		(_sig(_int clk_cnt -2 0 16(_arch(_uni((i 0))))))
		(_prcs
			(sample_process(_arch 0 0 18(_prcs(_trgt(2)(1))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . sample_implementation 1 -1)
)
I 000050 55 971           1605647395527 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605647395528 2020.11.17 18:09:55)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 10134317194646054747054a141714161917141719)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605647395531 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605647395532 2020.11.17 18:09:55)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 10134317194646054747054a141714161917141719)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605647395535 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605647395536 2020.11.17 18:09:55)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 10134317194646054747054a141714161917141719)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605647395539 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605647395540 2020.11.17 18:09:55)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 10134317194646054417054a141714161917141719)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000063 55 814           1605647395559 impulse_implementation
(_unit VHDL(impulse_entity 0 10(impulse_implementation 0 15))
	(_version ve4)
	(_time 1605647395560 2020.11.17 18:09:55)
	(_source(\../src/impulse.vhd\))
	(_parameters tan)
	(_code 2f2c732b2d797b382b216c747d292a2a79292a297a)
	(_ent
		(_time 1605647395557)
	)
	(_object
		(_port(_int clk_impulse -1 0 11(_ent(_in))))
		(_port(_int impulse_out -2 0 12(_ent(_out((i 0))))))
		(_sig(_int clk_cnt -2 0 16(_arch(_uni((i 0))))))
		(_prcs
			(impulse_process(_arch 0 0 18(_prcs(_trgt(1)(2))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . impulse_implementation 1 -1)
)
I 000050 55 971           1605647413127 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605647413128 2020.11.17 18:10:13)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code ca9dce9f929c9cdf9d9ddf90cecdceccc3cdcecdc3)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605647413131 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605647413132 2020.11.17 18:10:13)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code ca9dce9f929c9cdf9d9ddf90cecdceccc3cdcecdc3)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605647413135 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605647413136 2020.11.17 18:10:13)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code ca9dce9f929c9cdf9d9ddf90cecdceccc3cdcecdc3)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605647413139 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605647413140 2020.11.17 18:10:13)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code d98edd8bd98f8fcc8ddecc83dddedddfd0deddded0)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1580          1605647413152 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 10))
	(_version ve4)
	(_time 1605647413153 2020.11.17 18:10:13)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code e9beedbae9bfbffcbde6fdb3bdeeeaeeedefebefec)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 34(_ent . impulse_entity impulse_implementation)
		(_port
			((clk_impulse)(clk))
			((impulse_out)(impulse))
		)
	)
	(_inst UUT1 0 37(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result1))
		)
	)
	(_inst UUT2 0 38(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result2))
		)
	)
	(_inst UUT3 0 39(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result3))
		)
	)
	(_inst UUT4 0 40(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int impulse -2 0 23(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 24(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 25(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 26(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 27(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(5))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 1 -1)
)
I 000063 55 814           1605647413160 impulse_implementation
(_unit VHDL(impulse_entity 0 10(impulse_implementation 0 15))
	(_version ve4)
	(_time 1605647413161 2020.11.17 18:10:13)
	(_source(\../src/impulse.vhd\))
	(_parameters tan)
	(_code e9bee2bab4bfbdfeede7aab2bbefececbfefecefbc)
	(_ent
		(_time 1605647395556)
	)
	(_object
		(_port(_int clk_impulse -1 0 11(_ent(_in))))
		(_port(_int impulse_out -2 0 12(_ent(_out((i 0))))))
		(_sig(_int clk_cnt -2 0 16(_arch(_uni((i 0))))))
		(_prcs
			(impulse_process(_arch 0 0 18(_prcs(_trgt(1)(2))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . impulse_implementation 1 -1)
)
I 000050 55 971           1605657115938 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605657115939 2020.11.17 20:51:55)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 66326066693030733131733c626162606f6162616f)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605657115942 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605657115943 2020.11.17 20:51:55)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 66326066693030733131733c626162606f6162616f)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605657115946 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605657115947 2020.11.17 20:51:55)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 66326066693030733131733c626162606f6162616f)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605657115950 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605657115951 2020.11.17 20:51:55)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 76227077792020632271632c727172707f7172717f)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000050 55 971           1605657302098 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605657302099 2020.11.17 20:55:02)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 939d929c99c5c586c4c486c9979497959a9497949a)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(3(0))(3)(2))(_sens(0))(_read(3(0))(3(3))(3(2))(3(1))(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605657302102 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605657302103 2020.11.17 20:55:02)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 939d929c99c5c586c4c486c9979497959a9497949a)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605657302106 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605657302107 2020.11.17 20:55:02)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code a2aca3f5a9f4f4b7f5f5b7f8a6a5a6a4aba5a6a5ab)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605657302110 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605657302111 2020.11.17 20:55:02)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code a2aca3f5a9f4f4b7f6a5b7f8a6a5a6a4aba5a6a5ab)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(3(0))(3)(4)(5)(6)(7)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1734          1605657302124 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 10))
	(_version ve4)
	(_time 1605657302125 2020.11.17 20:55:02)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code b2bcb3e6b9e4e4a7e6e6a6e8e6b5b1b5b6b4b0b4b7)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 38(_ent . impulse_entity impulse_implementation)
		(_port
			((clk_impulse)(clk))
			((impulse_out)(impulse))
		)
	)
	(_inst UUT1 0 41(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result1))
		)
	)
	(_inst UUT2 0 42(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result2))
		)
	)
	(_inst UUT3 0 43(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result3))
		)
	)
	(_inst UUT4 0 44(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int impulse -2 0 24(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 25(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 26(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 27(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 28(_arch(_uni((i 0))))))
		(_sig(_int reset -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(6))(_sens(6)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 3 -1)
)
I 000050 55 971           1605657348170 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605657348171 2020.11.17 20:55:48)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 9194c59e99c7c784c6c684cb959695979896959698)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605657348174 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605657348175 2020.11.17 20:55:48)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 9194c59e99c7c784c6c684cb959695979896959698)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605657348178 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605657348179 2020.11.17 20:55:48)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 9194c59e99c7c784c6c684cb959695979896959698)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605657348182 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605657348183 2020.11.17 20:55:48)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 9194c59e99c7c784c59684cb959695979896959698)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000050 55 971           1605657353747 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605657353748 2020.11.17 20:55:53)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 5b585c58000d0d4e0c0c4e015f5c5f5d525c5f5c52)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(3(0))(3)(2))(_sens(0))(_read(3(0))(3(3))(3(2))(3(1))(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605657353751 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605657353752 2020.11.17 20:55:53)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 5b585c58000d0d4e0c0c4e015f5c5f5d525c5f5c52)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605657353755 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605657353756 2020.11.17 20:55:53)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 5b585c58000d0d4e0c0c4e015f5c5f5d525c5f5c52)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605657353759 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605657353760 2020.11.17 20:55:53)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 5b585c58000d0d4e0f5c4e015f5c5f5d525c5f5c52)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(3(0))(3)(4)(5)(6)(7)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000050 55 971           1605657397072 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605657397073 2020.11.17 20:56:37)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 9bcbcc94c0cdcd8ecccc8ec19f9c9f9d929c9f9c92)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605657397076 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605657397077 2020.11.17 20:56:37)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 9bcbcc94c0cdcd8ecccc8ec19f9c9f9d929c9f9c92)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605657397080 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605657397081 2020.11.17 20:56:37)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 9bcbcc94c0cdcd8ecccc8ec19f9c9f9d929c9f9c92)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605657397084 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605657397085 2020.11.17 20:56:37)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 9bcbcc94c0cdcd8ecf9c8ec19f9c9f9d929c9f9c92)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1763          1605657397098 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 10))
	(_version ve4)
	(_time 1605657397099 2020.11.17 20:56:37)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code abfbfcfcf0fdfdbeffffbff1ffaca8acafada9adae)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 38(_ent . impulse_entity impulse_implementation)
		(_port
			((clk_impulse)(clk))
			((reset_impulse)(reset))
			((impulse_out)(impulse))
		)
	)
	(_inst UUT1 0 41(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result1))
		)
	)
	(_inst UUT2 0 42(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result2))
		)
	)
	(_inst UUT3 0 43(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result3))
		)
	)
	(_inst UUT4 0 44(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int impulse -2 0 24(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 25(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 26(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 27(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 28(_arch(_uni((i 0))))))
		(_sig(_int reset -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(6))(_sens(6)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 3 -1)
)
I 000050 55 971           1605657534937 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605657534938 2020.11.17 20:58:54)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 1e191d194248480b49490b441a191a1817191a1917)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605657534941 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605657534942 2020.11.17 20:58:54)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 1e191d194248480b49490b441a191a1817191a1917)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605657534945 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605657534946 2020.11.17 20:58:54)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 1e191d194248480b49490b441a191a1817191a1917)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605657534949 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605657534950 2020.11.17 20:58:54)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 2e292d2a7278783b7a293b742a292a2827292a2927)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1763          1605657534965 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 10))
	(_version ve4)
	(_time 1605657534966 2020.11.17 20:58:54)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 3e393d3b6268682b6a6a2a646a393d393a383c383b)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 38(_ent . impulse_entity impulse_implementation)
		(_port
			((clk_impulse)(clk))
			((reset_impulse)(reset))
			((impulse_out)(impulse))
		)
	)
	(_inst UUT1 0 41(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result1))
		)
	)
	(_inst UUT2 0 42(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result2))
		)
	)
	(_inst UUT3 0 43(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result3))
		)
	)
	(_inst UUT4 0 44(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int impulse -2 0 24(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 25(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 26(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 27(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 28(_arch(_uni((i 0))))))
		(_sig(_int reset -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(6))(_sens(6)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 3 -1)
)
I 000050 55 971           1605657553925 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605657553926 2020.11.17 20:59:13)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 47441745491111521010521d434043414e4043404e)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605657553929 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605657553930 2020.11.17 20:59:13)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 47441745491111521010521d434043414e4043404e)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605657553933 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605657553934 2020.11.17 20:59:13)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 47441745491111521010521d434043414e4043404e)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605657553937 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605657553938 2020.11.17 20:59:13)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 56550655590000430251430c525152505f5152515f)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1763          1605657553951 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 10))
	(_version ve4)
	(_time 1605657553952 2020.11.17 20:59:13)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 66653666693030733232723c326165616260646063)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 38(_ent . impulse_entity impulse_implementation)
		(_port
			((clk_impulse)(clk))
			((reset_impulse)(reset))
			((impulse_out)(impulse))
		)
	)
	(_inst UUT1 0 41(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result1))
		)
	)
	(_inst UUT2 0 42(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result2))
		)
	)
	(_inst UUT3 0 43(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result3))
		)
	)
	(_inst UUT4 0 44(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int impulse -2 0 24(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 25(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 26(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 27(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 28(_arch(_uni((i 0))))))
		(_sig(_int reset -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(6))(_sens(6)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 3 -1)
)
I 000050 55 971           1605657570511 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605657570512 2020.11.17 20:59:30)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 184f1e1f194e4e0d4f4f0d421c1f1c1e111f1c1f11)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(3(0))(3)(2))(_sens(0))(_read(3(0))(3(3))(3(2))(3(1))(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605657570515 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605657570516 2020.11.17 20:59:30)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 184f1e1f194e4e0d4f4f0d421c1f1c1e111f1c1f11)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605657570519 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605657570520 2020.11.17 20:59:30)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 184f1e1f194e4e0d4f4f0d421c1f1c1e111f1c1f11)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605657570523 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605657570524 2020.11.17 20:59:30)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 184f1e1f194e4e0d4c1f0d421c1f1c1e111f1c1f11)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(3(0))(3)(4)(5)(6)(7)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1763          1605657570541 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 10))
	(_version ve4)
	(_time 1605657570542 2020.11.17 20:59:30)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 386f3e3d396e6e2d6c6c2c626c3f3b3f3c3e3a3e3d)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 38(_ent . impulse_entity impulse_implementation)
		(_port
			((clk_impulse)(clk))
			((reset_impulse)(reset))
			((impulse_out)(impulse))
		)
	)
	(_inst UUT1 0 41(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result1))
		)
	)
	(_inst UUT2 0 42(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result2))
		)
	)
	(_inst UUT3 0 43(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result3))
		)
	)
	(_inst UUT4 0 44(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int impulse -2 0 24(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 25(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 26(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 27(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 28(_arch(_uni((i 0))))))
		(_sig(_int reset -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(6))(_sens(6)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 3 -1)
)
I 000050 55 971           1605657591143 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605657591144 2020.11.17 20:59:51)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code a9f9affea9ffffbcfefebcf3adaeadafa0aeadaea0)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605657591147 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605657591148 2020.11.17 20:59:51)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code a9f9affea9ffffbcfefebcf3adaeadafa0aeadaea0)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605657591151 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605657591152 2020.11.17 20:59:51)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code a9f9affea9ffffbcfefebcf3adaeadafa0aeadaea0)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605657591155 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605657591156 2020.11.17 20:59:51)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code b9e9bfedb9efefacedbeace3bdbebdbfb0bebdbeb0)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1763          1605657591169 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 10))
	(_version ve4)
	(_time 1605657591170 2020.11.17 20:59:51)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code c999cf9cc99f9fdc9d9ddd939dcecacecdcfcbcfcc)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 38(_ent . impulse_entity impulse_implementation)
		(_port
			((clk_impulse)(clk))
			((reset_impulse)(reset))
			((impulse_out)(impulse))
		)
	)
	(_inst UUT1 0 41(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result1))
		)
	)
	(_inst UUT2 0 42(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result2))
		)
	)
	(_inst UUT3 0 43(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result3))
		)
	)
	(_inst UUT4 0 44(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int impulse -2 0 24(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 25(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 26(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 27(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 28(_arch(_uni((i 0))))))
		(_sig(_int reset -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(6))(_sens(6)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 3 -1)
)
I 000050 55 971           1605657598275 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605657598276 2020.11.17 20:59:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8e88db80d2d8d89bd9d99bd48a898a8887898a8987)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(3(0))(3)(2))(_sens(0))(_read(3(0))(3(3))(3(2))(3(1))(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605657598279 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605657598280 2020.11.17 20:59:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8e88db80d2d8d89bd9d99bd48a898a8887898a8987)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605657598283 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605657598284 2020.11.17 20:59:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8e88db80d2d8d89bd9d99bd48a898a8887898a8987)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605657598287 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605657598288 2020.11.17 20:59:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 8e88db80d2d8d89bda899bd48a898a8887898a8987)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(3(0))(3)(4)(5)(6)(7)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1763          1605657598302 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 10))
	(_version ve4)
	(_time 1605657598303 2020.11.17 20:59:58)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code 9e98cb91c2c8c88bcaca8ac4ca999d999a989c989b)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 38(_ent . impulse_entity impulse_implementation)
		(_port
			((clk_impulse)(clk))
			((reset_impulse)(reset))
			((impulse_out)(impulse))
		)
	)
	(_inst UUT1 0 41(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result1))
		)
	)
	(_inst UUT2 0 42(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result2))
		)
	)
	(_inst UUT3 0 43(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result3))
		)
	)
	(_inst UUT4 0 44(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int impulse -2 0 24(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 25(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 26(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 27(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 28(_arch(_uni((i 0))))))
		(_sig(_int reset -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(6))(_sens(6)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 3 -1)
)
I 000050 55 971           1605657737592 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605657737593 2020.11.17 21:02:17)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code bfbbeaebe0e9e9aae8e8aae5bbb8bbb9b6b8bbb8b6)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605657737596 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605657737597 2020.11.17 21:02:17)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code bfbbeaebe0e9e9aae8e8aae5bbb8bbb9b6b8bbb8b6)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605657737600 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605657737601 2020.11.17 21:02:17)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code bfbbeaebe0e9e9aae8e8aae5bbb8bbb9b6b8bbb8b6)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605657737604 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605657737605 2020.11.17 21:02:17)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code bfbbeaebe0e9e9aaebb8aae5bbb8bbb9b6b8bbb8b6)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1763          1605657737619 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 10))
	(_version ve4)
	(_time 1605657737620 2020.11.17 21:02:17)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code deda8b8c828888cb8a8aca848ad9ddd9dad8dcd8db)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 38(_ent . impulse_entity impulse_implementation)
		(_port
			((clk_impulse)(clk))
			((reset_impulse)(reset))
			((impulse_out)(impulse))
		)
	)
	(_inst UUT1 0 41(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result1))
		)
	)
	(_inst UUT2 0 42(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result2))
		)
	)
	(_inst UUT3 0 43(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result3))
		)
	)
	(_inst UUT4 0 44(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int impulse -2 0 24(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 25(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 26(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 27(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 28(_arch(_uni((i 0))))))
		(_sig(_int reset -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(6))(_sens(6)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 3 -1)
)
I 000050 55 971           1605657775429 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605657775430 2020.11.17 21:02:55)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 83d6858d89d5d596d4d496d9878487858a8487848a)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605657775433 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605657775434 2020.11.17 21:02:55)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 92c7949d99c4c487c5c587c8969596949b9596959b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605657775437 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605657775438 2020.11.17 21:02:55)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 92c7949d99c4c487c5c587c8969596949b9596959b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605657775441 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605657775442 2020.11.17 21:02:55)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 92c7949d99c4c487c69587c8969596949b9596959b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000058 55 1763          1605657775456 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 10))
	(_version ve4)
	(_time 1605657775457 2020.11.17 21:02:55)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code a2f7a4f5a9f4f4b7f6f6b6f8f6a5a1a5a6a4a0a4a7)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 38(_ent . impulse_entity impulse_implementation)
		(_port
			((clk_impulse)(clk))
			((reset_impulse)(reset))
			((impulse_out)(impulse))
		)
	)
	(_inst UUT1 0 41(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result1))
		)
	)
	(_inst UUT2 0 42(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result2))
		)
	)
	(_inst UUT3 0 43(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result3))
		)
	)
	(_inst UUT4 0 44(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int impulse -2 0 24(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 25(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 26(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 27(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 28(_arch(_uni((i 0))))))
		(_sig(_int reset -1 0 30(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_trgt(6))(_sens(6)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 3 -1)
)
I 000050 55 971           1605661798958 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605661798959 2020.11.17 22:09:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 6e6a6d6e3238387b39397b346a696a6867696a6967)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(2)(3(0))(3))(_sens(0))(_read(1)(3(0))(3(3))(3(2))(3(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
I 000054 55 1089          1605661798962 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605661798963 2020.11.17 22:09:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 6e6a6d6e3238387b39397b346a696a6867696a6967)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
I 000061 55 1106          1605661798966 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605661798967 2020.11.17 22:09:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 7e7a7d7f2228286b29296b247a797a7877797a7977)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(2)(3(0))(3)(4)(5))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
I 000061 55 1212          1605661798970 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605661798971 2020.11.17 22:09:58)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 7e7a7d7f2228286b2a796b247a797a7877797a7977)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(2)(3(0))(3)(4)(5)(6)(7))(_sens(0))(_read(1)(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
I 000063 55 814           1605661798988 impulse_implementation
(_unit VHDL(impulse_entity 0 10(impulse_implementation 0 15))
	(_version ve4)
	(_time 1605661798989 2020.11.17 22:09:58)
	(_source(\../src/impulse.vhd\))
	(_parameters tan)
	(_code 8d8981838ddbd99a8982ced6df8b8888db8b888bd8)
	(_ent
		(_time 1605661798986)
	)
	(_object
		(_port(_int clk_impulse -1 0 11(_ent(_in))))
		(_port(_int impulse_out -2 0 12(_ent(_out((i 0))))))
		(_sig(_int clk_cnt -2 0 16(_arch(_uni((i 0))))))
		(_prcs
			(impulse_process(_arch 0 0 19(_prcs(_trgt(1)(2))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . impulse_implementation 1 -1)
)
V 000050 55 971           1605661822802 naive_fir
(_unit VHDL(fir_entity 0 10(naive_fir 0 22))
	(_version ve4)
	(_time 1605661822803 2020.11.17 22:10:22)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code 929c969d99c4c487c5c587c8969596949b9596959b)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 24(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_prcs
			(naive_fir_process(_arch 0 0 26(_prcs(_trgt(3(0))(3)(2))(_sens(0))(_read(3(0))(3(3))(3(2))(3(1))(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . naive_fir 1 -1)
)
V 000054 55 1089          1605661822806 symmetric_fir
(_unit VHDL(fir_entity 0 10(symmetric_fir 0 43))
	(_version ve4)
	(_time 1605661822807 2020.11.17 22:10:22)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code a1afa5f6a9f7f7b4f6f6b4fba5a6a5a7a8a6a5a6a8)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 44(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 45(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(symmetric_fir_process(_arch 0 0 48(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . symmetric_fir 1 -1)
)
V 000061 55 1106          1605661822810 csd_and_symmetry_fir
(_unit VHDL(fir_entity 0 10(csd_and_symmetry_fir 0 62))
	(_version ve4)
	(_time 1605661822811 2020.11.17 22:10:22)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code a1afa5f6a9f7f7b4f6f6b4fba5a6a5a7a8a6a5a6a8)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 63(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 64(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 65(_arch(_uni((i 0))))))
		(_prcs
			(csd_and_symmetry_process(_arch 0 0 67(_prcs(_trgt(3(0))(3)(4)(5)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_and_symmetry_fir 1 -1)
)
V 000061 55 1212          1605661822814 csd_sym_pipeline_fir
(_unit VHDL(fir_entity 0 10(csd_sym_pipeline_fir 0 81))
	(_version ve4)
	(_time 1605661822815 2020.11.17 22:10:22)
	(_source(\../src/fir_implementaciones.vhd\))
	(_parameters tan)
	(_code a1afa5f6a9f7f7b4f5a6b4fba5a6a5a7a8a6a5a6a8)
	(_ent
		(_time 1605643612058)
	)
	(_object
		(_port(_int clk -1 0 11(_ent(_in))))
		(_port(_int x -2 0 12(_ent(_in))))
		(_port(_int y -2 0 13(_ent(_out((i 0))))))
		(_sig(_int tap -3 0 82(_arch(_uni(((i 0))((i 0))((i 0))((i 0)))))))
		(_sig(_int t1 -2 0 83(_arch(_uni((i 0))))))
		(_sig(_int t2 -2 0 84(_arch(_uni((i 0))))))
		(_sig(_int t3 -2 0 85(_arch(_uni((i 0))))))
		(_sig(_int t4 -2 0 86(_arch(_uni((i 0))))))
		(_prcs
			(csd_sym_pipeline_process(_arch 0 0 88(_prcs(_trgt(3(0))(3)(4)(5)(6)(7)(2))(_sens(0))(_read(3(3))(3(0))(3(2))(3(1))(4)(5)(6)(7)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extfir_design.eight_bit_int.ARRAY_BYTE(1 ARRAY_BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_part (3(3))(3(2))(3(1))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . csd_sym_pipeline_fir 1 -1)
)
V 000058 55 1580          1605661822829 tb_implementation
(_unit VHDL(fir_testbench 0 33(tb_implementation 0 10))
	(_version ve4)
	(_time 1605661822830 2020.11.17 22:10:22)
	(_source(\../src/fir_implementaciones_tb.vhd\))
	(_parameters tan)
	(_code b1bfb5e5b9e7e7a4e5bea5ebe5b6b2b6b5b7b3b7b4)
	(_ent
		(_time 1605646231944)
	)
	(_inst UUT0 0 34(_ent . impulse_entity impulse_implementation)
		(_port
			((clk_impulse)(clk))
			((impulse_out)(impulse))
		)
	)
	(_inst UUT1 0 37(_ent . fir_entity naive_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result1))
		)
	)
	(_inst UUT2 0 38(_ent . fir_entity symmetric_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result2))
		)
	)
	(_inst UUT3 0 39(_ent . fir_entity csd_and_symmetry_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result3))
		)
	)
	(_inst UUT4 0 40(_ent . fir_entity csd_sym_pipeline_fir)
		(_port
			((clk)(clk))
			((x)(impulse))
			((y)(result4))
		)
	)
	(_object
		(_sig(_int impulse -2 0 23(_arch(_uni((i 10))))))
		(_sig(_int result1 -2 0 24(_arch(_uni((i 0))))))
		(_sig(_int result2 -2 0 25(_arch(_uni((i 0))))))
		(_sig(_int result3 -2 0 26(_arch(_uni((i 0))))))
		(_sig(_int result4 -2 0 27(_arch(_uni((i 0))))))
		(_sig(_int clk -1 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(5))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard))(ieee(std_logic_arith)))
	(_model . tb_implementation 1 -1)
)
V 000063 55 814           1605661822837 impulse_implementation
(_unit VHDL(impulse_entity 0 10(impulse_implementation 0 15))
	(_version ve4)
	(_time 1605661822838 2020.11.17 22:10:22)
	(_source(\../src/impulse.vhd\))
	(_parameters tan)
	(_code b1bfbae5e4e7e5a6b5bef2eae3b7b4b4e7b7b4b7e4)
	(_ent
		(_time 1605661798985)
	)
	(_object
		(_port(_int clk_impulse -1 0 11(_ent(_in))))
		(_port(_int impulse_out -2 0 12(_ent(_out((i 0))))))
		(_sig(_int clk_cnt -2 0 16(_arch(_uni((i 0))))))
		(_prcs
			(impulse_process(_arch 0 0 19(_prcs(_trgt(1)(2))(_sens(0))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extfir_design.eight_bit_int.BYTE(1 BYTE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(eight_bit_int))(std(standard)))
	(_model . impulse_implementation 1 -1)
)
