
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _259_/B (sg13g2_or2_1)
     1    0.003500    0.018579    0.058111    0.516415 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.018579    0.000000    0.516415 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002979    0.055301    0.028400    0.544815 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.055301    0.000000    0.544815 v _261_/B1 (sg13g2_a21oi_1)
     1    0.003191    0.051707    0.049155    0.593970 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.051707    0.000000    0.593970 ^ _262_/B (sg13g2_nor2_1)
     1    0.003280    0.046575    0.027218    0.621189 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.046575    0.000000    0.621189 v _265_/B (sg13g2_nor3_1)
     1    0.003389    0.064993    0.066931    0.688120 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.064993    0.000000    0.688120 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.006000    0.078544    0.064238    0.752358 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.078544    0.000000    0.752358 v sine_out[1] (out)
                                              0.752358   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.752358   data arrival time
---------------------------------------------------------------------------------------------
                                             18.997641   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _140_/A (sg13g2_nor2_1)
     5    0.015444    0.067451    0.089777    0.340862 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.067451    0.000000    0.340862 v _224_/B (sg13g2_nand2_1)
     2    0.005823    0.039844    0.041898    0.382759 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.039844    0.000000    0.382759 ^ _243_/C (sg13g2_nand3_1)
     2    0.006651    0.062697    0.069863    0.452623 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.062697    0.000000    0.452623 v _247_/A2 (sg13g2_o21ai_1)
     1    0.003189    0.053619    0.064566    0.517188 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.053619    0.000000    0.517188 ^ _248_/C (sg13g2_nor3_1)
     1    0.003275    0.052067    0.029668    0.546856 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.052067    0.000000    0.546856 v _255_/B (sg13g2_nor4_1)
     1    0.003253    0.084182    0.096565    0.643421 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.084182    0.000000    0.643421 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.006000    0.055351    0.059396    0.702817 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.055351    0.000000    0.702817 v sine_out[0] (out)
                                              0.702817   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.702817   data arrival time
---------------------------------------------------------------------------------------------
                                             19.047182   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.431969 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.431969 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.487179 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.487179 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.538619 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.538619 v _212_/B (sg13g2_nor2_1)
     2    0.009352    0.078580    0.064424    0.603043 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.078580    0.000000    0.603043 ^ sine_out[2] (out)
                                              0.603043   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.603043   data arrival time
---------------------------------------------------------------------------------------------
                                             19.146957   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.431969 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.431969 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.487179 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.487179 ^ _147_/A (sg13g2_nand2_1)
     2    0.006067    0.044814    0.049466    0.536645 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.044814    0.000000    0.536645 v _275_/B (sg13g2_nor2_1)
     1    0.006000    0.062228    0.049990    0.586635 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.062228    0.000000    0.586635 ^ sine_out[3] (out)
                                              0.586635   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.586635   data arrival time
---------------------------------------------------------------------------------------------
                                             19.163364   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _143_/B (sg13g2_nor2_1)
     2    0.006109    0.054034    0.037128    0.495432 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.054034    0.000000    0.495432 v _144_/B (sg13g2_nand2_1)
     2    0.006529    0.033792    0.039810    0.535243 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.033792    0.000000    0.535243 ^ _145_/B (sg13g2_nand2_1)
     1    0.006000    0.039867    0.043803    0.579045 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.039867    0.000000    0.579045 v sine_out[14] (out)
                                              0.579045   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.579045   data arrival time
---------------------------------------------------------------------------------------------
                                             19.170954   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _143_/B (sg13g2_nor2_1)
     2    0.006109    0.054034    0.037128    0.495432 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.054034    0.000000    0.495432 v _147_/A (sg13g2_nand2_1)
     2    0.006529    0.038646    0.035595    0.531027 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038646    0.000000    0.531027 ^ _149_/B (sg13g2_nand2_1)
     1    0.006000    0.039867    0.045000    0.576027 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.039867    0.000000    0.576027 v sine_out[15] (out)
                                              0.576027   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.576027   data arrival time
---------------------------------------------------------------------------------------------
                                             19.173971   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _168_/B (sg13g2_nor2_1)
     2    0.006109    0.053875    0.037126    0.495430 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053875    0.000000    0.495430 v _171_/B (sg13g2_nand2_1)
     1    0.003338    0.028062    0.032553    0.527983 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.028062    0.000000    0.527983 ^ _172_/B (sg13g2_nand2_1)
     1    0.006000    0.063104    0.042389    0.570373 v _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.063104    0.000000    0.570373 v sine_out[25] (out)
                                              0.570373   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.570373   data arrival time
---------------------------------------------------------------------------------------------
                                             19.179626   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _168_/B (sg13g2_nor2_1)
     2    0.006109    0.053875    0.037126    0.495430 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053875    0.000000    0.495430 v _169_/B (sg13g2_nand2_1)
     1    0.003338    0.025872    0.032553    0.527983 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.025872    0.000000    0.527983 ^ _170_/B (sg13g2_nand2_1)
     1    0.006000    0.063104    0.041849    0.569832 v _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.063104    0.000000    0.569832 v sine_out[24] (out)
                                              0.569832   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.569832   data arrival time
---------------------------------------------------------------------------------------------
                                             19.180168   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.350195 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.350195 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.469250 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.469250 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.055952    0.073831    0.543081 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.055952    0.000000    0.543081 v sine_out[29] (out)
                                              0.543081   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.543081   data arrival time
---------------------------------------------------------------------------------------------
                                             19.206919   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.350195 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.350195 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.469250 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.469250 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.075960    0.073037    0.542287 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.075960    0.000000    0.542287 v sine_out[10] (out)
                                              0.542287   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.542287   data arrival time
---------------------------------------------------------------------------------------------
                                             19.207714   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.350195 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.350195 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.469250 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.469250 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.060423    0.073037    0.542287 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.060423    0.000000    0.542287 v sine_out[21] (out)
                                              0.542287   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.542287   data arrival time
---------------------------------------------------------------------------------------------
                                             19.207714   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _151_/B (sg13g2_nand2_1)
     5    0.015655    0.102877    0.126048    0.441787 v _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.102877    0.000000    0.441787 v _159_/B1 (sg13g2_a21oi_1)
     1    0.003191    0.050170    0.061563    0.503350 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.050170    0.000000    0.503350 ^ _160_/B (sg13g2_nor2_1)
     1    0.006000    0.053750    0.032481    0.535831 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.053750    0.000000    0.535831 v sine_out[19] (out)
                                              0.535831   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.535831   data arrival time
---------------------------------------------------------------------------------------------
                                             19.214169   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _125_/A (sg13g2_inv_1)
    10    0.031428    0.097220    0.106190    0.316838 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.097220    0.000000    0.316838 ^ _161_/A (sg13g2_nand2_1)
     3    0.009588    0.059452    0.071922    0.388760 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059452    0.000000    0.388760 v _177_/B (sg13g2_nand2_1)
     3    0.009520    0.064374    0.048300    0.437060 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.064374    0.000000    0.437060 ^ _179_/A (sg13g2_nand2_1)
     2    0.006067    0.041212    0.049604    0.486664 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.041212    0.000000    0.486664 v _281_/B (sg13g2_nor2_1)
     1    0.006000    0.061771    0.049088    0.535752 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.061771    0.000000    0.535752 ^ sine_out[8] (out)
                                              0.535752   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.535752   data arrival time
---------------------------------------------------------------------------------------------
                                             19.214247   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.012389    0.079090    0.102979    0.354064 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.079090    0.000000    0.354064 v _185_/B (sg13g2_nor2_1)
     5    0.016749    0.106029    0.105417    0.459481 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.106029    0.000000    0.459481 ^ _186_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.049351    0.071285    0.530766 v _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.049351    0.000000    0.530766 v sine_out[30] (out)
                                              0.530766   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.530766   data arrival time
---------------------------------------------------------------------------------------------
                                             19.219233   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.041305    0.112470    0.222931    0.222931 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.112470    0.000000    0.222931 ^ _125_/A (sg13g2_inv_1)
    10    0.031165    0.087166    0.109384    0.332316 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.087166    0.000000    0.332316 v _161_/A (sg13g2_nand2_1)
     3    0.010013    0.046144    0.053381    0.385697 ^ _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.046144    0.000000    0.385697 ^ _177_/B (sg13g2_nand2_1)
     3    0.009218    0.081712    0.056834    0.442530 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.081712    0.000000    0.442530 v _179_/A (sg13g2_nand2_1)
     2    0.006529    0.036469    0.042271    0.484801 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.036469    0.000000    0.484801 ^ _180_/B (sg13g2_nand2_1)
     1    0.006000    0.063104    0.044463    0.529264 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.063104    0.000000    0.529264 v sine_out[28] (out)
                                              0.529264   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.529264   data arrival time
---------------------------------------------------------------------------------------------
                                             19.220736   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _151_/B (sg13g2_nand2_1)
     5    0.015655    0.102877    0.126048    0.441787 v _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.102877    0.000000    0.441787 v _166_/B (sg13g2_nor2_1)
     1    0.003191    0.044717    0.051078    0.492865 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.044717    0.000000    0.492865 ^ _167_/B (sg13g2_nor2_1)
     1    0.006000    0.053750    0.031120    0.523985 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.053750    0.000000    0.523985 v sine_out[23] (out)
                                              0.523985   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.523985   data arrival time
---------------------------------------------------------------------------------------------
                                             19.226015   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _137_/B (sg13g2_nand3_1)
     5    0.015845    0.120914    0.141933    0.393018 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.120914    0.000000    0.393018 v _138_/B (sg13g2_nor2_1)
     2    0.006528    0.063320    0.069617    0.462635 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.063320    0.000000    0.462635 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.075960    0.059731    0.522366 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.075960    0.000000    0.522366 v sine_out[13] (out)
                                              0.522366   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.522366   data arrival time
---------------------------------------------------------------------------------------------
                                             19.227633   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.012389    0.079090    0.102979    0.354064 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.079090    0.000000    0.354064 v _185_/B (sg13g2_nor2_1)
     5    0.016749    0.106029    0.105417    0.459481 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.106029    0.000000    0.459481 ^ _189_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.067116    0.062033    0.521514 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.067116    0.000000    0.521514 v sine_out[32] (out)
                                              0.521514   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.521514   data arrival time
---------------------------------------------------------------------------------------------
                                             19.228485   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _148_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.070703    0.061021    0.519325 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.070703    0.000000    0.519325 v sine_out[16] (out)
                                              0.519325   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.519325   data arrival time
---------------------------------------------------------------------------------------------
                                             19.230675   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.350195 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.350195 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.469250 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.469250 ^ _276_/B (sg13g2_nor2_1)
     1    0.006000    0.035924    0.046868    0.516118 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.035924    0.000000    0.516118 v sine_out[4] (out)
                                              0.516118   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.516118   data arrival time
---------------------------------------------------------------------------------------------
                                             19.233883   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _187_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.053968    0.054192    0.512496 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.053968    0.000000    0.512496 v sine_out[31] (out)
                                              0.512496   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.512496   data arrival time
---------------------------------------------------------------------------------------------
                                             19.237503   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120780    0.233762    0.233762 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120780    0.000000    0.233762 v _140_/A (sg13g2_nor2_1)
     5    0.016047    0.107899    0.112128    0.345890 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.107899    0.000000    0.345890 ^ _152_/B (sg13g2_nor2_1)
     4    0.012726    0.050255    0.064760    0.410650 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.050255    0.000000    0.410650 v _155_/B1 (sg13g2_a221oi_1)
     1    0.006000    0.105726    0.099577    0.510226 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.105726    0.000000    0.510226 ^ sine_out[17] (out)
                                              0.510226   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.510226   data arrival time
---------------------------------------------------------------------------------------------
                                             19.239773   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _137_/B (sg13g2_nand3_1)
     5    0.015845    0.120914    0.141933    0.393018 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.120914    0.000000    0.393018 v _156_/B (sg13g2_nand2b_1)
     2    0.007156    0.048529    0.057858    0.450875 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.048529    0.000000    0.450875 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.070703    0.055451    0.506327 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.070703    0.000000    0.506327 v sine_out[18] (out)
                                              0.506327   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.506327   data arrival time
---------------------------------------------------------------------------------------------
                                             19.243671   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.012389    0.079090    0.102979    0.354064 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.079090    0.000000    0.354064 v _185_/B (sg13g2_nor2_1)
     5    0.016749    0.106029    0.105417    0.459481 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.106029    0.000000    0.459481 ^ _278_/B (sg13g2_nor2_1)
     1    0.006000    0.034567    0.045535    0.505016 v _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.034567    0.000000    0.505016 v sine_out[6] (out)
                                              0.505016   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.505016   data arrival time
---------------------------------------------------------------------------------------------
                                             19.244984   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _137_/B (sg13g2_nand3_1)
     5    0.015845    0.120914    0.141933    0.393018 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.120914    0.000000    0.393018 v _156_/B (sg13g2_nand2b_1)
     2    0.007156    0.048529    0.057858    0.450875 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.048529    0.000000    0.450875 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.063268    0.049835    0.500711 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.063268    0.000000    0.500711 v sine_out[27] (out)
                                              0.500711   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.500711   data arrival time
---------------------------------------------------------------------------------------------
                                             19.249289   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _137_/B (sg13g2_nand3_1)
     5    0.015845    0.120914    0.141933    0.393018 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.120914    0.000000    0.393018 v _138_/B (sg13g2_nor2_1)
     2    0.006528    0.063320    0.069617    0.462635 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.063320    0.000000    0.462635 ^ _279_/B (sg13g2_nor2_1)
     1    0.006000    0.027302    0.035764    0.498399 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.027302    0.000000    0.498399 v sine_out[7] (out)
                                              0.498399   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.498399   data arrival time
---------------------------------------------------------------------------------------------
                                             19.251602   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _215_/A (sg13g2_nand3_1)
     2    0.005952    0.085943    0.104607    0.420346 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.085943    0.000000    0.420346 v _284_/B (sg13g2_and2_1)
     1    0.006000    0.022428    0.075444    0.495790 v _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.022428    0.000000    0.495790 v sine_out[12] (out)
                                              0.495790   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.495790   data arrival time
---------------------------------------------------------------------------------------------
                                             19.254210   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _140_/A (sg13g2_nor2_1)
     5    0.015444    0.067451    0.089777    0.340862 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.067451    0.000000    0.340862 v _152_/B (sg13g2_nor2_1)
     4    0.012953    0.086143    0.085124    0.425985 ^ _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.086143    0.000000    0.425985 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.075960    0.066335    0.492320 v _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.075960    0.000000    0.492320 v sine_out[11] (out)
                                              0.492320   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.492320   data arrival time
---------------------------------------------------------------------------------------------
                                             19.257681   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _140_/A (sg13g2_nor2_1)
     5    0.015444    0.067451    0.089777    0.340862 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.067451    0.000000    0.340862 v _152_/B (sg13g2_nor2_1)
     4    0.012953    0.086143    0.085124    0.425985 ^ _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.086143    0.000000    0.425985 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.060423    0.066335    0.492320 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.060423    0.000000    0.492320 v sine_out[22] (out)
                                              0.492320   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.492320   data arrival time
---------------------------------------------------------------------------------------------
                                             19.257681   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120780    0.233762    0.233762 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120780    0.000000    0.233762 v _141_/A (sg13g2_or2_1)
     3    0.009330    0.033800    0.104178    0.337940 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.033800    0.000000    0.337940 v _173_/A2 (sg13g2_o21ai_1)
     2    0.006678    0.076894    0.071568    0.409508 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.076894    0.000000    0.409508 ^ _174_/B (sg13g2_nand2_1)
     1    0.003054    0.028832    0.044579    0.454086 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.028832    0.000000    0.454086 v _175_/B (sg13g2_nand2_1)
     1    0.006000    0.049457    0.031639    0.485726 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.049457    0.000000    0.485726 ^ sine_out[26] (out)
                                              0.485726   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.485726   data arrival time
---------------------------------------------------------------------------------------------
                                             19.264275   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _150_/B (sg13g2_and2_1)
     3    0.009446    0.039044    0.114554    0.430293 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.039044    0.000000    0.430293 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.060423    0.050958    0.481251 v _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.060423    0.000000    0.481251 v sine_out[20] (out)
                                              0.481251   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.481251   data arrival time
---------------------------------------------------------------------------------------------
                                             19.268749   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170554    0.269585    0.269585 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170554    0.000000    0.269585 v _130_/A (sg13g2_nor2_1)
     2    0.006094    0.068009    0.074951    0.344537 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.068009    0.000000    0.344537 ^ _136_/B (sg13g2_nand2b_1)
     4    0.013370    0.067347    0.078097    0.422634 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.067347    0.000000    0.422634 v _277_/A (sg13g2_nor2_1)
     1    0.006000    0.049469    0.058133    0.480767 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.049469    0.000000    0.480767 ^ sine_out[5] (out)
                                              0.480767   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.480767   data arrival time
---------------------------------------------------------------------------------------------
                                             19.269232   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170554    0.269585    0.269585 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170554    0.000000    0.269585 v _131_/A (sg13g2_or2_1)
     6    0.018025    0.051818    0.131099    0.400685 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.051818    0.000000    0.400685 v _280_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.065596    0.059512    0.460196 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.065596    0.000000    0.460196 ^ sine_out[9] (out)
                                              0.460196   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.460196   data arrival time
---------------------------------------------------------------------------------------------
                                             19.289804   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.015237    0.046471    0.175754    0.175754 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.046471    0.000000    0.175754 ^ _127_/A (sg13g2_inv_1)
     1    0.006000    0.023079    0.029760    0.205515 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.023079    0.000000    0.205515 v signB (out)
                                              0.205515   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.205515   data arrival time
---------------------------------------------------------------------------------------------
                                             19.544483   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.015237    0.046471    0.175754    0.175754 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.046471    0.000000    0.175754 ^ sign (out)
                                              0.175754   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.175754   data arrival time
---------------------------------------------------------------------------------------------
                                             19.574245   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _129_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.021894    0.000000    5.037275 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797   24.683205   library recovery time
                                             24.683205   data required time
---------------------------------------------------------------------------------------------
                                             24.683205   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                             19.645927   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _285_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.021894    0.000000    5.037275 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797   24.683205   library recovery time
                                             24.683205   data required time
---------------------------------------------------------------------------------------------
                                             24.683205   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                             19.645927   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _286_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.021894    0.000000    5.037275 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797   24.683205   library recovery time
                                             24.683205   data required time
---------------------------------------------------------------------------------------------
                                             24.683205   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                             19.645927   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _287_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.021894    0.000000    5.037275 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797   24.683205   library recovery time
                                             24.683205   data required time
---------------------------------------------------------------------------------------------
                                             24.683205   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                             19.645927   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _288_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.021894    0.000000    5.037275 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797   24.683205   library recovery time
                                             24.683205   data required time
---------------------------------------------------------------------------------------------
                                             24.683205   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                             19.645927   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _289_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.021894    0.000000    5.037275 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797   24.683205   library recovery time
                                             24.683205   data required time
---------------------------------------------------------------------------------------------
                                             24.683205   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                             19.645927   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _290_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.021894    0.000000    5.037275 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797   24.683205   library recovery time
                                             24.683205   data required time
---------------------------------------------------------------------------------------------
                                             24.683205   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                             19.645927   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _291_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.021894    0.000000    5.037275 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797   24.683205   library recovery time
                                             24.683205   data required time
---------------------------------------------------------------------------------------------
                                             24.683205   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                             19.645927   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.027135    0.023329    0.012568    5.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    5.012568 v _292_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    5.037275 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.021894    0.000000    5.037275 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.037275   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797   24.683205   library recovery time
                                             24.683205   data required time
---------------------------------------------------------------------------------------------
                                             24.683205   data required time
                                             -5.037275   data arrival time
---------------------------------------------------------------------------------------------
                                             19.645927   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.345356 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.345356 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.440567 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.440567 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.522137 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.522137 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.617927 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.617927 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008760    0.062414    0.075824    0.693751 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.062414    0.000000    0.693751 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006136    0.071221    0.078685    0.772436 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.071221    0.000000    0.772436 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001496    0.040375    0.067536    0.839972 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.040375    0.000000    0.839972 ^ _299_/D (sg13g2_dfrbpq_1)
                                              0.839972   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.066293   24.683706   library setup time
                                             24.683706   data required time
---------------------------------------------------------------------------------------------
                                             24.683706   data required time
                                             -0.839972   data arrival time
---------------------------------------------------------------------------------------------
                                             23.843735   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.431969 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.431969 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.487179 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.487179 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.538619 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.538619 v _212_/B (sg13g2_nor2_1)
     2    0.009352    0.078580    0.064424    0.603043 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.078580    0.000000    0.603043 ^ _213_/C (sg13g2_nand3_1)
     2    0.008766    0.087534    0.088700    0.691743 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.087534    0.000000    0.691743 v _214_/B (sg13g2_xnor2_1)
     1    0.001496    0.041848    0.053110    0.744853 ^ _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.041848    0.000000    0.744853 ^ _300_/D (sg13g2_dfrbpq_1)
                                              0.744853   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.066642   24.683359   library setup time
                                             24.683359   data required time
---------------------------------------------------------------------------------------------
                                             24.683359   data required time
                                             -0.744853   data arrival time
---------------------------------------------------------------------------------------------
                                             23.938505   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.345356 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.345356 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.440567 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.440567 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.522137 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.522137 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.617927 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.617927 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008760    0.062414    0.075824    0.693751 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.062414    0.000000    0.693751 v _208_/B (sg13g2_xor2_1)
     1    0.001523    0.032668    0.068972    0.762723 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.032668    0.000000    0.762723 v _298_/D (sg13g2_dfrbpq_1)
                                              0.762723   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.047645   24.702354   library setup time
                                             24.702354   data required time
---------------------------------------------------------------------------------------------
                                             24.702354   data required time
                                             -0.762723   data arrival time
---------------------------------------------------------------------------------------------
                                             23.939631   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.431969 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.431969 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.487179 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.487179 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.538619 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.538619 v _212_/B (sg13g2_nor2_1)
     2    0.009352    0.078580    0.064424    0.603043 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.078580    0.000000    0.603043 ^ _213_/C (sg13g2_nand3_1)
     2    0.008766    0.087534    0.088700    0.691743 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.087534    0.000000    0.691743 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003101    0.056421    0.040319    0.732062 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.056421    0.000000    0.732062 ^ _219_/A (sg13g2_inv_1)
     1    0.001523    0.015731    0.022423    0.754485 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.015731    0.000000    0.754485 v _301_/D (sg13g2_dfrbpq_1)
                                              0.754485   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.043098   24.706902   library setup time
                                             24.706902   data required time
---------------------------------------------------------------------------------------------
                                             24.706902   data required time
                                             -0.754485   data arrival time
---------------------------------------------------------------------------------------------
                                             23.952417   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.345356 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.345356 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.440567 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.440567 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.522137 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.522137 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.617927 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.617927 ^ _204_/B (sg13g2_xor2_1)
     1    0.001496    0.034728    0.074446    0.692374 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.034728    0.000000    0.692374 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.692374   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.064953   24.685047   library setup time
                                             24.685047   data required time
---------------------------------------------------------------------------------------------
                                             24.685047   data required time
                                             -0.692374   data arrival time
---------------------------------------------------------------------------------------------
                                             23.992674   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.345356 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.345356 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.440567 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.440567 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.522137 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.522137 v _200_/A (sg13g2_xor2_1)
     1    0.001523    0.036207    0.072134    0.594271 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.036207    0.000000    0.594271 v _296_/D (sg13g2_dfrbpq_1)
                                              0.594271   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.048596   24.701405   library setup time
                                             24.701405   data required time
---------------------------------------------------------------------------------------------
                                             24.701405   data required time
                                             -0.594271   data arrival time
---------------------------------------------------------------------------------------------
                                             24.107134   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.345356 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.345356 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.440567 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.440567 ^ _196_/A (sg13g2_xor2_1)
     1    0.001496    0.034531    0.078763    0.519330 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.034531    0.000000    0.519330 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.519330   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.064906   24.685093   library setup time
                                             24.685093   data required time
---------------------------------------------------------------------------------------------
                                             24.685093   data required time
                                             -0.519330   data arrival time
---------------------------------------------------------------------------------------------
                                             24.165764   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _191_/A (sg13g2_xnor2_1)
     2    0.009276    0.089581    0.102082    0.353167 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.089581    0.000000    0.353167 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001496    0.043546    0.072020    0.425187 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.043546    0.000000    0.425187 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.425187   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.067045   24.682955   library setup time
                                             24.682955   data required time
---------------------------------------------------------------------------------------------
                                             24.682955   data required time
                                             -0.425187   data arrival time
---------------------------------------------------------------------------------------------
                                             24.257769   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142492    0.243479    0.243479 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142492    0.000000    0.243479 ^ _128_/A (sg13g2_inv_1)
     5    0.015349    0.060971    0.078984    0.322463 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.060971    0.000000    0.322463 v _293_/D (sg13g2_dfrbpq_1)
                                              0.322463   data arrival time

                      0.150000   25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (ideal)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                             24.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.055245   24.694756   library setup time
                                             24.694756   data required time
---------------------------------------------------------------------------------------------
                                             24.694756   data required time
                                             -0.322463   data arrival time
---------------------------------------------------------------------------------------------
                                             24.372292   slack (MET)



