<profile>

<section name = "Vitis HLS Report for 'multi_stage_mul_h'" level="0">
<item name = "Date">Thu Dec 12 16:24:59 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">baseline</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.547 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">131, 131, 1.310 us, 1.310 us, 131, 131, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_multi_stage_mul_h_add_m_fu_64">multi_stage_mul_h_add_m, 1, 1, 10.000 ns, 10.000 ns, 1, 1, yes</column>
<column name="call_ret5_multi_stage_mul_h_update_m_t_a_fu_71">multi_stage_mul_h_update_m_t_a, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- MOD_PRODUCT">129, 129, 2, 1, 1, 129, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 580, 388, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 1291, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_multi_stage_mul_h_add_m_fu_64">multi_stage_mul_h_add_m, 0, 0, 580, 388, 0</column>
<column name="call_ret5_multi_stage_mul_h_update_m_t_a_fu_71">multi_stage_mul_h_update_m_t_a, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_3_fu_116_p2">+, 0, 0, 15, 8, 1</column>
<column name="icmp_ln104_fu_110_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_buf_0_fu_44">9, 2, 256, 512</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_a_buf_0_load">9, 2, 256, 512</column>
<column name="ap_sig_allocacmp_m_V_2_load">9, 2, 256, 512</column>
<column name="ap_sig_allocacmp_m_V_2_load_1">9, 2, 256, 512</column>
<column name="ap_sig_allocacmp_t_V_2_load">9, 2, 256, 512</column>
<column name="i_01_fu_36">9, 2, 8, 16</column>
<column name="m_V_2_fu_40">9, 2, 256, 512</column>
<column name="t_V_2_fu_48">9, 2, 256, 512</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_buf_0_fu_44">256, 0, 256, 0</column>
<column name="a_buf_0_load_reg_209">256, 0, 256, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_01_fu_36">8, 0, 8, 0</column>
<column name="m_V_2_fu_40">256, 0, 256, 0</column>
<column name="t_V_2_fu_48">256, 0, 256, 0</column>
<column name="trunc_ln104_reg_214">255, 0, 255, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, multi_stage_mul_h, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, multi_stage_mul_h, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, multi_stage_mul_h, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, multi_stage_mul_h, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, multi_stage_mul_h, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, multi_stage_mul_h, return value</column>
<column name="ap_return">out, 256, ap_ctrl_hs, multi_stage_mul_h, return value</column>
<column name="a">in, 130, ap_none, a, scalar</column>
<column name="b">in, 128, ap_none, b, scalar</column>
</table>
</item>
</section>
</profile>
