Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: vga_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_test"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : vga_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Personal/G Drive/Digtal System Design/Elbert V2/Codes/vga_test/clock_inst.vhd" in Library work.
Entity <clock_inst> compiled.
Entity <clock_inst> (Architecture <behavioral>) compiled.
Compiling verilog file "../vga_sync/vga_sync.v" in library work
Compiling verilog file "vga_test.v" in library work
Module <vga_sync> compiled
Module <vga_test> compiled
No errors in compilation
Analysis of file <"vga_test.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <vga_test> in library <work>.

Analyzing hierarchy for module <vga_sync> in library <work> with parameters.
	HB = "00000000000000000000000001011000"
	HD = "00000000000000000000001100100000"
	HF = "00000000000000000000000000101000"
	HR = "00000000000000000000000010000000"
	VB = "00000000000000000000000000010111"
	VD = "00000000000000000000001001011000"
	VF = "00000000000000000000000000000001"
	VR = "00000000000000000000000000000100"

Analyzing hierarchy for entity <clock_inst> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <vga_test>.
Module <vga_test> is correct for synthesis.
 
Analyzing module <vga_sync> in library <work>.
	HB = 32'sb00000000000000000000000001011000
	HD = 32'sb00000000000000000000001100100000
	HF = 32'sb00000000000000000000000000101000
	HR = 32'sb00000000000000000000000010000000
	VB = 32'sb00000000000000000000000000010111
	VD = 32'sb00000000000000000000001001011000
	VF = 32'sb00000000000000000000000000000001
	VR = 32'sb00000000000000000000000000000100
Module <vga_sync> is correct for synthesis.
 
Analyzing Entity <clock_inst> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clock_inst>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clock_inst>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clock_inst>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clock_inst>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "CLKFX_DIVIDE =  3" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "CLKFX_MULTIPLY =  20" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "CLKIN_PERIOD =  83.3329999999999980" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clock_inst>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clock_inst>.
Entity <clock_inst> analyzed. Unit <clock_inst> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_sync>.
    Related source file is "../vga_sync/vga_sync.v".
    Found 11-bit up counter for signal <h_counter>.
    Found 11-bit comparator greatequal for signal <hsync_next$cmp_ge0000> created at line 123.
    Found 11-bit comparator lessequal for signal <hsync_next$cmp_le0000> created at line 123.
    Found 1-bit register for signal <hsync_reg>.
    Found 11-bit comparator less for signal <hvideo_on>.
    Found 1-bit register for signal <mod2_reg>.
    Found 11-bit up counter for signal <v_counter>.
    Found 1-bit register for signal <video_on_reg>.
    Found 11-bit comparator greatequal for signal <vsync_next$cmp_ge0000> created at line 125.
    Found 11-bit comparator lessequal for signal <vsync_next$cmp_le0000> created at line 125.
    Found 1-bit register for signal <vsync_reg>.
    Found 11-bit comparator less for signal <vvideo_on>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <clock_inst>.
    Related source file is "D:/Personal/G Drive/Digtal System Design/Elbert V2/Codes/vga_test/clock_inst.vhd".
Unit <clock_inst> synthesized.


Synthesizing Unit <vga_test>.
    Related source file is "vga_test.v".
    Found 8-bit register for signal <rgb_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <vga_test> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 11-bit up counter                                     : 2
# Registers                                            : 5
 1-bit register                                        : 4
 8-bit register                                        : 1
# Comparators                                          : 6
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 11-bit up counter                                     : 2
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 6
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_test> ...

Optimizing unit <vga_sync> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_test, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga_test.ngr
Top Level Output File Name         : vga_test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 134
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 23
#      LUT2                        : 14
#      LUT3                        : 3
#      LUT3_D                      : 2
#      LUT4                        : 21
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      MUXCY                       : 33
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 34
#      FDC                         : 4
#      FDCE                        : 30
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 20
#      IBUF                        : 9
#      IBUFG                       : 1
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       45  out of    704     6%  
 Number of Slice Flip Flops:             34  out of   1408     2%  
 Number of 4 input LUTs:                 76  out of   1408     5%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    108    18%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
clk_12                             | clock_inst_0/DCM_SP_INST:CLKFX| 34    |
-----------------------------------+-------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------+------------------------+-------+
Control Signal                          | Buffer(FF name)        | Load  |
----------------------------------------+------------------------+-------+
rst_n_inv(vga_sync_0/rst_n_inv1_INV_0:O)| NONE(rgb_reg_0)        | 34    |
----------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 30.280ns (Maximum Frequency: 33.025MHz)
   Minimum input arrival time before clock: 1.378ns
   Maximum output required time after clock: 5.248ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_12'
  Clock period: 30.280ns (frequency: 33.025MHz)
  Total number of paths / destination ports: 574 / 56
-------------------------------------------------------------------------
Delay:               4.542ns (Levels of Logic = 12)
  Source:            vga_sync_0/v_counter_1 (FF)
  Destination:       vga_sync_0/v_counter_10 (FF)
  Source Clock:      clk_12 rising 6.7X
  Destination Clock: clk_12 rising 6.7X

  Data Path: vga_sync_0/v_counter_1 to vga_sync_0/v_counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.495   0.607  vga_sync_0/v_counter_1 (vga_sync_0/v_counter_1)
     LUT1:I0->O            1   0.561   0.000  vga_sync_0/Mcount_v_counter_cy<1>_rt (vga_sync_0/Mcount_v_counter_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  vga_sync_0/Mcount_v_counter_cy<1> (vga_sync_0/Mcount_v_counter_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  vga_sync_0/Mcount_v_counter_cy<2> (vga_sync_0/Mcount_v_counter_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  vga_sync_0/Mcount_v_counter_cy<3> (vga_sync_0/Mcount_v_counter_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  vga_sync_0/Mcount_v_counter_cy<4> (vga_sync_0/Mcount_v_counter_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  vga_sync_0/Mcount_v_counter_cy<5> (vga_sync_0/Mcount_v_counter_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  vga_sync_0/Mcount_v_counter_cy<6> (vga_sync_0/Mcount_v_counter_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  vga_sync_0/Mcount_v_counter_cy<7> (vga_sync_0/Mcount_v_counter_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  vga_sync_0/Mcount_v_counter_cy<8> (vga_sync_0/Mcount_v_counter_cy<8>)
     MUXCY:CI->O           0   0.065   0.000  vga_sync_0/Mcount_v_counter_cy<9> (vga_sync_0/Mcount_v_counter_cy<9>)
     XORCY:CI->O           1   0.654   0.423  vga_sync_0/Mcount_v_counter_xor<10> (vga_sync_0/Result<10>1)
     LUT2:I1->O            1   0.562   0.000  vga_sync_0/Mcount_v_counter_eqn_101 (vga_sync_0/Mcount_v_counter_eqn_10)
     FDCE:D                    0.197          vga_sync_0/v_counter_10
    ----------------------------------------
    Total                      4.542ns (3.512ns logic, 1.030ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_12'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 1)
  Source:            sw<0> (PAD)
  Destination:       rgb_reg_0 (FF)
  Destination Clock: clk_12 rising 6.7X

  Data Path: sw<0> to rgb_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  sw_0_IBUF (sw_0_IBUF)
     FDCE:D                    0.197          rgb_reg_0
    ----------------------------------------
    Total                      1.378ns (1.021ns logic, 0.357ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_12'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            vga_sync_0/vsync_reg (FF)
  Destination:       vsync (PAD)
  Source Clock:      clk_12 rising 6.7X

  Data Path: vga_sync_0/vsync_reg to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.495   0.357  vga_sync_0/vsync_reg (vga_sync_0/vsync_reg)
     OBUF:I->O                 4.396          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.96 secs
 
--> 

Total memory usage is 4535584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

