INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/neuron_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_tb
