// Seed: 1918978622
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri id_3,
    output supply1 id_4,
    input wor id_5
    , id_26,
    input tri id_6,
    input tri0 id_7,
    input tri id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input tri1 id_12,
    output wor id_13,
    input wire id_14,
    output supply1 id_15,
    input supply1 id_16,
    input supply1 id_17,
    input uwire id_18,
    input tri0 id_19,
    input wand id_20,
    output tri0 id_21,
    input wire id_22,
    input uwire id_23,
    output tri0 id_24
);
  module_0(
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
  assign id_26 = (id_9 <-> id_5);
  assign id_4  = id_3;
  wire id_27;
endmodule
