Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aea3d50a8474fe78ad72bec1b8ad84f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot BPSK_Modulation_tb_behav xil_defaultlib.BPSK_Modulation_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.sine_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture arch1 of entity xil_defaultlib.sine_wave [sine_wave_default]
Compiling architecture behavioral of entity xil_defaultlib.BitSeperator [bitseperator_default]
Compiling architecture behavioral of entity xil_defaultlib.BPSK_TopLevel [bpsk_toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.bpsk_modulation_tb
Built simulation snapshot BPSK_Modulation_tb_behav
