{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700196107308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700196107308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 23:41:46 2023 " "Processing started: Thu Nov 16 23:41:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700196107308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700196107308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off statemachine -c statemachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off statemachine -c statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700196107308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700196107717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700196107717 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new statemachine.v(3) " "Verilog HDL Declaration warning at statemachine.v(3): \"new\" is SystemVerilog-2005 keyword" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1700196114176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700196114177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700196114177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "statemachine " "Elaborating entity \"statemachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700196114200 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state statemachine.v(10) " "Verilog HDL Always Construct warning at statemachine.v(10): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700196114200 "|statemachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_changer statemachine.v(8) " "Verilog HDL Always Construct warning at statemachine.v(8): inferring latch(es) for variable \"state_changer\", which holds its previous value in one or more paths through the always construct" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700196114201 "|statemachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_changer.E statemachine.v(8) " "Inferred latch for \"state_changer.E\" at statemachine.v(8)" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700196114202 "|statemachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_changer.D statemachine.v(8) " "Inferred latch for \"state_changer.D\" at statemachine.v(8)" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700196114202 "|statemachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_changer.C statemachine.v(8) " "Inferred latch for \"state_changer.C\" at statemachine.v(8)" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700196114202 "|statemachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_changer.B statemachine.v(8) " "Inferred latch for \"state_changer.B\" at statemachine.v(8)" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700196114202 "|statemachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_changer.A statemachine.v(8) " "Inferred latch for \"state_changer.A\" at statemachine.v(8)" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700196114202 "|statemachine"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_changer.B_300 " "Latch state_changer.B_300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.C " "Ports D and ENA on the latch are fed by the same signal state.C" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700196114451 ""}  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700196114451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_changer.E_225 " "Latch state_changer.E_225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enter " "Ports D and ENA on the latch are fed by the same signal enter" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700196114451 ""}  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700196114451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_changer.D_250 " "Latch state_changer.D_250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA equals " "Ports D and ENA on the latch are fed by the same signal equals" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700196114451 ""}  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700196114451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_changer.C_275 " "Latch state_changer.C_275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.C " "Ports D and ENA on the latch are fed by the same signal state.C" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700196114451 ""}  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700196114451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_changer.A_325 " "Latch state_changer.A_325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enter " "Ports D and ENA on the latch are fed by the same signal enter" {  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700196114451 ""}  } { { "statemachine.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/statemachine/statemachine.v" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700196114451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700196114505 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700196114618 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700196114690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700196114690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700196114718 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700196114718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700196114718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700196114718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700196114728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 23:41:54 2023 " "Processing ended: Thu Nov 16 23:41:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700196114728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700196114728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700196114728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700196114728 ""}
