#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep 10 10:32:37 2020
# Process ID: 6820
# Current directory: C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22312 C:\GitHub\ReconHardware\PynqSoftware\Projects\matrixAccelerator\matrixAccelerator.xpr
# Log file: C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/vivado.log
# Journal file: C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1144.195 ; gain = 507.434
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/hdl/PYNQ_wrap_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/hdl/PYNQ_wrap_wrapper.v}}
export_ip_user_files -of_objects  [get_files {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/PYNQ_wrap.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/PYNQ_wrap.bd}}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:47]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:89]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim/xsim.dir/convolve3x3int_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim/xsim.dir/convolve3x3int_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Sep 10 15:31:04 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 10 15:31:04 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "convolve3x3int_tb_behav -key {Behavioral:sim_1:Functional:convolve3x3int_tb} -tclbatch {convolve3x3int_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source convolve3x3int_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'convolve3x3int_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1280.211 ; gain = 42.090
run 55 ns
run 55 ns
run 55 ns
run 55 ns
run 55 ns
run 55 ns
run 55 ns
run 55 ns
run 55 ns
run 55 ns
run 55 ns
run 55 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:47]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:89]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "convolve3x3int_tb_behav -key {Behavioral:sim_1:Functional:convolve3x3int_tb} -tclbatch {convolve3x3int_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source convolve3x3int_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'convolve3x3int_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1353.453 ; gain = 0.000
run 55 ns
run 55 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:47]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:89]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1353.777 ; gain = 0.000
run 16 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "convolve3x3int_tb_behav -key {Behavioral:sim_1:Functional:convolve3x3int_tb} -tclbatch {convolve3x3int_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source convolve3x3int_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'convolve3x3int_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1359.680 ; gain = 0.273
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
add_bp {C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v} 137
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1359.680 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 138
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 139
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 140
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 138
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 139
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 140
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 138
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 139
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 140
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 143
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 149
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 57
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" Line 82
run 1 ns
run 1 ns
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 138
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 139
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 140
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 138
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 139
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 140
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1365.566 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 138
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 139
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 140
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 138
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 139
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 140
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 138
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 139
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 140
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 143
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 149
step
Stopped at time : 55 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 57
run 1 ns
run 1 ns
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 138
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 139
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 140
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 138
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 139
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 140
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 138
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 139
step
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 140
run 1 ns
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
run 1 ns
Stopped at time : 57 ns : File "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" Line 137
remove_bps -file {C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v} -line 137
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.570 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "convolve3x3int_tb_behav -key {Behavioral:sim_1:Functional:convolve3x3int_tb} -tclbatch {convolve3x3int_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source convolve3x3int_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'convolve3x3int_tb_behav' loaded.
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1430.883 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1439.438 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1439.438 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1441.980 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
ERROR: [VRFC 10-4982] syntax error near '*' [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:111]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:30]
ERROR: [VRFC 10-2865] module 'convolve3x3int_tb' ignored due to previous errors [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
WARNING: [VRFC 10-994] loop statement with empty body is not permitted in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:111]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1709.039 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 62 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 67 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 63 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 63 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 63 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 63 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 63 ns
run 63 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 63 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 63 ns
run 63 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 67 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convolve3x3int_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj convolve3x3int_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:103]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim'
"xelab -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9763829a085402ebf4f5ad6c83803e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot convolve3x3int_tb_behav xil_defaultlib.convolve3x3int_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_rd' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConvolutionController
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.aFIFO
Compiling module xil_defaultlib.ConvolutionAccelerator
Compiling module xil_defaultlib.convolve3x3int_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convolve3x3int_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1709.039 ; gain = 0.000
run 90 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 10 17:15:15 2020...
