<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4320' type='4305'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11957'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11962'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='26543'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='86'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='273863' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='273863' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='273934' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='273934' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1714'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5074' c='_ZL17hasUndefRegUpdatejjb'/>
