// Seed: 1644201925
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  parameter id_3 = |1 ? 1 ? 1 : -1 : 1'b0;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  inout wire id_1;
  assign id_2[1] = id_3;
  logic id_4;
endmodule
module module_2 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input wand id_5,
    output uwire id_6,
    input tri id_7,
    inout supply0 id_8,
    input tri0 id_9,
    output wor id_10,
    output wor id_11,
    input supply0 id_12,
    output wand id_13,
    output wand id_14,
    input tri0 id_15,
    input tri0 id_16,
    input supply0 id_17,
    output tri id_18,
    input tri id_19,
    input wor id_20,
    input uwire id_21
);
  id_23 :
  assert property (@(posedge -1) id_7)
  else $signed(65);
  ;
  xnor primCall (
      id_11,
      id_23,
      id_21,
      id_15,
      id_19,
      id_8,
      id_16,
      id_2,
      id_20,
      id_7,
      id_9,
      id_12,
      id_17,
      id_5,
      id_1
  );
  module_0 modCall_1 (
      id_23,
      id_23
  );
  assign modCall_1.id_1 = 0;
  wire id_24;
endmodule
