

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 12 16:56:03 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        lab02
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  2.862 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       14|       15|  0.187 us|  0.200 us|    9|    9|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       14|       14|         7|          1|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     2|        -|       -|    -|
|Expression           |        -|     -|        0|      85|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     0|        0|      40|    -|
|Memory               |        0|     -|       24|      27|    0|
|Multiplexer          |        -|     -|        -|     197|    -|
|Register             |        -|     -|      351|     128|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     2|      375|     477|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |b_copy_U    |b_copy_RAM_AUTO_1R1W  |        0|  8|   9|    0|     3|    8|     1|           24|
    |b_copy_1_U  |b_copy_RAM_AUTO_1R1W  |        0|  8|   9|    0|     3|    8|     1|           24|
    |b_copy_2_U  |b_copy_RAM_AUTO_1R1W  |        0|  8|   9|    0|     3|    8|     1|           24|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |        0| 24|  27|    0|     9|   24|     3|           72|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln63_1_fu_295_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln63_fu_393_p2                |         +|   0|  0|   9|           2|           1|
    |j_fu_375_p2                       |         +|   0|  0|   9|           2|           1|
    |ap_condition_221                  |       and|   0|  0|   2|           1|           1|
    |cmp14_fu_381_p2                   |      icmp|   0|  0|   8|           2|           1|
    |cmp14_mid1_fu_268_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln63_fu_399_p2               |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln65_fu_387_p2               |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln70_fu_289_p2               |      icmp|   0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |i_fu_274_p3                       |    select|   0|  0|   2|           1|           2|
    |select_ln58_1_fu_340_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln58_fu_260_p3             |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  85|          27|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |a_blk_n                                   |   9|          2|    1|          2|
    |add_ln6310_reg_176                        |   9|          2|    2|          4|
    |ap_NS_fsm                                 |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                   |   9|          2|    1|          2|
    |ap_phi_mux_add_ln6310_phi_fu_180_p6       |  14|          3|    2|          6|
    |ap_phi_mux_cmp148_phi_fu_208_p6           |  14|          3|    1|          3|
    |ap_phi_mux_i3_phi_fu_236_p6               |  14|          3|    2|          6|
    |ap_phi_mux_icmp_ln659_phi_fu_194_p6       |  14|          3|    1|          3|
    |ap_phi_mux_indvar_flatten2_phi_fu_250_p6  |  14|          3|    4|         12|
    |ap_phi_mux_j4_phi_fu_222_p6               |  14|          3|    2|          6|
    |b_blk_n                                   |   9|          2|    1|          2|
    |cmp148_reg_204                            |   9|          2|    1|          2|
    |i3_reg_232                                |   9|          2|    2|          4|
    |icmp_ln659_reg_190                        |   9|          2|    1|          2|
    |indvar_flatten2_reg_246                   |   9|          2|    4|          8|
    |j4_reg_218                                |   9|          2|    2|          4|
    |res_blk_n                                 |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 197|         43|   30|         73|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |a_row_1_fu_74                       |   8|   0|    8|          0|
    |a_row_1_load_reg_538                |   8|   0|    8|          0|
    |a_row_1_load_reg_538_pp0_iter2_reg  |   8|   0|    8|          0|
    |a_row_2_fu_78                       |   8|   0|    8|          0|
    |a_row_2_load_reg_543                |   8|   0|    8|          0|
    |a_row_fu_70                         |   8|   0|    8|          0|
    |a_row_load_reg_533                  |   8|   0|    8|          0|
    |add_ln6310_reg_176                  |   2|   0|    2|          0|
    |add_ln63_1_reg_486                  |   4|   0|    4|          0|
    |add_ln63_reg_524                    |   2|   0|    2|          0|
    |ap_CS_fsm                           |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |b_copy_1_addr_reg_496               |   2|   0|    2|          0|
    |b_copy_2_addr_reg_501               |   2|   0|    2|          0|
    |b_copy_addr_reg_491                 |   2|   0|    2|          0|
    |cmp148_reg_204                      |   1|   0|    1|          0|
    |cmp14_reg_514                       |   1|   0|    1|          0|
    |i3_reg_232                          |   2|   0|    2|          0|
    |i_reg_478                           |   2|   0|    2|          0|
    |icmp_ln63_reg_529                   |   1|   0|    1|          0|
    |icmp_ln659_reg_190                  |   1|   0|    1|          0|
    |icmp_ln65_reg_519                   |   1|   0|    1|          0|
    |indvar_flatten2_reg_246             |   4|   0|    4|          0|
    |j4_reg_218                          |   2|   0|    2|          0|
    |j_reg_509                           |   2|   0|    2|          0|
    |a_row_2_load_reg_543                |  64|  32|    8|          0|
    |b_copy_1_addr_reg_496               |  64|  32|    2|          0|
    |b_copy_addr_reg_491                 |  64|  32|    2|          0|
    |icmp_ln63_reg_529                   |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 351| 128|  108|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_dout      |   in|   24|     ap_fifo|             a|       pointer|
|a_empty_n   |   in|    1|     ap_fifo|             a|       pointer|
|a_read      |  out|    1|     ap_fifo|             a|       pointer|
|b_dout      |   in|   24|     ap_fifo|             b|       pointer|
|b_empty_n   |   in|    1|     ap_fifo|             b|       pointer|
|b_read      |  out|    1|     ap_fifo|             b|       pointer|
|res_din     |  out|   16|     ap_fifo|           res|       pointer|
|res_full_n  |   in|    1|     ap_fifo|           res|       pointer|
|res_write   |  out|    1|     ap_fifo|           res|       pointer|
+------------+-----+-----+------------+--------------+--------------+

