digraph "0_linux_234f3ce485d54017f15cf5e0699cff4100121601_8@pointer" {
"1001161" [label="(Call,r->end != r->pos)"];
"1001156" [label="(Call,r->end == 0)"];
"1001145" [label="(Call,r->end != 0)"];
"1001155" [label="(Call,r->end == 0 || r->end != r->pos)"];
"1001143" [label="(Call,(r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff) &&\n\t\t\t    (r->end == 0 || r->end != r->pos))"];
"1001162" [label="(Call,r->end)"];
"1001146" [label="(Call,r->end)"];
"1001160" [label="(Literal,0)"];
"1001474" [label="(MethodReturn,int)"];
"1001163" [label="(Identifier,r)"];
"1001144" [label="(Call,r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff)"];
"1001145" [label="(Call,r->end != 0)"];
"1001180" [label="(ControlStructure,goto done;)"];
"1001155" [label="(Call,r->end == 0 || r->end != r->pos)"];
"1001165" [label="(Call,r->pos)"];
"1001157" [label="(Call,r->end)"];
"1001161" [label="(Call,r->end != r->pos)"];
"1001142" [label="(ControlStructure,if ((r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff) &&\n\t\t\t    (r->end == 0 || r->end != r->pos)))"];
"1001172" [label="(Identifier,ctxt)"];
"1001143" [label="(Call,(r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff) &&\n\t\t\t    (r->end == 0 || r->end != r->pos))"];
"1001156" [label="(Call,r->end == 0)"];
"1001149" [label="(Literal,0)"];
"1001152" [label="(Identifier,ctxt)"];
"1001161" -> "1001155"  [label="AST: "];
"1001161" -> "1001165"  [label="CFG: "];
"1001162" -> "1001161"  [label="AST: "];
"1001165" -> "1001161"  [label="AST: "];
"1001155" -> "1001161"  [label="CFG: "];
"1001161" -> "1001474"  [label="DDG: r->pos"];
"1001161" -> "1001474"  [label="DDG: r->end"];
"1001161" -> "1001155"  [label="DDG: r->end"];
"1001161" -> "1001155"  [label="DDG: r->pos"];
"1001156" -> "1001161"  [label="DDG: r->end"];
"1001156" -> "1001155"  [label="AST: "];
"1001156" -> "1001160"  [label="CFG: "];
"1001157" -> "1001156"  [label="AST: "];
"1001160" -> "1001156"  [label="AST: "];
"1001163" -> "1001156"  [label="CFG: "];
"1001155" -> "1001156"  [label="CFG: "];
"1001156" -> "1001474"  [label="DDG: r->end"];
"1001156" -> "1001155"  [label="DDG: r->end"];
"1001156" -> "1001155"  [label="DDG: 0"];
"1001145" -> "1001156"  [label="DDG: r->end"];
"1001145" -> "1001144"  [label="AST: "];
"1001145" -> "1001149"  [label="CFG: "];
"1001146" -> "1001145"  [label="AST: "];
"1001149" -> "1001145"  [label="AST: "];
"1001152" -> "1001145"  [label="CFG: "];
"1001144" -> "1001145"  [label="CFG: "];
"1001145" -> "1001474"  [label="DDG: r->end"];
"1001145" -> "1001144"  [label="DDG: r->end"];
"1001145" -> "1001144"  [label="DDG: 0"];
"1001155" -> "1001143"  [label="AST: "];
"1001143" -> "1001155"  [label="CFG: "];
"1001155" -> "1001474"  [label="DDG: r->end == 0"];
"1001155" -> "1001474"  [label="DDG: r->end != r->pos"];
"1001155" -> "1001143"  [label="DDG: r->end == 0"];
"1001155" -> "1001143"  [label="DDG: r->end != r->pos"];
"1001143" -> "1001142"  [label="AST: "];
"1001143" -> "1001144"  [label="CFG: "];
"1001144" -> "1001143"  [label="AST: "];
"1001172" -> "1001143"  [label="CFG: "];
"1001180" -> "1001143"  [label="CFG: "];
"1001143" -> "1001474"  [label="DDG: r->end == 0 || r->end != r->pos"];
"1001143" -> "1001474"  [label="DDG: r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff"];
"1001143" -> "1001474"  [label="DDG: (r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff) &&\n\t\t\t    (r->end == 0 || r->end != r->pos)"];
"1001144" -> "1001143"  [label="DDG: r->end != 0"];
"1001144" -> "1001143"  [label="DDG: reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff"];
}
