`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:44:23 CST (Jun  9 2025 08:44:23 UTC)

module dut_LessThan_5Ux8U_1U_4(in2, in1, out1);
  input [4:0] in2;
  input [7:0] in1;
  output out1;
  wire [4:0] in2;
  wire [7:0] in1;
  wire out1;
  wire lt_16_33_n_0, lt_16_33_n_1, lt_16_33_n_2, lt_16_33_n_3,
       lt_16_33_n_4, lt_16_33_n_5, lt_16_33_n_6, lt_16_33_n_7;
  wire lt_16_33_n_8, lt_16_33_n_9, lt_16_33_n_10, lt_16_33_n_11,
       lt_16_33_n_12, lt_16_33_n_13;
  AOI32X1 lt_16_33_g156(.A0 (lt_16_33_n_13), .A1 (lt_16_33_n_6), .A2
       (lt_16_33_n_11), .B0 (lt_16_33_n_6), .B1 (lt_16_33_n_10), .Y
       (out1));
  OAI211X1 lt_16_33_g157(.A0 (lt_16_33_n_4), .A1 (in1[3]), .B0
       (lt_16_33_n_12), .C0 (lt_16_33_n_9), .Y (lt_16_33_n_13));
  OAI221X1 lt_16_33_g158(.A0 (lt_16_33_n_5), .A1 (lt_16_33_n_8), .B0
       (lt_16_33_n_1), .B1 (in2[2]), .C0 (lt_16_33_n_7), .Y
       (lt_16_33_n_12));
  AOI21X1 lt_16_33_g159(.A0 (in1[4]), .A1 (lt_16_33_n_0), .B0 (in1[5]),
       .Y (lt_16_33_n_11));
  NOR3X1 lt_16_33_g160(.A (in1[5]), .B (lt_16_33_n_0), .C (in1[4]), .Y
       (lt_16_33_n_10));
  NAND3X1 lt_16_33_g161(.A (lt_16_33_n_7), .B (in2[2]), .C
       (lt_16_33_n_1), .Y (lt_16_33_n_9));
  AOI22X1 lt_16_33_g162(.A0 (in1[0]), .A1 (lt_16_33_n_3), .B0 (in1[1]),
       .B1 (lt_16_33_n_2), .Y (lt_16_33_n_8));
  NAND2X1 lt_16_33_g163(.A (in1[3]), .B (lt_16_33_n_4), .Y
       (lt_16_33_n_7));
  NOR2X1 lt_16_33_g164(.A (in1[7]), .B (in1[6]), .Y (lt_16_33_n_6));
  NOR2X1 lt_16_33_g165(.A (lt_16_33_n_2), .B (in1[1]), .Y
       (lt_16_33_n_5));
  INVX1 lt_16_33_g166(.A (in2[3]), .Y (lt_16_33_n_4));
  INVX1 lt_16_33_g167(.A (in2[0]), .Y (lt_16_33_n_3));
  INVX1 lt_16_33_g168(.A (in2[1]), .Y (lt_16_33_n_2));
  INVX1 lt_16_33_g169(.A (in1[2]), .Y (lt_16_33_n_1));
  INVX1 lt_16_33_g170(.A (in2[4]), .Y (lt_16_33_n_0));
endmodule


