

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_0_2_x0'
================================================================
* Date:           Sun Sep 18 13:52:35 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4873|     4873|  16.242 us|  16.242 us|  4873|  4873|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_0_2_x0_loop_1_D_drain_IO_L1_out_wrapper_0_2_x0_loop_2   |     4872|     4872|       203|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_0_2_x0_loop_3_D_drain_IO_L1_out_wrapper_0_2_x0_loop_4  |      129|      129|         3|          1|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_0_2_x0_loop_6                                          |       70|       70|        35|          -|          -|     2|        no|
        |  ++ D_drain_IO_L1_out_wrapper_0_2_x0_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_0_2_x0_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 2, D = 3, States = { 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 12 2 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 7 
12 --> 11 13 
13 --> 14 
14 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_0_x0143, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_0_x0143, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.20ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:9367]   --->   Operation 21 'alloca' 'local_D_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln9367 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:9367]   --->   Operation 22 'specmemcore' 'specmemcore_ln9367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln9370 = br void" [./dut.cpp:9370]   --->   Operation 23 'br' 'br_ln9370' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i5 0, void, i5 %add_ln890, void %.loopexit426"   --->   Operation 24 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln890 = add i5 %indvar_flatten7, i5 1"   --->   Operation 25 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten7, i5 24"   --->   Operation 26 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split24, void"   --->   Operation 27 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_0_2_x0_loop_1_D_drain_IO_L1_out_wrapper_0_2_x0_loop_2_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_808"   --->   Operation 30 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln9379 = br void" [./dut.cpp:9379]   --->   Operation 31 'br' 'br_ln9379' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln9438 = ret" [./dut.cpp:9438]   --->   Operation 32 'ret' 'ret_ln9438' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.split24, i8 %add_ln890_76, void %.split88"   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split24, i4 %select_ln890_44, void %.split88"   --->   Operation 34 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split24, i5 %add_ln691_915, void %.split88"   --->   Operation 35 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln890_76 = add i8 %indvar_flatten, i8 1"   --->   Operation 36 'add' 'add_ln890_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.58ns)   --->   "%icmp_ln890_844 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 37 'icmp' 'icmp_ln890_844' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_844, void %.split10, void %.preheader4.preheader"   --->   Operation 38 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 39 'add' 'add_ln691' <Predicate = (!icmp_ln890_844)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.63ns)   --->   "%icmp_ln890_845 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 40 'icmp' 'icmp_ln890_845' <Predicate = (!icmp_ln890_844)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_845, i5 0, i5 %c8_V"   --->   Operation 41 'select' 'select_ln890' <Predicate = (!icmp_ln890_844)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.35ns)   --->   "%select_ln890_44 = select i1 %icmp_ln890_845, i4 %add_ln691, i4 %c7_V"   --->   Operation 42 'select' 'select_ln890_44' <Predicate = (!icmp_ln890_844)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_44, i32 2"   --->   Operation 43 'bitselect' 'tmp_487' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_44"   --->   Operation 44 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_487" [./dut.cpp:9389]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln9389 = zext i6 %tmp" [./dut.cpp:9389]   --->   Operation 46 'zext' 'zext_ln9389' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9389" [./dut.cpp:9389]   --->   Operation 47 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9389]   --->   Operation 48 'load' 'out_data_V' <Predicate = (!icmp_ln890_844)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln691_915 = add i5 %select_ln890, i5 1"   --->   Operation 49 'add' 'add_ln691_915' <Predicate = (!icmp_ln890_844)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_0_2_x0_loop_3_D_drain_IO_L1_out_wrapper_0_2_x0_loop_4_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln9381 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:9381]   --->   Operation 52 'specpipeline' 'specpipeline_ln9381' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln9381 = specloopname void @_ssdm_op_SpecLoopName, void @empty_642" [./dut.cpp:9381]   --->   Operation 53 'specloopname' 'specloopname_ln9381' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.21ns)   --->   "%data_split_V_0_44 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_2_0_x0143" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'data_split_V_0_44' <Predicate = (!icmp_ln890_844)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 55 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9389]   --->   Operation 55 'load' 'out_data_V' <Predicate = (!icmp_ln890_844)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i128 %out_data_V"   --->   Operation 56 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 57 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 58 'partselect' 'data_split_V_2' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 59 'partselect' 'data_split_V_3' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.65ns)   --->   "%switch_ln9399 = switch i2 %trunc_ln890, void %branch3, i2 0, void %.split88, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:9399]   --->   Operation 60 'switch' 'switch_ln9399' <Predicate = (!icmp_ln890_844)> <Delay = 0.65>
ST_4 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln9399 = br void %.split88" [./dut.cpp:9399]   --->   Operation 61 'br' 'br_ln9399' <Predicate = (!icmp_ln890_844 & trunc_ln890 == 2)> <Delay = 0.38>
ST_4 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln9399 = br void %.split88" [./dut.cpp:9399]   --->   Operation 62 'br' 'br_ln9399' <Predicate = (!icmp_ln890_844 & trunc_ln890 == 1)> <Delay = 0.38>
ST_4 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln9399 = br void %.split88" [./dut.cpp:9399]   --->   Operation 63 'br' 'br_ln9399' <Predicate = (!icmp_ln890_844 & trunc_ln890 == 3)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0_44, void %branch3, i32 %data_split_V_3, void %branch2, i32 %data_split_V_3, void %branch1, i32 %data_split_V_3, void %.split10"   --->   Operation 64 'phi' 'v1_V' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%v2_V_1778 = phi i32 %data_split_V_2, void %branch3, i32 %data_split_V_0_44, void %branch2, i32 %data_split_V_2, void %branch1, i32 %data_split_V_2, void %.split10"   --->   Operation 65 'phi' 'v2_V_1778' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%v2_V_1777 = phi i32 %data_split_V_1, void %branch3, i32 %data_split_V_1, void %branch2, i32 %data_split_V_0_44, void %branch1, i32 %data_split_V_1, void %.split10"   --->   Operation 66 'phi' 'v2_V_1777' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0, void %branch3, i32 %data_split_V_0, void %branch2, i32 %data_split_V_0, void %branch1, i32 %data_split_V_0_44, void %.split10"   --->   Operation 67 'phi' 'v2_V' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1778, i32 %v2_V_1777, i32 %v2_V"   --->   Operation 68 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.20ns)   --->   "%store_ln9401 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:9401]   --->   Operation 69 'store' 'store_ln9401' <Predicate = (!icmp_ln890_844)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln890_844)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader4"   --->   Operation 71 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 7 <SV = 4> <Delay = 0.62>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_918, void %.loopexit, i3 2, void %.preheader4.preheader"   --->   Operation 72 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.49ns)   --->   "%icmp_ln890_846 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 73 'icmp' 'icmp_ln890_846' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln9405 = br i1 %icmp_ln890_846, void %.split20, void %.loopexit426" [./dut.cpp:9405]   --->   Operation 75 'br' 'br_ln9405' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_936"   --->   Operation 76 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_846)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 2"   --->   Operation 77 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_846)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln9407 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader2.preheader" [./dut.cpp:9407]   --->   Operation 78 'br' 'br_ln9407' <Predicate = (!icmp_ln890_846)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 79 'br' 'br_ln890' <Predicate = (!icmp_ln890_846 & !icmp_ln870)> <Delay = 0.38>
ST_7 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 80 'br' 'br_ln890' <Predicate = (!icmp_ln890_846 & icmp_ln870)> <Delay = 0.38>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln890_846)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.70>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%c5_V_44 = phi i5 %add_ln691_917, void %.split14, i5 0, void %.preheader.preheader"   --->   Operation 82 'phi' 'c5_V_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln691_917 = add i5 %c5_V_44, i5 1"   --->   Operation 83 'add' 'add_ln691_917' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.63ns)   --->   "%icmp_ln890_848 = icmp_eq  i5 %c5_V_44, i5 16"   --->   Operation 84 'icmp' 'icmp_ln890_848' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln9422 = br i1 %icmp_ln890_848, void %.split14, void %.loopexit.loopexit" [./dut.cpp:9422]   --->   Operation 86 'br' 'br_ln9422' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.43>
ST_9 : Operation 87 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'read' 'fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read' <Predicate = (!icmp_ln890_848)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 88 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'write' 'write_ln174' <Predicate = (!icmp_ln890_848)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 10 <SV = 7> <Delay = 2.43>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln9422 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:9422]   --->   Operation 89 'specpipeline' 'specpipeline_ln9422' <Predicate = (!icmp_ln890_848)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln9422 = specloopname void @_ssdm_op_SpecLoopName, void @empty_118" [./dut.cpp:9422]   --->   Operation 90 'specloopname' 'specloopname_ln9422' <Predicate = (!icmp_ln890_848)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read_1' <Predicate = (!icmp_ln890_848)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 92 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'write' 'write_ln174' <Predicate = (!icmp_ln890_848)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln890_848)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.57>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 95 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.57ns)   --->   "%add_ln691_918 = add i3 %c4_V, i3 1"   --->   Operation 96 'add' 'add_ln691_918' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.20>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_916, void %.split18, i5 0, void %.preheader2.preheader"   --->   Operation 98 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln691_916 = add i5 %c5_V, i5 1"   --->   Operation 99 'add' 'add_ln691_916' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.63ns)   --->   "%icmp_ln890_847 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 100 'icmp' 'icmp_ln890_847' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln9408 = br i1 %icmp_ln890_847, void %.split18, void %.loopexit.loopexit32" [./dut.cpp:9408]   --->   Operation 102 'br' 'br_ln9408' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:9415]   --->   Operation 103 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_847)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln9415 = zext i6 %tmp_s" [./dut.cpp:9415]   --->   Operation 104 'zext' 'zext_ln9415' <Predicate = (!icmp_ln890_847)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%local_D_V_addr_87 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9415" [./dut.cpp:9415]   --->   Operation 105 'getelementptr' 'local_D_V_addr_87' <Predicate = (!icmp_ln890_847)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln9415 = or i6 %tmp_s, i6 1" [./dut.cpp:9415]   --->   Operation 106 'or' 'or_ln9415' <Predicate = (!icmp_ln890_847)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_98 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln9415" [./dut.cpp:9415]   --->   Operation 107 'bitconcatenate' 'tmp_98' <Predicate = (!icmp_ln890_847)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%local_D_V_addr_88 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_98" [./dut.cpp:9415]   --->   Operation 108 'getelementptr' 'local_D_V_addr_88' <Predicate = (!icmp_ln890_847)> <Delay = 0.00>
ST_12 : Operation 109 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_87" [./dut.cpp:9415]   --->   Operation 109 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_847)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_12 : Operation 110 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_88" [./dut.cpp:9415]   --->   Operation 110 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_847)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 13 <SV = 6> <Delay = 2.41>
ST_13 : Operation 111 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_87" [./dut.cpp:9415]   --->   Operation 111 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_847)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_13 : Operation 112 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (!icmp_ln890_847)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 113 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_88" [./dut.cpp:9415]   --->   Operation 113 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_847)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 14 <SV = 7> <Delay = 1.21>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln9408 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:9408]   --->   Operation 114 'specpipeline' 'specpipeline_ln9408' <Predicate = (!icmp_ln890_847)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln9408 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1206" [./dut.cpp:9408]   --->   Operation 115 'specloopname' 'specloopname_ln9408' <Predicate = (!icmp_ln890_847)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (!icmp_ln890_847)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln890_847)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_3_x0176]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_2_x0175]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_2_0_x0143]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                                 (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 000000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000000]
local_D_V                                       (alloca           ) [ 001111111111111]
specmemcore_ln9367                              (specmemcore      ) [ 000000000000000]
br_ln9370                                       (br               ) [ 011111111111111]
indvar_flatten7                                 (phi              ) [ 001000000000000]
add_ln890                                       (add              ) [ 011111111111111]
icmp_ln890                                      (icmp             ) [ 001111111111111]
br_ln890                                        (br               ) [ 000000000000000]
specloopname_ln0                                (specloopname     ) [ 000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
specloopname_ln1461                             (specloopname     ) [ 000000000000000]
br_ln9379                                       (br               ) [ 001111111111111]
ret_ln9438                                      (ret              ) [ 000000000000000]
indvar_flatten                                  (phi              ) [ 000100000000000]
c7_V                                            (phi              ) [ 000100000000000]
c8_V                                            (phi              ) [ 000100000000000]
add_ln890_76                                    (add              ) [ 001111111111111]
icmp_ln890_844                                  (icmp             ) [ 001111111111111]
br_ln890                                        (br               ) [ 000000000000000]
add_ln691                                       (add              ) [ 000000000000000]
icmp_ln890_845                                  (icmp             ) [ 000000000000000]
select_ln890                                    (select           ) [ 000000000000000]
select_ln890_44                                 (select           ) [ 001111111111111]
tmp_487                                         (bitselect        ) [ 000000000000000]
trunc_ln890                                     (trunc            ) [ 000111000000000]
tmp                                             (bitconcatenate   ) [ 000000000000000]
zext_ln9389                                     (zext             ) [ 000000000000000]
local_D_V_addr                                  (getelementptr    ) [ 000111000000000]
add_ln691_915                                   (add              ) [ 001111111111111]
specloopname_ln0                                (specloopname     ) [ 000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
specpipeline_ln9381                             (specpipeline     ) [ 000000000000000]
specloopname_ln9381                             (specloopname     ) [ 000000000000000]
data_split_V_0_44                               (read             ) [ 001111111111111]
out_data_V                                      (load             ) [ 000000000000000]
data_split_V_0                                  (trunc            ) [ 001111111111111]
data_split_V_1                                  (partselect       ) [ 001111111111111]
data_split_V_2                                  (partselect       ) [ 001111111111111]
data_split_V_3                                  (partselect       ) [ 001111111111111]
switch_ln9399                                   (switch           ) [ 001111111111111]
br_ln9399                                       (br               ) [ 001111111111111]
br_ln9399                                       (br               ) [ 001111111111111]
br_ln9399                                       (br               ) [ 001111111111111]
v1_V                                            (phi              ) [ 000101000000000]
v2_V_1778                                       (phi              ) [ 000101000000000]
v2_V_1777                                       (phi              ) [ 000101000000000]
v2_V                                            (phi              ) [ 000101000000000]
p_Result_s                                      (bitconcatenate   ) [ 000000000000000]
store_ln9401                                    (store            ) [ 000000000000000]
br_ln0                                          (br               ) [ 001111111111111]
br_ln890                                        (br               ) [ 001111111111111]
c4_V                                            (phi              ) [ 000000011111111]
icmp_ln890_846                                  (icmp             ) [ 001111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
br_ln9405                                       (br               ) [ 000000000000000]
specloopname_ln1616                             (specloopname     ) [ 000000000000000]
icmp_ln870                                      (icmp             ) [ 001111111111111]
br_ln9407                                       (br               ) [ 000000000000000]
br_ln890                                        (br               ) [ 001111111111111]
br_ln890                                        (br               ) [ 001111111111111]
br_ln0                                          (br               ) [ 011111111111111]
c5_V_44                                         (phi              ) [ 000000001000000]
add_ln691_917                                   (add              ) [ 001111111111111]
icmp_ln890_848                                  (icmp             ) [ 001111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
br_ln9422                                       (br               ) [ 000000000000000]
fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read   (read             ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
specpipeline_ln9422                             (specpipeline     ) [ 000000000000000]
specloopname_ln9422                             (specloopname     ) [ 000000000000000]
fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read_1 (read             ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
br_ln0                                          (br               ) [ 001111111111111]
br_ln0                                          (br               ) [ 000000000000000]
br_ln0                                          (br               ) [ 000000000000000]
add_ln691_918                                   (add              ) [ 001111111111111]
br_ln0                                          (br               ) [ 001111111111111]
c5_V                                            (phi              ) [ 000000000000100]
add_ln691_916                                   (add              ) [ 001111111111111]
icmp_ln890_847                                  (icmp             ) [ 001111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
br_ln9408                                       (br               ) [ 000000000000000]
tmp_s                                           (bitconcatenate   ) [ 000000000000000]
zext_ln9415                                     (zext             ) [ 000000000000000]
local_D_V_addr_87                               (getelementptr    ) [ 000000000000010]
or_ln9415                                       (or               ) [ 000000000000000]
tmp_98                                          (bitconcatenate   ) [ 000000000000000]
local_D_V_addr_88                               (getelementptr    ) [ 000000000000010]
local_D_V_load                                  (load             ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
local_D_V_load_1                                (load             ) [ 000000000000101]
specpipeline_ln9408                             (specpipeline     ) [ 000000000000000]
specloopname_ln9408                             (specloopname     ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
br_ln0                                          (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_3_x0176">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_3_x0176"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_2_x0175">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_2_x0175"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_2_0_x0143">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_2_0_x0143"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1310"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_536"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_0_2_x0_loop_1_D_drain_IO_L1_out_wrapper_0_2_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_808"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_0_2_x0_loop_3_D_drain_IO_L1_out_wrapper_0_2_x0_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_642"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_936"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_118"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1206"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="local_D_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_split_V_0_44_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_split_V_0_44/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="128" slack="0"/>
<pin id="136" dir="0" index="1" bw="128" slack="0"/>
<pin id="137" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read/9 fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read_1/10 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="128" slack="0"/>
<pin id="143" dir="0" index="2" bw="128" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 write_ln174/10 write_ln174/13 write_ln174/14 "/>
</bind>
</comp>

<comp id="148" class="1004" name="local_D_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="160" dir="0" index="4" bw="5" slack="0"/>
<pin id="161" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="128" slack="0"/>
<pin id="163" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/3 store_ln9401/5 local_D_V_load/12 local_D_V_load_1/12 "/>
</bind>
</comp>

<comp id="164" class="1004" name="local_D_V_addr_87_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_87/12 "/>
</bind>
</comp>

<comp id="170" class="1004" name="local_D_V_addr_88_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="64" slack="0"/>
<pin id="174" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_88/12 "/>
</bind>
</comp>

<comp id="179" class="1005" name="indvar_flatten7_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="1"/>
<pin id="181" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten7_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="indvar_flatten_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="1"/>
<pin id="192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="c7_V_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="c7_V_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="c8_V_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="1"/>
<pin id="214" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="c8_V_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="v1_V_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="225" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="v1_V_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="32" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="4" bw="32" slack="1"/>
<pin id="232" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="32" slack="1"/>
<pin id="234" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/5 "/>
</bind>
</comp>

<comp id="236" class="1005" name="v2_V_1778_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1778 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="v2_V_1778_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="4" bw="32" slack="1"/>
<pin id="245" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="32" slack="1"/>
<pin id="247" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1778/5 "/>
</bind>
</comp>

<comp id="249" class="1005" name="v2_V_1777_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="251" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1777 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="v2_V_1777_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="4" bw="32" slack="1"/>
<pin id="258" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="6" bw="32" slack="1"/>
<pin id="260" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1777/5 "/>
</bind>
</comp>

<comp id="262" class="1005" name="v2_V_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="v2_V_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="4" bw="32" slack="1"/>
<pin id="271" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="6" bw="32" slack="1"/>
<pin id="273" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/5 "/>
</bind>
</comp>

<comp id="275" class="1005" name="c4_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="1"/>
<pin id="277" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="c4_V_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="3" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/7 "/>
</bind>
</comp>

<comp id="287" class="1005" name="c5_V_44_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="1"/>
<pin id="289" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_44 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="c5_V_44_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_44/8 "/>
</bind>
</comp>

<comp id="298" class="1005" name="c5_V_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="1"/>
<pin id="300" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="c5_V_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln890_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln890_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln890_76_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_76/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln890_844_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_844/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln691_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln890_845_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_845/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln890_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln890_44_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="0" index="2" bw="4" slack="0"/>
<pin id="357" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_44/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_487_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="0" index="2" bw="3" slack="0"/>
<pin id="365" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_487/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln890_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="0" index="1" bw="5" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln9389_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9389/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln691_915_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_915/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="data_split_V_0_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="128" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_V_0/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="data_split_V_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="128" slack="0"/>
<pin id="399" dir="0" index="2" bw="7" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_1/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="data_split_V_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="128" slack="0"/>
<pin id="409" dir="0" index="2" bw="8" slack="0"/>
<pin id="410" dir="0" index="3" bw="8" slack="0"/>
<pin id="411" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_2/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="data_split_V_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="128" slack="0"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="0" index="3" bw="8" slack="0"/>
<pin id="421" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_3/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_Result_s_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="128" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="32" slack="0"/>
<pin id="430" dir="0" index="3" bw="32" slack="0"/>
<pin id="431" dir="0" index="4" bw="32" slack="0"/>
<pin id="432" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln890_846_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_846/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln870_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="0" index="1" bw="3" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln691_917_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_917/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln890_848_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_848/8 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln691_918_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="2"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_918/11 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln691_916_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_916/12 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln890_847_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="0" index="1" bw="5" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_847/12 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_s_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="5" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln9415_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="6" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9415/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="or_ln9415_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9415/12 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_98_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="6" slack="0"/>
<pin id="504" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_98/12 "/>
</bind>
</comp>

<comp id="509" class="1005" name="add_ln890_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="514" class="1005" name="icmp_ln890_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="518" class="1005" name="add_ln890_76_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_76 "/>
</bind>
</comp>

<comp id="523" class="1005" name="icmp_ln890_844_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_844 "/>
</bind>
</comp>

<comp id="527" class="1005" name="select_ln890_44_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="0"/>
<pin id="529" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_44 "/>
</bind>
</comp>

<comp id="532" class="1005" name="trunc_ln890_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="1"/>
<pin id="534" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="536" class="1005" name="local_D_V_addr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="1"/>
<pin id="538" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="542" class="1005" name="add_ln691_915_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_915 "/>
</bind>
</comp>

<comp id="547" class="1005" name="data_split_V_0_44_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0_44 "/>
</bind>
</comp>

<comp id="555" class="1005" name="data_split_V_0_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0 "/>
</bind>
</comp>

<comp id="562" class="1005" name="data_split_V_1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_1 "/>
</bind>
</comp>

<comp id="569" class="1005" name="data_split_V_2_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="data_split_V_3_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_3 "/>
</bind>
</comp>

<comp id="583" class="1005" name="icmp_ln890_846_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_846 "/>
</bind>
</comp>

<comp id="587" class="1005" name="icmp_ln870_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="591" class="1005" name="add_ln691_917_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_917 "/>
</bind>
</comp>

<comp id="596" class="1005" name="icmp_ln890_848_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_848 "/>
</bind>
</comp>

<comp id="600" class="1005" name="add_ln691_918_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="1"/>
<pin id="602" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_918 "/>
</bind>
</comp>

<comp id="605" class="1005" name="add_ln691_916_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="0"/>
<pin id="607" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_916 "/>
</bind>
</comp>

<comp id="610" class="1005" name="icmp_ln890_847_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_847 "/>
</bind>
</comp>

<comp id="614" class="1005" name="local_D_V_addr_87_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="1"/>
<pin id="616" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_87 "/>
</bind>
</comp>

<comp id="619" class="1005" name="local_D_V_addr_88_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="1"/>
<pin id="621" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_88 "/>
</bind>
</comp>

<comp id="624" class="1005" name="local_D_V_load_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="128" slack="1"/>
<pin id="626" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="106" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="108" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="134" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="60" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="154" pin="7"/><net_sink comp="140" pin=2"/></net>

<net id="177"><net_src comp="164" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="178"><net_src comp="170" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="278"><net_src comp="96" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="26" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="183" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="183" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="194" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="194" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="205" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="216" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="216" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="339" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="333" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="205" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="353" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="353" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="58" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="345" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="361" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="390"><net_src comp="345" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="154" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="74" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="154" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="76" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="78" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="412"><net_src comp="74" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="154" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="80" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="82" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="422"><net_src comp="74" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="154" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="84" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="86" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="433"><net_src comp="94" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="226" pin="8"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="239" pin="8"/><net_sink comp="426" pin=2"/></net>

<net id="436"><net_src comp="252" pin="8"/><net_sink comp="426" pin=3"/></net>

<net id="437"><net_src comp="265" pin="8"/><net_sink comp="426" pin=4"/></net>

<net id="438"><net_src comp="426" pin="5"/><net_sink comp="154" pin=4"/></net>

<net id="443"><net_src comp="279" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="98" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="279" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="96" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="291" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="28" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="291" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="52" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="275" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="112" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="302" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="28" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="302" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="52" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="58" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="302" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="114" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="498"><net_src comp="481" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="116" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="118" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="120" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="494" pin="2"/><net_sink comp="500" pin=2"/></net>

<net id="508"><net_src comp="500" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="512"><net_src comp="309" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="517"><net_src comp="315" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="321" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="526"><net_src comp="327" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="353" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="535"><net_src comp="369" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="148" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="545"><net_src comp="386" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="550"><net_src comp="128" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="553"><net_src comp="547" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="554"><net_src comp="547" pin="1"/><net_sink comp="265" pin=6"/></net>

<net id="558"><net_src comp="392" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="565"><net_src comp="396" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="252" pin=6"/></net>

<net id="572"><net_src comp="406" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="239" pin=6"/></net>

<net id="579"><net_src comp="416" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="226" pin=6"/></net>

<net id="586"><net_src comp="439" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="445" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="451" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="599"><net_src comp="457" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="463" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="608"><net_src comp="469" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="613"><net_src comp="475" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="164" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="622"><net_src comp="170" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="627"><net_src comp="154" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="140" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_0_2_x0175 | {9 10 13 14 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_0_2_x0 : fifo_D_drain_D_drain_IO_L1_out_0_3_x0176 | {9 10 }
	Port: D_drain_IO_L1_out_wrapper_0_2_x0 : fifo_D_drain_PE_2_0_x0143 | {4 }
  - Chain level:
	State 1
		specmemcore_ln9367 : 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
	State 3
		add_ln890_76 : 1
		icmp_ln890_844 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_845 : 1
		select_ln890 : 2
		select_ln890_44 : 2
		tmp_487 : 3
		trunc_ln890 : 3
		tmp : 4
		zext_ln9389 : 5
		local_D_V_addr : 6
		out_data_V : 7
		add_ln691_915 : 3
	State 4
		data_split_V_0 : 1
		data_split_V_1 : 1
		data_split_V_2 : 1
		data_split_V_3 : 1
	State 5
		p_Result_s : 1
		store_ln9401 : 2
	State 6
	State 7
		icmp_ln890_846 : 1
		br_ln9405 : 2
		icmp_ln870 : 1
		br_ln9407 : 2
	State 8
		add_ln691_917 : 1
		icmp_ln890_848 : 1
		br_ln9422 : 2
	State 9
	State 10
	State 11
	State 12
		add_ln691_916 : 1
		icmp_ln890_847 : 1
		br_ln9408 : 2
		tmp_s : 1
		zext_ln9415 : 2
		local_D_V_addr_87 : 3
		or_ln9415 : 2
		tmp_98 : 2
		local_D_V_addr_88 : 3
		local_D_V_load : 4
		local_D_V_load_1 : 4
	State 13
		write_ln174 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln890_fu_309       |    0    |    12   |
|          |      add_ln890_76_fu_321      |    0    |    15   |
|          |        add_ln691_fu_333       |    0    |    12   |
|    add   |      add_ln691_915_fu_386     |    0    |    12   |
|          |      add_ln691_917_fu_451     |    0    |    12   |
|          |      add_ln691_918_fu_463     |    0    |    10   |
|          |      add_ln691_916_fu_469     |    0    |    12   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln890_fu_315       |    0    |    9    |
|          |     icmp_ln890_844_fu_327     |    0    |    11   |
|          |     icmp_ln890_845_fu_339     |    0    |    9    |
|   icmp   |     icmp_ln890_846_fu_439     |    0    |    8    |
|          |       icmp_ln870_fu_445       |    0    |    8    |
|          |     icmp_ln890_848_fu_457     |    0    |    9    |
|          |     icmp_ln890_847_fu_475     |    0    |    9    |
|----------|-------------------------------|---------|---------|
|  select  |      select_ln890_fu_345      |    0    |    5    |
|          |     select_ln890_44_fu_353    |    0    |    4    |
|----------|-------------------------------|---------|---------|
|   read   | data_split_V_0_44_read_fu_128 |    0    |    0    |
|          |        grp_read_fu_134        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_140       |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|         tmp_487_fu_361        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln890_fu_369      |    0    |    0    |
|          |     data_split_V_0_fu_392     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_373          |    0    |    0    |
|bitconcatenate|       p_Result_s_fu_426       |    0    |    0    |
|          |          tmp_s_fu_481         |    0    |    0    |
|          |         tmp_98_fu_500         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln9389_fu_381      |    0    |    0    |
|          |       zext_ln9415_fu_489      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     data_split_V_1_fu_396     |    0    |    0    |
|partselect|     data_split_V_2_fu_406     |    0    |    0    |
|          |     data_split_V_3_fu_416     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    or    |        or_ln9415_fu_494       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   157   |
|----------|-------------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_D_V|    4   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  add_ln691_915_reg_542  |    5   |
|  add_ln691_916_reg_605  |    5   |
|  add_ln691_917_reg_591  |    5   |
|  add_ln691_918_reg_600  |    3   |
|   add_ln890_76_reg_518  |    8   |
|    add_ln890_reg_509    |    5   |
|       c4_V_reg_275      |    3   |
|     c5_V_44_reg_287     |    5   |
|       c5_V_reg_298      |    5   |
|       c7_V_reg_201      |    4   |
|       c8_V_reg_212      |    5   |
|data_split_V_0_44_reg_547|   32   |
|  data_split_V_0_reg_555 |   32   |
|  data_split_V_1_reg_562 |   32   |
|  data_split_V_2_reg_569 |   32   |
|  data_split_V_3_reg_576 |   32   |
|    icmp_ln870_reg_587   |    1   |
|  icmp_ln890_844_reg_523 |    1   |
|  icmp_ln890_846_reg_583 |    1   |
|  icmp_ln890_847_reg_610 |    1   |
|  icmp_ln890_848_reg_596 |    1   |
|    icmp_ln890_reg_514   |    1   |
| indvar_flatten7_reg_179 |    5   |
|  indvar_flatten_reg_190 |    8   |
|local_D_V_addr_87_reg_614|    5   |
|local_D_V_addr_88_reg_619|    5   |
|  local_D_V_addr_reg_536 |    5   |
| local_D_V_load_1_reg_624|   128  |
| select_ln890_44_reg_527 |    4   |
|   trunc_ln890_reg_532   |    2   |
|       v1_V_reg_223      |   32   |
|    v2_V_1777_reg_249    |   32   |
|    v2_V_1778_reg_236    |   32   |
|       v2_V_reg_262      |   32   |
+-------------------------+--------+
|          Total          |   509  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_140 |  p2  |   3  |  128 |   384  ||    14   |
| grp_access_fu_154 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_154 |  p2  |   3  |   0  |    0   ||    14   |
|    c4_V_reg_275   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   410  || 1.67943 ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   157  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   57   |
|  Register |    -   |    -   |   509  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   509  |   214  |
+-----------+--------+--------+--------+--------+
