INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janak/Lab10/4-bit Add_Sub/4-bit Add_Sub.srcs/sim_1/new/Add_Sub_4_bit_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_4_bit_Sim
