/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [12:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = celloutsig_0_0z[6] ? in_data[60] : celloutsig_0_0z[5];
  assign celloutsig_0_9z = ~(celloutsig_0_8z & celloutsig_0_7z[0]);
  assign celloutsig_0_22z = ~(celloutsig_0_0z[2] & celloutsig_0_9z);
  assign celloutsig_0_8z = !(celloutsig_0_0z[4] ? celloutsig_0_0z[0] : celloutsig_0_1z);
  assign celloutsig_1_4z = ~((in_data[156] | in_data[162]) & celloutsig_1_3z);
  assign celloutsig_1_19z = celloutsig_1_0z[10] ^ celloutsig_1_0z[2];
  assign celloutsig_0_17z = ~(celloutsig_0_16z[0] ^ celloutsig_0_6z);
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_5z[6:3], celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_0z[1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_12z } == { _00_[3:0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_1_5z = { celloutsig_1_1z[9:0], celloutsig_1_3z } == in_data[133:123];
  assign celloutsig_0_12z = { _00_[3], _00_, celloutsig_0_8z } <= { in_data[2:1], _00_ };
  assign celloutsig_0_18z = { in_data[29:24], celloutsig_0_17z, celloutsig_0_1z } <= { celloutsig_0_13z[9:4], celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_1_18z = { celloutsig_1_1z[9:0], celloutsig_1_4z } && { celloutsig_1_1z[6:3], celloutsig_1_12z };
  assign celloutsig_0_0z = in_data[58:51] % { 1'h1, in_data[93:87] };
  assign celloutsig_0_4z = { celloutsig_0_2z[5:4], celloutsig_0_2z } % { 1'h1, celloutsig_0_2z[1:0], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[150:135] % { 1'h1, in_data[187:173] };
  assign celloutsig_0_5z = celloutsig_0_4z[9:1] % { 1'h1, in_data[37:30] };
  assign celloutsig_0_13z = celloutsig_0_2z[4] ? { celloutsig_0_5z, celloutsig_0_9z } : { celloutsig_0_2z[8:5], 1'h0, celloutsig_0_2z[3:0], celloutsig_0_8z };
  assign celloutsig_0_16z = celloutsig_0_2z[3] ? celloutsig_0_4z[4:2] : celloutsig_0_13z[5:3];
  assign celloutsig_1_1z = celloutsig_1_0z[10] ? in_data[177:159] : in_data[126:108];
  assign celloutsig_1_2z = ~ { celloutsig_1_0z[14:13], celloutsig_1_1z };
  assign celloutsig_0_3z = | celloutsig_0_2z[6:0];
  assign celloutsig_0_6z = | { celloutsig_0_4z[3:1], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_11z = | { in_data[94:81], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_3z = ~^ celloutsig_1_1z[17:6];
  assign celloutsig_1_9z = { celloutsig_1_1z[18:10], celloutsig_1_3z } - { celloutsig_1_1z[18:10], celloutsig_1_5z };
  assign celloutsig_1_12z = celloutsig_1_2z[14:8] - { celloutsig_1_9z[4:0], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_7z = { celloutsig_0_0z[6], celloutsig_0_1z, celloutsig_0_6z } - celloutsig_0_2z[5:3];
  assign celloutsig_0_23z = { celloutsig_0_13z[4:1], celloutsig_0_17z, celloutsig_0_20z, _00_, celloutsig_0_11z, celloutsig_0_22z } - { celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_2z = { celloutsig_0_0z[7], celloutsig_0_0z } - in_data[45:37];
  assign celloutsig_0_15z = { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z } ^ { celloutsig_0_4z[9:7], celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
