Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 24 11:34:35 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: row1/clk_scaled_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: row1/prescaler_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: row1/prescaler_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: row1/prescaler_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: row1/prescaler_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: row1/prescaler_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: row1/prescaler_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: row1/prescaler_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: row1/prescaler_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: row1/prescaler_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: row1/prescaler_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: row1/prescaler_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: timer1/slow_clk_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.728        0.000                      0                   36        0.229        0.000                      0                   36        3.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.771        0.000                      0                   21        0.229        0.000                      0                   21        3.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.728        0.000                      0                   15        0.590        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.881 r  row1/prescaler_reg[1]/Q
                         net (fo=1, routed)           0.539     6.420    row1/prescaler_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.094 r  row1/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    row1/prescaler_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  row1/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    row1/prescaler_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  row1/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    row1/prescaler_reg[8]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.656 r  row1/prescaler_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.656    row1/prescaler_reg[12]_i_1_n_6
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[13]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y46         FDCE (Setup_fdce_C_D)        0.062    13.427    row1/prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.881 r  row1/prescaler_reg[1]/Q
                         net (fo=1, routed)           0.539     6.420    row1/prescaler_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.094 r  row1/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    row1/prescaler_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  row1/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    row1/prescaler_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  row1/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    row1/prescaler_reg[8]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.561 r  row1/prescaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.561    row1/prescaler_reg[12]_i_1_n_5
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y46         FDCE (Setup_fdce_C_D)        0.062    13.427    row1/prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.881 r  row1/prescaler_reg[1]/Q
                         net (fo=1, routed)           0.539     6.420    row1/prescaler_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.094 r  row1/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    row1/prescaler_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  row1/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    row1/prescaler_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  row1/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    row1/prescaler_reg[8]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.545 r  row1/prescaler_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.545    row1/prescaler_reg[12]_i_1_n_7
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[12]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y46         FDCE (Setup_fdce_C_D)        0.062    13.427    row1/prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.881 r  row1/prescaler_reg[1]/Q
                         net (fo=1, routed)           0.539     6.420    row1/prescaler_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.094 r  row1/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    row1/prescaler_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  row1/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    row1/prescaler_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.542 r  row1/prescaler_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.542    row1/prescaler_reg[8]_i_1_n_6
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[9]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y45         FDCE (Setup_fdce_C_D)        0.062    13.427    row1/prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.557ns (74.290%)  route 0.539ns (25.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.881 r  row1/prescaler_reg[1]/Q
                         net (fo=1, routed)           0.539     6.420    row1/prescaler_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.094 r  row1/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    row1/prescaler_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  row1/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    row1/prescaler_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.521 r  row1/prescaler_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.521    row1/prescaler_reg[8]_i_1_n_4
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[11]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y45         FDCE (Setup_fdce_C_D)        0.062    13.427    row1/prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 1.483ns (73.349%)  route 0.539ns (26.651%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.881 r  row1/prescaler_reg[1]/Q
                         net (fo=1, routed)           0.539     6.420    row1/prescaler_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.094 r  row1/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    row1/prescaler_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  row1/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    row1/prescaler_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.447 r  row1/prescaler_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.447    row1/prescaler_reg[8]_i_1_n_5
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[10]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y45         FDCE (Setup_fdce_C_D)        0.062    13.427    row1/prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 1.467ns (73.136%)  route 0.539ns (26.864%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.881 r  row1/prescaler_reg[1]/Q
                         net (fo=1, routed)           0.539     6.420    row1/prescaler_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.094 r  row1/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    row1/prescaler_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  row1/prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    row1/prescaler_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.431 r  row1/prescaler_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.431    row1/prescaler_reg[8]_i_1_n_7
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[8]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y45         FDCE (Setup_fdce_C_D)        0.062    13.427    row1/prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 1.464ns (73.096%)  route 0.539ns (26.904%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.881 r  row1/prescaler_reg[1]/Q
                         net (fo=1, routed)           0.539     6.420    row1/prescaler_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.094 r  row1/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    row1/prescaler_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.428 r  row1/prescaler_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.428    row1/prescaler_reg[4]_i_1_n_6
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y44         FDCE (Setup_fdce_C_D)        0.062    13.427    row1/prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 1.443ns (72.811%)  route 0.539ns (27.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.881 r  row1/prescaler_reg[1]/Q
                         net (fo=1, routed)           0.539     6.420    row1/prescaler_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.094 r  row1/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    row1/prescaler_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.407 r  row1/prescaler_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.407    row1/prescaler_reg[4]_i_1_n_4
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[7]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y44         FDCE (Setup_fdce_C_D)        0.062    13.427    row1/prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 1.369ns (71.756%)  route 0.539ns (28.244%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.881 r  row1/prescaler_reg[1]/Q
                         net (fo=1, routed)           0.539     6.420    row1/prescaler_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.094 r  row1/prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    row1/prescaler_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.333 r  row1/prescaler_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.333    row1/prescaler_reg[4]_i_1_n_5
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[6]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y44         FDCE (Setup_fdce_C_D)        0.062    13.427    row1/prescaler_reg[6]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  6.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 timer1/slow_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/slow_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.989%)  route 0.135ns (42.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.593     1.505    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  timer1/slow_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  timer1/slow_clk_reg[1]/Q
                         net (fo=5, routed)           0.135     1.780    timer1/slow_clk_reg_n_0_[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  timer1/slow_clk[5]_i_1/O
                         net (fo=1, routed)           0.000     1.825    timer1/plusOp[5]
    SLICE_X41Y42         FDRE                                         r  timer1/slow_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     2.021    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  timer1/slow_clk_reg[5]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.092     1.597    timer1/slow_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 timer1/slow_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/slow_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.593     1.505    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  timer1/slow_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  timer1/slow_clk_reg[1]/Q
                         net (fo=5, routed)           0.169     1.815    timer1/slow_clk_reg_n_0_[1]
    SLICE_X41Y42         LUT5 (Prop_lut5_I2_O)        0.043     1.858 r  timer1/slow_clk[4]_i_1/O
                         net (fo=1, routed)           0.000     1.858    timer1/plusOp[4]
    SLICE_X41Y42         FDRE                                         r  timer1/slow_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     2.021    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  timer1/slow_clk_reg[4]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.107     1.612    timer1/slow_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer1/slow_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/slow_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.593     1.505    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  timer1/slow_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  timer1/slow_clk_reg[1]/Q
                         net (fo=5, routed)           0.169     1.815    timer1/slow_clk_reg_n_0_[1]
    SLICE_X41Y42         LUT4 (Prop_lut4_I0_O)        0.045     1.860 r  timer1/slow_clk[3]_i_1/O
                         net (fo=1, routed)           0.000     1.860    timer1/plusOp[3]
    SLICE_X41Y42         FDRE                                         r  timer1/slow_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     2.021    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  timer1/slow_clk_reg[3]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.092     1.597    timer1/slow_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  row1/prescaler_reg[2]/Q
                         net (fo=1, routed)           0.121     1.768    row1/prescaler_reg_n_0_[2]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  row1/prescaler_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    row1/prescaler_reg[0]_i_1_n_5
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[2]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X40Y43         FDCE (Hold_fdce_C_D)         0.105     1.611    row1/prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  row1/prescaler_reg[6]/Q
                         net (fo=2, routed)           0.133     1.779    row1/prescaler_reg[6]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  row1/prescaler_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    row1/prescaler_reg[4]_i_1_n_5
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[6]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X40Y44         FDCE (Hold_fdce_C_D)         0.105     1.611    row1/prescaler_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  row1/prescaler_reg[10]/Q
                         net (fo=2, routed)           0.134     1.780    row1/prescaler_reg[10]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  row1/prescaler_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    row1/prescaler_reg[8]_i_1_n_5
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[10]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X40Y45         FDCE (Hold_fdce_C_D)         0.105     1.611    row1/prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  row1/prescaler_reg[14]/Q
                         net (fo=2, routed)           0.134     1.780    row1/prescaler_reg[14]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  row1/prescaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    row1/prescaler_reg[12]_i_1_n_5
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X40Y46         FDCE (Hold_fdce_C_D)         0.105     1.611    row1/prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  row1/prescaler_reg[2]/Q
                         net (fo=1, routed)           0.121     1.768    row1/prescaler_reg_n_0_[2]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.912 r  row1/prescaler_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    row1/prescaler_reg[0]_i_1_n_4
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[3]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X40Y43         FDCE (Hold_fdce_C_D)         0.105     1.611    row1/prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  row1/prescaler_reg[6]/Q
                         net (fo=2, routed)           0.133     1.779    row1/prescaler_reg[6]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.923 r  row1/prescaler_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    row1/prescaler_reg[4]_i_1_n_4
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[7]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X40Y44         FDCE (Hold_fdce_C_D)         0.105     1.611    row1/prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  row1/prescaler_reg[10]/Q
                         net (fo=2, routed)           0.134     1.780    row1/prescaler_reg[10]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.924 r  row1/prescaler_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    row1/prescaler_reg[8]_i_1_n_4
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[11]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X40Y45         FDCE (Hold_fdce_C_D)         0.105     1.611    row1/prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_8ns }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_8ns_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y43    row1/prescaler_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y45    row1/prescaler_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y45    row1/prescaler_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y46    row1/prescaler_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y46    row1/prescaler_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y46    row1/prescaler_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y43    row1/prescaler_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y43    row1/prescaler_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y43    row1/prescaler_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y42    timer1/slow_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y42    timer1/slow_clk_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y42    timer1/slow_clk_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y42    timer1/slow_clk_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y42    timer1/slow_clk_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y42    timer1/slow_clk_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    row1/prescaler_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    row1/prescaler_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    row1/prescaler_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    row1/prescaler_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    row1/prescaler_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    row1/prescaler_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    row1/prescaler_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    row1/prescaler_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    row1/prescaler_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    row1/prescaler_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    row1/prescaler_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    row1/prescaler_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    row1/prescaler_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    row1/prescaler_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.704ns (25.084%)  route 2.103ns (74.916%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.881 f  row1/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.100     6.981    row1/prescaler_reg[5]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.105 f  row1/clk_scaled_reg_i_3/O
                         net (fo=1, routed)           0.402     7.507    row1/clk_scaled_reg_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.631 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.601     8.232    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y46         FDCE                                         f  row1/prescaler_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[12]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    row1/prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.704ns (25.084%)  route 2.103ns (74.916%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.881 f  row1/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.100     6.981    row1/prescaler_reg[5]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.105 f  row1/clk_scaled_reg_i_3/O
                         net (fo=1, routed)           0.402     7.507    row1/clk_scaled_reg_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.631 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.601     8.232    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y46         FDCE                                         f  row1/prescaler_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[13]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    row1/prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.704ns (25.084%)  route 2.103ns (74.916%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.881 f  row1/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.100     6.981    row1/prescaler_reg[5]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.105 f  row1/clk_scaled_reg_i_3/O
                         net (fo=1, routed)           0.402     7.507    row1/clk_scaled_reg_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.631 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.601     8.232    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y46         FDCE                                         f  row1/prescaler_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    row1/prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.704ns (24.963%)  route 2.116ns (75.037%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.881 f  row1/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.100     6.981    row1/prescaler_reg[5]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.105 f  row1/clk_scaled_reg_i_3/O
                         net (fo=1, routed)           0.402     7.507    row1/clk_scaled_reg_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.631 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.614     8.245    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y44         FDCE                                         f  row1/prescaler_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[4]/C
                         clock pessimism              0.454    13.425    
                         clock uncertainty           -0.035    13.390    
    SLICE_X40Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.985    row1/prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.704ns (24.963%)  route 2.116ns (75.037%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.881 f  row1/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.100     6.981    row1/prescaler_reg[5]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.105 f  row1/clk_scaled_reg_i_3/O
                         net (fo=1, routed)           0.402     7.507    row1/clk_scaled_reg_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.631 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.614     8.245    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y44         FDCE                                         f  row1/prescaler_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/C
                         clock pessimism              0.454    13.425    
                         clock uncertainty           -0.035    13.390    
    SLICE_X40Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.985    row1/prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.704ns (24.963%)  route 2.116ns (75.037%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.881 f  row1/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.100     6.981    row1/prescaler_reg[5]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.105 f  row1/clk_scaled_reg_i_3/O
                         net (fo=1, routed)           0.402     7.507    row1/clk_scaled_reg_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.631 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.614     8.245    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y44         FDCE                                         f  row1/prescaler_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[6]/C
                         clock pessimism              0.454    13.425    
                         clock uncertainty           -0.035    13.390    
    SLICE_X40Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.985    row1/prescaler_reg[6]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.704ns (24.963%)  route 2.116ns (75.037%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.881 f  row1/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.100     6.981    row1/prescaler_reg[5]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.105 f  row1/clk_scaled_reg_i_3/O
                         net (fo=1, routed)           0.402     7.507    row1/clk_scaled_reg_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.631 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.614     8.245    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y44         FDCE                                         f  row1/prescaler_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[7]/C
                         clock pessimism              0.454    13.425    
                         clock uncertainty           -0.035    13.390    
    SLICE_X40Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.985    row1/prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.704ns (25.408%)  route 2.067ns (74.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.881 f  row1/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.100     6.981    row1/prescaler_reg[5]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.105 f  row1/clk_scaled_reg_i_3/O
                         net (fo=1, routed)           0.402     7.507    row1/clk_scaled_reg_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.631 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.565     8.196    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y45         FDCE                                         f  row1/prescaler_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[10]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    row1/prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.704ns (25.408%)  route 2.067ns (74.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.881 f  row1/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.100     6.981    row1/prescaler_reg[5]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.105 f  row1/clk_scaled_reg_i_3/O
                         net (fo=1, routed)           0.402     7.507    row1/clk_scaled_reg_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.631 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.565     8.196    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y45         FDCE                                         f  row1/prescaler_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[11]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    row1/prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 row1/prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.704ns (25.408%)  route 2.067ns (74.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.757     5.425    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     5.881 f  row1/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.100     6.981    row1/prescaler_reg[5]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.105 f  row1/clk_scaled_reg_i_3/O
                         net (fo=1, routed)           0.402     7.507    row1/clk_scaled_reg_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.631 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.565     8.196    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y45         FDCE                                         f  row1/prescaler_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.579    12.971    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[8]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.960    row1/prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  4.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.218%)  route 0.328ns (63.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.647 f  row1/prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.766    row1/prescaler_reg[14]
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.811 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.209     2.019    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y43         FDCE                                         f  row1/prescaler_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[0]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    row1/prescaler_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.218%)  route 0.328ns (63.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.647 f  row1/prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.766    row1/prescaler_reg[14]
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.811 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.209     2.019    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y43         FDCE                                         f  row1/prescaler_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    row1/prescaler_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.218%)  route 0.328ns (63.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.647 f  row1/prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.766    row1/prescaler_reg[14]
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.811 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.209     2.019    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y43         FDCE                                         f  row1/prescaler_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    row1/prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.218%)  route 0.328ns (63.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.647 f  row1/prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.766    row1/prescaler_reg[14]
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.811 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.209     2.019    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y43         FDCE                                         f  row1/prescaler_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  row1/prescaler_reg[3]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    row1/prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.148%)  route 0.329ns (63.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.647 f  row1/prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.766    row1/prescaler_reg[14]
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.811 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.210     2.020    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y45         FDCE                                         f  row1/prescaler_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[10]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    row1/prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.148%)  route 0.329ns (63.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.647 f  row1/prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.766    row1/prescaler_reg[14]
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.811 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.210     2.020    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y45         FDCE                                         f  row1/prescaler_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[11]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    row1/prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.148%)  route 0.329ns (63.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.647 f  row1/prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.766    row1/prescaler_reg[14]
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.811 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.210     2.020    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y45         FDCE                                         f  row1/prescaler_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[8]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    row1/prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.148%)  route 0.329ns (63.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.647 f  row1/prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.766    row1/prescaler_reg[14]
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.811 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.210     2.020    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y45         FDCE                                         f  row1/prescaler_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row1/prescaler_reg[9]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    row1/prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.636%)  route 0.336ns (64.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.647 f  row1/prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.766    row1/prescaler_reg[14]
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.811 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.217     2.028    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y44         FDCE                                         f  row1/prescaler_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[4]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    row1/prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 row1/prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row1/prescaler_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.636%)  route 0.336ns (64.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.506    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  row1/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.647 f  row1/prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.766    row1/prescaler_reg[14]
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.811 f  row1/clk_scaled_reg_i_2/O
                         net (fo=16, routed)          0.217     2.028    row1/clk_scaled_reg_i_2_n_0
    SLICE_X40Y44         FDCE                                         f  row1/prescaler_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.863     2.022    row1/clk_8ns_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  row1/prescaler_reg[5]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    row1/prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.598    





