Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri May 23 13:55:32 2025
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            7 |
| No           | No                    | Yes                    |            1386 |          612 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               9 |            4 |
| Yes          | No                    | Yes                    |             112 |           36 |
| Yes          | Yes                   | No                     |              12 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------------+------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |             Enable Signal            |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+--------------------------------------+------------------------------------+------------------+----------------+--------------+
|  im/scan_seg_1/clkout_reg_n_0 |                                      | top/wb_0/rst                       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                |                                      |                                    |                2 |              3 |         1.50 |
|  cpu_clk_40_BUFG              |                                      |                                    |                3 |              3 |         1.00 |
|  cpu_clk_40_BUFG              | top/mem_wb_0/rd_index_out_reg[0]_0   | top/wb_0/rst                       |                4 |              4 |         1.00 |
| ~cpu_clk_40_BUFG              |                                      |                                    |                2 |              4 |         2.00 |
|  top/if_id_0/E[0]             |                                      | top/mem_wb_0/AR[0]                 |                2 |              5 |         2.50 |
|  cpu_clk_40_BUFG              | top/mem_wb_0/rd_index_out_reg[3]_0   | top/wb_0/rst                       |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                | debounce_R15/delay_cnt[20]_i_2_n_0   |                                    |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG                | debounce_R15/delay_cnt[20]_i_2_n_0   | debounce_R15/delay_cnt[20]_i_1_n_0 |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                |                                      | top/wb_0/rst                       |               13 |             38 |         2.92 |
|  cpu_clk_40_BUFG              | top/id_alu_0/inst_index_out_reg[2]_1 | top/wb_0/rst                       |               28 |            101 |         3.61 |
|  cpu_clk_40_BUFG              |                                      | top/wb_0/rst                       |              597 |           1345 |         2.25 |
+-------------------------------+--------------------------------------+------------------------------------+------------------+----------------+--------------+


