# 1 "arch/arm/boot/dts/imx6sl-wario.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx6sl-wario.dts"
/dts-v1/;

# 1 "arch/arm/boot/dts/imx6sl.dtsi" 1
# 10 "arch/arm/boot/dts/imx6sl.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 11 "arch/arm/boot/dts/imx6sl.dtsi" 2
# 1 "arch/arm/boot/dts/imx6sl-pinfunc.h" 1
# 12 "arch/arm/boot/dts/imx6sl.dtsi" 2
# 1 "/home/molly/kt3_ll_511_210/ll_511_210_build/kernel_imx/arch/arm/boot/dts/include/dt-bindings/clock/imx6sl-clock.h" 1
# 13 "arch/arm/boot/dts/imx6sl.dtsi" 2

/ {
 aliases {
  csi0 = &csi1;
  mmc1 = &usdhc1;
  mmc0 = &usdhc2;
  mmc2 = &usdhc3;
  mmc3 = &usdhc4;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  usbphy0 = &usbphy1;
  usbphy1 = &usbphy2;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0x0>;
   next-level-cache = <&L2>;
   operating-points = <

    996000 1275000
    396000 975000
   >;
   fsl,soc-operating-points = <

    996000 1225000
    396000 1175000
   >;
   clock-latency = <61036>;
   clocks = <&clks 95>, <&clks 20>,
     <&clks 29>, <&clks 30>,
     <&clks 3>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys";
   arm-supply = <&reg_arm>;
   pu-supply = <&reg_pu>;
   soc-supply = <&reg_soc>;
  };
 };

 intc: interrupt-controller@00a01000 {
  compatible = "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  #address-cells = <1>;
  #size-cells = <1>;
  interrupt-controller;
  reg = <0x00a01000 0x1000>,
        <0x00a00100 0x100>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  ckil {
   compatible = "fixed-clock";
   clock-frequency = <32768>;
  };

  osc {
   compatible = "fixed-clock";
   clock-frequency = <24000000>;
  };
 };

 pu_dummy: pudummy_reg {
  compatible = "fsl,imx6-dummy-pureg";
 };

 reg_vbus_wakeup: usb_vbus_wakeup {
  compatible = "fsl,imx6-dummy-ldo2p5";
 };

 mxs_viim {
  compatible = "fsl,mxs_viim";
  reg = <0x02098000 0x1000>,
        <0x021bc000 0x1000>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&intc>;
  ranges;

  busfreq {
   compatible = "fsl,imx6_busfreq";
   clocks = <&clks 4>, <&clks 20>,
     <&clks 25>, <&clks 95>,
     <&clks 5>, <&clks 58>,
     <&clks 34>, <&clks 61>,
     <&clks 36>, <&clks 2>,
     <&clks 3>, <&clks 59>,
     <&clks 93>, <&clks 116>,
     <&clks 30>, <&clks 33>,
     <&clks 35>, <&clks 62>,
     <&clks 29>;
   clock-names = "pll2_bus", "pll2_pfd2_396m", "pll2_198m", "arm", "pll3_usb_otg", "periph",
    "periph_pre", "periph_clk2", "periph_clk2_sel", "osc", "pll1_sys", "periph2", "ahb", "ocram", "pll1_sw",
    "periph2_pre", "periph2_clk2_sel", "periph2_clk2", "step";
   fsl,max_ddr_freq = <400000000>;
  };

  L2: l2-cache@00a02000 {
   compatible = "arm,pl310-cache";
   reg = <0x00a02000 0x1000>;
   interrupts = <0 92 0x04>;
   cache-unified;
   cache-level = <2>;
   arm,tag-latency = <4 2 3>;
   arm,data-latency = <4 2 3>;
  };

  pmu {
   compatible = "arm,cortex-a9-pmu";
   interrupts = <0 94 0x04>;
  };

  aips1: aips-bus@02000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02000000 0x100000>;
   ranges;

   spba: spba-bus@02000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02000000 0x40000>;
    ranges;

    spdif: spdif@02004000 {
     compatible = "fsl,imx6sl-spdif",
      "fsl,imx35-spdif";
     reg = <0x02004000 0x4000>;
     interrupts = <0 52 0x04>;
     dmas = <&sdma 14 18 0>,
            <&sdma 15 18 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 122>,
            <&clks 2>,
            <&clks 122>,
            <&clks 0>, <&clks 0>, <&clks 0>,
            <&clks 63>,
            <&clks 0>, <&clks 0>,
            <&clks 136>;
     clock-names = "core", "rxtx0",
      "rxtx1", "rxtx2",
      "rxtx3", "rxtx4",
      "rxtx5", "rxtx6",
      "rxtx7", "dma";
     status = "disabled";
    };

    uart1: serial@02020000 {
     compatible = "fsl,imx6sl-uart", "fsl,imx21-uart";
     reg = <0x02020000 0x4000>;
     interrupts = <0 26 0x04>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart2: serial@02024000 {
     compatible = "fsl,imx6sl-uart", "fsl,imx21-uart";
     reg = <0x02024000 0x4000>;
     interrupts = <0 27 0x04>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ssi1: ssi@02028000 {
     compatible = "fsl,imx6sl-ssi","fsl,imx21-ssi";
     reg = <0x02028000 0x4000>;
     interrupts = <0 46 0x04>;
     clocks = <&clks 123>, <&clks 123>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 37 1 0>,
            <&sdma 38 1 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ssi2: ssi@0202c000 {
     compatible = "fsl,imx6sl-ssi","fsl,imx21-ssi";
     reg = <0x0202c000 0x4000>;
     interrupts = <0 47 0x04>;
     clocks = <&clks 124>, <&clks 124>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 41 1 0>,
            <&sdma 42 1 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ssi3: ssi@02030000 {
     compatible = "fsl,imx6sl-ssi","fsl,imx21-ssi";
     reg = <0x02030000 0x4000>;
     interrupts = <0 48 0x04>;
     clocks = <&clks 125>, <&clks 125>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 45 1 0>,
            <&sdma 46 1 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart3: serial@02034000 {
     compatible = "fsl,imx6sl-uart", "fsl,imx21-uart";
     reg = <0x02034000 0x4000>;
     interrupts = <0 28 0x04>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart4: serial@02038000 {
     compatible = "fsl,imx6sl-uart", "fsl,imx21-uart";
     reg = <0x02038000 0x4000>;
     interrupts = <0 29 0x04>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };
   };

   pwm1: pwm@02080000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
    reg = <0x02080000 0x4000>;
    interrupts = <0 83 0x04>;
    clocks = <&clks 117>,
      <&clks 117>;
    clock-names = "ipg", "per";
   };

   pwm2: pwm@02084000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
    reg = <0x02084000 0x4000>;
    interrupts = <0 84 0x04>;
    clocks = <&clks 118>,
      <&clks 118>;
    clock-names = "ipg", "per";
   };

   pwm3: pwm@02088000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
    reg = <0x02088000 0x4000>;
    interrupts = <0 85 0x04>;
    clocks = <&clks 119>,
      <&clks 119>;
    clock-names = "ipg", "per";
   };

   pwm4: pwm@0208c000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
    reg = <0x0208c000 0x4000>;
    interrupts = <0 86 0x04>;
    clocks = <&clks 120>,
      <&clks 120>;
    clock-names = "ipg", "per";
   };

   gpt: gpt@02098000 {
    compatible = "fsl,imx6sl-gpt";
    reg = <0x02098000 0x4000>;
    interrupts = <0 55 0x04>;
    clocks = <&clks 103>,
      <&clks 104>;
    clock-names = "ipg", "per";
   };

   gpio1: gpio@0209c000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x0209c000 0x4000>;
    interrupts = <0 66 0x04 0 67 0x04>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio2: gpio@020a0000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x020a0000 0x4000>;
    interrupts = <0 68 0x04 0 69 0x04>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio3: gpio@020a4000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x020a4000 0x4000>;
    interrupts = <0 70 0x04 0 71 0x04>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio4: gpio@020a8000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x020a8000 0x4000>;
    interrupts = <0 72 0x04 0 73 0x04>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio5: gpio@020ac000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x020ac000 0x4000>;
    interrupts = <0 74 0x04 0 75 0x04>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   kpp: kpp@020b8000 {
    compatible = "fsl,imx6sl-kpp", "fsl,imx21-kpp";
    reg = <0x020b8000 0x4000>;
    interrupts = <0 82 0x04>;
    clocks = <&clks 0>;
   };

   wdog1: wdog@020bc000 {
    compatible = "fsl,imx6sl-wdt", "fsl,imx21-wdt";
    reg = <0x020bc000 0x4000>;
    interrupts = <0 80 0x04>;
    clocks = <&clks 0>;
   };

   wdog2: wdog@020c0000 {
    compatible = "fsl,imx6sl-wdt", "fsl,imx21-wdt";
    reg = <0x020c0000 0x4000>;
    interrupts = <0 81 0x04>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   clks: ccm@020c4000 {
    compatible = "fsl,imx6sl-ccm";
    reg = <0x020c4000 0x4000>;
    interrupts = <0 87 0x04 0 88 0x04>;
    #clock-cells = <1>;
   };

   anatop: anatop@020c8000 {
    compatible = "fsl,imx6sl-anatop",
          "fsl,imx6q-anatop",
          "syscon", "simple-bus";
    reg = <0x020c8000 0x1000>;
    interrupts = <0 49 0x04 0 54 0x04 0 127 0x04>;

    regulator-1p1@110 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd1p1";
     regulator-min-microvolt = <800000>;
     regulator-max-microvolt = <1375000>;
     regulator-always-on;
     anatop-reg-offset = <0x110>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <4>;
     anatop-min-voltage = <800000>;
     anatop-max-voltage = <1375000>;
     anatop-enable-bit = <0>;
    };

    reg_3p0: regulator-3p0@120 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd3p0";
     regulator-min-microvolt = <2625000>;
     regulator-max-microvolt = <3400000>;
     anatop-reg-offset = <0x120>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2625000>;
     anatop-max-voltage = <3400000>;
     anatop-enable-bit = <0>;
    };

    regulator-2p5@130 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd2p5";
     regulator-min-microvolt = <2100000>;
     regulator-max-microvolt = <2850000>;
     regulator-always-on;
     anatop-reg-offset = <0x130>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2100000>;
     anatop-max-voltage = <2850000>;
     anatop-enable-bit = <0>;
    };

    reg_arm: regulator-vddcore@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "cpu";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <0>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <24>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    reg_pu: regulator-vddpu@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddpu";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <9>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <26>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    reg_soc: regulator-vddsoc@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddsoc";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <18>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <28>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };
   };

   tempmon: tempmon {
    compatible = "fsl,imx6sl-tempmon", "fsl,imx6q-tempmon";
    interrupts = <0 49 0x04>;
    fsl,tempmon = <&anatop>;
    fsl,tempmon-data = <&ocotp>;
    clocks = <&clks 5>;
   };

   usbphy1: usbphy@020c9000 {
    compatible = "fsl,imx6sl-usbphy", "fsl,imx23-usbphy";
    reg = <0x020c9000 0x1000>;
    interrupts = <0 44 0x04>;
    clocks = <&clks 10>;
    phy-3p0-supply = <&reg_3p0>;
    fsl,anatop = <&anatop>;
   };

   usbphy2: usbphy@020ca000 {
    compatible = "fsl,imx6sl-usbphy", "fsl,imx23-usbphy";
    reg = <0x020ca000 0x1000>;
    interrupts = <0 45 0x04>;
    clocks = <&clks 11>;
    phy-3p0-supply = <&reg_3p0>;
    fsl,anatop = <&anatop>;
   };

   usbphy_nop1: usbphy_nop1 {
    compatible = "usb-nop-xceiv";
    clocks = <&clks 10>;
    clock-names = "main_clk";
   };

   snvs@020cc000 {
    compatible = "fsl,sec-v4.0-mon", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x020cc000 0x4000>;

    snvs-rtc-lp@34 {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     reg = <0x34 0x58>;
     interrupts = <0 19 0x04 0 20 0x04>;
    };
   };

   epit1: epit@020d0000 {
    reg = <0x020d0000 0x4000>;
    interrupts = <0 56 0x04>;
   };

   epit2: epit@020d4000 {
    reg = <0x020d4000 0x4000>;
    interrupts = <0 57 0x04>;
   };

   src: src@020d8000 {
    compatible = "fsl,imx6sl-src", "fsl,imx51-src";
    reg = <0x020d8000 0x4000>;
    interrupts = <0 91 0x04 0 96 0x04>;
    #reset-cells = <1>;
   };

   ocrams: sram@00900000 {
    compatible = "fsl,lpm-sram";
    reg = <0x00900000 0x4000>;
    clocks = <&clks 116>;
    clock-names = "ocram";
   };

   ocrams_ddr: sram@00904000 {
    compatible = "fsl,ddr-lpm-sram";
    reg = <0x00904000 0x1000>;
    clocks = <&clks 116>;
    clock-names = "ocram";
   };

   ocram: sram@00905000 {
    compatible = "mmio-sram";
    reg = <0x00905000 0x1B000>;
    clocks = <&clks 116>;
    clock-names = "ocram";
   };

   gpc: gpc@020dc000 {
    compatible = "fsl,imx6sl-gpc", "fsl,imx6q-gpc";
    reg = <0x020dc000 0x4000>;
    interrupts = <0 89 0x04>;
    clocks = <&clks 80>, <&clks 105>,
     <&clks 63>, <&clks 113>,
     <&clks 114>, <&clks 112>,
     <&clks 115>, <&clks 111>;
    clock-names = "gpu2d_podf", "gpu2d_ovg", "ipg", "lcd_axi",
      "lcd_pix", "epdc_axi", "epdc_pix", "pxp_axi";
    pu-supply = <&reg_pu>;
   };

   gpr: iomuxc-gpr@020e0000 {
    compatible = "fsl,imx6sl-iomuxc-gpr", "syscon";
    reg = <0x020e0000 0x38>;
   };

   iomuxc: iomuxc@020e0000 {
    compatible = "fsl,imx6sl-iomuxc";
    reg = <0x020e0000 0x4000>;
   };

   csi1: csi@020e4000 {
    compatible = "fsl,imx6sl-csi";
    reg = <0x020e4000 0x4000>;
    interrupts = <0 7 0x04>;
    clocks = <&clks 0>,
     <&clks 0>,
     <&clks 0>;
    clock-names = "disp-axi", "csi_mclk", "dcic";
    status = "disabled";
   };

   spdc: spdc@020e8000 {
    reg = <0x020e8000 0x4000>;
    interrupts = <0 6 0x04>;
   };

   sdma: sdma@020ec000 {
    compatible = "fsl,imx6sl-sdma", "fsl,imx35-sdma";
    reg = <0x020ec000 0x4000>;
    interrupts = <0 2 0x04>;
    clocks = <&clks 121>,
      <&clks 121>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    iram = <&ocram>;

    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
   };

   pxp: pxp@020f0000 {
    compatible = "fsl,imx6sl-pxp-dma", "fsl,imx6dl-pxp-dma";
    reg = <0x020f0000 0x4000>;
    interrupts = <0 98 0x04>;
    clocks = <&clks 111>, <&clks 0>;
    clock-names = "pxp-axi", "disp-axi";
    status = "disabled";
   };

   epdc: epdc@020f4000 {
    compatible = "fsl,imx6sl-epdc", "fsl,imx6dl-epdc";
    reg = <0x020f4000 0x4000>;
    interrupts = <0 97 0x04>;
    clocks = <&clks 112>,
      <&clks 115>;
    clock-names = "epdc_axi", "epdc_pix";
   };

   dcp: dcp@020fc000 {
    reg = <0x020fc000 0x4000>;
    interrupts = <0 99 0x04>;
   };
  };

  aips2: aips-bus@02100000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02100000 0x100000>;
   ranges;

   usbotg1: usb@02184000 {
    compatible = "fsl,imx6sl-usb", "fsl,imx27-usb";
    reg = <0x02184000 0x200>;
    interrupts = <0 43 0x04>;
    clocks = <&clks 128>;
    fsl,usbphy = <&usbphy1>;
    fsl,usbmisc = <&usbmisc 0>;
    fsl,anatop = <&anatop>;
    status = "disabled";
   };

   usbotg2: usb@02184200 {
    compatible = "fsl,imx6sl-usb", "fsl,imx27-usb";
    reg = <0x02184200 0x200>;
    interrupts = <0 42 0x04>;
    clocks = <&clks 128>;
    fsl,usbphy = <&usbphy2>;
    fsl,usbmisc = <&usbmisc 1>;
    status = "disabled";
   };

   usbh: usb@02184400 {
    compatible = "fsl,imx6sl-usb", "fsl,imx27-usb";
    reg = <0x02184400 0x200>;
    interrupts = <0 40 0x04>;
    clocks = <&clks 128>;
    fsl,usbmisc = <&usbmisc 2>;
    phy_type = "hsic";
    fsl,usbphy = <&usbphy_nop1>;
    fsl,anatop = <&anatop>;
    status = "disabled";
   };

   usbmisc: usbmisc@02184800 {
    #index-cells = <1>;
    compatible = "fsl,imx6sl-usbmisc", "fsl,imx6q-usbmisc";
    reg = <0x02184800 0x200>;
    clocks = <&clks 128>;
    vbus-wakeup-supply = <&reg_vbus_wakeup>;
   };
   usdhc1: usdhc@02190000 {
    compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
    reg = <0x02190000 0x4000>;
    interrupts = <0 22 0x04>;
    clocks = <&clks 129>,
      <&clks 129>,
      <&clks 129>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: usdhc@02194000 {
    compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
    reg = <0x02194000 0x4000>;
    interrupts = <0 23 0x04>;
    clocks = <&clks 130>,
      <&clks 130>,
      <&clks 130>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: usdhc@02198000 {
    compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
    reg = <0x02198000 0x4000>;
    interrupts = <0 24 0x04>;
    clocks = <&clks 131>,
      <&clks 131>,
      <&clks 131>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc4: usdhc@0219c000 {
    compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
    reg = <0x0219c000 0x4000>;
    interrupts = <0 25 0x04>;
    clocks = <&clks 132>,
      <&clks 132>,
      <&clks 132>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   i2c1: i2c@021a0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c";
    reg = <0x021a0000 0x4000>;
    interrupts = <0 36 0x04>;
    clocks = <&clks 106>;
    status = "disabled";
   };

   i2c2: i2c@021a4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c";
    reg = <0x021a4000 0x4000>;
    interrupts = <0 37 0x04>;
    clocks = <&clks 107>;
    status = "disabled";
   };

   i2c3: i2c@021a8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c";
    reg = <0x021a8000 0x4000>;
    interrupts = <0 38 0x04>;
    clocks = <&clks 108>;
    status = "disabled";
   };

   mmdc: mmdc@021b0000 {
    compatible = "fsl,imx6sl-mmdc", "fsl,imx6q-mmdc";
    reg = <0x021b0000 0x4000>;
   };

   rng: rng@021b4000 {
    compatible = "fsl,imx6sl-rng", "fsl,imx-rng", "imx-rng";
    reg = <0x021b4000 0x4000>;
    interrupts = <0 5 0x04>;
    clocks = <&clks 0>;
   };

   weim: weim@021b8000 {
    reg = <0x021b8000 0x4000>;
    interrupts = <0 14 0x04>;
   };

   ocotp: ocotp-ctrl@021bc000 {
    compatible = "syscon";
    reg = <0x021bc000 0x4000>;
    clocks = <&clks 109>;
   };

   ocotp-fuse@021bc000 {
    compatible = "fsl,imx6sl-ocotp", "fsl,imx6q-ocotp";
    reg = <0x021bc000 0x4000>;
    clocks = <&clks 109>;
   };

   audmux: audmux@021d8000 {
    compatible = "fsl,imx6sl-audmux", "fsl,imx31-audmux";
    reg = <0x021d8000 0x4000>;
    status = "disabled";
   };

  };
 };
};

&iomuxc {
 audmux {
  pinctrl_audmux_1: audmux-1 {
   fsl,pins = <
    0x054 0x2ac 0x000 0x0 0x0 0x4130B0
    0x05c 0x2b4 0x000 0x0 0x0 0x4130B0
    0x060 0x2b8 0x000 0x0 0x0 0x4110B0
    0x064 0x2bc 0x000 0x0 0x0 0x4130B0
    0x04c 0x2a4 0x000 0x0 0x0 0x4130B0
   >;
  };
 };

 csi1 {
  pinctrl_csi_0: csigrp-0 {
   fsl,pins = <
    0x0d8 0x3c8 0x000 0x3 0x0 0x110b0
    0x0d0 0x3c0 0x674 0x3 0x1 0x110b0
    0x0dc 0x3cc 0x678 0x3 0x1 0x110b0
    0x0d4 0x3c4 0x670 0x3 0x1 0x110b0
    0x114 0x404 0x654 0x3 0x0 0x110b0
    0x110 0x400 0x650 0x3 0x0 0x110b0
    0x0c4 0x3b4 0x64c 0x3 0x0 0x110b0
    0x0c0 0x3b0 0x648 0x3 0x0 0x110b0
    0x0bc 0x3ac 0x644 0x3 0x0 0x110b0
    0x0b8 0x3a8 0x640 0x3 0x0 0x110b0
    0x0b4 0x3a4 0x63c 0x3 0x0 0x110b0
    0x0b0 0x3a0 0x638 0x3 0x0 0x110b0
    0x094 0x384 0x634 0x3 0x0 0x110b0
    0x090 0x380 0x630 0x3 0x0 0x110b0
    0x11c 0x40c 0x000 0x5 0x0 0x80000000
    0x118 0x408 0x000 0x5 0x0 0x80000000
   >;
  };
 };

 ecspi1 {
  pinctrl_ecspi1_1: ecspi1grp-1 {
   fsl,pins = <
    0x068 0x358 0x684 0x0 0x0 0x100b1
    0x06c 0x35c 0x688 0x0 0x0 0x100b1
    0x070 0x360 0x67c 0x0 0x0 0x100b1
   >;
  };
 };

 epdc {
  pinctrl_epdc_0: epdcgrp-0 {
   fsl,pins = <
    0x090 0x380 0x000 0x0 0x0 0x80000000
    0x094 0x384 0x000 0x0 0x0 0x80000000
    0x0b0 0x3a0 0x000 0x0 0x0 0x80000000
    0x0b4 0x3a4 0x000 0x0 0x0 0x80000000
    0x0b8 0x3a8 0x000 0x0 0x0 0x80000000
    0x0bc 0x3ac 0x000 0x0 0x0 0x80000000
    0x0c0 0x3b0 0x000 0x0 0x0 0x80000000
    0x0c4 0x3b4 0x000 0x0 0x0 0x80000000
    0x0c8 0x3b8 0x000 0x0 0x0 0x80000000
    0x0cc 0x3bc 0x000 0x0 0x0 0x80000000
    0x098 0x388 0x000 0x0 0x0 0x80000000
    0x09c 0x38c 0x000 0x0 0x0 0x80000000
    0x0a0 0x390 0x000 0x0 0x0 0x80000000
    0x0a4 0x394 0x000 0x0 0x0 0x80000000
    0x0a8 0x398 0x000 0x0 0x0 0x80000000
    0x0ac 0x39c 0x000 0x0 0x0 0x80000000
    0x0d0 0x3c0 0x000 0x0 0x0 0x80000000
    0x0dc 0x3cc 0x000 0x0 0x0 0x80000000
    0x0d4 0x3c4 0x000 0x0 0x0 0x80000000
    0x0d8 0x3c8 0x000 0x0 0x0 0x80000000
    0x110 0x400 0x000 0x0 0x0 0x80000000
    0x118 0x408 0x000 0x0 0x0 0x80000000
    0x114 0x404 0x000 0x0 0x0 0x80000000
    0x11c 0x40c 0x000 0x0 0x0 0x80000000
    0x088 0x378 0x000 0x0 0x0 0x80000000
    0x100 0x3f0 0x000 0x0 0x0 0x80000000
    0x104 0x3f4 0x000 0x0 0x0 0x80000000
    0x108 0x3f8 0x000 0x0 0x0 0x80000000
   >;
  };
 };

 fec {
  pinctrl_fec_1: fecgrp-1 {
   fsl,pins = <
    0x12c 0x41c 0x000 0x0 0x0 0x1b0b0
    0x130 0x420 0x6f4 0x0 0x1 0x1b0b0
    0x128 0x418 0x704 0x0 0x1 0x1b0b0
    0x13c 0x42c 0x6f8 0x0 0x0 0x1b0b0
    0x140 0x430 0x6fc 0x0 0x1 0x1b0b0
    0x148 0x438 0x000 0x0 0x0 0x1b0b0
    0x14c 0x43c 0x000 0x0 0x0 0x1b0b0
    0x150 0x440 0x000 0x0 0x0 0x1b0b0
    0x134 0x424 0x000 0x0 0x0 0x4001b0a8
   >;
  };

  pinctrl_fec_1_sleep: fecgrp-1-sleep {
   fsl,pins = <
    0x12c 0x41c 0x000 0x5 0x0 0x3080
    0x128 0x418 0x000 0x5 0x0 0x3080
    0x13c 0x42c 0x000 0x5 0x0 0x3080
    0x140 0x430 0x000 0x5 0x0 0x3080
    0x148 0x438 0x000 0x5 0x0 0x3080
    0x14c 0x43c 0x000 0x5 0x0 0x3080
    0x150 0x440 0x000 0x5 0x0 0x3080
    0x134 0x424 0x000 0x5 0x0 0x3080
   >;
  };
 };

 i2c1 {
  pinctrl_i2c1_1: i2c1grp-1 {
   fsl,pins = <
    0x15c 0x44c 0x71c 0x0 0x2 0x4001b8b1
    0x160 0x450 0x720 0x0 0x2 0x4001b8b1
   >;
  };
 };

 i2c2 {
  pinctrl_i2c2_1: i2c2grp-1 {
   fsl,pins = <
    0x164 0x454 0x724 0x0 0x1 0x4001b8b1
    0x168 0x458 0x728 0x0 0x1 0x4001b8b1
   >;
  };
 };

 i2c3 {
  pinctrl_i2c3_1: i2c3grp-1 {
   fsl,pins = <
    0x108 0x3f8 0x72c 0x1 0x1 0x4001b8b1
    0x10c 0x3fc 0x730 0x1 0x1 0x4001b8b1
   >;
  };
 };

 kpp {
  pinctrl_kpp_1: kpp_grp_1 {
   fsl,pins = <
    0x18c 0x494 0x754 0x0 0x0 0x1b010
    0x190 0x498 0x758 0x0 0x0 0x1b010
    0x194 0x49c 0x75c 0x0 0x0 0x1b0b0
    0x16c 0x474 0x734 0x0 0x0 0x110b0
    0x170 0x478 0x738 0x0 0x0 0x110b0
    0x174 0x47c 0x73c 0x0 0x0 0x110b0
   >;
  };

  pinctrl_kpp_1_sleep: kpp_grp_1_sleep {
   fsl,pins = <
    0x18c 0x494 0x000 0x5 0x0 0x3080
    0x190 0x498 0x000 0x5 0x0 0x3080
    0x194 0x49c 0x000 0x5 0x0 0x3080
    0x16c 0x474 0x000 0x5 0x0 0x3080
    0x170 0x478 0x000 0x5 0x0 0x3080
    0x174 0x47c 0x000 0x5 0x0 0x3080
   >;
  };
 };

 lcdif {
  pinctrl_lcdif_dat_0: lcdifdatgrp-0 {
   fsl,pins = <
    0x1b0 0x4b8 0x778 0x0 0x1 0x1b0b0
    0x1b4 0x4bc 0x77c 0x0 0x1 0x1b0b0
    0x1e0 0x4e8 0x780 0x0 0x1 0x1b0b0
    0x1f4 0x4fc 0x784 0x0 0x1 0x1b0b0
    0x1f8 0x500 0x788 0x0 0x1 0x1b0b0
    0x1fc 0x504 0x78c 0x0 0x1 0x1b0b0
    0x200 0x508 0x790 0x0 0x1 0x1b0b0
    0x204 0x50c 0x794 0x0 0x1 0x1b0b0
    0x208 0x510 0x798 0x0 0x1 0x1b0b0
    0x20c 0x514 0x79c 0x0 0x1 0x1b0b0
    0x1b8 0x4c0 0x7a0 0x0 0x1 0x1b0b0
    0x1bc 0x4c4 0x7a4 0x0 0x1 0x1b0b0
    0x1c0 0x4c8 0x7a8 0x0 0x1 0x1b0b0
    0x1c4 0x4cc 0x7ac 0x0 0x1 0x1b0b0
    0x1c8 0x4d0 0x7b0 0x0 0x1 0x1b0b0
    0x1cc 0x4d4 0x7b4 0x0 0x1 0x1b0b0
    0x1d0 0x4d8 0x7b8 0x0 0x1 0x1b0b0
    0x1d4 0x4dc 0x7bc 0x0 0x1 0x1b0b0
    0x1d8 0x4e0 0x7c0 0x0 0x1 0x1b0b0
    0x1dc 0x4e4 0x7c4 0x0 0x1 0x1b0b0
    0x1e4 0x4ec 0x7c8 0x0 0x1 0x1b0b0
    0x1e8 0x4f0 0x7cc 0x0 0x1 0x1b0b0
    0x1ec 0x4f4 0x7d0 0x0 0x1 0x1b0b0
    0x1f0 0x4f8 0x7d4 0x0 0x1 0x1b0b0
   >;
  };

  pinctrl_lcdif_ctrl_0: lcdifctrlgrp-0 {
   fsl,pins = <
    0x1ac 0x4b4 0x000 0x0 0x0 0x1b0b0
    0x210 0x518 0x000 0x0 0x0 0x1b0b0
    0x214 0x51c 0x774 0x0 0x0 0x1b0b0
    0x21c 0x524 0x000 0x0 0x0 0x1b0b0
   >;
  };
 };

 pwm1 {
  pinctrl_pwm1_0: pwm1grp-0 {
   fsl,pins = <
    0x220 0x528 0x000 0x0 0x0 0x110b0
   >;
  };

  pinctrl_pwm1_0_sleep: pwm1grp-0-sleep {
   fsl,pins = <
    0x220 0x528 0x000 0x5 0x0 0x3080
   >;
  };
 };

 spdif {
  pinctrl_spdif_1: spdifgrp-1 {
   fsl,pins = <
    0x26c 0x574 0x000 0x4 0x0 0x80000000
   >;
  };
 };

 uart1 {
  pinctrl_uart1_1: uart1grp-1 {
   fsl,pins = <
    0x298 0x5a0 0x7fc 0x0 0x0 0x1b0b1
    0x29c 0x5a4 0x000 0x0 0x0 0x1b0b1
   >;
  };
 };

 uart4 {
  pinctrl_uart4_1: uart4grp-1 {
   fsl,pins = <
    0x244 0x54c 0x814 0x4 0x4 0x1b0b1
    0x248 0x550 0x000 0x4 0x0 0x1b0b1
    0x250 0x558 0x000 0x4 0x0 0x1b0b1
    0x24c 0x554 0x810 0x4 0x4 0x1b0b1
   >;
  };

  pinctrl_uart4dte_1: uart4dtegrp-1 {
   fsl,pins = <
    0x248 0x550 0x814 0x4 0x5 0x1b0b1
    0x244 0x54c 0x000 0x4 0x0 0x1b0b1
    0x24c 0x554 0x000 0x4 0x0 0x1b0b1
    0x250 0x558 0x810 0x4 0x5 0x1b0b1
   >;
  };
 };

 usbotg1 {
  pinctrl_usbotg1_1: usbotg1grp-1 {
   fsl,pins = <
    0x0e0 0x3d0 0x5dc 0x4 0x0 0x17059
   >;
  };

  pinctrl_usbotg1_2: usbotg1grp-2 {
   fsl,pins = <
    0x13c 0x42c 0x5dc 0x2 0x1 0x17059
   >;
  };

  pinctrl_usbotg1_3: usbotg1grp-3 {
   fsl,pins = <
    0x1b4 0x4bc 0x5dc 0x2 0x2 0x17059
   >;
  };

  pinctrl_usbotg1_4: usbotg1grp-4 {
   fsl,pins = <
    0x228 0x530 0x5dc 0x3 0x3 0x17059
   >;
  };

  pinctrl_usbotg1_5: usbotg1grp-5 {
   fsl,pins = <
    0x288 0x590 0x5dc 0x4 0x4 0x17059
   >;
  };
 };

 usbotg2 {
  pinctrl_usbotg2_1: usbotg2grp-1 {
   fsl,pins = <
    0x070 0x360 0x820 0x6 0x0 0x17059
   >;
  };

  pinctrl_usbotg2_2: usbotg2grp-2 {
   fsl,pins = <
    0x080 0x370 0x820 0x6 0x1 0x17059
   >;
  };

  pinctrl_usbotg2_3: usbotg2grp-3 {
   fsl,pins = <
    0x1a0 0x4a8 0x820 0x6 0x2 0x17059
   >;
  };

  pinctrl_usbotg2_4: usbotg2grp-4 {
   fsl,pins = <
    0x290 0x598 0x820 0x6 0x3 0x17059
   >;
  };
 };

 usdhc1 {
  pinctrl_usdhc1_1: usdhc1grp-1 {
   fsl,pins = <
    0x230 0x538 0x000 0x0 0x0 0x17059
    0x22c 0x534 0x000 0x0 0x0 0x10059
    0x234 0x53c 0x000 0x0 0x0 0x17059
    0x238 0x540 0x000 0x0 0x0 0x17059
    0x23c 0x544 0x000 0x0 0x0 0x17059
    0x240 0x548 0x000 0x0 0x0 0x17059
    0x244 0x54c 0x000 0x0 0x0 0x17059
    0x248 0x550 0x000 0x0 0x0 0x17059
    0x24c 0x554 0x000 0x0 0x0 0x17059
    0x250 0x558 0x000 0x0 0x0 0x17059
   >;
  };

  pinctrl_usdhc1_1_100mhz: usdhc1grp-1-100mhz {
   fsl,pins = <
    0x230 0x538 0x000 0x0 0x0 0x170b9
    0x22c 0x534 0x000 0x0 0x0 0x100b9
    0x234 0x53c 0x000 0x0 0x0 0x170b9
    0x238 0x540 0x000 0x0 0x0 0x170b9
    0x23c 0x544 0x000 0x0 0x0 0x170b9
    0x240 0x548 0x000 0x0 0x0 0x170b9
    0x244 0x54c 0x000 0x0 0x0 0x170b9
    0x248 0x550 0x000 0x0 0x0 0x170b9
    0x24c 0x554 0x000 0x0 0x0 0x170b9
    0x250 0x558 0x000 0x0 0x0 0x170b9
   >;
  };

  pinctrl_usdhc1_1_200mhz: usdhc1grp-1-200mhz {
   fsl,pins = <
    0x230 0x538 0x000 0x0 0x0 0x170f9
    0x22c 0x534 0x000 0x0 0x0 0x100f9
    0x234 0x53c 0x000 0x0 0x0 0x170f9
    0x238 0x540 0x000 0x0 0x0 0x170f9
    0x23c 0x544 0x000 0x0 0x0 0x170f9
    0x240 0x548 0x000 0x0 0x0 0x170f9
    0x244 0x54c 0x000 0x0 0x0 0x170f9
    0x248 0x550 0x000 0x0 0x0 0x170f9
    0x24c 0x554 0x000 0x0 0x0 0x170f9
    0x250 0x558 0x000 0x0 0x0 0x170f9
   >;
  };

 };

 usdhc2 {
  pinctrl_usdhc2_1: usdhc2grp-1 {
   fsl,pins = <
    0x258 0x560 0x000 0x0 0x0 0x17059
    0x254 0x55c 0x000 0x0 0x0 0x10059
    0x25c 0x564 0x000 0x0 0x0 0x17059
    0x260 0x568 0x000 0x0 0x0 0x17059
    0x264 0x56c 0x000 0x0 0x0 0x17059
    0x268 0x570 0x000 0x0 0x0 0x17059
   >;
  };

  pinctrl_usdhc2_1_100mhz: usdhc2grp-1-100mhz {
   fsl,pins = <
    0x258 0x560 0x000 0x0 0x0 0x170b9
    0x254 0x55c 0x000 0x0 0x0 0x100b9
    0x25c 0x564 0x000 0x0 0x0 0x170b9
    0x260 0x568 0x000 0x0 0x0 0x170b9
    0x264 0x56c 0x000 0x0 0x0 0x170b9
    0x268 0x570 0x000 0x0 0x0 0x170b9
   >;
  };

  pinctrl_usdhc2_1_200mhz: usdhc2grp-1-200mhz {
   fsl,pins = <
    0x258 0x560 0x000 0x0 0x0 0x170f9
    0x254 0x55c 0x000 0x0 0x0 0x100f9
    0x25c 0x564 0x000 0x0 0x0 0x170f9
    0x260 0x568 0x000 0x0 0x0 0x170f9
    0x264 0x56c 0x000 0x0 0x0 0x170f9
    0x268 0x570 0x000 0x0 0x0 0x170f9
   >;
  };
 };

 usdhc3 {
  pinctrl_usdhc3_1: usdhc3grp-1 {
   fsl,pins = <
    0x284 0x58c 0x000 0x0 0x0 0x17059
    0x280 0x588 0x000 0x0 0x0 0x10059
    0x288 0x590 0x000 0x0 0x0 0x17059
    0x28c 0x594 0x000 0x0 0x0 0x17059
    0x290 0x598 0x000 0x0 0x0 0x17059
    0x294 0x59c 0x000 0x0 0x0 0x17059
   >;
  };

  pinctrl_usdhc3_1_100mhz: usdhc3grp-1-100mhz {
   fsl,pins = <
    0x284 0x58c 0x000 0x0 0x0 0x170b9
    0x280 0x588 0x000 0x0 0x0 0x100b9
    0x288 0x590 0x000 0x0 0x0 0x170b9
    0x28c 0x594 0x000 0x0 0x0 0x170b9
    0x290 0x598 0x000 0x0 0x0 0x170b9
    0x294 0x59c 0x000 0x0 0x0 0x170b9
   >;
  };

  pinctrl_usdhc3_1_200mhz: usdhc3grp-1-200mhz {
   fsl,pins = <
    0x284 0x58c 0x000 0x0 0x0 0x170f9
    0x280 0x588 0x000 0x0 0x0 0x100f9
    0x288 0x590 0x000 0x0 0x0 0x170f9
    0x28c 0x594 0x000 0x0 0x0 0x170f9
    0x290 0x598 0x000 0x0 0x0 0x170f9
    0x294 0x59c 0x000 0x0 0x0 0x170f9
   >;
  };

 };
};
# 4 "arch/arm/boot/dts/imx6sl-wario.dts" 2

/ {
 model = "Wario 5, Config D";
 compatible = "amzn,wario5d", "fsl,imx6sl";


 memory {
  reg = <0x80000000 0x20000000>;
 };
};


&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1_1>;
 status = "okay";
};

&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc2_1>;
 pinctrl-1 = <&pinctrl_usdhc2_1_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc2_1_200mhz>;
 non-removable;
 keep-power-in-suspend;
 enable-sdio-wakeup;
 bus-width = <8>;
 fsl,delay-line;
 status = "okay";
};
