---
layout: post
title: "CH8 è¨˜æ†¶é«”ç®¡ç† (Memory Management Strategies)"
date: 2018-01-10 00:00:00 +0800
categories: ä½œæ¥­ç³»çµ±
tags: ä½œæ¥­ç³»çµ±
mathjax: true
---

### èƒŒæ™¯

##### ç›®çš„

1. ç¨‹å¼(program)å¿…é ˆå¾ç¡¬ç¢Ÿç§»å‹•åˆ°è¨˜æ†¶é«”ä¸­ï¼Œä¸¦è®Šæˆä¸€å€‹é€²ç¨‹(process)æ‰èƒ½åŸ·è¡Œ
2. CPU åªèƒ½ç›´æ¥å­˜å–ï¼ŒCPU å…§æš«å­˜å™¨(register)æˆ–è¨˜æ†¶é«”(memory)çš„å…§å®¹
   - CPU å¯ä»¥åœ¨ä¸€å€‹æ™‚è„ˆé€±æœŸå…§ï¼Œå­˜å–æš«å­˜å™¨(register)å¤šæ¬¡
   - ä½†æ˜¯å­˜å–ç›¸åŒå…§å®¹çš„è©±ï¼Œå­˜å–è¨˜æ†¶é«”(memory)å¯èƒ½è¦èŠ±æ•¸å€‹ CPU æ™‚è„ˆé€±æœŸ(å› ç‚º memory é€Ÿç‡è¼ƒ register æ…¢)ï¼Œç…§æˆ CPU éœ€è¦ç­‰å¾…(stall)
3. è£œæ•‘æ–¹æ³•å°±æ˜¯ï¼Œåœ¨å¿«èˆ‡æ…¢ä¹‹é–“åŠ å…¥å­˜å–é€Ÿç‡ä¸­ç­‰çš„å¿«å–è¨˜æ†¶é«”(cache)

![](https://i.imgur.com/nibSFN9.png)

##### åŸºåº•æš«å­˜å™¨èˆ‡é™åˆ¶æš«å­˜å™¨(Base and Limit Registers)

ä½¿ç”¨å…©å€‹æš«å­˜å™¨è¨˜éŒ„

1. Base registerï¼šè©² process çš„èµ·å§‹è¨˜æ†¶é«”åœ°å€ï¼Œæˆ‘å€‘ç¨±ç‚ºåŸºåº•æš«å­˜å™¨
2. Limist registerï¼šè©² process æ‰€ä½”è¨˜æ†¶é«”åœ°å€å¤§å°ï¼Œæˆ‘å€‘ç¨±ç‚ºé™åˆ¶æš«å­˜å™¨

![](https://i.imgur.com/73k33f7.png)

### address binding

ç¨‹å¼å¿…é ˆè¼‰å…¥åˆ°è¨˜æ†¶é«”å¾Œï¼Œè®Šæˆ process å¾Œæ‰èƒ½åŸ·è¡Œã€‚
åœ¨ç¡¬ç¢Ÿä¸Šç­‰å¾…è¢«è¼‰å…¥åˆ°è¨˜æ†¶é«”åŸ·è¡Œå¾—çš„æ‰€æœ‰è¡Œç¨‹ï¼Œæœƒå½¢æˆä¸€å€‹è¼¸å…¥ä½‡åˆ—(input queue)

![](https://i.imgur.com/sfJZH4U.png)

1. ç·¨è­¯æ™‚é–“ (compile time)ï¼šå¦‚æœç·¨è­¯æ™‚ï¼Œç¨‹å¼æ‰€åœ¨çš„è¨˜æ†¶é«”ä½ç½®å·²çŸ¥ï¼Œé‚£éº¼å¯ç”¢ç”Ÿçµ•å°ç¢¼(absolute code)

   - ç¼ºé»ï¼šä½†å¦‚æœèµ·å§‹ä½ç½®è®ŠåŒ–ï¼Œè¦é‡æ–° compiler

2. è¼‰å…¥æ™‚é–“ (load time)ï¼šå¦‚æœç·¨è­¯æ™‚ä¸èƒ½ç¢ºå®šç¨‹å¼æ‰€åœ¨çš„è¨˜æ†¶é«”ä½ç½®ï¼Œå‰‡å¿…é ˆç”Ÿæˆ é‡å®šä»£(relocatable code)

   - ç¼ºé»ï¼šä½†å¦‚æœèµ·å§‹ä½ç½®è®ŠåŒ–ï¼Œè¦ reload

3. åŸ·è¡Œæ™‚é–“ (execution time)ï¼šå¦‚æœè¡Œç¨‹æ­£è¦åŸ·è¡Œæ™‚ï¼Œè¨˜æ†¶é«”å€æ®µè¢«ç§»å‹•åˆ°å¦ä¸€å€‹å€æ®µï¼Œå‰‡é€£çµæ™‚é–“æ‰æœƒå»¶é²åˆ°é€™å€‹æ™‚å€™(é€™éœ€è¦ç¡¬é«”æ˜¯å¦æ”¯æ´ï¼šMMU)

### logical address å’Œ physical address

1. logical address
   - cpu ç”¢ç”Ÿçš„
   - virtul address
2. physical address
   - çœŸçš„é€åˆ° memory çš„

- compile time å’Œ load time çš„ address binding
  - logical address = physical address
- execution time çš„ address binding
  - logical address != physical address

### Memory-Management Unit (MMU)

ç¡¬é«”å°‡ logical address è½‰æˆ physical address

![](https://i.imgur.com/9Fw26X7.png)

##### Dynamic Binding

1. åœ¨ execution time æ‰çœŸæ­£æ±ºå®šç¨‹å¼åŸ·è¡Œçš„èµ·å§‹ä½ç½®ï¼Œå°±æ˜¯ç¨‹å¼åœ¨åŸ·è¡Œæ™‚å¯ä»¥ä»»æ„è®Šå‹•èµ·å§‹ä½ç½®
2. ä½†æ˜¯éœ€è¦é¡å¤–çš„ç¡¬é«”æ”¯æ´ ex MMU

##### Dynamic Loading

1. åœ¨ execution timeï¼Œç•¶æŸå€‹ module è¢«çœŸæ­£å‘¼å«åˆ°çš„æ™‚å€™ï¼Œæ‰å°‡ä»– load åˆ° memory è£¡é¢ï¼ˆå¦‚æœè©² module ä¸¦ä¸åœ¨ memory è£¡é¢ï¼‰
2. ä¸»è¦ç›®çš„æ˜¯æƒ³ç¯€çœ memory ç©ºé–“ï¼Œç™¼æ® memory ä½¿ç”¨ç‡ï¼ˆutilizationï¼‰

##### Dynamic Linking

1. åœ¨ execution timeï¼Œç•¶æŸå€‹ module è¢«çœŸæ­£å‘¼å«åˆ°çš„æ™‚å€™ï¼Œæ‰å°‡ä»– load åˆ° memory è£¡é¢ï¼Œä¸¦å°‡ä»–çš„ module å’Œ library é€²è¡Œå¤–éƒ¨ç¬¦è™Ÿåƒè€ƒçš„è§£æ±ºï¼ˆlinkingï¼‰
2. ä¸»è¦ç›®çš„æ˜¯æƒ³ç¯€çœä¸å¿…è¦çš„ linking time
3. ä¹Ÿå¯ä»¥èªªæ˜¯ shared libraries

### swapping

![](https://i.imgur.com/5QCu1hc.png)

1. ä¹Ÿå¯ä»¥å« backing store
2. memory ä¸å¤ ç”¨äº†ï¼Œå„ªå…ˆæ¬Šï¼ˆpriorityï¼‰è¼ƒä½çš„æœƒå…ˆè¢« swap out

### Contiguous Allocation é€£çºŒ

1. fix-partition å¤§å®¶éƒ½é…ç½®ä¸€æ¨£çš„è¨˜æ†¶é«”å¤§å°
2. Variable-partition é…ç½®çš„è¨˜æ†¶é«”å¤§å°ç¬¦åˆ process å¤§å°
3. ç•¶ process é›¢é–‹ memory å°±æœƒæœ‰æ´(hole)ç”¢ç”Ÿï¼Œæœ‰å¹¾ç¨®æ–¹æ³•å»å¡«é€™å€‹æ´
   1. first-fit
      - å¾ç¬¬ä¸€å€‹æ´é–‹å§‹æ‰¾ï¼Œæ‰¾åˆ°å¯ä»¥å¡é€²å»çš„æ´
   2. best-fit
      - æª¢æŸ¥æ‰€æœ‰æ´ï¼Œæ‰¾å‡ºæœ€å°çš„æ´ï¼Œä¸”å¯ä»¥å¡é€²å»çš„æ´
   3. worst-fit
      - æª¢æŸ¥æ‰€æœ‰æ´ï¼Œæ‰¾å‡ºæœ€å¤§çš„æ´
   4. next-fit
      - first-fit çš„è®Šå½¢ï¼Œå› ç‚ºæ¯æ¬¡æ‰¾æ´çš„æ™‚å€™ï¼Œå¯èƒ½å‰é¢çš„æ´å·²ç¶“å¾ˆå°çš„ï¼Œä½†æ˜¯é‚„æ˜¯è¦å¾å‰é¢é–‹å§‹æ‰¾ï¼Œå°±æœƒæµªè²»æœå°‹æ™‚é–“
      - next-fit å¾ä¸Šæ¬¡é…ç½®çš„ block ä»¥ä¸‹çš„æ´é–‹å§‹æ‰¾

##### ä¾‹é¡Œ 1

![](https://i.imgur.com/E5UsMux.png)

sol:

| é–‹å§‹ä½ç½® | çµæŸä½ç½® | å¤§å° |
| -------- | -------- | ---- |
| 0        | 100      | 100  |
| 150      | 350      | 200  |
| 400      | 550      | 150  |
| 600      | 850      | 250  |
| 900      | 950      | 50   |

(a) First-fit
P1 éœ€è¦ 120
é€™æ™‚å€™ 150 é€™å€‹ä½ç½®å¯ä»¥ä½¿ç”¨ï¼Œ150+120=270
æ‰€ä»¥ P1 åœ¨ 150~270
å‰©ä¸‹

| é–‹å§‹ä½ç½®    | çµæŸä½ç½® | å¤§å°       |
| ----------- | -------- | ---------- |
| 0           | 100      | 100        |
| ~~150~~ 270 | 350      | ~~200~~ 80 |
| 400         | 550      | 150        |
| 600         | 850      | 250        |
| 900         | 950      | 50         |

P2 éœ€è¦ 100
å‰›å¥½ 0 çš„ä½ç½®å¯ä»¥ç”¨
æ‰€ä»¥ P2 åœ¨ 0~100
å‰©ä¸‹

| é–‹å§‹ä½ç½®    | çµæŸä½ç½® | å¤§å°       |
| ----------- | -------- | ---------- |
| ~~0~~       | ~~100~~  | ~~100~~    |
| ~~150~~ 270 | 350      | ~~200~~ 80 |
| 400         | 550      | 150        |
| 600         | 850      | 250        |
| 900         | 950      | 50         |

P3 éœ€è¦ 50
270 çš„ä½ç½®å¯ä»¥ä½¿ç”¨ï¼Œ270+50=320
æ‰€ä»¥ P3 åœ¨ 270~320
å‰©ä¸‹

| é–‹å§‹ä½ç½®            | çµæŸä½ç½® | å¤§å°              |
| ------------------- | -------- | ----------------- |
| ~~0~~               | ~~100~~  | ~~100~~           |
| ~~150~~ ~~270~~ 320 | 350      | ~~200~~ ~~80~~ 30 |
| 400                 | 550      | 150               |
| 600                 | 850      | 250               |
| 900                 | 950      | 50                |

P4 éœ€è¦ 150
400 çš„ä½ç½®å¯ä»¥
P4 çš„ä½ç½®æ˜¯ 400~550
å‰©ä¸‹

| é–‹å§‹ä½ç½®            | çµæŸä½ç½® | å¤§å°              |
| ------------------- | -------- | ----------------- |
| ~~0~~               | ~~100~~  | ~~100~~           |
| ~~150~~ ~~270~~ 320 | 350      | ~~200~~ ~~80~~ 30 |
| ~~400~~             | ~~550~~  | ~~150~~           |
| 600                 | 850      | 250               |
| 900                 | 950      | 50                |

P5 éœ€è¦ 50
600 çš„ä½ç½®å¯ä»¥ï¼Œ600+50=650
æ‰€ä»¥ P5 çš„ä½ç½®æ˜¯ 600~650
ç­”æ¡ˆ

|     | é–‹å§‹ä½ç½® | çµæŸä½ç½® | å¤§å° |
| --- | -------- | -------- | ---- |
| P1  | 150      | 270      | 120  |
| P2  | 0        | 100      | 100  |
| P3  | 270      | 320      | 50   |
| P4  | 400      | 550      | 150  |
| P5  | 600      | 650      | 50   |

(b)best-fit
P1 éœ€è¦ 120
çœ‹å¤§å°ï¼Œ150 å¤§å°æœ€é©åˆï¼Œ400+120=520
æ‰€ä»¥ P1 åœ¨ 400~520
å‰©ä¸‹

| é–‹å§‹ä½ç½®    | çµæŸä½ç½® | å¤§å°       |
| ----------- | -------- | ---------- |
| 0           | 100      | 100        |
| 150         | 350      | 200        |
| ~~400~~ 520 | 550      | ~~150~~ 30 |
| 600         | 850      | 250        |
| 900         | 950      | 50         |

P2 éœ€è¦ 100
å¤§å° 100 çš„æœ€é©åˆ
æ‰€ä»¥ P2 åœ¨ 0~100
å‰©ä¸‹

| é–‹å§‹ä½ç½®    | çµæŸä½ç½® | å¤§å°       |
| ----------- | -------- | ---------- |
| ~~0~~       | ~~100~~  | ~~100~~    |
| 150         | 350      | 200        |
| ~~400~~ 520 | 550      | ~~150~~ 30 |
| 600         | 850      | 250        |
| 900         | 950      | 50         |

P3 éœ€è¦ 50
50 çš„å¤§å°æœ€é©åˆ
æ‰€ä»¥ P3 åœ¨ 900~950
å‰©ä¸‹

| é–‹å§‹ä½ç½®    | çµæŸä½ç½® | å¤§å°       |
| ----------- | -------- | ---------- |
| ~~0~~       | ~~100~~  | ~~100~~    |
| 150         | 350      | 200        |
| ~~400~~ 520 | 550      | ~~150~~ 30 |
| 600         | 850      | 250        |
| ~~900~~     | ~~950~~  | ~~50~~     |

P4 éœ€è¦ 150
200 çš„ä½ç½®æœ€é©åˆ
P4 çš„ä½ç½®æ˜¯ 150~300
å‰©ä¸‹

| é–‹å§‹ä½ç½®    | çµæŸä½ç½® | å¤§å°       |
| ----------- | -------- | ---------- |
| ~~0~~       | ~~100~~  | ~~100~~    |
| ~~150~~ 300 | 350      | ~~200~~ 50 |
| ~~400~~ 520 | 550      | ~~150~~ 30 |
| 600         | 850      | 250        |
| ~~900~~     | ~~950~~  | ~~50~~     |

P5 éœ€è¦ 50
300 çš„ä½ç½®å¯ä»¥ï¼Œ300+50=350
æ‰€ä»¥ P5 çš„ä½ç½®æ˜¯ 300~350
ç­”æ¡ˆ

|     | é–‹å§‹ä½ç½® | çµæŸä½ç½® | å¤§å° |
| --- | -------- | -------- | ---- |
| P1  | 400      | 520      | 120  |
| P2  | 0        | 100      | 100  |
| P3  | 900      | 950      | 50   |
| P4  | 150      | 300      | 150  |
| P5  | 300      | 350      | 50   |

##### ä¾‹é¡Œ 2

![](https://i.imgur.com/A4SJZQr.png)

sol: ï¼ˆAï¼‰
best-fit

| block | å¤§å° | P1  | P2  | P3  | P4  |
| ----- | ---- | --- | --- | --- | --- |
| ä½”äº†  |      | 540 | 230 | 50  | 109 |
| 1     | 300  | --- | --- | --- | --- |
| 2     | 270  | --- | 40  | --- | --- |
| 3     | 450  | --- | --- | --- | --- |
| 4     | 630  | 90  | --- | 40  | --- |
| 5     | 14   | --- | --- | --- | --- |
| 6     | 310  | --- | --- | --- | --- |
| 7     | 980  | --- | --- | --- | --- |
| 8     | 120  | --- | --- | --- | 11  |

a=4
b=2
c=4
d=8

sol: æˆ‘ç®—å‡ºä¾†æ˜¯ 14 è€¶ ä½†æ²’é€™é¸é …
worst-fit

| block | å¤§å° | P1  | P2  | P3  | P4  |
| ----- | ---- | --- | --- | --- | --- |
| ä½”äº†  |      | 540 | 230 | 50  | 109 |
| 1     | 300  | --- | --- | --- | --- |
| 2     | 270  | --- | --- | --- | --- |
| 3     | 450  | --- | --- | 400 | --- |
| 4     | 630  | --- | 300 | --- | --- |
| 5     | 14   | --- | --- | --- | --- |
| 6     | 310  | --- | --- | --- | --- |
| 7     | 980  | 440 | --- | --- | 331 |
| 8     | 120  | --- | --- | --- | --- |

a=7
b=4
c=3
d=7

### é€£çºŒé…ç½®çµè«–

æ¯”è¼ƒ

|           | æ™‚é–“æ•ˆç›Š | ç©ºé–“åˆ©ç”¨åº¦ï½œ |
| --------- | -------- | ------------ |
| first-fit | å„ª       | â‰’ å„ª         |
| best-fit  | å·®       | å„ª           |
| worst-fit | å·®       | å·®           |

first-fit æ¯”è¼ƒå¥½

- ä¸è«–æ˜¯å“ªä¸€ç¨®ï¼Œéƒ½æœƒæœ‰ external fragmentation ç™¼ç”Ÿ
  - åœ¨é€£çºŒé…ç½®æ–¹æ³•ä¸‹ï¼Œå¯èƒ½è¨˜æ†¶é«”ä¸­æ‰€æœ‰ free block çš„ size ç¸½å’Œ>=process éœ€æ±‚å¤§å°ï¼Œä½†æ˜¯å› ç‚ºé€™äº› free block ä¸é€£çºŒï¼Œæ‰€ä»¥ç„¡æ³•ä½¿ç”¨ï¼Œé€ æˆ memory çš„æµªè²»
- é…ç½®å®Œæ‰€å‰©çš„æ¥µå°çš„ free block ä¸€æ¨£æœƒåœ¨ available list è£¡é¢ï¼Œæœƒå¢åŠ  searching time å’Œè¨˜éŒ„æˆæœ¬

### Fragmentation

ç©ºé–“çš„æµªè²»

1. External Fragmentation å¤–éƒ¨æ–·è£‚
   - Variable-partition æœƒç™¼ç”Ÿ
   - è§£æ±ºæ–¹æ³•ï¼š
     - compaction
     - page memory management
2. Internal Fragmentation å…§éƒ¨æ–·è£‚
   - fix-partition æœƒç™¼ç”Ÿ

![](https://i.imgur.com/vXWD7d2.png)

### compaction

é€²è¡Œå£“ç¸®ï¼Œå®šæœŸæ¸…ç† memoryã€‚
å°±æ˜¯ç§»å‹•åŸ·è¡Œä¸­çš„ process ä½¿å¾—éé€£çºŒçš„ free block å¯ä»¥èšé›†åœ¨ä¸€èµ·ï¼Œå½¢æˆæ›´å¤§çš„ free block

![](https://i.imgur.com/H657tzS.png)

ç¼ºé»ï¼š

- éœ€è¦å„ process ç‚º Dynamic Binding çš„æ”¯æ´ï¼Œå¦å‰‡ç„¡æ³•ç§»å‹• process
- å¾ˆé›£æœ‰ Optimal Compaction

### éé€£çºŒçš„é…ç½® - Segmentation

- user view
- logical address åˆ†ç‚º segement numberï¼ˆsï¼‰ã€offset(d)
- åˆ©ç”¨ segment table
  - base
    - segment åœ¨ physical address èµ·å§‹ä½ç½®
  - limit
    - segment çš„é•·åº¦ï¼ˆå¤§å°ï¼‰
  - Segment-table base register (STBR)
    - segment table çš„ physical address
  - Segment-table length register (STLR)
    - process ç”¨äº†å¹¾å€‹ segment
    - segment number s < STLR æ‰æ˜¯ legal çš„
- å„ªé»ï¼š
  - å¯ä»¥é…ç½®ä¸é€£çºŒ physical memory
  - æ²’æœ‰ internal Fragmentation
  - share memory å’Œ protection
- ç¼ºé»ï¼š
  - external fragmentation
  - éœ€è¦é¡å¤–çš„ç¡¬é«”
  - è¼ƒå¤š memory access time

#### address translation

- å¦‚ä½•è½‰æ›
  1. å–å¾— segement number ä¹‹å¾Œ
  2. åˆ©ç”¨ segement table å»æ‰¾åˆ°ä»–çš„ baseï¼Œå°±æ‰å¯ä»¥è¨ˆç®—èµ·å§‹ä½ç½®
  3. æŠŠ base+offset æ‰æ˜¯çœŸçš„èµ·å§‹ä½ç½®
  4. åŠ ä¸Š limit å°±æ˜¯ä»–åœ¨ physical address çµæŸä½ç½®

![](https://i.imgur.com/kILgtXa.png)

![](https://i.imgur.com/4fnHcSO.png)

### éé€£çºŒçš„é…ç½® - page

- frames
  - æŠŠ physical memory åˆ†å‰²æˆ fixed-sized blocks => å«åš frames
- pages
  - æŠŠ logical memory æŒ‰ç…§ä¸€æ¨£ size åˆ‡å‰² => å«åš pages
  - page size = frame size
- åˆ©ç”¨ page tableï¼Œå„²å­˜ pageã€frame é—œä¿‚
  - ä¸€å€‹ page å°æ‡‰ä¸€å€‹ frame
  - åœ¨ os è£¡é¢
  - æ¯ä¸€å€‹ process æœ‰è‡ªå·±çš„ page
- å„ªé»ï¼š
  - å¯ä»¥é…ç½®ä¸é€£çºŒ physical memoryï¼Œ
  - æ²’æœ‰ external Fragmentation
  - share memory å’Œ protection
- ç¼ºé»ï¼š
  - internal fragmentation
    - åˆ‡å¾—è¶Šå°ï¼Œå¯ä»¥æ¸›å°‘ internal Fragmentation

#### address translation

- cpu ç”¢ç”Ÿçš„ virtual address(logical address)å¯ä»¥è¢«åˆ†æˆ

  - page number(p)
    - åœ¨ç¬¬å¹¾å€‹ page
  - page offset(d)
    - é€™å€‹ page çš„æŸä¸€å€‹ä½ç½®

- å‡è¨­ logical address æ˜¯ 2^mï¼Œpage size æ˜¯ 2^nï¼Œå°±å¯ä»¥å¾—çŸ¥ä¸‹åœ–

![](https://i.imgur.com/t2dfvOs.png)

- å¦‚ä½•è½‰æ›
  1. å¾—åˆ° page number å’Œ page offset ä¹‹å¾Œ
  2. å» page table æŸ¥è©¢ page number å°æ‡‰çš„ frame number
  3. physical address = frame number + page offset

![](https://i.imgur.com/dIpepjJ.png)

![](https://i.imgur.com/f2eykDH.png)

##### ä¾‹é¡Œ 3

![](https://i.imgur.com/sZaLpnq.png)

##### ä¾‹é¡Œ 4

å•é¡Œï¼š
Given a computer system with a 52-bit virtual address, 4KB pages, and 4 bytes per page entry. Suppose that the maximum physical memory size is 512GB, and the system is byte-addressable. Let paging be implemented for the system. What is the number of bits for physical addresses, and what is the maximum number of pages for a process?

ç­”æ¡ˆ
a. 39
maximum physical memory size is 512GB
512GB = 2^9 \* 2^30 = 2^39 => 39 å€‹ bit

b. 2^40
virtual address æ˜¯ 52-bit
page-offset çš„é•·åº¦ => page-size æ˜¯ 4KB = 2^12 bit
page-number çš„é•·åº¦ => 52-12 = 40
page æœ€å¤§æ•¸æ˜¯ 2^40

### page å’Œ segmentation æ¯”è¼ƒ

![](https://i.imgur.com/s10JTss.png)

### Page Table å¯¦ä½œ

- PTBR

  - å­˜ page table çš„ physical address
  - å­˜åœ¨ PCB ï¼ˆprocess control blockï¼‰è£¡é¢
  - context-swich æœƒé‡æ–° load

- ç•¶è¦è®€ memory çš„ data/instruction å…¶å¯¦æ˜¯è¦ access å…©æ¬¡

  - ä¸€æ¬¡æ˜¯è®€ page table
  - ä¸€æ¬¡æ˜¯è®€ data/instruction

- è§£æ±ºå…©æ¬¡ access => fast-lookup hardware cache => associative memory æˆ–æ˜¯ translation look-aside buffers (TLBs)
  - TLB å­˜ pageã€frame
    ![](https://i.imgur.com/HUDozzJ.png)
  - æ›¾ç¶“æŸ¥éçš„è³‡æ–™
  - å¯ä»¥ç›´æ¥æŸ¥è©¢å…¨éƒ¨
  - å¾ˆå°ã€å¾ˆè²´
  - context-switch
    - TLB å…¨éƒ¨æ¸…ç©ºï¼Œä¸€èˆ¬éƒ½ç”¨é€™å€‹
    - åŠ ä¸Š process id

#### Paging Hardware With TLB

1. å…ˆçœ‹ TLB å¦‚æœæœ‰(hit)ï¼Œå°±å¯ä»¥ç›´æ¥å»
2. å¦‚æœæ²’æœ‰ hitï¼Œå°±è¦å» page table æŸ¥è©¢
   ![](https://i.imgur.com/SRjFdpN.png)

Associative Lookup = ğœ€ time unit
Hit ratio = ğ›¼
EffectiveAccessTime(EAT)= (1+ğœ€)ğ›¼ + (2+ğœ€) (1âˆ’ğ›¼) = 2+ğœ€âˆ’ğ›¼

##### ä¾‹é¡Œ 5

![](https://i.imgur.com/qqNTb4h.png)

### memory protection

- åœ¨æ¯ä¸€å€‹ frame éƒ½åŠ ä¸Š protection bit
  - valid
  - invalid
- PTLR
  - å­˜ page table çš„é•·åº¦

![](https://i.imgur.com/vfzxOAw.png)

### share pages

- One copy of read-only (reentrant) code
  - library
  - ä¾‹å¦‚ text editors, compilers, window systems
- å¯ä»¥ä¸åŒçš„ logical address ä½†éƒ½æŒ‡åˆ°ç›¸åŒçš„ physical address

![](https://i.imgur.com/ekwwZQy.png)

##### ä¾‹é¡Œ 6

![](https://i.imgur.com/H8fGUqn.png)

23A01180
=>0010 0011 1010 0000 0001 0001 1000 0000

page-size æ˜¯ 2^10ï¼Œæ‰€ä»¥æ‰£æ‰å¾Œé¢ 10 å€‹ bitï¼Œæ‰æ˜¯ page-number
=>00 1000 1110 1000 0000 0100
=>08E804

08E804 å°æ‡‰åˆ°çš„æ˜¯ 03A0117F
=>0000 0011 1010 0000 0001 0001 0111 1111

å¾Œé¢å†åŠ ä¸Š page-offset
=>+01 1000 0000
=>00 0000 1110 1000 0000 0100 0101 1111 1101 1000 0000
=> 0E8045FD80 å°±æ˜¯ physical address

### Structure of the Page Table

æŠŠå–®ä¸€ page table çš„ size è®Šå°ï¼Œæ¯”è¼ƒå¥½å¡

- Hierarchical Page Tables
  - Two-Level Paging

##### Two-Level Paging

- ä¸‰æ¬¡ memory access
- forward-mapped page table

![](https://i.imgur.com/uXgjgNx.png)

![](https://i.imgur.com/yda9F3H.png)

##### ä¾‹é¡Œ 7 ????

![](https://i.imgur.com/n4ar3fQ.png)
