# 1 "arch/arm64/boot/dts/freescale/fsl-ls1088a-rdb.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/fsl-ls1088a-rdb.dts"
# 47 "arch/arm64/boot/dts/freescale/fsl-ls1088a-rdb.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi" 1
# 46 "arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 47 "arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 48 "arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi" 2

/ {
 compatible = "fsl,ls1088a";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  crypto = &crypto;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;


  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   clocks = <&clockgen 1 0>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clocks = <&clockgen 1 0>;
   cpu-idle-states = <&CPU_PH20>;
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   clocks = <&clockgen 1 0>;
   cpu-idle-states = <&CPU_PH20>;
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   clocks = <&clockgen 1 0>;
   cpu-idle-states = <&CPU_PH20>;
  };

  cpu4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x100>;
   clocks = <&clockgen 1 1>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  cpu5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x101>;
   clocks = <&clockgen 1 1>;
   cpu-idle-states = <&CPU_PH20>;
  };

  cpu6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x102>;
   clocks = <&clockgen 1 1>;
   cpu-idle-states = <&CPU_PH20>;
  };

  cpu7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x103>;
   clocks = <&clockgen 1 1>;
   cpu-idle-states = <&CPU_PH20>;
  };

  CPU_PH20: cpu-ph20 {
   compatible = "arm,idle-state";
   idle-state-name = "PH20";
   arm,psci-suspend-param = <0x00010000>;
   entry-latency-us = <1000>;
   exit-latency-us = <1000>;
   min-residency-us = <3000>;
  };
 };

 gic: interrupt-controller@6000000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x0 0x06000000 0 0x10000>,
        <0x0 0x06100000 0 0x100000>,
        <0x0 0x0c0c0000 0 0x2000>,
        <0x0 0x0c0d0000 0 0x1000>,
        <0x0 0x0c0e0000 0 0x20000>;
  interrupts = <1 9 4>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 sysclk: sysclk {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
  clock-output-names = "sysclk";
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  clockgen: clocking@1300000 {
   compatible = "fsl,ls1088a-clockgen";
   reg = <0 0x1300000 0 0xa0000>;
   #clock-cells = <2>;
   clocks = <&sysclk>;
  };

  tmu: tmu@1f80000 {
   compatible = "fsl,qoriq-tmu";
   reg = <0x0 0x1f80000 0x0 0x10000>;
   interrupts = <0 23 0x4>;
   fsl,tmu-range = <0xb0000 0x9002a 0x6004c 0x30062>;
   fsl,tmu-calibration =

    <0x00000000 0x00000026
    0x00000001 0x0000002d
    0x00000002 0x00000032
    0x00000003 0x00000039
    0x00000004 0x0000003f
    0x00000005 0x00000046
    0x00000006 0x0000004d
    0x00000007 0x00000054
    0x00000008 0x0000005a
    0x00000009 0x00000061
    0x0000000a 0x0000006a
    0x0000000b 0x00000071

    0x00010000 0x00000025
    0x00010001 0x0000002c
    0x00010002 0x00000035
    0x00010003 0x0000003d
    0x00010004 0x00000045
    0x00010005 0x0000004e
    0x00010006 0x00000057
    0x00010007 0x00000061
    0x00010008 0x0000006b
    0x00010009 0x00000076

    0x00020000 0x00000029
    0x00020001 0x00000033
    0x00020002 0x0000003d
    0x00020003 0x00000049
    0x00020004 0x00000056
    0x00020005 0x00000061
    0x00020006 0x0000006d

    0x00030000 0x00000021
    0x00030001 0x0000002a
    0x00030002 0x0000003c
    0x00030003 0x0000004e>;
   little-endian;
   #thermal-sensor-cells = <1>;
  };

  thermal-zones {
   cpu_thermal: cpu-thermal {
    polling-delay-passive = <1000>;
    polling-delay = <5000>;
    thermal-sensors = <&tmu 0>;

    trips {
     cpu_alert: cpu-alert {
      temperature = <85000>;
      hysteresis = <2000>;
      type = "passive";
     };

     cpu_crit: cpu-crit {
      temperature = <95000>;
      hysteresis = <2000>;
      type = "critical";
     };
    };

    cooling-maps {
     map0 {
      trip = <&cpu_alert>;
      cooling-device =
       <&cpu0 (~0)
       (~0)>;
     };

     map1 {
      trip = <&cpu_alert>;
      cooling-device =
       <&cpu4 (~0)
       (~0)>;
     };
    };
   };
  };

  duart0: serial@21c0500 {
   compatible = "fsl,ns16550", "ns16550a";
   reg = <0x0 0x21c0500 0x0 0x100>;
   clocks = <&clockgen 4 3>;
   interrupts = <0 32 4>;
   status = "disabled";
  };

  duart1: serial@21c0600 {
   compatible = "fsl,ns16550", "ns16550a";
   reg = <0x0 0x21c0600 0x0 0x100>;
   clocks = <&clockgen 4 3>;
   interrupts = <0 32 4>;
   status = "disabled";
  };

  gpio0: gpio@2300000 {
   compatible = "fsl,qoriq-gpio";
   reg = <0x0 0x2300000 0x0 0x10000>;
   interrupts = <0 36 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio@2310000 {
   compatible = "fsl,qoriq-gpio";
   reg = <0x0 0x2310000 0x0 0x10000>;
   interrupts = <0 36 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@2320000 {
   compatible = "fsl,qoriq-gpio";
   reg = <0x0 0x2320000 0x0 0x10000>;
   interrupts = <0 37 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@2330000 {
   compatible = "fsl,qoriq-gpio";
   reg = <0x0 0x2330000 0x0 0x10000>;
   interrupts = <0 37 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  ifc: ifc@2240000 {
   compatible = "fsl,ifc", "simple-bus";
   reg = <0x0 0x2240000 0x0 0x20000>;
   interrupts = <0 21 4>;
   little-endian;
   #address-cells = <2>;
   #size-cells = <1>;
   status = "disabled";
  };

  i2c0: i2c@2000000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2000000 0x0 0x10000>;
   interrupts = <0 34 4>;
   clocks = <&clockgen 4 3>;
   status = "disabled";
  };

  i2c1: i2c@2010000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2010000 0x0 0x10000>;
   interrupts = <0 34 4>;
   clocks = <&clockgen 4 3>;
   status = "disabled";
  };

  i2c2: i2c@2020000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2020000 0x0 0x10000>;
   interrupts = <0 35 4>;
   clocks = <&clockgen 4 3>;
   status = "disabled";
  };

  i2c3: i2c@2030000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2030000 0x0 0x10000>;
   interrupts = <0 35 4>;
   clocks = <&clockgen 4 3>;
   status = "disabled";
  };

  esdhc: esdhc@2140000 {
   compatible = "fsl,ls1088a-esdhc", "fsl,esdhc";
   reg = <0x0 0x2140000 0x0 0x10000>;
   interrupts = <0 28 0x4>;
   clock-frequency = <0>;
   voltage-ranges = <1800 1800 3300 3300>;
   sdhci,auto-cmd12;
   little-endian;
   bus-width = <4>;
   status = "disabled";
  };

  sata: sata@3200000 {
   compatible = "fsl,ls1088a-ahci";
   reg = <0x0 0x3200000 0x0 0x10000>,
    <0x7 0x100520 0x0 0x4>;
   reg-names = "ahci", "sata-ecc";
   interrupts = <0 133 4>;
   clocks = <&clockgen 4 3>;
   dma-coherent;
   status = "disabled";
  };

  crypto: crypto@8000000 {
   compatible = "fsl,sec-v5.0", "fsl,sec-v4.0";
   fsl,sec-era = <8>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x00 0x8000000 0x100000>;
   reg = <0x00 0x8000000 0x0 0x100000>;
   interrupts = <0 139 4>;
   dma-coherent;

   sec_jr0: jr@10000 {
    compatible = "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x10000 0x10000>;
    interrupts = <0 140 4>;
   };

   sec_jr1: jr@20000 {
    compatible = "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x20000 0x10000>;
    interrupts = <0 141 4>;
   };

   sec_jr2: jr@30000 {
    compatible = "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x30000 0x10000>;
    interrupts = <0 142 4>;
   };

   sec_jr3: jr@40000 {
    compatible = "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x40000 0x10000>;
    interrupts = <0 143 4>;
   };
  };
 };

};
# 50 "arch/arm64/boot/dts/freescale/fsl-ls1088a-rdb.dts" 2

/ {
 model = "LS1088A RDB Board";
 compatible = "fsl,ls1088a-rdb", "fsl,ls1088a";
};

&i2c0 {
 status = "okay";

 i2c-switch@77 {
  compatible = "nxp,pca9547";
  reg = <0x77>;
  #address-cells = <1>;
  #size-cells = <0>;

  i2c@2 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x2>;

   ina220@40 {
    compatible = "ti,ina220";
    reg = <0x40>;
    shunt-resistor = <1000>;
   };
  };

  i2c@3 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x3>;

   temp-sensor@4c {
    compatible = "adi,adt7461a";
    reg = <0x4c>;
   };

   rtc@51 {
    compatible = "nxp,pcf2129";
    reg = <0x51>;

    interrupts = <0 150 4>;
   };
  };
 };
};

&ifc {
 ranges = <0 0 0x5 0x30000000 0x00010000
    2 0 0x5 0x20000000 0x00010000>;
 status = "okay";

 nand@0,0 {
  compatible = "fsl,ifc-nand";
  reg = <0x0 0x0 0x10000>;
 };

 fpga: board-control@2,0 {
  compatible = "fsl,ls1088ardb-fpga", "fsl,fpga-qixis";
  reg = <0x2 0x0 0x0000100>;
 };
};

&duart0 {
 status = "okay";
};

&duart1 {
 status = "okay";
};

&esdhc {
 status = "okay";
};

&sata {
 status = "okay";
};
