{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 5.49391,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 5.49576,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00609385,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00590696,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0041613,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00590696,
	"finish__design__instance__count__class:endcap_cell": 492,
	"finish__design__instance__area__class:endcap_cell": 2777.24,
	"finish__design__instance__count__class:fill_cell": 26511,
	"finish__design__instance__area__class:fill_cell": 783487,
	"finish__design__instance__count__class:tap_cell": 1488,
	"finish__design__instance__area__class:tap_cell": 8399.46,
	"finish__design__instance__count__class:antenna_cell": 52,
	"finish__design__instance__area__class:antenna_cell": 293.53,
	"finish__design__instance__count__class:clock_buffer": 194,
	"finish__design__instance__area__class:clock_buffer": 28749,
	"finish__design__instance__count__class:timing_repair_buffer": 4971,
	"finish__design__instance__area__class:timing_repair_buffer": 158670,
	"finish__design__instance__count__class:inverter": 1239,
	"finish__design__instance__area__class:inverter": 26265.3,
	"finish__design__instance__count__class:clock_inverter": 25,
	"finish__design__instance__area__class:clock_inverter": 2850.62,
	"finish__design__instance__count__class:sequential_cell": 562,
	"finish__design__instance__area__class:sequential_cell": 48107.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13858,
	"finish__design__instance__area__class:multi_input_combinational_cell": 483852,
	"finish__design__instance__count": 49392,
	"finish__design__instance__area": 1.54345e+06,
	"finish__timing__setup__tns": -120.699,
	"finish__timing__hold__tns": -0.248214,
	"finish__timing__setup__ws": -0.918915,
	"finish__timing__hold__ws": -0.0312445,
	"finish__clock__skew__setup": 0.315355,
	"finish__clock__skew__hold": 0.356091,
	"finish__timing__drv__max_slew_limit": 0.55251,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.940743,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 160,
	"finish__timing__drv__hold_violation_count": 23,
	"finish__power__internal__total": 7.33841,
	"finish__power__switching__total": 6.55996,
	"finish__power__leakage__total": 6.44915e-06,
	"finish__power__total": 13.8984,
	"finish__design__io": 388,
	"finish__design__die__area": 1.56135e+06,
	"finish__design__core__area": 1.54345e+06,
	"finish__design__instance__count": 22881,
	"finish__design__instance__area": 759965,
	"finish__design__instance__count__stdcell": 22881,
	"finish__design__instance__area__stdcell": 759965,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.49238,
	"finish__design__instance__utilization__stdcell": 0.49238,
	"finish__design__rows": 246,
	"finish__design__rows:GF018hv5v_green_sc9": 246,
	"finish__design__sites": 546858,
	"finish__design__sites:GF018hv5v_green_sc9": 546858,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}