{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425782674345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425782674345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 10:44:34 2015 " "Processing started: Sun Mar 08 10:44:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425782674345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425782674345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_CPU -c RISC_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_CPU -c RISC_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425782674345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1425782674610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myaddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myaddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myaddr-behav " "Found design unit 1: myaddr-behav" {  } { { "myaddr.vhd" "" { Text "E:/FINIAL/RISC_CPU/myaddr.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675141 ""} { "Info" "ISGN_ENTITY_NAME" "1 myaddr " "Found entity 1: myaddr" {  } { { "myaddr.vhd" "" { Text "E:/FINIAL/RISC_CPU/myaddr.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machinectl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machinectl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machinectl-behav " "Found design unit 1: machinectl-behav" {  } { { "machinectl.vhd" "" { Text "E:/FINIAL/RISC_CPU/machinectl.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""} { "Info" "ISGN_ENTITY_NAME" "1 machinectl " "Found entity 1: machinectl" {  } { { "machinectl.vhd" "" { Text "E:/FINIAL/RISC_CPU/machinectl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-behav " "Found design unit 1: machine-behav" {  } { { "machine.vhd" "" { Text "E:/FINIAL/RISC_CPU/machine.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "E:/FINIAL/RISC_CPU/machine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myalu-behav " "Found design unit 1: myalu-behav" {  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""} { "Info" "ISGN_ENTITY_NAME" "1 myalu " "Found entity 1: myalu" {  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-behav " "Found design unit 1: accumulator-behav" {  } { { "accumulator.vhd" "" { Text "E:/FINIAL/RISC_CPU/accumulator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.vhd" "" { Text "E:/FINIAL/RISC_CPU/accumulator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behav " "Found design unit 1: instruction_register-behav" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datactl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datactl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datactl-behav " "Found design unit 1: datactl-behav" {  } { { "datactl.vhd" "" { Text "E:/FINIAL/RISC_CPU/datactl.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""} { "Info" "ISGN_ENTITY_NAME" "1 datactl " "Found entity 1: datactl" {  } { { "datactl.vhd" "" { Text "E:/FINIAL/RISC_CPU/datactl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behav " "Found design unit 1: counter-behav" {  } { { "counter.vhd" "" { Text "E:/FINIAL/RISC_CPU/counter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "E:/FINIAL/RISC_CPU/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkgen-behav " "Found design unit 1: clkgen-behav" {  } { { "clkgen.vhd" "" { Text "E:/FINIAL/RISC_CPU/clkgen.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.vhd" "" { Text "E:/FINIAL/RISC_CPU/clkgen.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_decodeer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_decodeer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_decodeer-behav " "Found design unit 1: addr_decodeer-behav" {  } { { "addr_decodeer.vhd" "" { Text "E:/FINIAL/RISC_CPU/addr_decodeer.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_decodeer " "Found entity 1: addr_decodeer" {  } { { "addr_decodeer.vhd" "" { Text "E:/FINIAL/RISC_CPU/addr_decodeer.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-behav " "Found design unit 1: rom1-behav" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1-behav " "Found design unit 1: ram1-behav" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_cpu_tpo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file risc_cpu_tpo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_CPU_TPO " "Found entity 1: RISC_CPU_TPO" {  } { { "RISC_CPU_TPO.bdf" "" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_bdf " "Found entity 1: clk_gen_bdf" {  } { { "clk_gen_bdf.bdf" "" { Schematic "E:/FINIAL/RISC_CPU/clk_gen_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instuction_register_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instuction_register_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instuction_register_bdf " "Found entity 1: instuction_register_bdf" {  } { { "instuction_register_bdf.bdf" "" { Schematic "E:/FINIAL/RISC_CPU/instuction_register_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_CPU-instru " "Found design unit 1: RISC_CPU-instru" {  } { { "RISC_CPU.vhd" "" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_CPU " "Found entity 1: RISC_CPU" {  } { { "RISC_CPU.vhd" "" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_cpu_tpo1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_cpu_tpo1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_CPU_TPO1-instu " "Found design unit 1: RISC_CPU_TPO1-instu" {  } { { "RISC_CPU_TPO1.vhd" "" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_CPU_TPO1 " "Found entity 1: RISC_CPU_TPO1" {  } { { "RISC_CPU_TPO1.vhd" "" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782675172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_CPU_TPO1 " "Elaborating entity \"RISC_CPU_TPO1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425782675219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_CPU RISC_CPU:U0 " "Elaborating entity \"RISC_CPU\" for hierarchy \"RISC_CPU:U0\"" {  } { { "RISC_CPU_TPO1.vhd" "U0" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782675234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen RISC_CPU:U0\|clkgen:U0 " "Elaborating entity \"clkgen\" for hierarchy \"RISC_CPU:U0\|clkgen:U0\"" {  } { { "RISC_CPU.vhd" "U0" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782675234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register RISC_CPU:U0\|instruction_register:U1 " "Elaborating entity \"instruction_register\" for hierarchy \"RISC_CPU:U0\|instruction_register:U1\"" {  } { { "RISC_CPU.vhd" "U1" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782675234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator RISC_CPU:U0\|accumulator:U2 " "Elaborating entity \"accumulator\" for hierarchy \"RISC_CPU:U0\|accumulator:U2\"" {  } { { "RISC_CPU.vhd" "U2" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782675234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myalu RISC_CPU:U0\|myalu:U3 " "Elaborating entity \"myalu\" for hierarchy \"RISC_CPU:U0\|myalu:U3\"" {  } { { "RISC_CPU.vhd" "U3" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782675234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machinectl RISC_CPU:U0\|machinectl:U4 " "Elaborating entity \"machinectl\" for hierarchy \"RISC_CPU:U0\|machinectl:U4\"" {  } { { "RISC_CPU.vhd" "U4" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782675250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine RISC_CPU:U0\|machine:U5 " "Elaborating entity \"machine\" for hierarchy \"RISC_CPU:U0\|machine:U5\"" {  } { { "RISC_CPU.vhd" "U5" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782675250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myaddr RISC_CPU:U0\|myaddr:U6 " "Elaborating entity \"myaddr\" for hierarchy \"RISC_CPU:U0\|myaddr:U6\"" {  } { { "RISC_CPU.vhd" "U6" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782675250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter RISC_CPU:U0\|counter:U7 " "Elaborating entity \"counter\" for hierarchy \"RISC_CPU:U0\|counter:U7\"" {  } { { "RISC_CPU.vhd" "U7" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782675250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datactl RISC_CPU:U0\|datactl:U8 " "Elaborating entity \"datactl\" for hierarchy \"RISC_CPU:U0\|datactl:U8\"" {  } { { "RISC_CPU.vhd" "U8" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782675250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decodeer addr_decodeer:U1 " "Elaborating entity \"addr_decodeer\" for hierarchy \"addr_decodeer:U1\"" {  } { { "RISC_CPU_TPO1.vhd" "U1" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782675250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 ram1:U2 " "Elaborating entity \"ram1\" for hierarchy \"ram1:U2\"" {  } { { "RISC_CPU_TPO1.vhd" "U2" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782675328 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem ram1.vhd(18) " "VHDL Process Statement warning at ram1.vhd(18): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425782675359 "|RISC_CPU_TPO|ram1:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:U3 " "Elaborating entity \"rom1\" for hierarchy \"rom1:U3\"" {  } { { "RISC_CPU_TPO1.vhd" "U3" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782675359 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem rom1.vhd(21) " "VHDL Process Statement warning at rom1.vhd(21): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425782675375 "|RISC_CPU_TPO1|rom1:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[4..1023\] rom1.vhd(12) " "Using initial value X (don't care) for net \"mem\[4..1023\]\" at rom1.vhd(12)" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425782675375 "|RISC_CPU_TPO1|rom1:U3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RISC_CPU:U0\|myalu:U3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RISC_CPU:U0\|myalu:U3\|Div0\"" {  } { { "myalu.vhd" "Div0" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425782677527 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RISC_CPU:U0\|myalu:U3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RISC_CPU:U0\|myalu:U3\|Mult1\"" {  } { { "myalu.vhd" "Mult1" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425782677527 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RISC_CPU:U0\|myalu:U3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RISC_CPU:U0\|myalu:U3\|Mult0\"" {  } { { "myalu.vhd" "Mult0" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425782677527 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RISC_CPU:U0\|myalu:U3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RISC_CPU:U0\|myalu:U3\|Div1\"" {  } { { "myalu.vhd" "Div1" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425782677527 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1425782677527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISC_CPU:U0\|myalu:U3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"RISC_CPU:U0\|myalu:U3\|lpm_divide:Div0\"" {  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425782677574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISC_CPU:U0\|myalu:U3\|lpm_divide:Div0 " "Instantiated megafunction \"RISC_CPU:U0\|myalu:U3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782677574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782677574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782677574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782677574 ""}  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425782677574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782677637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782677637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782677652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782677652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782677668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782677668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782677730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782677730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782677793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782677793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISC_CPU:U0\|myalu:U3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RISC_CPU:U0\|myalu:U3\|lpm_mult:Mult1\"" {  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425782677824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISC_CPU:U0\|myalu:U3\|lpm_mult:Mult1 " "Instantiated megafunction \"RISC_CPU:U0\|myalu:U3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782677824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782677824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782677824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782677824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782677824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782677824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782677824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782677824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782677824 ""}  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425782677824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "E:/FINIAL/RISC_CPU/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782677886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782677886 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:U2\|data\[3\] RISC_CPU:U0\|instruction_register:U1\|opcode " "Converted the fan-out from the tri-state buffer \"ram1:U2\|data\[3\]\" to the node \"RISC_CPU:U0\|instruction_register:U1\|opcode\" into an OR gate" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425782678588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:U2\|data\[4\] RISC_CPU:U0\|instruction_register:U1\|opcode " "Converted the fan-out from the tri-state buffer \"ram1:U2\|data\[4\]\" to the node \"RISC_CPU:U0\|instruction_register:U1\|opcode\" into an OR gate" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425782678588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rom1:U3\|data\[5\] RISC_CPU:U0\|instruction_register:U1\|opcode " "Converted the fan-out from the tri-state buffer \"rom1:U3\|data\[5\]\" to the node \"RISC_CPU:U0\|instruction_register:U1\|opcode\" into an OR gate" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425782678588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:U2\|data\[6\] RISC_CPU:U0\|instruction_register:U1\|opcode " "Converted the fan-out from the tri-state buffer \"ram1:U2\|data\[6\]\" to the node \"RISC_CPU:U0\|instruction_register:U1\|opcode\" into an OR gate" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425782678588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rom1:U3\|data\[7\] RISC_CPU:U0\|instruction_register:U1\|opcode " "Converted the fan-out from the tri-state buffer \"rom1:U3\|data\[7\]\" to the node \"RISC_CPU:U0\|instruction_register:U1\|opcode\" into an OR gate" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425782678588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rom1:U3\|data\[0\] RISC_CPU:U0\|instruction_register:U1\|ir_addr " "Converted the fan-out from the tri-state buffer \"rom1:U3\|data\[0\]\" to the node \"RISC_CPU:U0\|instruction_register:U1\|ir_addr\" into an OR gate" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425782678588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram1:U2\|data\[2\] RISC_CPU:U0\|instruction_register:U1\|ir_addr " "Converted the fan-out from the tri-state buffer \"ram1:U2\|data\[2\]\" to the node \"RISC_CPU:U0\|instruction_register:U1\|ir_addr\" into an OR gate" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425782678588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rom1:U3\|data\[1\] RISC_CPU:U0\|instruction_register:U1\|ir_addr " "Converted the fan-out from the tri-state buffer \"rom1:U3\|data\[1\]\" to the node \"RISC_CPU:U0\|instruction_register:U1\|ir_addr\" into an OR gate" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425782678588 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1425782678588 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1425782678635 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1425782678635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425782683783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425782683783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4117 " "Implemented 4117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425782684126 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425782684126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4112 " "Implemented 4112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425782684126 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1425782684126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425782684126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425782684142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 10:44:44 2015 " "Processing ended: Sun Mar 08 10:44:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425782684142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425782684142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425782684142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425782684142 ""}
