{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666943891812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666943891820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 01:58:11 2022 " "Processing started: Fri Oct 28 01:58:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666943891820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943891820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943891820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666943891996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666943891996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject " "Found entity 1: finalProject" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_finalProject " "Found entity 1: tb_finalProject" {  } { { "tb_finalProject.v" "" { Text "D:/quartus/finalProject/tb_finalProject.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/quartus/finalProject/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_memory " "Found entity 1: tb_memory" {  } { { "tb_memory.v" "" { Text "D:/quartus/finalProject/tb_memory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/quartus/finalProject/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "tb_alu.v" "" { Text "D:/quartus/finalProject/tb_alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file io_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_interface " "Found entity 1: io_interface" {  } { { "io_interface.v" "" { Text "D:/quartus/finalProject/io_interface.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_io_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_io_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_io_interface " "Found entity 1: tb_io_interface" {  } { { "tb_io_interface.v" "" { Text "D:/quartus/finalProject/tb_io_interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897792 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/quartus/finalProject/mux.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1666943897792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/quartus/finalProject/mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file io_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_vga " "Found entity 1: io_vga" {  } { { "io_vga.v" "" { Text "D:/quartus/finalProject/io_vga.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/quartus/finalProject/regfile.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_regfile " "Found entity 1: tb_regfile" {  } { { "tb_regfile.v" "" { Text "D:/quartus/finalProject/tb_regfile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/quartus/finalProject/processor.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_processor " "Found entity 1: tb_processor" {  } { { "tb_processor.v" "" { Text "D:/quartus/finalProject/tb_processor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_datapath " "Found entity 1: tb_datapath" {  } { { "tb_datapath.v" "" { Text "D:/quartus/finalProject/tb_datapath.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666943897800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943897800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalProject " "Elaborating entity \"finalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666943897808 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_r finalProject.v(16) " "Output port \"vga_r\" at finalProject.v(16) has no driver" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897808 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_g finalProject.v(16) " "Output port \"vga_g\" at finalProject.v(16) has no driver" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897808 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_b finalProject.v(16) " "Output port \"vga_b\" at finalProject.v(16) has no driver" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897808 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_clk finalProject.v(18) " "Output port \"vga_clk\" at finalProject.v(18) has no driver" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897808 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_blank finalProject.v(18) " "Output port \"vga_blank\" at finalProject.v(18) has no driver" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897808 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsync finalProject.v(18) " "Output port \"hsync\" at finalProject.v(18) has no driver" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897808 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vsync finalProject.v(19) " "Output port \"vsync\" at finalProject.v(19) has no driver" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897808 "|finalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:proc " "Elaborating entity \"processor\" for hierarchy \"processor:proc\"" {  } { { "finalProject.v" "proc" { Text "D:/quartus/finalProject/finalProject.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666943897808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath processor:proc\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"processor:proc\|datapath:DP\"" {  } { { "processor.v" "DP" { Text "D:/quartus/finalProject/processor.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r0 datapath.v(8) " "Output port \"r0\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r1 datapath.v(8) " "Output port \"r1\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r2 datapath.v(8) " "Output port \"r2\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r3 datapath.v(8) " "Output port \"r3\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r4 datapath.v(8) " "Output port \"r4\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r5 datapath.v(8) " "Output port \"r5\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r6 datapath.v(8) " "Output port \"r6\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r7 datapath.v(8) " "Output port \"r7\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r8 datapath.v(8) " "Output port \"r8\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r9 datapath.v(8) " "Output port \"r9\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r10 datapath.v(8) " "Output port \"r10\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r11 datapath.v(8) " "Output port \"r11\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r12 datapath.v(8) " "Output port \"r12\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r13 datapath.v(8) " "Output port \"r13\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r14 datapath.v(8) " "Output port \"r14\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r15 datapath.v(8) " "Output port \"r15\" at datapath.v(8) has no driver" {  } { { "datapath.v" "" { Text "D:/quartus/finalProject/datapath.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666943897816 "|finalProject|processor:proc|datapath:DP"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666943897992 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] GND " "Pin \"vga_r\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[4\] GND " "Pin \"vga_r\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[5\] GND " "Pin \"vga_r\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[6\] GND " "Pin \"vga_r\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[7\] GND " "Pin \"vga_r\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[4\] GND " "Pin \"vga_g\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[5\] GND " "Pin \"vga_g\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[6\] GND " "Pin \"vga_g\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[7\] GND " "Pin \"vga_g\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[0\] GND " "Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[1\] GND " "Pin \"vga_b\[1\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[2\] GND " "Pin \"vga_b\[2\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[4\] GND " "Pin \"vga_b\[4\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[5\] GND " "Pin \"vga_b\[5\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[6\] GND " "Pin \"vga_b\[6\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[7\] GND " "Pin \"vga_b\[7\]\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_clk GND " "Pin \"vga_clk\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank GND " "Pin \"vga_blank\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vga_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsync GND " "Pin \"hsync\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsync GND " "Pin \"vsync\" is stuck at GND" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666943898000 "|finalProject|vsync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666943898000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666943898064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666943898064 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666943898080 "|finalProject|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666943898080 "|finalProject|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data " "No output dependent on input pin \"data\"" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666943898080 "|finalProject|data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_clk " "No output dependent on input pin \"data_clk\"" {  } { { "finalProject.v" "" { Text "D:/quartus/finalProject/finalProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666943898080 "|finalProject|data_clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666943898080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666943898080 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666943898080 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666943898080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666943898088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 01:58:18 2022 " "Processing ended: Fri Oct 28 01:58:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666943898088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666943898088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666943898088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666943898088 ""}
