Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 10 20:46:09 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADC_CONTROL_TOP_timing_summary_routed.rpt -pb ADC_CONTROL_TOP_timing_summary_routed.pb -rpx ADC_CONTROL_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_CONTROL_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     32          
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (87)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (87)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: adc_ctrl1/cnv_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/dsc_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/spi_clk_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_outval_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SDACLK/ACTIVE_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SDACLK/done_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_set_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_state_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_DCN/o_pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_4_DSC/o_pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.131        0.000                      0                  156        0.162        0.000                      0                  156        2.000        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
MASTER_CLK_IN         {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MASTER_CLK_IN                                                                                                                                                          16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.131        0.000                      0                  143        0.162        0.000                      0                  143        2.000        0.000                       0                    85  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.482        0.000                      0                   13        0.607        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MASTER_CLK_IN
  To Clock:  MASTER_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MASTER_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MASTER_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.692ns  (logic 0.583ns (34.464%)  route 1.109ns (65.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 1.634 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627     1.634    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.459     2.093 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.461     2.554    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.678 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.648     3.326    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X65Y29         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    pulse_gen_1_SDACLK/clk_out1
    SLICE_X65Y29         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[0]/C
                         clock pessimism              0.577     4.109    
                         clock uncertainty           -0.224     3.885    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429     3.456    pulse_gen_1_SDACLK/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.456    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.692ns  (logic 0.583ns (34.464%)  route 1.109ns (65.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 1.634 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627     1.634    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.459     2.093 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.461     2.554    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.678 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.648     3.326    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X65Y29         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    pulse_gen_1_SDACLK/clk_out1
    SLICE_X65Y29         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[1]/C
                         clock pessimism              0.577     4.109    
                         clock uncertainty           -0.224     3.885    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429     3.456    pulse_gen_1_SDACLK/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.456    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.692ns  (logic 0.583ns (34.464%)  route 1.109ns (65.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 1.634 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627     1.634    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.459     2.093 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.461     2.554    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.678 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.648     3.326    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X65Y29         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    pulse_gen_1_SDACLK/clk_out1
    SLICE_X65Y29         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[2]/C
                         clock pessimism              0.577     4.109    
                         clock uncertainty           -0.224     3.885    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429     3.456    pulse_gen_1_SDACLK/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.456    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.692ns  (logic 0.583ns (34.464%)  route 1.109ns (65.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 1.634 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627     1.634    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.459     2.093 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.461     2.554    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.678 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.648     3.326    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X65Y29         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    pulse_gen_1_SDACLK/clk_out1
    SLICE_X65Y29         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[3]/C
                         clock pessimism              0.577     4.109    
                         clock uncertainty           -0.224     3.885    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429     3.456    pulse_gen_1_SDACLK/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.456    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.568ns  (logic 0.583ns (37.182%)  route 0.985ns (62.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 1.634 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627     1.634    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.459     2.093 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.461     2.554    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.678 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.524     3.202    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y30         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.507     3.531    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y30         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[10]/C
                         clock pessimism              0.563     4.094    
                         clock uncertainty           -0.224     3.870    
    SLICE_X61Y30         FDRE (Setup_fdre_C_R)       -0.429     3.441    pulse_gen_1_SDACLK/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.441    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.568ns  (logic 0.583ns (37.182%)  route 0.985ns (62.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 1.634 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627     1.634    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.459     2.093 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.461     2.554    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.678 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.524     3.202    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y30         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.507     3.531    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y30         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[11]/C
                         clock pessimism              0.563     4.094    
                         clock uncertainty           -0.224     3.870    
    SLICE_X61Y30         FDRE (Setup_fdre_C_R)       -0.429     3.441    pulse_gen_1_SDACLK/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.441    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.568ns  (logic 0.583ns (37.182%)  route 0.985ns (62.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 1.634 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627     1.634    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.459     2.093 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.461     2.554    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.678 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.524     3.202    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y30         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.507     3.531    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y30         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[8]/C
                         clock pessimism              0.563     4.094    
                         clock uncertainty           -0.224     3.870    
    SLICE_X61Y30         FDRE (Setup_fdre_C_R)       -0.429     3.441    pulse_gen_1_SDACLK/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                          3.441    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.568ns  (logic 0.583ns (37.182%)  route 0.985ns (62.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 1.634 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627     1.634    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.459     2.093 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.461     2.554    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.678 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.524     3.202    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y30         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.507     3.531    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y30         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[9]/C
                         clock pessimism              0.563     4.094    
                         clock uncertainty           -0.224     3.870    
    SLICE_X61Y30         FDRE (Setup_fdre_C_R)       -0.429     3.441    pulse_gen_1_SDACLK/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.441    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.568ns  (logic 0.583ns (37.178%)  route 0.985ns (62.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 1.634 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627     1.634    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.459     2.093 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.461     2.554    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.678 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.525     3.202    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y31         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y31         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[12]/C
                         clock pessimism              0.563     4.095    
                         clock uncertainty           -0.224     3.871    
    SLICE_X61Y31         FDRE (Setup_fdre_C_R)       -0.429     3.442    pulse_gen_1_SDACLK/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          3.442    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.568ns  (logic 0.583ns (37.178%)  route 0.985ns (62.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 1.634 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627     1.634    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.459     2.093 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.461     2.554    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.678 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.525     3.202    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X61Y31         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y31         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[13]/C
                         clock pessimism              0.563     4.095    
                         clock uncertainty           -0.224     3.871    
    SLICE_X61Y31         FDRE (Setup_fdre_C_R)       -0.429     3.442    pulse_gen_1_SDACLK/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                          3.442    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                  0.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/cnv_trig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.588    -0.576    adc_ctrl1/clk_out1
    SLICE_X61Y32         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/Q
                         net (fo=7, routed)           0.109    -0.326    adc_ctrl1/s_adc__0[1]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.045    -0.281 r  adc_ctrl1/cnv_trig_out_i_1/O
                         net (fo=1, routed)           0.000    -0.281    adc_ctrl1/cnv_trig_out_i_1_n_0
    SLICE_X60Y32         FDRE                                         r  adc_ctrl1/cnv_trig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.856    -0.815    adc_ctrl1/clk_out1
    SLICE_X60Y32         FDRE                                         r  adc_ctrl1/cnv_trig_out_reg/C
                         clock pessimism              0.252    -0.563    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.120    -0.443    adc_ctrl1/cnv_trig_out_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/spi_clk_trig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.588    -0.576    adc_ctrl1/clk_out1
    SLICE_X61Y32         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  adc_ctrl1/FSM_sequential_s_adc_reg[0]/Q
                         net (fo=7, routed)           0.111    -0.324    adc_ctrl1/s_adc__0[0]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.045    -0.279 r  adc_ctrl1/spi_clk_trig_out_i_1/O
                         net (fo=1, routed)           0.000    -0.279    adc_ctrl1/spi_clk_trig_out_i_1_n_0
    SLICE_X60Y32         FDRE                                         r  adc_ctrl1/spi_clk_trig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.856    -0.815    adc_ctrl1/clk_out1
    SLICE_X60Y32         FDRE                                         r  adc_ctrl1/spi_clk_trig_out_reg/C
                         clock pessimism              0.252    -0.563    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.121    -0.442    adc_ctrl1/spi_clk_trig_out_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/dsc_trig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.588    -0.576    adc_ctrl1/clk_out1
    SLICE_X61Y32         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/Q
                         net (fo=7, routed)           0.113    -0.322    adc_ctrl1/s_adc__0[1]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.045    -0.277 r  adc_ctrl1/dsc_trig_out_i_1/O
                         net (fo=1, routed)           0.000    -0.277    adc_ctrl1/dsc_trig_out_i_1_n_0
    SLICE_X60Y32         FDRE                                         r  adc_ctrl1/dsc_trig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.856    -0.815    adc_ctrl1/clk_out1
    SLICE_X60Y32         FDRE                                         r  adc_ctrl1/dsc_trig_out_reg/C
                         clock pessimism              0.252    -0.563    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.121    -0.442    adc_ctrl1/dsc_trig_out_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pulse_gen_2_CNV/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_CNV/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    pulse_gen_2_CNV/CLK
    SLICE_X62Y33         FDRE                                         r  pulse_gen_2_CNV/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  pulse_gen_2_CNV/r_counter_reg[0]/Q
                         net (fo=5, routed)           0.098    -0.335    pulse_gen_2_CNV/r_counter[0]
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.045    -0.290 r  pulse_gen_2_CNV/r_counter1/O
                         net (fo=1, routed)           0.000    -0.290    pulse_gen_2_CNV/r_counter1_n_0
    SLICE_X63Y33         FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_2_CNV/CLK
    SLICE_X63Y33         FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/C
                         clock pessimism              0.251    -0.561    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.091    -0.470    pulse_gen_2_CNV/o_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.929%)  route 0.135ns (42.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    clk_out1
    SLICE_X59Y33         FDCE                                         r  i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  i_counter_reg[2]/Q
                         net (fo=6, routed)           0.135    -0.299    i_counter_reg[2]
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.254 r  i_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    i_counter[5]_i_1_n_0
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[5]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)         0.120    -0.441    i_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 pulse_gen_3_DCN/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_DCN/r_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.246ns (69.133%)  route 0.110ns (30.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    pulse_gen_3_DCN/clk_out1
    SLICE_X60Y35         FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.426 f  pulse_gen_3_DCN/r_counter_reg[2]/Q
                         net (fo=5, routed)           0.110    -0.316    pulse_gen_3_DCN/r_counter_reg_n_0_[2]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.098    -0.218 r  pulse_gen_3_DCN/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    pulse_gen_3_DCN/r_counter[0]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_3_DCN/clk_out1
    SLICE_X60Y35         FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[0]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X60Y35         FDRE (Hold_fdre_C_D)         0.121    -0.453    pulse_gen_3_DCN/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.340%)  route 0.156ns (45.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.156    -0.278    i_counter_reg[7]
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  i_counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    i_counter[10]_i_1_n_0
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[10]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X58Y33         FDCE (Hold_fdce_C_D)         0.092    -0.483    i_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pulse_gen_4_DSC/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_4_DSC/r_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.229ns (64.078%)  route 0.128ns (35.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.588    -0.576    pulse_gen_4_DSC/clk_out1
    SLICE_X62Y31         FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  pulse_gen_4_DSC/r_counter_reg[2]/Q
                         net (fo=5, routed)           0.128    -0.319    pulse_gen_4_DSC/r_counter_reg_n_0_[2]
    SLICE_X62Y31         LUT3 (Prop_lut3_I1_O)        0.101    -0.218 r  pulse_gen_4_DSC/r_done_i_1__1/O
                         net (fo=1, routed)           0.000    -0.218    pulse_gen_4_DSC/r_done_i_1__1_n_0
    SLICE_X62Y31         FDRE                                         r  pulse_gen_4_DSC/r_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    pulse_gen_4_DSC/clk_out1
    SLICE_X62Y31         FDRE                                         r  pulse_gen_4_DSC/r_done_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.107    -0.469    pulse_gen_4_DSC/r_done_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pulse_gen_2_CNV/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_CNV/r_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.190ns (52.621%)  route 0.171ns (47.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    pulse_gen_2_CNV/CLK
    SLICE_X62Y33         FDRE                                         r  pulse_gen_2_CNV/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  pulse_gen_2_CNV/r_counter_reg[2]/Q
                         net (fo=3, routed)           0.171    -0.262    pulse_gen_2_CNV/r_counter[2]
    SLICE_X62Y33         LUT4 (Prop_lut4_I0_O)        0.049    -0.213 r  pulse_gen_2_CNV/r_done_i_1/O
                         net (fo=1, routed)           0.000    -0.213    pulse_gen_2_CNV/r_done_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  pulse_gen_2_CNV/r_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_2_CNV/CLK
    SLICE_X62Y33         FDRE                                         r  pulse_gen_2_CNV/r_done_reg/C
                         clock pessimism              0.238    -0.574    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.107    -0.467    pulse_gen_2_CNV/r_done_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pulse_gen_3_DCN/r_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_DCN/r_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.275%)  route 0.172ns (44.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.590    -0.574    pulse_gen_3_DCN/clk_out1
    SLICE_X60Y35         FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  pulse_gen_3_DCN/r_counter_reg[1]/Q
                         net (fo=5, routed)           0.172    -0.238    pulse_gen_3_DCN/r_counter_reg_n_0_[1]
    SLICE_X60Y35         LUT4 (Prop_lut4_I1_O)        0.049    -0.189 r  pulse_gen_3_DCN/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    pulse_gen_3_DCN/r_counter[2]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_3_DCN/clk_out1
    SLICE_X60Y35         FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[2]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X60Y35         FDRE (Hold_fdre_C_D)         0.131    -0.443    pulse_gen_3_DCN/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { master_of_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    master_of_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X60Y33     i_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X58Y33     i_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X59Y33     i_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X59Y33     i_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X59Y33     i_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X59Y33     i_counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X60Y33     i_counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X59Y33     i_counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y33     i_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y33     i_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X58Y33     i_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X58Y33     i_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y33     i_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y33     i_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y33     i_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y33     i_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y33     i_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y33     i_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y33     i_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y33     i_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X58Y33     i_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X58Y33     i_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y33     i_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y33     i_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y33     i_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y33     i_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y33     i_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y33     i_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { master_of_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    master_of_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.364ns  (logic 0.583ns (42.735%)  route 0.781ns (57.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 1.634 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627     1.634    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.459     2.093 r  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.450     2.543    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X65Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.667 f  pulse_gen_1_SDACLK/done_i_2/O
                         net (fo=1, routed)           0.331     2.998    pulse_gen_1_SDACLK/done_i_2_n_0
    SLICE_X63Y30         FDCE                                         f  pulse_gen_1_SDACLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y30         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.577     4.109    
                         clock uncertainty           -0.224     3.885    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.405     3.480    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/gen_1_pulse_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.022ns  (logic 0.459ns (44.907%)  route 0.563ns (55.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 1.634 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.627     1.634    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.459     2.093 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.563     2.656    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X63Y29         FDCE                                         f  pulse_gen_1_SDACLK/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508     3.532    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y29         FDCE                                         r  pulse_gen_1_SDACLK/gen_1_pulse_reg/C
                         clock pessimism              0.577     4.109    
                         clock uncertainty           -0.224     3.885    
    SLICE_X63Y29         FDCE (Recov_fdce_C_CLR)     -0.405     3.480    pulse_gen_1_SDACLK/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.140ns (33.891%)  route 2.224ns (66.109%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  i_counter_reg[5]/Q
                         net (fo=6, routed)           0.542     0.196    i_counter_reg[5]
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150     0.346 r  i_counter[10]_i_2/O
                         net (fo=2, routed)           0.443     0.790    i_counter[10]_i_2_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I4_O)        0.348     1.138 f  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.495     1.633    i_outval_reg_i_3_n_0
    SLICE_X58Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.757 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.743     2.500    i_outval_reg_i_2_n_0
    SLICE_X58Y33         FDCE                                         f  i_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511     3.535    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[10]/C
                         clock pessimism              0.577     4.112    
                         clock uncertainty           -0.224     3.888    
    SLICE_X58Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.483    i_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          3.483    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.140ns (33.891%)  route 2.224ns (66.109%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  i_counter_reg[5]/Q
                         net (fo=6, routed)           0.542     0.196    i_counter_reg[5]
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150     0.346 r  i_counter[10]_i_2/O
                         net (fo=2, routed)           0.443     0.790    i_counter[10]_i_2_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I4_O)        0.348     1.138 f  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.495     1.633    i_outval_reg_i_3_n_0
    SLICE_X58Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.757 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.743     2.500    i_outval_reg_i_2_n_0
    SLICE_X58Y33         FDCE                                         f  i_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511     3.535    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[7]/C
                         clock pessimism              0.577     4.112    
                         clock uncertainty           -0.224     3.888    
    SLICE_X58Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.483    i_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          3.483    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.140ns (33.891%)  route 2.224ns (66.109%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  i_counter_reg[5]/Q
                         net (fo=6, routed)           0.542     0.196    i_counter_reg[5]
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150     0.346 r  i_counter[10]_i_2/O
                         net (fo=2, routed)           0.443     0.790    i_counter[10]_i_2_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I4_O)        0.348     1.138 f  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.495     1.633    i_outval_reg_i_3_n_0
    SLICE_X58Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.757 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.743     2.500    i_outval_reg_i_2_n_0
    SLICE_X58Y33         FDCE                                         f  i_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511     3.535    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[8]/C
                         clock pessimism              0.577     4.112    
                         clock uncertainty           -0.224     3.888    
    SLICE_X58Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.483    i_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          3.483    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.140ns (33.891%)  route 2.224ns (66.109%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  i_counter_reg[5]/Q
                         net (fo=6, routed)           0.542     0.196    i_counter_reg[5]
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150     0.346 r  i_counter[10]_i_2/O
                         net (fo=2, routed)           0.443     0.790    i_counter[10]_i_2_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I4_O)        0.348     1.138 f  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.495     1.633    i_outval_reg_i_3_n_0
    SLICE_X58Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.757 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.743     2.500    i_outval_reg_i_2_n_0
    SLICE_X58Y33         FDCE                                         f  i_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511     3.535    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[9]/C
                         clock pessimism              0.577     4.112    
                         clock uncertainty           -0.224     3.888    
    SLICE_X58Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.483    i_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          3.483    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.140ns (33.935%)  route 2.219ns (66.065%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  i_counter_reg[5]/Q
                         net (fo=6, routed)           0.542     0.196    i_counter_reg[5]
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150     0.346 r  i_counter[10]_i_2/O
                         net (fo=2, routed)           0.443     0.790    i_counter[10]_i_2_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I4_O)        0.348     1.138 f  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.495     1.633    i_outval_reg_i_3_n_0
    SLICE_X58Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.757 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.739     2.495    i_outval_reg_i_2_n_0
    SLICE_X59Y33         FDCE                                         f  i_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511     3.535    clk_out1
    SLICE_X59Y33         FDCE                                         r  i_counter_reg[1]/C
                         clock pessimism              0.577     4.112    
                         clock uncertainty           -0.224     3.888    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.483    i_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          3.483    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.140ns (33.935%)  route 2.219ns (66.065%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  i_counter_reg[5]/Q
                         net (fo=6, routed)           0.542     0.196    i_counter_reg[5]
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150     0.346 r  i_counter[10]_i_2/O
                         net (fo=2, routed)           0.443     0.790    i_counter[10]_i_2_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I4_O)        0.348     1.138 f  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.495     1.633    i_outval_reg_i_3_n_0
    SLICE_X58Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.757 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.739     2.495    i_outval_reg_i_2_n_0
    SLICE_X59Y33         FDCE                                         f  i_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511     3.535    clk_out1
    SLICE_X59Y33         FDCE                                         r  i_counter_reg[2]/C
                         clock pessimism              0.577     4.112    
                         clock uncertainty           -0.224     3.888    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.483    i_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          3.483    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.140ns (33.935%)  route 2.219ns (66.065%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  i_counter_reg[5]/Q
                         net (fo=6, routed)           0.542     0.196    i_counter_reg[5]
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150     0.346 r  i_counter[10]_i_2/O
                         net (fo=2, routed)           0.443     0.790    i_counter[10]_i_2_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I4_O)        0.348     1.138 f  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.495     1.633    i_outval_reg_i_3_n_0
    SLICE_X58Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.757 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.739     2.495    i_outval_reg_i_2_n_0
    SLICE_X59Y33         FDCE                                         f  i_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511     3.535    clk_out1
    SLICE_X59Y33         FDCE                                         r  i_counter_reg[3]/C
                         clock pessimism              0.577     4.112    
                         clock uncertainty           -0.224     3.888    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.483    i_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          3.483    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.140ns (33.935%)  route 2.219ns (66.065%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  i_counter_reg[5]/Q
                         net (fo=6, routed)           0.542     0.196    i_counter_reg[5]
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150     0.346 r  i_counter[10]_i_2/O
                         net (fo=2, routed)           0.443     0.790    i_counter[10]_i_2_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I4_O)        0.348     1.138 f  i_outval_reg_i_3/O
                         net (fo=1, routed)           0.495     1.633    i_outval_reg_i_3_n_0
    SLICE_X58Y33         LUT4 (Prop_lut4_I3_O)        0.124     1.757 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.739     2.495    i_outval_reg_i_2_n_0
    SLICE_X59Y33         FDCE                                         f  i_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.511     3.535    clk_out1
    SLICE_X59Y33         FDCE                                         r  i_counter_reg[4]/C
                         clock pessimism              0.577     4.112    
                         clock uncertainty           -0.224     3.888    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.483    i_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          3.483    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  0.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.577%)  route 0.368ns (66.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.157    -0.276    i_counter_reg[7]
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.045    -0.231 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.211    -0.021    i_outval_reg_i_2_n_0
    SLICE_X60Y33         FDCE                                         f  i_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[0]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X60Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.628    i_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.577%)  route 0.368ns (66.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.157    -0.276    i_counter_reg[7]
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.045    -0.231 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.211    -0.021    i_outval_reg_i_2_n_0
    SLICE_X60Y33         FDCE                                         f  i_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[5]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X60Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.628    i_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.414%)  route 0.365ns (63.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.587    -0.577    pulse_gen_1_SDACLK/clk_out1
    SLICE_X64Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/Q
                         net (fo=5, routed)           0.261    -0.152    pulse_gen_1_SDACLK/pulses_generated_reg[4]
    SLICE_X65Y30         LUT4 (Prop_lut4_I1_O)        0.045    -0.107 f  pulse_gen_1_SDACLK/done_i_2/O
                         net (fo=1, routed)           0.104    -0.003    pulse_gen_1_SDACLK/done_i_2_n_0
    SLICE_X63Y30         FDCE                                         f  pulse_gen_1_SDACLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.856    -0.815    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y30         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.252    -0.563    
    SLICE_X63Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.655    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.083%)  route 0.412ns (68.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.157    -0.276    i_counter_reg[7]
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.045    -0.231 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.255     0.024    i_outval_reg_i_2_n_0
    SLICE_X59Y33         FDCE                                         f  i_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    clk_out1
    SLICE_X59Y33         FDCE                                         r  i_counter_reg[1]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    i_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.083%)  route 0.412ns (68.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.157    -0.276    i_counter_reg[7]
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.045    -0.231 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.255     0.024    i_outval_reg_i_2_n_0
    SLICE_X59Y33         FDCE                                         f  i_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    clk_out1
    SLICE_X59Y33         FDCE                                         r  i_counter_reg[2]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    i_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.083%)  route 0.412ns (68.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.157    -0.276    i_counter_reg[7]
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.045    -0.231 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.255     0.024    i_outval_reg_i_2_n_0
    SLICE_X59Y33         FDCE                                         f  i_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    clk_out1
    SLICE_X59Y33         FDCE                                         r  i_counter_reg[3]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    i_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.083%)  route 0.412ns (68.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.157    -0.276    i_counter_reg[7]
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.045    -0.231 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.255     0.024    i_outval_reg_i_2_n_0
    SLICE_X59Y33         FDCE                                         f  i_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    clk_out1
    SLICE_X59Y33         FDCE                                         r  i_counter_reg[4]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    i_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.083%)  route 0.412ns (68.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.157    -0.276    i_counter_reg[7]
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.045    -0.231 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.255     0.024    i_outval_reg_i_2_n_0
    SLICE_X59Y33         FDCE                                         f  i_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    clk_out1
    SLICE_X59Y33         FDCE                                         r  i_counter_reg[6]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    i_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.858%)  route 0.417ns (69.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.157    -0.276    i_counter_reg[7]
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.045    -0.231 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.259     0.028    i_outval_reg_i_2_n_0
    SLICE_X58Y33         FDCE                                         f  i_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[10]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X58Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    i_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.858%)  route 0.417ns (69.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.589    -0.575    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.157    -0.276    i_counter_reg[7]
    SLICE_X58Y33         LUT4 (Prop_lut4_I0_O)        0.045    -0.231 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.259     0.028    i_outval_reg_i_2_n_0
    SLICE_X58Y33         FDCE                                         f  i_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.857    -0.814    clk_out1
    SLICE_X58Y33         FDCE                                         r  i_counter_reg[7]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X58Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    i_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.695    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.728ns  (logic 1.330ns (15.238%)  route 7.398ns (84.762%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          7.398     8.728    adc_ctrl1/D[0]
    SLICE_X63Y28         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.622ns  (logic 1.330ns (15.424%)  route 7.293ns (84.576%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          7.293     8.622    adc_ctrl1/D[0]
    SLICE_X62Y26         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.593ns  (logic 1.330ns (15.477%)  route 7.263ns (84.523%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          7.263     8.593    adc_ctrl1/D[0]
    SLICE_X62Y27         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 1.330ns (15.484%)  route 7.259ns (84.516%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          7.259     8.589    adc_ctrl1/D[0]
    SLICE_X61Y27         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 1.330ns (15.488%)  route 7.257ns (84.512%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          7.257     8.587    adc_ctrl1/D[0]
    SLICE_X63Y27         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.427ns  (logic 1.330ns (15.781%)  route 7.097ns (84.219%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          7.097     8.427    adc_ctrl1/D[0]
    SLICE_X63Y26         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.269ns  (logic 1.330ns (16.084%)  route 6.939ns (83.916%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          6.939     8.269    adc_ctrl1/D[0]
    SLICE_X63Y25         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 1.330ns (16.393%)  route 6.783ns (83.607%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          6.783     8.113    adc_ctrl1/D[0]
    SLICE_X64Y26         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 1.330ns (16.393%)  route 6.783ns (83.607%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          6.783     8.113    adc_ctrl1/D[0]
    SLICE_X65Y26         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.954ns  (logic 1.330ns (16.720%)  route 6.624ns (83.280%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          6.624     7.954    adc_ctrl1/D[0]
    SLICE_X65Y27         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            adc_ctrl1/serial_clk_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.191ns (51.230%)  route 0.182ns (48.770%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDPE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[4]/C
    SLICE_X62Y28         FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  adc_ctrl1/serial_clk_count_reg[4]/Q
                         net (fo=3, routed)           0.182     0.328    adc_ctrl1/serial_clk_count_reg[4]
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.373 r  adc_ctrl1/serial_clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.373    adc_ctrl1/serial_clk_count0[5]
    SLICE_X62Y28         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            adc_ctrl1/serial_clk_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.191ns (50.728%)  route 0.186ns (49.272%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDPE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[4]/C
    SLICE_X62Y28         FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  adc_ctrl1/serial_clk_count_reg[4]/Q
                         net (fo=3, routed)           0.186     0.332    adc_ctrl1/serial_clk_count_reg[4]
    SLICE_X62Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.377 r  adc_ctrl1/serial_clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.377    adc_ctrl1/serial_clk_count0[4]
    SLICE_X62Y28         FDPE                                         r  adc_ctrl1/serial_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.189ns (46.177%)  route 0.220ns (53.823%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.220     0.366    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X62Y28         LUT4 (Prop_lut4_I2_O)        0.043     0.409 r  adc_ctrl1/serial_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.409    adc_ctrl1/serial_clk_count0[3]
    SLICE_X62Y28         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.191ns (46.439%)  route 0.220ns (53.561%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.220     0.366    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.411 r  adc_ctrl1/serial_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.411    adc_ctrl1/serial_clk_count0[2]
    SLICE_X62Y28         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.188ns (44.846%)  route 0.231ns (55.154%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.231     0.377    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.042     0.419 r  adc_ctrl1/serial_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.419    adc_ctrl1/serial_clk_count0[1]
    SLICE_X62Y28         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.191ns (45.238%)  route 0.231ns (54.762%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.231     0.377    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X62Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.422 r  adc_ctrl1/serial_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.422    adc_ctrl1/serial_clk_count[0]_i_1_n_0
    SLICE_X62Y28         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_outval_reg/G
                            (positive level-sensitive latch)
  Destination:            i_outval_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.203ns (41.462%)  route 0.287ns (58.538%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         LDCE                         0.000     0.000 r  i_outval_reg/G
    SLICE_X58Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  i_outval_reg/Q
                         net (fo=2, routed)           0.287     0.445    i_outval
    SLICE_X58Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.490 r  i_outval_reg_i_1/O
                         net (fo=1, routed)           0.000     0.490    i_outval_reg_i_1_n_0
    SLICE_X58Y32         LDCE                                         r  i_outval_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.194ns (37.454%)  route 0.324ns (62.546%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.144     0.290    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.048     0.338 r  adc_ctrl1/serial_data_adc_1[3]_i_1/O
                         net (fo=1, routed)           0.180     0.518    adc_ctrl1/serial_data_adc_1[3]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.191ns (33.031%)  route 0.387ns (66.969%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.144     0.290    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.335 r  adc_ctrl1/serial_data_adc_1[2]_i_1/O
                         net (fo=1, routed)           0.243     0.578    adc_ctrl1/serial_data_adc_1[2]_i_1_n_0
    SLICE_X64Y33         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.231ns (38.990%)  route 0.361ns (61.010%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[3]/C
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.133     0.133 f  adc_ctrl1/serial_clk_count_reg[3]/Q
                         net (fo=19, routed)          0.250     0.383    adc_ctrl1/serial_clk_count_reg[3]
    SLICE_X63Y26         LUT5 (Prop_lut5_I3_O)        0.098     0.481 r  adc_ctrl1/serial_data_adc_1[6]_i_1/O
                         net (fo=1, routed)           0.111     0.592    adc_ctrl1/serial_data_adc_1[6]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 3.473ns (43.878%)  route 4.443ns (56.122%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.626    -0.867    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y30         FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  pulse_gen_1_SDACLK/output_set_reg/Q
                         net (fo=2, routed)           0.817     0.406    pulse_gen_1_SDACLK/output_set_reg_n_0
    SLICE_X60Y30         LUT3 (Prop_lut3_I2_O)        0.124     0.530 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst_i_1/O
                         net (fo=24, routed)          3.625     4.156    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    J3                   OBUF (Prop_obuf_I_O)         2.893     7.049 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.049    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    J3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.862ns  (logic 3.477ns (50.668%)  route 3.385ns (49.332%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.626    -0.867    pulse_gen_1_SDACLK/clk_out1
    SLICE_X62Y30         FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  pulse_gen_1_SDACLK/output_set_reg/Q
                         net (fo=2, routed)           0.817     0.406    pulse_gen_1_SDACLK/output_set_reg_n_0
    SLICE_X60Y30         LUT3 (Prop_lut3_I2_O)        0.124     0.530 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst_i_1/O
                         net (fo=24, routed)          2.568     3.098    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    T3                   OBUF (Prop_obuf_I_O)         2.897     5.995 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.995    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    T3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_CNV/o_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 3.353ns (51.214%)  route 3.194ns (48.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.630    -0.863    pulse_gen_2_CNV/CLK
    SLICE_X63Y33         FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.407 r  pulse_gen_2_CNV/o_pulse_reg/Q
                         net (fo=1, routed)           3.194     2.787    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF
    K2                   OBUF (Prop_obuf_I_O)         2.897     5.684 r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.684    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
    K2                                                                r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.602ns  (logic 3.439ns (61.402%)  route 2.162ns (38.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.621    -0.872    adc_ctrl1/clk_out1
    SLICE_X64Y27         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  adc_ctrl1/adc_1_data_latched_reg[12]/Q
                         net (fo=1, routed)           2.162     1.808    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[12]
    U7                   OBUF (Prop_obuf_I_O)         2.921     4.730 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.730    EXT_LEDS_DATA_FROM_ADC_CONTROL[12]
    U7                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.477ns  (logic 3.412ns (62.303%)  route 2.065ns (37.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.618    -0.875    adc_ctrl1/clk_out1
    SLICE_X64Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  adc_ctrl1/adc_1_data_latched_reg[6]/Q
                         net (fo=1, routed)           2.065     1.708    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[6]
    V5                   OBUF (Prop_obuf_I_O)         2.894     4.602 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.602    EXT_LEDS_DATA_FROM_ADC_CONTROL[6]
    V5                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.347ns  (logic 3.444ns (64.405%)  route 1.903ns (35.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.618    -0.875    adc_ctrl1/clk_out1
    SLICE_X64Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  adc_ctrl1/adc_1_data_latched_reg[15]/Q
                         net (fo=1, routed)           1.903     1.546    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[15]
    V8                   OBUF (Prop_obuf_I_O)         2.926     4.472 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.472    EXT_LEDS_DATA_FROM_ADC_CONTROL[15]
    V8                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.293ns  (logic 3.443ns (65.051%)  route 1.850ns (34.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.618    -0.875    adc_ctrl1/clk_out1
    SLICE_X64Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  adc_ctrl1/adc_1_data_latched_reg[14]/Q
                         net (fo=1, routed)           1.850     1.493    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[14]
    U8                   OBUF (Prop_obuf_I_O)         2.925     4.418 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.418    EXT_LEDS_DATA_FROM_ADC_CONTROL[14]
    U8                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.266ns  (logic 3.366ns (63.918%)  route 1.900ns (36.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.618    -0.875    adc_ctrl1/clk_out1
    SLICE_X65Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  adc_ctrl1/adc_1_data_latched_reg[8]/Q
                         net (fo=1, routed)           1.900     1.481    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[8]
    U5                   OBUF (Prop_obuf_I_O)         2.910     4.391 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.391    EXT_LEDS_DATA_FROM_ADC_CONTROL[8]
    U5                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.220ns  (logic 3.354ns (64.261%)  route 1.865ns (35.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.631    -0.862    adc_ctrl1/clk_out1
    SLICE_X65Y34         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  adc_ctrl1/adc_1_data_latched_reg[2]/Q
                         net (fo=1, routed)           1.865     1.460    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[2]
    V3                   OBUF (Prop_obuf_I_O)         2.898     4.358 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.358    EXT_LEDS_DATA_FROM_ADC_CONTROL[2]
    V3                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.216ns  (logic 3.355ns (64.323%)  route 1.861ns (35.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.631    -0.862    adc_ctrl1/clk_out1
    SLICE_X65Y34         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.406 r  adc_ctrl1/adc_1_data_latched_reg[0]/Q
                         net (fo=1, routed)           1.861     1.455    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[0]
    V2                   OBUF (Prop_obuf_I_O)         2.899     4.354 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.354    EXT_LEDS_DATA_FROM_ADC_CONTROL[0]
    V2                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_4_DSC/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_4_DSC/r_start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.791ns  (logic 0.337ns (42.579%)  route 0.454ns (57.421%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.509    -1.467    pulse_gen_4_DSC/clk_out1
    SLICE_X62Y31         FDRE                                         r  pulse_gen_4_DSC/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.337    -1.130 f  pulse_gen_4_DSC/r_done_reg/Q
                         net (fo=1, routed)           0.454    -0.675    pulse_gen_4_DSC/r_done_reg_n_0
    SLICE_X60Y31         FDCE                                         f  pulse_gen_4_DSC/r_start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_3_DCN/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_DCN/r_start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.790ns  (logic 0.385ns (48.725%)  route 0.405ns (51.275%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.513    -1.463    pulse_gen_3_DCN/clk_out1
    SLICE_X60Y35         FDRE                                         r  pulse_gen_3_DCN/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.385    -1.078 f  pulse_gen_3_DCN/r_done_reg/Q
                         net (fo=1, routed)           0.405    -0.672    pulse_gen_3_DCN/r_done_reg_n_0
    SLICE_X60Y34         FDCE                                         f  pulse_gen_3_DCN/r_start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_CNV/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_CNV/r_start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.797ns  (logic 0.337ns (42.275%)  route 0.460ns (57.725%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.512    -1.464    pulse_gen_2_CNV/CLK
    SLICE_X62Y33         FDRE                                         r  pulse_gen_2_CNV/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.337    -1.127 f  pulse_gen_2_CNV/r_done_reg/Q
                         net (fo=1, routed)           0.460    -0.666    pulse_gen_2_CNV/r_done
    SLICE_X61Y33         FDCE                                         f  pulse_gen_2_CNV/r_start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/spi_clk_trig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/output_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.889ns  (logic 0.418ns (47.011%)  route 0.471ns (52.989%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.510    -1.466    adc_ctrl1/clk_out1
    SLICE_X60Y32         FDRE                                         r  adc_ctrl1/spi_clk_trig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.418    -1.048 f  adc_ctrl1/spi_clk_trig_out_reg/Q
                         net (fo=3, routed)           0.471    -0.576    pulse_gen_1_SDACLK/spi_clk_trig_out
    SLICE_X58Y31         FDCE                                         f  pulse_gen_1_SDACLK/output_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/ACTIVE_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.000ns  (logic 0.367ns (36.688%)  route 0.633ns (63.312%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y30         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.101 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.633    -0.467    pulse_gen_1_SDACLK/done
    SLICE_X59Y30         FDCE                                         f  pulse_gen_1_SDACLK/ACTIVE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/output_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.018ns  (logic 0.367ns (36.050%)  route 0.651ns (63.950%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y30         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.101 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.651    -0.450    pulse_gen_1_SDACLK/done
    SLICE_X59Y31         FDCE                                         f  pulse_gen_1_SDACLK/output_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/start_acquisition_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.131ns  (logic 0.570ns (50.400%)  route 0.561ns (49.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.510    -1.466    adc_ctrl1/clk_out1
    SLICE_X61Y32         FDRE                                         r  adc_ctrl1/s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.337    -1.129 f  adc_ctrl1/s_adc_reg[1]/Q
                         net (fo=6, routed)           0.264    -0.864    adc_ctrl1/s_adc_reg_n_0_[1]
    SLICE_X61Y32         LUT2 (Prop_lut2_I1_O)        0.233    -0.631 f  adc_ctrl1/spi_clk_done_i_1/O
                         net (fo=8, routed)           0.296    -0.335    adc_ctrl1/spi_clk_done_i_1_n_0
    SLICE_X59Y32         FDCE                                         f  adc_ctrl1/start_acquisition_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/dsc_pulse_done_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.268ns  (logic 0.576ns (45.441%)  route 0.692ns (54.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.510    -1.466    adc_ctrl1/clk_out1
    SLICE_X61Y32         FDRE                                         r  adc_ctrl1/s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.337    -1.129 r  adc_ctrl1/s_adc_reg[1]/Q
                         net (fo=6, routed)           0.265    -0.863    adc_ctrl1/s_adc_reg_n_0_[1]
    SLICE_X61Y32         LUT2 (Prop_lut2_I1_O)        0.239    -0.624 f  adc_ctrl1/dsc_pulse_done_i_1/O
                         net (fo=1, routed)           0.426    -0.198    adc_ctrl1/dsc_pulse_done_i_1_n_0
    SLICE_X62Y32         FDCE                                         f  adc_ctrl1/dsc_pulse_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/spi_clk_done_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.273ns  (logic 0.570ns (44.785%)  route 0.703ns (55.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.510    -1.466    adc_ctrl1/clk_out1
    SLICE_X61Y32         FDRE                                         r  adc_ctrl1/s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.337    -1.129 f  adc_ctrl1/s_adc_reg[1]/Q
                         net (fo=6, routed)           0.264    -0.864    adc_ctrl1/s_adc_reg_n_0_[1]
    SLICE_X61Y32         LUT2 (Prop_lut2_I1_O)        0.233    -0.631 f  adc_ctrl1/spi_clk_done_i_1/O
                         net (fo=8, routed)           0.438    -0.193    adc_ctrl1/spi_clk_done_i_1_n_0
    SLICE_X60Y30         FDCE                                         f  adc_ctrl1/spi_clk_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/set_spi_clk_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.402ns  (logic 0.573ns (40.857%)  route 0.829ns (59.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.510    -1.466    adc_ctrl1/clk_out1
    SLICE_X61Y32         FDRE                                         r  adc_ctrl1/s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.337    -1.129 f  adc_ctrl1/s_adc_reg[1]/Q
                         net (fo=6, routed)           0.265    -0.863    adc_ctrl1/s_adc_reg_n_0_[1]
    SLICE_X61Y32         LUT2 (Prop_lut2_I0_O)        0.236    -0.627 f  adc_ctrl1/set_spi_clk_i_1/O
                         net (fo=1, routed)           0.564    -0.063    adc_ctrl1/p_0_in
    SLICE_X61Y34         FDCE                                         f  adc_ctrl1/set_spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    master_of_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    master_of_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  master_of_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    master_of_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    master_of_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.728ns  (logic 0.704ns (25.809%)  route 2.024ns (74.191%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.940     1.396    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.520 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.573     2.093    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.217 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.510     2.728    pulse_gen_1_SDACLK/done0
    SLICE_X64Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X64Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[6]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.728ns  (logic 0.704ns (25.809%)  route 2.024ns (74.191%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.940     1.396    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.520 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.573     2.093    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.217 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.510     2.728    pulse_gen_1_SDACLK/done0
    SLICE_X64Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X64Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[7]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.725ns  (logic 0.704ns (25.839%)  route 2.021ns (74.161%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.940     1.396    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.520 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.573     2.093    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.217 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.507     2.725    pulse_gen_1_SDACLK/done0
    SLICE_X64Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X64Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.725ns  (logic 0.704ns (25.839%)  route 2.021ns (74.161%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.940     1.396    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.520 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.573     2.093    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.217 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.507     2.725    pulse_gen_1_SDACLK/done0
    SLICE_X64Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X64Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[13]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.725ns  (logic 0.704ns (25.839%)  route 2.021ns (74.161%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.940     1.396    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.520 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.573     2.093    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.217 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.507     2.725    pulse_gen_1_SDACLK/done0
    SLICE_X64Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X64Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.725ns  (logic 0.704ns (25.839%)  route 2.021ns (74.161%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.940     1.396    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.520 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.573     2.093    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.217 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.507     2.725    pulse_gen_1_SDACLK/done0
    SLICE_X64Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X64Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[5]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.681ns  (logic 0.828ns (30.881%)  route 1.853ns (69.119%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.940     1.396    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.520 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.573     2.093    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.217 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.340     2.557    pulse_gen_1_SDACLK/done0
    SLICE_X63Y30         LUT4 (Prop_lut4_I2_O)        0.124     2.681 r  pulse_gen_1_SDACLK/done_i_1/O
                         net (fo=1, routed)           0.000     2.681    pulse_gen_1_SDACLK/done_i_1_n_0
    SLICE_X63Y30         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X63Y30         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.584ns  (logic 0.704ns (27.248%)  route 1.880ns (72.752%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.940     1.396    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.520 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.573     2.093    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.217 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.366     2.584    pulse_gen_1_SDACLK/done0
    SLICE_X64Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.509    -1.467    pulse_gen_1_SDACLK/clk_out1
    SLICE_X64Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.584ns  (logic 0.704ns (27.248%)  route 1.880ns (72.752%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.940     1.396    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.520 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.573     2.093    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.217 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.366     2.584    pulse_gen_1_SDACLK/done0
    SLICE_X64Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.509    -1.467    pulse_gen_1_SDACLK/clk_out1
    SLICE_X64Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.584ns  (logic 0.704ns (27.248%)  route 1.880ns (72.752%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.940     1.396    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.520 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.573     2.093    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124     2.217 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.366     2.584    pulse_gen_1_SDACLK/done0
    SLICE_X64Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          1.509    -1.467    pulse_gen_1_SDACLK/clk_out1
    SLICE_X64Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[3]/C
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[3]/Q
                         net (fo=1, routed)           0.101     0.242    adc_ctrl1/serial_data_adc_1_reg_n_0_[3]
    SLICE_X64Y27         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.853    -0.818    adc_ctrl1/clk_out1
    SLICE_X64Y27         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[3]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[7]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[7]/Q
                         net (fo=1, routed)           0.101     0.242    adc_ctrl1/serial_data_adc_1_reg_n_0_[7]
    SLICE_X64Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.850    -0.821    adc_ctrl1/clk_out1
    SLICE_X64Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[7]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[14]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[14]/Q
                         net (fo=1, routed)           0.103     0.244    adc_ctrl1/serial_data_adc_1_reg_n_0_[14]
    SLICE_X64Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.850    -0.821    adc_ctrl1/clk_out1
    SLICE_X64Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[14]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[0]/C
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    adc_ctrl1/serial_data_adc_1_reg_n_0_[0]
    SLICE_X65Y34         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.860    -0.811    adc_ctrl1/clk_out1
    SLICE_X65Y34         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[0]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[8]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[8]/Q
                         net (fo=1, routed)           0.112     0.253    adc_ctrl1/serial_data_adc_1_reg_n_0_[8]
    SLICE_X65Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.850    -0.821    adc_ctrl1/clk_out1
    SLICE_X65Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[8]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[11]/C
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[11]/Q
                         net (fo=1, routed)           0.116     0.257    adc_ctrl1/serial_data_adc_1_reg_n_0_[11]
    SLICE_X65Y32         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.858    -0.813    adc_ctrl1/clk_out1
    SLICE_X65Y32         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[11]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[13]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  adc_ctrl1/serial_data_adc_1_reg[13]/Q
                         net (fo=1, routed)           0.110     0.274    adc_ctrl1/serial_data_adc_1_reg_n_0_[13]
    SLICE_X65Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.850    -0.821    adc_ctrl1/clk_out1
    SLICE_X65Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[13]/C

Slack:                    inf
  Source:                 pulse_gen_2_CNV/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_CNV/o_pulse_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.787%)  route 0.137ns (49.213%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE                         0.000     0.000 r  pulse_gen_2_CNV/r_start_reg/C
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_2_CNV/r_start_reg/Q
                         net (fo=5, routed)           0.137     0.278    pulse_gen_2_CNV/r_start
    SLICE_X63Y33         FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.859    -0.812    pulse_gen_2_CNV/CLK
    SLICE_X63Y33         FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.971%)  route 0.166ns (54.029%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[15]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[15]/Q
                         net (fo=1, routed)           0.166     0.307    adc_ctrl1/serial_data_adc_1_reg_n_0_[15]
    SLICE_X64Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.850    -0.821    adc_ctrl1/clk_out1
    SLICE_X64Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[15]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.267%)  route 0.170ns (54.733%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[10]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[10]/Q
                         net (fo=1, routed)           0.170     0.311    adc_ctrl1/serial_data_adc_1_reg_n_0_[10]
    SLICE_X64Y27         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=83, routed)          0.853    -0.818    adc_ctrl1/clk_out1
    SLICE_X64Y27         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[10]/C





