-- VHDL for IBM SMS ALD page 14.15.20.1
-- Title: REAL TIME CLOCK
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 11/7/2020 2:26:38 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_15_20_1_REAL_TIME_CLOCK is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_GATE_A:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_GATE_B:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_GATE_C:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_GATE_D:	 in STD_LOGIC;
		SWITCH_ROT_M_RTC_023_CC:	 in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_M_RTC_578_CC:	 in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_MRTC_01234_CC:	 in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_MRTC_56789_CC:	 in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_HRTC_01234_CC:	 in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_HRTC_56789_CC:	 in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_HRTC_012_CC:	 in STD_LOGIC_VECTOR(12 downTo 0);
		PS_REAL_TIME_CLOCK_0_DEC:	 out STD_LOGIC;
		PS_REAL_TIME_CLOCK_2_DEC:	 out STD_LOGIC;
		PS_REAL_TIME_CLOCK_3_DEC:	 out STD_LOGIC;
		PS_REAL_TIME_CLOCK_5_DEC:	 out STD_LOGIC;
		PS_REAL_TIME_CLOCK_7_DEC:	 out STD_LOGIC;
		PS_REAL_TIME_CLOCK_8_DEC:	 out STD_LOGIC;
		PS_REAL_TIME_CLOCK_1_DEC:	 out STD_LOGIC;
		PS_REAL_TIME_CLOCK_4_DEC:	 out STD_LOGIC;
		PS_REAL_TIME_CLOCK_6_DEC:	 out STD_LOGIC;
		PS_REAL_TIME_CLOCK_9_DEC:	 out STD_LOGIC);
end ALD_14_15_20_1_REAL_TIME_CLOCK;

architecture behavioral of ALD_14_15_20_1_REAL_TIME_CLOCK is 

	signal OUT_4B_F: STD_LOGIC;
	signal OUT_3B_A: STD_LOGIC;
	signal OUT_3B_K: STD_LOGIC;
	signal OUT_3B_D: STD_LOGIC;
	signal OUT_2C_F: STD_LOGIC;
	signal OUT_2C_H: STD_LOGIC;
	signal OUT_2C_J: STD_LOGIC;
	signal OUT_4D_R: STD_LOGIC;
	signal OUT_3D_B: STD_LOGIC;
	signal OUT_3D_A: STD_LOGIC;
	signal OUT_3D_K: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_3D_E: STD_LOGIC;
	signal OUT_2E_F: STD_LOGIC;
	signal OUT_2E_G: STD_LOGIC;
	signal OUT_2E_H: STD_LOGIC;
	signal OUT_2E_J: STD_LOGIC;
	signal OUT_2E_L: STD_LOGIC;
	signal OUT_4F_B: STD_LOGIC;
	signal OUT_3F_A: STD_LOGIC;
	signal OUT_3F_B: STD_LOGIC;
	signal OUT_3F_K: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_3F_E: STD_LOGIC;
	signal OUT_2G_F: STD_LOGIC;
	signal OUT_2G_G: STD_LOGIC;
	signal OUT_2G_H: STD_LOGIC;
	signal OUT_2G_J: STD_LOGIC;
	signal OUT_2G_L: STD_LOGIC;
	signal OUT_4H_F: STD_LOGIC;
	signal OUT_3H_A: STD_LOGIC;
	signal OUT_3H_B: STD_LOGIC;
	signal OUT_3H_K: STD_LOGIC;
	signal OUT_DOT_3A: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;
	signal OUT_DOT_2B: STD_LOGIC;
	signal OUT_DOT_2C: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;
	signal OUT_DOT_2E: STD_LOGIC;
	signal OUT_DOT_2F: STD_LOGIC;

begin

	OUT_4B_F <= NOT MS_REAL_TIME_CLOCK_GATE_A;
	OUT_3B_A <= SWITCH_ROT_M_RTC_023_CC(1) AND OUT_4B_F;
	OUT_3B_K <= SWITCH_ROT_M_RTC_023_CC(3) AND OUT_4B_F;
	OUT_3B_D <= SWITCH_ROT_M_RTC_023_CC(4) AND OUT_4B_F;
	OUT_2C_F <= SWITCH_ROT_M_RTC_578_CC(6) AND OUT_4B_F;
	OUT_2C_H <= SWITCH_ROT_M_RTC_578_CC(8) AND OUT_4B_F;
	OUT_2C_J <= SWITCH_ROT_M_RTC_578_CC(9) AND OUT_4B_F;
	OUT_4D_R <= NOT MS_REAL_TIME_CLOCK_GATE_B;
	OUT_3D_B <= SWITCH_ROT_MRTC_01234_CC(2) AND OUT_4D_R;
	OUT_3D_A <= SWITCH_ROT_MRTC_01234_CC(1) AND OUT_4D_R;
	OUT_3D_K <= SWITCH_ROT_MRTC_01234_CC(3) AND OUT_4D_R;
	OUT_3D_D <= SWITCH_ROT_MRTC_01234_CC(4) AND OUT_4D_R;
	OUT_3D_E <= SWITCH_ROT_MRTC_01234_CC(5) AND OUT_4D_R;
	OUT_2E_F <= SWITCH_ROT_MRTC_56789_CC(6) AND OUT_4D_R;
	OUT_2E_G <= SWITCH_ROT_MRTC_56789_CC(7) AND OUT_4D_R;
	OUT_2E_H <= SWITCH_ROT_MRTC_56789_CC(8) AND OUT_4D_R;
	OUT_2E_J <= SWITCH_ROT_MRTC_56789_CC(9) AND OUT_4D_R;
	OUT_2E_L <= SWITCH_ROT_MRTC_56789_CC(10) AND OUT_4D_R;
	OUT_4F_B <= NOT MS_REAL_TIME_CLOCK_GATE_C;
	OUT_3F_A <= SWITCH_ROT_HRTC_01234_CC(1) AND OUT_4F_B;
	OUT_3F_B <= SWITCH_ROT_HRTC_01234_CC(2) AND OUT_4F_B;
	OUT_3F_K <= SWITCH_ROT_HRTC_01234_CC(3) AND OUT_4F_B;
	OUT_3F_D <= SWITCH_ROT_HRTC_01234_CC(4) AND OUT_4F_B;
	OUT_3F_E <= SWITCH_ROT_HRTC_01234_CC(5) AND OUT_4F_B;
	OUT_2G_F <= SWITCH_ROT_HRTC_56789_CC(6) AND OUT_4F_B;
	OUT_2G_G <= SWITCH_ROT_HRTC_56789_CC(7) AND OUT_4F_B;
	OUT_2G_H <= SWITCH_ROT_HRTC_56789_CC(8) AND OUT_4F_B;
	OUT_2G_J <= SWITCH_ROT_HRTC_56789_CC(9) AND OUT_4F_B;
	OUT_2G_L <= SWITCH_ROT_HRTC_56789_CC(10) AND OUT_4F_B;
	OUT_4H_F <= NOT MS_REAL_TIME_CLOCK_GATE_D;
	OUT_3H_A <= SWITCH_ROT_HRTC_012_CC(1) AND OUT_4H_F;
	OUT_3H_B <= SWITCH_ROT_HRTC_012_CC(2) AND OUT_4H_F;
	OUT_3H_K <= SWITCH_ROT_HRTC_012_CC(3) AND OUT_4H_F;
	OUT_DOT_3A <= OUT_3B_A OR OUT_3D_A OR OUT_3F_A OR OUT_3H_A;
	OUT_DOT_3B <= OUT_3B_K OR OUT_3D_K OR OUT_3F_K OR OUT_3H_K;
	OUT_DOT_3C <= OUT_3B_D OR OUT_3D_D OR OUT_3F_D;
	OUT_DOT_2B <= OUT_2C_F OR OUT_2E_F OR OUT_2G_F;
	OUT_DOT_2C <= OUT_2C_H OR OUT_2E_H OR OUT_2G_H;
	OUT_DOT_1D <= OUT_2C_J OR OUT_2E_J OR OUT_2G_J;
	OUT_DOT_3D <= OUT_3D_B OR OUT_3F_B OR OUT_3H_B;
	OUT_DOT_3E <= OUT_3D_E OR OUT_3F_E;
	OUT_DOT_2E <= OUT_2E_G OR OUT_2G_G;
	OUT_DOT_2F <= OUT_2E_L OR OUT_2G_L;

	PS_REAL_TIME_CLOCK_0_DEC <= OUT_DOT_3A;
	PS_REAL_TIME_CLOCK_2_DEC <= OUT_DOT_3B;
	PS_REAL_TIME_CLOCK_3_DEC <= OUT_DOT_3C;
	PS_REAL_TIME_CLOCK_5_DEC <= OUT_DOT_2B;
	PS_REAL_TIME_CLOCK_7_DEC <= OUT_DOT_2C;
	PS_REAL_TIME_CLOCK_8_DEC <= OUT_DOT_1D;
	PS_REAL_TIME_CLOCK_1_DEC <= OUT_DOT_3D;
	PS_REAL_TIME_CLOCK_4_DEC <= OUT_DOT_3E;
	PS_REAL_TIME_CLOCK_6_DEC <= OUT_DOT_2E;
	PS_REAL_TIME_CLOCK_9_DEC <= OUT_DOT_2F;


end;
