{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481576693549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481576693551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 16:04:53 2016 " "Processing started: Mon Dec 12 16:04:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481576693551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481576693551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481576693551 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481576693937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfilelab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfilelab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFileLab5-behavior " "Found design unit 1: regFileLab5-behavior" {  } { { "regFileLab5.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/regFileLab5.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694615 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFileLab5 " "Found entity 1: regFileLab5" {  } { { "regFileLab5.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/regFileLab5.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481576694615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cedric/documents/fpgalab/lab3/hexdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cedric/documents/fpgalab/lab3/hexdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdecoder-behavior " "Found design unit 1: hexdecoder-behavior" {  } { { "../lab3/hexdecoder.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab3/hexdecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694618 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdecoder " "Found entity 1: hexdecoder" {  } { { "../lab3/hexdecoder.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab3/hexdecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481576694618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cedric/documents/fpgalab/lab3/nbitripple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cedric/documents/fpgalab/lab3/nbitripple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitRipple-behavior " "Found design unit 1: nBitRipple-behavior" {  } { { "../lab3/nBitRipple.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab3/nBitRipple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694622 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitRipple " "Found entity 1: nBitRipple" {  } { { "../lab3/nBitRipple.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab3/nBitRipple.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481576694622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cedric/documents/fpgalab/lab3/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cedric/documents/fpgalab/lab3/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-behaviour " "Found design unit 1: halfAdder-behaviour" {  } { { "../lab3/halfAdder.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab3/halfAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694625 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "../lab3/halfAdder.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab3/halfAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481576694625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cedric/documents/fpgalab/lab3/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cedric/documents/fpgalab/lab3/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-behavior " "Found design unit 1: fullAdder-behavior" {  } { { "../lab3/fullAdder.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab3/fullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694628 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../lab3/fullAdder.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab3/fullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481576694628 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "encoding processor.vhd(30) " "Unrecognized synthesis attribute \"encoding\" at processor.vhd(30)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 30 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-behavior " "Found design unit 1: processor-behavior" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694632 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481576694632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alulab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alulab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluLab5-behavior " "Found design unit 1: aluLab5-behavior" {  } { { "aluLab5.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/aluLab5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694635 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluLab5 " "Found entity 1: aluLab5" {  } { { "aluLab5.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/aluLab5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481576694635 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "encoding lazyCounter.vhd(17) " "Unrecognized synthesis attribute \"encoding\" at lazyCounter.vhd(17)" {  } { { "lazyCounter.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/lazyCounter.vhd" 17 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lazycounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lazycounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lazyCounter-behavior " "Found design unit 1: lazyCounter-behavior" {  } { { "lazyCounter.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/lazyCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694638 ""} { "Info" "ISGN_ENTITY_NAME" "1 lazyCounter " "Found entity 1: lazyCounter" {  } { { "lazyCounter.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/lazyCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481576694638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-behavior " "Found design unit 1: cpu-behavior" {  } { { "cpu.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/cpu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694647 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/cpu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481576694647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481576694647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481576694690 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pcOut cpu.vhd(34) " "VHDL Signal Declaration warning at cpu.vhd(34): used implicit default value for signal \"pcOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/cpu.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481576694692 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:proc " "Elaborating entity \"processor\" for hierarchy \"processor:proc\"" {  } { { "cpu.vhd" "proc" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/cpu.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481576694720 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "srcSelect processor.vhd(67) " "Verilog HDL or VHDL warning at processor.vhd(67): object \"srcSelect\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481576694721 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcReset processor.vhd(74) " "Verilog HDL or VHDL warning at processor.vhd(74): object \"pcReset\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481576694721 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "opcode processor.vhd(78) " "VHDL Signal Declaration warning at processor.vhd(78): used explicit default value for signal \"opcode\" because signal was never assigned a value" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1481576694721 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sAddr1 processor.vhd(79) " "VHDL Signal Declaration warning at processor.vhd(79): used explicit default value for signal \"sAddr1\" because signal was never assigned a value" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1481576694722 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sAddr2 processor.vhd(80) " "VHDL Signal Declaration warning at processor.vhd(80): used explicit default value for signal \"sAddr2\" because signal was never assigned a value" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1481576694722 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dAddr processor.vhd(81) " "VHDL Signal Declaration warning at processor.vhd(81): used explicit default value for signal \"dAddr\" because signal was never assigned a value" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1481576694722 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currState processor.vhd(137) " "VHDL Process Statement warning at processor.vhd(137): signal \"currState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694724 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sAddr1 processor.vhd(160) " "VHDL Process Statement warning at processor.vhd(160): signal \"sAddr1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694724 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sAddr1 processor.vhd(161) " "VHDL Process Statement warning at processor.vhd(161): signal \"sAddr1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694725 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sAddr2 processor.vhd(163) " "VHDL Process Statement warning at processor.vhd(163): signal \"sAddr2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694725 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sAddr2 processor.vhd(164) " "VHDL Process Statement warning at processor.vhd(164): signal \"sAddr2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694725 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode processor.vhd(167) " "VHDL Process Statement warning at processor.vhd(167): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694725 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut2 processor.vhd(169) " "VHDL Process Statement warning at processor.vhd(169): signal \"hexOut2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694725 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut3 processor.vhd(170) " "VHDL Process Statement warning at processor.vhd(170): signal \"hexOut3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694725 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut4 processor.vhd(171) " "VHDL Process Statement warning at processor.vhd(171): signal \"hexOut4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694725 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut5 processor.vhd(172) " "VHDL Process Statement warning at processor.vhd(172): signal \"hexOut5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694725 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut6 processor.vhd(173) " "VHDL Process Statement warning at processor.vhd(173): signal \"hexOut6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694725 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut7 processor.vhd(174) " "VHDL Process Statement warning at processor.vhd(174): signal \"hexOut7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694725 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sramDataReadOne processor.vhd(178) " "VHDL Process Statement warning at processor.vhd(178): signal \"sramDataReadOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694726 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sramDataReadTwo processor.vhd(179) " "VHDL Process Statement warning at processor.vhd(179): signal \"sramDataReadTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694726 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sData1 processor.vhd(192) " "VHDL Process Statement warning at processor.vhd(192): signal \"sData1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694726 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sData1 processor.vhd(193) " "VHDL Process Statement warning at processor.vhd(193): signal \"sData1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694726 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sData2 processor.vhd(195) " "VHDL Process Statement warning at processor.vhd(195): signal \"sData2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694726 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sData2 processor.vhd(196) " "VHDL Process Statement warning at processor.vhd(196): signal \"sData2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694726 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dData processor.vhd(198) " "VHDL Process Statement warning at processor.vhd(198): signal \"dData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694726 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dData processor.vhd(199) " "VHDL Process Statement warning at processor.vhd(199): signal \"dData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694726 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut2 processor.vhd(201) " "VHDL Process Statement warning at processor.vhd(201): signal \"hexOut2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694726 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut3 processor.vhd(202) " "VHDL Process Statement warning at processor.vhd(202): signal \"hexOut3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694726 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut4 processor.vhd(203) " "VHDL Process Statement warning at processor.vhd(203): signal \"hexOut4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694726 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut5 processor.vhd(204) " "VHDL Process Statement warning at processor.vhd(204): signal \"hexOut5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694726 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut6 processor.vhd(205) " "VHDL Process Statement warning at processor.vhd(205): signal \"hexOut6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694727 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut7 processor.vhd(206) " "VHDL Process Statement warning at processor.vhd(206): signal \"hexOut7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694727 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dAddr processor.vhd(220) " "VHDL Process Statement warning at processor.vhd(220): signal \"dAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694727 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dAddr processor.vhd(221) " "VHDL Process Statement warning at processor.vhd(221): signal \"dAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694727 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dData processor.vhd(226) " "VHDL Process Statement warning at processor.vhd(226): signal \"dData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694727 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dData processor.vhd(227) " "VHDL Process Statement warning at processor.vhd(227): signal \"dData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694727 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut2 processor.vhd(230) " "VHDL Process Statement warning at processor.vhd(230): signal \"hexOut2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694727 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut3 processor.vhd(231) " "VHDL Process Statement warning at processor.vhd(231): signal \"hexOut3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694727 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut6 processor.vhd(234) " "VHDL Process Statement warning at processor.vhd(234): signal \"hexOut6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694727 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexOut7 processor.vhd(235) " "VHDL Process Statement warning at processor.vhd(235): signal \"hexOut7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694727 "|cpu|processor:proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dData processor.vhd(237) " "VHDL Process Statement warning at processor.vhd(237): signal \"dData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576694727 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDG processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"LEDG\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694728 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694728 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694728 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694728 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694729 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX6 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"HEX6\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694729 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX7 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"HEX7\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694729 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sramEnable processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"sramEnable\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694729 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rw processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"rw\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694729 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hexIn7 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"hexIn7\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694729 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hexIn6 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"hexIn6\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694729 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hexIn5 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"hexIn5\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694729 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hexIn4 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"hexIn4\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694729 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hexIn3 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"hexIn3\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694729 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hexIn2 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"hexIn2\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694730 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sData1 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"sData1\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694730 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sData2 processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"sData2\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694730 "|cpu|processor:proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sramDataWrite processor.vhd(128) " "VHDL Process Statement warning at processor.vhd(128): inferring latch(es) for signal or variable \"sramDataWrite\", which holds its previous value in one or more paths through the process" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481576694730 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sramDataWrite\[0\] processor.vhd(128) " "Inferred latch for \"sramDataWrite\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694731 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sramDataWrite\[1\] processor.vhd(128) " "Inferred latch for \"sramDataWrite\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694731 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sramDataWrite\[2\] processor.vhd(128) " "Inferred latch for \"sramDataWrite\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694732 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sramDataWrite\[3\] processor.vhd(128) " "Inferred latch for \"sramDataWrite\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694732 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sramDataWrite\[4\] processor.vhd(128) " "Inferred latch for \"sramDataWrite\[4\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694732 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sramDataWrite\[5\] processor.vhd(128) " "Inferred latch for \"sramDataWrite\[5\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694732 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sramDataWrite\[6\] processor.vhd(128) " "Inferred latch for \"sramDataWrite\[6\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694732 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sramDataWrite\[7\] processor.vhd(128) " "Inferred latch for \"sramDataWrite\[7\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694732 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData2\[0\] processor.vhd(128) " "Inferred latch for \"sData2\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694732 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData2\[1\] processor.vhd(128) " "Inferred latch for \"sData2\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694732 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData2\[2\] processor.vhd(128) " "Inferred latch for \"sData2\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694732 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData2\[3\] processor.vhd(128) " "Inferred latch for \"sData2\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694732 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData2\[4\] processor.vhd(128) " "Inferred latch for \"sData2\[4\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694732 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData2\[5\] processor.vhd(128) " "Inferred latch for \"sData2\[5\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694732 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData2\[6\] processor.vhd(128) " "Inferred latch for \"sData2\[6\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694733 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData2\[7\] processor.vhd(128) " "Inferred latch for \"sData2\[7\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694733 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData1\[0\] processor.vhd(128) " "Inferred latch for \"sData1\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694733 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData1\[1\] processor.vhd(128) " "Inferred latch for \"sData1\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694733 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData1\[2\] processor.vhd(128) " "Inferred latch for \"sData1\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694733 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData1\[3\] processor.vhd(128) " "Inferred latch for \"sData1\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694733 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData1\[4\] processor.vhd(128) " "Inferred latch for \"sData1\[4\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694733 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData1\[5\] processor.vhd(128) " "Inferred latch for \"sData1\[5\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694733 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData1\[6\] processor.vhd(128) " "Inferred latch for \"sData1\[6\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694733 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sData1\[7\] processor.vhd(128) " "Inferred latch for \"sData1\[7\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694733 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn2\[0\] processor.vhd(128) " "Inferred latch for \"hexIn2\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694733 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn2\[1\] processor.vhd(128) " "Inferred latch for \"hexIn2\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694733 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn2\[2\] processor.vhd(128) " "Inferred latch for \"hexIn2\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694734 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn2\[3\] processor.vhd(128) " "Inferred latch for \"hexIn2\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694734 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn3\[0\] processor.vhd(128) " "Inferred latch for \"hexIn3\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694734 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn3\[1\] processor.vhd(128) " "Inferred latch for \"hexIn3\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694734 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn3\[2\] processor.vhd(128) " "Inferred latch for \"hexIn3\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694734 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn3\[3\] processor.vhd(128) " "Inferred latch for \"hexIn3\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694734 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn4\[0\] processor.vhd(128) " "Inferred latch for \"hexIn4\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694734 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn4\[1\] processor.vhd(128) " "Inferred latch for \"hexIn4\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694734 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn4\[2\] processor.vhd(128) " "Inferred latch for \"hexIn4\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694734 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn4\[3\] processor.vhd(128) " "Inferred latch for \"hexIn4\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694734 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn5\[0\] processor.vhd(128) " "Inferred latch for \"hexIn5\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694734 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn5\[1\] processor.vhd(128) " "Inferred latch for \"hexIn5\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694735 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn5\[2\] processor.vhd(128) " "Inferred latch for \"hexIn5\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694735 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn5\[3\] processor.vhd(128) " "Inferred latch for \"hexIn5\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694735 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn6\[0\] processor.vhd(128) " "Inferred latch for \"hexIn6\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694735 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn6\[1\] processor.vhd(128) " "Inferred latch for \"hexIn6\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694735 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn6\[2\] processor.vhd(128) " "Inferred latch for \"hexIn6\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694735 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn6\[3\] processor.vhd(128) " "Inferred latch for \"hexIn6\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694735 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn7\[0\] processor.vhd(128) " "Inferred latch for \"hexIn7\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694735 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn7\[1\] processor.vhd(128) " "Inferred latch for \"hexIn7\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694735 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn7\[2\] processor.vhd(128) " "Inferred latch for \"hexIn7\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694735 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexIn7\[3\] processor.vhd(128) " "Inferred latch for \"hexIn7\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694735 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rw processor.vhd(128) " "Inferred latch for \"rw\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694736 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sramEnable processor.vhd(128) " "Inferred latch for \"sramEnable\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694736 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] processor.vhd(128) " "Inferred latch for \"HEX7\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694736 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] processor.vhd(128) " "Inferred latch for \"HEX7\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694736 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] processor.vhd(128) " "Inferred latch for \"HEX7\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694736 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] processor.vhd(128) " "Inferred latch for \"HEX7\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694736 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] processor.vhd(128) " "Inferred latch for \"HEX7\[4\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694736 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] processor.vhd(128) " "Inferred latch for \"HEX7\[5\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694736 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] processor.vhd(128) " "Inferred latch for \"HEX7\[6\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694736 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] processor.vhd(128) " "Inferred latch for \"HEX6\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694736 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] processor.vhd(128) " "Inferred latch for \"HEX6\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694736 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] processor.vhd(128) " "Inferred latch for \"HEX6\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694736 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] processor.vhd(128) " "Inferred latch for \"HEX6\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694736 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] processor.vhd(128) " "Inferred latch for \"HEX6\[4\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694737 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] processor.vhd(128) " "Inferred latch for \"HEX6\[5\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694737 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] processor.vhd(128) " "Inferred latch for \"HEX6\[6\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694737 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] processor.vhd(128) " "Inferred latch for \"HEX5\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694737 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] processor.vhd(128) " "Inferred latch for \"HEX5\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694737 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] processor.vhd(128) " "Inferred latch for \"HEX5\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694737 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] processor.vhd(128) " "Inferred latch for \"HEX5\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694737 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] processor.vhd(128) " "Inferred latch for \"HEX5\[4\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694737 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] processor.vhd(128) " "Inferred latch for \"HEX5\[5\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694737 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] processor.vhd(128) " "Inferred latch for \"HEX5\[6\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694737 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] processor.vhd(128) " "Inferred latch for \"HEX4\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694737 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] processor.vhd(128) " "Inferred latch for \"HEX4\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694737 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] processor.vhd(128) " "Inferred latch for \"HEX4\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694737 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] processor.vhd(128) " "Inferred latch for \"HEX4\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694738 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] processor.vhd(128) " "Inferred latch for \"HEX4\[4\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694738 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] processor.vhd(128) " "Inferred latch for \"HEX4\[5\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694738 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] processor.vhd(128) " "Inferred latch for \"HEX4\[6\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694738 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] processor.vhd(128) " "Inferred latch for \"HEX3\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694738 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] processor.vhd(128) " "Inferred latch for \"HEX3\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694738 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] processor.vhd(128) " "Inferred latch for \"HEX3\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694738 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] processor.vhd(128) " "Inferred latch for \"HEX3\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694738 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] processor.vhd(128) " "Inferred latch for \"HEX3\[4\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694738 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] processor.vhd(128) " "Inferred latch for \"HEX3\[5\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694738 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] processor.vhd(128) " "Inferred latch for \"HEX3\[6\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694738 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] processor.vhd(128) " "Inferred latch for \"HEX2\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694738 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] processor.vhd(128) " "Inferred latch for \"HEX2\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694738 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] processor.vhd(128) " "Inferred latch for \"HEX2\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694739 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] processor.vhd(128) " "Inferred latch for \"HEX2\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694739 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] processor.vhd(128) " "Inferred latch for \"HEX2\[4\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694739 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] processor.vhd(128) " "Inferred latch for \"HEX2\[5\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694739 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] processor.vhd(128) " "Inferred latch for \"HEX2\[6\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694739 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] processor.vhd(128) " "Inferred latch for \"LEDG\[0\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694739 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[1\] processor.vhd(128) " "Inferred latch for \"LEDG\[1\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694739 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[2\] processor.vhd(128) " "Inferred latch for \"LEDG\[2\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694739 "|cpu|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[3\] processor.vhd(128) " "Inferred latch for \"LEDG\[3\]\" at processor.vhd(128)" {  } { { "processor.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481576694739 "|cpu|processor:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluLab5 processor:proc\|aluLab5:alu " "Elaborating entity \"aluLab5\" for hierarchy \"processor:proc\|aluLab5:alu\"" {  } { { "processor.vhd" "alu" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481576694774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRipple processor:proc\|aluLab5:alu\|nBitRipple:adder " "Elaborating entity \"nBitRipple\" for hierarchy \"processor:proc\|aluLab5:alu\|nBitRipple:adder\"" {  } { { "aluLab5.vhd" "adder" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/aluLab5.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481576694828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder processor:proc\|aluLab5:alu\|nBitRipple:adder\|fullAdder:\\nAdders:0:sum0:fa0 " "Elaborating entity \"fullAdder\" for hierarchy \"processor:proc\|aluLab5:alu\|nBitRipple:adder\|fullAdder:\\nAdders:0:sum0:fa0\"" {  } { { "../lab3/nBitRipple.vhd" "\\nAdders:0:sum0:fa0" { Text "C:/Users/Cedric/Documents/FPGAlab/lab3/nBitRipple.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481576694870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder processor:proc\|aluLab5:alu\|nBitRipple:adder\|fullAdder:\\nAdders:0:sum0:fa0\|halfAdder:ha0 " "Elaborating entity \"halfAdder\" for hierarchy \"processor:proc\|aluLab5:alu\|nBitRipple:adder\|fullAdder:\\nAdders:0:sum0:fa0\|halfAdder:ha0\"" {  } { { "../lab3/fullAdder.vhd" "ha0" { Text "C:/Users/Cedric/Documents/FPGAlab/lab3/fullAdder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481576694910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecoder processor:proc\|hexdecoder:hexComp2 " "Elaborating entity \"hexdecoder\" for hierarchy \"processor:proc\|hexdecoder:hexComp2\"" {  } { { "processor.vhd" "hexComp2" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481576695017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFileLab5 processor:proc\|regFileLab5:sram " "Elaborating entity \"regFileLab5\" for hierarchy \"processor:proc\|regFileLab5:sram\"" {  } { { "processor.vhd" "sram" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/processor.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481576695039 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addrIntOne regFileLab5.vhd(40) " "VHDL Signal Declaration warning at regFileLab5.vhd(40): used explicit default value for signal \"addrIntOne\" because signal was never assigned a value" {  } { { "regFileLab5.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/regFileLab5.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1481576695040 "|cpu|processor:proc|regFileLab5:sram"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addrIntTwo regFileLab5.vhd(41) " "VHDL Signal Declaration warning at regFileLab5.vhd(41): used explicit default value for signal \"addrIntTwo\" because signal was never assigned a value" {  } { { "regFileLab5.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/regFileLab5.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1481576695040 "|cpu|processor:proc|regFileLab5:sram"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dAddrInt regFileLab5.vhd(42) " "VHDL Signal Declaration warning at regFileLab5.vhd(42): used explicit default value for signal \"dAddrInt\" because signal was never assigned a value" {  } { { "regFileLab5.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/regFileLab5.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1481576695040 "|cpu|processor:proc|regFileLab5:sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable regFileLab5.vhd(56) " "VHDL Process Statement warning at regFileLab5.vhd(56): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regFileLab5.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/regFileLab5.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576695040 "|cpu|processor:proc|regFileLab5:sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lazyCounter lazyCounter:pc " "Elaborating entity \"lazyCounter\" for hierarchy \"lazyCounter:pc\"" {  } { { "cpu.vhd" "pc" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/cpu.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481576695115 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset lazyCounter.vhd(38) " "VHDL Process Statement warning at lazyCounter.vhd(38): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lazyCounter.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/lazyCounter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576695116 "|cpu|lazyCounter:pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currState lazyCounter.vhd(50) " "VHDL Process Statement warning at lazyCounter.vhd(50): signal \"currState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lazyCounter.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/lazyCounter.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481576695149 "|cpu|lazyCounter:pc"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "regFileLab5.vhd" "" { Text "C:/Users/Cedric/Documents/FPGAlab/lab5/regFileLab5.vhd" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481576696193 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481576696194 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1481576696541 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481576698351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481576698351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1049 " "Implemented 1049 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481576698467 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481576698467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "975 " "Implemented 975 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481576698467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481576698467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481576698504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 16:04:58 2016 " "Processing ended: Mon Dec 12 16:04:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481576698504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481576698504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481576698504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481576698504 ""}
