\hypertarget{classSimpleThread}{
\section{クラス SimpleThread}
\label{classSimpleThread}\index{SimpleThread@{SimpleThread}}
}


{\ttfamily \#include $<$simple\_\-thread.hh$>$}SimpleThreadに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2cm]{classSimpleThread}
\end{center}
\end{figure}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
typedef \hyperlink{classThreadContext_a67a0db04d321a74b7e7fcfd3f1a3f70b}{ThreadContext::Status} \hyperlink{classSimpleThread_a3af29dcea6d2bbb0a1de56f02ec789f1}{Status}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
std::string \hyperlink{classSimpleThread_a37627d5d5bba7f4a8690c71c2ab3cb07}{name} () const 
\item 
\hyperlink{classSimpleThread_a1b31d6552d3e1bc9e3fe401d56a03aef}{SimpleThread} (\hyperlink{classBaseCPU}{BaseCPU} $\ast$\_\-cpu, int \_\-thread\_\-num, \hyperlink{classSystem}{System} $\ast$\_\-system, TheISA::TLB $\ast$\_\-itb, TheISA::TLB $\ast$\_\-dtb, TheISA::ISA $\ast$\_\-isa, bool use\_\-kernel\_\-stats=true)
\item 
\hyperlink{classSimpleThread_a1ed204eb6f914d3ab1f5df02379012c6}{SimpleThread} (\hyperlink{classBaseCPU}{BaseCPU} $\ast$\_\-cpu, int \_\-thread\_\-num, \hyperlink{classSystem}{System} $\ast$\_\-system, \hyperlink{classProcess}{Process} $\ast$\_\-process, TheISA::TLB $\ast$\_\-itb, TheISA::TLB $\ast$\_\-dtb, TheISA::ISA $\ast$\_\-isa)
\item 
virtual \hyperlink{classSimpleThread_a2504f376b7b0a45d380e5af6f189458d}{$\sim$SimpleThread} ()
\item 
virtual void \hyperlink{classSimpleThread_a5811640aa3008d2916f3d3aba621b82d}{takeOverFrom} (\hyperlink{classThreadContext}{ThreadContext} $\ast$oldContext)
\item 
void \hyperlink{classSimpleThread_a3dd3443357312bcb75580eaa508c48a4}{regStats} (const std::string \&name)
\item 
void \hyperlink{classSimpleThread_a51d24d05286ee0c24574372ca4c517b6}{copyState} (\hyperlink{classThreadContext}{ThreadContext} $\ast$oldContext)
\item 
void \hyperlink{classSimpleThread_a53e036786d17361be4c7320d39c99b84}{serialize} (std::ostream \&os)
\item 
void \hyperlink{classSimpleThread_af22e5d6d660b97db37003ac61ac4ee49}{unserialize} (\hyperlink{classCheckpoint}{Checkpoint} $\ast$cp, const std::string \&section)
\item 
void \hyperlink{classSimpleThread_aecc7d8debf54990ffeaaed5bac7d7d81}{startup} ()
\item 
\hyperlink{classThreadContext}{ThreadContext} $\ast$ \hyperlink{classSimpleThread_a81894d15db5190d5364449a4915b76f5}{getTC} ()
\item 
void \hyperlink{classSimpleThread_a2d698ff909513b48a1263f8a5440e067}{demapPage} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} vaddr, uint64\_\-t asn)
\item 
void \hyperlink{classSimpleThread_ac8a36d45a839b07f50b73f1eee119615}{demapInstPage} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} vaddr, uint64\_\-t asn)
\item 
void \hyperlink{classSimpleThread_a26789603cc94992d18f8ddedfff96acf}{demapDataPage} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} vaddr, uint64\_\-t asn)
\item 
void \hyperlink{classSimpleThread_a13fa12d1779a94a1e0b968946a1367c7}{dumpFuncProfile} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classSimpleThread_a5f42e07ae335dff417664e91518c7f1e}{hwrei} ()
\item 
bool \hyperlink{classSimpleThread_a461205960be9d52e9beda48a77e9c600}{simPalCheck} (int palFunc)
\item 
\hyperlink{classBaseCPU}{BaseCPU} $\ast$ \hyperlink{classSimpleThread_a4f35ce7d5cb2ec57504bc2c2bc03c879}{getCpuPtr} ()
\item 
TheISA::TLB $\ast$ \hyperlink{classSimpleThread_a95b7e95d0558cd03d69613142fff9137}{getITBPtr} ()
\item 
TheISA::TLB $\ast$ \hyperlink{classSimpleThread_a2fe6a07c44bc2a4d83b86bea605ba971}{getDTBPtr} ()
\item 
\hyperlink{classCheckerCPU}{CheckerCPU} $\ast$ \hyperlink{classSimpleThread_a0807ebbe39e158fdf6007ca00e3f7252}{getCheckerCpuPtr} ()
\item 
TheISA::Decoder $\ast$ \hyperlink{classSimpleThread_a6ae33963bc5f8b515f0a50c483f21c7f}{getDecoderPtr} ()
\item 
\hyperlink{classSystem}{System} $\ast$ \hyperlink{classSimpleThread_af7bdb56e0088b380302741ad9008f321}{getSystemPtr} ()
\item 
\hyperlink{classThreadContext_a67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{classSimpleThread_a2ad9e92a82d6f783b3061584729c2f4a}{status} () const 
\item 
void \hyperlink{classSimpleThread_a1ab41c7c20554bc6a9205b5b69d30406}{setStatus} (\hyperlink{classThreadContext_a67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} newStatus)
\item 
void \hyperlink{classSimpleThread_ab542a5cf9ce4b41042d61e42dfe3aeab}{activate} (\hyperlink{classCycles}{Cycles} delay=\hyperlink{classCycles}{Cycles}(1))
\item 
void \hyperlink{classSimpleThread_a3605b58fb45d69d498721bc2f2a14b1c}{suspend} ()
\begin{DoxyCompactList}\small\item\em \hyperlink{classSet}{Set} the status to Suspended. \item\end{DoxyCompactList}\item 
void \hyperlink{classSimpleThread_ade0430439247877006d7df950f94918a}{halt} ()
\begin{DoxyCompactList}\small\item\em \hyperlink{classSet}{Set} the status to Halted. \item\end{DoxyCompactList}\item 
virtual bool \hyperlink{classSimpleThread_a99768639c728ee835cce54b8b42b3d8f}{misspeculating} ()
\item 
void \hyperlink{classSimpleThread_a01b372f805c92c90e6148b76d23d6236}{copyArchRegs} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{classSimpleThread_a922168dc0855a866d2ed033338c1ca27}{tc})
\item 
void \hyperlink{classSimpleThread_ad5c88ea41846742bd8c70d9c50f31945}{clearArchRegs} ()
\item 
uint64\_\-t \hyperlink{classSimpleThread_a21c850cd41ab977a2cf3450fe66ec25a}{readIntReg} (int reg\_\-idx)
\item 
\hyperlink{classSimpleThread_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} \hyperlink{classSimpleThread_a2f97d83baef4fbda00b7f7f62779752f}{readFloatReg} (int reg\_\-idx)
\item 
\hyperlink{classSimpleThread_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits} \hyperlink{classSimpleThread_a4998e6615f835676762af364eff198e3}{readFloatRegBits} (int reg\_\-idx)
\item 
\hyperlink{classSimpleThread_a0c9de550a32808e6a25b54b6c791d5ab}{CCReg} \hyperlink{classSimpleThread_ac3d147c535052bfb1f8e8fe0697168d7}{readCCReg} (int reg\_\-idx)
\item 
void \hyperlink{classSimpleThread_abc264e8ee37c6bd7d7b5759b97c34356}{setIntReg} (int reg\_\-idx, uint64\_\-t val)
\item 
void \hyperlink{classSimpleThread_ab6fd8e55b81c173f448ec0c42bc28b99}{setFloatReg} (int reg\_\-idx, \hyperlink{classSimpleThread_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} val)
\item 
void \hyperlink{classSimpleThread_a618651078f08ecd328dfe3312f0f2ea7}{setFloatRegBits} (int reg\_\-idx, \hyperlink{classSimpleThread_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits} val)
\item 
void \hyperlink{classSimpleThread_afd6c42b1888ad21a4382078ca7a86d09}{setCCReg} (int reg\_\-idx, \hyperlink{classSimpleThread_a0c9de550a32808e6a25b54b6c791d5ab}{CCReg} val)
\item 
TheISA::PCState \hyperlink{classSimpleThread_a827fb3454585cf4c620f4fd341966317}{pcState} ()
\item 
void \hyperlink{classSimpleThread_a5e9cfc754c9ef9b7db875ce89871944e}{pcState} (const TheISA::PCState \&val)
\item 
void \hyperlink{classSimpleThread_a6005386aeeaecb35499c3199fb47ba2f}{pcStateNoRecord} (const TheISA::PCState \&val)
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classSimpleThread_a53c92716db281ae16ffb693c6d7803c7}{instAddr} ()
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classSimpleThread_aceec6e28772f91b3cc921c0e3927b0c2}{nextInstAddr} ()
\item 
\hyperlink{base_2types_8hh_adfb4d8b20c5abc8be73dd367b16f2d57}{MicroPC} \hyperlink{classSimpleThread_a1a21696f33a7d38f251687ae0b5e9718}{microPC} ()
\item 
bool \hyperlink{classSimpleThread_a254cecc48d457ea298b08a8bb009f9cf}{readPredicate} ()
\item 
void \hyperlink{classSimpleThread_a137a8c6cced89c2ff8387900439436b4}{setPredicate} (bool val)
\item 
\hyperlink{classSimpleThread_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \hyperlink{classSimpleThread_af2ec8925148a53b9bddefb7fb65a7223}{readMiscRegNoEffect} (int misc\_\-reg, \hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid=0)
\item 
\hyperlink{classSimpleThread_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \hyperlink{classSimpleThread_a71d44ee14eeab530a09bc7d68d97ece2}{readMiscReg} (int misc\_\-reg, \hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid=0)
\item 
void \hyperlink{classSimpleThread_ab8dd4afdd4e652ca191b235505691f68}{setMiscRegNoEffect} (int misc\_\-reg, const \hyperlink{classSimpleThread_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \&val, \hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid=0)
\item 
void \hyperlink{classSimpleThread_a9b618db833e56fbb32246fe25716846f}{setMiscReg} (int misc\_\-reg, const \hyperlink{classSimpleThread_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \&val, \hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid=0)
\item 
int \hyperlink{classSimpleThread_aa529f2d70520c578e3e29b3bf1a66312}{flattenIntIndex} (int reg)
\item 
int \hyperlink{classSimpleThread_ab9ea3f8f1a21df875c7273c7377dfac1}{flattenFloatIndex} (int reg)
\item 
int \hyperlink{classSimpleThread_ac33d74353e36a595ec48962cd0446320}{flattenCCIndex} (int reg)
\item 
int \hyperlink{classSimpleThread_a5adc7d32f3a8bd75c5dc0a62d95564fd}{flattenMiscIndex} (int reg)
\item 
unsigned \hyperlink{classSimpleThread_a25b995a791e41965e088d8bf3f2bf859}{readStCondFailures} ()
\item 
void \hyperlink{classSimpleThread_abbe779fa43c72cd485ddb736ab17ff61}{setStCondFailures} (unsigned sc\_\-failures)
\item 
void \hyperlink{classSimpleThread_a36e0b96120fcbbc2ee8699158f7be5c2}{syscall} (int64\_\-t callnum)
\item 
uint64\_\-t \hyperlink{classSimpleThread_aed7abd4afcb954f8612e4ef1fe73317a}{readIntRegFlat} (int idx)
\item 
void \hyperlink{classSimpleThread_ae3b8c9c2c1ae95767f0703357957a3f8}{setIntRegFlat} (int idx, uint64\_\-t val)
\item 
\hyperlink{classSimpleThread_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} \hyperlink{classSimpleThread_aaa32dc9f4a8719a465c267fed47cbdc6}{readFloatRegFlat} (int idx)
\item 
void \hyperlink{classSimpleThread_a71ec23ca2c029120932e5af4babc0da1}{setFloatRegFlat} (int idx, \hyperlink{classSimpleThread_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} val)
\item 
\hyperlink{classSimpleThread_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits} \hyperlink{classSimpleThread_a2fa29585c9694c9bffcce2a63f871759}{readFloatRegBitsFlat} (int idx)
\item 
void \hyperlink{classSimpleThread_acd974292ff0461c2e94c0b5a1126b503}{setFloatRegBitsFlat} (int idx, \hyperlink{classSimpleThread_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits} val)
\item 
\hyperlink{classSimpleThread_a0c9de550a32808e6a25b54b6c791d5ab}{CCReg} \hyperlink{classSimpleThread_a78f8bb511732f8abab3bd11a18d32072}{readCCRegFlat} (int idx)
\item 
void \hyperlink{classSimpleThread_a6dec2284dd5904f992642f24bb289f14}{setCCRegFlat} (int idx, \hyperlink{classSimpleThread_a0c9de550a32808e6a25b54b6c791d5ab}{CCReg} val)
\end{DoxyCompactItemize}
\subsection*{Public 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classProxyThreadContext}{ProxyThreadContext}$<$ \hyperlink{classSimpleThread}{SimpleThread} $>$ $\ast$ \hyperlink{classSimpleThread_a922168dc0855a866d2ed033338c1ca27}{tc}
\item 
\hyperlink{classSystem}{System} $\ast$ \hyperlink{classSimpleThread_af27ccd765f13a4b7bd119dc7579e2746}{system}
\item 
TheISA::TLB $\ast$ \hyperlink{classSimpleThread_abcb37ddc11515555d8484702697bc4bb}{itb}
\item 
TheISA::TLB $\ast$ \hyperlink{classSimpleThread_ad2fd039621f87592c4b344d4f8948e78}{dtb}
\item 
TheISA::Decoder \hyperlink{classSimpleThread_a8adfd3ea89691b05b671dd288a595958}{decoder}
\item 
\hyperlink{classSimpleThread_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} \hyperlink{classSimpleThread_a1ad2ddcae8ed0b6b5f1807294a6093e7}{f} \mbox{[}TheISA::NumFloatRegs\mbox{]}
\item 
\hyperlink{classSimpleThread_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits} \hyperlink{classSimpleThread_a2dbb1d94eafced2e977e763f9254a549}{i} \mbox{[}TheISA::NumFloatRegs\mbox{]}
\end{DoxyCompactItemize}
\subsection*{Protected 型}
\begin{DoxyCompactItemize}
\item 
typedef TheISA::MachInst \hyperlink{classSimpleThread_a4617f528417b8f55f809ae0988284c9b}{MachInst}
\item 
typedef TheISA::MiscReg \hyperlink{classSimpleThread_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg}
\item 
typedef TheISA::FloatReg \hyperlink{classSimpleThread_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg}
\item 
typedef TheISA::FloatRegBits \hyperlink{classSimpleThread_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits}
\item 
typedef TheISA::CCReg \hyperlink{classSimpleThread_a0c9de550a32808e6a25b54b6c791d5ab}{CCReg}
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{classSimpleThread_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} \hyperlink{classSimpleThread_a1ad2ddcae8ed0b6b5f1807294a6093e7}{f} \mbox{[}TheISA::NumFloatRegs\mbox{]}\\
\>\hyperlink{classSimpleThread_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits} \hyperlink{classSimpleThread_a2dbb1d94eafced2e977e763f9254a549}{i} \mbox{[}TheISA::NumFloatRegs\mbox{]}\\
\} \hyperlink{classSimpleThread_a3dfbf30c655c5ae58763d7b1b5321501}{floatRegs}\\

\end{tabbing}\item 
TheISA::IntReg \hyperlink{classSimpleThread_a60193e9fd43c9cb3bec8505a0b25e3b1}{intRegs} \mbox{[}TheISA::NumIntRegs\mbox{]}
\item 
TheISA::CCReg \hyperlink{classSimpleThread_a0e0d321ede8414ee0cd5e6f93ff51dc2}{ccRegs} \mbox{[}TheISA::NumCCRegs\mbox{]}
\item 
TheISA::ISA $\ast$const \hyperlink{classSimpleThread_a8634f828e98f5175e8838b3c99532ba5}{isa}
\item 
TheISA::PCState \hyperlink{classSimpleThread_af217f22b3a4af1960222745e7e2b36c8}{\_\-pcState}
\item 
bool \hyperlink{classSimpleThread_afbb4c93008d44e809c143bbe5021d16e}{predicate}
\end{DoxyCompactItemize}


\subsection{説明}
The \hyperlink{classSimpleThread}{SimpleThread} object provides a combination of the \hyperlink{structThreadState}{ThreadState} object and the \hyperlink{classThreadContext}{ThreadContext} interface. It implements the \hyperlink{classThreadContext}{ThreadContext} interface so that a \hyperlink{classProxyThreadContext}{ProxyThreadContext} class can be made using \hyperlink{classSimpleThread}{SimpleThread} as the template parameter (see thread\_\-context.hh). It adds to the \hyperlink{structThreadState}{ThreadState} object by adding all the objects needed for simple functional execution, including a simple architectural register file, and pointers to the ITB and DTB in full system mode. For CPU models that do not need more advanced ways to hold state (i.e. a separate physical register file, or separate fetch and commit PC's), this \hyperlink{classSimpleThread}{SimpleThread} class provides all the necessary state for full architecture-\/level functional simulation. See the \hyperlink{classAtomicSimpleCPU}{AtomicSimpleCPU} or \hyperlink{classTimingSimpleCPU}{TimingSimpleCPU} for examples. 

\subsection{型定義}
\hypertarget{classSimpleThread_a0c9de550a32808e6a25b54b6c791d5ab}{
\index{SimpleThread@{SimpleThread}!CCReg@{CCReg}}
\index{CCReg@{CCReg}!SimpleThread@{SimpleThread}}
\subsubsection[{CCReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::CCReg {\bf CCReg}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classSimpleThread_a0c9de550a32808e6a25b54b6c791d5ab}
\hypertarget{classSimpleThread_a75484259f1855aabc8d74c6eb1cfe186}{
\index{SimpleThread@{SimpleThread}!FloatReg@{FloatReg}}
\index{FloatReg@{FloatReg}!SimpleThread@{SimpleThread}}
\subsubsection[{FloatReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::FloatReg {\bf FloatReg}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classSimpleThread_a75484259f1855aabc8d74c6eb1cfe186}
\hypertarget{classSimpleThread_aab5eeae86499f9bfe15ef79360eccc64}{
\index{SimpleThread@{SimpleThread}!FloatRegBits@{FloatRegBits}}
\index{FloatRegBits@{FloatRegBits}!SimpleThread@{SimpleThread}}
\subsubsection[{FloatRegBits}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::FloatRegBits {\bf FloatRegBits}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classSimpleThread_aab5eeae86499f9bfe15ef79360eccc64}
\hypertarget{classSimpleThread_a4617f528417b8f55f809ae0988284c9b}{
\index{SimpleThread@{SimpleThread}!MachInst@{MachInst}}
\index{MachInst@{MachInst}!SimpleThread@{SimpleThread}}
\subsubsection[{MachInst}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::MachInst {\bf MachInst}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classSimpleThread_a4617f528417b8f55f809ae0988284c9b}
\hypertarget{classSimpleThread_aaf5f073a387db0556d1db4bcc45428bc}{
\index{SimpleThread@{SimpleThread}!MiscReg@{MiscReg}}
\index{MiscReg@{MiscReg}!SimpleThread@{SimpleThread}}
\subsubsection[{MiscReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::MiscReg {\bf MiscReg}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classSimpleThread_aaf5f073a387db0556d1db4bcc45428bc}
\hypertarget{classSimpleThread_a3af29dcea6d2bbb0a1de56f02ec789f1}{
\index{SimpleThread@{SimpleThread}!Status@{Status}}
\index{Status@{Status}!SimpleThread@{SimpleThread}}
\subsubsection[{Status}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf ThreadContext::Status} {\bf Status}}}
\label{classSimpleThread_a3af29dcea6d2bbb0a1de56f02ec789f1}


\hyperlink{structThreadState_a3af29dcea6d2bbb0a1de56f02ec789f1}{ThreadState}を再定義しています。

\subsection{コンストラクタとデストラクタ}
\hypertarget{classSimpleThread_a1b31d6552d3e1bc9e3fe401d56a03aef}{
\index{SimpleThread@{SimpleThread}!SimpleThread@{SimpleThread}}
\index{SimpleThread@{SimpleThread}!SimpleThread@{SimpleThread}}
\subsubsection[{SimpleThread}]{\setlength{\rightskip}{0pt plus 5cm}{\bf SimpleThread} ({\bf BaseCPU} $\ast$ {\em \_\-cpu}, \/  int {\em \_\-thread\_\-num}, \/  {\bf System} $\ast$ {\em \_\-system}, \/  TheISA::TLB $\ast$ {\em \_\-itb}, \/  TheISA::TLB $\ast$ {\em \_\-dtb}, \/  TheISA::ISA $\ast$ {\em \_\-isa}, \/  bool {\em use\_\-kernel\_\-stats} = {\ttfamily true})}}
\label{classSimpleThread_a1b31d6552d3e1bc9e3fe401d56a03aef}



\begin{DoxyCode}
75     : ThreadState(_cpu, _thread_num, NULL), isa(_isa), system(_sys), itb(_itb),
76       dtb(_dtb)
77 {
78     tc = new ProxyThreadContext<SimpleThread>(this);
79 
80     quiesceEvent = new EndQuiesceEvent(tc);
81 
82     clearArchRegs();
83 
84     if (baseCpu->params()->profile) {
85         profile = new FunctionProfile(system->kernelSymtab);
86         Callback *cb =
87             new MakeCallback<SimpleThread,
88             &SimpleThread::dumpFuncProfile>(this);
89         registerExitCallback(cb);
90     }
91 
92     // let's fill with a dummy node for now so we don't get a segfault
93     // on the first cycle when there's no node available.
94     static ProfileNode dummyNode;
95     profileNode = &dummyNode;
96     profilePC = 3;
97 
98     if (use_kernel_stats)
99         kernelStats = new TheISA::Kernel::Statistics(system);
100 }
\end{DoxyCode}
\hypertarget{classSimpleThread_a1ed204eb6f914d3ab1f5df02379012c6}{
\index{SimpleThread@{SimpleThread}!SimpleThread@{SimpleThread}}
\index{SimpleThread@{SimpleThread}!SimpleThread@{SimpleThread}}
\subsubsection[{SimpleThread}]{\setlength{\rightskip}{0pt plus 5cm}{\bf SimpleThread} ({\bf BaseCPU} $\ast$ {\em \_\-cpu}, \/  int {\em \_\-thread\_\-num}, \/  {\bf System} $\ast$ {\em \_\-system}, \/  {\bf Process} $\ast$ {\em \_\-process}, \/  TheISA::TLB $\ast$ {\em \_\-itb}, \/  TheISA::TLB $\ast$ {\em \_\-dtb}, \/  TheISA::ISA $\ast$ {\em \_\-isa})}}
\label{classSimpleThread_a1ed204eb6f914d3ab1f5df02379012c6}



\begin{DoxyCode}
65     : ThreadState(_cpu, _thread_num, _process), isa(_isa), system(_sys),
66       itb(_itb), dtb(_dtb)
67 {
68     clearArchRegs();
69     tc = new ProxyThreadContext<SimpleThread>(this);
70 }
\end{DoxyCode}
\hypertarget{classSimpleThread_a2504f376b7b0a45d380e5af6f189458d}{
\index{SimpleThread@{SimpleThread}!$\sim$SimpleThread@{$\sim$SimpleThread}}
\index{$\sim$SimpleThread@{$\sim$SimpleThread}!SimpleThread@{SimpleThread}}
\subsubsection[{$\sim$SimpleThread}]{\setlength{\rightskip}{0pt plus 5cm}$\sim${\bf SimpleThread} ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classSimpleThread_a2504f376b7b0a45d380e5af6f189458d}



\begin{DoxyCode}
103 {
104     delete tc;
105 }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classSimpleThread_ab542a5cf9ce4b41042d61e42dfe3aeab}{
\index{SimpleThread@{SimpleThread}!activate@{activate}}
\index{activate@{activate}!SimpleThread@{SimpleThread}}
\subsubsection[{activate}]{\setlength{\rightskip}{0pt plus 5cm}void activate ({\bf Cycles} {\em delay} = {\ttfamily {\bf Cycles}(1)})}}
\label{classSimpleThread_ab542a5cf9ce4b41042d61e42dfe3aeab}
\hyperlink{classSet}{Set} the status to Active. Optional delay indicates number of cycles to wait before beginning execution. 


\begin{DoxyCode}
162 {
163     if (status() == ThreadContext::Active)
164         return;
165 
166     lastActivate = curTick();
167 
168 //    if (status() == ThreadContext::Unallocated) {
169 //      cpu->activateWhenReady(_threadId);
170 //      return;
171 //   }
172 
173     _status = ThreadContext::Active;
174 
175     // status() == Suspended
176     baseCpu->activateContext(_threadId, delay);
177 }
\end{DoxyCode}
\hypertarget{classSimpleThread_ad5c88ea41846742bd8c70d9c50f31945}{
\index{SimpleThread@{SimpleThread}!clearArchRegs@{clearArchRegs}}
\index{clearArchRegs@{clearArchRegs}!SimpleThread@{SimpleThread}}
\subsubsection[{clearArchRegs}]{\setlength{\rightskip}{0pt plus 5cm}void clearArchRegs ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_ad5c88ea41846742bd8c70d9c50f31945}



\begin{DoxyCode}
229     {
230         _pcState = 0;
231         memset(intRegs, 0, sizeof(intRegs));
232         memset(floatRegs.i, 0, sizeof(floatRegs.i));
233 #ifdef ISA_HAS_CC_REGS
234         memset(ccRegs, 0, sizeof(ccRegs));
235 #endif
236         isa->clear();
237     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a01b372f805c92c90e6148b76d23d6236}{
\index{SimpleThread@{SimpleThread}!copyArchRegs@{copyArchRegs}}
\index{copyArchRegs@{copyArchRegs}!SimpleThread@{SimpleThread}}
\subsubsection[{copyArchRegs}]{\setlength{\rightskip}{0pt plus 5cm}void copyArchRegs ({\bf ThreadContext} $\ast$ {\em tc})}}
\label{classSimpleThread_a01b372f805c92c90e6148b76d23d6236}



\begin{DoxyCode}
212 {
213     TheISA::copyRegs(src_tc, tc);
214 }
\end{DoxyCode}
\hypertarget{classSimpleThread_a51d24d05286ee0c24574372ca4c517b6}{
\index{SimpleThread@{SimpleThread}!copyState@{copyState}}
\index{copyState@{copyState}!SimpleThread@{SimpleThread}}
\subsubsection[{copyState}]{\setlength{\rightskip}{0pt plus 5cm}void copyState ({\bf ThreadContext} $\ast$ {\em oldContext})}}
\label{classSimpleThread_a51d24d05286ee0c24574372ca4c517b6}



\begin{DoxyCode}
120 {
121     // copy over functional state
122     _status = oldContext->status();
123     copyArchRegs(oldContext);
124     if (FullSystem)
125         funcExeInst = oldContext->readFuncExeInst();
126 
127     _threadId = oldContext->threadId();
128     _contextId = oldContext->contextId();
129 }
\end{DoxyCode}
\hypertarget{classSimpleThread_a26789603cc94992d18f8ddedfff96acf}{
\index{SimpleThread@{SimpleThread}!demapDataPage@{demapDataPage}}
\index{demapDataPage@{demapDataPage}!SimpleThread@{SimpleThread}}
\subsubsection[{demapDataPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapDataPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a26789603cc94992d18f8ddedfff96acf}



\begin{DoxyCode}
184     {
185         dtb->demapPage(vaddr, asn);
186     }
\end{DoxyCode}
\hypertarget{classSimpleThread_ac8a36d45a839b07f50b73f1eee119615}{
\index{SimpleThread@{SimpleThread}!demapInstPage@{demapInstPage}}
\index{demapInstPage@{demapInstPage}!SimpleThread@{SimpleThread}}
\subsubsection[{demapInstPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapInstPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_ac8a36d45a839b07f50b73f1eee119615}



\begin{DoxyCode}
179     {
180         itb->demapPage(vaddr, asn);
181     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a2d698ff909513b48a1263f8a5440e067}{
\index{SimpleThread@{SimpleThread}!demapPage@{demapPage}}
\index{demapPage@{demapPage}!SimpleThread@{SimpleThread}}
\subsubsection[{demapPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a2d698ff909513b48a1263f8a5440e067}



\begin{DoxyCode}
173     {
174         itb->demapPage(vaddr, asn);
175         dtb->demapPage(vaddr, asn);
176     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a13fa12d1779a94a1e0b968946a1367c7}{
\index{SimpleThread@{SimpleThread}!dumpFuncProfile@{dumpFuncProfile}}
\index{dumpFuncProfile@{dumpFuncProfile}!SimpleThread@{SimpleThread}}
\subsubsection[{dumpFuncProfile}]{\setlength{\rightskip}{0pt plus 5cm}void dumpFuncProfile ()}}
\label{classSimpleThread_a13fa12d1779a94a1e0b968946a1367c7}


\hyperlink{structThreadState_a13fa12d1779a94a1e0b968946a1367c7}{ThreadState}を再定義しています。


\begin{DoxyCode}
154 {
155     std::ostream *os = simout.create(csprintf("profile.%s.dat",
156                                               baseCpu->name()));
157     profile->dump(tc, *os);
158 }
\end{DoxyCode}
\hypertarget{classSimpleThread_ac33d74353e36a595ec48962cd0446320}{
\index{SimpleThread@{SimpleThread}!flattenCCIndex@{flattenCCIndex}}
\index{flattenCCIndex@{flattenCCIndex}!SimpleThread@{SimpleThread}}
\subsubsection[{flattenCCIndex}]{\setlength{\rightskip}{0pt plus 5cm}int flattenCCIndex (int {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_ac33d74353e36a595ec48962cd0446320}



\begin{DoxyCode}
414     {
415         return isa->flattenCCIndex(reg);
416     }
\end{DoxyCode}
\hypertarget{classSimpleThread_ab9ea3f8f1a21df875c7273c7377dfac1}{
\index{SimpleThread@{SimpleThread}!flattenFloatIndex@{flattenFloatIndex}}
\index{flattenFloatIndex@{flattenFloatIndex}!SimpleThread@{SimpleThread}}
\subsubsection[{flattenFloatIndex}]{\setlength{\rightskip}{0pt plus 5cm}int flattenFloatIndex (int {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_ab9ea3f8f1a21df875c7273c7377dfac1}



\begin{DoxyCode}
408     {
409         return isa->flattenFloatIndex(reg);
410     }
\end{DoxyCode}
\hypertarget{classSimpleThread_aa529f2d70520c578e3e29b3bf1a66312}{
\index{SimpleThread@{SimpleThread}!flattenIntIndex@{flattenIntIndex}}
\index{flattenIntIndex@{flattenIntIndex}!SimpleThread@{SimpleThread}}
\subsubsection[{flattenIntIndex}]{\setlength{\rightskip}{0pt plus 5cm}int flattenIntIndex (int {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_aa529f2d70520c578e3e29b3bf1a66312}



\begin{DoxyCode}
402     {
403         return isa->flattenIntIndex(reg);
404     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a5adc7d32f3a8bd75c5dc0a62d95564fd}{
\index{SimpleThread@{SimpleThread}!flattenMiscIndex@{flattenMiscIndex}}
\index{flattenMiscIndex@{flattenMiscIndex}!SimpleThread@{SimpleThread}}
\subsubsection[{flattenMiscIndex}]{\setlength{\rightskip}{0pt plus 5cm}int flattenMiscIndex (int {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a5adc7d32f3a8bd75c5dc0a62d95564fd}



\begin{DoxyCode}
420     {
421         return isa->flattenMiscIndex(reg);
422     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a0807ebbe39e158fdf6007ca00e3f7252}{
\index{SimpleThread@{SimpleThread}!getCheckerCpuPtr@{getCheckerCpuPtr}}
\index{getCheckerCpuPtr@{getCheckerCpuPtr}!SimpleThread@{SimpleThread}}
\subsubsection[{getCheckerCpuPtr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf CheckerCPU}$\ast$ getCheckerCpuPtr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a0807ebbe39e158fdf6007ca00e3f7252}



\begin{DoxyCode}
204 { return NULL; }
\end{DoxyCode}
\hypertarget{classSimpleThread_a4f35ce7d5cb2ec57504bc2c2bc03c879}{
\index{SimpleThread@{SimpleThread}!getCpuPtr@{getCpuPtr}}
\index{getCpuPtr@{getCpuPtr}!SimpleThread@{SimpleThread}}
\subsubsection[{getCpuPtr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BaseCPU}$\ast$ getCpuPtr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a4f35ce7d5cb2ec57504bc2c2bc03c879}



\begin{DoxyCode}
198 { return baseCpu; }
\end{DoxyCode}
\hypertarget{classSimpleThread_a6ae33963bc5f8b515f0a50c483f21c7f}{
\index{SimpleThread@{SimpleThread}!getDecoderPtr@{getDecoderPtr}}
\index{getDecoderPtr@{getDecoderPtr}!SimpleThread@{SimpleThread}}
\subsubsection[{getDecoderPtr}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::Decoder$\ast$ getDecoderPtr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a6ae33963bc5f8b515f0a50c483f21c7f}



\begin{DoxyCode}
206 { return &decoder; }
\end{DoxyCode}
\hypertarget{classSimpleThread_a2fe6a07c44bc2a4d83b86bea605ba971}{
\index{SimpleThread@{SimpleThread}!getDTBPtr@{getDTBPtr}}
\index{getDTBPtr@{getDTBPtr}!SimpleThread@{SimpleThread}}
\subsubsection[{getDTBPtr}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::TLB$\ast$ getDTBPtr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a2fe6a07c44bc2a4d83b86bea605ba971}



\begin{DoxyCode}
202 { return dtb; }
\end{DoxyCode}
\hypertarget{classSimpleThread_a95b7e95d0558cd03d69613142fff9137}{
\index{SimpleThread@{SimpleThread}!getITBPtr@{getITBPtr}}
\index{getITBPtr@{getITBPtr}!SimpleThread@{SimpleThread}}
\subsubsection[{getITBPtr}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::TLB$\ast$ getITBPtr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a95b7e95d0558cd03d69613142fff9137}



\begin{DoxyCode}
200 { return itb; }
\end{DoxyCode}
\hypertarget{classSimpleThread_af7bdb56e0088b380302741ad9008f321}{
\index{SimpleThread@{SimpleThread}!getSystemPtr@{getSystemPtr}}
\index{getSystemPtr@{getSystemPtr}!SimpleThread@{SimpleThread}}
\subsubsection[{getSystemPtr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf System}$\ast$ getSystemPtr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_af7bdb56e0088b380302741ad9008f321}



\begin{DoxyCode}
208 { return system; }
\end{DoxyCode}
\hypertarget{classSimpleThread_a81894d15db5190d5364449a4915b76f5}{
\index{SimpleThread@{SimpleThread}!getTC@{getTC}}
\index{getTC@{getTC}!SimpleThread@{SimpleThread}}
\subsubsection[{getTC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ThreadContext}$\ast$ getTC ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a81894d15db5190d5364449a4915b76f5}
Returns the pointer to this SimpleThread's \hyperlink{classThreadContext}{ThreadContext}. Used when a \hyperlink{classThreadContext}{ThreadContext} must be passed to objects outside of the CPU. 


\begin{DoxyCode}
170 { return tc; }
\end{DoxyCode}
\hypertarget{classSimpleThread_ade0430439247877006d7df950f94918a}{
\index{SimpleThread@{SimpleThread}!halt@{halt}}
\index{halt@{halt}!SimpleThread@{SimpleThread}}
\subsubsection[{halt}]{\setlength{\rightskip}{0pt plus 5cm}void halt ()}}
\label{classSimpleThread_ade0430439247877006d7df950f94918a}


\hyperlink{classSet}{Set} the status to Halted. 


\begin{DoxyCode}
194 {
195     if (status() == ThreadContext::Halted)
196         return;
197 
198     _status = ThreadContext::Halted;
199     baseCpu->haltContext(_threadId);
200 }
\end{DoxyCode}
\hypertarget{classSimpleThread_a5f42e07ae335dff417664e91518c7f1e}{
\index{SimpleThread@{SimpleThread}!hwrei@{hwrei}}
\index{hwrei@{hwrei}!SimpleThread@{SimpleThread}}
\subsubsection[{hwrei}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} hwrei ()}}
\label{classSimpleThread_a5f42e07ae335dff417664e91518c7f1e}



\begin{DoxyCode}
477 {
478     PCState pc = pcState();
479     if (!(pc.pc() & 0x3))
480         return new UnimplementedOpcodeFault;
481 
482     pc.npc(readMiscRegNoEffect(IPR_EXC_ADDR));
483     pcState(pc);
484 
485     CPA::cpa()->swAutoBegin(tc, pc.npc());
486 
487     if (!misspeculating()) {
488         if (kernelStats)
489             kernelStats->hwrei();
490     }
491 
492     // FIXME: XXX check for interrupts? XXX
493     return NoFault;
494 }
\end{DoxyCode}
\hypertarget{classSimpleThread_a53c92716db281ae16ffb693c6d7803c7}{
\index{SimpleThread@{SimpleThread}!instAddr@{instAddr}}
\index{instAddr@{instAddr}!SimpleThread@{SimpleThread}}
\subsubsection[{instAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} instAddr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a53c92716db281ae16ffb693c6d7803c7}



\begin{DoxyCode}
350     {
351         return _pcState.instAddr();
352     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a1a21696f33a7d38f251687ae0b5e9718}{
\index{SimpleThread@{SimpleThread}!microPC@{microPC}}
\index{microPC@{microPC}!SimpleThread@{SimpleThread}}
\subsubsection[{microPC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MicroPC} microPC ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a1a21696f33a7d38f251687ae0b5e9718}



\begin{DoxyCode}
362     {
363         return _pcState.microPC();
364     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a99768639c728ee835cce54b8b42b3d8f}{
\index{SimpleThread@{SimpleThread}!misspeculating@{misspeculating}}
\index{misspeculating@{misspeculating}!SimpleThread@{SimpleThread}}
\subsubsection[{misspeculating}]{\setlength{\rightskip}{0pt plus 5cm}bool misspeculating ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classSimpleThread_a99768639c728ee835cce54b8b42b3d8f}



\begin{DoxyCode}
461 {
462     return false;
463 }
\end{DoxyCode}
\hypertarget{classSimpleThread_a37627d5d5bba7f4a8690c71c2ab3cb07}{
\index{SimpleThread@{SimpleThread}!name@{name}}
\index{name@{name}!SimpleThread@{SimpleThread}}
\subsubsection[{name}]{\setlength{\rightskip}{0pt plus 5cm}std::string name () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a37627d5d5bba7f4a8690c71c2ab3cb07}



\begin{DoxyCode}
126     {
127         return csprintf("%s.[tid:%i]", baseCpu->name(), tc->threadId());
128     }
\end{DoxyCode}
\hypertarget{classSimpleThread_aceec6e28772f91b3cc921c0e3927b0c2}{
\index{SimpleThread@{SimpleThread}!nextInstAddr@{nextInstAddr}}
\index{nextInstAddr@{nextInstAddr}!SimpleThread@{SimpleThread}}
\subsubsection[{nextInstAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} nextInstAddr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_aceec6e28772f91b3cc921c0e3927b0c2}



\begin{DoxyCode}
356     {
357         return _pcState.nextInstAddr();
358     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a5e9cfc754c9ef9b7db875ce89871944e}{
\index{SimpleThread@{SimpleThread}!pcState@{pcState}}
\index{pcState@{pcState}!SimpleThread@{SimpleThread}}
\subsubsection[{pcState}]{\setlength{\rightskip}{0pt plus 5cm}void pcState (const TheISA::PCState \& {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a5e9cfc754c9ef9b7db875ce89871944e}



\begin{DoxyCode}
338     {
339         _pcState = val;
340     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a827fb3454585cf4c620f4fd341966317}{
\index{SimpleThread@{SimpleThread}!pcState@{pcState}}
\index{pcState@{pcState}!SimpleThread@{SimpleThread}}
\subsubsection[{pcState}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::PCState pcState ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a827fb3454585cf4c620f4fd341966317}



\begin{DoxyCode}
332     {
333         return _pcState;
334     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a6005386aeeaecb35499c3199fb47ba2f}{
\index{SimpleThread@{SimpleThread}!pcStateNoRecord@{pcStateNoRecord}}
\index{pcStateNoRecord@{pcStateNoRecord}!SimpleThread@{SimpleThread}}
\subsubsection[{pcStateNoRecord}]{\setlength{\rightskip}{0pt plus 5cm}void pcStateNoRecord (const TheISA::PCState \& {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a6005386aeeaecb35499c3199fb47ba2f}



\begin{DoxyCode}
344     {
345         _pcState = val;
346     }
\end{DoxyCode}
\hypertarget{classSimpleThread_ac3d147c535052bfb1f8e8fe0697168d7}{
\index{SimpleThread@{SimpleThread}!readCCReg@{readCCReg}}
\index{readCCReg@{readCCReg}!SimpleThread@{SimpleThread}}
\subsubsection[{readCCReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf CCReg} readCCReg (int {\em reg\_\-idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_ac3d147c535052bfb1f8e8fe0697168d7}



\begin{DoxyCode}
273     {
274 #ifdef ISA_HAS_CC_REGS
275         int flatIndex = isa->flattenCCIndex(reg_idx);
276         assert(flatIndex < TheISA::NumCCRegs);
277         uint64_t regVal(readCCRegFlat(flatIndex));
278         DPRINTF(CCRegs, "Reading CC reg %d (%d) as %#x.\n",
279                 reg_idx, flatIndex, regVal);
280         return regVal;
281 #else
282         panic("Tried to read a CC register.");
283         return 0;
284 #endif
285     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a78f8bb511732f8abab3bd11a18d32072}{
\index{SimpleThread@{SimpleThread}!readCCRegFlat@{readCCRegFlat}}
\index{readCCRegFlat@{readCCRegFlat}!SimpleThread@{SimpleThread}}
\subsubsection[{readCCRegFlat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf CCReg} readCCRegFlat (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a78f8bb511732f8abab3bd11a18d32072}



\begin{DoxyCode}
446 { return ccRegs[idx]; }
\end{DoxyCode}
\hypertarget{classSimpleThread_a2f97d83baef4fbda00b7f7f62779752f}{
\index{SimpleThread@{SimpleThread}!readFloatReg@{readFloatReg}}
\index{readFloatReg@{readFloatReg}!SimpleThread@{SimpleThread}}
\subsubsection[{readFloatReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatReg} readFloatReg (int {\em reg\_\-idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a2f97d83baef4fbda00b7f7f62779752f}



\begin{DoxyCode}
253     {
254         int flatIndex = isa->flattenFloatIndex(reg_idx);
255         assert(flatIndex < TheISA::NumFloatRegs);
256         FloatReg regVal(readFloatRegFlat(flatIndex));
257         DPRINTF(FloatRegs, "Reading float reg %d (%d) as %f, %#x.\n",
258                 reg_idx, flatIndex, regVal, floatRegs.i[flatIndex]);
259         return regVal;
260     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a4998e6615f835676762af364eff198e3}{
\index{SimpleThread@{SimpleThread}!readFloatRegBits@{readFloatRegBits}}
\index{readFloatRegBits@{readFloatRegBits}!SimpleThread@{SimpleThread}}
\subsubsection[{readFloatRegBits}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatRegBits} readFloatRegBits (int {\em reg\_\-idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a4998e6615f835676762af364eff198e3}



\begin{DoxyCode}
263     {
264         int flatIndex = isa->flattenFloatIndex(reg_idx);
265         assert(flatIndex < TheISA::NumFloatRegs);
266         FloatRegBits regVal(readFloatRegBitsFlat(flatIndex));
267         DPRINTF(FloatRegs, "Reading float reg %d (%d) bits as %#x, %f.\n",
268                 reg_idx, flatIndex, regVal, floatRegs.f[flatIndex]);
269         return regVal;
270     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a2fa29585c9694c9bffcce2a63f871759}{
\index{SimpleThread@{SimpleThread}!readFloatRegBitsFlat@{readFloatRegBitsFlat}}
\index{readFloatRegBitsFlat@{readFloatRegBitsFlat}!SimpleThread@{SimpleThread}}
\subsubsection[{readFloatRegBitsFlat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatRegBits} readFloatRegBitsFlat (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a2fa29585c9694c9bffcce2a63f871759}



\begin{DoxyCode}
440 { return floatRegs.i[idx]; }
\end{DoxyCode}
\hypertarget{classSimpleThread_aaa32dc9f4a8719a465c267fed47cbdc6}{
\index{SimpleThread@{SimpleThread}!readFloatRegFlat@{readFloatRegFlat}}
\index{readFloatRegFlat@{readFloatRegFlat}!SimpleThread@{SimpleThread}}
\subsubsection[{readFloatRegFlat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatReg} readFloatRegFlat (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_aaa32dc9f4a8719a465c267fed47cbdc6}



\begin{DoxyCode}
437 { return floatRegs.f[idx]; }
\end{DoxyCode}
\hypertarget{classSimpleThread_a21c850cd41ab977a2cf3450fe66ec25a}{
\index{SimpleThread@{SimpleThread}!readIntReg@{readIntReg}}
\index{readIntReg@{readIntReg}!SimpleThread@{SimpleThread}}
\subsubsection[{readIntReg}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t readIntReg (int {\em reg\_\-idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a21c850cd41ab977a2cf3450fe66ec25a}



\begin{DoxyCode}
243     {
244         int flatIndex = isa->flattenIntIndex(reg_idx);
245         assert(flatIndex < TheISA::NumIntRegs);
246         uint64_t regVal(readIntRegFlat(flatIndex));
247         DPRINTF(IntRegs, "Reading int reg %d (%d) as %#x.\n",
248                 reg_idx, flatIndex, regVal);
249         return regVal;
250     }
\end{DoxyCode}
\hypertarget{classSimpleThread_aed7abd4afcb954f8612e4ef1fe73317a}{
\index{SimpleThread@{SimpleThread}!readIntRegFlat@{readIntRegFlat}}
\index{readIntRegFlat@{readIntRegFlat}!SimpleThread@{SimpleThread}}
\subsubsection[{readIntRegFlat}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t readIntRegFlat (int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_aed7abd4afcb954f8612e4ef1fe73317a}



\begin{DoxyCode}
434 { return intRegs[idx]; }
\end{DoxyCode}
\hypertarget{classSimpleThread_a71d44ee14eeab530a09bc7d68d97ece2}{
\index{SimpleThread@{SimpleThread}!readMiscReg@{readMiscReg}}
\index{readMiscReg@{readMiscReg}!SimpleThread@{SimpleThread}}
\subsubsection[{readMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscReg (int {\em misc\_\-reg}, \/  {\bf ThreadID} {\em tid} = {\ttfamily 0})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a71d44ee14eeab530a09bc7d68d97ece2}



\begin{DoxyCode}
384     {
385         return isa->readMiscReg(misc_reg, tc);
386     }
\end{DoxyCode}
\hypertarget{classSimpleThread_af2ec8925148a53b9bddefb7fb65a7223}{
\index{SimpleThread@{SimpleThread}!readMiscRegNoEffect@{readMiscRegNoEffect}}
\index{readMiscRegNoEffect@{readMiscRegNoEffect}!SimpleThread@{SimpleThread}}
\subsubsection[{readMiscRegNoEffect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscRegNoEffect (int {\em misc\_\-reg}, \/  {\bf ThreadID} {\em tid} = {\ttfamily 0})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_af2ec8925148a53b9bddefb7fb65a7223}



\begin{DoxyCode}
378     {
379         return isa->readMiscRegNoEffect(misc_reg);
380     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a254cecc48d457ea298b08a8bb009f9cf}{
\index{SimpleThread@{SimpleThread}!readPredicate@{readPredicate}}
\index{readPredicate@{readPredicate}!SimpleThread@{SimpleThread}}
\subsubsection[{readPredicate}]{\setlength{\rightskip}{0pt plus 5cm}bool readPredicate ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a254cecc48d457ea298b08a8bb009f9cf}



\begin{DoxyCode}
367     {
368         return predicate;
369     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a25b995a791e41965e088d8bf3f2bf859}{
\index{SimpleThread@{SimpleThread}!readStCondFailures@{readStCondFailures}}
\index{readStCondFailures@{readStCondFailures}!SimpleThread@{SimpleThread}}
\subsubsection[{readStCondFailures}]{\setlength{\rightskip}{0pt plus 5cm}unsigned readStCondFailures ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a25b995a791e41965e088d8bf3f2bf859}



\begin{DoxyCode}
424 { return storeCondFailures; }
\end{DoxyCode}
\hypertarget{classSimpleThread_a3dd3443357312bcb75580eaa508c48a4}{
\index{SimpleThread@{SimpleThread}!regStats@{regStats}}
\index{regStats@{regStats}!SimpleThread@{SimpleThread}}
\subsubsection[{regStats}]{\setlength{\rightskip}{0pt plus 5cm}void regStats (const std::string \& {\em name})}}
\label{classSimpleThread_a3dd3443357312bcb75580eaa508c48a4}
\hypertarget{classSimpleThread_a53e036786d17361be4c7320d39c99b84}{
\index{SimpleThread@{SimpleThread}!serialize@{serialize}}
\index{serialize@{serialize}!SimpleThread@{SimpleThread}}
\subsubsection[{serialize}]{\setlength{\rightskip}{0pt plus 5cm}void serialize (std::ostream \& {\em os})}}
\label{classSimpleThread_a53e036786d17361be4c7320d39c99b84}


\hyperlink{structThreadState_a53e036786d17361be4c7320d39c99b84}{ThreadState}を再定義しています。\hypertarget{classSimpleThread_afd6c42b1888ad21a4382078ca7a86d09}{
\index{SimpleThread@{SimpleThread}!setCCReg@{setCCReg}}
\index{setCCReg@{setCCReg}!SimpleThread@{SimpleThread}}
\subsubsection[{setCCReg}]{\setlength{\rightskip}{0pt plus 5cm}void setCCReg (int {\em reg\_\-idx}, \/  {\bf CCReg} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_afd6c42b1888ad21a4382078ca7a86d09}



\begin{DoxyCode}
318     {
319 #ifdef ISA_HAS_CC_REGS
320         int flatIndex = isa->flattenCCIndex(reg_idx);
321         assert(flatIndex < TheISA::NumCCRegs);
322         DPRINTF(CCRegs, "Setting CC reg %d (%d) to %#x.\n",
323                 reg_idx, flatIndex, val);
324         setCCRegFlat(flatIndex, val);
325 #else
326         panic("Tried to set a CC register.");
327 #endif
328     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a6dec2284dd5904f992642f24bb289f14}{
\index{SimpleThread@{SimpleThread}!setCCRegFlat@{setCCRegFlat}}
\index{setCCRegFlat@{setCCRegFlat}!SimpleThread@{SimpleThread}}
\subsubsection[{setCCRegFlat}]{\setlength{\rightskip}{0pt plus 5cm}void setCCRegFlat (int {\em idx}, \/  {\bf CCReg} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a6dec2284dd5904f992642f24bb289f14}



\begin{DoxyCode}
447 { ccRegs[idx] = val; }
\end{DoxyCode}
\hypertarget{classSimpleThread_ab6fd8e55b81c173f448ec0c42bc28b99}{
\index{SimpleThread@{SimpleThread}!setFloatReg@{setFloatReg}}
\index{setFloatReg@{setFloatReg}!SimpleThread@{SimpleThread}}
\subsubsection[{setFloatReg}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatReg (int {\em reg\_\-idx}, \/  {\bf FloatReg} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_ab6fd8e55b81c173f448ec0c42bc28b99}



\begin{DoxyCode}
297     {
298         int flatIndex = isa->flattenFloatIndex(reg_idx);
299         assert(flatIndex < TheISA::NumFloatRegs);
300         setFloatRegFlat(flatIndex, val);
301         DPRINTF(FloatRegs, "Setting float reg %d (%d) to %f, %#x.\n",
302                 reg_idx, flatIndex, val, floatRegs.i[flatIndex]);
303     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a618651078f08ecd328dfe3312f0f2ea7}{
\index{SimpleThread@{SimpleThread}!setFloatRegBits@{setFloatRegBits}}
\index{setFloatRegBits@{setFloatRegBits}!SimpleThread@{SimpleThread}}
\subsubsection[{setFloatRegBits}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegBits (int {\em reg\_\-idx}, \/  {\bf FloatRegBits} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a618651078f08ecd328dfe3312f0f2ea7}



\begin{DoxyCode}
306     {
307         int flatIndex = isa->flattenFloatIndex(reg_idx);
308         assert(flatIndex < TheISA::NumFloatRegs);
309         // XXX: Fix array out of bounds compiler error for gem5.fast
310         // when checkercpu enabled
311         if (flatIndex < TheISA::NumFloatRegs)
312             setFloatRegBitsFlat(flatIndex, val);
313         DPRINTF(FloatRegs, "Setting float reg %d (%d) bits to %#x, %#f.\n",
314                 reg_idx, flatIndex, val, floatRegs.f[flatIndex]);
315     }
\end{DoxyCode}
\hypertarget{classSimpleThread_acd974292ff0461c2e94c0b5a1126b503}{
\index{SimpleThread@{SimpleThread}!setFloatRegBitsFlat@{setFloatRegBitsFlat}}
\index{setFloatRegBitsFlat@{setFloatRegBitsFlat}!SimpleThread@{SimpleThread}}
\subsubsection[{setFloatRegBitsFlat}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegBitsFlat (int {\em idx}, \/  {\bf FloatRegBits} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_acd974292ff0461c2e94c0b5a1126b503}



\begin{DoxyCode}
441                                                         {
442         floatRegs.i[idx] = val;
443     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a71ec23ca2c029120932e5af4babc0da1}{
\index{SimpleThread@{SimpleThread}!setFloatRegFlat@{setFloatRegFlat}}
\index{setFloatRegFlat@{setFloatRegFlat}!SimpleThread@{SimpleThread}}
\subsubsection[{setFloatRegFlat}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegFlat (int {\em idx}, \/  {\bf FloatReg} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a71ec23ca2c029120932e5af4babc0da1}



\begin{DoxyCode}
438 { floatRegs.f[idx] = val; }
\end{DoxyCode}
\hypertarget{classSimpleThread_abc264e8ee37c6bd7d7b5759b97c34356}{
\index{SimpleThread@{SimpleThread}!setIntReg@{setIntReg}}
\index{setIntReg@{setIntReg}!SimpleThread@{SimpleThread}}
\subsubsection[{setIntReg}]{\setlength{\rightskip}{0pt plus 5cm}void setIntReg (int {\em reg\_\-idx}, \/  uint64\_\-t {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_abc264e8ee37c6bd7d7b5759b97c34356}



\begin{DoxyCode}
288     {
289         int flatIndex = isa->flattenIntIndex(reg_idx);
290         assert(flatIndex < TheISA::NumIntRegs);
291         DPRINTF(IntRegs, "Setting int reg %d (%d) to %#x.\n",
292                 reg_idx, flatIndex, val);
293         setIntRegFlat(flatIndex, val);
294     }
\end{DoxyCode}
\hypertarget{classSimpleThread_ae3b8c9c2c1ae95767f0703357957a3f8}{
\index{SimpleThread@{SimpleThread}!setIntRegFlat@{setIntRegFlat}}
\index{setIntRegFlat@{setIntRegFlat}!SimpleThread@{SimpleThread}}
\subsubsection[{setIntRegFlat}]{\setlength{\rightskip}{0pt plus 5cm}void setIntRegFlat (int {\em idx}, \/  uint64\_\-t {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_ae3b8c9c2c1ae95767f0703357957a3f8}



\begin{DoxyCode}
435 { intRegs[idx] = val; }
\end{DoxyCode}
\hypertarget{classSimpleThread_a9b618db833e56fbb32246fe25716846f}{
\index{SimpleThread@{SimpleThread}!setMiscReg@{setMiscReg}}
\index{setMiscReg@{setMiscReg}!SimpleThread@{SimpleThread}}
\subsubsection[{setMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscReg (int {\em misc\_\-reg}, \/  const {\bf MiscReg} \& {\em val}, \/  {\bf ThreadID} {\em tid} = {\ttfamily 0})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a9b618db833e56fbb32246fe25716846f}



\begin{DoxyCode}
396     {
397         return isa->setMiscReg(misc_reg, val, tc);
398     }
\end{DoxyCode}
\hypertarget{classSimpleThread_ab8dd4afdd4e652ca191b235505691f68}{
\index{SimpleThread@{SimpleThread}!setMiscRegNoEffect@{setMiscRegNoEffect}}
\index{setMiscRegNoEffect@{setMiscRegNoEffect}!SimpleThread@{SimpleThread}}
\subsubsection[{setMiscRegNoEffect}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscRegNoEffect (int {\em misc\_\-reg}, \/  const {\bf MiscReg} \& {\em val}, \/  {\bf ThreadID} {\em tid} = {\ttfamily 0})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_ab8dd4afdd4e652ca191b235505691f68}



\begin{DoxyCode}
390     {
391         return isa->setMiscRegNoEffect(misc_reg, val);
392     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a137a8c6cced89c2ff8387900439436b4}{
\index{SimpleThread@{SimpleThread}!setPredicate@{setPredicate}}
\index{setPredicate@{setPredicate}!SimpleThread@{SimpleThread}}
\subsubsection[{setPredicate}]{\setlength{\rightskip}{0pt plus 5cm}void setPredicate (bool {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a137a8c6cced89c2ff8387900439436b4}



\begin{DoxyCode}
372     {
373         predicate = val;
374     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a1ab41c7c20554bc6a9205b5b69d30406}{
\index{SimpleThread@{SimpleThread}!setStatus@{setStatus}}
\index{setStatus@{setStatus}!SimpleThread@{SimpleThread}}
\subsubsection[{setStatus}]{\setlength{\rightskip}{0pt plus 5cm}void setStatus ({\bf Status} {\em new\_\-status})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a1ab41c7c20554bc6a9205b5b69d30406}
Sets the status of this thread. 

\hyperlink{structThreadState_acdf331c877974ed8697216475a21998d}{ThreadState}を再定義しています。


\begin{DoxyCode}
212 { _status = newStatus; }
\end{DoxyCode}
\hypertarget{classSimpleThread_abbe779fa43c72cd485ddb736ab17ff61}{
\index{SimpleThread@{SimpleThread}!setStCondFailures@{setStCondFailures}}
\index{setStCondFailures@{setStCondFailures}!SimpleThread@{SimpleThread}}
\subsubsection[{setStCondFailures}]{\setlength{\rightskip}{0pt plus 5cm}void setStCondFailures (unsigned {\em sc\_\-failures})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_abbe779fa43c72cd485ddb736ab17ff61}



\begin{DoxyCode}
427     { storeCondFailures = sc_failures; }
\end{DoxyCode}
\hypertarget{classSimpleThread_a461205960be9d52e9beda48a77e9c600}{
\index{SimpleThread@{SimpleThread}!simPalCheck@{simPalCheck}}
\index{simPalCheck@{simPalCheck}!SimpleThread@{SimpleThread}}
\subsubsection[{simPalCheck}]{\setlength{\rightskip}{0pt plus 5cm}bool simPalCheck (int {\em palFunc})}}
\label{classSimpleThread_a461205960be9d52e9beda48a77e9c600}
\hyperlink{classCheck}{Check} for special simulator handling of specific \hyperlink{structPAL}{PAL} calls. If return value is false, actual \hyperlink{structPAL}{PAL} call will be suppressed. 


\begin{DoxyCode}
502 {
503     if (kernelStats)
504         kernelStats->callpal(palFunc, tc);
505 
506     switch (palFunc) {
507       case PAL::halt:
508         halt();
509         if (--System::numSystemsRunning == 0)
510             exitSimLoop("all cpus halted");
511         break;
512 
513       case PAL::bpt:
514       case PAL::bugchk:
515         if (system->breakpoint())
516             return false;
517         break;
518     }
519 
520     return true;
521 }
\end{DoxyCode}
\hypertarget{classSimpleThread_aecc7d8debf54990ffeaaed5bac7d7d81}{
\index{SimpleThread@{SimpleThread}!startup@{startup}}
\index{startup@{startup}!SimpleThread@{SimpleThread}}
\subsubsection[{startup}]{\setlength{\rightskip}{0pt plus 5cm}void startup ()}}
\label{classSimpleThread_aecc7d8debf54990ffeaaed5bac7d7d81}



\begin{DoxyCode}
148 {
149     isa->startup(tc);
150 }
\end{DoxyCode}
\hypertarget{classSimpleThread_a2ad9e92a82d6f783b3061584729c2f4a}{
\index{SimpleThread@{SimpleThread}!status@{status}}
\index{status@{status}!SimpleThread@{SimpleThread}}
\subsubsection[{status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Status} status () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a2ad9e92a82d6f783b3061584729c2f4a}
Returns the status of this thread. 

\hyperlink{structThreadState_a2ad9e92a82d6f783b3061584729c2f4a}{ThreadState}を再定義しています。


\begin{DoxyCode}
210 { return _status; }
\end{DoxyCode}
\hypertarget{classSimpleThread_a3605b58fb45d69d498721bc2f2a14b1c}{
\index{SimpleThread@{SimpleThread}!suspend@{suspend}}
\index{suspend@{suspend}!SimpleThread@{SimpleThread}}
\subsubsection[{suspend}]{\setlength{\rightskip}{0pt plus 5cm}void suspend ()}}
\label{classSimpleThread_a3605b58fb45d69d498721bc2f2a14b1c}


\hyperlink{classSet}{Set} the status to Suspended. 


\begin{DoxyCode}
181 {
182     if (status() == ThreadContext::Suspended)
183         return;
184 
185     lastActivate = curTick();
186     lastSuspend = curTick();
187     _status = ThreadContext::Suspended;
188     baseCpu->suspendContext(_threadId);
189 }
\end{DoxyCode}
\hypertarget{classSimpleThread_a36e0b96120fcbbc2ee8699158f7be5c2}{
\index{SimpleThread@{SimpleThread}!syscall@{syscall}}
\index{syscall@{syscall}!SimpleThread@{SimpleThread}}
\subsubsection[{syscall}]{\setlength{\rightskip}{0pt plus 5cm}void syscall (int64\_\-t {\em callnum})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSimpleThread_a36e0b96120fcbbc2ee8699158f7be5c2}



\begin{DoxyCode}
430     {
431         process->syscall(callnum, tc);
432     }
\end{DoxyCode}
\hypertarget{classSimpleThread_a5811640aa3008d2916f3d3aba621b82d}{
\index{SimpleThread@{SimpleThread}!takeOverFrom@{takeOverFrom}}
\index{takeOverFrom@{takeOverFrom}!SimpleThread@{SimpleThread}}
\subsubsection[{takeOverFrom}]{\setlength{\rightskip}{0pt plus 5cm}void takeOverFrom ({\bf ThreadContext} $\ast$ {\em oldContext})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classSimpleThread_a5811640aa3008d2916f3d3aba621b82d}



\begin{DoxyCode}
109 {
110     ::takeOverFrom(*tc, *oldContext);
111     decoder.takeOverFrom(oldContext->getDecoderPtr());
112 
113     kernelStats = oldContext->getKernelStats();
114     funcExeInst = oldContext->readFuncExeInst();
115     storeCondFailures = 0;
116 }
\end{DoxyCode}
\hypertarget{classSimpleThread_af22e5d6d660b97db37003ac61ac4ee49}{
\index{SimpleThread@{SimpleThread}!unserialize@{unserialize}}
\index{unserialize@{unserialize}!SimpleThread@{SimpleThread}}
\subsubsection[{unserialize}]{\setlength{\rightskip}{0pt plus 5cm}void unserialize ({\bf Checkpoint} $\ast$ {\em cp}, \/  const std::string \& {\em section})}}
\label{classSimpleThread_af22e5d6d660b97db37003ac61ac4ee49}


\hyperlink{structThreadState_af22e5d6d660b97db37003ac61ac4ee49}{ThreadState}を再定義しています。


\begin{DoxyCode}
141 {
142     ThreadState::unserialize(cp, section);
143     ::unserialize(*tc, cp, section);
144 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classSimpleThread_af217f22b3a4af1960222745e7e2b36c8}{
\index{SimpleThread@{SimpleThread}!\_\-pcState@{\_\-pcState}}
\index{\_\-pcState@{\_\-pcState}!SimpleThread@{SimpleThread}}
\subsubsection[{\_\-pcState}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::PCState {\bf \_\-pcState}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classSimpleThread_af217f22b3a4af1960222745e7e2b36c8}
\hypertarget{classSimpleThread_a0e0d321ede8414ee0cd5e6f93ff51dc2}{
\index{SimpleThread@{SimpleThread}!ccRegs@{ccRegs}}
\index{ccRegs@{ccRegs}!SimpleThread@{SimpleThread}}
\subsubsection[{ccRegs}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::CCReg {\bf ccRegs}\mbox{[}TheISA::NumCCRegs\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classSimpleThread_a0e0d321ede8414ee0cd5e6f93ff51dc2}
\hypertarget{classSimpleThread_a8adfd3ea89691b05b671dd288a595958}{
\index{SimpleThread@{SimpleThread}!decoder@{decoder}}
\index{decoder@{decoder}!SimpleThread@{SimpleThread}}
\subsubsection[{decoder}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::Decoder {\bf decoder}}}
\label{classSimpleThread_a8adfd3ea89691b05b671dd288a595958}
\hypertarget{classSimpleThread_ad2fd039621f87592c4b344d4f8948e78}{
\index{SimpleThread@{SimpleThread}!dtb@{dtb}}
\index{dtb@{dtb}!SimpleThread@{SimpleThread}}
\subsubsection[{dtb}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::TLB$\ast$ {\bf dtb}}}
\label{classSimpleThread_ad2fd039621f87592c4b344d4f8948e78}
\hypertarget{classSimpleThread_a1ad2ddcae8ed0b6b5f1807294a6093e7}{
\index{SimpleThread@{SimpleThread}!f@{f}}
\index{f@{f}!SimpleThread@{SimpleThread}}
\subsubsection[{f}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatReg} {\bf f}\mbox{[}TheISA::NumFloatRegs\mbox{]}}}
\label{classSimpleThread_a1ad2ddcae8ed0b6b5f1807294a6093e7}
\hypertarget{classSimpleThread_a3dfbf30c655c5ae58763d7b1b5321501}{
\index{SimpleThread@{SimpleThread}!floatRegs@{floatRegs}}
\index{floatRegs@{floatRegs}!SimpleThread@{SimpleThread}}
\subsubsection[{floatRegs}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \}   {\bf floatRegs}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classSimpleThread_a3dfbf30c655c5ae58763d7b1b5321501}
\hypertarget{classSimpleThread_a2dbb1d94eafced2e977e763f9254a549}{
\index{SimpleThread@{SimpleThread}!i@{i}}
\index{i@{i}!SimpleThread@{SimpleThread}}
\subsubsection[{i}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatRegBits} {\bf i}\mbox{[}TheISA::NumFloatRegs\mbox{]}}}
\label{classSimpleThread_a2dbb1d94eafced2e977e763f9254a549}
\hypertarget{classSimpleThread_a60193e9fd43c9cb3bec8505a0b25e3b1}{
\index{SimpleThread@{SimpleThread}!intRegs@{intRegs}}
\index{intRegs@{intRegs}!SimpleThread@{SimpleThread}}
\subsubsection[{intRegs}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::IntReg {\bf intRegs}\mbox{[}TheISA::NumIntRegs\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classSimpleThread_a60193e9fd43c9cb3bec8505a0b25e3b1}
\hypertarget{classSimpleThread_a8634f828e98f5175e8838b3c99532ba5}{
\index{SimpleThread@{SimpleThread}!isa@{isa}}
\index{isa@{isa}!SimpleThread@{SimpleThread}}
\subsubsection[{isa}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::ISA$\ast$ const {\bf isa}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classSimpleThread_a8634f828e98f5175e8838b3c99532ba5}
\hypertarget{classSimpleThread_abcb37ddc11515555d8484702697bc4bb}{
\index{SimpleThread@{SimpleThread}!itb@{itb}}
\index{itb@{itb}!SimpleThread@{SimpleThread}}
\subsubsection[{itb}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::TLB$\ast$ {\bf itb}}}
\label{classSimpleThread_abcb37ddc11515555d8484702697bc4bb}
\hypertarget{classSimpleThread_afbb4c93008d44e809c143bbe5021d16e}{
\index{SimpleThread@{SimpleThread}!predicate@{predicate}}
\index{predicate@{predicate}!SimpleThread@{SimpleThread}}
\subsubsection[{predicate}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf predicate}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classSimpleThread_afbb4c93008d44e809c143bbe5021d16e}
Did this instruction execute or is it predicated false \hypertarget{classSimpleThread_af27ccd765f13a4b7bd119dc7579e2746}{
\index{SimpleThread@{SimpleThread}!system@{system}}
\index{system@{system}!SimpleThread@{SimpleThread}}
\subsubsection[{system}]{\setlength{\rightskip}{0pt plus 5cm}{\bf System}$\ast$ {\bf system}}}
\label{classSimpleThread_af27ccd765f13a4b7bd119dc7579e2746}
\hypertarget{classSimpleThread_a922168dc0855a866d2ed033338c1ca27}{
\index{SimpleThread@{SimpleThread}!tc@{tc}}
\index{tc@{tc}!SimpleThread@{SimpleThread}}
\subsubsection[{tc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ProxyThreadContext}$<${\bf SimpleThread}$>$$\ast$ {\bf tc}}}
\label{classSimpleThread_a922168dc0855a866d2ed033338c1ca27}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/\hyperlink{simple__thread_8hh}{simple\_\-thread.hh}\item 
arch/alpha/\hyperlink{ev5_8cc}{ev5.cc}\item 
cpu/\hyperlink{simple__thread_8cc}{simple\_\-thread.cc}\end{DoxyCompactItemize}
