
# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of  parity_checker for number of 1's
---

## âœ… Day 18 - parity_checker for one 

 

![parity_checker](./images/parity_schematic.png)

**Description:**  
  the scematic of parity_checker for one   

 

### ðŸ”¬ Simulation Result

 **Description:**  - <br>
 in this simulation we can see odd number of 1's as input and after done bit the out is one and again goes to zero.

![Simulation Waveform](./images/parity_sim.png)

**Description:**  
simulation results.
simualtion results of parity_checker for one   
 
