{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 17:26:50 2019 " "Info: Processing started: Thu Jun 06 17:26:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lcd_1602 -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lcd_1602 -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "master_clk " "Info: Assuming node \"master_clk\" is an undefined clock" {  } { { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "init:initializator\|en " "Info: Detected ripple clock \"init:initializator\|en\" as buffer" {  } { { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 163 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "init:initializator\|en" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "init:initializator\|always0 " "Info: Detected gated clock \"init:initializator\|always0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "init:initializator\|always0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "init:initializator\|counter_1\[14\] " "Info: Detected ripple clock \"init:initializator\|counter_1\[14\]\" as buffer" {  } { { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 171 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "init:initializator\|counter_1\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "write:wrt\|inner_delitel\[14\] " "Info: Detected ripple clock \"write:wrt\|inner_delitel\[14\]\" as buffer" {  } { { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 111 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "write:wrt\|inner_delitel\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "master_clk register init:initializator\|ready register write:wrt\|inner_delitel\[14\] 140.47 MHz 7.119 ns Internal " "Info: Clock \"master_clk\" has Internal fmax of 140.47 MHz between source register \"init:initializator\|ready\" and destination register \"write:wrt\|inner_delitel\[14\]\" (period= 7.119 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.487 ns + Longest register register " "Info: + Longest register to register delay is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns init:initializator\|ready 1 REG LCFF_X7_Y8_N17 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y8_N17; Fanout = 18; REG Node = 'init:initializator\|ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { init:initializator|ready } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.660 ns) 2.487 ns write:wrt\|inner_delitel\[14\] 2 REG LCFF_X2_Y6_N29 3 " "Info: 2: + IC(1.827 ns) + CELL(0.660 ns) = 2.487 ns; Loc. = LCFF_X2_Y6_N29; Fanout = 3; REG Node = 'write:wrt\|inner_delitel\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { init:initializator|ready write:wrt|inner_delitel[14] } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 26.54 % ) " "Info: Total cell delay = 0.660 ns ( 26.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.827 ns ( 73.46 % ) " "Info: Total interconnect delay = 1.827 ns ( 73.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { init:initializator|ready write:wrt|inner_delitel[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { init:initializator|ready {} write:wrt|inner_delitel[14] {} } { 0.000ns 1.827ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.368 ns - Smallest " "Info: - Smallest clock skew is -4.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 2.629 ns + Shortest register " "Info: + Shortest clock path from clock \"master_clk\" to destination register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.666 ns) 2.629 ns write:wrt\|inner_delitel\[14\] 2 REG LCFF_X2_Y6_N29 3 " "Info: 2: + IC(0.863 ns) + CELL(0.666 ns) = 2.629 ns; Loc. = LCFF_X2_Y6_N29; Fanout = 3; REG Node = 'write:wrt\|inner_delitel\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { master_clk write:wrt|inner_delitel[14] } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 67.17 % ) " "Info: Total cell delay = 1.766 ns ( 67.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.863 ns ( 32.83 % ) " "Info: Total interconnect delay = 0.863 ns ( 32.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { master_clk write:wrt|inner_delitel[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { master_clk {} master_clk~combout {} write:wrt|inner_delitel[14] {} } { 0.000ns 0.000ns 0.863ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 6.997 ns - Longest register " "Info: - Longest clock path from clock \"master_clk\" to source register is 6.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.206 ns) 2.691 ns init:initializator\|always0 2 COMB LCCOMB_X7_Y6_N0 2 " "Info: 2: + IC(1.385 ns) + CELL(0.206 ns) = 2.691 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 2; COMB Node = 'init:initializator\|always0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { master_clk init:initializator|always0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 3.992 ns init:initializator\|counter_1\[14\] 3 REG LCFF_X7_Y6_N31 3 " "Info: 3: + IC(0.331 ns) + CELL(0.970 ns) = 3.992 ns; Loc. = LCFF_X7_Y6_N31; Fanout = 3; REG Node = 'init:initializator\|counter_1\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { init:initializator|always0 init:initializator|counter_1[14] } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.000 ns) 5.509 ns init:initializator\|counter_1\[14\]~clkctrl 4 COMB CLKCTRL_G0 11 " "Info: 4: + IC(1.517 ns) + CELL(0.000 ns) = 5.509 ns; Loc. = CLKCTRL_G0; Fanout = 11; COMB Node = 'init:initializator\|counter_1\[14\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { init:initializator|counter_1[14] init:initializator|counter_1[14]~clkctrl } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 6.997 ns init:initializator\|ready 5 REG LCFF_X7_Y8_N17 18 " "Info: 5: + IC(0.822 ns) + CELL(0.666 ns) = 6.997 ns; Loc. = LCFF_X7_Y8_N17; Fanout = 18; REG Node = 'init:initializator\|ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { init:initializator|counter_1[14]~clkctrl init:initializator|ready } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 42.05 % ) " "Info: Total cell delay = 2.942 ns ( 42.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.055 ns ( 57.95 % ) " "Info: Total interconnect delay = 4.055 ns ( 57.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { master_clk init:initializator|always0 init:initializator|counter_1[14] init:initializator|counter_1[14]~clkctrl init:initializator|ready } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { master_clk {} master_clk~combout {} init:initializator|always0 {} init:initializator|counter_1[14] {} init:initializator|counter_1[14]~clkctrl {} init:initializator|ready {} } { 0.000ns 0.000ns 1.385ns 0.331ns 1.517ns 0.822ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { master_clk write:wrt|inner_delitel[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { master_clk {} master_clk~combout {} write:wrt|inner_delitel[14] {} } { 0.000ns 0.000ns 0.863ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { master_clk init:initializator|always0 init:initializator|counter_1[14] init:initializator|counter_1[14]~clkctrl init:initializator|ready } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { master_clk {} master_clk~combout {} init:initializator|always0 {} init:initializator|counter_1[14] {} init:initializator|counter_1[14]~clkctrl {} init:initializator|ready {} } { 0.000ns 0.000ns 1.385ns 0.331ns 1.517ns 0.822ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 159 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { init:initializator|ready write:wrt|inner_delitel[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { init:initializator|ready {} write:wrt|inner_delitel[14] {} } { 0.000ns 1.827ns } { 0.000ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { master_clk write:wrt|inner_delitel[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { master_clk {} master_clk~combout {} write:wrt|inner_delitel[14] {} } { 0.000ns 0.000ns 0.863ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { master_clk init:initializator|always0 init:initializator|counter_1[14] init:initializator|counter_1[14]~clkctrl init:initializator|ready } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { master_clk {} master_clk~combout {} init:initializator|always0 {} init:initializator|counter_1[14] {} init:initializator|counter_1[14]~clkctrl {} init:initializator|ready {} } { 0.000ns 0.000ns 1.385ns 0.331ns 1.517ns 0.822ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "master_clk enable init:initializator\|ready 14.694 ns register " "Info: tco from clock \"master_clk\" to destination pin \"enable\" through register \"init:initializator\|ready\" is 14.694 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 6.997 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to source register is 6.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.206 ns) 2.691 ns init:initializator\|always0 2 COMB LCCOMB_X7_Y6_N0 2 " "Info: 2: + IC(1.385 ns) + CELL(0.206 ns) = 2.691 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 2; COMB Node = 'init:initializator\|always0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { master_clk init:initializator|always0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 3.992 ns init:initializator\|counter_1\[14\] 3 REG LCFF_X7_Y6_N31 3 " "Info: 3: + IC(0.331 ns) + CELL(0.970 ns) = 3.992 ns; Loc. = LCFF_X7_Y6_N31; Fanout = 3; REG Node = 'init:initializator\|counter_1\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { init:initializator|always0 init:initializator|counter_1[14] } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.000 ns) 5.509 ns init:initializator\|counter_1\[14\]~clkctrl 4 COMB CLKCTRL_G0 11 " "Info: 4: + IC(1.517 ns) + CELL(0.000 ns) = 5.509 ns; Loc. = CLKCTRL_G0; Fanout = 11; COMB Node = 'init:initializator\|counter_1\[14\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { init:initializator|counter_1[14] init:initializator|counter_1[14]~clkctrl } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 6.997 ns init:initializator\|ready 5 REG LCFF_X7_Y8_N17 18 " "Info: 5: + IC(0.822 ns) + CELL(0.666 ns) = 6.997 ns; Loc. = LCFF_X7_Y8_N17; Fanout = 18; REG Node = 'init:initializator\|ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { init:initializator|counter_1[14]~clkctrl init:initializator|ready } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 42.05 % ) " "Info: Total cell delay = 2.942 ns ( 42.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.055 ns ( 57.95 % ) " "Info: Total interconnect delay = 4.055 ns ( 57.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { master_clk init:initializator|always0 init:initializator|counter_1[14] init:initializator|counter_1[14]~clkctrl init:initializator|ready } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { master_clk {} master_clk~combout {} init:initializator|always0 {} init:initializator|counter_1[14] {} init:initializator|counter_1[14]~clkctrl {} init:initializator|ready {} } { 0.000ns 0.000ns 1.385ns 0.331ns 1.517ns 0.822ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 159 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.393 ns + Longest register pin " "Info: + Longest register to pin delay is 7.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns init:initializator\|ready 1 REG LCFF_X7_Y8_N17 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y8_N17; Fanout = 18; REG Node = 'init:initializator\|ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { init:initializator|ready } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.589 ns) 2.435 ns enable_wire~0 2 COMB LCCOMB_X2_Y6_N30 2 " "Info: 2: + IC(1.846 ns) + CELL(0.589 ns) = 2.435 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 2; COMB Node = 'enable_wire~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.435 ns" { init:initializator|ready enable_wire~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(3.246 ns) 7.393 ns enable 3 PIN PIN_47 0 " "Info: 3: + IC(1.712 ns) + CELL(3.246 ns) = 7.393 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.958 ns" { enable_wire~0 enable } "NODE_NAME" } } { "test.v" "" { Text "E:/slava/lcd_1602/test.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.835 ns ( 51.87 % ) " "Info: Total cell delay = 3.835 ns ( 51.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.558 ns ( 48.13 % ) " "Info: Total interconnect delay = 3.558 ns ( 48.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.393 ns" { init:initializator|ready enable_wire~0 enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.393 ns" { init:initializator|ready {} enable_wire~0 {} enable {} } { 0.000ns 1.846ns 1.712ns } { 0.000ns 0.589ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { master_clk init:initializator|always0 init:initializator|counter_1[14] init:initializator|counter_1[14]~clkctrl init:initializator|ready } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { master_clk {} master_clk~combout {} init:initializator|always0 {} init:initializator|counter_1[14] {} init:initializator|counter_1[14]~clkctrl {} init:initializator|ready {} } { 0.000ns 0.000ns 1.385ns 0.331ns 1.517ns 0.822ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.393 ns" { init:initializator|ready enable_wire~0 enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.393 ns" { init:initializator|ready {} enable_wire~0 {} enable {} } { 0.000ns 1.846ns 1.712ns } { 0.000ns 0.589ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Peak virtual memory: 150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 17:26:50 2019 " "Info: Processing ended: Thu Jun 06 17:26:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
