
####################################################
# Sites
sites - DSP48_X1Y40 DSP48_X1Y41 DSP48_X1Y42 DSP48_X1Y43 DSP48_X1Y44 DSP48_X1Y45 DSP48_X1Y46 DSP48_X1Y47 DSP48_X1Y48 DSP48_X1Y49 DSP48_X1Y50 DSP48_X1Y51 DSP48_X1Y52 DSP48_X1Y53 DSP48_X1Y54 DSP48_X1Y55 RAMB18_X1Y40 RAMB18_X1Y41 RAMB18_X1Y42 RAMB18_X1Y43 RAMB18_X1Y44 RAMB18_X1Y45 RAMB18_X1Y46 RAMB18_X1Y47 RAMB18_X1Y48 RAMB18_X1Y49 RAMB18_X1Y50 RAMB18_X1Y51 RAMB18_X1Y52 RAMB18_X1Y53 RAMB18_X1Y54 RAMB18_X1Y55 RAMB18_X2Y40 RAMB18_X2Y41 RAMB18_X2Y42 RAMB18_X2Y43 RAMB18_X2Y44 RAMB18_X2Y45 RAMB18_X2Y46 RAMB18_X2Y47 RAMB18_X2Y48 RAMB18_X2Y49 RAMB18_X2Y50 RAMB18_X2Y51 RAMB18_X2Y52 RAMB18_X2Y53 RAMB18_X2Y54 RAMB18_X2Y55 RAMB36_X1Y20 RAMB36_X1Y21 RAMB36_X1Y22 RAMB36_X1Y23 RAMB36_X1Y24 RAMB36_X1Y25 RAMB36_X1Y26 RAMB36_X1Y27 RAMB36_X2Y20 RAMB36_X2Y21 RAMB36_X2Y22 RAMB36_X2Y23 RAMB36_X2Y24 RAMB36_X2Y25 RAMB36_X2Y26 RAMB36_X2Y27 SLICE_X58Y100 SLICE_X58Y101 SLICE_X58Y102 SLICE_X58Y103 SLICE_X58Y104 SLICE_X58Y105 SLICE_X58Y106 SLICE_X58Y107 SLICE_X58Y108 SLICE_X58Y109 SLICE_X58Y110 SLICE_X58Y111 SLICE_X58Y112 SLICE_X58Y113 SLICE_X58Y114 SLICE_X58Y115 SLICE_X58Y116 SLICE_X58Y117 SLICE_X58Y118 SLICE_X58Y119 SLICE_X58Y120 SLICE_X58Y121 SLICE_X58Y122 SLICE_X58Y123 SLICE_X58Y124 SLICE_X58Y125 SLICE_X58Y126 SLICE_X58Y127 SLICE_X58Y128 SLICE_X58Y129 SLICE_X58Y130 SLICE_X58Y131 SLICE_X58Y132 SLICE_X58Y133 SLICE_X58Y134 SLICE_X58Y135 SLICE_X58Y136 SLICE_X58Y137 SLICE_X58Y138 SLICE_X58Y139 SLICE_X58Y140 SLICE_X58Y141 SLICE_X58Y142 SLICE_X58Y96 SLICE_X58Y97 SLICE_X58Y98 SLICE_X58Y99 SLICE_X59Y100 SLICE_X59Y101 SLICE_X59Y102 SLICE_X59Y103 SLICE_X59Y104 SLICE_X59Y105 SLICE_X59Y106 SLICE_X59Y107 SLICE_X59Y108 SLICE_X59Y109 SLICE_X59Y110 SLICE_X59Y111 SLICE_X59Y112 SLICE_X59Y113 SLICE_X59Y114 SLICE_X59Y115 SLICE_X59Y116 SLICE_X59Y117 SLICE_X59Y118 SLICE_X59Y119 SLICE_X59Y120 SLICE_X59Y121 SLICE_X59Y122 SLICE_X59Y123 SLICE_X59Y124 SLICE_X59Y125 SLICE_X59Y126 SLICE_X59Y127 SLICE_X59Y128 SLICE_X59Y129 SLICE_X59Y130 SLICE_X59Y131 SLICE_X59Y132 SLICE_X59Y133 SLICE_X59Y134 SLICE_X59Y135 SLICE_X59Y136 SLICE_X59Y137 SLICE_X59Y138 SLICE_X59Y139 SLICE_X59Y140 SLICE_X59Y141 SLICE_X59Y142 SLICE_X59Y96 SLICE_X59Y97 SLICE_X59Y98 SLICE_X59Y99 SLICE_X60Y100 SLICE_X60Y101 SLICE_X60Y102 SLICE_X60Y103 SLICE_X60Y104 SLICE_X60Y105 SLICE_X60Y106 SLICE_X60Y107 SLICE_X60Y108 SLICE_X60Y109 SLICE_X60Y110 SLICE_X60Y111 SLICE_X60Y112 SLICE_X60Y113 SLICE_X60Y114 SLICE_X60Y115 SLICE_X60Y116 SLICE_X60Y117 SLICE_X60Y118 SLICE_X60Y119 SLICE_X60Y120 SLICE_X60Y121 SLICE_X60Y122 SLICE_X60Y123 SLICE_X60Y124 SLICE_X60Y125 SLICE_X60Y126 SLICE_X60Y127 SLICE_X60Y128 SLICE_X60Y129 SLICE_X60Y130 SLICE_X60Y131 SLICE_X60Y132 SLICE_X60Y133 SLICE_X60Y134 SLICE_X60Y135 SLICE_X60Y136 SLICE_X60Y137 SLICE_X60Y138 SLICE_X60Y139 SLICE_X60Y140 SLICE_X60Y141 SLICE_X60Y142 SLICE_X60Y96 SLICE_X60Y97 SLICE_X60Y98 SLICE_X60Y99 SLICE_X61Y100 SLICE_X61Y101 SLICE_X61Y102 SLICE_X61Y103 SLICE_X61Y104 SLICE_X61Y105 SLICE_X61Y106 SLICE_X61Y107 SLICE_X61Y108 SLICE_X61Y109 SLICE_X61Y110 SLICE_X61Y111 SLICE_X61Y112 SLICE_X61Y113 SLICE_X61Y114 SLICE_X61Y115 SLICE_X61Y116 SLICE_X61Y117 SLICE_X61Y118 SLICE_X61Y119 SLICE_X61Y120 SLICE_X61Y121 SLICE_X61Y122 SLICE_X61Y123 SLICE_X61Y124 SLICE_X61Y125 SLICE_X61Y126 SLICE_X61Y127 SLICE_X61Y128 SLICE_X61Y129 SLICE_X61Y130 SLICE_X61Y131 SLICE_X61Y132 SLICE_X61Y133 SLICE_X61Y134 SLICE_X61Y135 SLICE_X61Y136 SLICE_X61Y137 SLICE_X61Y138 SLICE_X61Y139 SLICE_X61Y140 SLICE_X61Y141 SLICE_X61Y142 SLICE_X61Y96 SLICE_X61Y97 SLICE_X61Y98 SLICE_X61Y99 SLICE_X62Y100 SLICE_X62Y101 SLICE_X62Y102 SLICE_X62Y103 SLICE_X62Y104 SLICE_X62Y105 SLICE_X62Y106 SLICE_X62Y107 SLICE_X62Y108 SLICE_X62Y109 SLICE_X62Y110 SLICE_X62Y111 SLICE_X62Y112 SLICE_X62Y113 SLICE_X62Y114 SLICE_X62Y115 SLICE_X62Y116 SLICE_X62Y117 SLICE_X62Y118 SLICE_X62Y119 SLICE_X62Y120 SLICE_X62Y121 SLICE_X62Y122 SLICE_X62Y123 SLICE_X62Y124 SLICE_X62Y125 SLICE_X62Y126 SLICE_X62Y127 SLICE_X62Y128 SLICE_X62Y129 SLICE_X62Y130 SLICE_X62Y131 SLICE_X62Y132 SLICE_X62Y133 SLICE_X62Y134 SLICE_X62Y135 SLICE_X62Y136 SLICE_X62Y137 SLICE_X62Y138 SLICE_X62Y139 SLICE_X62Y140 SLICE_X62Y141 SLICE_X62Y142 SLICE_X62Y96 SLICE_X62Y97 SLICE_X62Y98 SLICE_X62Y99 SLICE_X63Y100 SLICE_X63Y101 SLICE_X63Y102 SLICE_X63Y103 SLICE_X63Y104 SLICE_X63Y105 SLICE_X63Y106 SLICE_X63Y107 SLICE_X63Y108 SLICE_X63Y109 SLICE_X63Y110 SLICE_X63Y111 SLICE_X63Y112 SLICE_X63Y113 SLICE_X63Y114 SLICE_X63Y115 SLICE_X63Y116 SLICE_X63Y117 SLICE_X63Y118 SLICE_X63Y119 SLICE_X63Y120 SLICE_X63Y121 SLICE_X63Y122 SLICE_X63Y123 SLICE_X63Y124 SLICE_X63Y125 SLICE_X63Y126 SLICE_X63Y127 SLICE_X63Y128 SLICE_X63Y129 SLICE_X63Y130 SLICE_X63Y131 SLICE_X63Y132 SLICE_X63Y133 SLICE_X63Y134 SLICE_X63Y135 SLICE_X63Y136 SLICE_X63Y137 SLICE_X63Y138 SLICE_X63Y139 SLICE_X63Y140 SLICE_X63Y141 SLICE_X63Y142 SLICE_X63Y96 SLICE_X63Y97 SLICE_X63Y98 SLICE_X63Y99 SLICE_X64Y100 SLICE_X64Y101 SLICE_X64Y102 SLICE_X64Y103 SLICE_X64Y104 SLICE_X64Y105 SLICE_X64Y106 SLICE_X64Y107 SLICE_X64Y108 SLICE_X64Y109 SLICE_X64Y110 SLICE_X64Y111 SLICE_X64Y112 SLICE_X64Y113 SLICE_X64Y114 SLICE_X64Y115 SLICE_X64Y116 SLICE_X64Y117 SLICE_X64Y118 SLICE_X64Y119 SLICE_X64Y120 SLICE_X64Y121 SLICE_X64Y122 SLICE_X64Y123 SLICE_X64Y124 SLICE_X64Y125 SLICE_X64Y126 SLICE_X64Y127 SLICE_X64Y128 SLICE_X64Y129 SLICE_X64Y130 SLICE_X64Y131 SLICE_X64Y132 SLICE_X64Y133 SLICE_X64Y134 SLICE_X64Y135 SLICE_X64Y136 SLICE_X64Y137 SLICE_X64Y138 SLICE_X64Y139 SLICE_X64Y140 SLICE_X64Y141 SLICE_X64Y142 SLICE_X64Y96 SLICE_X64Y97 SLICE_X64Y98 SLICE_X64Y99 SLICE_X65Y100 SLICE_X65Y101 SLICE_X65Y102 SLICE_X65Y103 SLICE_X65Y104 SLICE_X65Y105 SLICE_X65Y106 SLICE_X65Y107 SLICE_X65Y108 SLICE_X65Y109 SLICE_X65Y110 SLICE_X65Y111 SLICE_X65Y112 SLICE_X65Y113 SLICE_X65Y114 SLICE_X65Y115 SLICE_X65Y116 SLICE_X65Y117 SLICE_X65Y118 SLICE_X65Y119 SLICE_X65Y120 SLICE_X65Y121 SLICE_X65Y122 SLICE_X65Y123 SLICE_X65Y124 SLICE_X65Y125 SLICE_X65Y126 SLICE_X65Y127 SLICE_X65Y128 SLICE_X65Y129 SLICE_X65Y130 SLICE_X65Y131 SLICE_X65Y132 SLICE_X65Y133 SLICE_X65Y134 SLICE_X65Y135 SLICE_X65Y136 SLICE_X65Y137 SLICE_X65Y138 SLICE_X65Y139 SLICE_X65Y140 SLICE_X65Y141 SLICE_X65Y142 SLICE_X65Y96 SLICE_X65Y97 SLICE_X65Y98 SLICE_X65Y99 SLICE_X66Y100 SLICE_X66Y101 SLICE_X66Y102 SLICE_X66Y103 SLICE_X66Y104 SLICE_X66Y105 SLICE_X66Y106 SLICE_X66Y107 SLICE_X66Y108 SLICE_X66Y109 SLICE_X66Y110 SLICE_X66Y111 SLICE_X66Y112 SLICE_X66Y113 SLICE_X66Y114 SLICE_X66Y115 SLICE_X66Y116 SLICE_X66Y117 SLICE_X66Y118 SLICE_X66Y119 SLICE_X66Y120 SLICE_X66Y121 SLICE_X66Y122 SLICE_X66Y123 SLICE_X66Y124 SLICE_X66Y125 SLICE_X66Y126 SLICE_X66Y127 SLICE_X66Y128 SLICE_X66Y129 SLICE_X66Y130 SLICE_X66Y131 SLICE_X66Y132 SLICE_X66Y133 SLICE_X66Y134 SLICE_X66Y135 SLICE_X66Y136 SLICE_X66Y137 SLICE_X66Y138 SLICE_X66Y139 SLICE_X66Y140 SLICE_X66Y141 SLICE_X66Y142 SLICE_X66Y96 SLICE_X66Y97 SLICE_X66Y98 SLICE_X66Y99 SLICE_X67Y100 SLICE_X67Y101 SLICE_X67Y102 SLICE_X67Y103 SLICE_X67Y104 SLICE_X67Y105 SLICE_X67Y106 SLICE_X67Y107 SLICE_X67Y108 SLICE_X67Y109 SLICE_X67Y110 SLICE_X67Y111 SLICE_X67Y112 SLICE_X67Y113 SLICE_X67Y114 SLICE_X67Y115 SLICE_X67Y116 SLICE_X67Y117 SLICE_X67Y118 SLICE_X67Y119 SLICE_X67Y120 SLICE_X67Y121 SLICE_X67Y122 SLICE_X67Y123 SLICE_X67Y124 SLICE_X67Y125 SLICE_X67Y126 SLICE_X67Y127 SLICE_X67Y128 SLICE_X67Y129 SLICE_X67Y130 SLICE_X67Y131 SLICE_X67Y132 SLICE_X67Y133 SLICE_X67Y134 SLICE_X67Y135 SLICE_X67Y136 SLICE_X67Y137 SLICE_X67Y138 SLICE_X67Y139 SLICE_X67Y140 SLICE_X67Y141 SLICE_X67Y142 SLICE_X67Y96 SLICE_X67Y97 SLICE_X67Y98 SLICE_X67Y99 SLICE_X68Y100 SLICE_X68Y101 SLICE_X68Y102 SLICE_X68Y103 SLICE_X68Y104 SLICE_X68Y105 SLICE_X68Y106 SLICE_X68Y107 SLICE_X68Y108 SLICE_X68Y109 SLICE_X68Y110 SLICE_X68Y111 SLICE_X68Y112 SLICE_X68Y113 SLICE_X68Y114 SLICE_X68Y115 SLICE_X68Y116 SLICE_X68Y117 SLICE_X68Y118 SLICE_X68Y119 SLICE_X68Y120 SLICE_X68Y121 SLICE_X68Y122 SLICE_X68Y123 SLICE_X68Y124 SLICE_X68Y125 SLICE_X68Y126 SLICE_X68Y127 SLICE_X68Y128 SLICE_X68Y129 SLICE_X68Y130 SLICE_X68Y131 SLICE_X68Y132 SLICE_X68Y133 SLICE_X68Y134 SLICE_X68Y135 SLICE_X68Y136 SLICE_X68Y137 SLICE_X68Y138 SLICE_X68Y139 SLICE_X68Y140 SLICE_X68Y141 SLICE_X68Y142 SLICE_X68Y96 SLICE_X68Y97 SLICE_X68Y98 SLICE_X68Y99 SLICE_X69Y100 SLICE_X69Y101 SLICE_X69Y102 SLICE_X69Y103 SLICE_X69Y104 SLICE_X69Y105 SLICE_X69Y106 SLICE_X69Y107 SLICE_X69Y108 SLICE_X69Y109 SLICE_X69Y110 SLICE_X69Y111 SLICE_X69Y112 SLICE_X69Y113 SLICE_X69Y114 SLICE_X69Y115 SLICE_X69Y116 SLICE_X69Y117 SLICE_X69Y118 SLICE_X69Y119 SLICE_X69Y120 SLICE_X69Y121 SLICE_X69Y122 SLICE_X69Y123 SLICE_X69Y124 SLICE_X69Y125 SLICE_X69Y126 SLICE_X69Y127 SLICE_X69Y128 SLICE_X69Y129 SLICE_X69Y130 SLICE_X69Y131 SLICE_X69Y132 SLICE_X69Y133 SLICE_X69Y134 SLICE_X69Y135 SLICE_X69Y136 SLICE_X69Y137 SLICE_X69Y138 SLICE_X69Y139 SLICE_X69Y140 SLICE_X69Y141 SLICE_X69Y142 SLICE_X69Y96 SLICE_X69Y97 SLICE_X69Y98 SLICE_X69Y99 SLICE_X70Y100 SLICE_X70Y101 SLICE_X70Y102 SLICE_X70Y103 SLICE_X70Y104 SLICE_X70Y105 SLICE_X70Y106 SLICE_X70Y107 SLICE_X70Y108 SLICE_X70Y109 SLICE_X70Y110 SLICE_X70Y111 SLICE_X70Y112 SLICE_X70Y113 SLICE_X70Y114 SLICE_X70Y115 SLICE_X70Y116 SLICE_X70Y117 SLICE_X70Y118 SLICE_X70Y119 SLICE_X70Y120 SLICE_X70Y121 SLICE_X70Y122 SLICE_X70Y123 SLICE_X70Y124 SLICE_X70Y125 SLICE_X70Y126 SLICE_X70Y127 SLICE_X70Y128 SLICE_X70Y129 SLICE_X70Y130 SLICE_X70Y131 SLICE_X70Y132 SLICE_X70Y133 SLICE_X70Y134 SLICE_X70Y135 SLICE_X70Y136 SLICE_X70Y137 SLICE_X70Y138 SLICE_X70Y139 SLICE_X70Y140 SLICE_X70Y141 SLICE_X70Y142 SLICE_X70Y96 SLICE_X70Y97 SLICE_X70Y98 SLICE_X70Y99 SLICE_X71Y100 SLICE_X71Y101 SLICE_X71Y102 SLICE_X71Y103 SLICE_X71Y104 SLICE_X71Y105 SLICE_X71Y106 SLICE_X71Y107 SLICE_X71Y108 SLICE_X71Y109 SLICE_X71Y110 SLICE_X71Y111 SLICE_X71Y112 SLICE_X71Y113 SLICE_X71Y114 SLICE_X71Y115 SLICE_X71Y116 SLICE_X71Y117 SLICE_X71Y118 SLICE_X71Y119 SLICE_X71Y120 SLICE_X71Y121 SLICE_X71Y122 SLICE_X71Y123 SLICE_X71Y124 SLICE_X71Y125 SLICE_X71Y126 SLICE_X71Y127 SLICE_X71Y128 SLICE_X71Y129 SLICE_X71Y130 SLICE_X71Y131 SLICE_X71Y132 SLICE_X71Y133 SLICE_X71Y134 SLICE_X71Y135 SLICE_X71Y136 SLICE_X71Y137 SLICE_X71Y138 SLICE_X71Y139 SLICE_X71Y140 SLICE_X71Y141 SLICE_X71Y142 SLICE_X71Y96 SLICE_X71Y97 SLICE_X71Y98 SLICE_X71Y99 SLICE_X72Y100 SLICE_X72Y101 SLICE_X72Y102 SLICE_X72Y103 SLICE_X72Y104 SLICE_X72Y105 SLICE_X72Y106 SLICE_X72Y107 SLICE_X72Y108 SLICE_X72Y109 SLICE_X72Y110 SLICE_X72Y111 SLICE_X72Y112 SLICE_X72Y113 SLICE_X72Y114 SLICE_X72Y115 SLICE_X72Y116 SLICE_X72Y117 SLICE_X72Y118 SLICE_X72Y119 SLICE_X72Y120 SLICE_X72Y121 SLICE_X72Y122 SLICE_X72Y123 SLICE_X72Y124 SLICE_X72Y125 SLICE_X72Y126 SLICE_X72Y127 SLICE_X72Y128 SLICE_X72Y129 SLICE_X72Y130 SLICE_X72Y131 SLICE_X72Y132 SLICE_X72Y133 SLICE_X72Y134 SLICE_X72Y135 SLICE_X72Y136 SLICE_X72Y137 SLICE_X72Y138 SLICE_X72Y139 SLICE_X72Y140 SLICE_X72Y141 SLICE_X72Y142 SLICE_X72Y96 SLICE_X72Y97 SLICE_X72Y98 SLICE_X72Y99 SLICE_X73Y100 SLICE_X73Y101 SLICE_X73Y102 SLICE_X73Y103 SLICE_X73Y104 SLICE_X73Y105 SLICE_X73Y106 SLICE_X73Y107 SLICE_X73Y108 SLICE_X73Y109 SLICE_X73Y110 SLICE_X73Y111 SLICE_X73Y112 SLICE_X73Y113 SLICE_X73Y114 SLICE_X73Y115 SLICE_X73Y116 SLICE_X73Y117 SLICE_X73Y118 SLICE_X73Y119 SLICE_X73Y120 SLICE_X73Y121 SLICE_X73Y122 SLICE_X73Y123 SLICE_X73Y124 SLICE_X73Y125 SLICE_X73Y126 SLICE_X73Y127 SLICE_X73Y128 SLICE_X73Y129 SLICE_X73Y130 SLICE_X73Y131 SLICE_X73Y132 SLICE_X73Y133 SLICE_X73Y134 SLICE_X73Y135 SLICE_X73Y136 SLICE_X73Y137 SLICE_X73Y138 SLICE_X73Y139 SLICE_X73Y140 SLICE_X73Y141 SLICE_X73Y142 SLICE_X73Y96 SLICE_X73Y97 SLICE_X73Y98 SLICE_X73Y99 SLICE_X74Y100 SLICE_X74Y101 SLICE_X74Y102 SLICE_X74Y103 SLICE_X74Y104 SLICE_X74Y105 SLICE_X74Y106 SLICE_X74Y107 SLICE_X74Y108 SLICE_X74Y109 SLICE_X74Y110 SLICE_X74Y111 SLICE_X74Y112 SLICE_X74Y113 SLICE_X74Y114 SLICE_X74Y115 SLICE_X74Y116 SLICE_X74Y117 SLICE_X74Y118 SLICE_X74Y119 SLICE_X74Y120 SLICE_X74Y121 SLICE_X74Y122 SLICE_X74Y123 SLICE_X74Y124 SLICE_X74Y125 SLICE_X74Y126 SLICE_X74Y127 SLICE_X74Y128 SLICE_X74Y129 SLICE_X74Y130 SLICE_X74Y131 SLICE_X74Y132 SLICE_X74Y133 SLICE_X74Y134 SLICE_X74Y135 SLICE_X74Y136 SLICE_X74Y137 SLICE_X74Y138 SLICE_X74Y139 SLICE_X74Y140 SLICE_X74Y141 SLICE_X74Y142 SLICE_X74Y96 SLICE_X74Y97 SLICE_X74Y98 SLICE_X74Y99 SLICE_X75Y100 SLICE_X75Y101 SLICE_X75Y102 SLICE_X75Y103 SLICE_X75Y104 SLICE_X75Y105 SLICE_X75Y106 SLICE_X75Y107 SLICE_X75Y108 SLICE_X75Y109 SLICE_X75Y110 SLICE_X75Y111 SLICE_X75Y112 SLICE_X75Y113 SLICE_X75Y114 SLICE_X75Y115 SLICE_X75Y116 SLICE_X75Y117 SLICE_X75Y118 SLICE_X75Y119 SLICE_X75Y120 SLICE_X75Y121 SLICE_X75Y122 SLICE_X75Y123 SLICE_X75Y124 SLICE_X75Y125 SLICE_X75Y126 SLICE_X75Y127 SLICE_X75Y128 SLICE_X75Y129 SLICE_X75Y130 SLICE_X75Y131 SLICE_X75Y132 SLICE_X75Y133 SLICE_X75Y134 SLICE_X75Y135 SLICE_X75Y136 SLICE_X75Y137 SLICE_X75Y138 SLICE_X75Y139 SLICE_X75Y140 SLICE_X75Y141 SLICE_X75Y142 SLICE_X75Y96 SLICE_X75Y97 SLICE_X75Y98 SLICE_X75Y99 SLICE_X76Y100 SLICE_X76Y101 SLICE_X76Y102 SLICE_X76Y103 SLICE_X76Y104 SLICE_X76Y105 SLICE_X76Y106 SLICE_X76Y107 SLICE_X76Y108 SLICE_X76Y109 SLICE_X76Y110 SLICE_X76Y111 SLICE_X76Y112 SLICE_X76Y113 SLICE_X76Y114 SLICE_X76Y115 SLICE_X76Y116 SLICE_X76Y117 SLICE_X76Y118 SLICE_X76Y119 SLICE_X76Y120 SLICE_X76Y121 SLICE_X76Y122 SLICE_X76Y123 SLICE_X76Y124 SLICE_X76Y125 SLICE_X76Y126 SLICE_X76Y127 SLICE_X76Y128 SLICE_X76Y129 SLICE_X76Y130 SLICE_X76Y131 SLICE_X76Y132 SLICE_X76Y133 SLICE_X76Y134 SLICE_X76Y135 SLICE_X76Y136 SLICE_X76Y137 SLICE_X76Y138 SLICE_X76Y139 SLICE_X76Y140 SLICE_X76Y141 SLICE_X76Y142 SLICE_X76Y96 SLICE_X76Y97 SLICE_X76Y98 SLICE_X76Y99 SLICE_X77Y100 SLICE_X77Y101 SLICE_X77Y102 SLICE_X77Y103 SLICE_X77Y104 SLICE_X77Y105 SLICE_X77Y106 SLICE_X77Y107 SLICE_X77Y108 SLICE_X77Y109 SLICE_X77Y110 SLICE_X77Y111 SLICE_X77Y112 SLICE_X77Y113 SLICE_X77Y114 SLICE_X77Y115 SLICE_X77Y116 SLICE_X77Y117 SLICE_X77Y118 SLICE_X77Y119 SLICE_X77Y120 SLICE_X77Y121 SLICE_X77Y122 SLICE_X77Y123 SLICE_X77Y124 SLICE_X77Y125 SLICE_X77Y126 SLICE_X77Y127 SLICE_X77Y128 SLICE_X77Y129 SLICE_X77Y130 SLICE_X77Y131 SLICE_X77Y132 SLICE_X77Y133 SLICE_X77Y134 SLICE_X77Y135 SLICE_X77Y136 SLICE_X77Y137 SLICE_X77Y138 SLICE_X77Y139 SLICE_X77Y140 SLICE_X77Y141 SLICE_X77Y142 SLICE_X77Y96 SLICE_X77Y97 SLICE_X77Y98 SLICE_X77Y99

####################################################
# Cells
ACK_O_INST_0 - 
nets: {ACK_O ACK_O_INST_0/O}, {STB_I ACK_O_INST_0/I0}, {CYC_I ACK_O_INST_0/I1}, {SEL_I[1] ACK_O_INST_0/I2}, {SEL_I[3] ACK_O_INST_0/I3}, {SEL_I[2] ACK_O_INST_0/I4}, {SEL_I[0] ACK_O_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X64Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ADR_O[10]_INST_0 - 
nets: {ADR_O[10] ADR_O[10]_INST_0/O}, {u2/WB_block.vmemA_reg[10] ADR_O[10]_INST_0/I0}, {u2/vmem_acc ADR_O[10]_INST_0/I1}, {stat_acmp ADR_O[10]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[11]_INST_0 - 
nets: {ADR_O[11] ADR_O[11]_INST_0/O}, {u2/WB_block.vmemA_reg[11] ADR_O[11]_INST_0/I0}, {u2/vmem_acc ADR_O[11]_INST_0/I1}, {CBAR[11] ADR_O[11]_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[12]_INST_0 - 
nets: {ADR_O[12] ADR_O[12]_INST_0/O}, {u2/WB_block.vmemA_reg[12] ADR_O[12]_INST_0/I0}, {u2/vmem_acc ADR_O[12]_INST_0/I1}, {CBAR[12] ADR_O[12]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X72Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[13]_INST_0 - 
nets: {ADR_O[13] ADR_O[13]_INST_0/O}, {u2/WB_block.vmemA_reg[13] ADR_O[13]_INST_0/I0}, {u2/vmem_acc ADR_O[13]_INST_0/I1}, {CBAR[13] ADR_O[13]_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X72Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[14]_INST_0 - 
nets: {ADR_O[14] ADR_O[14]_INST_0/O}, {u2/WB_block.vmemA_reg[14] ADR_O[14]_INST_0/I0}, {u2/vmem_acc ADR_O[14]_INST_0/I1}, {CBAR[14] ADR_O[14]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[15]_INST_0 - 
nets: {ADR_O[15] ADR_O[15]_INST_0/O}, {u2/WB_block.vmemA_reg[15] ADR_O[15]_INST_0/I0}, {u2/vmem_acc ADR_O[15]_INST_0/I1}, {CBAR[15] ADR_O[15]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[16]_INST_0 - 
nets: {ADR_O[16] ADR_O[16]_INST_0/O}, {u2/WB_block.vmemA_reg[16] ADR_O[16]_INST_0/I0}, {u2/vmem_acc ADR_O[16]_INST_0/I1}, {CBAR[16] ADR_O[16]_INST_0/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[17]_INST_0 - 
nets: {ADR_O[17] ADR_O[17]_INST_0/O}, {u2/WB_block.vmemA_reg[17] ADR_O[17]_INST_0/I0}, {u2/vmem_acc ADR_O[17]_INST_0/I1}, {CBAR[17] ADR_O[17]_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X72Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[18]_INST_0 - 
nets: {ADR_O[18] ADR_O[18]_INST_0/O}, {u2/WB_block.vmemA_reg[18] ADR_O[18]_INST_0/I0}, {u2/vmem_acc ADR_O[18]_INST_0/I1}, {CBAR[18] ADR_O[18]_INST_0/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[19]_INST_0 - 
nets: {ADR_O[19] ADR_O[19]_INST_0/O}, {u2/WB_block.vmemA_reg[19] ADR_O[19]_INST_0/I0}, {u2/vmem_acc ADR_O[19]_INST_0/I1}, {CBAR[19] ADR_O[19]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[20]_INST_0 - 
nets: {ADR_O[20] ADR_O[20]_INST_0/O}, {u2/WB_block.vmemA_reg[20] ADR_O[20]_INST_0/I0}, {u2/vmem_acc ADR_O[20]_INST_0/I1}, {CBAR[20] ADR_O[20]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[21]_INST_0 - 
nets: {ADR_O[21] ADR_O[21]_INST_0/O}, {u2/WB_block.vmemA_reg[21] ADR_O[21]_INST_0/I0}, {u2/vmem_acc ADR_O[21]_INST_0/I1}, {CBAR[21] ADR_O[21]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X71Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[22]_INST_0 - 
nets: {ADR_O[22] ADR_O[22]_INST_0/O}, {u2/WB_block.vmemA_reg[22] ADR_O[22]_INST_0/I0}, {u2/vmem_acc ADR_O[22]_INST_0/I1}, {CBAR[22] ADR_O[22]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[23]_INST_0 - 
nets: {ADR_O[23] ADR_O[23]_INST_0/O}, {u2/WB_block.vmemA_reg[23] ADR_O[23]_INST_0/I0}, {u2/vmem_acc ADR_O[23]_INST_0/I1}, {CBAR[23] ADR_O[23]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X71Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[24]_INST_0 - 
nets: {ADR_O[24] ADR_O[24]_INST_0/O}, {u2/WB_block.vmemA_reg[24] ADR_O[24]_INST_0/I0}, {u2/vmem_acc ADR_O[24]_INST_0/I1}, {CBAR[24] ADR_O[24]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X71Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[25]_INST_0 - 
nets: {ADR_O[25] ADR_O[25]_INST_0/O}, {u2/WB_block.vmemA_reg[25] ADR_O[25]_INST_0/I0}, {u2/vmem_acc ADR_O[25]_INST_0/I1}, {CBAR[25] ADR_O[25]_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[26]_INST_0 - 
nets: {ADR_O[26] ADR_O[26]_INST_0/O}, {u2/WB_block.vmemA_reg[26] ADR_O[26]_INST_0/I0}, {u2/vmem_acc ADR_O[26]_INST_0/I1}, {CBAR[26] ADR_O[26]_INST_0/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X70Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[27]_INST_0 - 
nets: {ADR_O[27] ADR_O[27]_INST_0/O}, {u2/WB_block.vmemA_reg[27] ADR_O[27]_INST_0/I0}, {u2/vmem_acc ADR_O[27]_INST_0/I1}, {CBAR[27] ADR_O[27]_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X71Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[28]_INST_0 - 
nets: {ADR_O[28] ADR_O[28]_INST_0/O}, {u2/WB_block.vmemA_reg[28] ADR_O[28]_INST_0/I0}, {u2/vmem_acc ADR_O[28]_INST_0/I1}, {CBAR[28] ADR_O[28]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[29]_INST_0 - 
nets: {ADR_O[29] ADR_O[29]_INST_0/O}, {u2/WB_block.vmemA_reg[29] ADR_O[29]_INST_0/I0}, {u2/vmem_acc ADR_O[29]_INST_0/I1}, {CBAR[29] ADR_O[29]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[2]_INST_0 - 
nets: {ADR_O[2] ADR_O[2]_INST_0/O}, {u2/WB_block.vmemA_reg[2] ADR_O[2]_INST_0/I0}, {u2/vmem_acc ADR_O[2]_INST_0/I1}, {u2/clut_offs[0] ADR_O[2]_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[2]_INST_0_i_1 - 
nets: {u2/clut_offs[0] ADR_O[2]_INST_0_i_1/O}, {u2/color_proc/p_2_in[0] ADR_O[2]_INST_0_i_1/I0}, {u2/color_proc/DataBuffer_reg_n_0_[8] ADR_O[2]_INST_0_i_1/I1}, {u2/colcnt[0] ADR_O[2]_INST_0_i_1/I2}, {u2/color_proc/p_0_in[0] ADR_O[2]_INST_0_i_1/I3}, {u2/colcnt[1] ADR_O[2]_INST_0_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[0] ADR_O[2]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ADR_O[30]_INST_0 - 
nets: {ADR_O[30] ADR_O[30]_INST_0/O}, {u2/WB_block.vmemA_reg[30] ADR_O[30]_INST_0/I0}, {u2/vmem_acc ADR_O[30]_INST_0/I1}, {CBAR[30] ADR_O[30]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[31]_INST_0 - 
nets: {ADR_O[31] ADR_O[31]_INST_0/O}, {u2/WB_block.vmemA_reg[31] ADR_O[31]_INST_0/I0}, {u2/vmem_acc ADR_O[31]_INST_0/I1}, {CBAR[31] ADR_O[31]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[3]_INST_0 - 
nets: {ADR_O[3] ADR_O[3]_INST_0/O}, {u2/WB_block.vmemA_reg[3] ADR_O[3]_INST_0/I0}, {u2/vmem_acc ADR_O[3]_INST_0/I1}, {u2/clut_offs[1] ADR_O[3]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[3]_INST_0_i_1 - 
nets: {u2/clut_offs[1] ADR_O[3]_INST_0_i_1/O}, {u2/color_proc/p_2_in[1] ADR_O[3]_INST_0_i_1/I0}, {u2/color_proc/DataBuffer_reg_n_0_[9] ADR_O[3]_INST_0_i_1/I1}, {u2/colcnt[0] ADR_O[3]_INST_0_i_1/I2}, {u2/color_proc/p_0_in[1] ADR_O[3]_INST_0_i_1/I3}, {u2/colcnt[1] ADR_O[3]_INST_0_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[1] ADR_O[3]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ADR_O[4]_INST_0 - 
nets: {ADR_O[4] ADR_O[4]_INST_0/O}, {u2/WB_block.vmemA_reg[4] ADR_O[4]_INST_0/I0}, {u2/vmem_acc ADR_O[4]_INST_0/I1}, {u2/clut_offs[2] ADR_O[4]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[4]_INST_0_i_1 - 
nets: {u2/clut_offs[2] ADR_O[4]_INST_0_i_1/O}, {u2/color_proc/p_2_in[2] ADR_O[4]_INST_0_i_1/I0}, {u2/color_proc/DataBuffer_reg_n_0_[10] ADR_O[4]_INST_0_i_1/I1}, {u2/colcnt[0] ADR_O[4]_INST_0_i_1/I2}, {u2/color_proc/p_0_in[2] ADR_O[4]_INST_0_i_1/I3}, {u2/colcnt[1] ADR_O[4]_INST_0_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[2] ADR_O[4]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ADR_O[5]_INST_0 - 
nets: {ADR_O[5] ADR_O[5]_INST_0/O}, {u2/WB_block.vmemA_reg[5] ADR_O[5]_INST_0/I0}, {u2/vmem_acc ADR_O[5]_INST_0/I1}, {u2/clut_offs[3] ADR_O[5]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[5]_INST_0_i_1 - 
nets: {u2/clut_offs[3] ADR_O[5]_INST_0_i_1/O}, {u2/color_proc/p_2_in[3] ADR_O[5]_INST_0_i_1/I0}, {u2/color_proc/p_3_in[3] ADR_O[5]_INST_0_i_1/I1}, {u2/colcnt[0] ADR_O[5]_INST_0_i_1/I2}, {u2/color_proc/p_0_in[3] ADR_O[5]_INST_0_i_1/I3}, {u2/colcnt[1] ADR_O[5]_INST_0_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[3] ADR_O[5]_INST_0_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ADR_O[6]_INST_0 - 
nets: {ADR_O[6] ADR_O[6]_INST_0/O}, {u2/WB_block.vmemA_reg[6] ADR_O[6]_INST_0/I0}, {u2/vmem_acc ADR_O[6]_INST_0/I1}, {u2/clut_offs[4] ADR_O[6]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[6]_INST_0_i_1 - 
nets: {u2/clut_offs[4] ADR_O[6]_INST_0_i_1/O}, {u2/color_proc/p_2_in[4] ADR_O[6]_INST_0_i_1/I0}, {u2/color_proc/p_3_in[4] ADR_O[6]_INST_0_i_1/I1}, {u2/colcnt[0] ADR_O[6]_INST_0_i_1/I2}, {u2/color_proc/p_0_in[4] ADR_O[6]_INST_0_i_1/I3}, {u2/colcnt[1] ADR_O[6]_INST_0_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[4] ADR_O[6]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ADR_O[7]_INST_0 - 
nets: {ADR_O[7] ADR_O[7]_INST_0/O}, {u2/WB_block.vmemA_reg[7] ADR_O[7]_INST_0/I0}, {u2/vmem_acc ADR_O[7]_INST_0/I1}, {u2/clut_offs[5] ADR_O[7]_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[7]_INST_0_i_1 - 
nets: {u2/clut_offs[5] ADR_O[7]_INST_0_i_1/O}, {u2/color_proc/p_2_in[5] ADR_O[7]_INST_0_i_1/I0}, {u2/color_proc/p_3_in[5] ADR_O[7]_INST_0_i_1/I1}, {u2/colcnt[0] ADR_O[7]_INST_0_i_1/I2}, {u2/color_proc/p_0_in[5] ADR_O[7]_INST_0_i_1/I3}, {u2/colcnt[1] ADR_O[7]_INST_0_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[5] ADR_O[7]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ADR_O[8]_INST_0 - 
nets: {ADR_O[8] ADR_O[8]_INST_0/O}, {u2/WB_block.vmemA_reg[8] ADR_O[8]_INST_0/I0}, {u2/vmem_acc ADR_O[8]_INST_0/I1}, {u2/clut_offs[6] ADR_O[8]_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[8]_INST_0_i_1 - 
nets: {u2/clut_offs[6] ADR_O[8]_INST_0_i_1/O}, {u2/color_proc/p_2_in[6] ADR_O[8]_INST_0_i_1/I0}, {u2/color_proc/p_3_in[6] ADR_O[8]_INST_0_i_1/I1}, {u2/colcnt[0] ADR_O[8]_INST_0_i_1/I2}, {u2/color_proc/p_0_in[6] ADR_O[8]_INST_0_i_1/I3}, {u2/colcnt[1] ADR_O[8]_INST_0_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[6] ADR_O[8]_INST_0_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ADR_O[9]_INST_0 - 
nets: {ADR_O[9] ADR_O[9]_INST_0/O}, {u2/WB_block.vmemA_reg[9] ADR_O[9]_INST_0/I0}, {u2/vmem_acc ADR_O[9]_INST_0/I1}, {u2/clut_offs[7] ADR_O[9]_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ADR_O[9]_INST_0_i_1 - 
nets: {u2/clut_offs[7] ADR_O[9]_INST_0_i_1/O}, {u2/color_proc/p_2_in[7] ADR_O[9]_INST_0_i_1/I0}, {u2/color_proc/p_3_in[7] ADR_O[9]_INST_0_i_1/I1}, {u2/colcnt[0] ADR_O[9]_INST_0_i_1/I2}, {u2/color_proc/p_0_in[7] ADR_O[9]_INST_0_i_1/I3}, {u2/colcnt[1] ADR_O[9]_INST_0_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[7] ADR_O[9]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

BLANK_i_1 - 
nets: {BLANK_i_1_n_0 BLANK_i_1/O}, {ctrl_bl BLANK_i_1/I0}, {u3/tblk.vtgen/Gate BLANK_i_1/I1}, {u3/tblk.vtgen/Vgate BLANK_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h95, 
LOC: SLICE_X59Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

BLANK_reg - 
nets: {BLANK BLANK_reg/Q}, {PCLK BLANK_reg/C}, {<const1> BLANK_reg/CE}, {BLANK_i_1_n_0 BLANK_reg/D}, {<const0> BLANK_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

CBAR[31]_i_1 - 
nets: {CBAR[31]_i_1_n_0 CBAR[31]_i_1/O}, {RST_I CBAR[31]_i_1/I0}, {ADR_I[4] CBAR[31]_i_1/I1}, {ADR_I[2] CBAR[31]_i_1/I2}, {ADR_I[3] CBAR[31]_i_1/I3}, {ctrl[31]_i_3_n_0 CBAR[31]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEAAAAAAA, 
LOC: SLICE_X72Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

CSYNC_i_1 - 
nets: {icsync CSYNC_i_1/O}, {ctrl_csl CSYNC_i_1/I0}, {u3/tblk.vtgen/iVsync CSYNC_i_1/I1}, {u3/tblk.vtgen/iHsync CSYNC_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h56, 
LOC: SLICE_X70Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

CSYNC_reg - 
nets: {CSYNC CSYNC_reg/Q}, {PCLK CSYNC_reg/C}, {<const1> CSYNC_reg/CE}, {icsync CSYNC_reg/D}, {<const0> CSYNC_reg/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

ERR_O_INST_0 - 
nets: {ERR_O ERR_O_INST_0/O}, {SEL_I[0] ERR_O_INST_0/I0}, {SEL_I[2] ERR_O_INST_0/I1}, {SEL_I[3] ERR_O_INST_0/I2}, {SEL_I[1] ERR_O_INST_0/I3}, {CYC_I ERR_O_INST_0/I4}, {STB_I ERR_O_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h7FFF000000000000, 
LOC: SLICE_X64Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_statemachine.c_state[0]_i_1 - 
nets: {FSM_sequential_statemachine.c_state[0]_i_1_n_0 FSM_sequential_statemachine.c_state[0]_i_1/O}, {FSM_sequential_statemachine.c_state[0]_i_2_n_0 FSM_sequential_statemachine.c_state[0]_i_1/I0}, {FSM_sequential_statemachine.c_state[0]_i_3_n_0 FSM_sequential_statemachine.c_state[0]_i_1/I1}, {ctrl_pc FSM_sequential_statemachine.c_state[0]_i_1/I2}, {ctrl_cd[0] FSM_sequential_statemachine.c_state[0]_i_1/I3}, {FSM_sequential_statemachine.c_state[2]_i_6_n_0 FSM_sequential_statemachine.c_state[0]_i_1/I4}, {u2/color_proc/c_state[0] FSM_sequential_statemachine.c_state[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAAAEFFFFAAAE0000, 
LOC: SLICE_X65Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_statemachine.c_state[0]_i_2 - 
nets: {FSM_sequential_statemachine.c_state[0]_i_2_n_0 FSM_sequential_statemachine.c_state[0]_i_2/O}, {u2/color_proc/c_state[1] FSM_sequential_statemachine.c_state[0]_i_2/I0}, {u2/colcnt[0] FSM_sequential_statemachine.c_state[0]_i_2/I1}, {u2/colcnt[1] FSM_sequential_statemachine.c_state[0]_i_2/I2}, {ctrl_cd[1] FSM_sequential_statemachine.c_state[0]_i_2/I3}, {u2/color_proc/c_state[0] FSM_sequential_statemachine.c_state[0]_i_2/I4}, {u2/color_proc/c_state[2] FSM_sequential_statemachine.c_state[0]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h040404045500FFFF, 
LOC: SLICE_X65Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_statemachine.c_state[0]_i_3 - 
nets: {FSM_sequential_statemachine.c_state[0]_i_3_n_0 FSM_sequential_statemachine.c_state[0]_i_3/O}, {u2/color_proc/c_state[1] FSM_sequential_statemachine.c_state[0]_i_3/I0}, {u2/color_proc/c_state[2] FSM_sequential_statemachine.c_state[0]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X64Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

FSM_sequential_statemachine.c_state[1]_i_1 - 
nets: {FSM_sequential_statemachine.c_state[1]_i_1_n_0 FSM_sequential_statemachine.c_state[1]_i_1/O}, {u2/color_proc/c_state[1] FSM_sequential_statemachine.c_state[1]_i_1/I0}, {u2/color_proc/c_state[2] FSM_sequential_statemachine.c_state[1]_i_1/I1}, {u2/color_proc/c_state[0] FSM_sequential_statemachine.c_state[1]_i_1/I2}, {ctrl_cd[1] FSM_sequential_statemachine.c_state[1]_i_1/I3}, {FSM_sequential_statemachine.c_state[2]_i_6_n_0 FSM_sequential_statemachine.c_state[1]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h0212AAAA, 
LOC: SLICE_X65Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_statemachine.c_state[2]_i_1 - 
nets: {FSM_sequential_statemachine.c_state[2]_i_1_n_0 FSM_sequential_statemachine.c_state[2]_i_1/O}, {ctrl_ven FSM_sequential_statemachine.c_state[2]_i_1/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X60Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

FSM_sequential_statemachine.c_state[2]_i_2 - 
nets: {FSM_sequential_statemachine.c_state[2]_i_2_n_0 FSM_sequential_statemachine.c_state[2]_i_2/O}, {FSM_sequential_statemachine.c_state[2]_i_3_n_0 FSM_sequential_statemachine.c_state[2]_i_2/I0}, {FSM_sequential_statemachine.c_state[2]_i_4_n_0 FSM_sequential_statemachine.c_state[2]_i_2/I1}, {u2/color_proc/c_state[0] FSM_sequential_statemachine.c_state[2]_i_2/I2}, {u2/color_proc/RGBbuf_wreq1 FSM_sequential_statemachine.c_state[2]_i_2/I3}, {FSM_sequential_statemachine.c_state[2]_i_6_n_0 FSM_sequential_statemachine.c_state[2]_i_2/I4}, {u2/color_proc/c_state[2] FSM_sequential_statemachine.c_state[2]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAAEAFFFFAAEA0000, 
LOC: SLICE_X64Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_statemachine.c_state[2]_i_3 - 
nets: {FSM_sequential_statemachine.c_state[2]_i_3_n_0 FSM_sequential_statemachine.c_state[2]_i_3/O}, {FSM_sequential_statemachine.c_state[2]_i_7_n_0 FSM_sequential_statemachine.c_state[2]_i_3/I0}, {ctrl_cd[1] FSM_sequential_statemachine.c_state[2]_i_3/I1}, {u2/color_proc/c_state[1] FSM_sequential_statemachine.c_state[2]_i_3/I2}, {u2/color_proc/c_state[2] FSM_sequential_statemachine.c_state[2]_i_3/I3}, {u2/color_proc/c_state[0] FSM_sequential_statemachine.c_state[2]_i_3/I4}, {ctrl_cd[0] FSM_sequential_statemachine.c_state[2]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0A0C00000A0F0000, 
LOC: SLICE_X65Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_statemachine.c_state[2]_i_4 - 
nets: {FSM_sequential_statemachine.c_state[2]_i_4_n_0 FSM_sequential_statemachine.c_state[2]_i_4/O}, {u2/color_proc/c_state[1] FSM_sequential_statemachine.c_state[2]_i_4/I0}, {u2/color_proc/c_state[2] FSM_sequential_statemachine.c_state[2]_i_4/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X64Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

FSM_sequential_statemachine.c_state[2]_i_5 - 
nets: {u2/color_proc/RGBbuf_wreq1 FSM_sequential_statemachine.c_state[2]_i_5/O}, {u2/fill_RGBfifo FSM_sequential_statemachine.c_state[2]_i_5/I0}, {u2/RGB_buf/fifo_cnt_reg_n_0_[2] FSM_sequential_statemachine.c_state[2]_i_5/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

FSM_sequential_statemachine.c_state[2]_i_6 - 
nets: {FSM_sequential_statemachine.c_state[2]_i_6_n_0 FSM_sequential_statemachine.c_state[2]_i_6/O}, {FSM_sequential_statemachine.c_state[2]_i_8_n_0 FSM_sequential_statemachine.c_state[2]_i_6/I0}, {statemachine.pixel_buffer_rreq_i_2_n_0 FSM_sequential_statemachine.c_state[2]_i_6/I1}, {u2/color_proc/c_state[0] FSM_sequential_statemachine.c_state[2]_i_6/I2}, {u2/color_proc/c_state[1] FSM_sequential_statemachine.c_state[2]_i_6/I3}, {u2/color_proc/c_state[2] FSM_sequential_statemachine.c_state[2]_i_6/I4}, {FSM_sequential_statemachine.c_state[2]_i_9_n_0 FSM_sequential_statemachine.c_state[2]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFAAAAFEAAAAAAFE, 
LOC: SLICE_X63Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_statemachine.c_state[2]_i_7 - 
nets: {FSM_sequential_statemachine.c_state[2]_i_7_n_0 FSM_sequential_statemachine.c_state[2]_i_7/O}, {u2/colcnt[0] FSM_sequential_statemachine.c_state[2]_i_7/I0}, {u2/colcnt[1] FSM_sequential_statemachine.c_state[2]_i_7/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

FSM_sequential_statemachine.c_state[2]_i_8 - 
nets: {FSM_sequential_statemachine.c_state[2]_i_8_n_0 FSM_sequential_statemachine.c_state[2]_i_8/O}, {u2/color_proc/c_state[2] FSM_sequential_statemachine.c_state[2]_i_8/I0}, {u2/color_proc/c_state[1] FSM_sequential_statemachine.c_state[2]_i_8/I1}, {u2/color_proc/c_state[0] FSM_sequential_statemachine.c_state[2]_i_8/I2}, {u2/colcnt[0] FSM_sequential_statemachine.c_state[2]_i_8/I3}, {u2/colcnt[1] FSM_sequential_statemachine.c_state[2]_i_8/I4}, {u2/color_proc/RGBbuf_wreq1 FSM_sequential_statemachine.c_state[2]_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h666666F600000000, 
LOC: SLICE_X63Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_statemachine.c_state[2]_i_9 - 
nets: {FSM_sequential_statemachine.c_state[2]_i_9_n_0 FSM_sequential_statemachine.c_state[2]_i_9/O}, {u2/colcnt[0] FSM_sequential_statemachine.c_state[2]_i_9/I0}, {u2/colcnt[1] FSM_sequential_statemachine.c_state[2]_i_9/I1}, {ACK_I FSM_sequential_statemachine.c_state[2]_i_9/I2}, {u2/clut_acc FSM_sequential_statemachine.c_state[2]_i_9/I3}, {u2/RGB_buf/fifo_cnt_reg_n_0_[2] FSM_sequential_statemachine.c_state[2]_i_9/I4}, {u2/fill_RGBfifo FSM_sequential_statemachine.c_state[2]_i_9/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000100000000000, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

HSYNC_i_1 - 
nets: {ihsync HSYNC_i_1/O}, {ctrl_hsl HSYNC_i_1/I0}, {u3/tblk.vtgen/iHsync HSYNC_i_1/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X70Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

HSYNC_reg - 
nets: {HSYNC HSYNC_reg/Q}, {PCLK HSYNC_reg/C}, {<const1> HSYNC_reg/CE}, {ihsync HSYNC_reg/D}, {<const0> HSYNC_reg/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

INTA_O_INST_0 - 
nets: {INTA_O INTA_O_INST_0/O}, {u1/HINT INTA_O_INST_0/I0}, {u1/ctrl_reg_n_0_[2] INTA_O_INST_0/I1}, {u1/VINT INTA_O_INST_0/I2}, {u1/VIE INTA_O_INST_0/I3}, {INTA_O_INST_0_i_1_n_0 INTA_O_INST_0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF888, 
LOC: SLICE_X69Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

INTA_O_INST_0_i_1 - 
nets: {INTA_O_INST_0_i_1_n_0 INTA_O_INST_0_i_1/O}, {u1/BSIE INTA_O_INST_0_i_1/I0}, {u1/BSINT INTA_O_INST_0_i_1/I1}, {u1/LUINT INTA_O_INST_0_i_1/I2}, {u1/stat_reg_n_0_[0] INTA_O_INST_0_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFF8, 
LOC: SLICE_X68Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ImDone0_carry__0_i_1 - 
nets: {ImDone0_carry__0_i_1_n_0 ImDone0_carry__0_i_1/O}, {u2/hgate_cnt[8] ImDone0_carry__0_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry__0_i_2 - 
nets: {ImDone0_carry__0_i_2_n_0 ImDone0_carry__0_i_2/O}, {u2/hgate_cnt[7] ImDone0_carry__0_i_2/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry__0_i_3 - 
nets: {ImDone0_carry__0_i_3_n_0 ImDone0_carry__0_i_3/O}, {u2/hgate_cnt[6] ImDone0_carry__0_i_3/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry__0_i_4 - 
nets: {ImDone0_carry__0_i_4_n_0 ImDone0_carry__0_i_4/O}, {u2/hgate_cnt[5] ImDone0_carry__0_i_4/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry__1_i_1 - 
nets: {ImDone0_carry__1_i_1_n_0 ImDone0_carry__1_i_1/O}, {u2/hgate_cnt[12] ImDone0_carry__1_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry__1_i_2 - 
nets: {ImDone0_carry__1_i_2_n_0 ImDone0_carry__1_i_2/O}, {u2/hgate_cnt[11] ImDone0_carry__1_i_2/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry__1_i_3 - 
nets: {ImDone0_carry__1_i_3_n_0 ImDone0_carry__1_i_3/O}, {u2/hgate_cnt[10] ImDone0_carry__1_i_3/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry__1_i_4 - 
nets: {ImDone0_carry__1_i_4_n_0 ImDone0_carry__1_i_4/O}, {u2/hgate_cnt[9] ImDone0_carry__1_i_4/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry__2_i_1 - 
nets: {ImDone0_carry__2_i_1_n_0 ImDone0_carry__2_i_1/O}, {u2/hgate_cnt[15] ImDone0_carry__2_i_1/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry__2_i_2 - 
nets: {ImDone0_carry__2_i_2_n_0 ImDone0_carry__2_i_2/O}, {u2/hgate_cnt[14] ImDone0_carry__2_i_2/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry__2_i_3 - 
nets: {ImDone0_carry__2_i_3_n_0 ImDone0_carry__2_i_3/O}, {u2/hgate_cnt[13] ImDone0_carry__2_i_3/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry_i_1 - 
nets: {ImDone0_carry_i_1_n_0 ImDone0_carry_i_1/O}, {u2/hgate_cnt[4] ImDone0_carry_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry_i_2 - 
nets: {ImDone0_carry_i_2_n_0 ImDone0_carry_i_2/O}, {u2/hgate_cnt[3] ImDone0_carry_i_2/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry_i_3 - 
nets: {ImDone0_carry_i_3_n_0 ImDone0_carry_i_3/O}, {u2/hgate_cnt[2] ImDone0_carry_i_3/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_carry_i_4 - 
nets: {ImDone0_carry_i_4_n_0 ImDone0_carry_i_4/O}, {u2/hgate_cnt[1] ImDone0_carry_i_4/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X61Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry__0_i_1 - 
nets: {ImDone0_inferred__0_carry__0_i_1_n_0 ImDone0_inferred__0_carry__0_i_1/O}, {u2/vgate_cnt[8] ImDone0_inferred__0_carry__0_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry__0_i_2 - 
nets: {ImDone0_inferred__0_carry__0_i_2_n_0 ImDone0_inferred__0_carry__0_i_2/O}, {u2/vgate_cnt[7] ImDone0_inferred__0_carry__0_i_2/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry__0_i_3 - 
nets: {ImDone0_inferred__0_carry__0_i_3_n_0 ImDone0_inferred__0_carry__0_i_3/O}, {u2/vgate_cnt[6] ImDone0_inferred__0_carry__0_i_3/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry__0_i_4 - 
nets: {ImDone0_inferred__0_carry__0_i_4_n_0 ImDone0_inferred__0_carry__0_i_4/O}, {u2/vgate_cnt[5] ImDone0_inferred__0_carry__0_i_4/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry__1_i_1 - 
nets: {ImDone0_inferred__0_carry__1_i_1_n_0 ImDone0_inferred__0_carry__1_i_1/O}, {u2/vgate_cnt[12] ImDone0_inferred__0_carry__1_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry__1_i_2 - 
nets: {ImDone0_inferred__0_carry__1_i_2_n_0 ImDone0_inferred__0_carry__1_i_2/O}, {u2/vgate_cnt[11] ImDone0_inferred__0_carry__1_i_2/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry__1_i_3 - 
nets: {ImDone0_inferred__0_carry__1_i_3_n_0 ImDone0_inferred__0_carry__1_i_3/O}, {u2/vgate_cnt[10] ImDone0_inferred__0_carry__1_i_3/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry__1_i_4 - 
nets: {ImDone0_inferred__0_carry__1_i_4_n_0 ImDone0_inferred__0_carry__1_i_4/O}, {u2/vgate_cnt[9] ImDone0_inferred__0_carry__1_i_4/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry__2_i_1 - 
nets: {ImDone0_inferred__0_carry__2_i_1_n_0 ImDone0_inferred__0_carry__2_i_1/O}, {u2/vgate_cnt[15] ImDone0_inferred__0_carry__2_i_1/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry__2_i_2 - 
nets: {ImDone0_inferred__0_carry__2_i_2_n_0 ImDone0_inferred__0_carry__2_i_2/O}, {u2/vgate_cnt[14] ImDone0_inferred__0_carry__2_i_2/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry__2_i_3 - 
nets: {ImDone0_inferred__0_carry__2_i_3_n_0 ImDone0_inferred__0_carry__2_i_3/O}, {u2/vgate_cnt[13] ImDone0_inferred__0_carry__2_i_3/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry_i_1 - 
nets: {ImDone0_inferred__0_carry_i_1_n_0 ImDone0_inferred__0_carry_i_1/O}, {u2/vgate_cnt[4] ImDone0_inferred__0_carry_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry_i_2 - 
nets: {ImDone0_inferred__0_carry_i_2_n_0 ImDone0_inferred__0_carry_i_2/O}, {u2/vgate_cnt[3] ImDone0_inferred__0_carry_i_2/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry_i_3 - 
nets: {ImDone0_inferred__0_carry_i_3_n_0 ImDone0_inferred__0_carry_i_3/O}, {u2/vgate_cnt[2] ImDone0_inferred__0_carry_i_3/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ImDone0_inferred__0_carry_i_4 - 
nets: {ImDone0_inferred__0_carry_i_4_n_0 ImDone0_inferred__0_carry_i_4/O}, {u2/vgate_cnt[1] ImDone0_inferred__0_carry_i_4/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

Qi[0]_i_1 - 
nets: {Qi[0]_i_1_n_0 Qi[0]_i_1/O}, {Tvlen[0] Qi[0]_i_1/I0}, {u3/nVen Qi[0]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[0]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_7 Qi[0]_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X72Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[0]_i_1__0 - 
nets: {Qi[0]_i_1__0_n_0 Qi[0]_i_1__0/O}, {Tvsync[0] Qi[0]_i_1__0/I0}, {u3/nVen Qi[0]_i_1__0/I1}, {u3/tblk.vtgen/ver_gen/go Qi[0]_i_1__0/I2}, {u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg_n_0 Qi[0]_i_1__0/I3}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[0] Qi[0]_i_1__0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA8ABABA8, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[0]_i_1__1 - 
nets: {Qi[0]_i_1__1_n_0 Qi[0]_i_1__1/O}, {Thgdel[0] Qi[0]_i_1__1/I0}, {Qi[7]_i_2__0_n_0 Qi[0]_i_1__1/I1}, {u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg_n_0 Qi[0]_i_1__1/I2}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] Qi[0]_i_1__1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h8BB8, 
LOC: SLICE_X65Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[0]_i_1__2 - 
nets: {Qi[0]_i_1__2_n_0 Qi[0]_i_1__2/O}, {Thgate[0] Qi[0]_i_1__2/I0}, {Qi[15]_i_2_n_0 Qi[0]_i_1__2/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_7 Qi[0]_i_1__2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[0]_i_1__3 - 
nets: {Qi[0]_i_1__3_n_0 Qi[0]_i_1__3/O}, {Tvgdel[0] Qi[0]_i_1__3/I0}, {rci_i_3_n_0 Qi[0]_i_1__3/I1}, {u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg_n_0 Qi[0]_i_1__3/I2}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] Qi[0]_i_1__3/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h8BB8, 
LOC: SLICE_X76Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[0]_i_1__4 - 
nets: {Qi[0]_i_1__4_n_0 Qi[0]_i_1__4/O}, {Tvgate[0] Qi[0]_i_1__4/I0}, {rci_i_3__0_n_0 Qi[0]_i_1__4/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_7 Qi[0]_i_1__4/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[0]_i_1__5 - 
nets: {Qi[0]_i_1__5_n_0 Qi[0]_i_1__5/O}, {Thlen[0] Qi[0]_i_1__5/I0}, {u3/tblk.vtgen/hor_gen/go Qi[0]_i_1__5/I1}, {u3/nVen Qi[0]_i_1__5/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_7 Qi[0]_i_1__5/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[0]_i_1__6 - 
nets: {u3/p_3_in[0] Qi[0]_i_1__6/O}, {Thsync[0] Qi[0]_i_1__6/I0}, {u3/tblk.vtgen/hor_gen/go Qi[0]_i_1__6/I1}, {u3/nVen Qi[0]_i_1__6/I2}, {u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg_n_0 Qi[0]_i_1__6/I3}, {u3/Qi[0] Qi[0]_i_1__6/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA8ABABA8, 
LOC: SLICE_X71Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[10]_i_1 - 
nets: {Qi[10]_i_1_n_0 Qi[10]_i_1/O}, {Tvlen[10] Qi[10]_i_1/I0}, {u3/nVen Qi[10]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[10]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_5 Qi[10]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X72Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[10]_i_1__0 - 
nets: {Qi[10]_i_1__0_n_0 Qi[10]_i_1__0/O}, {Thgate[10] Qi[10]_i_1__0/I0}, {Qi[15]_i_2_n_0 Qi[10]_i_1__0/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_5 Qi[10]_i_1__0/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[10]_i_1__1 - 
nets: {Qi[10]_i_1__1_n_0 Qi[10]_i_1__1/O}, {Tvgate[10] Qi[10]_i_1__1/I0}, {rci_i_3__0_n_0 Qi[10]_i_1__1/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_5 Qi[10]_i_1__1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[10]_i_1__2 - 
nets: {Qi[10]_i_1__2_n_0 Qi[10]_i_1__2/O}, {Thlen[10] Qi[10]_i_1__2/I0}, {u3/tblk.vtgen/hor_gen/go Qi[10]_i_1__2/I1}, {u3/nVen Qi[10]_i_1__2/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_5 Qi[10]_i_1__2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[11]_i_1 - 
nets: {Qi[11]_i_1_n_0 Qi[11]_i_1/O}, {Tvlen[11] Qi[11]_i_1/I0}, {u3/nVen Qi[11]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[11]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_4 Qi[11]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X72Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[11]_i_1__0 - 
nets: {Qi[11]_i_1__0_n_0 Qi[11]_i_1__0/O}, {Thgate[11] Qi[11]_i_1__0/I0}, {Qi[15]_i_2_n_0 Qi[11]_i_1__0/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_4 Qi[11]_i_1__0/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[11]_i_1__1 - 
nets: {Qi[11]_i_1__1_n_0 Qi[11]_i_1__1/O}, {Tvgate[11] Qi[11]_i_1__1/I0}, {rci_i_3__0_n_0 Qi[11]_i_1__1/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_4 Qi[11]_i_1__1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[11]_i_1__2 - 
nets: {Qi[11]_i_1__2_n_0 Qi[11]_i_1__2/O}, {Thlen[11] Qi[11]_i_1__2/I0}, {u3/tblk.vtgen/hor_gen/go Qi[11]_i_1__2/I1}, {u3/nVen Qi[11]_i_1__2/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_4 Qi[11]_i_1__2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X72Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[12]_i_1 - 
nets: {Qi[12]_i_1_n_0 Qi[12]_i_1/O}, {Tvlen[12] Qi[12]_i_1/I0}, {u3/nVen Qi[12]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[12]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_7 Qi[12]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X70Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[12]_i_1__0 - 
nets: {Qi[12]_i_1__0_n_0 Qi[12]_i_1__0/O}, {Thgate[12] Qi[12]_i_1__0/I0}, {Qi[15]_i_2_n_0 Qi[12]_i_1__0/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_7 Qi[12]_i_1__0/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[12]_i_1__1 - 
nets: {Qi[12]_i_1__1_n_0 Qi[12]_i_1__1/O}, {Tvgate[12] Qi[12]_i_1__1/I0}, {rci_i_3__0_n_0 Qi[12]_i_1__1/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_7 Qi[12]_i_1__1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[12]_i_1__2 - 
nets: {Qi[12]_i_1__2_n_0 Qi[12]_i_1__2/O}, {Thlen[12] Qi[12]_i_1__2/I0}, {u3/tblk.vtgen/hor_gen/go Qi[12]_i_1__2/I1}, {u3/nVen Qi[12]_i_1__2/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_7 Qi[12]_i_1__2/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X72Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[13]_i_1 - 
nets: {Qi[13]_i_1_n_0 Qi[13]_i_1/O}, {Tvlen[13] Qi[13]_i_1/I0}, {u3/nVen Qi[13]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[13]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_6 Qi[13]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X70Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[13]_i_1__0 - 
nets: {Qi[13]_i_1__0_n_0 Qi[13]_i_1__0/O}, {Thgate[13] Qi[13]_i_1__0/I0}, {Qi[15]_i_2_n_0 Qi[13]_i_1__0/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_6 Qi[13]_i_1__0/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[13]_i_1__1 - 
nets: {Qi[13]_i_1__1_n_0 Qi[13]_i_1__1/O}, {Tvgate[13] Qi[13]_i_1__1/I0}, {rci_i_3__0_n_0 Qi[13]_i_1__1/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_6 Qi[13]_i_1__1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[13]_i_1__2 - 
nets: {Qi[13]_i_1__2_n_0 Qi[13]_i_1__2/O}, {Thlen[13] Qi[13]_i_1__2/I0}, {u3/tblk.vtgen/hor_gen/go Qi[13]_i_1__2/I1}, {u3/nVen Qi[13]_i_1__2/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_6 Qi[13]_i_1__2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X72Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[14]_i_1 - 
nets: {Qi[14]_i_1_n_0 Qi[14]_i_1/O}, {Tvlen[14] Qi[14]_i_1/I0}, {u3/nVen Qi[14]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[14]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_5 Qi[14]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X70Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[14]_i_1__0 - 
nets: {Qi[14]_i_1__0_n_0 Qi[14]_i_1__0/O}, {Thgate[14] Qi[14]_i_1__0/I0}, {Qi[15]_i_2_n_0 Qi[14]_i_1__0/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_5 Qi[14]_i_1__0/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[14]_i_1__1 - 
nets: {Qi[14]_i_1__1_n_0 Qi[14]_i_1__1/O}, {Tvgate[14] Qi[14]_i_1__1/I0}, {rci_i_3__0_n_0 Qi[14]_i_1__1/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_5 Qi[14]_i_1__1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[14]_i_1__2 - 
nets: {Qi[14]_i_1__2_n_0 Qi[14]_i_1__2/O}, {Thlen[14] Qi[14]_i_1__2/I0}, {u3/tblk.vtgen/hor_gen/go Qi[14]_i_1__2/I1}, {u3/nVen Qi[14]_i_1__2/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_5 Qi[14]_i_1__2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X72Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[15]_i_1 - 
nets: {Qi[15]_i_1_n_0 Qi[15]_i_1/O}, {Tvlen[15] Qi[15]_i_1/I0}, {u3/nVen Qi[15]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[15]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_4 Qi[15]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X70Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[15]_i_1__0 - 
nets: {Qi[15]_i_1__0_n_0 Qi[15]_i_1__0/O}, {Thgate[15] Qi[15]_i_1__0/I0}, {Qi[15]_i_2_n_0 Qi[15]_i_1__0/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_4 Qi[15]_i_1__0/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[15]_i_1__1 - 
nets: {Qi[15]_i_1__1_n_0 Qi[15]_i_1__1/O}, {Thlen[15] Qi[15]_i_1__1/I0}, {u3/tblk.vtgen/hor_gen/go Qi[15]_i_1__1/I1}, {u3/nVen Qi[15]_i_1__1/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_4 Qi[15]_i_1__1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X72Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[15]_i_1__2 - 
nets: {Qi[15]_i_1__2_n_0 Qi[15]_i_1__2/O}, {rci_i_2__1_n_0 Qi[15]_i_1__2/I0}, {u3/nVen Qi[15]_i_1__2/I1}, {go_reg_i_2_n_3 Qi[15]_i_1__2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hEF, 
LOC: SLICE_X69Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[15]_i_2 - 
nets: {Qi[15]_i_2_n_0 Qi[15]_i_2/O}, {u3/nVen Qi[15]_i_2/I0}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[7] Qi[15]_i_2/I1}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] Qi[15]_i_2/I2}, {Qi[6]_i_2__0_n_0 Qi[15]_i_2/I3}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] Qi[15]_i_2/I4}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[6] Qi[15]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAAAAAABAA, 
LOC: SLICE_X70Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[15]_i_2__0 - 
nets: {Qi[15]_i_2__0_n_0 Qi[15]_i_2__0/O}, {Tvgate[15] Qi[15]_i_2__0/I0}, {rci_i_3__0_n_0 Qi[15]_i_2__0/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_4 Qi[15]_i_2__0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[1]_i_1 - 
nets: {Qi[1]_i_1_n_0 Qi[1]_i_1/O}, {Tvlen[1] Qi[1]_i_1/I0}, {u3/nVen Qi[1]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[1]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_6 Qi[1]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X70Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[1]_i_1__0 - 
nets: {Qi[1]_i_1__0_n_0 Qi[1]_i_1__0/O}, {Tvsync[1] Qi[1]_i_1__0/I0}, {u3/nVen Qi[1]_i_1__0/I1}, {u3/tblk.vtgen/ver_gen/go Qi[1]_i_1__0/I2}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[0] Qi[1]_i_1__0/I3}, {u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg_n_0 Qi[1]_i_1__0/I4}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[1] Qi[1]_i_1__0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hABA8ABABA8ABA8A8, 
LOC: SLICE_X76Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[1]_i_1__1 - 
nets: {u3/p_3_in[1] Qi[1]_i_1__1/O}, {Thsync[1] Qi[1]_i_1__1/I0}, {u3/tblk.vtgen/hor_gen/go Qi[1]_i_1__1/I1}, {u3/nVen Qi[1]_i_1__1/I2}, {u3/Qi[0] Qi[1]_i_1__1/I3}, {u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg_n_0 Qi[1]_i_1__1/I4}, {u3/Qi[1] Qi[1]_i_1__1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hABA8ABABA8ABA8A8, 
LOC: SLICE_X70Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[1]_i_1__2 - 
nets: {Qi[1]_i_1__2_n_0 Qi[1]_i_1__2/O}, {Thgdel[1] Qi[1]_i_1__2/I0}, {Qi[7]_i_2__0_n_0 Qi[1]_i_1__2/I1}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] Qi[1]_i_1__2/I2}, {u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg_n_0 Qi[1]_i_1__2/I3}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] Qi[1]_i_1__2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BB8B88, 
LOC: SLICE_X66Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[1]_i_1__3 - 
nets: {Qi[1]_i_1__3_n_0 Qi[1]_i_1__3/O}, {Thgate[1] Qi[1]_i_1__3/I0}, {Qi[15]_i_2_n_0 Qi[1]_i_1__3/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_6 Qi[1]_i_1__3/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[1]_i_1__4 - 
nets: {Qi[1]_i_1__4_n_0 Qi[1]_i_1__4/O}, {Tvgdel[1] Qi[1]_i_1__4/I0}, {rci_i_3_n_0 Qi[1]_i_1__4/I1}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] Qi[1]_i_1__4/I2}, {u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg_n_0 Qi[1]_i_1__4/I3}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] Qi[1]_i_1__4/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BB8B88, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[1]_i_1__5 - 
nets: {Qi[1]_i_1__5_n_0 Qi[1]_i_1__5/O}, {Tvgate[1] Qi[1]_i_1__5/I0}, {rci_i_3__0_n_0 Qi[1]_i_1__5/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_6 Qi[1]_i_1__5/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[1]_i_1__6 - 
nets: {Qi[1]_i_1__6_n_0 Qi[1]_i_1__6/O}, {Thlen[1] Qi[1]_i_1__6/I0}, {u3/tblk.vtgen/hor_gen/go Qi[1]_i_1__6/I1}, {u3/nVen Qi[1]_i_1__6/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_6 Qi[1]_i_1__6/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X75Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[2]_i_1 - 
nets: {Qi[2]_i_1_n_0 Qi[2]_i_1/O}, {Tvlen[2] Qi[2]_i_1/I0}, {u3/nVen Qi[2]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[2]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_5 Qi[2]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X72Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[2]_i_1__0 - 
nets: {Qi[2]_i_1__0_n_0 Qi[2]_i_1__0/O}, {Tvsync[2] Qi[2]_i_1__0/I0}, {Qi[7]_i_3_n_0 Qi[2]_i_1__0/I1}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[1] Qi[2]_i_1__0/I2}, {u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg_n_0 Qi[2]_i_1__0/I3}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[0] Qi[2]_i_1__0/I4}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[2] Qi[2]_i_1__0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBBBBB8BB88888B88, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[2]_i_1__1 - 
nets: {u3/p_3_in[2] Qi[2]_i_1__1/O}, {Thsync[2] Qi[2]_i_1__1/I0}, {Qi[7]_i_2__2_n_0 Qi[2]_i_1__1/I1}, {u3/Qi[1] Qi[2]_i_1__1/I2}, {u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg_n_0 Qi[2]_i_1__1/I3}, {u3/Qi[0] Qi[2]_i_1__1/I4}, {u3/Qi[2] Qi[2]_i_1__1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBBBBB8BB88888B88, 
LOC: SLICE_X70Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[2]_i_1__2 - 
nets: {Qi[2]_i_1__2_n_0 Qi[2]_i_1__2/O}, {Thgdel[2] Qi[2]_i_1__2/I0}, {Qi[7]_i_2__0_n_0 Qi[2]_i_1__2/I1}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] Qi[2]_i_1__2/I2}, {u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg_n_0 Qi[2]_i_1__2/I3}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] Qi[2]_i_1__2/I4}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[2] Qi[2]_i_1__2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hBBBBB8BB88888B88, 
LOC: SLICE_X66Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[2]_i_1__3 - 
nets: {Qi[2]_i_1__3_n_0 Qi[2]_i_1__3/O}, {Thgate[2] Qi[2]_i_1__3/I0}, {Qi[15]_i_2_n_0 Qi[2]_i_1__3/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_5 Qi[2]_i_1__3/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[2]_i_1__4 - 
nets: {Qi[2]_i_1__4_n_0 Qi[2]_i_1__4/O}, {Tvgdel[2] Qi[2]_i_1__4/I0}, {rci_i_3_n_0 Qi[2]_i_1__4/I1}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] Qi[2]_i_1__4/I2}, {u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg_n_0 Qi[2]_i_1__4/I3}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] Qi[2]_i_1__4/I4}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[2] Qi[2]_i_1__4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBBBBB8BB88888B88, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[2]_i_1__5 - 
nets: {Qi[2]_i_1__5_n_0 Qi[2]_i_1__5/O}, {Tvgate[2] Qi[2]_i_1__5/I0}, {rci_i_3__0_n_0 Qi[2]_i_1__5/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_5 Qi[2]_i_1__5/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[2]_i_1__6 - 
nets: {Qi[2]_i_1__6_n_0 Qi[2]_i_1__6/O}, {Thlen[2] Qi[2]_i_1__6/I0}, {u3/tblk.vtgen/hor_gen/go Qi[2]_i_1__6/I1}, {u3/nVen Qi[2]_i_1__6/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_5 Qi[2]_i_1__6/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_1 - 
nets: {Qi[3]_i_1_n_0 Qi[3]_i_1/O}, {Tvlen[3] Qi[3]_i_1/I0}, {u3/nVen Qi[3]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[3]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_4 Qi[3]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X70Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_1__0 - 
nets: {Qi[3]_i_1__0_n_0 Qi[3]_i_1__0/O}, {Tvsync[3] Qi[3]_i_1__0/I0}, {u3/nVen Qi[3]_i_1__0/I1}, {u3/tblk.vtgen/ver_gen/go Qi[3]_i_1__0/I2}, {Qi[3]_i_2__1_n_0 Qi[3]_i_1__0/I3}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[3] Qi[3]_i_1__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hABA8A8AB, 
LOC: SLICE_X76Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[3]_i_1__1 - 
nets: {u3/p_3_in[3] Qi[3]_i_1__1/O}, {Thsync[3] Qi[3]_i_1__1/I0}, {u3/tblk.vtgen/hor_gen/go Qi[3]_i_1__1/I1}, {u3/nVen Qi[3]_i_1__1/I2}, {Qi[3]_i_2_n_0 Qi[3]_i_1__1/I3}, {u3/Qi[3] Qi[3]_i_1__1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hABA8A8AB, 
LOC: SLICE_X70Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[3]_i_1__2 - 
nets: {Qi[3]_i_1__2_n_0 Qi[3]_i_1__2/O}, {Thgdel[3] Qi[3]_i_1__2/I0}, {Qi[7]_i_2__0_n_0 Qi[3]_i_1__2/I1}, {Qi[3]_i_2__0_n_0 Qi[3]_i_1__2/I2}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[3] Qi[3]_i_1__2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB88B, 
LOC: SLICE_X67Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_1__3 - 
nets: {Qi[3]_i_1__3_n_0 Qi[3]_i_1__3/O}, {Thgate[3] Qi[3]_i_1__3/I0}, {Qi[15]_i_2_n_0 Qi[3]_i_1__3/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_4 Qi[3]_i_1__3/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[3]_i_1__4 - 
nets: {Qi[3]_i_1__4_n_0 Qi[3]_i_1__4/O}, {Tvgdel[3] Qi[3]_i_1__4/I0}, {rci_i_3_n_0 Qi[3]_i_1__4/I1}, {Qi[3]_i_2__2_n_0 Qi[3]_i_1__4/I2}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[3] Qi[3]_i_1__4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB88B, 
LOC: SLICE_X76Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_1__5 - 
nets: {Qi[3]_i_1__5_n_0 Qi[3]_i_1__5/O}, {Tvgate[3] Qi[3]_i_1__5/I0}, {rci_i_3__0_n_0 Qi[3]_i_1__5/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_4 Qi[3]_i_1__5/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[3]_i_1__6 - 
nets: {Qi[3]_i_1__6_n_0 Qi[3]_i_1__6/O}, {Thlen[3] Qi[3]_i_1__6/I0}, {u3/tblk.vtgen/hor_gen/go Qi[3]_i_1__6/I1}, {u3/nVen Qi[3]_i_1__6/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_4 Qi[3]_i_1__6/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X75Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_2 - 
nets: {Qi[3]_i_2_n_0 Qi[3]_i_2/O}, {u3/Qi[2] Qi[3]_i_2/I0}, {u3/Qi[0] Qi[3]_i_2/I1}, {u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg_n_0 Qi[3]_i_2/I2}, {u3/Qi[1] Qi[3]_i_2/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'hFFEF, 
LOC: SLICE_X70Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_2__0 - 
nets: {Qi[3]_i_2__0_n_0 Qi[3]_i_2__0/O}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[2] Qi[3]_i_2__0/I0}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] Qi[3]_i_2__0/I1}, {u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg_n_0 Qi[3]_i_2__0/I2}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] Qi[3]_i_2__0/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hFFEF, 
LOC: SLICE_X66Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_2__1 - 
nets: {Qi[3]_i_2__1_n_0 Qi[3]_i_2__1/O}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[2] Qi[3]_i_2__1/I0}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[0] Qi[3]_i_2__1/I1}, {u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg_n_0 Qi[3]_i_2__1/I2}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[1] Qi[3]_i_2__1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hFFEF, 
LOC: SLICE_X76Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_2__2 - 
nets: {Qi[3]_i_2__2_n_0 Qi[3]_i_2__2/O}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[2] Qi[3]_i_2__2/I0}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] Qi[3]_i_2__2/I1}, {u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg_n_0 Qi[3]_i_2__2/I2}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] Qi[3]_i_2__2/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hFFEF, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[4]_i_1 - 
nets: {Qi[4]_i_1_n_0 Qi[4]_i_1/O}, {Tvlen[4] Qi[4]_i_1/I0}, {u3/nVen Qi[4]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[4]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_7 Qi[4]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X72Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[4]_i_1__0 - 
nets: {Qi[4]_i_1__0_n_0 Qi[4]_i_1__0/O}, {Tvsync[4] Qi[4]_i_1__0/I0}, {u3/nVen Qi[4]_i_1__0/I1}, {u3/tblk.vtgen/ver_gen/go Qi[4]_i_1__0/I2}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[4] Qi[4]_i_1__0/I3}, {Qi[6]_i_2__1_n_0 Qi[4]_i_1__0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA8ABABA8, 
LOC: SLICE_X73Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_1__1 - 
nets: {u3/p_3_in[4] Qi[4]_i_1__1/O}, {Thsync[4] Qi[4]_i_1__1/I0}, {u3/tblk.vtgen/hor_gen/go Qi[4]_i_1__1/I1}, {u3/nVen Qi[4]_i_1__1/I2}, {u3/Qi[4] Qi[4]_i_1__1/I3}, {Qi[6]_i_2_n_0 Qi[4]_i_1__1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA8ABABA8, 
LOC: SLICE_X70Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_1__2 - 
nets: {Qi[4]_i_1__2_n_0 Qi[4]_i_1__2/O}, {Thgdel[4] Qi[4]_i_1__2/I0}, {Qi[7]_i_2__0_n_0 Qi[4]_i_1__2/I1}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] Qi[4]_i_1__2/I2}, {Qi[6]_i_2__0_n_0 Qi[4]_i_1__2/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h8BB8, 
LOC: SLICE_X67Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[4]_i_1__3 - 
nets: {Qi[4]_i_1__3_n_0 Qi[4]_i_1__3/O}, {Thgate[4] Qi[4]_i_1__3/I0}, {Qi[15]_i_2_n_0 Qi[4]_i_1__3/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_7 Qi[4]_i_1__3/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[4]_i_1__4 - 
nets: {Qi[4]_i_1__4_n_0 Qi[4]_i_1__4/O}, {Tvgdel[4] Qi[4]_i_1__4/I0}, {rci_i_3_n_0 Qi[4]_i_1__4/I1}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] Qi[4]_i_1__4/I2}, {Qi[6]_i_2__2_n_0 Qi[4]_i_1__4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h8BB8, 
LOC: SLICE_X76Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[4]_i_1__5 - 
nets: {Qi[4]_i_1__5_n_0 Qi[4]_i_1__5/O}, {Tvgate[4] Qi[4]_i_1__5/I0}, {rci_i_3__0_n_0 Qi[4]_i_1__5/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_7 Qi[4]_i_1__5/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[4]_i_1__6 - 
nets: {Qi[4]_i_1__6_n_0 Qi[4]_i_1__6/O}, {Thlen[4] Qi[4]_i_1__6/I0}, {u3/tblk.vtgen/hor_gen/go Qi[4]_i_1__6/I1}, {u3/nVen Qi[4]_i_1__6/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_7 Qi[4]_i_1__6/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X77Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[5]_i_1 - 
nets: {Qi[5]_i_1_n_0 Qi[5]_i_1/O}, {Tvlen[5] Qi[5]_i_1/I0}, {u3/nVen Qi[5]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[5]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_6 Qi[5]_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X72Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[5]_i_1__0 - 
nets: {Qi[5]_i_1__0_n_0 Qi[5]_i_1__0/O}, {Tvsync[5] Qi[5]_i_1__0/I0}, {u3/nVen Qi[5]_i_1__0/I1}, {u3/tblk.vtgen/ver_gen/go Qi[5]_i_1__0/I2}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[5] Qi[5]_i_1__0/I3}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[4] Qi[5]_i_1__0/I4}, {Qi[6]_i_2__1_n_0 Qi[5]_i_1__0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hABA8A8ABABA8ABA8, 
LOC: SLICE_X73Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[5]_i_1__1 - 
nets: {u3/p_3_in[5] Qi[5]_i_1__1/O}, {Thsync[5] Qi[5]_i_1__1/I0}, {u3/tblk.vtgen/hor_gen/go Qi[5]_i_1__1/I1}, {u3/nVen Qi[5]_i_1__1/I2}, {u3/Qi[5] Qi[5]_i_1__1/I3}, {u3/Qi[4] Qi[5]_i_1__1/I4}, {Qi[6]_i_2_n_0 Qi[5]_i_1__1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hABA8A8ABABA8ABA8, 
LOC: SLICE_X71Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[5]_i_1__2 - 
nets: {Qi[5]_i_1__2_n_0 Qi[5]_i_1__2/O}, {Thgdel[5] Qi[5]_i_1__2/I0}, {Qi[7]_i_2__0_n_0 Qi[5]_i_1__2/I1}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] Qi[5]_i_1__2/I2}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] Qi[5]_i_1__2/I3}, {Qi[6]_i_2__0_n_0 Qi[5]_i_1__2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB88BB8B8, 
LOC: SLICE_X67Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[5]_i_1__3 - 
nets: {Qi[5]_i_1__3_n_0 Qi[5]_i_1__3/O}, {Thgate[5] Qi[5]_i_1__3/I0}, {Qi[15]_i_2_n_0 Qi[5]_i_1__3/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_6 Qi[5]_i_1__3/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[5]_i_1__4 - 
nets: {Qi[5]_i_1__4_n_0 Qi[5]_i_1__4/O}, {Tvgdel[5] Qi[5]_i_1__4/I0}, {rci_i_3_n_0 Qi[5]_i_1__4/I1}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] Qi[5]_i_1__4/I2}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] Qi[5]_i_1__4/I3}, {Qi[6]_i_2__2_n_0 Qi[5]_i_1__4/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB88BB8B8, 
LOC: SLICE_X76Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[5]_i_1__5 - 
nets: {Qi[5]_i_1__5_n_0 Qi[5]_i_1__5/O}, {Tvgate[5] Qi[5]_i_1__5/I0}, {rci_i_3__0_n_0 Qi[5]_i_1__5/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_6 Qi[5]_i_1__5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[5]_i_1__6 - 
nets: {Qi[5]_i_1__6_n_0 Qi[5]_i_1__6/O}, {Thlen[5] Qi[5]_i_1__6/I0}, {u3/tblk.vtgen/hor_gen/go Qi[5]_i_1__6/I1}, {u3/nVen Qi[5]_i_1__6/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_6 Qi[5]_i_1__6/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X75Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[6]_i_1 - 
nets: {Qi[6]_i_1_n_0 Qi[6]_i_1/O}, {Tvlen[6] Qi[6]_i_1/I0}, {u3/nVen Qi[6]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[6]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_5 Qi[6]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X70Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[6]_i_1__0 - 
nets: {Qi[6]_i_1__0_n_0 Qi[6]_i_1__0/O}, {Tvsync[6] Qi[6]_i_1__0/I0}, {Qi[7]_i_3_n_0 Qi[6]_i_1__0/I1}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[6] Qi[6]_i_1__0/I2}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[5] Qi[6]_i_1__0/I3}, {Qi[6]_i_2__1_n_0 Qi[6]_i_1__0/I4}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[4] Qi[6]_i_1__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8B8B88BB8B8, 
LOC: SLICE_X74Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_1__1 - 
nets: {u3/p_3_in[6] Qi[6]_i_1__1/O}, {Thsync[6] Qi[6]_i_1__1/I0}, {Qi[7]_i_2__2_n_0 Qi[6]_i_1__1/I1}, {u3/Qi[6] Qi[6]_i_1__1/I2}, {u3/Qi[5] Qi[6]_i_1__1/I3}, {Qi[6]_i_2_n_0 Qi[6]_i_1__1/I4}, {u3/Qi[4] Qi[6]_i_1__1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8B8B88BB8B8, 
LOC: SLICE_X71Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_1__2 - 
nets: {Qi[6]_i_1__2_n_0 Qi[6]_i_1__2/O}, {Thgdel[6] Qi[6]_i_1__2/I0}, {Qi[7]_i_2__0_n_0 Qi[6]_i_1__2/I1}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[6] Qi[6]_i_1__2/I2}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] Qi[6]_i_1__2/I3}, {Qi[6]_i_2__0_n_0 Qi[6]_i_1__2/I4}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] Qi[6]_i_1__2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8B8B88BB8B8, 
LOC: SLICE_X70Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_1__3 - 
nets: {Qi[6]_i_1__3_n_0 Qi[6]_i_1__3/O}, {Thgate[6] Qi[6]_i_1__3/I0}, {Qi[15]_i_2_n_0 Qi[6]_i_1__3/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_5 Qi[6]_i_1__3/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[6]_i_1__4 - 
nets: {Qi[6]_i_1__4_n_0 Qi[6]_i_1__4/O}, {Tvgdel[6] Qi[6]_i_1__4/I0}, {rci_i_3_n_0 Qi[6]_i_1__4/I1}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[6] Qi[6]_i_1__4/I2}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] Qi[6]_i_1__4/I3}, {Qi[6]_i_2__2_n_0 Qi[6]_i_1__4/I4}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] Qi[6]_i_1__4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8B8B88BB8B8, 
LOC: SLICE_X76Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_1__5 - 
nets: {Qi[6]_i_1__5_n_0 Qi[6]_i_1__5/O}, {Tvgate[6] Qi[6]_i_1__5/I0}, {rci_i_3__0_n_0 Qi[6]_i_1__5/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_5 Qi[6]_i_1__5/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[6]_i_1__6 - 
nets: {Qi[6]_i_1__6_n_0 Qi[6]_i_1__6/O}, {Thlen[6] Qi[6]_i_1__6/I0}, {u3/tblk.vtgen/hor_gen/go Qi[6]_i_1__6/I1}, {u3/nVen Qi[6]_i_1__6/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_5 Qi[6]_i_1__6/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X75Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[6]_i_2 - 
nets: {Qi[6]_i_2_n_0 Qi[6]_i_2/O}, {u3/Qi[3] Qi[6]_i_2/I0}, {u3/Qi[1] Qi[6]_i_2/I1}, {u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg_n_0 Qi[6]_i_2/I2}, {u3/Qi[0] Qi[6]_i_2/I3}, {u3/Qi[2] Qi[6]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X70Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[6]_i_2__0 - 
nets: {Qi[6]_i_2__0_n_0 Qi[6]_i_2__0/O}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[3] Qi[6]_i_2__0/I0}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] Qi[6]_i_2__0/I1}, {u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg_n_0 Qi[6]_i_2__0/I2}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] Qi[6]_i_2__0/I3}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[2] Qi[6]_i_2__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X66Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[6]_i_2__1 - 
nets: {Qi[6]_i_2__1_n_0 Qi[6]_i_2__1/O}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[3] Qi[6]_i_2__1/I0}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[1] Qi[6]_i_2__1/I1}, {u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg_n_0 Qi[6]_i_2__1/I2}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[0] Qi[6]_i_2__1/I3}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[2] Qi[6]_i_2__1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X76Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[6]_i_2__2 - 
nets: {Qi[6]_i_2__2_n_0 Qi[6]_i_2__2/O}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[3] Qi[6]_i_2__2/I0}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] Qi[6]_i_2__2/I1}, {u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg_n_0 Qi[6]_i_2__2/I2}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] Qi[6]_i_2__2/I3}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[2] Qi[6]_i_2__2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[7]_i_1 - 
nets: {Qi[7]_i_1_n_0 Qi[7]_i_1/O}, {Tvlen[7] Qi[7]_i_1/I0}, {u3/nVen Qi[7]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[7]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_4 Qi[7]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X70Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[7]_i_1__0 - 
nets: {u3/p_3_in[7] Qi[7]_i_1__0/O}, {Thsync[7] Qi[7]_i_1__0/I0}, {Qi[7]_i_2__2_n_0 Qi[7]_i_1__0/I1}, {u3/Qi[7] Qi[7]_i_1__0/I2}, {u3/Qi[6] Qi[7]_i_1__0/I3}, {Qi[7]_i_3__0_n_0 Qi[7]_i_1__0/I4}, {u3/Qi[5] Qi[7]_i_1__0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8B8B88BB8B8, 
LOC: SLICE_X71Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[7]_i_1__1 - 
nets: {Qi[7]_i_1__1_n_0 Qi[7]_i_1__1/O}, {Thgdel[7] Qi[7]_i_1__1/I0}, {Qi[7]_i_2__0_n_0 Qi[7]_i_1__1/I1}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[7] Qi[7]_i_1__1/I2}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[6] Qi[7]_i_1__1/I3}, {Qi[7]_i_3__1_n_0 Qi[7]_i_1__1/I4}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] Qi[7]_i_1__1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8B8B88BB8B8, 
LOC: SLICE_X70Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[7]_i_1__2 - 
nets: {Qi[7]_i_1__2_n_0 Qi[7]_i_1__2/O}, {Thgate[7] Qi[7]_i_1__2/I0}, {Qi[15]_i_2_n_0 Qi[7]_i_1__2/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_4 Qi[7]_i_1__2/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[7]_i_1__3 - 
nets: {Qi[7]_i_1__3_n_0 Qi[7]_i_1__3/O}, {Tvgate[7] Qi[7]_i_1__3/I0}, {rci_i_3__0_n_0 Qi[7]_i_1__3/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_4 Qi[7]_i_1__3/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[7]_i_1__4 - 
nets: {Qi[7]_i_1__4_n_0 Qi[7]_i_1__4/O}, {Thlen[7] Qi[7]_i_1__4/I0}, {u3/tblk.vtgen/hor_gen/go Qi[7]_i_1__4/I1}, {u3/nVen Qi[7]_i_1__4/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_4 Qi[7]_i_1__4/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X77Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[7]_i_1__5 - 
nets: {Qi[7]_i_1__5_n_0 Qi[7]_i_1__5/O}, {rci_i_2__0_n_0 Qi[7]_i_1__5/I0}, {u3/nVen Qi[7]_i_1__5/I1}, {go_reg_i_2_n_3 Qi[7]_i_1__5/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hEF, 
LOC: SLICE_X76Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[7]_i_1__6 - 
nets: {Qi[7]_i_1__6_n_0 Qi[7]_i_1__6/O}, {u3/tblk.vtgen/ver_gen/go Qi[7]_i_1__6/I0}, {u3/nVen Qi[7]_i_1__6/I1}, {go_reg_i_2_n_3 Qi[7]_i_1__6/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hEF, 
LOC: SLICE_X73Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[7]_i_2 - 
nets: {Qi[7]_i_2_n_0 Qi[7]_i_2/O}, {Tvsync[7] Qi[7]_i_2/I0}, {Qi[7]_i_3_n_0 Qi[7]_i_2/I1}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[7] Qi[7]_i_2/I2}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[6] Qi[7]_i_2/I3}, {Qi[7]_i_4_n_0 Qi[7]_i_2/I4}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[5] Qi[7]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8B8B88BB8B8, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[7]_i_2__0 - 
nets: {Qi[7]_i_2__0_n_0 Qi[7]_i_2__0/O}, {u3/nVen Qi[7]_i_2__0/I0}, {u3/Qi[7] Qi[7]_i_2__0/I1}, {u3/Qi[5] Qi[7]_i_2__0/I2}, {Qi[6]_i_2_n_0 Qi[7]_i_2__0/I3}, {u3/Qi[4] Qi[7]_i_2__0/I4}, {u3/Qi[6] Qi[7]_i_2__0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAAAAAABAA, 
LOC: SLICE_X71Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[7]_i_2__1 - 
nets: {Qi[7]_i_2__1_n_0 Qi[7]_i_2__1/O}, {Tvgdel[7] Qi[7]_i_2__1/I0}, {rci_i_3_n_0 Qi[7]_i_2__1/I1}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[7] Qi[7]_i_2__1/I2}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[6] Qi[7]_i_2__1/I3}, {Qi[7]_i_3__2_n_0 Qi[7]_i_2__1/I4}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] Qi[7]_i_2__1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8B8B88BB8B8, 
LOC: SLICE_X76Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[7]_i_2__2 - 
nets: {Qi[7]_i_2__2_n_0 Qi[7]_i_2__2/O}, {u3/tblk.vtgen/hor_gen/go Qi[7]_i_2__2/I0}, {u3/nVen Qi[7]_i_2__2/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X71Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

Qi[7]_i_3 - 
nets: {Qi[7]_i_3_n_0 Qi[7]_i_3/O}, {u3/nVen Qi[7]_i_3/I0}, {u3/tblk.vtgen/ver_gen/go Qi[7]_i_3/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

Qi[7]_i_3__0 - 
nets: {Qi[7]_i_3__0_n_0 Qi[7]_i_3__0/O}, {u3/Qi[2] Qi[7]_i_3__0/I0}, {u3/Qi[0] Qi[7]_i_3__0/I1}, {u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg_n_0 Qi[7]_i_3__0/I2}, {u3/Qi[1] Qi[7]_i_3__0/I3}, {u3/Qi[3] Qi[7]_i_3__0/I4}, {u3/Qi[4] Qi[7]_i_3__0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000010, 
LOC: SLICE_X70Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[7]_i_3__1 - 
nets: {Qi[7]_i_3__1_n_0 Qi[7]_i_3__1/O}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[2] Qi[7]_i_3__1/I0}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] Qi[7]_i_3__1/I1}, {u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg_n_0 Qi[7]_i_3__1/I2}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] Qi[7]_i_3__1/I3}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[3] Qi[7]_i_3__1/I4}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] Qi[7]_i_3__1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000010, 
LOC: SLICE_X66Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[7]_i_3__2 - 
nets: {Qi[7]_i_3__2_n_0 Qi[7]_i_3__2/O}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[2] Qi[7]_i_3__2/I0}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] Qi[7]_i_3__2/I1}, {u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg_n_0 Qi[7]_i_3__2/I2}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] Qi[7]_i_3__2/I3}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[3] Qi[7]_i_3__2/I4}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] Qi[7]_i_3__2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000010, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[7]_i_4 - 
nets: {Qi[7]_i_4_n_0 Qi[7]_i_4/O}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[2] Qi[7]_i_4/I0}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[0] Qi[7]_i_4/I1}, {u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg_n_0 Qi[7]_i_4/I2}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[1] Qi[7]_i_4/I3}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[3] Qi[7]_i_4/I4}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[4] Qi[7]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000010, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[8]_i_1 - 
nets: {Qi[8]_i_1_n_0 Qi[8]_i_1/O}, {Tvlen[8] Qi[8]_i_1/I0}, {u3/nVen Qi[8]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[8]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_7 Qi[8]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X70Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[8]_i_1__0 - 
nets: {Qi[8]_i_1__0_n_0 Qi[8]_i_1__0/O}, {Thgate[8] Qi[8]_i_1__0/I0}, {Qi[15]_i_2_n_0 Qi[8]_i_1__0/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_7 Qi[8]_i_1__0/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[8]_i_1__1 - 
nets: {Qi[8]_i_1__1_n_0 Qi[8]_i_1__1/O}, {Tvgate[8] Qi[8]_i_1__1/I0}, {rci_i_3__0_n_0 Qi[8]_i_1__1/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_7 Qi[8]_i_1__1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[8]_i_1__2 - 
nets: {Qi[8]_i_1__2_n_0 Qi[8]_i_1__2/O}, {Thlen[8] Qi[8]_i_1__2/I0}, {u3/tblk.vtgen/hor_gen/go Qi[8]_i_1__2/I1}, {u3/nVen Qi[8]_i_1__2/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_7 Qi[8]_i_1__2/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[9]_i_1 - 
nets: {Qi[9]_i_1_n_0 Qi[9]_i_1/O}, {Tvlen[9] Qi[9]_i_1/I0}, {u3/nVen Qi[9]_i_1/I1}, {u3/tblk.vtgen/ver_gen/go Qi[9]_i_1/I2}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_6 Qi[9]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X70Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[9]_i_1__0 - 
nets: {Qi[9]_i_1__0_n_0 Qi[9]_i_1__0/O}, {Thgate[9] Qi[9]_i_1__0/I0}, {Qi[15]_i_2_n_0 Qi[9]_i_1__0/I1}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_6 Qi[9]_i_1__0/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[9]_i_1__1 - 
nets: {Qi[9]_i_1__1_n_0 Qi[9]_i_1__1/O}, {Tvgate[9] Qi[9]_i_1__1/I0}, {rci_i_3__0_n_0 Qi[9]_i_1__1/I1}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_6 Qi[9]_i_1__1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[9]_i_1__2 - 
nets: {Qi[9]_i_1__2_n_0 Qi[9]_i_1__2/O}, {Thlen[9] Qi[9]_i_1__2/I0}, {u3/tblk.vtgen/hor_gen/go Qi[9]_i_1__2/I1}, {u3/nVen Qi[9]_i_1__2/I2}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_6 Qi[9]_i_1__2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

RGBbuf_rreq_i_1 - 
nets: {u2/rreq0 RGBbuf_rreq_i_1/O}, {line_fifo_full_wr RGBbuf_rreq_i_1/I0}, {line_fifo_wreq RGBbuf_rreq_i_1/I1}, {u2/RGB_buf/fifo_cnt_reg_n_0_[3] RGBbuf_rreq_i_1/I2}, {u2/RGB_buf/fifo_cnt_reg_n_0_[0] RGBbuf_rreq_i_1/I3}, {u2/RGB_buf/fifo_cnt_reg_n_0_[2] RGBbuf_rreq_i_1/I4}, {u2/RGB_buf/fifo_cnt_reg_n_0_[1] RGBbuf_rreq_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h1111111111111110, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[0]_INST_0 - 
nets: {SDAT_O[0] SDAT_O[0]_INST_0/O}, {ADR_I[3] SDAT_O[0]_INST_0/I0}, {ADR_I[2] SDAT_O[0]_INST_0/I1}, {Tvlen[0] SDAT_O[0]_INST_0/I2}, {ADR_I[4] SDAT_O[0]_INST_0/I3}, {SDAT_O[0]_INST_0_i_1_n_0 SDAT_O[0]_INST_0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h10FF1000, 
LOC: SLICE_X70Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[0]_INST_0_i_1 - 
nets: {SDAT_O[0]_INST_0_i_1_n_0 SDAT_O[0]_INST_0_i_1/O}, {Tvgate[0] SDAT_O[0]_INST_0_i_1/I0}, {Thgate[0] SDAT_O[0]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[0]_INST_0_i_1/I2}, {u1/stat_reg_n_0_[0] SDAT_O[0]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[0]_INST_0_i_1/I4}, {ctrl_ven SDAT_O[0]_INST_0_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[10]_INST_0 - 
nets: {SDAT_O[10] SDAT_O[10]_INST_0/O}, {SDAT_O[10]_INST_0_i_1_n_0 SDAT_O[10]_INST_0/I0}, {SDAT_O[10]_INST_0_i_2_n_0 SDAT_O[10]_INST_0/I1}, {ADR_I[4] SDAT_O[10]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[10]_INST_0_i_1 - 
nets: {SDAT_O[10]_INST_0_i_1_n_0 SDAT_O[10]_INST_0_i_1/O}, {Tvgate[10] SDAT_O[10]_INST_0_i_1/I0}, {Thgate[10] SDAT_O[10]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[10]_INST_0_i_1/I2}, {ctrl_cd[1] SDAT_O[10]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[10]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X68Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[10]_INST_0_i_2 - 
nets: {SDAT_O[10]_INST_0_i_2_n_0 SDAT_O[10]_INST_0_i_2/O}, {stat_acmp SDAT_O[10]_INST_0_i_2/I0}, {VBARb[10] SDAT_O[10]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[10]_INST_0_i_2/I2}, {VBARa[10] SDAT_O[10]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[10]_INST_0_i_2/I4}, {Tvlen[10] SDAT_O[10]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[11]_INST_0 - 
nets: {SDAT_O[11] SDAT_O[11]_INST_0/O}, {SDAT_O[11]_INST_0_i_1_n_0 SDAT_O[11]_INST_0/I0}, {SDAT_O[11]_INST_0_i_2_n_0 SDAT_O[11]_INST_0/I1}, {ADR_I[4] SDAT_O[11]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[11]_INST_0_i_1 - 
nets: {SDAT_O[11]_INST_0_i_1_n_0 SDAT_O[11]_INST_0_i_1/O}, {Tvgate[11] SDAT_O[11]_INST_0_i_1/I0}, {Thgate[11] SDAT_O[11]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[11]_INST_0_i_1/I2}, {ctrl_pc SDAT_O[11]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[11]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[11]_INST_0_i_2 - 
nets: {SDAT_O[11]_INST_0_i_2_n_0 SDAT_O[11]_INST_0_i_2/O}, {CBAR[11] SDAT_O[11]_INST_0_i_2/I0}, {VBARb[11] SDAT_O[11]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[11]_INST_0_i_2/I2}, {VBARa[11] SDAT_O[11]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[11]_INST_0_i_2/I4}, {Tvlen[11] SDAT_O[11]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[12]_INST_0 - 
nets: {SDAT_O[12] SDAT_O[12]_INST_0/O}, {SDAT_O[12]_INST_0_i_1_n_0 SDAT_O[12]_INST_0/I0}, {SDAT_O[12]_INST_0_i_2_n_0 SDAT_O[12]_INST_0/I1}, {ADR_I[4] SDAT_O[12]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[12]_INST_0_i_1 - 
nets: {SDAT_O[12]_INST_0_i_1_n_0 SDAT_O[12]_INST_0_i_1/O}, {Tvgate[12] SDAT_O[12]_INST_0_i_1/I0}, {Thgate[12] SDAT_O[12]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[12]_INST_0_i_1/I2}, {ctrl_hsl SDAT_O[12]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[12]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X72Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[12]_INST_0_i_2 - 
nets: {SDAT_O[12]_INST_0_i_2_n_0 SDAT_O[12]_INST_0_i_2/O}, {CBAR[12] SDAT_O[12]_INST_0_i_2/I0}, {VBARb[12] SDAT_O[12]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[12]_INST_0_i_2/I2}, {VBARa[12] SDAT_O[12]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[12]_INST_0_i_2/I4}, {Tvlen[12] SDAT_O[12]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[13]_INST_0 - 
nets: {SDAT_O[13] SDAT_O[13]_INST_0/O}, {SDAT_O[13]_INST_0_i_1_n_0 SDAT_O[13]_INST_0/I0}, {SDAT_O[13]_INST_0_i_2_n_0 SDAT_O[13]_INST_0/I1}, {ADR_I[4] SDAT_O[13]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[13]_INST_0_i_1 - 
nets: {SDAT_O[13]_INST_0_i_1_n_0 SDAT_O[13]_INST_0_i_1/O}, {Tvgate[13] SDAT_O[13]_INST_0_i_1/I0}, {Thgate[13] SDAT_O[13]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[13]_INST_0_i_1/I2}, {ctrl_vsl SDAT_O[13]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[13]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X72Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[13]_INST_0_i_2 - 
nets: {SDAT_O[13]_INST_0_i_2_n_0 SDAT_O[13]_INST_0_i_2/O}, {CBAR[13] SDAT_O[13]_INST_0_i_2/I0}, {VBARb[13] SDAT_O[13]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[13]_INST_0_i_2/I2}, {VBARa[13] SDAT_O[13]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[13]_INST_0_i_2/I4}, {Tvlen[13] SDAT_O[13]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[14]_INST_0 - 
nets: {SDAT_O[14] SDAT_O[14]_INST_0/O}, {SDAT_O[14]_INST_0_i_1_n_0 SDAT_O[14]_INST_0/I0}, {SDAT_O[14]_INST_0_i_2_n_0 SDAT_O[14]_INST_0/I1}, {ADR_I[4] SDAT_O[14]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[14]_INST_0_i_1 - 
nets: {SDAT_O[14]_INST_0_i_1_n_0 SDAT_O[14]_INST_0_i_1/O}, {Tvgate[14] SDAT_O[14]_INST_0_i_1/I0}, {Thgate[14] SDAT_O[14]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[14]_INST_0_i_1/I2}, {ctrl_csl SDAT_O[14]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[14]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X70Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[14]_INST_0_i_2 - 
nets: {SDAT_O[14]_INST_0_i_2_n_0 SDAT_O[14]_INST_0_i_2/O}, {CBAR[14] SDAT_O[14]_INST_0_i_2/I0}, {VBARb[14] SDAT_O[14]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[14]_INST_0_i_2/I2}, {VBARa[14] SDAT_O[14]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[14]_INST_0_i_2/I4}, {Tvlen[14] SDAT_O[14]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[15]_INST_0 - 
nets: {SDAT_O[15] SDAT_O[15]_INST_0/O}, {SDAT_O[15]_INST_0_i_1_n_0 SDAT_O[15]_INST_0/I0}, {SDAT_O[15]_INST_0_i_2_n_0 SDAT_O[15]_INST_0/I1}, {ADR_I[4] SDAT_O[15]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[15]_INST_0_i_1 - 
nets: {SDAT_O[15]_INST_0_i_1_n_0 SDAT_O[15]_INST_0_i_1/O}, {Tvgate[15] SDAT_O[15]_INST_0_i_1/I0}, {Thgate[15] SDAT_O[15]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[15]_INST_0_i_1/I2}, {ctrl_bl SDAT_O[15]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[15]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[15]_INST_0_i_2 - 
nets: {SDAT_O[15]_INST_0_i_2_n_0 SDAT_O[15]_INST_0_i_2/O}, {CBAR[15] SDAT_O[15]_INST_0_i_2/I0}, {VBARb[15] SDAT_O[15]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[15]_INST_0_i_2/I2}, {VBARa[15] SDAT_O[15]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[15]_INST_0_i_2/I4}, {Tvlen[15] SDAT_O[15]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[16]_INST_0 - 
nets: {SDAT_O[16] SDAT_O[16]_INST_0/O}, {SDAT_O[16]_INST_0_i_1_n_0 SDAT_O[16]_INST_0/I0}, {SDAT_O[16]_INST_0_i_2_n_0 SDAT_O[16]_INST_0/I1}, {ADR_I[4] SDAT_O[16]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[16]_INST_0_i_1 - 
nets: {SDAT_O[16]_INST_0_i_1_n_0 SDAT_O[16]_INST_0_i_1/O}, {Tvgdel[0] SDAT_O[16]_INST_0_i_1/I0}, {Thgdel[0] SDAT_O[16]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[16]_INST_0_i_1/I2}, {u1/stat_reg_n_0_[16] SDAT_O[16]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[16]_INST_0_i_1/I4}, {u1/ctrl_reg_n_0_[16] SDAT_O[16]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[16]_INST_0_i_2 - 
nets: {SDAT_O[16]_INST_0_i_2_n_0 SDAT_O[16]_INST_0_i_2/O}, {CBAR[16] SDAT_O[16]_INST_0_i_2/I0}, {VBARb[16] SDAT_O[16]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[16]_INST_0_i_2/I2}, {VBARa[16] SDAT_O[16]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[16]_INST_0_i_2/I4}, {Thlen[0] SDAT_O[16]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[17]_INST_0 - 
nets: {SDAT_O[17] SDAT_O[17]_INST_0/O}, {SDAT_O[17]_INST_0_i_1_n_0 SDAT_O[17]_INST_0/I0}, {SDAT_O[17]_INST_0_i_2_n_0 SDAT_O[17]_INST_0/I1}, {ADR_I[4] SDAT_O[17]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[17]_INST_0_i_1 - 
nets: {SDAT_O[17]_INST_0_i_1_n_0 SDAT_O[17]_INST_0_i_1/O}, {Tvgdel[1] SDAT_O[17]_INST_0_i_1/I0}, {Thgdel[1] SDAT_O[17]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[17]_INST_0_i_1/I2}, {u1/stat_reg_n_0_[17] SDAT_O[17]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[17]_INST_0_i_1/I4}, {u1/ctrl_reg_n_0_[17] SDAT_O[17]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[17]_INST_0_i_2 - 
nets: {SDAT_O[17]_INST_0_i_2_n_0 SDAT_O[17]_INST_0_i_2/O}, {CBAR[17] SDAT_O[17]_INST_0_i_2/I0}, {VBARb[17] SDAT_O[17]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[17]_INST_0_i_2/I2}, {VBARa[17] SDAT_O[17]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[17]_INST_0_i_2/I4}, {Thlen[1] SDAT_O[17]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[18]_INST_0 - 
nets: {SDAT_O[18] SDAT_O[18]_INST_0/O}, {SDAT_O[18]_INST_0_i_1_n_0 SDAT_O[18]_INST_0/I0}, {SDAT_O[18]_INST_0_i_2_n_0 SDAT_O[18]_INST_0/I1}, {ADR_I[4] SDAT_O[18]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[18]_INST_0_i_1 - 
nets: {SDAT_O[18]_INST_0_i_1_n_0 SDAT_O[18]_INST_0_i_1/O}, {Tvgdel[2] SDAT_O[18]_INST_0_i_1/I0}, {Thgdel[2] SDAT_O[18]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[18]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[18] SDAT_O[18]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[18]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[18]_INST_0_i_2 - 
nets: {SDAT_O[18]_INST_0_i_2_n_0 SDAT_O[18]_INST_0_i_2/O}, {CBAR[18] SDAT_O[18]_INST_0_i_2/I0}, {VBARb[18] SDAT_O[18]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[18]_INST_0_i_2/I2}, {VBARa[18] SDAT_O[18]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[18]_INST_0_i_2/I4}, {Thlen[2] SDAT_O[18]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[19]_INST_0 - 
nets: {SDAT_O[19] SDAT_O[19]_INST_0/O}, {SDAT_O[19]_INST_0_i_1_n_0 SDAT_O[19]_INST_0/I0}, {SDAT_O[19]_INST_0_i_2_n_0 SDAT_O[19]_INST_0/I1}, {ADR_I[4] SDAT_O[19]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[19]_INST_0_i_1 - 
nets: {SDAT_O[19]_INST_0_i_1_n_0 SDAT_O[19]_INST_0_i_1/O}, {Tvgdel[3] SDAT_O[19]_INST_0_i_1/I0}, {Thgdel[3] SDAT_O[19]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[19]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[19] SDAT_O[19]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[19]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X72Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[19]_INST_0_i_2 - 
nets: {SDAT_O[19]_INST_0_i_2_n_0 SDAT_O[19]_INST_0_i_2/O}, {CBAR[19] SDAT_O[19]_INST_0_i_2/I0}, {VBARb[19] SDAT_O[19]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[19]_INST_0_i_2/I2}, {VBARa[19] SDAT_O[19]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[19]_INST_0_i_2/I4}, {Thlen[3] SDAT_O[19]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[1]_INST_0 - 
nets: {SDAT_O[1] SDAT_O[1]_INST_0/O}, {ADR_I[3] SDAT_O[1]_INST_0/I0}, {ADR_I[2] SDAT_O[1]_INST_0/I1}, {Tvlen[1] SDAT_O[1]_INST_0/I2}, {ADR_I[4] SDAT_O[1]_INST_0/I3}, {SDAT_O[1]_INST_0_i_1_n_0 SDAT_O[1]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h10FF1000, 
LOC: SLICE_X69Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[1]_INST_0_i_1 - 
nets: {SDAT_O[1]_INST_0_i_1_n_0 SDAT_O[1]_INST_0_i_1/O}, {Tvgate[1] SDAT_O[1]_INST_0_i_1/I0}, {Thgate[1] SDAT_O[1]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[1]_INST_0_i_1/I2}, {u1/LUINT SDAT_O[1]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[1]_INST_0_i_1/I4}, {u1/VIE SDAT_O[1]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[20]_INST_0 - 
nets: {SDAT_O[20] SDAT_O[20]_INST_0/O}, {SDAT_O[20]_INST_0_i_1_n_0 SDAT_O[20]_INST_0/I0}, {SDAT_O[20]_INST_0_i_2_n_0 SDAT_O[20]_INST_0/I1}, {ADR_I[4] SDAT_O[20]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[20]_INST_0_i_1 - 
nets: {SDAT_O[20]_INST_0_i_1_n_0 SDAT_O[20]_INST_0_i_1/O}, {Tvgdel[4] SDAT_O[20]_INST_0_i_1/I0}, {Thgdel[4] SDAT_O[20]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[20]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[20] SDAT_O[20]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[20]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X71Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[20]_INST_0_i_2 - 
nets: {SDAT_O[20]_INST_0_i_2_n_0 SDAT_O[20]_INST_0_i_2/O}, {CBAR[20] SDAT_O[20]_INST_0_i_2/I0}, {VBARb[20] SDAT_O[20]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[20]_INST_0_i_2/I2}, {VBARa[20] SDAT_O[20]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[20]_INST_0_i_2/I4}, {Thlen[4] SDAT_O[20]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[21]_INST_0 - 
nets: {SDAT_O[21] SDAT_O[21]_INST_0/O}, {SDAT_O[21]_INST_0_i_1_n_0 SDAT_O[21]_INST_0/I0}, {SDAT_O[21]_INST_0_i_2_n_0 SDAT_O[21]_INST_0/I1}, {ADR_I[4] SDAT_O[21]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[21]_INST_0_i_1 - 
nets: {SDAT_O[21]_INST_0_i_1_n_0 SDAT_O[21]_INST_0_i_1/O}, {Tvgdel[5] SDAT_O[21]_INST_0_i_1/I0}, {Thgdel[5] SDAT_O[21]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[21]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[21] SDAT_O[21]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[21]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[21]_INST_0_i_2 - 
nets: {SDAT_O[21]_INST_0_i_2_n_0 SDAT_O[21]_INST_0_i_2/O}, {CBAR[21] SDAT_O[21]_INST_0_i_2/I0}, {VBARb[21] SDAT_O[21]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[21]_INST_0_i_2/I2}, {VBARa[21] SDAT_O[21]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[21]_INST_0_i_2/I4}, {Thlen[5] SDAT_O[21]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[22]_INST_0 - 
nets: {SDAT_O[22] SDAT_O[22]_INST_0/O}, {SDAT_O[22]_INST_0_i_1_n_0 SDAT_O[22]_INST_0/I0}, {SDAT_O[22]_INST_0_i_2_n_0 SDAT_O[22]_INST_0/I1}, {ADR_I[4] SDAT_O[22]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[22]_INST_0_i_1 - 
nets: {SDAT_O[22]_INST_0_i_1_n_0 SDAT_O[22]_INST_0_i_1/O}, {Tvgdel[6] SDAT_O[22]_INST_0_i_1/I0}, {Thgdel[6] SDAT_O[22]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[22]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[22] SDAT_O[22]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[22]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X68Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[22]_INST_0_i_2 - 
nets: {SDAT_O[22]_INST_0_i_2_n_0 SDAT_O[22]_INST_0_i_2/O}, {CBAR[22] SDAT_O[22]_INST_0_i_2/I0}, {VBARb[22] SDAT_O[22]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[22]_INST_0_i_2/I2}, {VBARa[22] SDAT_O[22]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[22]_INST_0_i_2/I4}, {Thlen[6] SDAT_O[22]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[23]_INST_0 - 
nets: {SDAT_O[23] SDAT_O[23]_INST_0/O}, {SDAT_O[23]_INST_0_i_1_n_0 SDAT_O[23]_INST_0/I0}, {SDAT_O[23]_INST_0_i_2_n_0 SDAT_O[23]_INST_0/I1}, {ADR_I[4] SDAT_O[23]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[23]_INST_0_i_1 - 
nets: {SDAT_O[23]_INST_0_i_1_n_0 SDAT_O[23]_INST_0_i_1/O}, {Tvgdel[7] SDAT_O[23]_INST_0_i_1/I0}, {Thgdel[7] SDAT_O[23]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[23]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[23] SDAT_O[23]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[23]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X74Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[23]_INST_0_i_2 - 
nets: {SDAT_O[23]_INST_0_i_2_n_0 SDAT_O[23]_INST_0_i_2/O}, {CBAR[23] SDAT_O[23]_INST_0_i_2/I0}, {VBARb[23] SDAT_O[23]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[23]_INST_0_i_2/I2}, {VBARa[23] SDAT_O[23]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[23]_INST_0_i_2/I4}, {Thlen[7] SDAT_O[23]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[24]_INST_0 - 
nets: {SDAT_O[24] SDAT_O[24]_INST_0/O}, {SDAT_O[24]_INST_0_i_1_n_0 SDAT_O[24]_INST_0/I0}, {SDAT_O[24]_INST_0_i_2_n_0 SDAT_O[24]_INST_0/I1}, {ADR_I[4] SDAT_O[24]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[24]_INST_0_i_1 - 
nets: {SDAT_O[24]_INST_0_i_1_n_0 SDAT_O[24]_INST_0_i_1/O}, {Tvsync[0] SDAT_O[24]_INST_0_i_1/I0}, {Thsync[0] SDAT_O[24]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[24]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[24] SDAT_O[24]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[24]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[24]_INST_0_i_2 - 
nets: {SDAT_O[24]_INST_0_i_2_n_0 SDAT_O[24]_INST_0_i_2/O}, {CBAR[24] SDAT_O[24]_INST_0_i_2/I0}, {VBARb[24] SDAT_O[24]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[24]_INST_0_i_2/I2}, {VBARa[24] SDAT_O[24]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[24]_INST_0_i_2/I4}, {Thlen[8] SDAT_O[24]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[25]_INST_0 - 
nets: {SDAT_O[25] SDAT_O[25]_INST_0/O}, {SDAT_O[25]_INST_0_i_1_n_0 SDAT_O[25]_INST_0/I0}, {SDAT_O[25]_INST_0_i_2_n_0 SDAT_O[25]_INST_0/I1}, {ADR_I[4] SDAT_O[25]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[25]_INST_0_i_1 - 
nets: {SDAT_O[25]_INST_0_i_1_n_0 SDAT_O[25]_INST_0_i_1/O}, {Tvsync[1] SDAT_O[25]_INST_0_i_1/I0}, {Thsync[1] SDAT_O[25]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[25]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[25] SDAT_O[25]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[25]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X68Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[25]_INST_0_i_2 - 
nets: {SDAT_O[25]_INST_0_i_2_n_0 SDAT_O[25]_INST_0_i_2/O}, {CBAR[25] SDAT_O[25]_INST_0_i_2/I0}, {VBARb[25] SDAT_O[25]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[25]_INST_0_i_2/I2}, {VBARa[25] SDAT_O[25]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[25]_INST_0_i_2/I4}, {Thlen[9] SDAT_O[25]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[26]_INST_0 - 
nets: {SDAT_O[26] SDAT_O[26]_INST_0/O}, {SDAT_O[26]_INST_0_i_1_n_0 SDAT_O[26]_INST_0/I0}, {SDAT_O[26]_INST_0_i_2_n_0 SDAT_O[26]_INST_0/I1}, {ADR_I[4] SDAT_O[26]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[26]_INST_0_i_1 - 
nets: {SDAT_O[26]_INST_0_i_1_n_0 SDAT_O[26]_INST_0_i_1/O}, {Tvsync[2] SDAT_O[26]_INST_0_i_1/I0}, {Thsync[2] SDAT_O[26]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[26]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[26] SDAT_O[26]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[26]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[26]_INST_0_i_2 - 
nets: {SDAT_O[26]_INST_0_i_2_n_0 SDAT_O[26]_INST_0_i_2/O}, {CBAR[26] SDAT_O[26]_INST_0_i_2/I0}, {VBARb[26] SDAT_O[26]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[26]_INST_0_i_2/I2}, {VBARa[26] SDAT_O[26]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[26]_INST_0_i_2/I4}, {Thlen[10] SDAT_O[26]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[27]_INST_0 - 
nets: {SDAT_O[27] SDAT_O[27]_INST_0/O}, {SDAT_O[27]_INST_0_i_1_n_0 SDAT_O[27]_INST_0/I0}, {SDAT_O[27]_INST_0_i_2_n_0 SDAT_O[27]_INST_0/I1}, {ADR_I[4] SDAT_O[27]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[27]_INST_0_i_1 - 
nets: {SDAT_O[27]_INST_0_i_1_n_0 SDAT_O[27]_INST_0_i_1/O}, {Tvsync[3] SDAT_O[27]_INST_0_i_1/I0}, {Thsync[3] SDAT_O[27]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[27]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[27] SDAT_O[27]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[27]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[27]_INST_0_i_2 - 
nets: {SDAT_O[27]_INST_0_i_2_n_0 SDAT_O[27]_INST_0_i_2/O}, {CBAR[27] SDAT_O[27]_INST_0_i_2/I0}, {VBARb[27] SDAT_O[27]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[27]_INST_0_i_2/I2}, {VBARa[27] SDAT_O[27]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[27]_INST_0_i_2/I4}, {Thlen[11] SDAT_O[27]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[28]_INST_0 - 
nets: {SDAT_O[28] SDAT_O[28]_INST_0/O}, {SDAT_O[28]_INST_0_i_1_n_0 SDAT_O[28]_INST_0/I0}, {SDAT_O[28]_INST_0_i_2_n_0 SDAT_O[28]_INST_0/I1}, {ADR_I[4] SDAT_O[28]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[28]_INST_0_i_1 - 
nets: {SDAT_O[28]_INST_0_i_1_n_0 SDAT_O[28]_INST_0_i_1/O}, {Tvsync[4] SDAT_O[28]_INST_0_i_1/I0}, {Thsync[4] SDAT_O[28]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[28]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[28] SDAT_O[28]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[28]_INST_0_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[28]_INST_0_i_2 - 
nets: {SDAT_O[28]_INST_0_i_2_n_0 SDAT_O[28]_INST_0_i_2/O}, {CBAR[28] SDAT_O[28]_INST_0_i_2/I0}, {VBARb[28] SDAT_O[28]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[28]_INST_0_i_2/I2}, {VBARa[28] SDAT_O[28]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[28]_INST_0_i_2/I4}, {Thlen[12] SDAT_O[28]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[29]_INST_0 - 
nets: {SDAT_O[29] SDAT_O[29]_INST_0/O}, {SDAT_O[29]_INST_0_i_1_n_0 SDAT_O[29]_INST_0/I0}, {SDAT_O[29]_INST_0_i_2_n_0 SDAT_O[29]_INST_0/I1}, {ADR_I[4] SDAT_O[29]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[29]_INST_0_i_1 - 
nets: {SDAT_O[29]_INST_0_i_1_n_0 SDAT_O[29]_INST_0_i_1/O}, {Tvsync[5] SDAT_O[29]_INST_0_i_1/I0}, {Thsync[5] SDAT_O[29]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[29]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[29] SDAT_O[29]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[29]_INST_0_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[29]_INST_0_i_2 - 
nets: {SDAT_O[29]_INST_0_i_2_n_0 SDAT_O[29]_INST_0_i_2/O}, {CBAR[29] SDAT_O[29]_INST_0_i_2/I0}, {VBARb[29] SDAT_O[29]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[29]_INST_0_i_2/I2}, {VBARa[29] SDAT_O[29]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[29]_INST_0_i_2/I4}, {Thlen[13] SDAT_O[29]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[2]_INST_0 - 
nets: {SDAT_O[2] SDAT_O[2]_INST_0/O}, {SDAT_O[2]_INST_0_i_1_n_0 SDAT_O[2]_INST_0/I0}, {SDAT_O[2]_INST_0_i_2_n_0 SDAT_O[2]_INST_0/I1}, {ADR_I[4] SDAT_O[2]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[2]_INST_0_i_1 - 
nets: {SDAT_O[2]_INST_0_i_1_n_0 SDAT_O[2]_INST_0_i_1/O}, {Tvgate[2] SDAT_O[2]_INST_0_i_1/I0}, {Thgate[2] SDAT_O[2]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[2]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[2] SDAT_O[2]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[2]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[2]_INST_0_i_2 - 
nets: {SDAT_O[2]_INST_0_i_2_n_0 SDAT_O[2]_INST_0_i_2/O}, {VBARb[2] SDAT_O[2]_INST_0_i_2/I0}, {ADR_I[3] SDAT_O[2]_INST_0_i_2/I1}, {VBARa[2] SDAT_O[2]_INST_0_i_2/I2}, {ADR_I[2] SDAT_O[2]_INST_0_i_2/I3}, {Tvlen[2] SDAT_O[2]_INST_0_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[30]_INST_0 - 
nets: {SDAT_O[30] SDAT_O[30]_INST_0/O}, {SDAT_O[30]_INST_0_i_1_n_0 SDAT_O[30]_INST_0/I0}, {SDAT_O[30]_INST_0_i_2_n_0 SDAT_O[30]_INST_0/I1}, {ADR_I[4] SDAT_O[30]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[30]_INST_0_i_1 - 
nets: {SDAT_O[30]_INST_0_i_1_n_0 SDAT_O[30]_INST_0_i_1/O}, {Tvsync[6] SDAT_O[30]_INST_0_i_1/I0}, {Thsync[6] SDAT_O[30]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[30]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[30] SDAT_O[30]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[30]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[30]_INST_0_i_2 - 
nets: {SDAT_O[30]_INST_0_i_2_n_0 SDAT_O[30]_INST_0_i_2/O}, {CBAR[30] SDAT_O[30]_INST_0_i_2/I0}, {VBARb[30] SDAT_O[30]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[30]_INST_0_i_2/I2}, {VBARa[30] SDAT_O[30]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[30]_INST_0_i_2/I4}, {Thlen[14] SDAT_O[30]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[31]_INST_0 - 
nets: {SDAT_O[31] SDAT_O[31]_INST_0/O}, {SDAT_O[31]_INST_0_i_1_n_0 SDAT_O[31]_INST_0/I0}, {SDAT_O[31]_INST_0_i_2_n_0 SDAT_O[31]_INST_0/I1}, {ADR_I[4] SDAT_O[31]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[31]_INST_0_i_1 - 
nets: {SDAT_O[31]_INST_0_i_1_n_0 SDAT_O[31]_INST_0_i_1/O}, {Tvsync[7] SDAT_O[31]_INST_0_i_1/I0}, {Thsync[7] SDAT_O[31]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[31]_INST_0_i_1/I2}, {u1/ctrl_reg_n_0_[31] SDAT_O[31]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[31]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X71Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[31]_INST_0_i_2 - 
nets: {SDAT_O[31]_INST_0_i_2_n_0 SDAT_O[31]_INST_0_i_2/O}, {CBAR[31] SDAT_O[31]_INST_0_i_2/I0}, {VBARb[31] SDAT_O[31]_INST_0_i_2/I1}, {ADR_I[3] SDAT_O[31]_INST_0_i_2/I2}, {VBARa[31] SDAT_O[31]_INST_0_i_2/I3}, {ADR_I[2] SDAT_O[31]_INST_0_i_2/I4}, {Thlen[15] SDAT_O[31]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[3]_INST_0 - 
nets: {SDAT_O[3] SDAT_O[3]_INST_0/O}, {SDAT_O[3]_INST_0_i_1_n_0 SDAT_O[3]_INST_0/I0}, {SDAT_O[3]_INST_0_i_2_n_0 SDAT_O[3]_INST_0/I1}, {ADR_I[4] SDAT_O[3]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[3]_INST_0_i_1 - 
nets: {SDAT_O[3]_INST_0_i_1_n_0 SDAT_O[3]_INST_0_i_1/O}, {Tvgate[3] SDAT_O[3]_INST_0_i_1/I0}, {Thgate[3] SDAT_O[3]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[3]_INST_0_i_1/I2}, {u1/BSIE SDAT_O[3]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[3]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X68Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[3]_INST_0_i_2 - 
nets: {SDAT_O[3]_INST_0_i_2_n_0 SDAT_O[3]_INST_0_i_2/O}, {VBARb[3] SDAT_O[3]_INST_0_i_2/I0}, {ADR_I[3] SDAT_O[3]_INST_0_i_2/I1}, {VBARa[3] SDAT_O[3]_INST_0_i_2/I2}, {ADR_I[2] SDAT_O[3]_INST_0_i_2/I3}, {Tvlen[3] SDAT_O[3]_INST_0_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X68Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[4]_INST_0 - 
nets: {SDAT_O[4] SDAT_O[4]_INST_0/O}, {SDAT_O[4]_INST_0_i_1_n_0 SDAT_O[4]_INST_0/I0}, {SDAT_O[4]_INST_0_i_2_n_0 SDAT_O[4]_INST_0/I1}, {ADR_I[4] SDAT_O[4]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[4]_INST_0_i_1 - 
nets: {SDAT_O[4]_INST_0_i_1_n_0 SDAT_O[4]_INST_0_i_1/O}, {Tvgate[4] SDAT_O[4]_INST_0_i_1/I0}, {Thgate[4] SDAT_O[4]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[4]_INST_0_i_1/I2}, {u1/VINT SDAT_O[4]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[4]_INST_0_i_1/I4}, {ctrl_vbsw SDAT_O[4]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[4]_INST_0_i_2 - 
nets: {SDAT_O[4]_INST_0_i_2_n_0 SDAT_O[4]_INST_0_i_2/O}, {VBARb[4] SDAT_O[4]_INST_0_i_2/I0}, {ADR_I[3] SDAT_O[4]_INST_0_i_2/I1}, {VBARa[4] SDAT_O[4]_INST_0_i_2/I2}, {ADR_I[2] SDAT_O[4]_INST_0_i_2/I3}, {Tvlen[4] SDAT_O[4]_INST_0_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X72Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[5]_INST_0 - 
nets: {SDAT_O[5] SDAT_O[5]_INST_0/O}, {SDAT_O[5]_INST_0_i_1_n_0 SDAT_O[5]_INST_0/I0}, {SDAT_O[5]_INST_0_i_2_n_0 SDAT_O[5]_INST_0/I1}, {ADR_I[4] SDAT_O[5]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[5]_INST_0_i_1 - 
nets: {SDAT_O[5]_INST_0_i_1_n_0 SDAT_O[5]_INST_0_i_1/O}, {Tvgate[5] SDAT_O[5]_INST_0_i_1/I0}, {Thgate[5] SDAT_O[5]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[5]_INST_0_i_1/I2}, {u1/HINT SDAT_O[5]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[5]_INST_0_i_1/I4}, {ctrl_cbsw SDAT_O[5]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[5]_INST_0_i_2 - 
nets: {SDAT_O[5]_INST_0_i_2_n_0 SDAT_O[5]_INST_0_i_2/O}, {VBARb[5] SDAT_O[5]_INST_0_i_2/I0}, {ADR_I[3] SDAT_O[5]_INST_0_i_2/I1}, {VBARa[5] SDAT_O[5]_INST_0_i_2/I2}, {ADR_I[2] SDAT_O[5]_INST_0_i_2/I3}, {Tvlen[5] SDAT_O[5]_INST_0_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[6]_INST_0 - 
nets: {SDAT_O[6] SDAT_O[6]_INST_0/O}, {SDAT_O[6]_INST_0_i_1_n_0 SDAT_O[6]_INST_0/I0}, {SDAT_O[6]_INST_0_i_2_n_0 SDAT_O[6]_INST_0/I1}, {ADR_I[4] SDAT_O[6]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[6]_INST_0_i_1 - 
nets: {SDAT_O[6]_INST_0_i_1_n_0 SDAT_O[6]_INST_0_i_1/O}, {Tvgate[6] SDAT_O[6]_INST_0_i_1/I0}, {Thgate[6] SDAT_O[6]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[6]_INST_0_i_1/I2}, {u1/BSINT SDAT_O[6]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[6]_INST_0_i_1/I4}, {u1/ctrl_reg_n_0_[6] SDAT_O[6]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SDAT_O[6]_INST_0_i_2 - 
nets: {SDAT_O[6]_INST_0_i_2_n_0 SDAT_O[6]_INST_0_i_2/O}, {VBARb[6] SDAT_O[6]_INST_0_i_2/I0}, {ADR_I[3] SDAT_O[6]_INST_0_i_2/I1}, {VBARa[6] SDAT_O[6]_INST_0_i_2/I2}, {ADR_I[2] SDAT_O[6]_INST_0_i_2/I3}, {Tvlen[6] SDAT_O[6]_INST_0_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X69Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[7]_INST_0 - 
nets: {SDAT_O[7] SDAT_O[7]_INST_0/O}, {SDAT_O[7]_INST_0_i_1_n_0 SDAT_O[7]_INST_0/I0}, {SDAT_O[7]_INST_0_i_2_n_0 SDAT_O[7]_INST_0/I1}, {ADR_I[4] SDAT_O[7]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[7]_INST_0_i_1 - 
nets: {SDAT_O[7]_INST_0_i_1_n_0 SDAT_O[7]_INST_0_i_1/O}, {Tvgate[7] SDAT_O[7]_INST_0_i_1/I0}, {Thgate[7] SDAT_O[7]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[7]_INST_0_i_1/I2}, {ctrl_vbl[0] SDAT_O[7]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[7]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X67Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[7]_INST_0_i_2 - 
nets: {SDAT_O[7]_INST_0_i_2_n_0 SDAT_O[7]_INST_0_i_2/O}, {VBARb[7] SDAT_O[7]_INST_0_i_2/I0}, {ADR_I[3] SDAT_O[7]_INST_0_i_2/I1}, {VBARa[7] SDAT_O[7]_INST_0_i_2/I2}, {ADR_I[2] SDAT_O[7]_INST_0_i_2/I3}, {Tvlen[7] SDAT_O[7]_INST_0_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X67Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[8]_INST_0 - 
nets: {SDAT_O[8] SDAT_O[8]_INST_0/O}, {SDAT_O[8]_INST_0_i_1_n_0 SDAT_O[8]_INST_0/I0}, {SDAT_O[8]_INST_0_i_2_n_0 SDAT_O[8]_INST_0/I1}, {ADR_I[4] SDAT_O[8]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[8]_INST_0_i_1 - 
nets: {SDAT_O[8]_INST_0_i_1_n_0 SDAT_O[8]_INST_0_i_1/O}, {Tvgate[8] SDAT_O[8]_INST_0_i_1/I0}, {Thgate[8] SDAT_O[8]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[8]_INST_0_i_1/I2}, {ctrl_vbl[1] SDAT_O[8]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[8]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X70Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[8]_INST_0_i_2 - 
nets: {SDAT_O[8]_INST_0_i_2_n_0 SDAT_O[8]_INST_0_i_2/O}, {VBARb[8] SDAT_O[8]_INST_0_i_2/I0}, {ADR_I[3] SDAT_O[8]_INST_0_i_2/I1}, {VBARa[8] SDAT_O[8]_INST_0_i_2/I2}, {ADR_I[2] SDAT_O[8]_INST_0_i_2/I3}, {Tvlen[8] SDAT_O[8]_INST_0_i_2/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X70Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[9]_INST_0 - 
nets: {SDAT_O[9] SDAT_O[9]_INST_0/O}, {SDAT_O[9]_INST_0_i_1_n_0 SDAT_O[9]_INST_0/I0}, {SDAT_O[9]_INST_0_i_2_n_0 SDAT_O[9]_INST_0/I1}, {ADR_I[4] SDAT_O[9]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

SDAT_O[9]_INST_0_i_1 - 
nets: {SDAT_O[9]_INST_0_i_1_n_0 SDAT_O[9]_INST_0_i_1/O}, {Tvgate[9] SDAT_O[9]_INST_0_i_1/I0}, {Thgate[9] SDAT_O[9]_INST_0_i_1/I1}, {ADR_I[3] SDAT_O[9]_INST_0_i_1/I2}, {ctrl_cd[0] SDAT_O[9]_INST_0_i_1/I3}, {ADR_I[2] SDAT_O[9]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X70Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

SDAT_O[9]_INST_0_i_2 - 
nets: {SDAT_O[9]_INST_0_i_2_n_0 SDAT_O[9]_INST_0_i_2/O}, {VBARb[9] SDAT_O[9]_INST_0_i_2/I0}, {ADR_I[3] SDAT_O[9]_INST_0_i_2/I1}, {VBARa[9] SDAT_O[9]_INST_0_i_2/I2}, {ADR_I[2] SDAT_O[9]_INST_0_i_2/I3}, {Tvlen[9] SDAT_O[9]_INST_0_i_2/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X70Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

VBARa[31]_i_1 - 
nets: {VBARa[31]_i_1_n_0 VBARa[31]_i_1/O}, {RST_I VBARa[31]_i_1/I0}, {ADR_I[3] VBARa[31]_i_1/I1}, {ADR_I[4] VBARa[31]_i_1/I2}, {ADR_I[2] VBARa[31]_i_1/I3}, {ctrl[31]_i_3_n_0 VBARa[31]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hBAAAAAAA, 
LOC: SLICE_X70Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

VBARb[31]_i_1 - 
nets: {VBARb[31]_i_1_n_0 VBARb[31]_i_1/O}, {RST_I VBARb[31]_i_1/I0}, {ADR_I[3] VBARb[31]_i_1/I1}, {ADR_I[2] VBARb[31]_i_1/I2}, {ADR_I[4] VBARb[31]_i_1/I3}, {ctrl[31]_i_3_n_0 VBARb[31]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAEAAAAAA, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

VSYNC_i_1 - 
nets: {ivsync VSYNC_i_1/O}, {ctrl_vsl VSYNC_i_1/I0}, {u3/tblk.vtgen/iVsync VSYNC_i_1/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X70Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

VSYNC_reg - 
nets: {VSYNC VSYNC_reg/Q}, {PCLK VSYNC_reg/C}, {<const1> VSYNC_reg/CE}, {ivsync VSYNC_reg/D}, {<const0> VSYNC_reg/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

WB_block.CAB_O_i_1 - 
nets: {WB_block.CAB_O_i_1_n_0 WB_block.CAB_O_i_1/O}, {RST_I WB_block.CAB_O_i_1/I0}, {u2/vmem_acc WB_block.CAB_O_i_1/I1}, {u2/ImDoneStrb WB_block.CAB_O_i_1/I2}, {u2/hfull WB_block.CAB_O_i_1/I3}, {WB_block.CAB_O_i_2_n_0 WB_block.CAB_O_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00045555, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.CAB_O_i_2 - 
nets: {WB_block.CAB_O_i_2_n_0 WB_block.CAB_O_i_2/O}, {u2/WB_block.burst_cnt_reg_n_0_[2] WB_block.CAB_O_i_2/I0}, {u2/WB_block.burst_cnt_reg_n_0_[1] WB_block.CAB_O_i_2/I1}, {u2/WB_block.burst_cnt_reg_n_0_[0] WB_block.CAB_O_i_2/I2}, {ACK_I WB_block.CAB_O_i_2/I3}, {u2/vmem_acc WB_block.CAB_O_i_2/I4}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 32'h0100FFFF, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.CYC_O_i_1 - 
nets: {WB_block.CYC_O_i_1_n_0 WB_block.CYC_O_i_1/O}, {RST_I WB_block.CYC_O_i_1/I0}, {u2/clut_req WB_block.CYC_O_i_1/I1}, {u2/clut_acc WB_block.CYC_O_i_1/I2}, {ACK_I WB_block.CYC_O_i_1/I3}, {WB_block.CYC_O_i_3_n_0 WB_block.CYC_O_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00405555, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.CYC_O_i_2 - 
nets: {WB_block.CYC_O_i_2_n_0 WB_block.CYC_O_i_2/O}, {NRESET WB_block.CYC_O_i_2/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X74Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

WB_block.CYC_O_i_3 - 
nets: {WB_block.CYC_O_i_3_n_0 WB_block.CYC_O_i_3/O}, {WB_block.CAB_O_i_2_n_0 WB_block.CYC_O_i_3/I0}, {u2/hfull WB_block.CYC_O_i_3/I1}, {u2/dImDone WB_block.CYC_O_i_3/I2}, {u2/ImDone0_carry__2_n_0 WB_block.CYC_O_i_3/I3}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.CYC_O_i_3/I4}, {u2/vmem_acc WB_block.CYC_O_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8888888AAAAAAAAA, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.burst_cnt[0]_i_1 - 
nets: {WB_block.burst_cnt[0]_i_1_n_0 WB_block.burst_cnt[0]_i_1/O}, {ctrl_vbl[1] WB_block.burst_cnt[0]_i_1/I0}, {ctrl_vbl[0] WB_block.burst_cnt[0]_i_1/I1}, {WB_block.CAB_O_i_2_n_0 WB_block.burst_cnt[0]_i_1/I2}, {ACK_I WB_block.burst_cnt[0]_i_1/I3}, {u2/vmem_acc WB_block.burst_cnt[0]_i_1/I4}, {u2/WB_block.burst_cnt_reg_n_0_[0] WB_block.burst_cnt[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hE0FFE0E0EF00EFEF, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.burst_cnt[1]_i_1 - 
nets: {WB_block.burst_cnt[1]_i_1_n_0 WB_block.burst_cnt[1]_i_1/O}, {ctrl_vbl[1] WB_block.burst_cnt[1]_i_1/I0}, {u2/WB_block.burst_cnt_reg_n_0_[2] WB_block.burst_cnt[1]_i_1/I1}, {u2/WB_block.burst_cnt_reg_n_0_[0] WB_block.burst_cnt[1]_i_1/I2}, {ACK_I WB_block.burst_cnt[1]_i_1/I3}, {u2/vmem_acc WB_block.burst_cnt[1]_i_1/I4}, {u2/WB_block.burst_cnt_reg_n_0_[1] WB_block.burst_cnt[1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF0FFAAAA0E00AAAA, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.burst_cnt[2]_i_1 - 
nets: {WB_block.burst_cnt[2]_i_1_n_0 WB_block.burst_cnt[2]_i_1/O}, {ctrl_vbl[1] WB_block.burst_cnt[2]_i_1/I0}, {ctrl_vbl[0] WB_block.burst_cnt[2]_i_1/I1}, {WB_block.burst_cnt[2]_i_2_n_0 WB_block.burst_cnt[2]_i_1/I2}, {ACK_I WB_block.burst_cnt[2]_i_1/I3}, {u2/vmem_acc WB_block.burst_cnt[2]_i_1/I4}, {u2/WB_block.burst_cnt_reg_n_0_[2] WB_block.burst_cnt[2]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF0FF888808008888, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.burst_cnt[2]_i_2 - 
nets: {WB_block.burst_cnt[2]_i_2_n_0 WB_block.burst_cnt[2]_i_2/O}, {u2/WB_block.burst_cnt_reg_n_0_[0] WB_block.burst_cnt[2]_i_2/I0}, {u2/WB_block.burst_cnt_reg_n_0_[1] WB_block.burst_cnt[2]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

WB_block.clut_acc_i_1 - 
nets: {u2/clut_acc0 WB_block.clut_acc_i_1/O}, {u2/clut_acc WB_block.clut_acc_i_1/I0}, {u2/vmem_acc WB_block.clut_acc_i_1/I1}, {u2/clut_req WB_block.clut_acc_i_1/I2}, {u2/hfull WB_block.clut_acc_i_1/I3}, {u2/ImDoneStrb WB_block.clut_acc_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB0B0B0A0, 
LOC: SLICE_X64Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.dImDoneStrb_i_1 - 
nets: {u2/ImDoneStrb WB_block.dImDoneStrb_i_1/O}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.dImDoneStrb_i_1/I0}, {u2/ImDone0_carry__2_n_0 WB_block.dImDoneStrb_i_1/I1}, {u2/dImDone WB_block.dImDoneStrb_i_1/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

WB_block.dImDone_i_1 - 
nets: {u2/p_11_in WB_block.dImDone_i_1/O}, {u2/ImDone0_carry__2_n_0 WB_block.dImDone_i_1/I0}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.dImDone_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X67Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

WB_block.hgate_cnt[0]_i_1 - 
nets: {WB_block.hgate_cnt[0]_i_1_n_0 WB_block.hgate_cnt[0]_i_1/O}, {Thgate[0] WB_block.hgate_cnt[0]_i_1/I0}, {u2/hgate_cnt[0] WB_block.hgate_cnt[0]_i_1/I1}, {ctrl_ven WB_block.hgate_cnt[0]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[0]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h3AAA, 
LOC: SLICE_X62Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[10]_i_1 - 
nets: {WB_block.hgate_cnt[10]_i_1_n_0 WB_block.hgate_cnt[10]_i_1/O}, {u2/ImDone0__29[10] WB_block.hgate_cnt[10]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[10]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[10]_i_1/I2}, {Thgate[10] WB_block.hgate_cnt[10]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X60Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[11]_i_1 - 
nets: {WB_block.hgate_cnt[11]_i_1_n_0 WB_block.hgate_cnt[11]_i_1/O}, {u2/ImDone0__29[11] WB_block.hgate_cnt[11]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[11]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[11]_i_1/I2}, {Thgate[11] WB_block.hgate_cnt[11]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X60Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[12]_i_1 - 
nets: {WB_block.hgate_cnt[12]_i_1_n_0 WB_block.hgate_cnt[12]_i_1/O}, {u2/ImDone0__29[12] WB_block.hgate_cnt[12]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[12]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[12]_i_1/I2}, {Thgate[12] WB_block.hgate_cnt[12]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X60Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[13]_i_1 - 
nets: {WB_block.hgate_cnt[13]_i_1_n_0 WB_block.hgate_cnt[13]_i_1/O}, {u2/ImDone0__29[13] WB_block.hgate_cnt[13]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[13]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[13]_i_1/I2}, {Thgate[13] WB_block.hgate_cnt[13]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X61Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[14]_i_1 - 
nets: {WB_block.hgate_cnt[14]_i_1_n_0 WB_block.hgate_cnt[14]_i_1/O}, {u2/ImDone0__29[14] WB_block.hgate_cnt[14]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[14]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[14]_i_1/I2}, {Thgate[14] WB_block.hgate_cnt[14]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X61Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[15]_i_1 - 
nets: {WB_block.hgate_cnt[15]_i_1_n_0 WB_block.hgate_cnt[15]_i_1/O}, {u2/RGBbuf_wreq WB_block.hgate_cnt[15]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[15]_i_1/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

WB_block.hgate_cnt[15]_i_2 - 
nets: {WB_block.hgate_cnt[15]_i_2_n_0 WB_block.hgate_cnt[15]_i_2/O}, {u2/ImDone0__29[15] WB_block.hgate_cnt[15]_i_2/I0}, {ctrl_ven WB_block.hgate_cnt[15]_i_2/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[15]_i_2/I2}, {Thgate[15] WB_block.hgate_cnt[15]_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X61Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[1]_i_1 - 
nets: {WB_block.hgate_cnt[1]_i_1_n_0 WB_block.hgate_cnt[1]_i_1/O}, {u2/ImDone0__29[1] WB_block.hgate_cnt[1]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[1]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[1]_i_1/I2}, {Thgate[1] WB_block.hgate_cnt[1]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X60Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[2]_i_1 - 
nets: {WB_block.hgate_cnt[2]_i_1_n_0 WB_block.hgate_cnt[2]_i_1/O}, {u2/ImDone0__29[2] WB_block.hgate_cnt[2]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[2]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[2]_i_1/I2}, {Thgate[2] WB_block.hgate_cnt[2]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X60Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[3]_i_1 - 
nets: {WB_block.hgate_cnt[3]_i_1_n_0 WB_block.hgate_cnt[3]_i_1/O}, {u2/ImDone0__29[3] WB_block.hgate_cnt[3]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[3]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[3]_i_1/I2}, {Thgate[3] WB_block.hgate_cnt[3]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X60Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[4]_i_1 - 
nets: {WB_block.hgate_cnt[4]_i_1_n_0 WB_block.hgate_cnt[4]_i_1/O}, {u2/ImDone0__29[4] WB_block.hgate_cnt[4]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[4]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[4]_i_1/I2}, {Thgate[4] WB_block.hgate_cnt[4]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X60Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[5]_i_1 - 
nets: {WB_block.hgate_cnt[5]_i_1_n_0 WB_block.hgate_cnt[5]_i_1/O}, {u2/ImDone0__29[5] WB_block.hgate_cnt[5]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[5]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[5]_i_1/I2}, {Thgate[5] WB_block.hgate_cnt[5]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X60Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[6]_i_1 - 
nets: {WB_block.hgate_cnt[6]_i_1_n_0 WB_block.hgate_cnt[6]_i_1/O}, {u2/ImDone0__29[6] WB_block.hgate_cnt[6]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[6]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[6]_i_1/I2}, {Thgate[6] WB_block.hgate_cnt[6]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X60Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[7]_i_1 - 
nets: {WB_block.hgate_cnt[7]_i_1_n_0 WB_block.hgate_cnt[7]_i_1/O}, {u2/ImDone0__29[7] WB_block.hgate_cnt[7]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[7]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[7]_i_1/I2}, {Thgate[7] WB_block.hgate_cnt[7]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X60Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[8]_i_1 - 
nets: {WB_block.hgate_cnt[8]_i_1_n_0 WB_block.hgate_cnt[8]_i_1/O}, {u2/ImDone0__29[8] WB_block.hgate_cnt[8]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[8]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[8]_i_1/I2}, {Thgate[8] WB_block.hgate_cnt[8]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X60Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.hgate_cnt[9]_i_1 - 
nets: {WB_block.hgate_cnt[9]_i_1_n_0 WB_block.hgate_cnt[9]_i_1/O}, {u2/ImDone0__29[9] WB_block.hgate_cnt[9]_i_1/I0}, {ctrl_ven WB_block.hgate_cnt[9]_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.hgate_cnt[9]_i_1/I2}, {Thgate[9] WB_block.hgate_cnt[9]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X60Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.sel_CBA_i_1 - 
nets: {WB_block.sel_CBA_i_1_n_0 WB_block.sel_CBA_i_1/O}, {u2/dImDone WB_block.sel_CBA_i_1/I0}, {u2/ImDone0_carry__2_n_0 WB_block.sel_CBA_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.sel_CBA_i_1/I2}, {ctrl_cbsw WB_block.sel_CBA_i_1/I3}, {stat_acmp WB_block.sel_CBA_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hFEFF0100, 
LOC: SLICE_X67Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.sel_VBA_i_1 - 
nets: {WB_block.sel_VBA_i_1_n_0 WB_block.sel_VBA_i_1/O}, {u2/dImDone WB_block.sel_VBA_i_1/I0}, {u2/ImDone0_carry__2_n_0 WB_block.sel_VBA_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.sel_VBA_i_1/I2}, {ctrl_vbsw WB_block.sel_VBA_i_1/I3}, {stat_avmp WB_block.sel_VBA_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFEFF0100, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[0]_i_1 - 
nets: {WB_block.vgate_cnt[0]_i_1_n_0 WB_block.vgate_cnt[0]_i_1/O}, {Tvgate[0] WB_block.vgate_cnt[0]_i_1/I0}, {u2/vgate_cnt[0] WB_block.vgate_cnt[0]_i_1/I1}, {ctrl_ven WB_block.vgate_cnt[0]_i_1/I2}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[0]_i_1/I3}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[0]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h3A3A3AAA, 
LOC: SLICE_X65Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[10]_i_1 - 
nets: {WB_block.vgate_cnt[10]_i_1_n_0 WB_block.vgate_cnt[10]_i_1/O}, {u2/ImDone0__30[10] WB_block.vgate_cnt[10]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[10]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[10]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[10]_i_1/I3}, {Tvgate[10] WB_block.vgate_cnt[10]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[11]_i_1 - 
nets: {WB_block.vgate_cnt[11]_i_1_n_0 WB_block.vgate_cnt[11]_i_1/O}, {u2/ImDone0__30[11] WB_block.vgate_cnt[11]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[11]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[11]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[11]_i_1/I3}, {Tvgate[11] WB_block.vgate_cnt[11]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[12]_i_1 - 
nets: {WB_block.vgate_cnt[12]_i_1_n_0 WB_block.vgate_cnt[12]_i_1/O}, {u2/ImDone0__30[12] WB_block.vgate_cnt[12]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[12]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[12]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[12]_i_1/I3}, {Tvgate[12] WB_block.vgate_cnt[12]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[13]_i_1 - 
nets: {WB_block.vgate_cnt[13]_i_1_n_0 WB_block.vgate_cnt[13]_i_1/O}, {u2/ImDone0__30[13] WB_block.vgate_cnt[13]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[13]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[13]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[13]_i_1/I3}, {Tvgate[13] WB_block.vgate_cnt[13]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[14]_i_1 - 
nets: {WB_block.vgate_cnt[14]_i_1_n_0 WB_block.vgate_cnt[14]_i_1/O}, {u2/ImDone0__30[14] WB_block.vgate_cnt[14]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[14]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[14]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[14]_i_1/I3}, {Tvgate[14] WB_block.vgate_cnt[14]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[15]_i_1 - 
nets: {WB_block.vgate_cnt[15]_i_1_n_0 WB_block.vgate_cnt[15]_i_1/O}, {u2/RGBbuf_wreq WB_block.vgate_cnt[15]_i_1/I0}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[15]_i_1/I1}, {ctrl_ven WB_block.vgate_cnt[15]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h2F, 
LOC: SLICE_X67Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

WB_block.vgate_cnt[15]_i_2 - 
nets: {WB_block.vgate_cnt[15]_i_2_n_0 WB_block.vgate_cnt[15]_i_2/O}, {u2/ImDone0__30[15] WB_block.vgate_cnt[15]_i_2/I0}, {ctrl_ven WB_block.vgate_cnt[15]_i_2/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[15]_i_2/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[15]_i_2/I3}, {Tvgate[15] WB_block.vgate_cnt[15]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[1]_i_1 - 
nets: {WB_block.vgate_cnt[1]_i_1_n_0 WB_block.vgate_cnt[1]_i_1/O}, {u2/ImDone0__30[1] WB_block.vgate_cnt[1]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[1]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[1]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[1]_i_1/I3}, {Tvgate[1] WB_block.vgate_cnt[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[2]_i_1 - 
nets: {WB_block.vgate_cnt[2]_i_1_n_0 WB_block.vgate_cnt[2]_i_1/O}, {u2/ImDone0__30[2] WB_block.vgate_cnt[2]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[2]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[2]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[2]_i_1/I3}, {Tvgate[2] WB_block.vgate_cnt[2]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[3]_i_1 - 
nets: {WB_block.vgate_cnt[3]_i_1_n_0 WB_block.vgate_cnt[3]_i_1/O}, {u2/ImDone0__30[3] WB_block.vgate_cnt[3]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[3]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[3]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[3]_i_1/I3}, {Tvgate[3] WB_block.vgate_cnt[3]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[4]_i_1 - 
nets: {WB_block.vgate_cnt[4]_i_1_n_0 WB_block.vgate_cnt[4]_i_1/O}, {u2/ImDone0__30[4] WB_block.vgate_cnt[4]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[4]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[4]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[4]_i_1/I3}, {Tvgate[4] WB_block.vgate_cnt[4]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[5]_i_1 - 
nets: {WB_block.vgate_cnt[5]_i_1_n_0 WB_block.vgate_cnt[5]_i_1/O}, {u2/ImDone0__30[5] WB_block.vgate_cnt[5]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[5]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[5]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[5]_i_1/I3}, {Tvgate[5] WB_block.vgate_cnt[5]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[6]_i_1 - 
nets: {WB_block.vgate_cnt[6]_i_1_n_0 WB_block.vgate_cnt[6]_i_1/O}, {u2/ImDone0__30[6] WB_block.vgate_cnt[6]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[6]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[6]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[6]_i_1/I3}, {Tvgate[6] WB_block.vgate_cnt[6]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[7]_i_1 - 
nets: {WB_block.vgate_cnt[7]_i_1_n_0 WB_block.vgate_cnt[7]_i_1/O}, {u2/ImDone0__30[7] WB_block.vgate_cnt[7]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[7]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[7]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[7]_i_1/I3}, {Tvgate[7] WB_block.vgate_cnt[7]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[8]_i_1 - 
nets: {WB_block.vgate_cnt[8]_i_1_n_0 WB_block.vgate_cnt[8]_i_1/O}, {u2/ImDone0__30[8] WB_block.vgate_cnt[8]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[8]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[8]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[8]_i_1/I3}, {Tvgate[8] WB_block.vgate_cnt[8]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vgate_cnt[9]_i_1 - 
nets: {WB_block.vgate_cnt[9]_i_1_n_0 WB_block.vgate_cnt[9]_i_1/O}, {u2/ImDone0__30[9] WB_block.vgate_cnt[9]_i_1/I0}, {ctrl_ven WB_block.vgate_cnt[9]_i_1/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vgate_cnt[9]_i_1/I2}, {u2/ImDone0_carry__2_n_0 WB_block.vgate_cnt[9]_i_1/I3}, {Tvgate[9] WB_block.vgate_cnt[9]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBBBF8880, 
LOC: SLICE_X65Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

WB_block.vmemA[10]_i_2 - 
nets: {WB_block.vmemA[10]_i_2_n_0 WB_block.vmemA[10]_i_2/O}, {u2/WB_block.vmemA_reg[13] WB_block.vmemA[10]_i_2/I0}, {ctrl_ven WB_block.vmemA[10]_i_2/I1}, {u2/dImDoneStrb WB_block.vmemA[10]_i_2/I2}, {VBARb[13] WB_block.vmemA[10]_i_2/I3}, {stat_avmp WB_block.vmemA[10]_i_2/I4}, {VBARa[13] WB_block.vmemA[10]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[10]_i_3 - 
nets: {WB_block.vmemA[10]_i_3_n_0 WB_block.vmemA[10]_i_3/O}, {u2/WB_block.vmemA_reg[12] WB_block.vmemA[10]_i_3/I0}, {ctrl_ven WB_block.vmemA[10]_i_3/I1}, {u2/dImDoneStrb WB_block.vmemA[10]_i_3/I2}, {VBARb[12] WB_block.vmemA[10]_i_3/I3}, {stat_avmp WB_block.vmemA[10]_i_3/I4}, {VBARa[12] WB_block.vmemA[10]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[10]_i_4 - 
nets: {WB_block.vmemA[10]_i_4_n_0 WB_block.vmemA[10]_i_4/O}, {u2/WB_block.vmemA_reg[11] WB_block.vmemA[10]_i_4/I0}, {ctrl_ven WB_block.vmemA[10]_i_4/I1}, {u2/dImDoneStrb WB_block.vmemA[10]_i_4/I2}, {VBARb[11] WB_block.vmemA[10]_i_4/I3}, {stat_avmp WB_block.vmemA[10]_i_4/I4}, {VBARa[11] WB_block.vmemA[10]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[10]_i_5 - 
nets: {WB_block.vmemA[10]_i_5_n_0 WB_block.vmemA[10]_i_5/O}, {u2/WB_block.vmemA_reg[10] WB_block.vmemA[10]_i_5/I0}, {ctrl_ven WB_block.vmemA[10]_i_5/I1}, {u2/dImDoneStrb WB_block.vmemA[10]_i_5/I2}, {VBARb[10] WB_block.vmemA[10]_i_5/I3}, {stat_avmp WB_block.vmemA[10]_i_5/I4}, {VBARa[10] WB_block.vmemA[10]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[14]_i_2 - 
nets: {WB_block.vmemA[14]_i_2_n_0 WB_block.vmemA[14]_i_2/O}, {u2/WB_block.vmemA_reg[17] WB_block.vmemA[14]_i_2/I0}, {ctrl_ven WB_block.vmemA[14]_i_2/I1}, {u2/dImDoneStrb WB_block.vmemA[14]_i_2/I2}, {VBARb[17] WB_block.vmemA[14]_i_2/I3}, {stat_avmp WB_block.vmemA[14]_i_2/I4}, {VBARa[17] WB_block.vmemA[14]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[14]_i_3 - 
nets: {WB_block.vmemA[14]_i_3_n_0 WB_block.vmemA[14]_i_3/O}, {u2/WB_block.vmemA_reg[16] WB_block.vmemA[14]_i_3/I0}, {ctrl_ven WB_block.vmemA[14]_i_3/I1}, {u2/dImDoneStrb WB_block.vmemA[14]_i_3/I2}, {VBARb[16] WB_block.vmemA[14]_i_3/I3}, {stat_avmp WB_block.vmemA[14]_i_3/I4}, {VBARa[16] WB_block.vmemA[14]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[14]_i_4 - 
nets: {WB_block.vmemA[14]_i_4_n_0 WB_block.vmemA[14]_i_4/O}, {u2/WB_block.vmemA_reg[15] WB_block.vmemA[14]_i_4/I0}, {ctrl_ven WB_block.vmemA[14]_i_4/I1}, {u2/dImDoneStrb WB_block.vmemA[14]_i_4/I2}, {VBARb[15] WB_block.vmemA[14]_i_4/I3}, {stat_avmp WB_block.vmemA[14]_i_4/I4}, {VBARa[15] WB_block.vmemA[14]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[14]_i_5 - 
nets: {WB_block.vmemA[14]_i_5_n_0 WB_block.vmemA[14]_i_5/O}, {u2/WB_block.vmemA_reg[14] WB_block.vmemA[14]_i_5/I0}, {ctrl_ven WB_block.vmemA[14]_i_5/I1}, {u2/dImDoneStrb WB_block.vmemA[14]_i_5/I2}, {VBARb[14] WB_block.vmemA[14]_i_5/I3}, {stat_avmp WB_block.vmemA[14]_i_5/I4}, {VBARa[14] WB_block.vmemA[14]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[18]_i_2 - 
nets: {WB_block.vmemA[18]_i_2_n_0 WB_block.vmemA[18]_i_2/O}, {u2/WB_block.vmemA_reg[21] WB_block.vmemA[18]_i_2/I0}, {ctrl_ven WB_block.vmemA[18]_i_2/I1}, {u2/dImDoneStrb WB_block.vmemA[18]_i_2/I2}, {VBARb[21] WB_block.vmemA[18]_i_2/I3}, {stat_avmp WB_block.vmemA[18]_i_2/I4}, {VBARa[21] WB_block.vmemA[18]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[18]_i_3 - 
nets: {WB_block.vmemA[18]_i_3_n_0 WB_block.vmemA[18]_i_3/O}, {u2/WB_block.vmemA_reg[20] WB_block.vmemA[18]_i_3/I0}, {ctrl_ven WB_block.vmemA[18]_i_3/I1}, {u2/dImDoneStrb WB_block.vmemA[18]_i_3/I2}, {VBARb[20] WB_block.vmemA[18]_i_3/I3}, {stat_avmp WB_block.vmemA[18]_i_3/I4}, {VBARa[20] WB_block.vmemA[18]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[18]_i_4 - 
nets: {WB_block.vmemA[18]_i_4_n_0 WB_block.vmemA[18]_i_4/O}, {u2/WB_block.vmemA_reg[19] WB_block.vmemA[18]_i_4/I0}, {ctrl_ven WB_block.vmemA[18]_i_4/I1}, {u2/dImDoneStrb WB_block.vmemA[18]_i_4/I2}, {VBARb[19] WB_block.vmemA[18]_i_4/I3}, {stat_avmp WB_block.vmemA[18]_i_4/I4}, {VBARa[19] WB_block.vmemA[18]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[18]_i_5 - 
nets: {WB_block.vmemA[18]_i_5_n_0 WB_block.vmemA[18]_i_5/O}, {u2/WB_block.vmemA_reg[18] WB_block.vmemA[18]_i_5/I0}, {ctrl_ven WB_block.vmemA[18]_i_5/I1}, {u2/dImDoneStrb WB_block.vmemA[18]_i_5/I2}, {VBARb[18] WB_block.vmemA[18]_i_5/I3}, {stat_avmp WB_block.vmemA[18]_i_5/I4}, {VBARa[18] WB_block.vmemA[18]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[22]_i_2 - 
nets: {WB_block.vmemA[22]_i_2_n_0 WB_block.vmemA[22]_i_2/O}, {u2/WB_block.vmemA_reg[25] WB_block.vmemA[22]_i_2/I0}, {ctrl_ven WB_block.vmemA[22]_i_2/I1}, {u2/dImDoneStrb WB_block.vmemA[22]_i_2/I2}, {VBARb[25] WB_block.vmemA[22]_i_2/I3}, {stat_avmp WB_block.vmemA[22]_i_2/I4}, {VBARa[25] WB_block.vmemA[22]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[22]_i_3 - 
nets: {WB_block.vmemA[22]_i_3_n_0 WB_block.vmemA[22]_i_3/O}, {u2/WB_block.vmemA_reg[24] WB_block.vmemA[22]_i_3/I0}, {ctrl_ven WB_block.vmemA[22]_i_3/I1}, {u2/dImDoneStrb WB_block.vmemA[22]_i_3/I2}, {VBARb[24] WB_block.vmemA[22]_i_3/I3}, {stat_avmp WB_block.vmemA[22]_i_3/I4}, {VBARa[24] WB_block.vmemA[22]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[22]_i_4 - 
nets: {WB_block.vmemA[22]_i_4_n_0 WB_block.vmemA[22]_i_4/O}, {u2/WB_block.vmemA_reg[23] WB_block.vmemA[22]_i_4/I0}, {ctrl_ven WB_block.vmemA[22]_i_4/I1}, {u2/dImDoneStrb WB_block.vmemA[22]_i_4/I2}, {VBARb[23] WB_block.vmemA[22]_i_4/I3}, {stat_avmp WB_block.vmemA[22]_i_4/I4}, {VBARa[23] WB_block.vmemA[22]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[22]_i_5 - 
nets: {WB_block.vmemA[22]_i_5_n_0 WB_block.vmemA[22]_i_5/O}, {u2/WB_block.vmemA_reg[22] WB_block.vmemA[22]_i_5/I0}, {ctrl_ven WB_block.vmemA[22]_i_5/I1}, {u2/dImDoneStrb WB_block.vmemA[22]_i_5/I2}, {VBARb[22] WB_block.vmemA[22]_i_5/I3}, {stat_avmp WB_block.vmemA[22]_i_5/I4}, {VBARa[22] WB_block.vmemA[22]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[26]_i_2 - 
nets: {WB_block.vmemA[26]_i_2_n_0 WB_block.vmemA[26]_i_2/O}, {u2/WB_block.vmemA_reg[29] WB_block.vmemA[26]_i_2/I0}, {ctrl_ven WB_block.vmemA[26]_i_2/I1}, {u2/dImDoneStrb WB_block.vmemA[26]_i_2/I2}, {VBARb[29] WB_block.vmemA[26]_i_2/I3}, {stat_avmp WB_block.vmemA[26]_i_2/I4}, {VBARa[29] WB_block.vmemA[26]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[26]_i_3 - 
nets: {WB_block.vmemA[26]_i_3_n_0 WB_block.vmemA[26]_i_3/O}, {u2/WB_block.vmemA_reg[28] WB_block.vmemA[26]_i_3/I0}, {ctrl_ven WB_block.vmemA[26]_i_3/I1}, {u2/dImDoneStrb WB_block.vmemA[26]_i_3/I2}, {VBARb[28] WB_block.vmemA[26]_i_3/I3}, {stat_avmp WB_block.vmemA[26]_i_3/I4}, {VBARa[28] WB_block.vmemA[26]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[26]_i_4 - 
nets: {WB_block.vmemA[26]_i_4_n_0 WB_block.vmemA[26]_i_4/O}, {u2/WB_block.vmemA_reg[27] WB_block.vmemA[26]_i_4/I0}, {ctrl_ven WB_block.vmemA[26]_i_4/I1}, {u2/dImDoneStrb WB_block.vmemA[26]_i_4/I2}, {VBARb[27] WB_block.vmemA[26]_i_4/I3}, {stat_avmp WB_block.vmemA[26]_i_4/I4}, {VBARa[27] WB_block.vmemA[26]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[26]_i_5 - 
nets: {WB_block.vmemA[26]_i_5_n_0 WB_block.vmemA[26]_i_5/O}, {u2/WB_block.vmemA_reg[26] WB_block.vmemA[26]_i_5/I0}, {ctrl_ven WB_block.vmemA[26]_i_5/I1}, {u2/dImDoneStrb WB_block.vmemA[26]_i_5/I2}, {VBARb[26] WB_block.vmemA[26]_i_5/I3}, {stat_avmp WB_block.vmemA[26]_i_5/I4}, {VBARa[26] WB_block.vmemA[26]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[2]_i_1 - 
nets: {WB_block.vmemA[2]_i_1_n_0 WB_block.vmemA[2]_i_1/O}, {ACK_I WB_block.vmemA[2]_i_1/I0}, {u2/vmem_acc WB_block.vmemA[2]_i_1/I1}, {u2/dImDoneStrb WB_block.vmemA[2]_i_1/I2}, {ctrl_ven WB_block.vmemA[2]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hF8FF, 
LOC: SLICE_X67Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

WB_block.vmemA[2]_i_3 - 
nets: {WB_block.vmemA[2]_i_3_n_0 WB_block.vmemA[2]_i_3/O}, {ctrl_ven WB_block.vmemA[2]_i_3/I0}, {u2/dImDoneStrb WB_block.vmemA[2]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

WB_block.vmemA[2]_i_4 - 
nets: {WB_block.vmemA[2]_i_4_n_0 WB_block.vmemA[2]_i_4/O}, {u2/WB_block.vmemA_reg[5] WB_block.vmemA[2]_i_4/I0}, {ctrl_ven WB_block.vmemA[2]_i_4/I1}, {u2/dImDoneStrb WB_block.vmemA[2]_i_4/I2}, {VBARb[5] WB_block.vmemA[2]_i_4/I3}, {stat_avmp WB_block.vmemA[2]_i_4/I4}, {VBARa[5] WB_block.vmemA[2]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[2]_i_5 - 
nets: {WB_block.vmemA[2]_i_5_n_0 WB_block.vmemA[2]_i_5/O}, {u2/WB_block.vmemA_reg[4] WB_block.vmemA[2]_i_5/I0}, {ctrl_ven WB_block.vmemA[2]_i_5/I1}, {u2/dImDoneStrb WB_block.vmemA[2]_i_5/I2}, {VBARb[4] WB_block.vmemA[2]_i_5/I3}, {stat_avmp WB_block.vmemA[2]_i_5/I4}, {VBARa[4] WB_block.vmemA[2]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[2]_i_6 - 
nets: {WB_block.vmemA[2]_i_6_n_0 WB_block.vmemA[2]_i_6/O}, {u2/WB_block.vmemA_reg[3] WB_block.vmemA[2]_i_6/I0}, {ctrl_ven WB_block.vmemA[2]_i_6/I1}, {u2/dImDoneStrb WB_block.vmemA[2]_i_6/I2}, {VBARb[3] WB_block.vmemA[2]_i_6/I3}, {stat_avmp WB_block.vmemA[2]_i_6/I4}, {VBARa[3] WB_block.vmemA[2]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[2]_i_7 - 
nets: {WB_block.vmemA[2]_i_7_n_0 WB_block.vmemA[2]_i_7/O}, {VBARa[2] WB_block.vmemA[2]_i_7/I0}, {stat_avmp WB_block.vmemA[2]_i_7/I1}, {VBARb[2] WB_block.vmemA[2]_i_7/I2}, {u2/WB_block.vmemA_reg[2] WB_block.vmemA[2]_i_7/I3}, {u2/dImDoneStrb WB_block.vmemA[2]_i_7/I4}, {ctrl_ven WB_block.vmemA[2]_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hE2E200FFE2E2E2E2, 
LOC: SLICE_X69Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[30]_i_2 - 
nets: {WB_block.vmemA[30]_i_2_n_0 WB_block.vmemA[30]_i_2/O}, {u2/WB_block.vmemA_reg[31] WB_block.vmemA[30]_i_2/I0}, {ctrl_ven WB_block.vmemA[30]_i_2/I1}, {u2/dImDoneStrb WB_block.vmemA[30]_i_2/I2}, {VBARb[31] WB_block.vmemA[30]_i_2/I3}, {stat_avmp WB_block.vmemA[30]_i_2/I4}, {VBARa[31] WB_block.vmemA[30]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[30]_i_3 - 
nets: {WB_block.vmemA[30]_i_3_n_0 WB_block.vmemA[30]_i_3/O}, {u2/WB_block.vmemA_reg[30] WB_block.vmemA[30]_i_3/I0}, {ctrl_ven WB_block.vmemA[30]_i_3/I1}, {u2/dImDoneStrb WB_block.vmemA[30]_i_3/I2}, {VBARb[30] WB_block.vmemA[30]_i_3/I3}, {stat_avmp WB_block.vmemA[30]_i_3/I4}, {VBARa[30] WB_block.vmemA[30]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[6]_i_2 - 
nets: {WB_block.vmemA[6]_i_2_n_0 WB_block.vmemA[6]_i_2/O}, {u2/WB_block.vmemA_reg[9] WB_block.vmemA[6]_i_2/I0}, {ctrl_ven WB_block.vmemA[6]_i_2/I1}, {u2/dImDoneStrb WB_block.vmemA[6]_i_2/I2}, {VBARb[9] WB_block.vmemA[6]_i_2/I3}, {stat_avmp WB_block.vmemA[6]_i_2/I4}, {VBARa[9] WB_block.vmemA[6]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[6]_i_3 - 
nets: {WB_block.vmemA[6]_i_3_n_0 WB_block.vmemA[6]_i_3/O}, {u2/WB_block.vmemA_reg[8] WB_block.vmemA[6]_i_3/I0}, {ctrl_ven WB_block.vmemA[6]_i_3/I1}, {u2/dImDoneStrb WB_block.vmemA[6]_i_3/I2}, {VBARb[8] WB_block.vmemA[6]_i_3/I3}, {stat_avmp WB_block.vmemA[6]_i_3/I4}, {VBARa[8] WB_block.vmemA[6]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[6]_i_4 - 
nets: {WB_block.vmemA[6]_i_4_n_0 WB_block.vmemA[6]_i_4/O}, {u2/WB_block.vmemA_reg[7] WB_block.vmemA[6]_i_4/I0}, {ctrl_ven WB_block.vmemA[6]_i_4/I1}, {u2/dImDoneStrb WB_block.vmemA[6]_i_4/I2}, {VBARb[7] WB_block.vmemA[6]_i_4/I3}, {stat_avmp WB_block.vmemA[6]_i_4/I4}, {VBARa[7] WB_block.vmemA[6]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA[6]_i_5 - 
nets: {WB_block.vmemA[6]_i_5_n_0 WB_block.vmemA[6]_i_5/O}, {u2/WB_block.vmemA_reg[6] WB_block.vmemA[6]_i_5/I0}, {ctrl_ven WB_block.vmemA[6]_i_5/I1}, {u2/dImDoneStrb WB_block.vmemA[6]_i_5/I2}, {VBARb[6] WB_block.vmemA[6]_i_5/I3}, {stat_avmp WB_block.vmemA[6]_i_5/I4}, {VBARa[6] WB_block.vmemA[6]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFB08FBFBFB080808, 
LOC: SLICE_X69Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

WB_block.vmemA_reg[10]_i_1 - 
nets: {WB_block.vmemA_reg[10]_i_1_n_0 WB_block.vmemA_reg[10]_i_1/CO[3]}, { WB_block.vmemA_reg[10]_i_1/CO[2]}, { WB_block.vmemA_reg[10]_i_1/CO[1]}, { WB_block.vmemA_reg[10]_i_1/CO[0]}, {WB_block.vmemA_reg[10]_i_1_n_4 WB_block.vmemA_reg[10]_i_1/O[3]}, {WB_block.vmemA_reg[10]_i_1_n_5 WB_block.vmemA_reg[10]_i_1/O[2]}, {WB_block.vmemA_reg[10]_i_1_n_6 WB_block.vmemA_reg[10]_i_1/O[1]}, {WB_block.vmemA_reg[10]_i_1_n_7 WB_block.vmemA_reg[10]_i_1/O[0]}, {WB_block.vmemA_reg[6]_i_1_n_0 WB_block.vmemA_reg[10]_i_1/CI}, {<const0> WB_block.vmemA_reg[10]_i_1/CYINIT}, {<const0> WB_block.vmemA_reg[10]_i_1/DI[3]}, {<const0> WB_block.vmemA_reg[10]_i_1/DI[2]}, {<const0> WB_block.vmemA_reg[10]_i_1/DI[1]}, {<const0> WB_block.vmemA_reg[10]_i_1/DI[0]}, {WB_block.vmemA[10]_i_2_n_0 WB_block.vmemA_reg[10]_i_1/S[3]}, {WB_block.vmemA[10]_i_3_n_0 WB_block.vmemA_reg[10]_i_1/S[2]}, {WB_block.vmemA[10]_i_4_n_0 WB_block.vmemA_reg[10]_i_1/S[1]}, {WB_block.vmemA[10]_i_5_n_0 WB_block.vmemA_reg[10]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

WB_block.vmemA_reg[14]_i_1 - 
nets: {WB_block.vmemA_reg[14]_i_1_n_0 WB_block.vmemA_reg[14]_i_1/CO[3]}, { WB_block.vmemA_reg[14]_i_1/CO[2]}, { WB_block.vmemA_reg[14]_i_1/CO[1]}, { WB_block.vmemA_reg[14]_i_1/CO[0]}, {WB_block.vmemA_reg[14]_i_1_n_4 WB_block.vmemA_reg[14]_i_1/O[3]}, {WB_block.vmemA_reg[14]_i_1_n_5 WB_block.vmemA_reg[14]_i_1/O[2]}, {WB_block.vmemA_reg[14]_i_1_n_6 WB_block.vmemA_reg[14]_i_1/O[1]}, {WB_block.vmemA_reg[14]_i_1_n_7 WB_block.vmemA_reg[14]_i_1/O[0]}, {WB_block.vmemA_reg[10]_i_1_n_0 WB_block.vmemA_reg[14]_i_1/CI}, {<const0> WB_block.vmemA_reg[14]_i_1/CYINIT}, {<const0> WB_block.vmemA_reg[14]_i_1/DI[3]}, {<const0> WB_block.vmemA_reg[14]_i_1/DI[2]}, {<const0> WB_block.vmemA_reg[14]_i_1/DI[1]}, {<const0> WB_block.vmemA_reg[14]_i_1/DI[0]}, {WB_block.vmemA[14]_i_2_n_0 WB_block.vmemA_reg[14]_i_1/S[3]}, {WB_block.vmemA[14]_i_3_n_0 WB_block.vmemA_reg[14]_i_1/S[2]}, {WB_block.vmemA[14]_i_4_n_0 WB_block.vmemA_reg[14]_i_1/S[1]}, {WB_block.vmemA[14]_i_5_n_0 WB_block.vmemA_reg[14]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

WB_block.vmemA_reg[18]_i_1 - 
nets: {WB_block.vmemA_reg[18]_i_1_n_0 WB_block.vmemA_reg[18]_i_1/CO[3]}, { WB_block.vmemA_reg[18]_i_1/CO[2]}, { WB_block.vmemA_reg[18]_i_1/CO[1]}, { WB_block.vmemA_reg[18]_i_1/CO[0]}, {WB_block.vmemA_reg[18]_i_1_n_4 WB_block.vmemA_reg[18]_i_1/O[3]}, {WB_block.vmemA_reg[18]_i_1_n_5 WB_block.vmemA_reg[18]_i_1/O[2]}, {WB_block.vmemA_reg[18]_i_1_n_6 WB_block.vmemA_reg[18]_i_1/O[1]}, {WB_block.vmemA_reg[18]_i_1_n_7 WB_block.vmemA_reg[18]_i_1/O[0]}, {WB_block.vmemA_reg[14]_i_1_n_0 WB_block.vmemA_reg[18]_i_1/CI}, {<const0> WB_block.vmemA_reg[18]_i_1/CYINIT}, {<const0> WB_block.vmemA_reg[18]_i_1/DI[3]}, {<const0> WB_block.vmemA_reg[18]_i_1/DI[2]}, {<const0> WB_block.vmemA_reg[18]_i_1/DI[1]}, {<const0> WB_block.vmemA_reg[18]_i_1/DI[0]}, {WB_block.vmemA[18]_i_2_n_0 WB_block.vmemA_reg[18]_i_1/S[3]}, {WB_block.vmemA[18]_i_3_n_0 WB_block.vmemA_reg[18]_i_1/S[2]}, {WB_block.vmemA[18]_i_4_n_0 WB_block.vmemA_reg[18]_i_1/S[1]}, {WB_block.vmemA[18]_i_5_n_0 WB_block.vmemA_reg[18]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

WB_block.vmemA_reg[22]_i_1 - 
nets: {WB_block.vmemA_reg[22]_i_1_n_0 WB_block.vmemA_reg[22]_i_1/CO[3]}, { WB_block.vmemA_reg[22]_i_1/CO[2]}, { WB_block.vmemA_reg[22]_i_1/CO[1]}, { WB_block.vmemA_reg[22]_i_1/CO[0]}, {WB_block.vmemA_reg[22]_i_1_n_4 WB_block.vmemA_reg[22]_i_1/O[3]}, {WB_block.vmemA_reg[22]_i_1_n_5 WB_block.vmemA_reg[22]_i_1/O[2]}, {WB_block.vmemA_reg[22]_i_1_n_6 WB_block.vmemA_reg[22]_i_1/O[1]}, {WB_block.vmemA_reg[22]_i_1_n_7 WB_block.vmemA_reg[22]_i_1/O[0]}, {WB_block.vmemA_reg[18]_i_1_n_0 WB_block.vmemA_reg[22]_i_1/CI}, {<const0> WB_block.vmemA_reg[22]_i_1/CYINIT}, {<const0> WB_block.vmemA_reg[22]_i_1/DI[3]}, {<const0> WB_block.vmemA_reg[22]_i_1/DI[2]}, {<const0> WB_block.vmemA_reg[22]_i_1/DI[1]}, {<const0> WB_block.vmemA_reg[22]_i_1/DI[0]}, {WB_block.vmemA[22]_i_2_n_0 WB_block.vmemA_reg[22]_i_1/S[3]}, {WB_block.vmemA[22]_i_3_n_0 WB_block.vmemA_reg[22]_i_1/S[2]}, {WB_block.vmemA[22]_i_4_n_0 WB_block.vmemA_reg[22]_i_1/S[1]}, {WB_block.vmemA[22]_i_5_n_0 WB_block.vmemA_reg[22]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

WB_block.vmemA_reg[26]_i_1 - 
nets: {WB_block.vmemA_reg[26]_i_1_n_0 WB_block.vmemA_reg[26]_i_1/CO[3]}, { WB_block.vmemA_reg[26]_i_1/CO[2]}, { WB_block.vmemA_reg[26]_i_1/CO[1]}, { WB_block.vmemA_reg[26]_i_1/CO[0]}, {WB_block.vmemA_reg[26]_i_1_n_4 WB_block.vmemA_reg[26]_i_1/O[3]}, {WB_block.vmemA_reg[26]_i_1_n_5 WB_block.vmemA_reg[26]_i_1/O[2]}, {WB_block.vmemA_reg[26]_i_1_n_6 WB_block.vmemA_reg[26]_i_1/O[1]}, {WB_block.vmemA_reg[26]_i_1_n_7 WB_block.vmemA_reg[26]_i_1/O[0]}, {WB_block.vmemA_reg[22]_i_1_n_0 WB_block.vmemA_reg[26]_i_1/CI}, {<const0> WB_block.vmemA_reg[26]_i_1/CYINIT}, {<const0> WB_block.vmemA_reg[26]_i_1/DI[3]}, {<const0> WB_block.vmemA_reg[26]_i_1/DI[2]}, {<const0> WB_block.vmemA_reg[26]_i_1/DI[1]}, {<const0> WB_block.vmemA_reg[26]_i_1/DI[0]}, {WB_block.vmemA[26]_i_2_n_0 WB_block.vmemA_reg[26]_i_1/S[3]}, {WB_block.vmemA[26]_i_3_n_0 WB_block.vmemA_reg[26]_i_1/S[2]}, {WB_block.vmemA[26]_i_4_n_0 WB_block.vmemA_reg[26]_i_1/S[1]}, {WB_block.vmemA[26]_i_5_n_0 WB_block.vmemA_reg[26]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

WB_block.vmemA_reg[2]_i_2 - 
nets: {WB_block.vmemA_reg[2]_i_2_n_0 WB_block.vmemA_reg[2]_i_2/CO[3]}, { WB_block.vmemA_reg[2]_i_2/CO[2]}, { WB_block.vmemA_reg[2]_i_2/CO[1]}, { WB_block.vmemA_reg[2]_i_2/CO[0]}, {WB_block.vmemA_reg[2]_i_2_n_4 WB_block.vmemA_reg[2]_i_2/O[3]}, {WB_block.vmemA_reg[2]_i_2_n_5 WB_block.vmemA_reg[2]_i_2/O[2]}, {WB_block.vmemA_reg[2]_i_2_n_6 WB_block.vmemA_reg[2]_i_2/O[1]}, {WB_block.vmemA_reg[2]_i_2_n_7 WB_block.vmemA_reg[2]_i_2/O[0]}, {<const0> WB_block.vmemA_reg[2]_i_2/CI}, {<const0> WB_block.vmemA_reg[2]_i_2/CYINIT}, {<const0> WB_block.vmemA_reg[2]_i_2/DI[3]}, {<const0> WB_block.vmemA_reg[2]_i_2/DI[2]}, {<const0> WB_block.vmemA_reg[2]_i_2/DI[1]}, {WB_block.vmemA[2]_i_3_n_0 WB_block.vmemA_reg[2]_i_2/DI[0]}, {WB_block.vmemA[2]_i_4_n_0 WB_block.vmemA_reg[2]_i_2/S[3]}, {WB_block.vmemA[2]_i_5_n_0 WB_block.vmemA_reg[2]_i_2/S[2]}, {WB_block.vmemA[2]_i_6_n_0 WB_block.vmemA_reg[2]_i_2/S[1]}, {WB_block.vmemA[2]_i_7_n_0 WB_block.vmemA_reg[2]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

WB_block.vmemA_reg[30]_i_1 - 
nets: { WB_block.vmemA_reg[30]_i_1/CO[3]}, { WB_block.vmemA_reg[30]_i_1/CO[2]}, { WB_block.vmemA_reg[30]_i_1/CO[1]}, { WB_block.vmemA_reg[30]_i_1/CO[0]}, { WB_block.vmemA_reg[30]_i_1/O[3]}, { WB_block.vmemA_reg[30]_i_1/O[2]}, {WB_block.vmemA_reg[30]_i_1_n_6 WB_block.vmemA_reg[30]_i_1/O[1]}, {WB_block.vmemA_reg[30]_i_1_n_7 WB_block.vmemA_reg[30]_i_1/O[0]}, {WB_block.vmemA_reg[26]_i_1_n_0 WB_block.vmemA_reg[30]_i_1/CI}, {<const0> WB_block.vmemA_reg[30]_i_1/CYINIT}, {<const0> WB_block.vmemA_reg[30]_i_1/DI[3]}, {<const0> WB_block.vmemA_reg[30]_i_1/DI[2]}, {<const0> WB_block.vmemA_reg[30]_i_1/DI[1]}, {<const0> WB_block.vmemA_reg[30]_i_1/DI[0]}, {<const0> WB_block.vmemA_reg[30]_i_1/S[3]}, {<const0> WB_block.vmemA_reg[30]_i_1/S[2]}, {WB_block.vmemA[30]_i_2_n_0 WB_block.vmemA_reg[30]_i_1/S[1]}, {WB_block.vmemA[30]_i_3_n_0 WB_block.vmemA_reg[30]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

WB_block.vmemA_reg[6]_i_1 - 
nets: {WB_block.vmemA_reg[6]_i_1_n_0 WB_block.vmemA_reg[6]_i_1/CO[3]}, { WB_block.vmemA_reg[6]_i_1/CO[2]}, { WB_block.vmemA_reg[6]_i_1/CO[1]}, { WB_block.vmemA_reg[6]_i_1/CO[0]}, {WB_block.vmemA_reg[6]_i_1_n_4 WB_block.vmemA_reg[6]_i_1/O[3]}, {WB_block.vmemA_reg[6]_i_1_n_5 WB_block.vmemA_reg[6]_i_1/O[2]}, {WB_block.vmemA_reg[6]_i_1_n_6 WB_block.vmemA_reg[6]_i_1/O[1]}, {WB_block.vmemA_reg[6]_i_1_n_7 WB_block.vmemA_reg[6]_i_1/O[0]}, {WB_block.vmemA_reg[2]_i_2_n_0 WB_block.vmemA_reg[6]_i_1/CI}, {<const0> WB_block.vmemA_reg[6]_i_1/CYINIT}, {<const0> WB_block.vmemA_reg[6]_i_1/DI[3]}, {<const0> WB_block.vmemA_reg[6]_i_1/DI[2]}, {<const0> WB_block.vmemA_reg[6]_i_1/DI[1]}, {<const0> WB_block.vmemA_reg[6]_i_1/DI[0]}, {WB_block.vmemA[6]_i_2_n_0 WB_block.vmemA_reg[6]_i_1/S[3]}, {WB_block.vmemA[6]_i_3_n_0 WB_block.vmemA_reg[6]_i_1/S[2]}, {WB_block.vmemA[6]_i_4_n_0 WB_block.vmemA_reg[6]_i_1/S[1]}, {WB_block.vmemA[6]_i_5_n_0 WB_block.vmemA_reg[6]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

WB_block.vmem_acc_i_1 - 
nets: {u2/vmem_acc0 WB_block.vmem_acc_i_1/O}, {u2/hfull WB_block.vmem_acc_i_1/I0}, {u2/dImDone WB_block.vmem_acc_i_1/I1}, {u2/ImDone0_carry__2_n_0 WB_block.vmem_acc_i_1/I2}, {u2/ImDone0_inferred__0_carry__2_n_0 WB_block.vmem_acc_i_1/I3}, {WB_block.CAB_O_i_2_n_0 WB_block.vmem_acc_i_1/I4}, {u2/clut_acc WB_block.vmem_acc_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000005554FFFF, 
LOC: SLICE_X64Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

_inferred__0_carry__0_i_1 - 
nets: {_inferred__0_carry__0_i_1_n_0 _inferred__0_carry__0_i_1/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[7] _inferred__0_carry__0_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_1__0 - 
nets: {_inferred__0_carry__0_i_1__0_n_0 _inferred__0_carry__0_i_1__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[7] _inferred__0_carry__0_i_1__0/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_1__1 - 
nets: {_inferred__0_carry__0_i_1__1_n_0 _inferred__0_carry__0_i_1__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[7] _inferred__0_carry__0_i_1__1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_1__2 - 
nets: {_inferred__0_carry__0_i_1__2_n_0 _inferred__0_carry__0_i_1__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[7] _inferred__0_carry__0_i_1__2/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_2 - 
nets: {_inferred__0_carry__0_i_2_n_0 _inferred__0_carry__0_i_2/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[6] _inferred__0_carry__0_i_2/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_2__0 - 
nets: {_inferred__0_carry__0_i_2__0_n_0 _inferred__0_carry__0_i_2__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[6] _inferred__0_carry__0_i_2__0/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_2__1 - 
nets: {_inferred__0_carry__0_i_2__1_n_0 _inferred__0_carry__0_i_2__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[6] _inferred__0_carry__0_i_2__1/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_2__2 - 
nets: {_inferred__0_carry__0_i_2__2_n_0 _inferred__0_carry__0_i_2__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[6] _inferred__0_carry__0_i_2__2/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_3 - 
nets: {_inferred__0_carry__0_i_3_n_0 _inferred__0_carry__0_i_3/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[5] _inferred__0_carry__0_i_3/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_3__0 - 
nets: {_inferred__0_carry__0_i_3__0_n_0 _inferred__0_carry__0_i_3__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[5] _inferred__0_carry__0_i_3__0/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_3__1 - 
nets: {_inferred__0_carry__0_i_3__1_n_0 _inferred__0_carry__0_i_3__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[5] _inferred__0_carry__0_i_3__1/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_3__2 - 
nets: {_inferred__0_carry__0_i_3__2_n_0 _inferred__0_carry__0_i_3__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[5] _inferred__0_carry__0_i_3__2/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_4 - 
nets: {_inferred__0_carry__0_i_4_n_0 _inferred__0_carry__0_i_4/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[4] _inferred__0_carry__0_i_4/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_4__0 - 
nets: {_inferred__0_carry__0_i_4__0_n_0 _inferred__0_carry__0_i_4__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[4] _inferred__0_carry__0_i_4__0/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_4__1 - 
nets: {_inferred__0_carry__0_i_4__1_n_0 _inferred__0_carry__0_i_4__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[4] _inferred__0_carry__0_i_4__1/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__0_i_4__2 - 
nets: {_inferred__0_carry__0_i_4__2_n_0 _inferred__0_carry__0_i_4__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[4] _inferred__0_carry__0_i_4__2/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_1 - 
nets: {_inferred__0_carry__1_i_1_n_0 _inferred__0_carry__1_i_1/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[11] _inferred__0_carry__1_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_1__0 - 
nets: {_inferred__0_carry__1_i_1__0_n_0 _inferred__0_carry__1_i_1__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[11] _inferred__0_carry__1_i_1__0/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_1__1 - 
nets: {_inferred__0_carry__1_i_1__1_n_0 _inferred__0_carry__1_i_1__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[11] _inferred__0_carry__1_i_1__1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_1__2 - 
nets: {_inferred__0_carry__1_i_1__2_n_0 _inferred__0_carry__1_i_1__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[11] _inferred__0_carry__1_i_1__2/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_2 - 
nets: {_inferred__0_carry__1_i_2_n_0 _inferred__0_carry__1_i_2/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[10] _inferred__0_carry__1_i_2/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_2__0 - 
nets: {_inferred__0_carry__1_i_2__0_n_0 _inferred__0_carry__1_i_2__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[10] _inferred__0_carry__1_i_2__0/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_2__1 - 
nets: {_inferred__0_carry__1_i_2__1_n_0 _inferred__0_carry__1_i_2__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[10] _inferred__0_carry__1_i_2__1/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_2__2 - 
nets: {_inferred__0_carry__1_i_2__2_n_0 _inferred__0_carry__1_i_2__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[10] _inferred__0_carry__1_i_2__2/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_3 - 
nets: {_inferred__0_carry__1_i_3_n_0 _inferred__0_carry__1_i_3/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[9] _inferred__0_carry__1_i_3/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_3__0 - 
nets: {_inferred__0_carry__1_i_3__0_n_0 _inferred__0_carry__1_i_3__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[9] _inferred__0_carry__1_i_3__0/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_3__1 - 
nets: {_inferred__0_carry__1_i_3__1_n_0 _inferred__0_carry__1_i_3__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[9] _inferred__0_carry__1_i_3__1/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_3__2 - 
nets: {_inferred__0_carry__1_i_3__2_n_0 _inferred__0_carry__1_i_3__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[9] _inferred__0_carry__1_i_3__2/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_4 - 
nets: {_inferred__0_carry__1_i_4_n_0 _inferred__0_carry__1_i_4/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[8] _inferred__0_carry__1_i_4/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_4__0 - 
nets: {_inferred__0_carry__1_i_4__0_n_0 _inferred__0_carry__1_i_4__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[8] _inferred__0_carry__1_i_4__0/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_4__1 - 
nets: {_inferred__0_carry__1_i_4__1_n_0 _inferred__0_carry__1_i_4__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[8] _inferred__0_carry__1_i_4__1/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__1_i_4__2 - 
nets: {_inferred__0_carry__1_i_4__2_n_0 _inferred__0_carry__1_i_4__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[8] _inferred__0_carry__1_i_4__2/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_1 - 
nets: {_inferred__0_carry__2_i_1_n_0 _inferred__0_carry__2_i_1/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[15] _inferred__0_carry__2_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_1__0 - 
nets: {_inferred__0_carry__2_i_1__0_n_0 _inferred__0_carry__2_i_1__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[15] _inferred__0_carry__2_i_1__0/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_1__1 - 
nets: {_inferred__0_carry__2_i_1__1_n_0 _inferred__0_carry__2_i_1__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[15] _inferred__0_carry__2_i_1__1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_1__2 - 
nets: {_inferred__0_carry__2_i_1__2_n_0 _inferred__0_carry__2_i_1__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[15] _inferred__0_carry__2_i_1__2/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_2 - 
nets: {_inferred__0_carry__2_i_2_n_0 _inferred__0_carry__2_i_2/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[14] _inferred__0_carry__2_i_2/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_2__0 - 
nets: {_inferred__0_carry__2_i_2__0_n_0 _inferred__0_carry__2_i_2__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[14] _inferred__0_carry__2_i_2__0/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_2__1 - 
nets: {_inferred__0_carry__2_i_2__1_n_0 _inferred__0_carry__2_i_2__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[14] _inferred__0_carry__2_i_2__1/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_2__2 - 
nets: {_inferred__0_carry__2_i_2__2_n_0 _inferred__0_carry__2_i_2__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[14] _inferred__0_carry__2_i_2__2/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_3 - 
nets: {_inferred__0_carry__2_i_3_n_0 _inferred__0_carry__2_i_3/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[13] _inferred__0_carry__2_i_3/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_3__0 - 
nets: {_inferred__0_carry__2_i_3__0_n_0 _inferred__0_carry__2_i_3__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[13] _inferred__0_carry__2_i_3__0/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_3__1 - 
nets: {_inferred__0_carry__2_i_3__1_n_0 _inferred__0_carry__2_i_3__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[13] _inferred__0_carry__2_i_3__1/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_3__2 - 
nets: {_inferred__0_carry__2_i_3__2_n_0 _inferred__0_carry__2_i_3__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[13] _inferred__0_carry__2_i_3__2/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_4 - 
nets: {_inferred__0_carry__2_i_4_n_0 _inferred__0_carry__2_i_4/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[12] _inferred__0_carry__2_i_4/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_4__0 - 
nets: {_inferred__0_carry__2_i_4__0_n_0 _inferred__0_carry__2_i_4__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[12] _inferred__0_carry__2_i_4__0/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_4__1 - 
nets: {_inferred__0_carry__2_i_4__1_n_0 _inferred__0_carry__2_i_4__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[12] _inferred__0_carry__2_i_4__1/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry__2_i_4__2 - 
nets: {_inferred__0_carry__2_i_4__2_n_0 _inferred__0_carry__2_i_4__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[12] _inferred__0_carry__2_i_4__2/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry_i_1 - 
nets: {_inferred__0_carry_i_1_n_0 _inferred__0_carry_i_1/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[3] _inferred__0_carry_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry_i_1__0 - 
nets: {_inferred__0_carry_i_1__0_n_0 _inferred__0_carry_i_1__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[3] _inferred__0_carry_i_1__0/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry_i_1__1 - 
nets: {_inferred__0_carry_i_1__1_n_0 _inferred__0_carry_i_1__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[3] _inferred__0_carry_i_1__1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry_i_1__2 - 
nets: {_inferred__0_carry_i_1__2_n_0 _inferred__0_carry_i_1__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[3] _inferred__0_carry_i_1__2/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry_i_2 - 
nets: {_inferred__0_carry_i_2_n_0 _inferred__0_carry_i_2/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[2] _inferred__0_carry_i_2/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry_i_2__0 - 
nets: {_inferred__0_carry_i_2__0_n_0 _inferred__0_carry_i_2__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[2] _inferred__0_carry_i_2__0/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry_i_2__1 - 
nets: {_inferred__0_carry_i_2__1_n_0 _inferred__0_carry_i_2__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[2] _inferred__0_carry_i_2__1/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry_i_2__2 - 
nets: {_inferred__0_carry_i_2__2_n_0 _inferred__0_carry_i_2__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[2] _inferred__0_carry_i_2__2/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry_i_3 - 
nets: {_inferred__0_carry_i_3_n_0 _inferred__0_carry_i_3/O}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[1] _inferred__0_carry_i_3/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X73Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry_i_3__0 - 
nets: {_inferred__0_carry_i_3__0_n_0 _inferred__0_carry_i_3__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[1] _inferred__0_carry_i_3__0/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry_i_3__1 - 
nets: {_inferred__0_carry_i_3__1_n_0 _inferred__0_carry_i_3__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[1] _inferred__0_carry_i_3__1/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry_i_3__2 - 
nets: {_inferred__0_carry_i_3__2_n_0 _inferred__0_carry_i_3__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[1] _inferred__0_carry_i_3__2/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

_inferred__0_carry_i_4 - 
nets: {_inferred__0_carry_i_4_n_0 _inferred__0_carry_i_4/O}, {u3/tblk.vtgen/hor_gen/len_cnt/rci_reg_n_0 _inferred__0_carry_i_4/I0}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[0] _inferred__0_carry_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X73Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_inferred__0_carry_i_4__0 - 
nets: {_inferred__0_carry_i_4__0_n_0 _inferred__0_carry_i_4__0/O}, {u3/tblk.vtgen/hor_gen/gate_cnt/rci_reg_n_0 _inferred__0_carry_i_4__0/I0}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[0] _inferred__0_carry_i_4__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X63Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_inferred__0_carry_i_4__1 - 
nets: {_inferred__0_carry_i_4__1_n_0 _inferred__0_carry_i_4__1/O}, {u3/tblk.vtgen/ver_gen/len_cnt/rci_reg_n_0 _inferred__0_carry_i_4__1/I0}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[0] _inferred__0_carry_i_4__1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X71Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_inferred__0_carry_i_4__2 - 
nets: {_inferred__0_carry_i_4__2_n_0 _inferred__0_carry_i_4__2/O}, {u3/tblk.vtgen/ver_gen/gate_cnt/rci_reg_n_0 _inferred__0_carry_i_4__2/I0}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[0] _inferred__0_carry_i_4__2/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

color_proc/colcnt[0]_i_1 - 
nets: {color_proc/colcnt[0]_i_1_n_0 color_proc/colcnt[0]_i_1/O}, {u2/color_proc/RGBbuf_wreq color_proc/colcnt[0]_i_1/I0}, {u2/colcnt[0] color_proc/colcnt[0]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X63Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

color_proc/colcnt[1]_i_1 - 
nets: {color_proc/colcnt[1]_i_1_n_0 color_proc/colcnt[1]_i_1/O}, {u2/colcnt[0] color_proc/colcnt[1]_i_1/I0}, {u2/color_proc/RGBbuf_wreq color_proc/colcnt[1]_i_1/I1}, {u2/colcnt[1] color_proc/colcnt[1]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB4, 
LOC: SLICE_X63Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ctrl[0]_i_1 - 
nets: {u1/ctrl[0] ctrl[0]_i_1/O}, {SDAT_I[0] ctrl[0]_i_1/I0}, {RST_I ctrl[0]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[10]_i_1 - 
nets: {u1/ctrl[10] ctrl[10]_i_1/O}, {SDAT_I[10] ctrl[10]_i_1/I0}, {RST_I ctrl[10]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X68Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[11]_i_1 - 
nets: {u1/ctrl[11] ctrl[11]_i_1/O}, {SDAT_I[11] ctrl[11]_i_1/I0}, {RST_I ctrl[11]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X68Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[12]_i_1 - 
nets: {u1/ctrl[12] ctrl[12]_i_1/O}, {SDAT_I[12] ctrl[12]_i_1/I0}, {RST_I ctrl[12]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[13]_i_1 - 
nets: {u1/ctrl[13] ctrl[13]_i_1/O}, {SDAT_I[13] ctrl[13]_i_1/I0}, {RST_I ctrl[13]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X73Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[14]_i_1 - 
nets: {u1/ctrl[14] ctrl[14]_i_1/O}, {SDAT_I[14] ctrl[14]_i_1/I0}, {RST_I ctrl[14]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X72Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[15]_i_1 - 
nets: {u1/ctrl[15] ctrl[15]_i_1/O}, {SDAT_I[15] ctrl[15]_i_1/I0}, {RST_I ctrl[15]_i_1/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X67Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[15]_i_2 - 
nets: {ctrl[15]_i_2_n_0 ctrl[15]_i_2/O}, {NRESET ctrl[15]_i_2/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X74Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ctrl[16]_i_1 - 
nets: {u1/ctrl[16] ctrl[16]_i_1/O}, {SDAT_I[16] ctrl[16]_i_1/I0}, {RST_I ctrl[16]_i_1/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X72Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[17]_i_1 - 
nets: {u1/ctrl[17] ctrl[17]_i_1/O}, {SDAT_I[17] ctrl[17]_i_1/I0}, {RST_I ctrl[17]_i_1/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[18]_i_1 - 
nets: {u1/ctrl[18] ctrl[18]_i_1/O}, {SDAT_I[18] ctrl[18]_i_1/I0}, {RST_I ctrl[18]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[19]_i_1 - 
nets: {u1/ctrl[19] ctrl[19]_i_1/O}, {SDAT_I[19] ctrl[19]_i_1/I0}, {RST_I ctrl[19]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X73Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[1]_i_1 - 
nets: {u1/ctrl[1] ctrl[1]_i_1/O}, {SDAT_I[1] ctrl[1]_i_1/I0}, {RST_I ctrl[1]_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[20]_i_1 - 
nets: {u1/ctrl[20] ctrl[20]_i_1/O}, {SDAT_I[20] ctrl[20]_i_1/I0}, {RST_I ctrl[20]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X72Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[21]_i_1 - 
nets: {u1/ctrl[21] ctrl[21]_i_1/O}, {SDAT_I[21] ctrl[21]_i_1/I0}, {RST_I ctrl[21]_i_1/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[22]_i_1 - 
nets: {u1/ctrl[22] ctrl[22]_i_1/O}, {SDAT_I[22] ctrl[22]_i_1/I0}, {RST_I ctrl[22]_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X67Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[23]_i_1 - 
nets: {u1/ctrl[23] ctrl[23]_i_1/O}, {SDAT_I[23] ctrl[23]_i_1/I0}, {RST_I ctrl[23]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X72Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[24]_i_1 - 
nets: {u1/ctrl[24] ctrl[24]_i_1/O}, {SDAT_I[24] ctrl[24]_i_1/I0}, {RST_I ctrl[24]_i_1/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[25]_i_1 - 
nets: {u1/ctrl[25] ctrl[25]_i_1/O}, {SDAT_I[25] ctrl[25]_i_1/I0}, {RST_I ctrl[25]_i_1/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[26]_i_1 - 
nets: {u1/ctrl[26] ctrl[26]_i_1/O}, {SDAT_I[26] ctrl[26]_i_1/I0}, {RST_I ctrl[26]_i_1/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[27]_i_1 - 
nets: {u1/ctrl[27] ctrl[27]_i_1/O}, {SDAT_I[27] ctrl[27]_i_1/I0}, {RST_I ctrl[27]_i_1/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[28]_i_1 - 
nets: {u1/ctrl[28] ctrl[28]_i_1/O}, {SDAT_I[28] ctrl[28]_i_1/I0}, {RST_I ctrl[28]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X73Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[29]_i_1 - 
nets: {u1/ctrl[29] ctrl[29]_i_1/O}, {SDAT_I[29] ctrl[29]_i_1/I0}, {RST_I ctrl[29]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X73Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[2]_i_1 - 
nets: {u1/ctrl[2] ctrl[2]_i_1/O}, {SDAT_I[2] ctrl[2]_i_1/I0}, {RST_I ctrl[2]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X72Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[30]_i_1 - 
nets: {u1/ctrl[30] ctrl[30]_i_1/O}, {SDAT_I[30] ctrl[30]_i_1/I0}, {RST_I ctrl[30]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[31]_i_1 - 
nets: {ctrl[31]_i_1_n_0 ctrl[31]_i_1/O}, {RST_I ctrl[31]_i_1/I0}, {ADR_I[2] ctrl[31]_i_1/I1}, {ADR_I[4] ctrl[31]_i_1/I2}, {ctrl[31]_i_3_n_0 ctrl[31]_i_1/I3}, {ADR_I[3] ctrl[31]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAAABAA, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ctrl[31]_i_2 - 
nets: {u1/ctrl[31] ctrl[31]_i_2/O}, {SDAT_I[31] ctrl[31]_i_2/I0}, {RST_I ctrl[31]_i_2/I1}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[31]_i_3 - 
nets: {ctrl[31]_i_3_n_0 ctrl[31]_i_3/O}, {WE_I ctrl[31]_i_3/I0}, {ctrl[31]_i_4_n_0 ctrl[31]_i_3/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X65Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[31]_i_4 - 
nets: {ctrl[31]_i_4_n_0 ctrl[31]_i_4/O}, {SEL_I[0] ctrl[31]_i_4/I0}, {SEL_I[2] ctrl[31]_i_4/I1}, {SEL_I[3] ctrl[31]_i_4/I2}, {SEL_I[1] ctrl[31]_i_4/I3}, {CYC_I ctrl[31]_i_4/I4}, {STB_I ctrl[31]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7FFFFFFFFFFFFFFF, 
LOC: SLICE_X64Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ctrl[3]_i_1 - 
nets: {u1/ctrl[3] ctrl[3]_i_1/O}, {SDAT_I[3] ctrl[3]_i_1/I0}, {RST_I ctrl[3]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X72Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[4]_i_1 - 
nets: {u1/ctrl[4] ctrl[4]_i_1/O}, {SDAT_I[4] ctrl[4]_i_1/I0}, {RST_I ctrl[4]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X72Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[5]_i_1 - 
nets: {u1/ctrl[5] ctrl[5]_i_1/O}, {SDAT_I[5] ctrl[5]_i_1/I0}, {RST_I ctrl[5]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X68Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[6]_i_1 - 
nets: {u1/ctrl[6] ctrl[6]_i_1/O}, {SDAT_I[6] ctrl[6]_i_1/I0}, {RST_I ctrl[6]_i_1/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[7]_i_1 - 
nets: {u1/ctrl[7] ctrl[7]_i_1/O}, {SDAT_I[7] ctrl[7]_i_1/I0}, {RST_I ctrl[7]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[8]_i_1 - 
nets: {u1/ctrl[8] ctrl[8]_i_1/O}, {SDAT_I[8] ctrl[8]_i_1/I0}, {RST_I ctrl[8]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X68Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ctrl[9]_i_1 - 
nets: {u1/ctrl[9] ctrl[9]_i_1/O}, {SDAT_I[9] ctrl[9]_i_1/I0}, {RST_I ctrl[9]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X68Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

drst_i_1 - 
nets: {drst_i_1_n_0 drst_i_1/O}, {go_reg_i_2_n_3 drst_i_1/I0}, {u3/tblk.vtgen/ver_gen/drst drst_i_1/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

fifo_cnt[0]_i_1 - 
nets: {fifo_cnt[0]_i_1_n_0 fifo_cnt[0]_i_1/O}, {u2/pixel_buf/fifo_cnt_reg_n_0_[0] fifo_cnt[0]_i_1/I0}, {u2/vmem_acc fifo_cnt[0]_i_1/I1}, {ACK_I fifo_cnt[0]_i_1/I2}, {u2/pixelbuf_rreq fifo_cnt[0]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h956A, 
LOC: SLICE_X63Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

fifo_cnt[0]_i_1__0 - 
nets: {fifo_cnt[0]_i_1__0_n_0 fifo_cnt[0]_i_1__0/O}, {line_fifo_wreq fifo_cnt[0]_i_1__0/I0}, {u2/RGBbuf_wreq fifo_cnt[0]_i_1__0/I1}, {u2/RGB_buf/fifo_cnt_reg_n_0_[0] fifo_cnt[0]_i_1__0/I2}, {ctrl_ven fifo_cnt[0]_i_1__0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h9600, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

fifo_cnt[1]_i_1 - 
nets: {fifo_cnt[1]_i_1_n_0 fifo_cnt[1]_i_1/O}, {ctrl_ven fifo_cnt[1]_i_1/I0}, {u2/RGB_buf/fifo_cnt_reg_n_0_[1] fifo_cnt[1]_i_1/I1}, {u2/RGBbuf_wreq fifo_cnt[1]_i_1/I2}, {line_fifo_wreq fifo_cnt[1]_i_1/I3}, {u2/RGB_buf/fifo_cnt_reg_n_0_[0] fifo_cnt[1]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h88288288, 
LOC: SLICE_X62Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

fifo_cnt[1]_i_1__0 - 
nets: {fifo_cnt[1]_i_1__0_n_0 fifo_cnt[1]_i_1__0/O}, {u2/pixel_buf/fifo_cnt_reg_n_0_[0] fifo_cnt[1]_i_1__0/I0}, {u2/pixelbuf_rreq fifo_cnt[1]_i_1__0/I1}, {ACK_I fifo_cnt[1]_i_1__0/I2}, {u2/vmem_acc fifo_cnt[1]_i_1__0/I3}, {u2/pixel_buf/fifo_cnt_reg_n_0_[1] fifo_cnt[1]_i_1__0/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hDBBB2444, 
LOC: SLICE_X63Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

fifo_cnt[2]_i_1 - 
nets: {fifo_cnt[2]_i_1_n_0 fifo_cnt[2]_i_1/O}, {ctrl_ven fifo_cnt[2]_i_1/I0}, {u2/RGB_buf/fifo_cnt_reg_n_0_[1] fifo_cnt[2]_i_1/I1}, {u2/RGB_buf/fifo_cnt_reg_n_0_[2] fifo_cnt[2]_i_1/I2}, {line_fifo_wreq fifo_cnt[2]_i_1/I3}, {u2/RGBbuf_wreq fifo_cnt[2]_i_1/I4}, {u2/RGB_buf/fifo_cnt_reg_n_0_[0] fifo_cnt[2]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hA028A0A0A0A082A0, 
LOC: SLICE_X62Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

fifo_cnt[2]_i_1__0 - 
nets: {fifo_cnt[2]_i_1__0_n_0 fifo_cnt[2]_i_1__0/O}, {u2/vmem_acc fifo_cnt[2]_i_1__0/I0}, {ACK_I fifo_cnt[2]_i_1__0/I1}, {u2/pixelbuf_rreq fifo_cnt[2]_i_1__0/I2}, {u2/pixel_buf/fifo_cnt_reg_n_0_[0] fifo_cnt[2]_i_1__0/I3}, {u2/pixel_buf/fifo_cnt_reg_n_0_[2] fifo_cnt[2]_i_1__0/I4}, {u2/pixel_buf/fifo_cnt_reg_n_0_[1] fifo_cnt[2]_i_1__0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF7FF0800FF8F0070, 
LOC: SLICE_X65Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

fifo_cnt[3]_i_1 - 
nets: {fifo_cnt[3]_i_1_n_0 fifo_cnt[3]_i_1/O}, {ctrl_ven fifo_cnt[3]_i_1/I0}, {fifo_cnt[3]_i_2_n_0 fifo_cnt[3]_i_1/I1}, {u2/RGB_buf/fifo_cnt_reg_n_0_[2] fifo_cnt[3]_i_1/I2}, {u2/RGB_buf/fifo_cnt_reg_n_0_[1] fifo_cnt[3]_i_1/I3}, {u2/RGB_buf/fifo_cnt_reg_n_0_[3] fifo_cnt[3]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h8AA22008, 
LOC: SLICE_X62Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

fifo_cnt[3]_i_1__0 - 
nets: {fifo_cnt[3]_i_1__0_n_0 fifo_cnt[3]_i_1__0/O}, {u2/hfull fifo_cnt[3]_i_1__0/I0}, {u2/pixel_buf/fifo_cnt_reg_n_0_[2] fifo_cnt[3]_i_1__0/I1}, {u2/pixel_buf/fifo_cnt_reg_n_0_[1] fifo_cnt[3]_i_1__0/I2}, {u2/wreq10_out fifo_cnt[3]_i_1__0/I3}, {u2/pixelbuf_rreq fifo_cnt[3]_i_1__0/I4}, {u2/pixel_buf/fifo_cnt_reg_n_0_[0] fifo_cnt[3]_i_1__0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAAAA6AAAAAA9AAAA, 
LOC: SLICE_X65Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

fifo_cnt[3]_i_2 - 
nets: {fifo_cnt[3]_i_2_n_0 fifo_cnt[3]_i_2/O}, {u2/RGB_buf/fifo_cnt_reg_n_0_[1] fifo_cnt[3]_i_2/I0}, {line_fifo_wreq fifo_cnt[3]_i_2/I1}, {u2/RGBbuf_wreq fifo_cnt[3]_i_2/I2}, {u2/RGB_buf/fifo_cnt_reg_n_0_[0] fifo_cnt[3]_i_2/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h8AAE, 
LOC: SLICE_X62Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

fifo_cnt[4]_i_2 - 
nets: {fifo_cnt[4]_i_2_n_0 fifo_cnt[4]_i_2/O}, {u2/pixel_buf/fifo_cnt_reg_n_0_[4] fifo_cnt[4]_i_2/I0}, {fifo_cnt[4]_i_3_n_0 fifo_cnt[4]_i_2/I1}, {u2/hfull fifo_cnt[4]_i_2/I2}, {fifo_cnt[4]_i_4_n_0 fifo_cnt[4]_i_2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hA59A, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

fifo_cnt[4]_i_3 - 
nets: {fifo_cnt[4]_i_3_n_0 fifo_cnt[4]_i_3/O}, {u2/pixel_buf/fifo_cnt_reg_n_0_[2] fifo_cnt[4]_i_3/I0}, {u2/pixel_buf/fifo_cnt_reg_n_0_[1] fifo_cnt[4]_i_3/I1}, {u2/pixelbuf_rreq fifo_cnt[4]_i_3/I2}, {u2/vmem_acc fifo_cnt[4]_i_3/I3}, {ACK_I fifo_cnt[4]_i_3/I4}, {u2/pixel_buf/fifo_cnt_reg_n_0_[0] fifo_cnt[4]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF7FFFFFFFFFFFFFF, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

fifo_cnt[4]_i_4 - 
nets: {fifo_cnt[4]_i_4_n_0 fifo_cnt[4]_i_4/O}, {u2/pixel_buf/fifo_cnt_reg_n_0_[2] fifo_cnt[4]_i_4/I0}, {u2/pixel_buf/fifo_cnt_reg_n_0_[1] fifo_cnt[4]_i_4/I1}, {u2/vmem_acc fifo_cnt[4]_i_4/I2}, {ACK_I fifo_cnt[4]_i_4/I3}, {u2/pixelbuf_rreq fifo_cnt[4]_i_4/I4}, {u2/pixel_buf/fifo_cnt_reg_n_0_[0] fifo_cnt[4]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000001110000, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

fill_RGBfifo_i_1 - 
nets: {u2/fill_RGBfifo0 fill_RGBfifo_i_1/O}, {u2/fill_RGBfifo fill_RGBfifo_i_1/I0}, {u2/RGB_buf/fifo_cnt_reg_n_0_[3] fill_RGBfifo_i_1/I1}, {u2/RGB_buf/fifo_cnt_reg_n_0_[0] fill_RGBfifo_i_1/I2}, {u2/RGB_buf/fifo_cnt_reg_n_0_[2] fill_RGBfifo_i_1/I3}, {u2/RGB_buf/fifo_cnt_reg_n_0_[1] fill_RGBfifo_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00AA00AB, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_gate.iGate_i_1 - 
nets: {u3/tblk.vtgen/hor_gen/iGate0 gen_gate.iGate_i_1/O}, {gen_gate.iGate_reg_i_2_n_3 gen_gate.iGate_i_1/I0}, {gen_gate.iGate_i_3_n_0 gen_gate.iGate_i_1/I1}, {u3/tblk.vtgen/Gate gen_gate.iGate_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hA8, 
LOC: SLICE_X62Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_gate.iGate_i_1__0 - 
nets: {u3/tblk.vtgen/ver_gen/iGate0 gen_gate.iGate_i_1__0/O}, {rci_reg_i_3_n_3 gen_gate.iGate_i_1__0/I0}, {rci_i_2__1_n_0 gen_gate.iGate_i_1__0/I1}, {u3/tblk.vtgen/Vgate gen_gate.iGate_i_1__0/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hA8, 
LOC: SLICE_X62Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_gate.iGate_i_3 - 
nets: {gen_gate.iGate_i_3_n_0 gen_gate.iGate_i_3/O}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[6] gen_gate.iGate_i_3/I0}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] gen_gate.iGate_i_3/I1}, {Qi[6]_i_2__0_n_0 gen_gate.iGate_i_3/I2}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] gen_gate.iGate_i_3/I3}, {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[7] gen_gate.iGate_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X70Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_gate.iGate_reg_i_2 - 
nets: { gen_gate.iGate_reg_i_2/CO[3]}, { gen_gate.iGate_reg_i_2/CO[2]}, { gen_gate.iGate_reg_i_2/CO[1]}, {gen_gate.iGate_reg_i_2_n_3 gen_gate.iGate_reg_i_2/CO[0]}, { gen_gate.iGate_reg_i_2/O[3]}, { gen_gate.iGate_reg_i_2/O[2]}, { gen_gate.iGate_reg_i_2/O[1]}, { gen_gate.iGate_reg_i_2/O[0]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_0 gen_gate.iGate_reg_i_2/CI}, {<const0> gen_gate.iGate_reg_i_2/CYINIT}, {<const0> gen_gate.iGate_reg_i_2/DI[3]}, {<const0> gen_gate.iGate_reg_i_2/DI[2]}, {<const0> gen_gate.iGate_reg_i_2/DI[1]}, {<const0> gen_gate.iGate_reg_i_2/DI[0]}, {<const0> gen_gate.iGate_reg_i_2/S[3]}, {<const0> gen_gate.iGate_reg_i_2/S[2]}, {<const0> gen_gate.iGate_reg_i_2/S[1]}, {<const1> gen_gate.iGate_reg_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X63Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

gen_sync.iSync_i_1 - 
nets: {u3/tblk.vtgen/hor_gen/iSync0 gen_sync.iSync_i_1/O}, {u3/tblk.vtgen/hor_gen/go gen_sync.iSync_i_1/I0}, {u3/tblk.vtgen/iHsync gen_sync.iSync_i_1/I1}, {gen_sync.iSync_i_2_n_0 gen_sync.iSync_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h0E, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_sync.iSync_i_1__0 - 
nets: {u3/tblk.vtgen/ver_gen/iSync0 gen_sync.iSync_i_1__0/O}, {u3/tblk.vtgen/ver_gen/go gen_sync.iSync_i_1__0/I0}, {u3/tblk.vtgen/iVsync gen_sync.iSync_i_1__0/I1}, {rci_i_2__0_n_0 gen_sync.iSync_i_1__0/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h0E, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_sync.iSync_i_2 - 
nets: {gen_sync.iSync_i_2_n_0 gen_sync.iSync_i_2/O}, {u3/Qi[6] gen_sync.iSync_i_2/I0}, {u3/Qi[4] gen_sync.iSync_i_2/I1}, {Qi[6]_i_2_n_0 gen_sync.iSync_i_2/I2}, {u3/Qi[5] gen_sync.iSync_i_2/I3}, {u3/Qi[7] gen_sync.iSync_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X71Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

go_i_1 - 
nets: {u3/tblk.vtgen/hor_gen/go0 go_i_1/O}, {u3/tblk.vtgen/hor_gen/drst go_i_1/I0}, {go_reg_i_2_n_3 go_i_1/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

go_i_1__0 - 
nets: {go_i_1__0_n_0 go_i_1__0/O}, {u3/tblk.vtgen/ver_gen/drst go_i_1__0/I0}, {rci_reg_i_2_n_3 go_i_1__0/I1}, {go_reg_i_2_n_3 go_i_1__0/I2}, {u3/tblk.vtgen/ver_gen/go go_i_1__0/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'hFB0B, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

go_reg_i_2 - 
nets: { go_reg_i_2/CO[3]}, { go_reg_i_2/CO[2]}, { go_reg_i_2/CO[1]}, {go_reg_i_2_n_3 go_reg_i_2/CO[0]}, { go_reg_i_2/O[3]}, { go_reg_i_2/O[2]}, { go_reg_i_2/O[1]}, { go_reg_i_2/O[0]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_0 go_reg_i_2/CI}, {<const0> go_reg_i_2/CYINIT}, {<const0> go_reg_i_2/DI[3]}, {<const0> go_reg_i_2/DI[2]}, {<const0> go_reg_i_2/DI[1]}, {<const0> go_reg_i_2/DI[0]}, {<const0> go_reg_i_2/S[3]}, {<const0> go_reg_i_2/S[2]}, {<const0> go_reg_i_2/S[1]}, {<const1> go_reg_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X73Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

htim[31]_i_1 - 
nets: {htim[31]_i_1_n_0 htim[31]_i_1/O}, {RST_I htim[31]_i_1/I0}, {ADR_I[2] htim[31]_i_1/I1}, {ADR_I[4] htim[31]_i_1/I2}, {ctrl[31]_i_3_n_0 htim[31]_i_1/I3}, {ADR_I[3] htim[31]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hABAAAAAA, 
LOC: SLICE_X72Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

hvlen[31]_i_1 - 
nets: {hvlen[31]_i_1_n_0 hvlen[31]_i_1/O}, {RST_I hvlen[31]_i_1/I0}, {ADR_I[3] hvlen[31]_i_1/I1}, {ADR_I[2] hvlen[31]_i_1/I2}, {ADR_I[4] hvlen[31]_i_1/I3}, {ctrl[31]_i_3_n_0 hvlen[31]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hABAAAAAA, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

luint_blk.luint_pclk_i_1 - 
nets: {luint_blk.luint_pclk_i_1_n_0 luint_blk.luint_pclk_i_1/O}, {rd_empty luint_blk.luint_pclk_i_1/I0}, {u3/tblk.vtgen/Gate luint_blk.luint_pclk_i_1/I1}, {u3/tblk.vtgen/Vgate luint_blk.luint_pclk_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X59Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

luint_blk.luint_pclk_reg - 
nets: {luint_pclk luint_blk.luint_pclk_reg/Q}, {PCLK luint_blk.luint_pclk_reg/C}, {<const1> luint_blk.luint_pclk_reg/CE}, {luint_blk.luint_pclk_i_1_n_0 luint_blk.luint_pclk_reg/D}, {<const0> luint_blk.luint_pclk_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

luint_blk.luint_reg - 
nets: {luint luint_blk.luint_reg/Q}, {CLK_I luint_blk.luint_reg/C}, {<const1> luint_blk.luint_reg/CE}, {sluint luint_blk.luint_reg/D}, {<const0> luint_blk.luint_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

luint_blk.sluint_reg - 
nets: {sluint luint_blk.sluint_reg/Q}, {CLK_I luint_blk.sluint_reg/C}, {<const1> luint_blk.sluint_reg/CE}, {luint_pclk luint_blk.sluint_reg/D}, {<const0> luint_blk.sluint_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

mem_reg_0_15_0_5_i_1 - 
nets: {u2/wreq10_out mem_reg_0_15_0_5_i_1/O}, {u2/vmem_acc mem_reg_0_15_0_5_i_1/I0}, {ACK_I mem_reg_0_15_0_5_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X65Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_carry__0_i_1 - 
nets: {minusOp_carry__0_i_1_n_0 minusOp_carry__0_i_1/O}, {u4/rptr_reg[7] minusOp_carry__0_i_1/I0}, {u4/wptr_reg[7] minusOp_carry__0_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X59Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_carry__0_i_2 - 
nets: {minusOp_carry__0_i_2_n_0 minusOp_carry__0_i_2/O}, {u4/wptr_reg[6] minusOp_carry__0_i_2/I0}, {u4/rptr_reg[6] minusOp_carry__0_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X59Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_carry__0_i_3 - 
nets: {minusOp_carry__0_i_3_n_0 minusOp_carry__0_i_3/O}, {u4/wptr_reg[5] minusOp_carry__0_i_3/I0}, {u4/rptr_reg[5] minusOp_carry__0_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X59Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_carry__0_i_4 - 
nets: {minusOp_carry__0_i_4_n_0 minusOp_carry__0_i_4/O}, {u4/wptr_reg[4] minusOp_carry__0_i_4/I0}, {u4/rptr_reg[4] minusOp_carry__0_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X59Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_carry_i_1 - 
nets: {minusOp_carry_i_1_n_0 minusOp_carry_i_1/O}, {u4/wptr_reg[3] minusOp_carry_i_1/I0}, {u4/rptr_reg[3] minusOp_carry_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X59Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_carry_i_2 - 
nets: {minusOp_carry_i_2_n_0 minusOp_carry_i_2/O}, {u4/wptr_reg[2] minusOp_carry_i_2/I0}, {u4/rptr_reg[2] minusOp_carry_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X59Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_carry_i_3 - 
nets: {minusOp_carry_i_3_n_0 minusOp_carry_i_3/O}, {u4/wptr_reg[1] minusOp_carry_i_3/I0}, {u4/rptr_reg[1] minusOp_carry_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X59Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_carry_i_4 - 
nets: {minusOp_carry_i_4_n_0 minusOp_carry_i_4/O}, {u4/wptr_reg[0] minusOp_carry_i_4/I0}, {u4/rptr_reg[0] minusOp_carry_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X59Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

pblk.eoh_i_1 - 
nets: {pblk.eoh_i_1_n_0 pblk.eoh_i_1/O}, {u3/seol pblk.eoh_i_1/I0}, {u3/dseol pblk.eoh_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X71Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

pblk.eov_i_1 - 
nets: {pblk.eov_i_1_n_0 pblk.eov_i_1/O}, {u3/seof pblk.eov_i_1/I0}, {u3/dseof pblk.eov_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X71Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

pblk.seof_i_1 - 
nets: {u3/eof pblk.seof_i_1/O}, {rci_reg_i_2_n_3 pblk.seof_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

pblk.seol_i_1 - 
nets: {u3/eol pblk.seol_i_1/O}, {go_reg_i_2_n_3 pblk.seol_i_1/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

pixel_buf/fifo_cnt[4]_i_1 - 
nets: {pixel_buf/fifo_cnt[4]_i_1_n_0 pixel_buf/fifo_cnt[4]_i_1/O}, {u2/ImDone0_inferred__0_carry__2_n_0 pixel_buf/fifo_cnt[4]_i_1/I0}, {u2/ImDone0_carry__2_n_0 pixel_buf/fifo_cnt[4]_i_1/I1}, {u2/dImDone pixel_buf/fifo_cnt[4]_i_1/I2}, {ctrl_ven pixel_buf/fifo_cnt[4]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h01FF, 
LOC: SLICE_X65Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_1 - 
nets: {rci_i_1_n_0 rci_i_1/O}, {u3/nVen rci_i_1/I0}, {go_reg_i_2_n_3 rci_i_1/I1}, {u3/tblk.vtgen/hor_gen/len_cnt/rci_reg_n_0 rci_i_1/I2}, {u3/tblk.vtgen/hor_gen/go rci_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h4440, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_1__0 - 
nets: {u3/tblk.vtgen/ver_gen/p_0_in rci_i_1__0/O}, {u3/nVen rci_i_1__0/I0}, {go_reg_i_2_n_3 rci_i_1__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

rci_i_1__1 - 
nets: {rci_i_1__1_n_0 rci_i_1__1/O}, {gen_sync.iSync_i_2_n_0 rci_i_1__1/I0}, {u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg_n_0 rci_i_1__1/I1}, {Qi[15]_i_2_n_0 rci_i_1__1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h0E, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

rci_i_1__2 - 
nets: {u3/tblk.vtgen/hor_gen/rci rci_i_1__2/O}, {u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg_n_0 rci_i_1__2/I0}, {u3/tblk.vtgen/hor_gen/go rci_i_1__2/I1}, {Qi[7]_i_2__0_n_0 rci_i_1__2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h0E, 
LOC: SLICE_X69Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

rci_i_1__3 - 
nets: {rci_i_1__3_n_0 rci_i_1__3/O}, {gen_gate.iGate_i_3_n_0 rci_i_1__3/I0}, {u3/tblk.vtgen/hor_gen/gate_cnt/rci_reg_n_0 rci_i_1__3/I1}, {gen_gate.iGate_reg_i_2_n_3 rci_i_1__3/I2}, {u3/nVen rci_i_1__3/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h00E0, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_1__4 - 
nets: {rci_i_1__4_n_0 rci_i_1__4/O}, {rci_i_2__0_n_0 rci_i_1__4/I0}, {u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg_n_0 rci_i_1__4/I1}, {rci_i_3__0_n_0 rci_i_1__4/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h0E, 
LOC: SLICE_X75Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

rci_i_1__5 - 
nets: {rci_i_1__5_n_0 rci_i_1__5/O}, {rci_i_2__1_n_0 rci_i_1__5/I0}, {u3/tblk.vtgen/ver_gen/gate_cnt/rci_reg_n_0 rci_i_1__5/I1}, {rci_reg_i_3_n_3 rci_i_1__5/I2}, {u3/nVen rci_i_1__5/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h00E0, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_1__6 - 
nets: {rci_i_1__6_n_0 rci_i_1__6/O}, {u3/tblk.vtgen/ver_gen/len_cnt/rci_reg_n_0 rci_i_1__6/I0}, {u3/tblk.vtgen/ver_gen/go rci_i_1__6/I1}, {rci_reg_i_2_n_3 rci_i_1__6/I2}, {u3/nVen rci_i_1__6/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h00E0, 
LOC: SLICE_X74Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_2 - 
nets: {u3/tblk.vtgen/ver_gen/rci rci_i_2/O}, {u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg_n_0 rci_i_2/I0}, {u3/tblk.vtgen/ver_gen/go rci_i_2/I1}, {rci_i_3_n_0 rci_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h0E, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

rci_i_2__0 - 
nets: {rci_i_2__0_n_0 rci_i_2__0/O}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[6] rci_i_2__0/I0}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[4] rci_i_2__0/I1}, {Qi[6]_i_2__1_n_0 rci_i_2__0/I2}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[5] rci_i_2__0/I3}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[7] rci_i_2__0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X74Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

rci_i_2__1 - 
nets: {rci_i_2__1_n_0 rci_i_2__1/O}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[6] rci_i_2__1/I0}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] rci_i_2__1/I1}, {Qi[6]_i_2__2_n_0 rci_i_2__1/I2}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] rci_i_2__1/I3}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[7] rci_i_2__1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

rci_i_3 - 
nets: {rci_i_3_n_0 rci_i_3/O}, {u3/nVen rci_i_3/I0}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[7] rci_i_3/I1}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[5] rci_i_3/I2}, {Qi[6]_i_2__1_n_0 rci_i_3/I3}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[4] rci_i_3/I4}, {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[6] rci_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAAAAAABAA, 
LOC: SLICE_X74Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

rci_i_3__0 - 
nets: {rci_i_3__0_n_0 rci_i_3__0/O}, {u3/nVen rci_i_3__0/I0}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[7] rci_i_3__0/I1}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] rci_i_3__0/I2}, {Qi[6]_i_2__2_n_0 rci_i_3__0/I3}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] rci_i_3__0/I4}, {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[6] rci_i_3__0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAAAAAABAA, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

rci_reg_i_2 - 
nets: { rci_reg_i_2/CO[3]}, { rci_reg_i_2/CO[2]}, { rci_reg_i_2/CO[1]}, {rci_reg_i_2_n_3 rci_reg_i_2/CO[0]}, { rci_reg_i_2/O[3]}, { rci_reg_i_2/O[2]}, { rci_reg_i_2/O[1]}, { rci_reg_i_2/O[0]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_0 rci_reg_i_2/CI}, {<const0> rci_reg_i_2/CYINIT}, {<const0> rci_reg_i_2/DI[3]}, {<const0> rci_reg_i_2/DI[2]}, {<const0> rci_reg_i_2/DI[1]}, {<const0> rci_reg_i_2/DI[0]}, {<const0> rci_reg_i_2/S[3]}, {<const0> rci_reg_i_2/S[2]}, {<const0> rci_reg_i_2/S[1]}, {<const1> rci_reg_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X71Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

rci_reg_i_3 - 
nets: { rci_reg_i_3/CO[3]}, { rci_reg_i_3/CO[2]}, { rci_reg_i_3/CO[1]}, {rci_reg_i_3_n_3 rci_reg_i_3/CO[0]}, { rci_reg_i_3/O[3]}, { rci_reg_i_3/O[2]}, { rci_reg_i_3/O[1]}, { rci_reg_i_3/O[0]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_0 rci_reg_i_3/CI}, {<const0> rci_reg_i_3/CYINIT}, {<const0> rci_reg_i_3/DI[3]}, {<const0> rci_reg_i_3/DI[2]}, {<const0> rci_reg_i_3/DI[1]}, {<const0> rci_reg_i_3/DI[0]}, {<const0> rci_reg_i_3/S[3]}, {<const0> rci_reg_i_3/S[2]}, {<const0> rci_reg_i_3/S[1]}, {<const1> rci_reg_i_3/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X66Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

rempty_i_1 - 
nets: {u4/eqOp rempty_i_1/O}, {u4/rptr_reg[6] rempty_i_1/I0}, {u4/wptr_reg[6] rempty_i_1/I1}, {u4/wptr_reg[7] rempty_i_1/I2}, {u4/rptr_reg[7] rempty_i_1/I3}, {rempty_i_2_n_0 rempty_i_1/I4}, {rempty_i_3_n_0 rempty_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000009009, 
LOC: SLICE_X60Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

rempty_i_2 - 
nets: {rempty_i_2_n_0 rempty_i_2/O}, {u4/wptr_reg[0] rempty_i_2/I0}, {u4/rptr_reg[0] rempty_i_2/I1}, {u4/rptr_reg[1] rempty_i_2/I2}, {u4/wptr_reg[1] rempty_i_2/I3}, {u4/rptr_reg[2] rempty_i_2/I4}, {u4/wptr_reg[2] rempty_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h6FF6FFFFFFFF6FF6, 
LOC: SLICE_X60Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

rempty_i_3 - 
nets: {rempty_i_3_n_0 rempty_i_3/O}, {u4/wptr_reg[3] rempty_i_3/I0}, {u4/rptr_reg[3] rempty_i_3/I1}, {u4/rptr_reg[4] rempty_i_3/I2}, {u4/wptr_reg[4] rempty_i_3/I3}, {u4/rptr_reg[5] rempty_i_3/I4}, {u4/wptr_reg[5] rempty_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h6FF6FFFFFFFF6FF6, 
LOC: SLICE_X60Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

rptr[0]_i_1 - 
nets: {rptr[0]_i_1_n_0 rptr[0]_i_1/O}, {line_fifo_wreq rptr[0]_i_1/I0}, {ctrl_ven rptr[0]_i_1/I1}, {u2/RGB_buf/rptr[0] rptr[0]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h48, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

rptr[0]_i_1__0 - 
nets: {p_0_in__2[0] rptr[0]_i_1__0/O}, {u4/rptr_reg[0] rptr[0]_i_1__0/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X60Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rptr[0]_i_1__1 - 
nets: {rptr[0]_i_1__1_n_0 rptr[0]_i_1__1/O}, {u2/pixel_buf/rptr_reg[0] rptr[0]_i_1__1/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rptr[1]_i_1 - 
nets: {rptr[1]_i_1_n_0 rptr[1]_i_1/O}, {u2/RGB_buf/rptr[0] rptr[1]_i_1/I0}, {line_fifo_wreq rptr[1]_i_1/I1}, {ctrl_ven rptr[1]_i_1/I2}, {u2/RGB_buf/rptr[1] rptr[1]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h7080, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rptr[1]_i_1__0 - 
nets: {rptr[1]_i_1__0_n_0 rptr[1]_i_1__0/O}, {u2/pixel_buf/rptr_reg[0] rptr[1]_i_1__0/I0}, {u2/pixel_buf/rptr_reg[1] rptr[1]_i_1__0/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

rptr[1]_i_1__1 - 
nets: {p_0_in__2[1] rptr[1]_i_1__1/O}, {u4/rptr_reg[1] rptr[1]_i_1__1/I0}, {u4/rptr_reg[0] rptr[1]_i_1__1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X60Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

rptr[2]_i_1 - 
nets: {rptr[2]_i_1_n_0 rptr[2]_i_1/O}, {u2/RGB_buf/rptr[0] rptr[2]_i_1/I0}, {u2/RGB_buf/rptr[1] rptr[2]_i_1/I1}, {line_fifo_wreq rptr[2]_i_1/I2}, {ctrl_ven rptr[2]_i_1/I3}, {u2/RGB_buf/rptr[2] rptr[2]_i_1/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h7F008000, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

rptr[2]_i_1__0 - 
nets: {rptr[2]_i_1__0_n_0 rptr[2]_i_1__0/O}, {u2/pixel_buf/rptr_reg[2] rptr[2]_i_1__0/I0}, {u2/pixel_buf/rptr_reg[1] rptr[2]_i_1__0/I1}, {u2/pixel_buf/rptr_reg[0] rptr[2]_i_1__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

rptr[2]_i_1__1 - 
nets: {rptr[2]_i_1__1_n_0 rptr[2]_i_1__1/O}, {u4/rptr_reg[2] rptr[2]_i_1__1/I0}, {u4/rptr_reg[0] rptr[2]_i_1__1/I1}, {u4/rptr_reg[1] rptr[2]_i_1__1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X60Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

rptr[3]_i_1 - 
nets: {rptr[3]_i_1_n_0 rptr[3]_i_1/O}, {u2/pixel_buf/rptr_reg[2] rptr[3]_i_1/I0}, {u2/pixel_buf/rptr_reg[1] rptr[3]_i_1/I1}, {u2/pixel_buf/rptr_reg[0] rptr[3]_i_1/I2}, {u2/pixel_buf/rptr_reg[3] rptr[3]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h7F80, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rptr[3]_i_1__0 - 
nets: {rptr[3]_i_1__0_n_0 rptr[3]_i_1__0/O}, {u4/rptr_reg[3] rptr[3]_i_1__0/I0}, {u4/rptr_reg[2] rptr[3]_i_1__0/I1}, {u4/rptr_reg[1] rptr[3]_i_1__0/I2}, {u4/rptr_reg[0] rptr[3]_i_1__0/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h6AAA, 
LOC: SLICE_X58Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rptr[4]_i_1 - 
nets: {rptr[4]_i_1_n_0 rptr[4]_i_1/O}, {u4/rptr_reg[4] rptr[4]_i_1/I0}, {u4/rptr_reg[3] rptr[4]_i_1/I1}, {u4/rptr_reg[0] rptr[4]_i_1/I2}, {u4/rptr_reg[1] rptr[4]_i_1/I3}, {u4/rptr_reg[2] rptr[4]_i_1/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h6AAAAAAA, 
LOC: SLICE_X58Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

rptr[5]_i_1 - 
nets: {rptr[5]_i_1_n_0 rptr[5]_i_1/O}, {u4/rptr_reg[5] rptr[5]_i_1/I0}, {u4/rptr_reg[4] rptr[5]_i_1/I1}, {u4/rptr_reg[2] rptr[5]_i_1/I2}, {u4/rptr_reg[1] rptr[5]_i_1/I3}, {u4/rptr_reg[0] rptr[5]_i_1/I4}, {u4/rptr_reg[3] rptr[5]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h6AAAAAAAAAAAAAAA, 
LOC: SLICE_X59Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

rptr[6]_i_1 - 
nets: {rptr[6]_i_1_n_0 rptr[6]_i_1/O}, {u4/rptr_reg[6] rptr[6]_i_1/I0}, {rptr[7]_i_3_n_0 rptr[6]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X59Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

rptr[7]_i_1 - 
nets: {cgate rptr[7]_i_1/O}, {u3/tblk.vtgen/Vgate rptr[7]_i_1/I0}, {u3/tblk.vtgen/Gate rptr[7]_i_1/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X60Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

rptr[7]_i_2 - 
nets: {p_0_in__2[7] rptr[7]_i_2/O}, {u4/rptr_reg[7] rptr[7]_i_2/I0}, {rptr[7]_i_3_n_0 rptr[7]_i_2/I1}, {u4/rptr_reg[6] rptr[7]_i_2/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h9A, 
LOC: SLICE_X59Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

rptr[7]_i_3 - 
nets: {rptr[7]_i_3_n_0 rptr[7]_i_3/O}, {u4/rptr_reg[4] rptr[7]_i_3/I0}, {u4/rptr_reg[2] rptr[7]_i_3/I1}, {u4/rptr_reg[1] rptr[7]_i_3/I2}, {u4/rptr_reg[0] rptr[7]_i_3/I3}, {u4/rptr_reg[3] rptr[7]_i_3/I4}, {u4/rptr_reg[5] rptr[7]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h7FFFFFFFFFFFFFFF, 
LOC: SLICE_X59Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

rptr_rep[0]_i_1 - 
nets: {rptr_rep[0]_i_1_n_0 rptr_rep[0]_i_1/O}, {u2/ImDone0_inferred__0_carry__2_n_0 rptr_rep[0]_i_1/I0}, {u2/ImDone0_carry__2_n_0 rptr_rep[0]_i_1/I1}, {u2/dImDone rptr_rep[0]_i_1/I2}, {ctrl_ven rptr_rep[0]_i_1/I3}, {u2/pixel_buf/rptr_reg[0] rptr_rep[0]_i_1/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h0000FE00, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

rptr_rep[1]_i_1 - 
nets: {rptr_rep[1]_i_1_n_0 rptr_rep[1]_i_1/O}, {u2/ImDone0_inferred__0_carry__2_n_0 rptr_rep[1]_i_1/I0}, {u2/ImDone0_carry__2_n_0 rptr_rep[1]_i_1/I1}, {u2/dImDone rptr_rep[1]_i_1/I2}, {ctrl_ven rptr_rep[1]_i_1/I3}, {u2/pixel_buf/rptr_reg[1] rptr_rep[1]_i_1/I4}, {u2/pixel_buf/rptr_reg[0] rptr_rep[1]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000FE00FE000000, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

rptr_rep[2]_i_1 - 
nets: {rptr_rep[2]_i_1_n_0 rptr_rep[2]_i_1/O}, {rptr_rep[3]_i_3_n_0 rptr_rep[2]_i_1/I0}, {u2/pixel_buf/rptr_reg[0] rptr_rep[2]_i_1/I1}, {u2/pixel_buf/rptr_reg[1] rptr_rep[2]_i_1/I2}, {u2/pixel_buf/rptr_reg[2] rptr_rep[2]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h2A80, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rptr_rep[3]_i_1 - 
nets: {rptr_rep[3]_i_1_n_0 rptr_rep[3]_i_1/O}, {u2/pixelbuf_rreq rptr_rep[3]_i_1/I0}, {u2/ImDone0_inferred__0_carry__2_n_0 rptr_rep[3]_i_1/I1}, {u2/ImDone0_carry__2_n_0 rptr_rep[3]_i_1/I2}, {u2/dImDone rptr_rep[3]_i_1/I3}, {ctrl_ven rptr_rep[3]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAABFFFF, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

rptr_rep[3]_i_2 - 
nets: {rptr_rep[3]_i_2_n_0 rptr_rep[3]_i_2/O}, {rptr_rep[3]_i_3_n_0 rptr_rep[3]_i_2/I0}, {u2/pixel_buf/rptr_reg[2] rptr_rep[3]_i_2/I1}, {u2/pixel_buf/rptr_reg[1] rptr_rep[3]_i_2/I2}, {u2/pixel_buf/rptr_reg[0] rptr_rep[3]_i_2/I3}, {u2/pixel_buf/rptr_reg[3] rptr_rep[3]_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h2AAA8000, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

rptr_rep[3]_i_3 - 
nets: {rptr_rep[3]_i_3_n_0 rptr_rep[3]_i_3/O}, {ctrl_ven rptr_rep[3]_i_3/I0}, {u2/dImDone rptr_rep[3]_i_3/I1}, {u2/ImDone0_carry__2_n_0 rptr_rep[3]_i_3/I2}, {u2/ImDone0_inferred__0_carry__2_n_0 rptr_rep[3]_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hAAA8, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

stat[0]_i_1 - 
nets: {stat[0]_i_1_n_0 stat[0]_i_1/O}, {RST_I stat[0]_i_1/I0}, {stat[0]_i_2_n_0 stat[0]_i_1/I1}, {u1/stat_reg_n_0_[0] stat[0]_i_1/I2}, {ctrl[31]_i_3_n_0 stat[0]_i_1/I3}, {SDAT_I[0] stat[0]_i_1/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h44545454, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

stat[0]_i_2 - 
nets: {stat[0]_i_2_n_0 stat[0]_i_2/O}, {ERR_I stat[0]_i_2/I0}, {u2/clut_acc stat[0]_i_2/I1}, {u2/vmem_acc stat[0]_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hA8, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

stat[16]_i_1 - 
nets: {u1/p_1_in[16] stat[16]_i_1/O}, {stat_avmp stat[16]_i_1/I0}, {RST_I stat[16]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

stat[17]_i_1 - 
nets: {u1/p_1_in[17] stat[17]_i_1/O}, {stat_acmp stat[17]_i_1/I0}, {RST_I stat[17]_i_1/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

stat[1]_i_1 - 
nets: {stat[1]_i_1_n_0 stat[1]_i_1/O}, {RST_I stat[1]_i_1/I0}, {luint stat[1]_i_1/I1}, {ctrl[31]_i_3_n_0 stat[1]_i_1/I2}, {SDAT_I[1] stat[1]_i_1/I3}, {u1/LUINT stat[1]_i_1/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h45554444, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

stat[4]_i_1 - 
nets: {stat[4]_i_1_n_0 stat[4]_i_1/O}, {RST_I stat[4]_i_1/I0}, {vint stat[4]_i_1/I1}, {ctrl[31]_i_3_n_0 stat[4]_i_1/I2}, {SDAT_I[4] stat[4]_i_1/I3}, {u1/VINT stat[4]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h45554444, 
LOC: SLICE_X72Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

stat[5]_i_1 - 
nets: {stat[5]_i_1_n_0 stat[5]_i_1/O}, {RST_I stat[5]_i_1/I0}, {hint stat[5]_i_1/I1}, {ctrl[31]_i_3_n_0 stat[5]_i_1/I2}, {SDAT_I[5] stat[5]_i_1/I3}, {u1/HINT stat[5]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h45554444, 
LOC: SLICE_X68Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

stat[6]_i_1 - 
nets: {stat[6]_i_1_n_0 stat[6]_i_1/O}, {RST_I stat[6]_i_1/I0}, {u2/ImDoneStrb stat[6]_i_1/I1}, {ctrl_ven stat[6]_i_1/I2}, {u1/BSINT stat[6]_i_1/I3}, {ctrl[31]_i_3_n_0 stat[6]_i_1/I4}, {SDAT_I[6] stat[6]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h4040554055405540, 
LOC: SLICE_X69Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[0]_i_1 - 
nets: {u2/color_proc/iB[0] statemachine.B[0]_i_1/O}, {statemachine.B[0]_i_2_n_0 statemachine.B[0]_i_1/I0}, {MDAT_I[0] statemachine.B[0]_i_1/I1}, {u2/clut_offs[0] statemachine.B[0]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.B[0]_i_1/I3}, {u2/color_proc/c_state[1] statemachine.B[0]_i_1/I4}, {u2/color_proc/c_state[0] statemachine.B[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF000AA00CC000000, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[0]_i_2 - 
nets: {statemachine.B[0]_i_2_n_0 statemachine.B[0]_i_2/O}, {u2/color_proc/DataBuffer_reg_n_0_[8] statemachine.B[0]_i_2/I0}, {u2/color_proc/p_2_in[0] statemachine.B[0]_i_2/I1}, {u2/colcnt[0] statemachine.B[0]_i_2/I2}, {u2/color_proc/p_0_in[0] statemachine.B[0]_i_2/I3}, {u2/colcnt[1] statemachine.B[0]_i_2/I4}, {u2/Ba[0] statemachine.B[0]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[1]_i_1 - 
nets: {u2/color_proc/iB[1] statemachine.B[1]_i_1/O}, {statemachine.B[1]_i_2_n_0 statemachine.B[1]_i_1/I0}, {MDAT_I[1] statemachine.B[1]_i_1/I1}, {u2/clut_offs[1] statemachine.B[1]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.B[1]_i_1/I3}, {u2/color_proc/c_state[1] statemachine.B[1]_i_1/I4}, {u2/color_proc/c_state[0] statemachine.B[1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hF000AA00CC000000, 
LOC: SLICE_X66Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[1]_i_2 - 
nets: {statemachine.B[1]_i_2_n_0 statemachine.B[1]_i_2/O}, {u2/color_proc/DataBuffer_reg_n_0_[9] statemachine.B[1]_i_2/I0}, {u2/color_proc/p_2_in[1] statemachine.B[1]_i_2/I1}, {u2/colcnt[0] statemachine.B[1]_i_2/I2}, {u2/color_proc/p_0_in[1] statemachine.B[1]_i_2/I3}, {u2/colcnt[1] statemachine.B[1]_i_2/I4}, {u2/Ba[1] statemachine.B[1]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[2]_i_1 - 
nets: {u2/color_proc/iB[2] statemachine.B[2]_i_1/O}, {statemachine.B[2]_i_2_n_0 statemachine.B[2]_i_1/I0}, {MDAT_I[2] statemachine.B[2]_i_1/I1}, {u2/clut_offs[2] statemachine.B[2]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.B[2]_i_1/I3}, {u2/color_proc/c_state[1] statemachine.B[2]_i_1/I4}, {u2/color_proc/c_state[0] statemachine.B[2]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hF000AA00CC000000, 
LOC: SLICE_X66Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[2]_i_2 - 
nets: {statemachine.B[2]_i_2_n_0 statemachine.B[2]_i_2/O}, {u2/color_proc/DataBuffer_reg_n_0_[10] statemachine.B[2]_i_2/I0}, {u2/color_proc/p_2_in[2] statemachine.B[2]_i_2/I1}, {u2/colcnt[0] statemachine.B[2]_i_2/I2}, {u2/color_proc/p_0_in[2] statemachine.B[2]_i_2/I3}, {u2/colcnt[1] statemachine.B[2]_i_2/I4}, {u2/Ba[2] statemachine.B[2]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[3]_i_1 - 
nets: {u2/color_proc/iB[3] statemachine.B[3]_i_1/O}, {statemachine.B[3]_i_2_n_0 statemachine.B[3]_i_1/I0}, {u2/color_proc/c_state[0] statemachine.B[3]_i_1/I1}, {u2/color_proc/c_state[1] statemachine.B[3]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.B[3]_i_1/I3}, {MDAT_I[3] statemachine.B[3]_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[0] statemachine.B[3]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBAEAAAEABAAAAAAA, 
LOC: SLICE_X67Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[3]_i_2 - 
nets: {statemachine.B[3]_i_2_n_0 statemachine.B[3]_i_2/O}, {statemachine.B[3]_i_3_n_0 statemachine.B[3]_i_2/I0}, {u2/color_proc/p_0_in[0] statemachine.B[3]_i_2/I1}, {u2/clut_offs[3] statemachine.B[3]_i_2/I2}, {u2/color_proc/c_state[2] statemachine.B[3]_i_2/I3}, {u2/color_proc/c_state[1] statemachine.B[3]_i_2/I4}, {u2/color_proc/c_state[0] statemachine.B[3]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF000AA0000CC0000, 
LOC: SLICE_X67Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[3]_i_3 - 
nets: {statemachine.B[3]_i_3_n_0 statemachine.B[3]_i_3/O}, {u2/color_proc/p_3_in[3] statemachine.B[3]_i_3/I0}, {u2/color_proc/p_2_in[3] statemachine.B[3]_i_3/I1}, {u2/colcnt[0] statemachine.B[3]_i_3/I2}, {u2/color_proc/p_0_in[3] statemachine.B[3]_i_3/I3}, {u2/colcnt[1] statemachine.B[3]_i_3/I4}, {u2/Ba[3] statemachine.B[3]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[4]_i_1 - 
nets: {u2/color_proc/iB[4] statemachine.B[4]_i_1/O}, {statemachine.B[4]_i_2_n_0 statemachine.B[4]_i_1/I0}, {u2/color_proc/c_state[0] statemachine.B[4]_i_1/I1}, {u2/color_proc/c_state[1] statemachine.B[4]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.B[4]_i_1/I3}, {MDAT_I[4] statemachine.B[4]_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[1] statemachine.B[4]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBAEAAAEABAAAAAAA, 
LOC: SLICE_X67Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[4]_i_2 - 
nets: {statemachine.B[4]_i_2_n_0 statemachine.B[4]_i_2/O}, {statemachine.B[4]_i_3_n_0 statemachine.B[4]_i_2/I0}, {u2/color_proc/p_0_in[1] statemachine.B[4]_i_2/I1}, {u2/clut_offs[4] statemachine.B[4]_i_2/I2}, {u2/color_proc/c_state[2] statemachine.B[4]_i_2/I3}, {u2/color_proc/c_state[1] statemachine.B[4]_i_2/I4}, {u2/color_proc/c_state[0] statemachine.B[4]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hF000AA0000CC0000, 
LOC: SLICE_X67Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[4]_i_3 - 
nets: {statemachine.B[4]_i_3_n_0 statemachine.B[4]_i_3/O}, {u2/color_proc/p_3_in[4] statemachine.B[4]_i_3/I0}, {u2/color_proc/p_2_in[4] statemachine.B[4]_i_3/I1}, {u2/colcnt[0] statemachine.B[4]_i_3/I2}, {u2/color_proc/p_0_in[4] statemachine.B[4]_i_3/I3}, {u2/colcnt[1] statemachine.B[4]_i_3/I4}, {u2/Ba[4] statemachine.B[4]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[5]_i_1 - 
nets: {u2/color_proc/iB[5] statemachine.B[5]_i_1/O}, {statemachine.B[5]_i_2_n_0 statemachine.B[5]_i_1/I0}, {u2/color_proc/c_state[0] statemachine.B[5]_i_1/I1}, {u2/color_proc/c_state[1] statemachine.B[5]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.B[5]_i_1/I3}, {MDAT_I[5] statemachine.B[5]_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[2] statemachine.B[5]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBAEAAAEABAAAAAAA, 
LOC: SLICE_X62Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[5]_i_2 - 
nets: {statemachine.B[5]_i_2_n_0 statemachine.B[5]_i_2/O}, {statemachine.B[5]_i_3_n_0 statemachine.B[5]_i_2/I0}, {u2/color_proc/p_0_in[2] statemachine.B[5]_i_2/I1}, {u2/clut_offs[5] statemachine.B[5]_i_2/I2}, {u2/color_proc/c_state[2] statemachine.B[5]_i_2/I3}, {u2/color_proc/c_state[1] statemachine.B[5]_i_2/I4}, {u2/color_proc/c_state[0] statemachine.B[5]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hF000AA0000CC0000, 
LOC: SLICE_X62Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[5]_i_3 - 
nets: {statemachine.B[5]_i_3_n_0 statemachine.B[5]_i_3/O}, {u2/color_proc/p_3_in[5] statemachine.B[5]_i_3/I0}, {u2/color_proc/p_2_in[5] statemachine.B[5]_i_3/I1}, {u2/colcnt[0] statemachine.B[5]_i_3/I2}, {u2/color_proc/p_0_in[5] statemachine.B[5]_i_3/I3}, {u2/colcnt[1] statemachine.B[5]_i_3/I4}, {u2/Ba[5] statemachine.B[5]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[6]_i_1 - 
nets: {u2/color_proc/iB[6] statemachine.B[6]_i_1/O}, {statemachine.B[6]_i_2_n_0 statemachine.B[6]_i_1/I0}, {u2/color_proc/c_state[0] statemachine.B[6]_i_1/I1}, {u2/color_proc/c_state[1] statemachine.B[6]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.B[6]_i_1/I3}, {MDAT_I[6] statemachine.B[6]_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[3] statemachine.B[6]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBAEAAAEABAAAAAAA, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[6]_i_2 - 
nets: {statemachine.B[6]_i_2_n_0 statemachine.B[6]_i_2/O}, {statemachine.B[6]_i_3_n_0 statemachine.B[6]_i_2/I0}, {u2/color_proc/p_0_in[3] statemachine.B[6]_i_2/I1}, {u2/clut_offs[6] statemachine.B[6]_i_2/I2}, {u2/color_proc/c_state[2] statemachine.B[6]_i_2/I3}, {u2/color_proc/c_state[1] statemachine.B[6]_i_2/I4}, {u2/color_proc/c_state[0] statemachine.B[6]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF000AA0000CC0000, 
LOC: SLICE_X67Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[6]_i_3 - 
nets: {statemachine.B[6]_i_3_n_0 statemachine.B[6]_i_3/O}, {u2/color_proc/p_3_in[6] statemachine.B[6]_i_3/I0}, {u2/color_proc/p_2_in[6] statemachine.B[6]_i_3/I1}, {u2/colcnt[0] statemachine.B[6]_i_3/I2}, {u2/color_proc/p_0_in[6] statemachine.B[6]_i_3/I3}, {u2/colcnt[1] statemachine.B[6]_i_3/I4}, {u2/Ba[6] statemachine.B[6]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[7]_i_1 - 
nets: {u2/color_proc/iB[7] statemachine.B[7]_i_1/O}, {statemachine.B[7]_i_2_n_0 statemachine.B[7]_i_1/I0}, {u2/color_proc/c_state[0] statemachine.B[7]_i_1/I1}, {u2/color_proc/c_state[1] statemachine.B[7]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.B[7]_i_1/I3}, {MDAT_I[7] statemachine.B[7]_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[4] statemachine.B[7]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBAEAAAEABAAAAAAA, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[7]_i_2 - 
nets: {statemachine.B[7]_i_2_n_0 statemachine.B[7]_i_2/O}, {statemachine.B[7]_i_3_n_0 statemachine.B[7]_i_2/I0}, {u2/color_proc/p_0_in[4] statemachine.B[7]_i_2/I1}, {u2/clut_offs[7] statemachine.B[7]_i_2/I2}, {u2/color_proc/c_state[2] statemachine.B[7]_i_2/I3}, {u2/color_proc/c_state[1] statemachine.B[7]_i_2/I4}, {u2/color_proc/c_state[0] statemachine.B[7]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF000AA0000CC0000, 
LOC: SLICE_X64Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.B[7]_i_3 - 
nets: {statemachine.B[7]_i_3_n_0 statemachine.B[7]_i_3/O}, {u2/color_proc/p_3_in[7] statemachine.B[7]_i_3/I0}, {u2/color_proc/p_2_in[7] statemachine.B[7]_i_3/I1}, {u2/colcnt[0] statemachine.B[7]_i_3/I2}, {u2/color_proc/p_0_in[7] statemachine.B[7]_i_3/I3}, {u2/colcnt[1] statemachine.B[7]_i_3/I4}, {u2/Ba[7] statemachine.B[7]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.Ba[0]_i_1 - 
nets: {statemachine.Ba[0]_i_1_n_0 statemachine.Ba[0]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[0] statemachine.Ba[0]_i_1/I0}, {u2/colcnt[1] statemachine.Ba[0]_i_1/I1}, {u2/colcnt[0] statemachine.Ba[0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h20, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.Ba[1]_i_1 - 
nets: {statemachine.Ba[1]_i_1_n_0 statemachine.Ba[1]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[1] statemachine.Ba[1]_i_1/I0}, {u2/colcnt[1] statemachine.Ba[1]_i_1/I1}, {u2/colcnt[0] statemachine.Ba[1]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h20, 
LOC: SLICE_X68Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.Ba[2]_i_1 - 
nets: {statemachine.Ba[2]_i_1_n_0 statemachine.Ba[2]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[2] statemachine.Ba[2]_i_1/I0}, {u2/colcnt[1] statemachine.Ba[2]_i_1/I1}, {u2/colcnt[0] statemachine.Ba[2]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h20, 
LOC: SLICE_X64Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.Ba[3]_i_1 - 
nets: {statemachine.Ba[3]_i_1_n_0 statemachine.Ba[3]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[3] statemachine.Ba[3]_i_1/I0}, {u2/colcnt[1] statemachine.Ba[3]_i_1/I1}, {u2/colcnt[0] statemachine.Ba[3]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h20, 
LOC: SLICE_X68Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.Ba[4]_i_1 - 
nets: {statemachine.Ba[4]_i_1_n_0 statemachine.Ba[4]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[4] statemachine.Ba[4]_i_1/I0}, {u2/colcnt[1] statemachine.Ba[4]_i_1/I1}, {u2/colcnt[0] statemachine.Ba[4]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h20, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.Ba[5]_i_1 - 
nets: {statemachine.Ba[5]_i_1_n_0 statemachine.Ba[5]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[5] statemachine.Ba[5]_i_1/I0}, {u2/colcnt[1] statemachine.Ba[5]_i_1/I1}, {u2/colcnt[0] statemachine.Ba[5]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h20, 
LOC: SLICE_X64Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.Ba[6]_i_1 - 
nets: {statemachine.Ba[6]_i_1_n_0 statemachine.Ba[6]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[6] statemachine.Ba[6]_i_1/I0}, {u2/colcnt[1] statemachine.Ba[6]_i_1/I1}, {u2/colcnt[0] statemachine.Ba[6]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h20, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.Ba[7]_i_1 - 
nets: {statemachine.Ba[7]_i_1_n_0 statemachine.Ba[7]_i_1/O}, {u2/color_proc/RGBbuf_wreq statemachine.Ba[7]_i_1/I0}, {u2/color_proc/c_state[1] statemachine.Ba[7]_i_1/I1}, {u2/color_proc/c_state[2] statemachine.Ba[7]_i_1/I2}, {u2/color_proc/c_state[0] statemachine.Ba[7]_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h8AAA, 
LOC: SLICE_X67Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.Ba[7]_i_2 - 
nets: {u2/color_proc/RGBbuf_wreq statemachine.Ba[7]_i_2/O}, {u2/color_proc/c_state[1] statemachine.Ba[7]_i_2/I0}, {u2/clut_acc statemachine.Ba[7]_i_2/I1}, {ACK_I statemachine.Ba[7]_i_2/I2}, {u2/color_proc/RGBbuf_wreq1 statemachine.Ba[7]_i_2/I3}, {u2/color_proc/c_state[0] statemachine.Ba[7]_i_2/I4}, {u2/color_proc/c_state[2] statemachine.Ba[7]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFF008000AA00AA00, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.Ba[7]_i_3 - 
nets: {statemachine.Ba[7]_i_3_n_0 statemachine.Ba[7]_i_3/O}, {u2/color_proc/DataBuffer_reg_n_0_[7] statemachine.Ba[7]_i_3/I0}, {u2/colcnt[1] statemachine.Ba[7]_i_3/I1}, {u2/colcnt[0] statemachine.Ba[7]_i_3/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h20, 
LOC: SLICE_X64Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.G[0]_i_1 - 
nets: {u2/color_proc/iG[0] statemachine.G[0]_i_1/O}, {statemachine.G[0]_i_2_n_0 statemachine.G[0]_i_1/I0}, {MDAT_I[8] statemachine.G[0]_i_1/I1}, {u2/clut_offs[0] statemachine.G[0]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.G[0]_i_1/I3}, {u2/color_proc/c_state[1] statemachine.G[0]_i_1/I4}, {u2/color_proc/c_state[0] statemachine.G[0]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hF000AA00CC000000, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[0]_i_2 - 
nets: {statemachine.G[0]_i_2_n_0 statemachine.G[0]_i_2/O}, {u2/color_proc/p_0_in[0] statemachine.G[0]_i_2/I0}, {u2/colcnt[0] statemachine.G[0]_i_2/I1}, {u2/color_proc/p_2_in[0] statemachine.G[0]_i_2/I2}, {u2/colcnt[1] statemachine.G[0]_i_2/I3}, {u2/Ga[0] statemachine.G[0]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.G[1]_i_1 - 
nets: {u2/color_proc/iG[1] statemachine.G[1]_i_1/O}, {statemachine.G[1]_i_2_n_0 statemachine.G[1]_i_1/I0}, {MDAT_I[9] statemachine.G[1]_i_1/I1}, {u2/clut_offs[1] statemachine.G[1]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.G[1]_i_1/I3}, {u2/color_proc/c_state[1] statemachine.G[1]_i_1/I4}, {u2/color_proc/c_state[0] statemachine.G[1]_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hF000AA00CC000000, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[1]_i_2 - 
nets: {statemachine.G[1]_i_2_n_0 statemachine.G[1]_i_2/O}, {u2/color_proc/p_0_in[1] statemachine.G[1]_i_2/I0}, {u2/colcnt[0] statemachine.G[1]_i_2/I1}, {u2/color_proc/p_2_in[1] statemachine.G[1]_i_2/I2}, {u2/colcnt[1] statemachine.G[1]_i_2/I3}, {u2/Ga[1] statemachine.G[1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X67Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.G[2]_i_1 - 
nets: {u2/color_proc/iG[2] statemachine.G[2]_i_1/O}, {statemachine.G[2]_i_2_n_0 statemachine.G[2]_i_1/I0}, {u2/color_proc/c_state[0] statemachine.G[2]_i_1/I1}, {u2/color_proc/c_state[1] statemachine.G[2]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.G[2]_i_1/I3}, {MDAT_I[10] statemachine.G[2]_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[5] statemachine.G[2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBAEAAAEABAAAAAAA, 
LOC: SLICE_X68Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[2]_i_2 - 
nets: {statemachine.G[2]_i_2_n_0 statemachine.G[2]_i_2/O}, {statemachine.G[2]_i_3_n_0 statemachine.G[2]_i_2/I0}, {u2/color_proc/p_0_in[5] statemachine.G[2]_i_2/I1}, {u2/clut_offs[2] statemachine.G[2]_i_2/I2}, {u2/color_proc/c_state[2] statemachine.G[2]_i_2/I3}, {u2/color_proc/c_state[1] statemachine.G[2]_i_2/I4}, {u2/color_proc/c_state[0] statemachine.G[2]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF000AA0000CC0000, 
LOC: SLICE_X65Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[2]_i_3 - 
nets: {statemachine.G[2]_i_3_n_0 statemachine.G[2]_i_3/O}, {u2/color_proc/p_0_in[2] statemachine.G[2]_i_3/I0}, {u2/colcnt[0] statemachine.G[2]_i_3/I1}, {u2/color_proc/p_2_in[2] statemachine.G[2]_i_3/I2}, {u2/colcnt[1] statemachine.G[2]_i_3/I3}, {u2/Ga[2] statemachine.G[2]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X64Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.G[3]_i_1 - 
nets: {u2/color_proc/iG[3] statemachine.G[3]_i_1/O}, {statemachine.G[3]_i_2_n_0 statemachine.G[3]_i_1/I0}, {u2/color_proc/c_state[0] statemachine.G[3]_i_1/I1}, {u2/color_proc/c_state[1] statemachine.G[3]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.G[3]_i_1/I3}, {MDAT_I[11] statemachine.G[3]_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[6] statemachine.G[3]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBAEAAAEABAAAAAAA, 
LOC: SLICE_X68Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[3]_i_2 - 
nets: {statemachine.G[3]_i_2_n_0 statemachine.G[3]_i_2/O}, {statemachine.G[3]_i_3_n_0 statemachine.G[3]_i_2/I0}, {u2/color_proc/p_0_in[6] statemachine.G[3]_i_2/I1}, {u2/clut_offs[3] statemachine.G[3]_i_2/I2}, {u2/color_proc/c_state[2] statemachine.G[3]_i_2/I3}, {u2/color_proc/c_state[1] statemachine.G[3]_i_2/I4}, {u2/color_proc/c_state[0] statemachine.G[3]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hF000AA0000CC0000, 
LOC: SLICE_X68Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[3]_i_3 - 
nets: {statemachine.G[3]_i_3_n_0 statemachine.G[3]_i_3/O}, {u2/color_proc/p_0_in[3] statemachine.G[3]_i_3/I0}, {u2/colcnt[0] statemachine.G[3]_i_3/I1}, {u2/color_proc/p_2_in[3] statemachine.G[3]_i_3/I2}, {u2/colcnt[1] statemachine.G[3]_i_3/I3}, {u2/Ga[3] statemachine.G[3]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X69Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.G[4]_i_1 - 
nets: {u2/color_proc/iG[4] statemachine.G[4]_i_1/O}, {statemachine.G[4]_i_2_n_0 statemachine.G[4]_i_1/I0}, {u2/color_proc/c_state[0] statemachine.G[4]_i_1/I1}, {u2/color_proc/c_state[1] statemachine.G[4]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.G[4]_i_1/I3}, {MDAT_I[12] statemachine.G[4]_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[7] statemachine.G[4]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBAEAAAEABAAAAAAA, 
LOC: SLICE_X63Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[4]_i_2 - 
nets: {statemachine.G[4]_i_2_n_0 statemachine.G[4]_i_2/O}, {statemachine.G[4]_i_3_n_0 statemachine.G[4]_i_2/I0}, {u2/color_proc/p_0_in[7] statemachine.G[4]_i_2/I1}, {u2/clut_offs[4] statemachine.G[4]_i_2/I2}, {u2/color_proc/c_state[2] statemachine.G[4]_i_2/I3}, {u2/color_proc/c_state[1] statemachine.G[4]_i_2/I4}, {u2/color_proc/c_state[0] statemachine.G[4]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF000AA0000CC0000, 
LOC: SLICE_X64Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[4]_i_3 - 
nets: {statemachine.G[4]_i_3_n_0 statemachine.G[4]_i_3/O}, {u2/color_proc/p_0_in[4] statemachine.G[4]_i_3/I0}, {u2/colcnt[0] statemachine.G[4]_i_3/I1}, {u2/color_proc/p_2_in[4] statemachine.G[4]_i_3/I2}, {u2/colcnt[1] statemachine.G[4]_i_3/I3}, {u2/Ga[4] statemachine.G[4]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.G[5]_i_1 - 
nets: {u2/color_proc/iG[5] statemachine.G[5]_i_1/O}, {statemachine.G[5]_i_2_n_0 statemachine.G[5]_i_1/I0}, {u2/color_proc/c_state[0] statemachine.G[5]_i_1/I1}, {u2/color_proc/c_state[1] statemachine.G[5]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.G[5]_i_1/I3}, {MDAT_I[13] statemachine.G[5]_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[8] statemachine.G[5]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBAEAAAEABAAAAAAA, 
LOC: SLICE_X64Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[5]_i_2 - 
nets: {statemachine.G[5]_i_2_n_0 statemachine.G[5]_i_2/O}, {statemachine.G[5]_i_3_n_0 statemachine.G[5]_i_2/I0}, {u2/color_proc/p_2_in[0] statemachine.G[5]_i_2/I1}, {u2/clut_offs[5] statemachine.G[5]_i_2/I2}, {u2/color_proc/c_state[2] statemachine.G[5]_i_2/I3}, {u2/color_proc/c_state[1] statemachine.G[5]_i_2/I4}, {u2/color_proc/c_state[0] statemachine.G[5]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF000AA0000CC0000, 
LOC: SLICE_X65Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[5]_i_3 - 
nets: {statemachine.G[5]_i_3_n_0 statemachine.G[5]_i_3/O}, {u2/color_proc/p_0_in[5] statemachine.G[5]_i_3/I0}, {u2/colcnt[0] statemachine.G[5]_i_3/I1}, {u2/color_proc/p_2_in[5] statemachine.G[5]_i_3/I2}, {u2/colcnt[1] statemachine.G[5]_i_3/I3}, {u2/Ga[5] statemachine.G[5]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X65Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.G[6]_i_1 - 
nets: {u2/color_proc/iG[6] statemachine.G[6]_i_1/O}, {statemachine.G[6]_i_2_n_0 statemachine.G[6]_i_1/I0}, {u2/color_proc/c_state[0] statemachine.G[6]_i_1/I1}, {u2/color_proc/c_state[1] statemachine.G[6]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.G[6]_i_1/I3}, {MDAT_I[14] statemachine.G[6]_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[9] statemachine.G[6]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBAEAAAEABAAAAAAA, 
LOC: SLICE_X62Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[6]_i_2 - 
nets: {statemachine.G[6]_i_2_n_0 statemachine.G[6]_i_2/O}, {statemachine.G[6]_i_3_n_0 statemachine.G[6]_i_2/I0}, {u2/color_proc/p_2_in[1] statemachine.G[6]_i_2/I1}, {u2/clut_offs[6] statemachine.G[6]_i_2/I2}, {u2/color_proc/c_state[2] statemachine.G[6]_i_2/I3}, {u2/color_proc/c_state[1] statemachine.G[6]_i_2/I4}, {u2/color_proc/c_state[0] statemachine.G[6]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF000AA0000CC0000, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[6]_i_3 - 
nets: {statemachine.G[6]_i_3_n_0 statemachine.G[6]_i_3/O}, {u2/color_proc/p_0_in[6] statemachine.G[6]_i_3/I0}, {u2/colcnt[0] statemachine.G[6]_i_3/I1}, {u2/color_proc/p_2_in[6] statemachine.G[6]_i_3/I2}, {u2/colcnt[1] statemachine.G[6]_i_3/I3}, {u2/Ga[6] statemachine.G[6]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X67Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.G[7]_i_1 - 
nets: {u2/color_proc/iG[7] statemachine.G[7]_i_1/O}, {statemachine.G[7]_i_2_n_0 statemachine.G[7]_i_1/I0}, {u2/color_proc/c_state[0] statemachine.G[7]_i_1/I1}, {u2/color_proc/c_state[1] statemachine.G[7]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.G[7]_i_1/I3}, {MDAT_I[15] statemachine.G[7]_i_1/I4}, {u2/color_proc/DataBuffer_reg_n_0_[10] statemachine.G[7]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBAEAAAEABAAAAAAA, 
LOC: SLICE_X63Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[7]_i_2 - 
nets: {statemachine.G[7]_i_2_n_0 statemachine.G[7]_i_2/O}, {statemachine.G[7]_i_3_n_0 statemachine.G[7]_i_2/I0}, {u2/color_proc/p_2_in[2] statemachine.G[7]_i_2/I1}, {u2/clut_offs[7] statemachine.G[7]_i_2/I2}, {u2/color_proc/c_state[2] statemachine.G[7]_i_2/I3}, {u2/color_proc/c_state[1] statemachine.G[7]_i_2/I4}, {u2/color_proc/c_state[0] statemachine.G[7]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF000AA0000CC0000, 
LOC: SLICE_X63Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.G[7]_i_3 - 
nets: {statemachine.G[7]_i_3_n_0 statemachine.G[7]_i_3/O}, {u2/color_proc/p_0_in[7] statemachine.G[7]_i_3/I0}, {u2/colcnt[0] statemachine.G[7]_i_3/I1}, {u2/color_proc/p_2_in[7] statemachine.G[7]_i_3/I2}, {u2/colcnt[1] statemachine.G[7]_i_3/I3}, {u2/Ga[7] statemachine.G[7]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X63Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.Ga[0]_i_1 - 
nets: {statemachine.Ga[0]_i_1_n_0 statemachine.Ga[0]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[8] statemachine.Ga[0]_i_1/I0}, {u2/colcnt[0] statemachine.Ga[0]_i_1/I1}, {u2/colcnt[1] statemachine.Ga[0]_i_1/I2}, {u2/color_proc/DataBuffer_reg_n_0_[0] statemachine.Ga[0]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h3808, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.Ga[1]_i_1 - 
nets: {statemachine.Ga[1]_i_1_n_0 statemachine.Ga[1]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[9] statemachine.Ga[1]_i_1/I0}, {u2/colcnt[0] statemachine.Ga[1]_i_1/I1}, {u2/colcnt[1] statemachine.Ga[1]_i_1/I2}, {u2/color_proc/DataBuffer_reg_n_0_[1] statemachine.Ga[1]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h3808, 
LOC: SLICE_X67Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.Ga[2]_i_1 - 
nets: {statemachine.Ga[2]_i_1_n_0 statemachine.Ga[2]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[10] statemachine.Ga[2]_i_1/I0}, {u2/colcnt[0] statemachine.Ga[2]_i_1/I1}, {u2/colcnt[1] statemachine.Ga[2]_i_1/I2}, {u2/color_proc/DataBuffer_reg_n_0_[2] statemachine.Ga[2]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h3808, 
LOC: SLICE_X64Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.Ga[3]_i_1 - 
nets: {statemachine.Ga[3]_i_1_n_0 statemachine.Ga[3]_i_1/O}, {u2/color_proc/p_3_in[3] statemachine.Ga[3]_i_1/I0}, {u2/colcnt[0] statemachine.Ga[3]_i_1/I1}, {u2/colcnt[1] statemachine.Ga[3]_i_1/I2}, {u2/color_proc/DataBuffer_reg_n_0_[3] statemachine.Ga[3]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h3808, 
LOC: SLICE_X69Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.Ga[4]_i_1 - 
nets: {statemachine.Ga[4]_i_1_n_0 statemachine.Ga[4]_i_1/O}, {u2/color_proc/p_3_in[4] statemachine.Ga[4]_i_1/I0}, {u2/colcnt[0] statemachine.Ga[4]_i_1/I1}, {u2/colcnt[1] statemachine.Ga[4]_i_1/I2}, {u2/color_proc/DataBuffer_reg_n_0_[4] statemachine.Ga[4]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h3808, 
LOC: SLICE_X68Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.Ga[5]_i_1 - 
nets: {statemachine.Ga[5]_i_1_n_0 statemachine.Ga[5]_i_1/O}, {u2/color_proc/p_3_in[5] statemachine.Ga[5]_i_1/I0}, {u2/colcnt[0] statemachine.Ga[5]_i_1/I1}, {u2/colcnt[1] statemachine.Ga[5]_i_1/I2}, {u2/color_proc/DataBuffer_reg_n_0_[5] statemachine.Ga[5]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h3808, 
LOC: SLICE_X65Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.Ga[6]_i_1 - 
nets: {statemachine.Ga[6]_i_1_n_0 statemachine.Ga[6]_i_1/O}, {u2/color_proc/p_3_in[6] statemachine.Ga[6]_i_1/I0}, {u2/colcnt[0] statemachine.Ga[6]_i_1/I1}, {u2/colcnt[1] statemachine.Ga[6]_i_1/I2}, {u2/color_proc/DataBuffer_reg_n_0_[6] statemachine.Ga[6]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h3808, 
LOC: SLICE_X67Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.Ga[7]_i_1 - 
nets: {statemachine.Ga[7]_i_1_n_0 statemachine.Ga[7]_i_1/O}, {u2/color_proc/p_3_in[7] statemachine.Ga[7]_i_1/I0}, {u2/color_proc/DataBuffer_reg_n_0_[7] statemachine.Ga[7]_i_1/I1}, {u2/colcnt[0] statemachine.Ga[7]_i_1/I2}, {u2/colcnt[1] statemachine.Ga[7]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0CA0, 
LOC: SLICE_X63Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.R[0]_i_1 - 
nets: {u2/color_proc/iR[0] statemachine.R[0]_i_1/O}, {statemachine.R[0]_i_2_n_0 statemachine.R[0]_i_1/I0}, {MDAT_I[16] statemachine.R[0]_i_1/I1}, {u2/clut_offs[0] statemachine.R[0]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.R[0]_i_1/I3}, {u2/color_proc/c_state[1] statemachine.R[0]_i_1/I4}, {u2/color_proc/c_state[0] statemachine.R[0]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hF000AA00CC000000, 
LOC: SLICE_X62Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.R[0]_i_2 - 
nets: {statemachine.R[0]_i_2_n_0 statemachine.R[0]_i_2/O}, {u2/color_proc/p_2_in[0] statemachine.R[0]_i_2/I0}, {u2/colcnt[0] statemachine.R[0]_i_2/I1}, {u2/colcnt[1] statemachine.R[0]_i_2/I2}, {u2/Ra[0] statemachine.R[0]_i_2/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X64Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.R[1]_i_1 - 
nets: {u2/color_proc/iR[1] statemachine.R[1]_i_1/O}, {statemachine.R[1]_i_2_n_0 statemachine.R[1]_i_1/I0}, {MDAT_I[17] statemachine.R[1]_i_1/I1}, {u2/clut_offs[1] statemachine.R[1]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.R[1]_i_1/I3}, {u2/color_proc/c_state[1] statemachine.R[1]_i_1/I4}, {u2/color_proc/c_state[0] statemachine.R[1]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF000AA00CC000000, 
LOC: SLICE_X64Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.R[1]_i_2 - 
nets: {statemachine.R[1]_i_2_n_0 statemachine.R[1]_i_2/O}, {u2/color_proc/p_2_in[1] statemachine.R[1]_i_2/I0}, {u2/colcnt[0] statemachine.R[1]_i_2/I1}, {u2/colcnt[1] statemachine.R[1]_i_2/I2}, {u2/Ra[1] statemachine.R[1]_i_2/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.R[2]_i_1 - 
nets: {u2/color_proc/iR[2] statemachine.R[2]_i_1/O}, {statemachine.R[2]_i_2_n_0 statemachine.R[2]_i_1/I0}, {MDAT_I[18] statemachine.R[2]_i_1/I1}, {u2/clut_offs[2] statemachine.R[2]_i_1/I2}, {u2/color_proc/c_state[2] statemachine.R[2]_i_1/I3}, {u2/color_proc/c_state[1] statemachine.R[2]_i_1/I4}, {u2/color_proc/c_state[0] statemachine.R[2]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF000AA00CC000000, 
LOC: SLICE_X63Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.R[2]_i_2 - 
nets: {statemachine.R[2]_i_2_n_0 statemachine.R[2]_i_2/O}, {u2/color_proc/p_2_in[2] statemachine.R[2]_i_2/I0}, {u2/colcnt[0] statemachine.R[2]_i_2/I1}, {u2/colcnt[1] statemachine.R[2]_i_2/I2}, {u2/Ra[2] statemachine.R[2]_i_2/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X64Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.R[3]_i_1 - 
nets: {u2/color_proc/iR[3] statemachine.R[3]_i_1/O}, {statemachine.R[3]_i_2_n_0 statemachine.R[3]_i_1/I0}, {statemachine.R[3]_i_3_n_0 statemachine.R[3]_i_1/I1}, {statemachine.R[7]_i_4_n_0 statemachine.R[3]_i_1/I2}, {MDAT_I[19] statemachine.R[3]_i_1/I3}, {statemachine.R[7]_i_5_n_0 statemachine.R[3]_i_1/I4}, {u2/color_proc/p_3_in[3] statemachine.R[3]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFEEEFEEEFEEE, 
LOC: SLICE_X63Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.R[3]_i_2 - 
nets: {statemachine.R[3]_i_2_n_0 statemachine.R[3]_i_2/O}, {u2/color_proc/c_state[0] statemachine.R[3]_i_2/I0}, {u2/color_proc/c_state[1] statemachine.R[3]_i_2/I1}, {u2/color_proc/c_state[2] statemachine.R[3]_i_2/I2}, {u2/clut_offs[3] statemachine.R[3]_i_2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X67Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.R[3]_i_3 - 
nets: {statemachine.R[3]_i_3_n_0 statemachine.R[3]_i_3/O}, {statemachine.R[7]_i_6_n_0 statemachine.R[3]_i_3/I0}, {u2/color_proc/p_2_in[3] statemachine.R[3]_i_3/I1}, {u2/colcnt[0] statemachine.R[3]_i_3/I2}, {u2/colcnt[1] statemachine.R[3]_i_3/I3}, {u2/Ra[3] statemachine.R[3]_i_3/I4}, {statemachine.R[7]_i_7_n_0 statemachine.R[3]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCFFFC88888888888, 
LOC: SLICE_X65Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.R[4]_i_1 - 
nets: {u2/color_proc/iR[4] statemachine.R[4]_i_1/O}, {statemachine.R[4]_i_2_n_0 statemachine.R[4]_i_1/I0}, {statemachine.R[4]_i_3_n_0 statemachine.R[4]_i_1/I1}, {statemachine.R[7]_i_4_n_0 statemachine.R[4]_i_1/I2}, {MDAT_I[20] statemachine.R[4]_i_1/I3}, {statemachine.R[7]_i_5_n_0 statemachine.R[4]_i_1/I4}, {u2/color_proc/p_3_in[4] statemachine.R[4]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFEEEFEEEFEEE, 
LOC: SLICE_X63Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.R[4]_i_2 - 
nets: {statemachine.R[4]_i_2_n_0 statemachine.R[4]_i_2/O}, {u2/color_proc/c_state[0] statemachine.R[4]_i_2/I0}, {u2/color_proc/c_state[1] statemachine.R[4]_i_2/I1}, {u2/color_proc/c_state[2] statemachine.R[4]_i_2/I2}, {u2/clut_offs[4] statemachine.R[4]_i_2/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X64Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.R[4]_i_3 - 
nets: {statemachine.R[4]_i_3_n_0 statemachine.R[4]_i_3/O}, {statemachine.R[7]_i_6_n_0 statemachine.R[4]_i_3/I0}, {u2/color_proc/p_2_in[4] statemachine.R[4]_i_3/I1}, {u2/colcnt[0] statemachine.R[4]_i_3/I2}, {u2/colcnt[1] statemachine.R[4]_i_3/I3}, {u2/Ra[4] statemachine.R[4]_i_3/I4}, {statemachine.R[7]_i_7_n_0 statemachine.R[4]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCFFFC88888888888, 
LOC: SLICE_X64Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.R[5]_i_1 - 
nets: {u2/color_proc/iR[5] statemachine.R[5]_i_1/O}, {statemachine.R[5]_i_2_n_0 statemachine.R[5]_i_1/I0}, {statemachine.R[5]_i_3_n_0 statemachine.R[5]_i_1/I1}, {statemachine.R[7]_i_4_n_0 statemachine.R[5]_i_1/I2}, {MDAT_I[21] statemachine.R[5]_i_1/I3}, {statemachine.R[7]_i_5_n_0 statemachine.R[5]_i_1/I4}, {u2/color_proc/p_3_in[5] statemachine.R[5]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFEEEFEEEFEEE, 
LOC: SLICE_X63Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.R[5]_i_2 - 
nets: {statemachine.R[5]_i_2_n_0 statemachine.R[5]_i_2/O}, {u2/color_proc/c_state[0] statemachine.R[5]_i_2/I0}, {u2/color_proc/c_state[1] statemachine.R[5]_i_2/I1}, {u2/color_proc/c_state[2] statemachine.R[5]_i_2/I2}, {u2/clut_offs[5] statemachine.R[5]_i_2/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X62Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.R[5]_i_3 - 
nets: {statemachine.R[5]_i_3_n_0 statemachine.R[5]_i_3/O}, {statemachine.R[7]_i_6_n_0 statemachine.R[5]_i_3/I0}, {u2/color_proc/p_2_in[5] statemachine.R[5]_i_3/I1}, {u2/colcnt[0] statemachine.R[5]_i_3/I2}, {u2/colcnt[1] statemachine.R[5]_i_3/I3}, {u2/Ra[5] statemachine.R[5]_i_3/I4}, {statemachine.R[7]_i_7_n_0 statemachine.R[5]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hCFFFC88888888888, 
LOC: SLICE_X64Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.R[6]_i_1 - 
nets: {u2/color_proc/iR[6] statemachine.R[6]_i_1/O}, {statemachine.R[6]_i_2_n_0 statemachine.R[6]_i_1/I0}, {statemachine.R[6]_i_3_n_0 statemachine.R[6]_i_1/I1}, {statemachine.R[7]_i_4_n_0 statemachine.R[6]_i_1/I2}, {MDAT_I[22] statemachine.R[6]_i_1/I3}, {statemachine.R[7]_i_5_n_0 statemachine.R[6]_i_1/I4}, {u2/color_proc/p_3_in[6] statemachine.R[6]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFEEEFEEEFEEE, 
LOC: SLICE_X64Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.R[6]_i_2 - 
nets: {statemachine.R[6]_i_2_n_0 statemachine.R[6]_i_2/O}, {u2/color_proc/c_state[0] statemachine.R[6]_i_2/I0}, {u2/color_proc/c_state[1] statemachine.R[6]_i_2/I1}, {u2/color_proc/c_state[2] statemachine.R[6]_i_2/I2}, {u2/clut_offs[6] statemachine.R[6]_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X67Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.R[6]_i_3 - 
nets: {statemachine.R[6]_i_3_n_0 statemachine.R[6]_i_3/O}, {statemachine.R[7]_i_6_n_0 statemachine.R[6]_i_3/I0}, {u2/color_proc/p_2_in[6] statemachine.R[6]_i_3/I1}, {u2/colcnt[0] statemachine.R[6]_i_3/I2}, {u2/colcnt[1] statemachine.R[6]_i_3/I3}, {u2/Ra[6] statemachine.R[6]_i_3/I4}, {statemachine.R[7]_i_7_n_0 statemachine.R[6]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCFFFC88888888888, 
LOC: SLICE_X65Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.R[7]_i_1 - 
nets: {u2/color_proc/iR[7] statemachine.R[7]_i_1/O}, {statemachine.R[7]_i_2_n_0 statemachine.R[7]_i_1/I0}, {statemachine.R[7]_i_3_n_0 statemachine.R[7]_i_1/I1}, {statemachine.R[7]_i_4_n_0 statemachine.R[7]_i_1/I2}, {MDAT_I[23] statemachine.R[7]_i_1/I3}, {statemachine.R[7]_i_5_n_0 statemachine.R[7]_i_1/I4}, {u2/color_proc/p_3_in[7] statemachine.R[7]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFEEEFEEEFEEE, 
LOC: SLICE_X63Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.R[7]_i_2 - 
nets: {statemachine.R[7]_i_2_n_0 statemachine.R[7]_i_2/O}, {u2/color_proc/c_state[0] statemachine.R[7]_i_2/I0}, {u2/color_proc/c_state[1] statemachine.R[7]_i_2/I1}, {u2/color_proc/c_state[2] statemachine.R[7]_i_2/I2}, {u2/clut_offs[7] statemachine.R[7]_i_2/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X63Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.R[7]_i_3 - 
nets: {statemachine.R[7]_i_3_n_0 statemachine.R[7]_i_3/O}, {statemachine.R[7]_i_6_n_0 statemachine.R[7]_i_3/I0}, {u2/color_proc/p_2_in[7] statemachine.R[7]_i_3/I1}, {u2/colcnt[0] statemachine.R[7]_i_3/I2}, {u2/colcnt[1] statemachine.R[7]_i_3/I3}, {u2/Ra[7] statemachine.R[7]_i_3/I4}, {statemachine.R[7]_i_7_n_0 statemachine.R[7]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCFFFC88888888888, 
LOC: SLICE_X63Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.R[7]_i_4 - 
nets: {statemachine.R[7]_i_4_n_0 statemachine.R[7]_i_4/O}, {u2/color_proc/c_state[2] statemachine.R[7]_i_4/I0}, {u2/color_proc/c_state[1] statemachine.R[7]_i_4/I1}, {u2/color_proc/c_state[0] statemachine.R[7]_i_4/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X64Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.R[7]_i_5 - 
nets: {statemachine.R[7]_i_5_n_0 statemachine.R[7]_i_5/O}, {u2/color_proc/c_state[2] statemachine.R[7]_i_5/I0}, {u2/color_proc/c_state[1] statemachine.R[7]_i_5/I1}, {u2/color_proc/c_state[0] statemachine.R[7]_i_5/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X64Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.R[7]_i_6 - 
nets: {statemachine.R[7]_i_6_n_0 statemachine.R[7]_i_6/O}, {u2/color_proc/c_state[2] statemachine.R[7]_i_6/I0}, {u2/color_proc/c_state[1] statemachine.R[7]_i_6/I1}, {u2/color_proc/c_state[0] statemachine.R[7]_i_6/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X67Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.R[7]_i_7 - 
nets: {statemachine.R[7]_i_7_n_0 statemachine.R[7]_i_7/O}, {u2/color_proc/c_state[0] statemachine.R[7]_i_7/I0}, {u2/color_proc/c_state[2] statemachine.R[7]_i_7/I1}, {u2/color_proc/c_state[1] statemachine.R[7]_i_7/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X62Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.Ra[0]_i_1 - 
nets: {statemachine.Ra[0]_i_1_n_0 statemachine.Ra[0]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[0] statemachine.Ra[0]_i_1/I0}, {u2/color_proc/p_0_in[0] statemachine.Ra[0]_i_1/I1}, {u2/colcnt[0] statemachine.Ra[0]_i_1/I2}, {u2/colcnt[1] statemachine.Ra[0]_i_1/I3}, {u2/color_proc/DataBuffer_reg_n_0_[8] statemachine.Ra[0]_i_1/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.Ra[1]_i_1 - 
nets: {statemachine.Ra[1]_i_1_n_0 statemachine.Ra[1]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[1] statemachine.Ra[1]_i_1/I0}, {u2/color_proc/p_0_in[1] statemachine.Ra[1]_i_1/I1}, {u2/colcnt[0] statemachine.Ra[1]_i_1/I2}, {u2/colcnt[1] statemachine.Ra[1]_i_1/I3}, {u2/color_proc/DataBuffer_reg_n_0_[9] statemachine.Ra[1]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X67Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.Ra[2]_i_1 - 
nets: {statemachine.Ra[2]_i_1_n_0 statemachine.Ra[2]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[2] statemachine.Ra[2]_i_1/I0}, {u2/color_proc/p_0_in[2] statemachine.Ra[2]_i_1/I1}, {u2/colcnt[0] statemachine.Ra[2]_i_1/I2}, {u2/colcnt[1] statemachine.Ra[2]_i_1/I3}, {u2/color_proc/DataBuffer_reg_n_0_[10] statemachine.Ra[2]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X64Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.Ra[3]_i_1 - 
nets: {statemachine.Ra[3]_i_1_n_0 statemachine.Ra[3]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[3] statemachine.Ra[3]_i_1/I0}, {u2/color_proc/p_0_in[3] statemachine.Ra[3]_i_1/I1}, {u2/colcnt[0] statemachine.Ra[3]_i_1/I2}, {u2/colcnt[1] statemachine.Ra[3]_i_1/I3}, {u2/color_proc/p_3_in[3] statemachine.Ra[3]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X69Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.Ra[4]_i_1 - 
nets: {statemachine.Ra[4]_i_1_n_0 statemachine.Ra[4]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[4] statemachine.Ra[4]_i_1/I0}, {u2/color_proc/p_0_in[4] statemachine.Ra[4]_i_1/I1}, {u2/colcnt[0] statemachine.Ra[4]_i_1/I2}, {u2/colcnt[1] statemachine.Ra[4]_i_1/I3}, {u2/color_proc/p_3_in[4] statemachine.Ra[4]_i_1/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X68Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.Ra[5]_i_1 - 
nets: {statemachine.Ra[5]_i_1_n_0 statemachine.Ra[5]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[5] statemachine.Ra[5]_i_1/I0}, {u2/color_proc/p_0_in[5] statemachine.Ra[5]_i_1/I1}, {u2/colcnt[0] statemachine.Ra[5]_i_1/I2}, {u2/colcnt[1] statemachine.Ra[5]_i_1/I3}, {u2/color_proc/p_3_in[5] statemachine.Ra[5]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X65Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.Ra[6]_i_1 - 
nets: {statemachine.Ra[6]_i_1_n_0 statemachine.Ra[6]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[6] statemachine.Ra[6]_i_1/I0}, {u2/color_proc/p_0_in[6] statemachine.Ra[6]_i_1/I1}, {u2/colcnt[0] statemachine.Ra[6]_i_1/I2}, {u2/colcnt[1] statemachine.Ra[6]_i_1/I3}, {u2/color_proc/p_3_in[6] statemachine.Ra[6]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X67Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.Ra[7]_i_1 - 
nets: {statemachine.Ra[7]_i_1_n_0 statemachine.Ra[7]_i_1/O}, {u2/color_proc/DataBuffer_reg_n_0_[7] statemachine.Ra[7]_i_1/I0}, {u2/color_proc/p_0_in[7] statemachine.Ra[7]_i_1/I1}, {u2/colcnt[0] statemachine.Ra[7]_i_1/I2}, {u2/colcnt[1] statemachine.Ra[7]_i_1/I3}, {u2/color_proc/p_3_in[7] statemachine.Ra[7]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X63Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.clut_req_i_1 - 
nets: {u2/color_proc/clut_acc statemachine.clut_req_i_1/O}, {u2/color_proc/c_state[0] statemachine.clut_req_i_1/I0}, {u2/RGB_buf/fifo_cnt_reg_n_0_[2] statemachine.clut_req_i_1/I1}, {u2/fill_RGBfifo statemachine.clut_req_i_1/I2}, {statemachine.clut_req_i_2_n_0 statemachine.clut_req_i_1/I3}, {u2/color_proc/c_state[2] statemachine.clut_req_i_1/I4}, {u2/color_proc/c_state[1] statemachine.clut_req_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0010000000000000, 
LOC: SLICE_X63Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.clut_req_i_2 - 
nets: {statemachine.clut_req_i_2_n_0 statemachine.clut_req_i_2/O}, {u2/clut_acc statemachine.clut_req_i_2/I0}, {ACK_I statemachine.clut_req_i_2/I1}, {u2/colcnt[1] statemachine.clut_req_i_2/I2}, {u2/colcnt[0] statemachine.clut_req_i_2/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0008, 
LOC: SLICE_X63Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.pixel_buffer_rreq_i_1 - 
nets: {u2/color_proc/pixelbuf_rreq statemachine.pixel_buffer_rreq_i_1/O}, {u2/color_proc/c_state[0] statemachine.pixel_buffer_rreq_i_1/I0}, {statemachine.pixel_buffer_rreq_i_2_n_0 statemachine.pixel_buffer_rreq_i_1/I1}, {u2/color_proc/c_state[2] statemachine.pixel_buffer_rreq_i_1/I2}, {u2/color_proc/c_state[1] statemachine.pixel_buffer_rreq_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0004, 
LOC: SLICE_X63Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.pixel_buffer_rreq_i_2 - 
nets: {statemachine.pixel_buffer_rreq_i_2_n_0 statemachine.pixel_buffer_rreq_i_2/O}, {u2/ImDone0_inferred__0_carry__2_n_0 statemachine.pixel_buffer_rreq_i_2/I0}, {u2/ImDone0_carry__2_n_0 statemachine.pixel_buffer_rreq_i_2/I1}, {u2/dImDone statemachine.pixel_buffer_rreq_i_2/I2}, {ctrl_ven statemachine.pixel_buffer_rreq_i_2/I3}, {statemachine.pixel_buffer_rreq_i_3_n_0 statemachine.pixel_buffer_rreq_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h0000FE00, 
LOC: SLICE_X63Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.pixel_buffer_rreq_i_3 - 
nets: {statemachine.pixel_buffer_rreq_i_3_n_0 statemachine.pixel_buffer_rreq_i_3/O}, {u2/pixel_buf/fifo_cnt_reg_n_0_[2] statemachine.pixel_buffer_rreq_i_3/I0}, {u2/pixel_buf/fifo_cnt_reg_n_0_[1] statemachine.pixel_buffer_rreq_i_3/I1}, {u2/hfull statemachine.pixel_buffer_rreq_i_3/I2}, {u2/pixel_buf/fifo_cnt_reg_n_0_[4] statemachine.pixel_buffer_rreq_i_3/I3}, {u2/pixel_buf/fifo_cnt_reg_n_0_[0] statemachine.pixel_buffer_rreq_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

u1/CBAR_reg[11] - 
nets: {CBAR[11] u1/CBAR_reg[11]/Q}, {CLK_I u1/CBAR_reg[11]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[11]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[11]/CLR}, {u1/ctrl[11] u1/CBAR_reg[11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[12] - 
nets: {CBAR[12] u1/CBAR_reg[12]/Q}, {CLK_I u1/CBAR_reg[12]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[12]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[12]/CLR}, {u1/ctrl[12] u1/CBAR_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[13] - 
nets: {CBAR[13] u1/CBAR_reg[13]/Q}, {CLK_I u1/CBAR_reg[13]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[13]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[13]/CLR}, {u1/ctrl[13] u1/CBAR_reg[13]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[14] - 
nets: {CBAR[14] u1/CBAR_reg[14]/Q}, {CLK_I u1/CBAR_reg[14]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[14]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[14]/CLR}, {u1/ctrl[14] u1/CBAR_reg[14]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[15] - 
nets: {CBAR[15] u1/CBAR_reg[15]/Q}, {CLK_I u1/CBAR_reg[15]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[15]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[15]/CLR}, {u1/ctrl[15] u1/CBAR_reg[15]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[16] - 
nets: {CBAR[16] u1/CBAR_reg[16]/Q}, {CLK_I u1/CBAR_reg[16]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[16]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[16]/CLR}, {u1/ctrl[16] u1/CBAR_reg[16]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[17] - 
nets: {CBAR[17] u1/CBAR_reg[17]/Q}, {CLK_I u1/CBAR_reg[17]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[17]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[17]/CLR}, {u1/ctrl[17] u1/CBAR_reg[17]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[18] - 
nets: {CBAR[18] u1/CBAR_reg[18]/Q}, {CLK_I u1/CBAR_reg[18]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[18]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[18]/CLR}, {u1/ctrl[18] u1/CBAR_reg[18]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[19] - 
nets: {CBAR[19] u1/CBAR_reg[19]/Q}, {CLK_I u1/CBAR_reg[19]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[19]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[19]/CLR}, {u1/ctrl[19] u1/CBAR_reg[19]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[20] - 
nets: {CBAR[20] u1/CBAR_reg[20]/Q}, {CLK_I u1/CBAR_reg[20]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[20]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[20]/CLR}, {u1/ctrl[20] u1/CBAR_reg[20]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[21] - 
nets: {CBAR[21] u1/CBAR_reg[21]/Q}, {CLK_I u1/CBAR_reg[21]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[21]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[21]/CLR}, {u1/ctrl[21] u1/CBAR_reg[21]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[22] - 
nets: {CBAR[22] u1/CBAR_reg[22]/Q}, {CLK_I u1/CBAR_reg[22]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[22]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[22]/CLR}, {u1/ctrl[22] u1/CBAR_reg[22]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[23] - 
nets: {CBAR[23] u1/CBAR_reg[23]/Q}, {CLK_I u1/CBAR_reg[23]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[23]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[23]/CLR}, {u1/ctrl[23] u1/CBAR_reg[23]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[24] - 
nets: {CBAR[24] u1/CBAR_reg[24]/Q}, {CLK_I u1/CBAR_reg[24]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[24]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[24]/CLR}, {u1/ctrl[24] u1/CBAR_reg[24]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[25] - 
nets: {CBAR[25] u1/CBAR_reg[25]/Q}, {CLK_I u1/CBAR_reg[25]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[25]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[25]/CLR}, {u1/ctrl[25] u1/CBAR_reg[25]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[26] - 
nets: {CBAR[26] u1/CBAR_reg[26]/Q}, {CLK_I u1/CBAR_reg[26]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[26]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[26]/CLR}, {u1/ctrl[26] u1/CBAR_reg[26]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[27] - 
nets: {CBAR[27] u1/CBAR_reg[27]/Q}, {CLK_I u1/CBAR_reg[27]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[27]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[27]/CLR}, {u1/ctrl[27] u1/CBAR_reg[27]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[28] - 
nets: {CBAR[28] u1/CBAR_reg[28]/Q}, {CLK_I u1/CBAR_reg[28]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[28]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[28]/CLR}, {u1/ctrl[28] u1/CBAR_reg[28]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[29] - 
nets: {CBAR[29] u1/CBAR_reg[29]/Q}, {CLK_I u1/CBAR_reg[29]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[29]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[29]/CLR}, {u1/ctrl[29] u1/CBAR_reg[29]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[30] - 
nets: {CBAR[30] u1/CBAR_reg[30]/Q}, {CLK_I u1/CBAR_reg[30]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[30]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[30]/CLR}, {u1/ctrl[30] u1/CBAR_reg[30]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/CBAR_reg[31] - 
nets: {CBAR[31] u1/CBAR_reg[31]/Q}, {CLK_I u1/CBAR_reg[31]/C}, {CBAR[31]_i_1_n_0 u1/CBAR_reg[31]/CE}, {ctrl[15]_i_2_n_0 u1/CBAR_reg[31]/CLR}, {u1/ctrl[31] u1/CBAR_reg[31]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[10] - 
nets: {VBARa[10] u1/VBARa_reg[10]/Q}, {CLK_I u1/VBARa_reg[10]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[10]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[10]/CLR}, {u1/ctrl[10] u1/VBARa_reg[10]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[11] - 
nets: {VBARa[11] u1/VBARa_reg[11]/Q}, {CLK_I u1/VBARa_reg[11]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[11]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[11]/CLR}, {u1/ctrl[11] u1/VBARa_reg[11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[12] - 
nets: {VBARa[12] u1/VBARa_reg[12]/Q}, {CLK_I u1/VBARa_reg[12]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[12]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[12]/CLR}, {u1/ctrl[12] u1/VBARa_reg[12]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[13] - 
nets: {VBARa[13] u1/VBARa_reg[13]/Q}, {CLK_I u1/VBARa_reg[13]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[13]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[13]/CLR}, {u1/ctrl[13] u1/VBARa_reg[13]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[14] - 
nets: {VBARa[14] u1/VBARa_reg[14]/Q}, {CLK_I u1/VBARa_reg[14]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[14]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[14]/CLR}, {u1/ctrl[14] u1/VBARa_reg[14]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[15] - 
nets: {VBARa[15] u1/VBARa_reg[15]/Q}, {CLK_I u1/VBARa_reg[15]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[15]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[15]/CLR}, {u1/ctrl[15] u1/VBARa_reg[15]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[16] - 
nets: {VBARa[16] u1/VBARa_reg[16]/Q}, {CLK_I u1/VBARa_reg[16]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[16]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[16]/CLR}, {u1/ctrl[16] u1/VBARa_reg[16]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[17] - 
nets: {VBARa[17] u1/VBARa_reg[17]/Q}, {CLK_I u1/VBARa_reg[17]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[17]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[17]/CLR}, {u1/ctrl[17] u1/VBARa_reg[17]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[18] - 
nets: {VBARa[18] u1/VBARa_reg[18]/Q}, {CLK_I u1/VBARa_reg[18]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[18]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[18]/CLR}, {u1/ctrl[18] u1/VBARa_reg[18]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[19] - 
nets: {VBARa[19] u1/VBARa_reg[19]/Q}, {CLK_I u1/VBARa_reg[19]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[19]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[19]/CLR}, {u1/ctrl[19] u1/VBARa_reg[19]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[20] - 
nets: {VBARa[20] u1/VBARa_reg[20]/Q}, {CLK_I u1/VBARa_reg[20]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[20]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[20]/CLR}, {u1/ctrl[20] u1/VBARa_reg[20]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[21] - 
nets: {VBARa[21] u1/VBARa_reg[21]/Q}, {CLK_I u1/VBARa_reg[21]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[21]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[21]/CLR}, {u1/ctrl[21] u1/VBARa_reg[21]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[22] - 
nets: {VBARa[22] u1/VBARa_reg[22]/Q}, {CLK_I u1/VBARa_reg[22]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[22]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[22]/CLR}, {u1/ctrl[22] u1/VBARa_reg[22]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[23] - 
nets: {VBARa[23] u1/VBARa_reg[23]/Q}, {CLK_I u1/VBARa_reg[23]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[23]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[23]/CLR}, {u1/ctrl[23] u1/VBARa_reg[23]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[24] - 
nets: {VBARa[24] u1/VBARa_reg[24]/Q}, {CLK_I u1/VBARa_reg[24]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[24]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[24]/CLR}, {u1/ctrl[24] u1/VBARa_reg[24]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[25] - 
nets: {VBARa[25] u1/VBARa_reg[25]/Q}, {CLK_I u1/VBARa_reg[25]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[25]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[25]/CLR}, {u1/ctrl[25] u1/VBARa_reg[25]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[26] - 
nets: {VBARa[26] u1/VBARa_reg[26]/Q}, {CLK_I u1/VBARa_reg[26]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[26]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[26]/CLR}, {u1/ctrl[26] u1/VBARa_reg[26]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[27] - 
nets: {VBARa[27] u1/VBARa_reg[27]/Q}, {CLK_I u1/VBARa_reg[27]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[27]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[27]/CLR}, {u1/ctrl[27] u1/VBARa_reg[27]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[28] - 
nets: {VBARa[28] u1/VBARa_reg[28]/Q}, {CLK_I u1/VBARa_reg[28]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[28]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[28]/CLR}, {u1/ctrl[28] u1/VBARa_reg[28]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[29] - 
nets: {VBARa[29] u1/VBARa_reg[29]/Q}, {CLK_I u1/VBARa_reg[29]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[29]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[29]/CLR}, {u1/ctrl[29] u1/VBARa_reg[29]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[2] - 
nets: {VBARa[2] u1/VBARa_reg[2]/Q}, {CLK_I u1/VBARa_reg[2]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[2]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[2]/CLR}, {u1/ctrl[2] u1/VBARa_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[30] - 
nets: {VBARa[30] u1/VBARa_reg[30]/Q}, {CLK_I u1/VBARa_reg[30]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[30]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[30]/CLR}, {u1/ctrl[30] u1/VBARa_reg[30]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[31] - 
nets: {VBARa[31] u1/VBARa_reg[31]/Q}, {CLK_I u1/VBARa_reg[31]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[31]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[31]/CLR}, {u1/ctrl[31] u1/VBARa_reg[31]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[3] - 
nets: {VBARa[3] u1/VBARa_reg[3]/Q}, {CLK_I u1/VBARa_reg[3]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[3]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[3]/CLR}, {u1/ctrl[3] u1/VBARa_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[4] - 
nets: {VBARa[4] u1/VBARa_reg[4]/Q}, {CLK_I u1/VBARa_reg[4]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[4]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[4]/CLR}, {u1/ctrl[4] u1/VBARa_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[5] - 
nets: {VBARa[5] u1/VBARa_reg[5]/Q}, {CLK_I u1/VBARa_reg[5]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[5]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[5]/CLR}, {u1/ctrl[5] u1/VBARa_reg[5]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[6] - 
nets: {VBARa[6] u1/VBARa_reg[6]/Q}, {CLK_I u1/VBARa_reg[6]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[6]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[6]/CLR}, {u1/ctrl[6] u1/VBARa_reg[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[7] - 
nets: {VBARa[7] u1/VBARa_reg[7]/Q}, {CLK_I u1/VBARa_reg[7]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[7]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[7]/CLR}, {u1/ctrl[7] u1/VBARa_reg[7]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[8] - 
nets: {VBARa[8] u1/VBARa_reg[8]/Q}, {CLK_I u1/VBARa_reg[8]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[8]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[8]/CLR}, {u1/ctrl[8] u1/VBARa_reg[8]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARa_reg[9] - 
nets: {VBARa[9] u1/VBARa_reg[9]/Q}, {CLK_I u1/VBARa_reg[9]/C}, {VBARa[31]_i_1_n_0 u1/VBARa_reg[9]/CE}, {ctrl[15]_i_2_n_0 u1/VBARa_reg[9]/CLR}, {u1/ctrl[9] u1/VBARa_reg[9]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[10] - 
nets: {VBARb[10] u1/VBARb_reg[10]/Q}, {CLK_I u1/VBARb_reg[10]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[10]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[10]/CLR}, {u1/ctrl[10] u1/VBARb_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[11] - 
nets: {VBARb[11] u1/VBARb_reg[11]/Q}, {CLK_I u1/VBARb_reg[11]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[11]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[11]/CLR}, {u1/ctrl[11] u1/VBARb_reg[11]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[12] - 
nets: {VBARb[12] u1/VBARb_reg[12]/Q}, {CLK_I u1/VBARb_reg[12]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[12]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[12]/CLR}, {u1/ctrl[12] u1/VBARb_reg[12]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[13] - 
nets: {VBARb[13] u1/VBARb_reg[13]/Q}, {CLK_I u1/VBARb_reg[13]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[13]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[13]/CLR}, {u1/ctrl[13] u1/VBARb_reg[13]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[14] - 
nets: {VBARb[14] u1/VBARb_reg[14]/Q}, {CLK_I u1/VBARb_reg[14]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[14]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[14]/CLR}, {u1/ctrl[14] u1/VBARb_reg[14]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[15] - 
nets: {VBARb[15] u1/VBARb_reg[15]/Q}, {CLK_I u1/VBARb_reg[15]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[15]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[15]/CLR}, {u1/ctrl[15] u1/VBARb_reg[15]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[16] - 
nets: {VBARb[16] u1/VBARb_reg[16]/Q}, {CLK_I u1/VBARb_reg[16]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[16]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[16]/CLR}, {u1/ctrl[16] u1/VBARb_reg[16]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[17] - 
nets: {VBARb[17] u1/VBARb_reg[17]/Q}, {CLK_I u1/VBARb_reg[17]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[17]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[17]/CLR}, {u1/ctrl[17] u1/VBARb_reg[17]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[18] - 
nets: {VBARb[18] u1/VBARb_reg[18]/Q}, {CLK_I u1/VBARb_reg[18]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[18]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[18]/CLR}, {u1/ctrl[18] u1/VBARb_reg[18]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[19] - 
nets: {VBARb[19] u1/VBARb_reg[19]/Q}, {CLK_I u1/VBARb_reg[19]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[19]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[19]/CLR}, {u1/ctrl[19] u1/VBARb_reg[19]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[20] - 
nets: {VBARb[20] u1/VBARb_reg[20]/Q}, {CLK_I u1/VBARb_reg[20]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[20]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[20]/CLR}, {u1/ctrl[20] u1/VBARb_reg[20]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[21] - 
nets: {VBARb[21] u1/VBARb_reg[21]/Q}, {CLK_I u1/VBARb_reg[21]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[21]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[21]/CLR}, {u1/ctrl[21] u1/VBARb_reg[21]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[22] - 
nets: {VBARb[22] u1/VBARb_reg[22]/Q}, {CLK_I u1/VBARb_reg[22]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[22]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[22]/CLR}, {u1/ctrl[22] u1/VBARb_reg[22]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[23] - 
nets: {VBARb[23] u1/VBARb_reg[23]/Q}, {CLK_I u1/VBARb_reg[23]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[23]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[23]/CLR}, {u1/ctrl[23] u1/VBARb_reg[23]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[24] - 
nets: {VBARb[24] u1/VBARb_reg[24]/Q}, {CLK_I u1/VBARb_reg[24]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[24]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[24]/CLR}, {u1/ctrl[24] u1/VBARb_reg[24]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[25] - 
nets: {VBARb[25] u1/VBARb_reg[25]/Q}, {CLK_I u1/VBARb_reg[25]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[25]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[25]/CLR}, {u1/ctrl[25] u1/VBARb_reg[25]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[26] - 
nets: {VBARb[26] u1/VBARb_reg[26]/Q}, {CLK_I u1/VBARb_reg[26]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[26]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[26]/CLR}, {u1/ctrl[26] u1/VBARb_reg[26]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[27] - 
nets: {VBARb[27] u1/VBARb_reg[27]/Q}, {CLK_I u1/VBARb_reg[27]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[27]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[27]/CLR}, {u1/ctrl[27] u1/VBARb_reg[27]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[28] - 
nets: {VBARb[28] u1/VBARb_reg[28]/Q}, {CLK_I u1/VBARb_reg[28]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[28]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[28]/CLR}, {u1/ctrl[28] u1/VBARb_reg[28]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[29] - 
nets: {VBARb[29] u1/VBARb_reg[29]/Q}, {CLK_I u1/VBARb_reg[29]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[29]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[29]/CLR}, {u1/ctrl[29] u1/VBARb_reg[29]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[2] - 
nets: {VBARb[2] u1/VBARb_reg[2]/Q}, {CLK_I u1/VBARb_reg[2]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[2]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[2]/CLR}, {u1/ctrl[2] u1/VBARb_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[30] - 
nets: {VBARb[30] u1/VBARb_reg[30]/Q}, {CLK_I u1/VBARb_reg[30]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[30]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[30]/CLR}, {u1/ctrl[30] u1/VBARb_reg[30]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[31] - 
nets: {VBARb[31] u1/VBARb_reg[31]/Q}, {CLK_I u1/VBARb_reg[31]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[31]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[31]/CLR}, {u1/ctrl[31] u1/VBARb_reg[31]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[3] - 
nets: {VBARb[3] u1/VBARb_reg[3]/Q}, {CLK_I u1/VBARb_reg[3]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[3]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[3]/CLR}, {u1/ctrl[3] u1/VBARb_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[4] - 
nets: {VBARb[4] u1/VBARb_reg[4]/Q}, {CLK_I u1/VBARb_reg[4]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[4]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[4]/CLR}, {u1/ctrl[4] u1/VBARb_reg[4]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[5] - 
nets: {VBARb[5] u1/VBARb_reg[5]/Q}, {CLK_I u1/VBARb_reg[5]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[5]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[5]/CLR}, {u1/ctrl[5] u1/VBARb_reg[5]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[6] - 
nets: {VBARb[6] u1/VBARb_reg[6]/Q}, {CLK_I u1/VBARb_reg[6]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[6]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[6]/CLR}, {u1/ctrl[6] u1/VBARb_reg[6]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[7] - 
nets: {VBARb[7] u1/VBARb_reg[7]/Q}, {CLK_I u1/VBARb_reg[7]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[7]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[7]/CLR}, {u1/ctrl[7] u1/VBARb_reg[7]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[8] - 
nets: {VBARb[8] u1/VBARb_reg[8]/Q}, {CLK_I u1/VBARb_reg[8]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[8]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[8]/CLR}, {u1/ctrl[8] u1/VBARb_reg[8]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/VBARb_reg[9] - 
nets: {VBARb[9] u1/VBARb_reg[9]/Q}, {CLK_I u1/VBARb_reg[9]/C}, {VBARb[31]_i_1_n_0 u1/VBARb_reg[9]/CE}, {WB_block.CYC_O_i_2_n_0 u1/VBARb_reg[9]/CLR}, {u1/ctrl[9] u1/VBARb_reg[9]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[0] - 
nets: {ctrl_ven u1/ctrl_reg[0]/Q}, {CLK_I u1/ctrl_reg[0]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[0]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[0]/CLR}, {u1/ctrl[0] u1/ctrl_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[10] - 
nets: {ctrl_cd[1] u1/ctrl_reg[10]/Q}, {CLK_I u1/ctrl_reg[10]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[10]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[10]/CLR}, {u1/ctrl[10] u1/ctrl_reg[10]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[11] - 
nets: {ctrl_pc u1/ctrl_reg[11]/Q}, {CLK_I u1/ctrl_reg[11]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[11]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[11]/CLR}, {u1/ctrl[11] u1/ctrl_reg[11]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[12] - 
nets: {ctrl_hsl u1/ctrl_reg[12]/Q}, {CLK_I u1/ctrl_reg[12]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[12]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[12]/CLR}, {u1/ctrl[12] u1/ctrl_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[13] - 
nets: {ctrl_vsl u1/ctrl_reg[13]/Q}, {CLK_I u1/ctrl_reg[13]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[13]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[13]/CLR}, {u1/ctrl[13] u1/ctrl_reg[13]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[14] - 
nets: {ctrl_csl u1/ctrl_reg[14]/Q}, {CLK_I u1/ctrl_reg[14]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[14]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[14]/CLR}, {u1/ctrl[14] u1/ctrl_reg[14]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[15] - 
nets: {ctrl_bl u1/ctrl_reg[15]/Q}, {CLK_I u1/ctrl_reg[15]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[15]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[15]/CLR}, {u1/ctrl[15] u1/ctrl_reg[15]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[16] - 
nets: {u1/ctrl_reg_n_0_[16] u1/ctrl_reg[16]/Q}, {CLK_I u1/ctrl_reg[16]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[16]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[16]/CLR}, {u1/ctrl[16] u1/ctrl_reg[16]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[17] - 
nets: {u1/ctrl_reg_n_0_[17] u1/ctrl_reg[17]/Q}, {CLK_I u1/ctrl_reg[17]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[17]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[17]/CLR}, {u1/ctrl[17] u1/ctrl_reg[17]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[18] - 
nets: {u1/ctrl_reg_n_0_[18] u1/ctrl_reg[18]/Q}, {CLK_I u1/ctrl_reg[18]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[18]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[18]/CLR}, {u1/ctrl[18] u1/ctrl_reg[18]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[19] - 
nets: {u1/ctrl_reg_n_0_[19] u1/ctrl_reg[19]/Q}, {CLK_I u1/ctrl_reg[19]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[19]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[19]/CLR}, {u1/ctrl[19] u1/ctrl_reg[19]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[1] - 
nets: {u1/VIE u1/ctrl_reg[1]/Q}, {CLK_I u1/ctrl_reg[1]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[1]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[1]/CLR}, {u1/ctrl[1] u1/ctrl_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[20] - 
nets: {u1/ctrl_reg_n_0_[20] u1/ctrl_reg[20]/Q}, {CLK_I u1/ctrl_reg[20]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[20]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[20]/CLR}, {u1/ctrl[20] u1/ctrl_reg[20]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[21] - 
nets: {u1/ctrl_reg_n_0_[21] u1/ctrl_reg[21]/Q}, {CLK_I u1/ctrl_reg[21]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[21]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[21]/CLR}, {u1/ctrl[21] u1/ctrl_reg[21]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[22] - 
nets: {u1/ctrl_reg_n_0_[22] u1/ctrl_reg[22]/Q}, {CLK_I u1/ctrl_reg[22]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[22]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[22]/CLR}, {u1/ctrl[22] u1/ctrl_reg[22]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[23] - 
nets: {u1/ctrl_reg_n_0_[23] u1/ctrl_reg[23]/Q}, {CLK_I u1/ctrl_reg[23]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[23]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[23]/CLR}, {u1/ctrl[23] u1/ctrl_reg[23]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[24] - 
nets: {u1/ctrl_reg_n_0_[24] u1/ctrl_reg[24]/Q}, {CLK_I u1/ctrl_reg[24]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[24]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[24]/CLR}, {u1/ctrl[24] u1/ctrl_reg[24]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[25] - 
nets: {u1/ctrl_reg_n_0_[25] u1/ctrl_reg[25]/Q}, {CLK_I u1/ctrl_reg[25]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[25]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[25]/CLR}, {u1/ctrl[25] u1/ctrl_reg[25]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[26] - 
nets: {u1/ctrl_reg_n_0_[26] u1/ctrl_reg[26]/Q}, {CLK_I u1/ctrl_reg[26]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[26]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[26]/CLR}, {u1/ctrl[26] u1/ctrl_reg[26]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[27] - 
nets: {u1/ctrl_reg_n_0_[27] u1/ctrl_reg[27]/Q}, {CLK_I u1/ctrl_reg[27]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[27]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[27]/CLR}, {u1/ctrl[27] u1/ctrl_reg[27]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[28] - 
nets: {u1/ctrl_reg_n_0_[28] u1/ctrl_reg[28]/Q}, {CLK_I u1/ctrl_reg[28]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[28]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[28]/CLR}, {u1/ctrl[28] u1/ctrl_reg[28]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[29] - 
nets: {u1/ctrl_reg_n_0_[29] u1/ctrl_reg[29]/Q}, {CLK_I u1/ctrl_reg[29]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[29]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[29]/CLR}, {u1/ctrl[29] u1/ctrl_reg[29]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[2] - 
nets: {u1/ctrl_reg_n_0_[2] u1/ctrl_reg[2]/Q}, {CLK_I u1/ctrl_reg[2]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[2]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[2]/CLR}, {u1/ctrl[2] u1/ctrl_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[30] - 
nets: {u1/ctrl_reg_n_0_[30] u1/ctrl_reg[30]/Q}, {CLK_I u1/ctrl_reg[30]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[30]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[30]/CLR}, {u1/ctrl[30] u1/ctrl_reg[30]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[31] - 
nets: {u1/ctrl_reg_n_0_[31] u1/ctrl_reg[31]/Q}, {CLK_I u1/ctrl_reg[31]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[31]/CE}, {WB_block.CYC_O_i_2_n_0 u1/ctrl_reg[31]/CLR}, {u1/ctrl[31] u1/ctrl_reg[31]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[3] - 
nets: {u1/BSIE u1/ctrl_reg[3]/Q}, {CLK_I u1/ctrl_reg[3]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[3]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[3]/CLR}, {u1/ctrl[3] u1/ctrl_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[4] - 
nets: {ctrl_vbsw u1/ctrl_reg[4]/Q}, {CLK_I u1/ctrl_reg[4]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[4]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[4]/CLR}, {u1/ctrl[4] u1/ctrl_reg[4]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[5] - 
nets: {ctrl_cbsw u1/ctrl_reg[5]/Q}, {CLK_I u1/ctrl_reg[5]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[5]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[5]/CLR}, {u1/ctrl[5] u1/ctrl_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[6] - 
nets: {u1/ctrl_reg_n_0_[6] u1/ctrl_reg[6]/Q}, {CLK_I u1/ctrl_reg[6]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[6]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[6]/CLR}, {u1/ctrl[6] u1/ctrl_reg[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[7] - 
nets: {ctrl_vbl[0] u1/ctrl_reg[7]/Q}, {CLK_I u1/ctrl_reg[7]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[7]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[7]/CLR}, {u1/ctrl[7] u1/ctrl_reg[7]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[8] - 
nets: {ctrl_vbl[1] u1/ctrl_reg[8]/Q}, {CLK_I u1/ctrl_reg[8]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[8]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[8]/CLR}, {u1/ctrl[8] u1/ctrl_reg[8]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/ctrl_reg[9] - 
nets: {ctrl_cd[0] u1/ctrl_reg[9]/Q}, {CLK_I u1/ctrl_reg[9]/C}, {ctrl[31]_i_1_n_0 u1/ctrl_reg[9]/CE}, {ctrl[15]_i_2_n_0 u1/ctrl_reg[9]/CLR}, {u1/ctrl[9] u1/ctrl_reg[9]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[0] - 
nets: {Thgate[0] u1/htim_reg[0]/Q}, {CLK_I u1/htim_reg[0]/C}, {htim[31]_i_1_n_0 u1/htim_reg[0]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[0]/CLR}, {u1/ctrl[0] u1/htim_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[10] - 
nets: {Thgate[10] u1/htim_reg[10]/Q}, {CLK_I u1/htim_reg[10]/C}, {htim[31]_i_1_n_0 u1/htim_reg[10]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[10]/CLR}, {u1/ctrl[10] u1/htim_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[11] - 
nets: {Thgate[11] u1/htim_reg[11]/Q}, {CLK_I u1/htim_reg[11]/C}, {htim[31]_i_1_n_0 u1/htim_reg[11]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[11]/CLR}, {u1/ctrl[11] u1/htim_reg[11]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[12] - 
nets: {Thgate[12] u1/htim_reg[12]/Q}, {CLK_I u1/htim_reg[12]/C}, {htim[31]_i_1_n_0 u1/htim_reg[12]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[12]/CLR}, {u1/ctrl[12] u1/htim_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[13] - 
nets: {Thgate[13] u1/htim_reg[13]/Q}, {CLK_I u1/htim_reg[13]/C}, {htim[31]_i_1_n_0 u1/htim_reg[13]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[13]/CLR}, {u1/ctrl[13] u1/htim_reg[13]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[14] - 
nets: {Thgate[14] u1/htim_reg[14]/Q}, {CLK_I u1/htim_reg[14]/C}, {htim[31]_i_1_n_0 u1/htim_reg[14]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[14]/CLR}, {u1/ctrl[14] u1/htim_reg[14]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[15] - 
nets: {Thgate[15] u1/htim_reg[15]/Q}, {CLK_I u1/htim_reg[15]/C}, {htim[31]_i_1_n_0 u1/htim_reg[15]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[15]/CLR}, {u1/ctrl[15] u1/htim_reg[15]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[16] - 
nets: {Thgdel[0] u1/htim_reg[16]/Q}, {CLK_I u1/htim_reg[16]/C}, {htim[31]_i_1_n_0 u1/htim_reg[16]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[16]/CLR}, {u1/ctrl[16] u1/htim_reg[16]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[17] - 
nets: {Thgdel[1] u1/htim_reg[17]/Q}, {CLK_I u1/htim_reg[17]/C}, {htim[31]_i_1_n_0 u1/htim_reg[17]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[17]/CLR}, {u1/ctrl[17] u1/htim_reg[17]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[18] - 
nets: {Thgdel[2] u1/htim_reg[18]/Q}, {CLK_I u1/htim_reg[18]/C}, {htim[31]_i_1_n_0 u1/htim_reg[18]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[18]/CLR}, {u1/ctrl[18] u1/htim_reg[18]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[19] - 
nets: {Thgdel[3] u1/htim_reg[19]/Q}, {CLK_I u1/htim_reg[19]/C}, {htim[31]_i_1_n_0 u1/htim_reg[19]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[19]/CLR}, {u1/ctrl[19] u1/htim_reg[19]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[1] - 
nets: {Thgate[1] u1/htim_reg[1]/Q}, {CLK_I u1/htim_reg[1]/C}, {htim[31]_i_1_n_0 u1/htim_reg[1]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[1]/CLR}, {u1/ctrl[1] u1/htim_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[20] - 
nets: {Thgdel[4] u1/htim_reg[20]/Q}, {CLK_I u1/htim_reg[20]/C}, {htim[31]_i_1_n_0 u1/htim_reg[20]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[20]/CLR}, {u1/ctrl[20] u1/htim_reg[20]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[21] - 
nets: {Thgdel[5] u1/htim_reg[21]/Q}, {CLK_I u1/htim_reg[21]/C}, {htim[31]_i_1_n_0 u1/htim_reg[21]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[21]/CLR}, {u1/ctrl[21] u1/htim_reg[21]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[22] - 
nets: {Thgdel[6] u1/htim_reg[22]/Q}, {CLK_I u1/htim_reg[22]/C}, {htim[31]_i_1_n_0 u1/htim_reg[22]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[22]/CLR}, {u1/ctrl[22] u1/htim_reg[22]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[23] - 
nets: {Thgdel[7] u1/htim_reg[23]/Q}, {CLK_I u1/htim_reg[23]/C}, {htim[31]_i_1_n_0 u1/htim_reg[23]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[23]/CLR}, {u1/ctrl[23] u1/htim_reg[23]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[24] - 
nets: {Thsync[0] u1/htim_reg[24]/Q}, {CLK_I u1/htim_reg[24]/C}, {htim[31]_i_1_n_0 u1/htim_reg[24]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[24]/CLR}, {u1/ctrl[24] u1/htim_reg[24]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[25] - 
nets: {Thsync[1] u1/htim_reg[25]/Q}, {CLK_I u1/htim_reg[25]/C}, {htim[31]_i_1_n_0 u1/htim_reg[25]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[25]/CLR}, {u1/ctrl[25] u1/htim_reg[25]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[26] - 
nets: {Thsync[2] u1/htim_reg[26]/Q}, {CLK_I u1/htim_reg[26]/C}, {htim[31]_i_1_n_0 u1/htim_reg[26]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[26]/CLR}, {u1/ctrl[26] u1/htim_reg[26]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[27] - 
nets: {Thsync[3] u1/htim_reg[27]/Q}, {CLK_I u1/htim_reg[27]/C}, {htim[31]_i_1_n_0 u1/htim_reg[27]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[27]/CLR}, {u1/ctrl[27] u1/htim_reg[27]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[28] - 
nets: {Thsync[4] u1/htim_reg[28]/Q}, {CLK_I u1/htim_reg[28]/C}, {htim[31]_i_1_n_0 u1/htim_reg[28]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[28]/CLR}, {u1/ctrl[28] u1/htim_reg[28]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[29] - 
nets: {Thsync[5] u1/htim_reg[29]/Q}, {CLK_I u1/htim_reg[29]/C}, {htim[31]_i_1_n_0 u1/htim_reg[29]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[29]/CLR}, {u1/ctrl[29] u1/htim_reg[29]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[2] - 
nets: {Thgate[2] u1/htim_reg[2]/Q}, {CLK_I u1/htim_reg[2]/C}, {htim[31]_i_1_n_0 u1/htim_reg[2]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[2]/CLR}, {u1/ctrl[2] u1/htim_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[30] - 
nets: {Thsync[6] u1/htim_reg[30]/Q}, {CLK_I u1/htim_reg[30]/C}, {htim[31]_i_1_n_0 u1/htim_reg[30]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[30]/CLR}, {u1/ctrl[30] u1/htim_reg[30]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[31] - 
nets: {Thsync[7] u1/htim_reg[31]/Q}, {CLK_I u1/htim_reg[31]/C}, {htim[31]_i_1_n_0 u1/htim_reg[31]/CE}, {WB_block.CYC_O_i_2_n_0 u1/htim_reg[31]/CLR}, {u1/ctrl[31] u1/htim_reg[31]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[3] - 
nets: {Thgate[3] u1/htim_reg[3]/Q}, {CLK_I u1/htim_reg[3]/C}, {htim[31]_i_1_n_0 u1/htim_reg[3]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[3]/CLR}, {u1/ctrl[3] u1/htim_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[4] - 
nets: {Thgate[4] u1/htim_reg[4]/Q}, {CLK_I u1/htim_reg[4]/C}, {htim[31]_i_1_n_0 u1/htim_reg[4]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[4]/CLR}, {u1/ctrl[4] u1/htim_reg[4]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[5] - 
nets: {Thgate[5] u1/htim_reg[5]/Q}, {CLK_I u1/htim_reg[5]/C}, {htim[31]_i_1_n_0 u1/htim_reg[5]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[5]/CLR}, {u1/ctrl[5] u1/htim_reg[5]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[6] - 
nets: {Thgate[6] u1/htim_reg[6]/Q}, {CLK_I u1/htim_reg[6]/C}, {htim[31]_i_1_n_0 u1/htim_reg[6]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[6]/CLR}, {u1/ctrl[6] u1/htim_reg[6]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[7] - 
nets: {Thgate[7] u1/htim_reg[7]/Q}, {CLK_I u1/htim_reg[7]/C}, {htim[31]_i_1_n_0 u1/htim_reg[7]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[7]/CLR}, {u1/ctrl[7] u1/htim_reg[7]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[8] - 
nets: {Thgate[8] u1/htim_reg[8]/Q}, {CLK_I u1/htim_reg[8]/C}, {htim[31]_i_1_n_0 u1/htim_reg[8]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[8]/CLR}, {u1/ctrl[8] u1/htim_reg[8]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/htim_reg[9] - 
nets: {Thgate[9] u1/htim_reg[9]/Q}, {CLK_I u1/htim_reg[9]/C}, {htim[31]_i_1_n_0 u1/htim_reg[9]/CE}, {ctrl[15]_i_2_n_0 u1/htim_reg[9]/CLR}, {u1/ctrl[9] u1/htim_reg[9]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[0] - 
nets: {Tvlen[0] u1/hvlen_reg[0]/Q}, {CLK_I u1/hvlen_reg[0]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[0]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[0]/CLR}, {u1/ctrl[0] u1/hvlen_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[10] - 
nets: {Tvlen[10] u1/hvlen_reg[10]/Q}, {CLK_I u1/hvlen_reg[10]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[10]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[10]/CLR}, {u1/ctrl[10] u1/hvlen_reg[10]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[11] - 
nets: {Tvlen[11] u1/hvlen_reg[11]/Q}, {CLK_I u1/hvlen_reg[11]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[11]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[11]/CLR}, {u1/ctrl[11] u1/hvlen_reg[11]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[12] - 
nets: {Tvlen[12] u1/hvlen_reg[12]/Q}, {CLK_I u1/hvlen_reg[12]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[12]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[12]/CLR}, {u1/ctrl[12] u1/hvlen_reg[12]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[13] - 
nets: {Tvlen[13] u1/hvlen_reg[13]/Q}, {CLK_I u1/hvlen_reg[13]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[13]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[13]/CLR}, {u1/ctrl[13] u1/hvlen_reg[13]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[14] - 
nets: {Tvlen[14] u1/hvlen_reg[14]/Q}, {CLK_I u1/hvlen_reg[14]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[14]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[14]/CLR}, {u1/ctrl[14] u1/hvlen_reg[14]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[15] - 
nets: {Tvlen[15] u1/hvlen_reg[15]/Q}, {CLK_I u1/hvlen_reg[15]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[15]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[15]/CLR}, {u1/ctrl[15] u1/hvlen_reg[15]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[16] - 
nets: {Thlen[0] u1/hvlen_reg[16]/Q}, {CLK_I u1/hvlen_reg[16]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[16]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[16]/CLR}, {u1/ctrl[16] u1/hvlen_reg[16]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[17] - 
nets: {Thlen[1] u1/hvlen_reg[17]/Q}, {CLK_I u1/hvlen_reg[17]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[17]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[17]/CLR}, {u1/ctrl[17] u1/hvlen_reg[17]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[18] - 
nets: {Thlen[2] u1/hvlen_reg[18]/Q}, {CLK_I u1/hvlen_reg[18]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[18]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[18]/CLR}, {u1/ctrl[18] u1/hvlen_reg[18]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[19] - 
nets: {Thlen[3] u1/hvlen_reg[19]/Q}, {CLK_I u1/hvlen_reg[19]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[19]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[19]/CLR}, {u1/ctrl[19] u1/hvlen_reg[19]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[1] - 
nets: {Tvlen[1] u1/hvlen_reg[1]/Q}, {CLK_I u1/hvlen_reg[1]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[1]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[1]/CLR}, {u1/ctrl[1] u1/hvlen_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[20] - 
nets: {Thlen[4] u1/hvlen_reg[20]/Q}, {CLK_I u1/hvlen_reg[20]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[20]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[20]/CLR}, {u1/ctrl[20] u1/hvlen_reg[20]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[21] - 
nets: {Thlen[5] u1/hvlen_reg[21]/Q}, {CLK_I u1/hvlen_reg[21]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[21]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[21]/CLR}, {u1/ctrl[21] u1/hvlen_reg[21]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[22] - 
nets: {Thlen[6] u1/hvlen_reg[22]/Q}, {CLK_I u1/hvlen_reg[22]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[22]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[22]/CLR}, {u1/ctrl[22] u1/hvlen_reg[22]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[23] - 
nets: {Thlen[7] u1/hvlen_reg[23]/Q}, {CLK_I u1/hvlen_reg[23]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[23]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[23]/CLR}, {u1/ctrl[23] u1/hvlen_reg[23]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[24] - 
nets: {Thlen[8] u1/hvlen_reg[24]/Q}, {CLK_I u1/hvlen_reg[24]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[24]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[24]/CLR}, {u1/ctrl[24] u1/hvlen_reg[24]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[25] - 
nets: {Thlen[9] u1/hvlen_reg[25]/Q}, {CLK_I u1/hvlen_reg[25]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[25]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[25]/CLR}, {u1/ctrl[25] u1/hvlen_reg[25]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[26] - 
nets: {Thlen[10] u1/hvlen_reg[26]/Q}, {CLK_I u1/hvlen_reg[26]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[26]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[26]/CLR}, {u1/ctrl[26] u1/hvlen_reg[26]/D}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[27] - 
nets: {Thlen[11] u1/hvlen_reg[27]/Q}, {CLK_I u1/hvlen_reg[27]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[27]/CE}, {ctrl[15]_i_2_n_0 u1/hvlen_reg[27]/CLR}, {u1/ctrl[27] u1/hvlen_reg[27]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[28] - 
nets: {Thlen[12] u1/hvlen_reg[28]/Q}, {CLK_I u1/hvlen_reg[28]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[28]/CE}, {ctrl[15]_i_2_n_0 u1/hvlen_reg[28]/CLR}, {u1/ctrl[28] u1/hvlen_reg[28]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[29] - 
nets: {Thlen[13] u1/hvlen_reg[29]/Q}, {CLK_I u1/hvlen_reg[29]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[29]/CE}, {ctrl[15]_i_2_n_0 u1/hvlen_reg[29]/CLR}, {u1/ctrl[29] u1/hvlen_reg[29]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[2] - 
nets: {Tvlen[2] u1/hvlen_reg[2]/Q}, {CLK_I u1/hvlen_reg[2]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[2]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[2]/CLR}, {u1/ctrl[2] u1/hvlen_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[30] - 
nets: {Thlen[14] u1/hvlen_reg[30]/Q}, {CLK_I u1/hvlen_reg[30]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[30]/CE}, {ctrl[15]_i_2_n_0 u1/hvlen_reg[30]/CLR}, {u1/ctrl[30] u1/hvlen_reg[30]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[31] - 
nets: {Thlen[15] u1/hvlen_reg[31]/Q}, {CLK_I u1/hvlen_reg[31]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[31]/CE}, {ctrl[15]_i_2_n_0 u1/hvlen_reg[31]/CLR}, {u1/ctrl[31] u1/hvlen_reg[31]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[3] - 
nets: {Tvlen[3] u1/hvlen_reg[3]/Q}, {CLK_I u1/hvlen_reg[3]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[3]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[3]/CLR}, {u1/ctrl[3] u1/hvlen_reg[3]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[4] - 
nets: {Tvlen[4] u1/hvlen_reg[4]/Q}, {CLK_I u1/hvlen_reg[4]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[4]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[4]/CLR}, {u1/ctrl[4] u1/hvlen_reg[4]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[5] - 
nets: {Tvlen[5] u1/hvlen_reg[5]/Q}, {CLK_I u1/hvlen_reg[5]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[5]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[5]/CLR}, {u1/ctrl[5] u1/hvlen_reg[5]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[6] - 
nets: {Tvlen[6] u1/hvlen_reg[6]/Q}, {CLK_I u1/hvlen_reg[6]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[6]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[6]/CLR}, {u1/ctrl[6] u1/hvlen_reg[6]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[7] - 
nets: {Tvlen[7] u1/hvlen_reg[7]/Q}, {CLK_I u1/hvlen_reg[7]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[7]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[7]/CLR}, {u1/ctrl[7] u1/hvlen_reg[7]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[8] - 
nets: {Tvlen[8] u1/hvlen_reg[8]/Q}, {CLK_I u1/hvlen_reg[8]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[8]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[8]/CLR}, {u1/ctrl[8] u1/hvlen_reg[8]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/hvlen_reg[9] - 
nets: {Tvlen[9] u1/hvlen_reg[9]/Q}, {CLK_I u1/hvlen_reg[9]/C}, {hvlen[31]_i_1_n_0 u1/hvlen_reg[9]/CE}, {WB_block.CYC_O_i_2_n_0 u1/hvlen_reg[9]/CLR}, {u1/ctrl[9] u1/hvlen_reg[9]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/stat_reg[0] - 
nets: {u1/stat_reg_n_0_[0] u1/stat_reg[0]/Q}, {CLK_I u1/stat_reg[0]/C}, {<const1> u1/stat_reg[0]/CE}, {ctrl[15]_i_2_n_0 u1/stat_reg[0]/CLR}, {stat[0]_i_1_n_0 u1/stat_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/stat_reg[16] - 
nets: {u1/stat_reg_n_0_[16] u1/stat_reg[16]/Q}, {CLK_I u1/stat_reg[16]/C}, {<const1> u1/stat_reg[16]/CE}, {WB_block.CYC_O_i_2_n_0 u1/stat_reg[16]/CLR}, {u1/p_1_in[16] u1/stat_reg[16]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/stat_reg[17] - 
nets: {u1/stat_reg_n_0_[17] u1/stat_reg[17]/Q}, {CLK_I u1/stat_reg[17]/C}, {<const1> u1/stat_reg[17]/CE}, {WB_block.CYC_O_i_2_n_0 u1/stat_reg[17]/CLR}, {u1/p_1_in[17] u1/stat_reg[17]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/stat_reg[1] - 
nets: {u1/LUINT u1/stat_reg[1]/Q}, {CLK_I u1/stat_reg[1]/C}, {<const1> u1/stat_reg[1]/CE}, {ctrl[15]_i_2_n_0 u1/stat_reg[1]/CLR}, {stat[1]_i_1_n_0 u1/stat_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/stat_reg[4] - 
nets: {u1/VINT u1/stat_reg[4]/Q}, {CLK_I u1/stat_reg[4]/C}, {<const1> u1/stat_reg[4]/CE}, {ctrl[15]_i_2_n_0 u1/stat_reg[4]/CLR}, {stat[4]_i_1_n_0 u1/stat_reg[4]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/stat_reg[5] - 
nets: {u1/HINT u1/stat_reg[5]/Q}, {CLK_I u1/stat_reg[5]/C}, {<const1> u1/stat_reg[5]/CE}, {ctrl[15]_i_2_n_0 u1/stat_reg[5]/CLR}, {stat[5]_i_1_n_0 u1/stat_reg[5]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/stat_reg[6] - 
nets: {u1/BSINT u1/stat_reg[6]/Q}, {CLK_I u1/stat_reg[6]/C}, {<const1> u1/stat_reg[6]/CE}, {ctrl[15]_i_2_n_0 u1/stat_reg[6]/CLR}, {stat[6]_i_1_n_0 u1/stat_reg[6]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[0] - 
nets: {Tvgate[0] u1/vtim_reg[0]/Q}, {CLK_I u1/vtim_reg[0]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[0]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[0]/CLR}, {u1/ctrl[0] u1/vtim_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[10] - 
nets: {Tvgate[10] u1/vtim_reg[10]/Q}, {CLK_I u1/vtim_reg[10]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[10]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[10]/CLR}, {u1/ctrl[10] u1/vtim_reg[10]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[11] - 
nets: {Tvgate[11] u1/vtim_reg[11]/Q}, {CLK_I u1/vtim_reg[11]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[11]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[11]/CLR}, {u1/ctrl[11] u1/vtim_reg[11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[12] - 
nets: {Tvgate[12] u1/vtim_reg[12]/Q}, {CLK_I u1/vtim_reg[12]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[12]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[12]/CLR}, {u1/ctrl[12] u1/vtim_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[13] - 
nets: {Tvgate[13] u1/vtim_reg[13]/Q}, {CLK_I u1/vtim_reg[13]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[13]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[13]/CLR}, {u1/ctrl[13] u1/vtim_reg[13]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[14] - 
nets: {Tvgate[14] u1/vtim_reg[14]/Q}, {CLK_I u1/vtim_reg[14]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[14]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[14]/CLR}, {u1/ctrl[14] u1/vtim_reg[14]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[15] - 
nets: {Tvgate[15] u1/vtim_reg[15]/Q}, {CLK_I u1/vtim_reg[15]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[15]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[15]/CLR}, {u1/ctrl[15] u1/vtim_reg[15]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[16] - 
nets: {Tvgdel[0] u1/vtim_reg[16]/Q}, {CLK_I u1/vtim_reg[16]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[16]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[16]/CLR}, {u1/ctrl[16] u1/vtim_reg[16]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[17] - 
nets: {Tvgdel[1] u1/vtim_reg[17]/Q}, {CLK_I u1/vtim_reg[17]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[17]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[17]/CLR}, {u1/ctrl[17] u1/vtim_reg[17]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[18] - 
nets: {Tvgdel[2] u1/vtim_reg[18]/Q}, {CLK_I u1/vtim_reg[18]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[18]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[18]/CLR}, {u1/ctrl[18] u1/vtim_reg[18]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[19] - 
nets: {Tvgdel[3] u1/vtim_reg[19]/Q}, {CLK_I u1/vtim_reg[19]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[19]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[19]/CLR}, {u1/ctrl[19] u1/vtim_reg[19]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[1] - 
nets: {Tvgate[1] u1/vtim_reg[1]/Q}, {CLK_I u1/vtim_reg[1]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[1]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[1]/CLR}, {u1/ctrl[1] u1/vtim_reg[1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[20] - 
nets: {Tvgdel[4] u1/vtim_reg[20]/Q}, {CLK_I u1/vtim_reg[20]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[20]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[20]/CLR}, {u1/ctrl[20] u1/vtim_reg[20]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[21] - 
nets: {Tvgdel[5] u1/vtim_reg[21]/Q}, {CLK_I u1/vtim_reg[21]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[21]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[21]/CLR}, {u1/ctrl[21] u1/vtim_reg[21]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[22] - 
nets: {Tvgdel[6] u1/vtim_reg[22]/Q}, {CLK_I u1/vtim_reg[22]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[22]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[22]/CLR}, {u1/ctrl[22] u1/vtim_reg[22]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[23] - 
nets: {Tvgdel[7] u1/vtim_reg[23]/Q}, {CLK_I u1/vtim_reg[23]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[23]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[23]/CLR}, {u1/ctrl[23] u1/vtim_reg[23]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[24] - 
nets: {Tvsync[0] u1/vtim_reg[24]/Q}, {CLK_I u1/vtim_reg[24]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[24]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[24]/CLR}, {u1/ctrl[24] u1/vtim_reg[24]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[25] - 
nets: {Tvsync[1] u1/vtim_reg[25]/Q}, {CLK_I u1/vtim_reg[25]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[25]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[25]/CLR}, {u1/ctrl[25] u1/vtim_reg[25]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[26] - 
nets: {Tvsync[2] u1/vtim_reg[26]/Q}, {CLK_I u1/vtim_reg[26]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[26]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[26]/CLR}, {u1/ctrl[26] u1/vtim_reg[26]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[27] - 
nets: {Tvsync[3] u1/vtim_reg[27]/Q}, {CLK_I u1/vtim_reg[27]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[27]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[27]/CLR}, {u1/ctrl[27] u1/vtim_reg[27]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[28] - 
nets: {Tvsync[4] u1/vtim_reg[28]/Q}, {CLK_I u1/vtim_reg[28]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[28]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[28]/CLR}, {u1/ctrl[28] u1/vtim_reg[28]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[29] - 
nets: {Tvsync[5] u1/vtim_reg[29]/Q}, {CLK_I u1/vtim_reg[29]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[29]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[29]/CLR}, {u1/ctrl[29] u1/vtim_reg[29]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[2] - 
nets: {Tvgate[2] u1/vtim_reg[2]/Q}, {CLK_I u1/vtim_reg[2]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[2]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[2]/CLR}, {u1/ctrl[2] u1/vtim_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[30] - 
nets: {Tvsync[6] u1/vtim_reg[30]/Q}, {CLK_I u1/vtim_reg[30]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[30]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[30]/CLR}, {u1/ctrl[30] u1/vtim_reg[30]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[31] - 
nets: {Tvsync[7] u1/vtim_reg[31]/Q}, {CLK_I u1/vtim_reg[31]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[31]/CE}, {WB_block.CYC_O_i_2_n_0 u1/vtim_reg[31]/CLR}, {u1/ctrl[31] u1/vtim_reg[31]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[3] - 
nets: {Tvgate[3] u1/vtim_reg[3]/Q}, {CLK_I u1/vtim_reg[3]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[3]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[3]/CLR}, {u1/ctrl[3] u1/vtim_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[4] - 
nets: {Tvgate[4] u1/vtim_reg[4]/Q}, {CLK_I u1/vtim_reg[4]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[4]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[4]/CLR}, {u1/ctrl[4] u1/vtim_reg[4]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[5] - 
nets: {Tvgate[5] u1/vtim_reg[5]/Q}, {CLK_I u1/vtim_reg[5]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[5]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[5]/CLR}, {u1/ctrl[5] u1/vtim_reg[5]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[6] - 
nets: {Tvgate[6] u1/vtim_reg[6]/Q}, {CLK_I u1/vtim_reg[6]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[6]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[6]/CLR}, {u1/ctrl[6] u1/vtim_reg[6]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[7] - 
nets: {Tvgate[7] u1/vtim_reg[7]/Q}, {CLK_I u1/vtim_reg[7]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[7]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[7]/CLR}, {u1/ctrl[7] u1/vtim_reg[7]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[8] - 
nets: {Tvgate[8] u1/vtim_reg[8]/Q}, {CLK_I u1/vtim_reg[8]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[8]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[8]/CLR}, {u1/ctrl[8] u1/vtim_reg[8]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/vtim_reg[9] - 
nets: {Tvgate[9] u1/vtim_reg[9]/Q}, {CLK_I u1/vtim_reg[9]/C}, {vtim[31]_i_1_n_0 u1/vtim_reg[9]/CE}, {ctrl[15]_i_2_n_0 u1/vtim_reg[9]/CLR}, {u1/ctrl[9] u1/vtim_reg[9]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u2/ImDone0_carry - 
nets: {u2/ImDone0_carry_n_0 u2/ImDone0_carry/CO[3]}, { u2/ImDone0_carry/CO[2]}, { u2/ImDone0_carry/CO[1]}, { u2/ImDone0_carry/CO[0]}, {u2/ImDone0__29[4] u2/ImDone0_carry/O[3]}, {u2/ImDone0__29[3] u2/ImDone0_carry/O[2]}, {u2/ImDone0__29[2] u2/ImDone0_carry/O[1]}, {u2/ImDone0__29[1] u2/ImDone0_carry/O[0]}, {<const0> u2/ImDone0_carry/CI}, {u2/hgate_cnt[0] u2/ImDone0_carry/CYINIT}, {u2/hgate_cnt[4] u2/ImDone0_carry/DI[3]}, {u2/hgate_cnt[3] u2/ImDone0_carry/DI[2]}, {u2/hgate_cnt[2] u2/ImDone0_carry/DI[1]}, {u2/hgate_cnt[1] u2/ImDone0_carry/DI[0]}, {ImDone0_carry_i_1_n_0 u2/ImDone0_carry/S[3]}, {ImDone0_carry_i_2_n_0 u2/ImDone0_carry/S[2]}, {ImDone0_carry_i_3_n_0 u2/ImDone0_carry/S[1]}, {ImDone0_carry_i_4_n_0 u2/ImDone0_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X61Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u2/ImDone0_carry__0 - 
nets: {u2/ImDone0_carry__0_n_0 u2/ImDone0_carry__0/CO[3]}, { u2/ImDone0_carry__0/CO[2]}, { u2/ImDone0_carry__0/CO[1]}, { u2/ImDone0_carry__0/CO[0]}, {u2/ImDone0__29[8] u2/ImDone0_carry__0/O[3]}, {u2/ImDone0__29[7] u2/ImDone0_carry__0/O[2]}, {u2/ImDone0__29[6] u2/ImDone0_carry__0/O[1]}, {u2/ImDone0__29[5] u2/ImDone0_carry__0/O[0]}, {u2/ImDone0_carry_n_0 u2/ImDone0_carry__0/CI}, {<const0> u2/ImDone0_carry__0/CYINIT}, {u2/hgate_cnt[8] u2/ImDone0_carry__0/DI[3]}, {u2/hgate_cnt[7] u2/ImDone0_carry__0/DI[2]}, {u2/hgate_cnt[6] u2/ImDone0_carry__0/DI[1]}, {u2/hgate_cnt[5] u2/ImDone0_carry__0/DI[0]}, {ImDone0_carry__0_i_1_n_0 u2/ImDone0_carry__0/S[3]}, {ImDone0_carry__0_i_2_n_0 u2/ImDone0_carry__0/S[2]}, {ImDone0_carry__0_i_3_n_0 u2/ImDone0_carry__0/S[1]}, {ImDone0_carry__0_i_4_n_0 u2/ImDone0_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X61Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u2/ImDone0_carry__1 - 
nets: {u2/ImDone0_carry__1_n_0 u2/ImDone0_carry__1/CO[3]}, { u2/ImDone0_carry__1/CO[2]}, { u2/ImDone0_carry__1/CO[1]}, { u2/ImDone0_carry__1/CO[0]}, {u2/ImDone0__29[12] u2/ImDone0_carry__1/O[3]}, {u2/ImDone0__29[11] u2/ImDone0_carry__1/O[2]}, {u2/ImDone0__29[10] u2/ImDone0_carry__1/O[1]}, {u2/ImDone0__29[9] u2/ImDone0_carry__1/O[0]}, {u2/ImDone0_carry__0_n_0 u2/ImDone0_carry__1/CI}, {<const0> u2/ImDone0_carry__1/CYINIT}, {u2/hgate_cnt[12] u2/ImDone0_carry__1/DI[3]}, {u2/hgate_cnt[11] u2/ImDone0_carry__1/DI[2]}, {u2/hgate_cnt[10] u2/ImDone0_carry__1/DI[1]}, {u2/hgate_cnt[9] u2/ImDone0_carry__1/DI[0]}, {ImDone0_carry__1_i_1_n_0 u2/ImDone0_carry__1/S[3]}, {ImDone0_carry__1_i_2_n_0 u2/ImDone0_carry__1/S[2]}, {ImDone0_carry__1_i_3_n_0 u2/ImDone0_carry__1/S[1]}, {ImDone0_carry__1_i_4_n_0 u2/ImDone0_carry__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X61Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u2/ImDone0_carry__2 - 
nets: {u2/ImDone0_carry__2_n_0 u2/ImDone0_carry__2/CO[3]}, { u2/ImDone0_carry__2/CO[2]}, { u2/ImDone0_carry__2/CO[1]}, { u2/ImDone0_carry__2/CO[0]}, { u2/ImDone0_carry__2/O[3]}, {u2/ImDone0__29[15] u2/ImDone0_carry__2/O[2]}, {u2/ImDone0__29[14] u2/ImDone0_carry__2/O[1]}, {u2/ImDone0__29[13] u2/ImDone0_carry__2/O[0]}, {u2/ImDone0_carry__1_n_0 u2/ImDone0_carry__2/CI}, {<const0> u2/ImDone0_carry__2/CYINIT}, {<const0> u2/ImDone0_carry__2/DI[3]}, {u2/hgate_cnt[15] u2/ImDone0_carry__2/DI[2]}, {u2/hgate_cnt[14] u2/ImDone0_carry__2/DI[1]}, {u2/hgate_cnt[13] u2/ImDone0_carry__2/DI[0]}, {<const1> u2/ImDone0_carry__2/S[3]}, {ImDone0_carry__2_i_1_n_0 u2/ImDone0_carry__2/S[2]}, {ImDone0_carry__2_i_2_n_0 u2/ImDone0_carry__2/S[1]}, {ImDone0_carry__2_i_3_n_0 u2/ImDone0_carry__2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X61Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u2/ImDone0_inferred__0_carry - 
nets: {u2/ImDone0_inferred__0_carry_n_0 u2/ImDone0_inferred__0_carry/CO[3]}, { u2/ImDone0_inferred__0_carry/CO[2]}, { u2/ImDone0_inferred__0_carry/CO[1]}, { u2/ImDone0_inferred__0_carry/CO[0]}, {u2/ImDone0__30[4] u2/ImDone0_inferred__0_carry/O[3]}, {u2/ImDone0__30[3] u2/ImDone0_inferred__0_carry/O[2]}, {u2/ImDone0__30[2] u2/ImDone0_inferred__0_carry/O[1]}, {u2/ImDone0__30[1] u2/ImDone0_inferred__0_carry/O[0]}, {<const0> u2/ImDone0_inferred__0_carry/CI}, {u2/vgate_cnt[0] u2/ImDone0_inferred__0_carry/CYINIT}, {u2/vgate_cnt[4] u2/ImDone0_inferred__0_carry/DI[3]}, {u2/vgate_cnt[3] u2/ImDone0_inferred__0_carry/DI[2]}, {u2/vgate_cnt[2] u2/ImDone0_inferred__0_carry/DI[1]}, {u2/vgate_cnt[1] u2/ImDone0_inferred__0_carry/DI[0]}, {ImDone0_inferred__0_carry_i_1_n_0 u2/ImDone0_inferred__0_carry/S[3]}, {ImDone0_inferred__0_carry_i_2_n_0 u2/ImDone0_inferred__0_carry/S[2]}, {ImDone0_inferred__0_carry_i_3_n_0 u2/ImDone0_inferred__0_carry/S[1]}, {ImDone0_inferred__0_carry_i_4_n_0 u2/ImDone0_inferred__0_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X64Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u2/ImDone0_inferred__0_carry__0 - 
nets: {u2/ImDone0_inferred__0_carry__0_n_0 u2/ImDone0_inferred__0_carry__0/CO[3]}, { u2/ImDone0_inferred__0_carry__0/CO[2]}, { u2/ImDone0_inferred__0_carry__0/CO[1]}, { u2/ImDone0_inferred__0_carry__0/CO[0]}, {u2/ImDone0__30[8] u2/ImDone0_inferred__0_carry__0/O[3]}, {u2/ImDone0__30[7] u2/ImDone0_inferred__0_carry__0/O[2]}, {u2/ImDone0__30[6] u2/ImDone0_inferred__0_carry__0/O[1]}, {u2/ImDone0__30[5] u2/ImDone0_inferred__0_carry__0/O[0]}, {u2/ImDone0_inferred__0_carry_n_0 u2/ImDone0_inferred__0_carry__0/CI}, {<const0> u2/ImDone0_inferred__0_carry__0/CYINIT}, {u2/vgate_cnt[8] u2/ImDone0_inferred__0_carry__0/DI[3]}, {u2/vgate_cnt[7] u2/ImDone0_inferred__0_carry__0/DI[2]}, {u2/vgate_cnt[6] u2/ImDone0_inferred__0_carry__0/DI[1]}, {u2/vgate_cnt[5] u2/ImDone0_inferred__0_carry__0/DI[0]}, {ImDone0_inferred__0_carry__0_i_1_n_0 u2/ImDone0_inferred__0_carry__0/S[3]}, {ImDone0_inferred__0_carry__0_i_2_n_0 u2/ImDone0_inferred__0_carry__0/S[2]}, {ImDone0_inferred__0_carry__0_i_3_n_0 u2/ImDone0_inferred__0_carry__0/S[1]}, {ImDone0_inferred__0_carry__0_i_4_n_0 u2/ImDone0_inferred__0_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u2/ImDone0_inferred__0_carry__1 - 
nets: {u2/ImDone0_inferred__0_carry__1_n_0 u2/ImDone0_inferred__0_carry__1/CO[3]}, { u2/ImDone0_inferred__0_carry__1/CO[2]}, { u2/ImDone0_inferred__0_carry__1/CO[1]}, { u2/ImDone0_inferred__0_carry__1/CO[0]}, {u2/ImDone0__30[12] u2/ImDone0_inferred__0_carry__1/O[3]}, {u2/ImDone0__30[11] u2/ImDone0_inferred__0_carry__1/O[2]}, {u2/ImDone0__30[10] u2/ImDone0_inferred__0_carry__1/O[1]}, {u2/ImDone0__30[9] u2/ImDone0_inferred__0_carry__1/O[0]}, {u2/ImDone0_inferred__0_carry__0_n_0 u2/ImDone0_inferred__0_carry__1/CI}, {<const0> u2/ImDone0_inferred__0_carry__1/CYINIT}, {u2/vgate_cnt[12] u2/ImDone0_inferred__0_carry__1/DI[3]}, {u2/vgate_cnt[11] u2/ImDone0_inferred__0_carry__1/DI[2]}, {u2/vgate_cnt[10] u2/ImDone0_inferred__0_carry__1/DI[1]}, {u2/vgate_cnt[9] u2/ImDone0_inferred__0_carry__1/DI[0]}, {ImDone0_inferred__0_carry__1_i_1_n_0 u2/ImDone0_inferred__0_carry__1/S[3]}, {ImDone0_inferred__0_carry__1_i_2_n_0 u2/ImDone0_inferred__0_carry__1/S[2]}, {ImDone0_inferred__0_carry__1_i_3_n_0 u2/ImDone0_inferred__0_carry__1/S[1]}, {ImDone0_inferred__0_carry__1_i_4_n_0 u2/ImDone0_inferred__0_carry__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X64Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u2/ImDone0_inferred__0_carry__2 - 
nets: {u2/ImDone0_inferred__0_carry__2_n_0 u2/ImDone0_inferred__0_carry__2/CO[3]}, { u2/ImDone0_inferred__0_carry__2/CO[2]}, { u2/ImDone0_inferred__0_carry__2/CO[1]}, { u2/ImDone0_inferred__0_carry__2/CO[0]}, { u2/ImDone0_inferred__0_carry__2/O[3]}, {u2/ImDone0__30[15] u2/ImDone0_inferred__0_carry__2/O[2]}, {u2/ImDone0__30[14] u2/ImDone0_inferred__0_carry__2/O[1]}, {u2/ImDone0__30[13] u2/ImDone0_inferred__0_carry__2/O[0]}, {u2/ImDone0_inferred__0_carry__1_n_0 u2/ImDone0_inferred__0_carry__2/CI}, {<const0> u2/ImDone0_inferred__0_carry__2/CYINIT}, {<const0> u2/ImDone0_inferred__0_carry__2/DI[3]}, {u2/vgate_cnt[15] u2/ImDone0_inferred__0_carry__2/DI[2]}, {u2/vgate_cnt[14] u2/ImDone0_inferred__0_carry__2/DI[1]}, {u2/vgate_cnt[13] u2/ImDone0_inferred__0_carry__2/DI[0]}, {<const1> u2/ImDone0_inferred__0_carry__2/S[3]}, {ImDone0_inferred__0_carry__2_i_1_n_0 u2/ImDone0_inferred__0_carry__2/S[2]}, {ImDone0_inferred__0_carry__2_i_2_n_0 u2/ImDone0_inferred__0_carry__2/S[1]}, {ImDone0_inferred__0_carry__2_i_3_n_0 u2/ImDone0_inferred__0_carry__2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u2/RGB_buf/Q_reg[0] - 
nets: {line_fifo_d[0] u2/RGB_buf/Q_reg[0]/Q}, {CLK_I u2/RGB_buf/Q_reg[0]/C}, {<const1> u2/RGB_buf/Q_reg[0]/CE}, {p_0_out__0[0] u2/RGB_buf/Q_reg[0]/D}, {<const0> u2/RGB_buf/Q_reg[0]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[10] - 
nets: {line_fifo_d[10] u2/RGB_buf/Q_reg[10]/Q}, {CLK_I u2/RGB_buf/Q_reg[10]/C}, {<const1> u2/RGB_buf/Q_reg[10]/CE}, {p_0_out__0[10] u2/RGB_buf/Q_reg[10]/D}, {<const0> u2/RGB_buf/Q_reg[10]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[11] - 
nets: {line_fifo_d[11] u2/RGB_buf/Q_reg[11]/Q}, {CLK_I u2/RGB_buf/Q_reg[11]/C}, {<const1> u2/RGB_buf/Q_reg[11]/CE}, {p_0_out__0[11] u2/RGB_buf/Q_reg[11]/D}, {<const0> u2/RGB_buf/Q_reg[11]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[12] - 
nets: {line_fifo_d[12] u2/RGB_buf/Q_reg[12]/Q}, {CLK_I u2/RGB_buf/Q_reg[12]/C}, {<const1> u2/RGB_buf/Q_reg[12]/CE}, {p_0_out__0[12] u2/RGB_buf/Q_reg[12]/D}, {<const0> u2/RGB_buf/Q_reg[12]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[13] - 
nets: {line_fifo_d[13] u2/RGB_buf/Q_reg[13]/Q}, {CLK_I u2/RGB_buf/Q_reg[13]/C}, {<const1> u2/RGB_buf/Q_reg[13]/CE}, {p_0_out__0[13] u2/RGB_buf/Q_reg[13]/D}, {<const0> u2/RGB_buf/Q_reg[13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[14] - 
nets: {line_fifo_d[14] u2/RGB_buf/Q_reg[14]/Q}, {CLK_I u2/RGB_buf/Q_reg[14]/C}, {<const1> u2/RGB_buf/Q_reg[14]/CE}, {p_0_out__0[14] u2/RGB_buf/Q_reg[14]/D}, {<const0> u2/RGB_buf/Q_reg[14]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[15] - 
nets: {line_fifo_d[15] u2/RGB_buf/Q_reg[15]/Q}, {CLK_I u2/RGB_buf/Q_reg[15]/C}, {<const1> u2/RGB_buf/Q_reg[15]/CE}, {p_0_out__0[15] u2/RGB_buf/Q_reg[15]/D}, {<const0> u2/RGB_buf/Q_reg[15]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[16] - 
nets: {line_fifo_d[16] u2/RGB_buf/Q_reg[16]/Q}, {CLK_I u2/RGB_buf/Q_reg[16]/C}, {<const1> u2/RGB_buf/Q_reg[16]/CE}, {p_0_out__0[16] u2/RGB_buf/Q_reg[16]/D}, {<const0> u2/RGB_buf/Q_reg[16]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[17] - 
nets: {line_fifo_d[17] u2/RGB_buf/Q_reg[17]/Q}, {CLK_I u2/RGB_buf/Q_reg[17]/C}, {<const1> u2/RGB_buf/Q_reg[17]/CE}, {p_0_out__0[17] u2/RGB_buf/Q_reg[17]/D}, {<const0> u2/RGB_buf/Q_reg[17]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[18] - 
nets: {line_fifo_d[18] u2/RGB_buf/Q_reg[18]/Q}, {CLK_I u2/RGB_buf/Q_reg[18]/C}, {<const1> u2/RGB_buf/Q_reg[18]/CE}, {p_0_out__0[18] u2/RGB_buf/Q_reg[18]/D}, {<const0> u2/RGB_buf/Q_reg[18]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[19] - 
nets: {line_fifo_d[19] u2/RGB_buf/Q_reg[19]/Q}, {CLK_I u2/RGB_buf/Q_reg[19]/C}, {<const1> u2/RGB_buf/Q_reg[19]/CE}, {p_0_out__0[19] u2/RGB_buf/Q_reg[19]/D}, {<const0> u2/RGB_buf/Q_reg[19]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[1] - 
nets: {line_fifo_d[1] u2/RGB_buf/Q_reg[1]/Q}, {CLK_I u2/RGB_buf/Q_reg[1]/C}, {<const1> u2/RGB_buf/Q_reg[1]/CE}, {p_0_out__0[1] u2/RGB_buf/Q_reg[1]/D}, {<const0> u2/RGB_buf/Q_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[20] - 
nets: {line_fifo_d[20] u2/RGB_buf/Q_reg[20]/Q}, {CLK_I u2/RGB_buf/Q_reg[20]/C}, {<const1> u2/RGB_buf/Q_reg[20]/CE}, {p_0_out__0[20] u2/RGB_buf/Q_reg[20]/D}, {<const0> u2/RGB_buf/Q_reg[20]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[21] - 
nets: {line_fifo_d[21] u2/RGB_buf/Q_reg[21]/Q}, {CLK_I u2/RGB_buf/Q_reg[21]/C}, {<const1> u2/RGB_buf/Q_reg[21]/CE}, {p_0_out__0[21] u2/RGB_buf/Q_reg[21]/D}, {<const0> u2/RGB_buf/Q_reg[21]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[22] - 
nets: {line_fifo_d[22] u2/RGB_buf/Q_reg[22]/Q}, {CLK_I u2/RGB_buf/Q_reg[22]/C}, {<const1> u2/RGB_buf/Q_reg[22]/CE}, {p_0_out__0[22] u2/RGB_buf/Q_reg[22]/D}, {<const0> u2/RGB_buf/Q_reg[22]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[23] - 
nets: {line_fifo_d[23] u2/RGB_buf/Q_reg[23]/Q}, {CLK_I u2/RGB_buf/Q_reg[23]/C}, {<const1> u2/RGB_buf/Q_reg[23]/CE}, {p_0_out__0[23] u2/RGB_buf/Q_reg[23]/D}, {<const0> u2/RGB_buf/Q_reg[23]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[2] - 
nets: {line_fifo_d[2] u2/RGB_buf/Q_reg[2]/Q}, {CLK_I u2/RGB_buf/Q_reg[2]/C}, {<const1> u2/RGB_buf/Q_reg[2]/CE}, {p_0_out__0[2] u2/RGB_buf/Q_reg[2]/D}, {<const0> u2/RGB_buf/Q_reg[2]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[3] - 
nets: {line_fifo_d[3] u2/RGB_buf/Q_reg[3]/Q}, {CLK_I u2/RGB_buf/Q_reg[3]/C}, {<const1> u2/RGB_buf/Q_reg[3]/CE}, {p_0_out__0[3] u2/RGB_buf/Q_reg[3]/D}, {<const0> u2/RGB_buf/Q_reg[3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[4] - 
nets: {line_fifo_d[4] u2/RGB_buf/Q_reg[4]/Q}, {CLK_I u2/RGB_buf/Q_reg[4]/C}, {<const1> u2/RGB_buf/Q_reg[4]/CE}, {p_0_out__0[4] u2/RGB_buf/Q_reg[4]/D}, {<const0> u2/RGB_buf/Q_reg[4]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[5] - 
nets: {line_fifo_d[5] u2/RGB_buf/Q_reg[5]/Q}, {CLK_I u2/RGB_buf/Q_reg[5]/C}, {<const1> u2/RGB_buf/Q_reg[5]/CE}, {p_0_out__0[5] u2/RGB_buf/Q_reg[5]/D}, {<const0> u2/RGB_buf/Q_reg[5]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[6] - 
nets: {line_fifo_d[6] u2/RGB_buf/Q_reg[6]/Q}, {CLK_I u2/RGB_buf/Q_reg[6]/C}, {<const1> u2/RGB_buf/Q_reg[6]/CE}, {p_0_out__0[6] u2/RGB_buf/Q_reg[6]/D}, {<const0> u2/RGB_buf/Q_reg[6]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[7] - 
nets: {line_fifo_d[7] u2/RGB_buf/Q_reg[7]/Q}, {CLK_I u2/RGB_buf/Q_reg[7]/C}, {<const1> u2/RGB_buf/Q_reg[7]/CE}, {p_0_out__0[7] u2/RGB_buf/Q_reg[7]/D}, {<const0> u2/RGB_buf/Q_reg[7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[8] - 
nets: {line_fifo_d[8] u2/RGB_buf/Q_reg[8]/Q}, {CLK_I u2/RGB_buf/Q_reg[8]/C}, {<const1> u2/RGB_buf/Q_reg[8]/CE}, {p_0_out__0[8] u2/RGB_buf/Q_reg[8]/D}, {<const0> u2/RGB_buf/Q_reg[8]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/Q_reg[9] - 
nets: {line_fifo_d[9] u2/RGB_buf/Q_reg[9]/Q}, {CLK_I u2/RGB_buf/Q_reg[9]/C}, {<const1> u2/RGB_buf/Q_reg[9]/CE}, {p_0_out__0[9] u2/RGB_buf/Q_reg[9]/D}, {<const0> u2/RGB_buf/Q_reg[9]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/fifo_cnt_reg[0] - 
nets: {u2/RGB_buf/fifo_cnt_reg_n_0_[0] u2/RGB_buf/fifo_cnt_reg[0]/Q}, {CLK_I u2/RGB_buf/fifo_cnt_reg[0]/C}, {<const1> u2/RGB_buf/fifo_cnt_reg[0]/CE}, {fifo_cnt[0]_i_1__0_n_0 u2/RGB_buf/fifo_cnt_reg[0]/D}, {<const0> u2/RGB_buf/fifo_cnt_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/fifo_cnt_reg[1] - 
nets: {u2/RGB_buf/fifo_cnt_reg_n_0_[1] u2/RGB_buf/fifo_cnt_reg[1]/Q}, {CLK_I u2/RGB_buf/fifo_cnt_reg[1]/C}, {<const1> u2/RGB_buf/fifo_cnt_reg[1]/CE}, {fifo_cnt[1]_i_1_n_0 u2/RGB_buf/fifo_cnt_reg[1]/D}, {<const0> u2/RGB_buf/fifo_cnt_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/fifo_cnt_reg[2] - 
nets: {u2/RGB_buf/fifo_cnt_reg_n_0_[2] u2/RGB_buf/fifo_cnt_reg[2]/Q}, {CLK_I u2/RGB_buf/fifo_cnt_reg[2]/C}, {<const1> u2/RGB_buf/fifo_cnt_reg[2]/CE}, {fifo_cnt[2]_i_1_n_0 u2/RGB_buf/fifo_cnt_reg[2]/D}, {<const0> u2/RGB_buf/fifo_cnt_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/fifo_cnt_reg[3] - 
nets: {u2/RGB_buf/fifo_cnt_reg_n_0_[3] u2/RGB_buf/fifo_cnt_reg[3]/Q}, {CLK_I u2/RGB_buf/fifo_cnt_reg[3]/C}, {<const1> u2/RGB_buf/fifo_cnt_reg[3]/CE}, {fifo_cnt[3]_i_1_n_0 u2/RGB_buf/fifo_cnt_reg[3]/D}, {<const0> u2/RGB_buf/fifo_cnt_reg[3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/mem_reg_0_7_0_5/RAMA - 
nets: {u2/RGB_buf/mem_reg_0_7_0_5/DOA0 u2/RGB_buf/mem_reg_0_7_0_5/RAMA/O}, {u2/RGB_buf/mem_reg_0_7_0_5/WCLK u2/RGB_buf/mem_reg_0_7_0_5/RAMA/CLK}, {u2/RGB_buf/mem_reg_0_7_0_5/DIA0 u2/RGB_buf/mem_reg_0_7_0_5/RAMA/I}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRA0 u2/RGB_buf/mem_reg_0_7_0_5/RAMA/RADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRA1 u2/RGB_buf/mem_reg_0_7_0_5/RAMA/RADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRA2 u2/RGB_buf/mem_reg_0_7_0_5/RAMA/RADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRA3 u2/RGB_buf/mem_reg_0_7_0_5/RAMA/RADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRA4 u2/RGB_buf/mem_reg_0_7_0_5/RAMA/RADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD0 u2/RGB_buf/mem_reg_0_7_0_5/RAMA/WADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD1 u2/RGB_buf/mem_reg_0_7_0_5/RAMA/WADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD2 u2/RGB_buf/mem_reg_0_7_0_5/RAMA/WADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD3 u2/RGB_buf/mem_reg_0_7_0_5/RAMA/WADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD4 u2/RGB_buf/mem_reg_0_7_0_5/RAMA/WADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/WE u2/RGB_buf/mem_reg_0_7_0_5/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_0_5/DOA1 u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/O}, {u2/RGB_buf/mem_reg_0_7_0_5/WCLK u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_0_5/DIA1 u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/I}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRA0 u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/RADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRA1 u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/RADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRA2 u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/RADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRA3 u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/RADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRA4 u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/RADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD0 u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/WADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD1 u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/WADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD2 u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/WADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD3 u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/WADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD4 u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/WADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/WE u2/RGB_buf/mem_reg_0_7_0_5/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_0_5/RAMB - 
nets: {u2/RGB_buf/mem_reg_0_7_0_5/DOB0 u2/RGB_buf/mem_reg_0_7_0_5/RAMB/O}, {u2/RGB_buf/mem_reg_0_7_0_5/WCLK u2/RGB_buf/mem_reg_0_7_0_5/RAMB/CLK}, {u2/RGB_buf/mem_reg_0_7_0_5/DIB0 u2/RGB_buf/mem_reg_0_7_0_5/RAMB/I}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRB0 u2/RGB_buf/mem_reg_0_7_0_5/RAMB/RADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRB1 u2/RGB_buf/mem_reg_0_7_0_5/RAMB/RADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRB2 u2/RGB_buf/mem_reg_0_7_0_5/RAMB/RADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRB3 u2/RGB_buf/mem_reg_0_7_0_5/RAMB/RADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRB4 u2/RGB_buf/mem_reg_0_7_0_5/RAMB/RADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD0 u2/RGB_buf/mem_reg_0_7_0_5/RAMB/WADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD1 u2/RGB_buf/mem_reg_0_7_0_5/RAMB/WADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD2 u2/RGB_buf/mem_reg_0_7_0_5/RAMB/WADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD3 u2/RGB_buf/mem_reg_0_7_0_5/RAMB/WADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD4 u2/RGB_buf/mem_reg_0_7_0_5/RAMB/WADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/WE u2/RGB_buf/mem_reg_0_7_0_5/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_0_5/DOB1 u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/O}, {u2/RGB_buf/mem_reg_0_7_0_5/WCLK u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_0_5/DIB1 u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/I}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRB0 u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/RADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRB1 u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/RADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRB2 u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/RADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRB3 u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/RADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRB4 u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/RADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD0 u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/WADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD1 u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/WADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD2 u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/WADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD3 u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/WADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD4 u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/WADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/WE u2/RGB_buf/mem_reg_0_7_0_5/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_0_5/RAMC - 
nets: {u2/RGB_buf/mem_reg_0_7_0_5/DOC0 u2/RGB_buf/mem_reg_0_7_0_5/RAMC/O}, {u2/RGB_buf/mem_reg_0_7_0_5/WCLK u2/RGB_buf/mem_reg_0_7_0_5/RAMC/CLK}, {u2/RGB_buf/mem_reg_0_7_0_5/DIC0 u2/RGB_buf/mem_reg_0_7_0_5/RAMC/I}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRC0 u2/RGB_buf/mem_reg_0_7_0_5/RAMC/RADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRC1 u2/RGB_buf/mem_reg_0_7_0_5/RAMC/RADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRC2 u2/RGB_buf/mem_reg_0_7_0_5/RAMC/RADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRC3 u2/RGB_buf/mem_reg_0_7_0_5/RAMC/RADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRC4 u2/RGB_buf/mem_reg_0_7_0_5/RAMC/RADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD0 u2/RGB_buf/mem_reg_0_7_0_5/RAMC/WADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD1 u2/RGB_buf/mem_reg_0_7_0_5/RAMC/WADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD2 u2/RGB_buf/mem_reg_0_7_0_5/RAMC/WADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD3 u2/RGB_buf/mem_reg_0_7_0_5/RAMC/WADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD4 u2/RGB_buf/mem_reg_0_7_0_5/RAMC/WADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/WE u2/RGB_buf/mem_reg_0_7_0_5/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_0_5/DOC1 u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/O}, {u2/RGB_buf/mem_reg_0_7_0_5/WCLK u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_0_5/DIC1 u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/I}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRC0 u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/RADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRC1 u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/RADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRC2 u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/RADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRC3 u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/RADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRC4 u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/RADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD0 u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/WADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD1 u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/WADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD2 u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/WADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD3 u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/WADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD4 u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/WADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/WE u2/RGB_buf/mem_reg_0_7_0_5/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_0_5/RAMD - 
nets: {u2/RGB_buf/mem_reg_0_7_0_5/DOD0 u2/RGB_buf/mem_reg_0_7_0_5/RAMD/O}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD0 u2/RGB_buf/mem_reg_0_7_0_5/RAMD/ADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD1 u2/RGB_buf/mem_reg_0_7_0_5/RAMD/ADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD2 u2/RGB_buf/mem_reg_0_7_0_5/RAMD/ADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD3 u2/RGB_buf/mem_reg_0_7_0_5/RAMD/ADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD4 u2/RGB_buf/mem_reg_0_7_0_5/RAMD/ADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/WCLK u2/RGB_buf/mem_reg_0_7_0_5/RAMD/CLK}, {u2/RGB_buf/mem_reg_0_7_0_5/DID0 u2/RGB_buf/mem_reg_0_7_0_5/RAMD/I}, {u2/RGB_buf/mem_reg_0_7_0_5/WE u2/RGB_buf/mem_reg_0_7_0_5/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/RGB_buf/mem_reg_0_7_0_5/RAMD_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_0_5/DOD1 u2/RGB_buf/mem_reg_0_7_0_5/RAMD_D1/O}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD0 u2/RGB_buf/mem_reg_0_7_0_5/RAMD_D1/ADR0}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD1 u2/RGB_buf/mem_reg_0_7_0_5/RAMD_D1/ADR1}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD2 u2/RGB_buf/mem_reg_0_7_0_5/RAMD_D1/ADR2}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD3 u2/RGB_buf/mem_reg_0_7_0_5/RAMD_D1/ADR3}, {u2/RGB_buf/mem_reg_0_7_0_5/ADDRD4 u2/RGB_buf/mem_reg_0_7_0_5/RAMD_D1/ADR4}, {u2/RGB_buf/mem_reg_0_7_0_5/WCLK u2/RGB_buf/mem_reg_0_7_0_5/RAMD_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_0_5/DID1 u2/RGB_buf/mem_reg_0_7_0_5/RAMD_D1/I}, {u2/RGB_buf/mem_reg_0_7_0_5/WE u2/RGB_buf/mem_reg_0_7_0_5/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/RGB_buf/mem_reg_0_7_12_17/RAMA - 
nets: {u2/RGB_buf/mem_reg_0_7_12_17/DOA0 u2/RGB_buf/mem_reg_0_7_12_17/RAMA/O}, {u2/RGB_buf/mem_reg_0_7_12_17/WCLK u2/RGB_buf/mem_reg_0_7_12_17/RAMA/CLK}, {u2/RGB_buf/mem_reg_0_7_12_17/DIA0 u2/RGB_buf/mem_reg_0_7_12_17/RAMA/I}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRA0 u2/RGB_buf/mem_reg_0_7_12_17/RAMA/RADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRA1 u2/RGB_buf/mem_reg_0_7_12_17/RAMA/RADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRA2 u2/RGB_buf/mem_reg_0_7_12_17/RAMA/RADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRA3 u2/RGB_buf/mem_reg_0_7_12_17/RAMA/RADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRA4 u2/RGB_buf/mem_reg_0_7_12_17/RAMA/RADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD0 u2/RGB_buf/mem_reg_0_7_12_17/RAMA/WADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD1 u2/RGB_buf/mem_reg_0_7_12_17/RAMA/WADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD2 u2/RGB_buf/mem_reg_0_7_12_17/RAMA/WADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD3 u2/RGB_buf/mem_reg_0_7_12_17/RAMA/WADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD4 u2/RGB_buf/mem_reg_0_7_12_17/RAMA/WADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/WE u2/RGB_buf/mem_reg_0_7_12_17/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_12_17/DOA1 u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/O}, {u2/RGB_buf/mem_reg_0_7_12_17/WCLK u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_12_17/DIA1 u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/I}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRA0 u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/RADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRA1 u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/RADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRA2 u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/RADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRA3 u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/RADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRA4 u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/RADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD0 u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/WADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD1 u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/WADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD2 u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/WADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD3 u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/WADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD4 u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/WADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/WE u2/RGB_buf/mem_reg_0_7_12_17/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_12_17/RAMB - 
nets: {u2/RGB_buf/mem_reg_0_7_12_17/DOB0 u2/RGB_buf/mem_reg_0_7_12_17/RAMB/O}, {u2/RGB_buf/mem_reg_0_7_12_17/WCLK u2/RGB_buf/mem_reg_0_7_12_17/RAMB/CLK}, {u2/RGB_buf/mem_reg_0_7_12_17/DIB0 u2/RGB_buf/mem_reg_0_7_12_17/RAMB/I}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRB0 u2/RGB_buf/mem_reg_0_7_12_17/RAMB/RADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRB1 u2/RGB_buf/mem_reg_0_7_12_17/RAMB/RADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRB2 u2/RGB_buf/mem_reg_0_7_12_17/RAMB/RADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRB3 u2/RGB_buf/mem_reg_0_7_12_17/RAMB/RADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRB4 u2/RGB_buf/mem_reg_0_7_12_17/RAMB/RADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD0 u2/RGB_buf/mem_reg_0_7_12_17/RAMB/WADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD1 u2/RGB_buf/mem_reg_0_7_12_17/RAMB/WADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD2 u2/RGB_buf/mem_reg_0_7_12_17/RAMB/WADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD3 u2/RGB_buf/mem_reg_0_7_12_17/RAMB/WADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD4 u2/RGB_buf/mem_reg_0_7_12_17/RAMB/WADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/WE u2/RGB_buf/mem_reg_0_7_12_17/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_12_17/DOB1 u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/O}, {u2/RGB_buf/mem_reg_0_7_12_17/WCLK u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_12_17/DIB1 u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/I}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRB0 u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/RADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRB1 u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/RADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRB2 u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/RADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRB3 u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/RADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRB4 u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/RADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD0 u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/WADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD1 u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/WADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD2 u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/WADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD3 u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/WADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD4 u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/WADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/WE u2/RGB_buf/mem_reg_0_7_12_17/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_12_17/RAMC - 
nets: {u2/RGB_buf/mem_reg_0_7_12_17/DOC0 u2/RGB_buf/mem_reg_0_7_12_17/RAMC/O}, {u2/RGB_buf/mem_reg_0_7_12_17/WCLK u2/RGB_buf/mem_reg_0_7_12_17/RAMC/CLK}, {u2/RGB_buf/mem_reg_0_7_12_17/DIC0 u2/RGB_buf/mem_reg_0_7_12_17/RAMC/I}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRC0 u2/RGB_buf/mem_reg_0_7_12_17/RAMC/RADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRC1 u2/RGB_buf/mem_reg_0_7_12_17/RAMC/RADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRC2 u2/RGB_buf/mem_reg_0_7_12_17/RAMC/RADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRC3 u2/RGB_buf/mem_reg_0_7_12_17/RAMC/RADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRC4 u2/RGB_buf/mem_reg_0_7_12_17/RAMC/RADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD0 u2/RGB_buf/mem_reg_0_7_12_17/RAMC/WADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD1 u2/RGB_buf/mem_reg_0_7_12_17/RAMC/WADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD2 u2/RGB_buf/mem_reg_0_7_12_17/RAMC/WADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD3 u2/RGB_buf/mem_reg_0_7_12_17/RAMC/WADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD4 u2/RGB_buf/mem_reg_0_7_12_17/RAMC/WADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/WE u2/RGB_buf/mem_reg_0_7_12_17/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_12_17/DOC1 u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/O}, {u2/RGB_buf/mem_reg_0_7_12_17/WCLK u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_12_17/DIC1 u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/I}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRC0 u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/RADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRC1 u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/RADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRC2 u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/RADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRC3 u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/RADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRC4 u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/RADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD0 u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/WADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD1 u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/WADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD2 u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/WADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD3 u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/WADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD4 u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/WADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/WE u2/RGB_buf/mem_reg_0_7_12_17/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_12_17/RAMD - 
nets: {u2/RGB_buf/mem_reg_0_7_12_17/DOD0 u2/RGB_buf/mem_reg_0_7_12_17/RAMD/O}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD0 u2/RGB_buf/mem_reg_0_7_12_17/RAMD/ADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD1 u2/RGB_buf/mem_reg_0_7_12_17/RAMD/ADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD2 u2/RGB_buf/mem_reg_0_7_12_17/RAMD/ADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD3 u2/RGB_buf/mem_reg_0_7_12_17/RAMD/ADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD4 u2/RGB_buf/mem_reg_0_7_12_17/RAMD/ADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/WCLK u2/RGB_buf/mem_reg_0_7_12_17/RAMD/CLK}, {u2/RGB_buf/mem_reg_0_7_12_17/DID0 u2/RGB_buf/mem_reg_0_7_12_17/RAMD/I}, {u2/RGB_buf/mem_reg_0_7_12_17/WE u2/RGB_buf/mem_reg_0_7_12_17/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/RGB_buf/mem_reg_0_7_12_17/RAMD_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_12_17/DOD1 u2/RGB_buf/mem_reg_0_7_12_17/RAMD_D1/O}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD0 u2/RGB_buf/mem_reg_0_7_12_17/RAMD_D1/ADR0}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD1 u2/RGB_buf/mem_reg_0_7_12_17/RAMD_D1/ADR1}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD2 u2/RGB_buf/mem_reg_0_7_12_17/RAMD_D1/ADR2}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD3 u2/RGB_buf/mem_reg_0_7_12_17/RAMD_D1/ADR3}, {u2/RGB_buf/mem_reg_0_7_12_17/ADDRD4 u2/RGB_buf/mem_reg_0_7_12_17/RAMD_D1/ADR4}, {u2/RGB_buf/mem_reg_0_7_12_17/WCLK u2/RGB_buf/mem_reg_0_7_12_17/RAMD_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_12_17/DID1 u2/RGB_buf/mem_reg_0_7_12_17/RAMD_D1/I}, {u2/RGB_buf/mem_reg_0_7_12_17/WE u2/RGB_buf/mem_reg_0_7_12_17/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/RGB_buf/mem_reg_0_7_18_23/RAMA - 
nets: {u2/RGB_buf/mem_reg_0_7_18_23/DOA0 u2/RGB_buf/mem_reg_0_7_18_23/RAMA/O}, {u2/RGB_buf/mem_reg_0_7_18_23/WCLK u2/RGB_buf/mem_reg_0_7_18_23/RAMA/CLK}, {u2/RGB_buf/mem_reg_0_7_18_23/DIA0 u2/RGB_buf/mem_reg_0_7_18_23/RAMA/I}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRA0 u2/RGB_buf/mem_reg_0_7_18_23/RAMA/RADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRA1 u2/RGB_buf/mem_reg_0_7_18_23/RAMA/RADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRA2 u2/RGB_buf/mem_reg_0_7_18_23/RAMA/RADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRA3 u2/RGB_buf/mem_reg_0_7_18_23/RAMA/RADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRA4 u2/RGB_buf/mem_reg_0_7_18_23/RAMA/RADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD0 u2/RGB_buf/mem_reg_0_7_18_23/RAMA/WADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD1 u2/RGB_buf/mem_reg_0_7_18_23/RAMA/WADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD2 u2/RGB_buf/mem_reg_0_7_18_23/RAMA/WADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD3 u2/RGB_buf/mem_reg_0_7_18_23/RAMA/WADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD4 u2/RGB_buf/mem_reg_0_7_18_23/RAMA/WADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/WE u2/RGB_buf/mem_reg_0_7_18_23/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_18_23/DOA1 u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/O}, {u2/RGB_buf/mem_reg_0_7_18_23/WCLK u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_18_23/DIA1 u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/I}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRA0 u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/RADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRA1 u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/RADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRA2 u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/RADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRA3 u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/RADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRA4 u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/RADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD0 u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/WADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD1 u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/WADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD2 u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/WADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD3 u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/WADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD4 u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/WADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/WE u2/RGB_buf/mem_reg_0_7_18_23/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_18_23/RAMB - 
nets: {u2/RGB_buf/mem_reg_0_7_18_23/DOB0 u2/RGB_buf/mem_reg_0_7_18_23/RAMB/O}, {u2/RGB_buf/mem_reg_0_7_18_23/WCLK u2/RGB_buf/mem_reg_0_7_18_23/RAMB/CLK}, {u2/RGB_buf/mem_reg_0_7_18_23/DIB0 u2/RGB_buf/mem_reg_0_7_18_23/RAMB/I}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRB0 u2/RGB_buf/mem_reg_0_7_18_23/RAMB/RADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRB1 u2/RGB_buf/mem_reg_0_7_18_23/RAMB/RADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRB2 u2/RGB_buf/mem_reg_0_7_18_23/RAMB/RADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRB3 u2/RGB_buf/mem_reg_0_7_18_23/RAMB/RADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRB4 u2/RGB_buf/mem_reg_0_7_18_23/RAMB/RADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD0 u2/RGB_buf/mem_reg_0_7_18_23/RAMB/WADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD1 u2/RGB_buf/mem_reg_0_7_18_23/RAMB/WADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD2 u2/RGB_buf/mem_reg_0_7_18_23/RAMB/WADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD3 u2/RGB_buf/mem_reg_0_7_18_23/RAMB/WADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD4 u2/RGB_buf/mem_reg_0_7_18_23/RAMB/WADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/WE u2/RGB_buf/mem_reg_0_7_18_23/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_18_23/DOB1 u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/O}, {u2/RGB_buf/mem_reg_0_7_18_23/WCLK u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_18_23/DIB1 u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/I}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRB0 u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/RADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRB1 u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/RADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRB2 u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/RADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRB3 u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/RADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRB4 u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/RADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD0 u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/WADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD1 u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/WADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD2 u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/WADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD3 u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/WADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD4 u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/WADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/WE u2/RGB_buf/mem_reg_0_7_18_23/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_18_23/RAMC - 
nets: {u2/RGB_buf/mem_reg_0_7_18_23/DOC0 u2/RGB_buf/mem_reg_0_7_18_23/RAMC/O}, {u2/RGB_buf/mem_reg_0_7_18_23/WCLK u2/RGB_buf/mem_reg_0_7_18_23/RAMC/CLK}, {u2/RGB_buf/mem_reg_0_7_18_23/DIC0 u2/RGB_buf/mem_reg_0_7_18_23/RAMC/I}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRC0 u2/RGB_buf/mem_reg_0_7_18_23/RAMC/RADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRC1 u2/RGB_buf/mem_reg_0_7_18_23/RAMC/RADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRC2 u2/RGB_buf/mem_reg_0_7_18_23/RAMC/RADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRC3 u2/RGB_buf/mem_reg_0_7_18_23/RAMC/RADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRC4 u2/RGB_buf/mem_reg_0_7_18_23/RAMC/RADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD0 u2/RGB_buf/mem_reg_0_7_18_23/RAMC/WADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD1 u2/RGB_buf/mem_reg_0_7_18_23/RAMC/WADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD2 u2/RGB_buf/mem_reg_0_7_18_23/RAMC/WADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD3 u2/RGB_buf/mem_reg_0_7_18_23/RAMC/WADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD4 u2/RGB_buf/mem_reg_0_7_18_23/RAMC/WADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/WE u2/RGB_buf/mem_reg_0_7_18_23/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_18_23/DOC1 u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/O}, {u2/RGB_buf/mem_reg_0_7_18_23/WCLK u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_18_23/DIC1 u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/I}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRC0 u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/RADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRC1 u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/RADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRC2 u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/RADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRC3 u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/RADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRC4 u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/RADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD0 u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/WADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD1 u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/WADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD2 u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/WADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD3 u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/WADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD4 u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/WADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/WE u2/RGB_buf/mem_reg_0_7_18_23/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_18_23/RAMD - 
nets: {u2/RGB_buf/mem_reg_0_7_18_23/DOD0 u2/RGB_buf/mem_reg_0_7_18_23/RAMD/O}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD0 u2/RGB_buf/mem_reg_0_7_18_23/RAMD/ADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD1 u2/RGB_buf/mem_reg_0_7_18_23/RAMD/ADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD2 u2/RGB_buf/mem_reg_0_7_18_23/RAMD/ADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD3 u2/RGB_buf/mem_reg_0_7_18_23/RAMD/ADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD4 u2/RGB_buf/mem_reg_0_7_18_23/RAMD/ADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/WCLK u2/RGB_buf/mem_reg_0_7_18_23/RAMD/CLK}, {u2/RGB_buf/mem_reg_0_7_18_23/DID0 u2/RGB_buf/mem_reg_0_7_18_23/RAMD/I}, {u2/RGB_buf/mem_reg_0_7_18_23/WE u2/RGB_buf/mem_reg_0_7_18_23/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/RGB_buf/mem_reg_0_7_18_23/RAMD_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_18_23/DOD1 u2/RGB_buf/mem_reg_0_7_18_23/RAMD_D1/O}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD0 u2/RGB_buf/mem_reg_0_7_18_23/RAMD_D1/ADR0}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD1 u2/RGB_buf/mem_reg_0_7_18_23/RAMD_D1/ADR1}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD2 u2/RGB_buf/mem_reg_0_7_18_23/RAMD_D1/ADR2}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD3 u2/RGB_buf/mem_reg_0_7_18_23/RAMD_D1/ADR3}, {u2/RGB_buf/mem_reg_0_7_18_23/ADDRD4 u2/RGB_buf/mem_reg_0_7_18_23/RAMD_D1/ADR4}, {u2/RGB_buf/mem_reg_0_7_18_23/WCLK u2/RGB_buf/mem_reg_0_7_18_23/RAMD_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_18_23/DID1 u2/RGB_buf/mem_reg_0_7_18_23/RAMD_D1/I}, {u2/RGB_buf/mem_reg_0_7_18_23/WE u2/RGB_buf/mem_reg_0_7_18_23/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/RGB_buf/mem_reg_0_7_6_11/RAMA - 
nets: {u2/RGB_buf/mem_reg_0_7_6_11/DOA0 u2/RGB_buf/mem_reg_0_7_6_11/RAMA/O}, {u2/RGB_buf/mem_reg_0_7_6_11/WCLK u2/RGB_buf/mem_reg_0_7_6_11/RAMA/CLK}, {u2/RGB_buf/mem_reg_0_7_6_11/DIA0 u2/RGB_buf/mem_reg_0_7_6_11/RAMA/I}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRA0 u2/RGB_buf/mem_reg_0_7_6_11/RAMA/RADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRA1 u2/RGB_buf/mem_reg_0_7_6_11/RAMA/RADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRA2 u2/RGB_buf/mem_reg_0_7_6_11/RAMA/RADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRA3 u2/RGB_buf/mem_reg_0_7_6_11/RAMA/RADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRA4 u2/RGB_buf/mem_reg_0_7_6_11/RAMA/RADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD0 u2/RGB_buf/mem_reg_0_7_6_11/RAMA/WADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD1 u2/RGB_buf/mem_reg_0_7_6_11/RAMA/WADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD2 u2/RGB_buf/mem_reg_0_7_6_11/RAMA/WADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD3 u2/RGB_buf/mem_reg_0_7_6_11/RAMA/WADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD4 u2/RGB_buf/mem_reg_0_7_6_11/RAMA/WADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/WE u2/RGB_buf/mem_reg_0_7_6_11/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_6_11/DOA1 u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/O}, {u2/RGB_buf/mem_reg_0_7_6_11/WCLK u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_6_11/DIA1 u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/I}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRA0 u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/RADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRA1 u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/RADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRA2 u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/RADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRA3 u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/RADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRA4 u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/RADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD0 u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/WADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD1 u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/WADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD2 u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/WADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD3 u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/WADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD4 u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/WADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/WE u2/RGB_buf/mem_reg_0_7_6_11/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_6_11/RAMB - 
nets: {u2/RGB_buf/mem_reg_0_7_6_11/DOB0 u2/RGB_buf/mem_reg_0_7_6_11/RAMB/O}, {u2/RGB_buf/mem_reg_0_7_6_11/WCLK u2/RGB_buf/mem_reg_0_7_6_11/RAMB/CLK}, {u2/RGB_buf/mem_reg_0_7_6_11/DIB0 u2/RGB_buf/mem_reg_0_7_6_11/RAMB/I}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRB0 u2/RGB_buf/mem_reg_0_7_6_11/RAMB/RADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRB1 u2/RGB_buf/mem_reg_0_7_6_11/RAMB/RADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRB2 u2/RGB_buf/mem_reg_0_7_6_11/RAMB/RADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRB3 u2/RGB_buf/mem_reg_0_7_6_11/RAMB/RADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRB4 u2/RGB_buf/mem_reg_0_7_6_11/RAMB/RADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD0 u2/RGB_buf/mem_reg_0_7_6_11/RAMB/WADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD1 u2/RGB_buf/mem_reg_0_7_6_11/RAMB/WADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD2 u2/RGB_buf/mem_reg_0_7_6_11/RAMB/WADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD3 u2/RGB_buf/mem_reg_0_7_6_11/RAMB/WADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD4 u2/RGB_buf/mem_reg_0_7_6_11/RAMB/WADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/WE u2/RGB_buf/mem_reg_0_7_6_11/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_6_11/DOB1 u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/O}, {u2/RGB_buf/mem_reg_0_7_6_11/WCLK u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_6_11/DIB1 u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/I}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRB0 u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/RADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRB1 u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/RADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRB2 u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/RADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRB3 u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/RADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRB4 u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/RADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD0 u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/WADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD1 u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/WADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD2 u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/WADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD3 u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/WADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD4 u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/WADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/WE u2/RGB_buf/mem_reg_0_7_6_11/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_6_11/RAMC - 
nets: {u2/RGB_buf/mem_reg_0_7_6_11/DOC0 u2/RGB_buf/mem_reg_0_7_6_11/RAMC/O}, {u2/RGB_buf/mem_reg_0_7_6_11/WCLK u2/RGB_buf/mem_reg_0_7_6_11/RAMC/CLK}, {u2/RGB_buf/mem_reg_0_7_6_11/DIC0 u2/RGB_buf/mem_reg_0_7_6_11/RAMC/I}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRC0 u2/RGB_buf/mem_reg_0_7_6_11/RAMC/RADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRC1 u2/RGB_buf/mem_reg_0_7_6_11/RAMC/RADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRC2 u2/RGB_buf/mem_reg_0_7_6_11/RAMC/RADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRC3 u2/RGB_buf/mem_reg_0_7_6_11/RAMC/RADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRC4 u2/RGB_buf/mem_reg_0_7_6_11/RAMC/RADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD0 u2/RGB_buf/mem_reg_0_7_6_11/RAMC/WADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD1 u2/RGB_buf/mem_reg_0_7_6_11/RAMC/WADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD2 u2/RGB_buf/mem_reg_0_7_6_11/RAMC/WADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD3 u2/RGB_buf/mem_reg_0_7_6_11/RAMC/WADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD4 u2/RGB_buf/mem_reg_0_7_6_11/RAMC/WADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/WE u2/RGB_buf/mem_reg_0_7_6_11/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_6_11/DOC1 u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/O}, {u2/RGB_buf/mem_reg_0_7_6_11/WCLK u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_6_11/DIC1 u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/I}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRC0 u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/RADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRC1 u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/RADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRC2 u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/RADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRC3 u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/RADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRC4 u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/RADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD0 u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/WADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD1 u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/WADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD2 u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/WADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD3 u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/WADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD4 u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/WADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/WE u2/RGB_buf/mem_reg_0_7_6_11/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/RGB_buf/mem_reg_0_7_6_11/RAMD - 
nets: {u2/RGB_buf/mem_reg_0_7_6_11/DOD0 u2/RGB_buf/mem_reg_0_7_6_11/RAMD/O}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD0 u2/RGB_buf/mem_reg_0_7_6_11/RAMD/ADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD1 u2/RGB_buf/mem_reg_0_7_6_11/RAMD/ADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD2 u2/RGB_buf/mem_reg_0_7_6_11/RAMD/ADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD3 u2/RGB_buf/mem_reg_0_7_6_11/RAMD/ADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD4 u2/RGB_buf/mem_reg_0_7_6_11/RAMD/ADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/WCLK u2/RGB_buf/mem_reg_0_7_6_11/RAMD/CLK}, {u2/RGB_buf/mem_reg_0_7_6_11/DID0 u2/RGB_buf/mem_reg_0_7_6_11/RAMD/I}, {u2/RGB_buf/mem_reg_0_7_6_11/WE u2/RGB_buf/mem_reg_0_7_6_11/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/RGB_buf/mem_reg_0_7_6_11/RAMD_D1 - 
nets: {u2/RGB_buf/mem_reg_0_7_6_11/DOD1 u2/RGB_buf/mem_reg_0_7_6_11/RAMD_D1/O}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD0 u2/RGB_buf/mem_reg_0_7_6_11/RAMD_D1/ADR0}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD1 u2/RGB_buf/mem_reg_0_7_6_11/RAMD_D1/ADR1}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD2 u2/RGB_buf/mem_reg_0_7_6_11/RAMD_D1/ADR2}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD3 u2/RGB_buf/mem_reg_0_7_6_11/RAMD_D1/ADR3}, {u2/RGB_buf/mem_reg_0_7_6_11/ADDRD4 u2/RGB_buf/mem_reg_0_7_6_11/RAMD_D1/ADR4}, {u2/RGB_buf/mem_reg_0_7_6_11/WCLK u2/RGB_buf/mem_reg_0_7_6_11/RAMD_D1/CLK}, {u2/RGB_buf/mem_reg_0_7_6_11/DID1 u2/RGB_buf/mem_reg_0_7_6_11/RAMD_D1/I}, {u2/RGB_buf/mem_reg_0_7_6_11/WE u2/RGB_buf/mem_reg_0_7_6_11/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/RGB_buf/rptr_reg[0] - 
nets: {u2/RGB_buf/rptr[0] u2/RGB_buf/rptr_reg[0]/Q}, {CLK_I u2/RGB_buf/rptr_reg[0]/C}, {<const1> u2/RGB_buf/rptr_reg[0]/CE}, {rptr[0]_i_1_n_0 u2/RGB_buf/rptr_reg[0]/D}, {<const0> u2/RGB_buf/rptr_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/rptr_reg[1] - 
nets: {u2/RGB_buf/rptr[1] u2/RGB_buf/rptr_reg[1]/Q}, {CLK_I u2/RGB_buf/rptr_reg[1]/C}, {<const1> u2/RGB_buf/rptr_reg[1]/CE}, {rptr[1]_i_1_n_0 u2/RGB_buf/rptr_reg[1]/D}, {<const0> u2/RGB_buf/rptr_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/rptr_reg[2] - 
nets: {u2/RGB_buf/rptr[2] u2/RGB_buf/rptr_reg[2]/Q}, {CLK_I u2/RGB_buf/rptr_reg[2]/C}, {<const1> u2/RGB_buf/rptr_reg[2]/CE}, {rptr[2]_i_1_n_0 u2/RGB_buf/rptr_reg[2]/D}, {<const0> u2/RGB_buf/rptr_reg[2]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/wptr_reg[0] - 
nets: {u2/RGB_buf/wptr[0] u2/RGB_buf/wptr_reg[0]/Q}, {CLK_I u2/RGB_buf/wptr_reg[0]/C}, {<const1> u2/RGB_buf/wptr_reg[0]/CE}, {wptr[0]_i_1_n_0 u2/RGB_buf/wptr_reg[0]/D}, {<const0> u2/RGB_buf/wptr_reg[0]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/wptr_reg[1] - 
nets: {u2/RGB_buf/wptr[1] u2/RGB_buf/wptr_reg[1]/Q}, {CLK_I u2/RGB_buf/wptr_reg[1]/C}, {<const1> u2/RGB_buf/wptr_reg[1]/CE}, {wptr[1]_i_1_n_0 u2/RGB_buf/wptr_reg[1]/D}, {<const0> u2/RGB_buf/wptr_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGB_buf/wptr_reg[2] - 
nets: {u2/RGB_buf/wptr[2] u2/RGB_buf/wptr_reg[2]/Q}, {CLK_I u2/RGB_buf/wptr_reg[2]/C}, {<const1> u2/RGB_buf/wptr_reg[2]/CE}, {wptr[2]_i_1_n_0 u2/RGB_buf/wptr_reg[2]/D}, {<const0> u2/RGB_buf/wptr_reg[2]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/RGBbuf_rreq_reg - 
nets: {line_fifo_wreq u2/RGBbuf_rreq_reg/Q}, {CLK_I u2/RGBbuf_rreq_reg/C}, {<const1> u2/RGBbuf_rreq_reg/CE}, {u2/rreq0 u2/RGBbuf_rreq_reg/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/RGBbuf_rreq_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.CAB_O_reg - 
nets: {CAB_O u2/WB_block.CAB_O_reg/Q}, {CLK_I u2/WB_block.CAB_O_reg/C}, {<const1> u2/WB_block.CAB_O_reg/CE}, {WB_block.CYC_O_i_2_n_0 u2/WB_block.CAB_O_reg/CLR}, {WB_block.CAB_O_i_1_n_0 u2/WB_block.CAB_O_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u2/WB_block.CYC_O_reg - 
nets: {CYC_O u2/WB_block.CYC_O_reg/Q}, {CLK_I u2/WB_block.CYC_O_reg/C}, {<const1> u2/WB_block.CYC_O_reg/CE}, {WB_block.CYC_O_i_2_n_0 u2/WB_block.CYC_O_reg/CLR}, {WB_block.CYC_O_i_1_n_0 u2/WB_block.CYC_O_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u2/WB_block.burst_cnt_reg[0] - 
nets: {u2/WB_block.burst_cnt_reg_n_0_[0] u2/WB_block.burst_cnt_reg[0]/Q}, {CLK_I u2/WB_block.burst_cnt_reg[0]/C}, {<const1> u2/WB_block.burst_cnt_reg[0]/CE}, {WB_block.burst_cnt[0]_i_1_n_0 u2/WB_block.burst_cnt_reg[0]/D}, {<const0> u2/WB_block.burst_cnt_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.burst_cnt_reg[1] - 
nets: {u2/WB_block.burst_cnt_reg_n_0_[1] u2/WB_block.burst_cnt_reg[1]/Q}, {CLK_I u2/WB_block.burst_cnt_reg[1]/C}, {<const1> u2/WB_block.burst_cnt_reg[1]/CE}, {WB_block.burst_cnt[1]_i_1_n_0 u2/WB_block.burst_cnt_reg[1]/D}, {<const0> u2/WB_block.burst_cnt_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.burst_cnt_reg[2] - 
nets: {u2/WB_block.burst_cnt_reg_n_0_[2] u2/WB_block.burst_cnt_reg[2]/Q}, {CLK_I u2/WB_block.burst_cnt_reg[2]/C}, {<const1> u2/WB_block.burst_cnt_reg[2]/CE}, {WB_block.burst_cnt[2]_i_1_n_0 u2/WB_block.burst_cnt_reg[2]/D}, {<const0> u2/WB_block.burst_cnt_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.clut_acc_reg - 
nets: {u2/clut_acc u2/WB_block.clut_acc_reg/Q}, {CLK_I u2/WB_block.clut_acc_reg/C}, {<const1> u2/WB_block.clut_acc_reg/CE}, {u2/clut_acc0 u2/WB_block.clut_acc_reg/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/WB_block.clut_acc_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.dImDoneStrb_reg - 
nets: {u2/dImDoneStrb u2/WB_block.dImDoneStrb_reg/Q}, {CLK_I u2/WB_block.dImDoneStrb_reg/C}, {<const1> u2/WB_block.dImDoneStrb_reg/CE}, {u2/ImDoneStrb u2/WB_block.dImDoneStrb_reg/D}, {<const0> u2/WB_block.dImDoneStrb_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.dImDone_reg - 
nets: {u2/dImDone u2/WB_block.dImDone_reg/Q}, {CLK_I u2/WB_block.dImDone_reg/C}, {<const1> u2/WB_block.dImDone_reg/CE}, {u2/p_11_in u2/WB_block.dImDone_reg/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/WB_block.dImDone_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[0] - 
nets: {u2/hgate_cnt[0] u2/WB_block.hgate_cnt_reg[0]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[0]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[0]/CE}, {WB_block.hgate_cnt[0]_i_1_n_0 u2/WB_block.hgate_cnt_reg[0]/D}, {<const0> u2/WB_block.hgate_cnt_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[10] - 
nets: {u2/hgate_cnt[10] u2/WB_block.hgate_cnt_reg[10]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[10]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[10]/CE}, {WB_block.hgate_cnt[10]_i_1_n_0 u2/WB_block.hgate_cnt_reg[10]/D}, {<const0> u2/WB_block.hgate_cnt_reg[10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[11] - 
nets: {u2/hgate_cnt[11] u2/WB_block.hgate_cnt_reg[11]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[11]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[11]/CE}, {WB_block.hgate_cnt[11]_i_1_n_0 u2/WB_block.hgate_cnt_reg[11]/D}, {<const0> u2/WB_block.hgate_cnt_reg[11]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[12] - 
nets: {u2/hgate_cnt[12] u2/WB_block.hgate_cnt_reg[12]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[12]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[12]/CE}, {WB_block.hgate_cnt[12]_i_1_n_0 u2/WB_block.hgate_cnt_reg[12]/D}, {<const0> u2/WB_block.hgate_cnt_reg[12]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[13] - 
nets: {u2/hgate_cnt[13] u2/WB_block.hgate_cnt_reg[13]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[13]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[13]/CE}, {WB_block.hgate_cnt[13]_i_1_n_0 u2/WB_block.hgate_cnt_reg[13]/D}, {<const0> u2/WB_block.hgate_cnt_reg[13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[14] - 
nets: {u2/hgate_cnt[14] u2/WB_block.hgate_cnt_reg[14]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[14]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[14]/CE}, {WB_block.hgate_cnt[14]_i_1_n_0 u2/WB_block.hgate_cnt_reg[14]/D}, {<const0> u2/WB_block.hgate_cnt_reg[14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[15] - 
nets: {u2/hgate_cnt[15] u2/WB_block.hgate_cnt_reg[15]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[15]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[15]/CE}, {WB_block.hgate_cnt[15]_i_2_n_0 u2/WB_block.hgate_cnt_reg[15]/D}, {<const0> u2/WB_block.hgate_cnt_reg[15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[1] - 
nets: {u2/hgate_cnt[1] u2/WB_block.hgate_cnt_reg[1]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[1]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[1]/CE}, {WB_block.hgate_cnt[1]_i_1_n_0 u2/WB_block.hgate_cnt_reg[1]/D}, {<const0> u2/WB_block.hgate_cnt_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[2] - 
nets: {u2/hgate_cnt[2] u2/WB_block.hgate_cnt_reg[2]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[2]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[2]/CE}, {WB_block.hgate_cnt[2]_i_1_n_0 u2/WB_block.hgate_cnt_reg[2]/D}, {<const0> u2/WB_block.hgate_cnt_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[3] - 
nets: {u2/hgate_cnt[3] u2/WB_block.hgate_cnt_reg[3]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[3]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[3]/CE}, {WB_block.hgate_cnt[3]_i_1_n_0 u2/WB_block.hgate_cnt_reg[3]/D}, {<const0> u2/WB_block.hgate_cnt_reg[3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[4] - 
nets: {u2/hgate_cnt[4] u2/WB_block.hgate_cnt_reg[4]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[4]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[4]/CE}, {WB_block.hgate_cnt[4]_i_1_n_0 u2/WB_block.hgate_cnt_reg[4]/D}, {<const0> u2/WB_block.hgate_cnt_reg[4]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[5] - 
nets: {u2/hgate_cnt[5] u2/WB_block.hgate_cnt_reg[5]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[5]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[5]/CE}, {WB_block.hgate_cnt[5]_i_1_n_0 u2/WB_block.hgate_cnt_reg[5]/D}, {<const0> u2/WB_block.hgate_cnt_reg[5]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[6] - 
nets: {u2/hgate_cnt[6] u2/WB_block.hgate_cnt_reg[6]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[6]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[6]/CE}, {WB_block.hgate_cnt[6]_i_1_n_0 u2/WB_block.hgate_cnt_reg[6]/D}, {<const0> u2/WB_block.hgate_cnt_reg[6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[7] - 
nets: {u2/hgate_cnt[7] u2/WB_block.hgate_cnt_reg[7]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[7]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[7]/CE}, {WB_block.hgate_cnt[7]_i_1_n_0 u2/WB_block.hgate_cnt_reg[7]/D}, {<const0> u2/WB_block.hgate_cnt_reg[7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[8] - 
nets: {u2/hgate_cnt[8] u2/WB_block.hgate_cnt_reg[8]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[8]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[8]/CE}, {WB_block.hgate_cnt[8]_i_1_n_0 u2/WB_block.hgate_cnt_reg[8]/D}, {<const0> u2/WB_block.hgate_cnt_reg[8]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.hgate_cnt_reg[9] - 
nets: {u2/hgate_cnt[9] u2/WB_block.hgate_cnt_reg[9]/Q}, {CLK_I u2/WB_block.hgate_cnt_reg[9]/C}, {WB_block.hgate_cnt[15]_i_1_n_0 u2/WB_block.hgate_cnt_reg[9]/CE}, {WB_block.hgate_cnt[9]_i_1_n_0 u2/WB_block.hgate_cnt_reg[9]/D}, {<const0> u2/WB_block.hgate_cnt_reg[9]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.sel_CBA_reg - 
nets: {stat_acmp u2/WB_block.sel_CBA_reg/Q}, {CLK_I u2/WB_block.sel_CBA_reg/C}, {<const1> u2/WB_block.sel_CBA_reg/CE}, {WB_block.sel_CBA_i_1_n_0 u2/WB_block.sel_CBA_reg/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/WB_block.sel_CBA_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.sel_VBA_reg - 
nets: {stat_avmp u2/WB_block.sel_VBA_reg/Q}, {CLK_I u2/WB_block.sel_VBA_reg/C}, {<const1> u2/WB_block.sel_VBA_reg/CE}, {WB_block.sel_VBA_i_1_n_0 u2/WB_block.sel_VBA_reg/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/WB_block.sel_VBA_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[0] - 
nets: {u2/vgate_cnt[0] u2/WB_block.vgate_cnt_reg[0]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[0]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[0]/CE}, {WB_block.vgate_cnt[0]_i_1_n_0 u2/WB_block.vgate_cnt_reg[0]/D}, {<const0> u2/WB_block.vgate_cnt_reg[0]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[10] - 
nets: {u2/vgate_cnt[10] u2/WB_block.vgate_cnt_reg[10]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[10]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[10]/CE}, {WB_block.vgate_cnt[10]_i_1_n_0 u2/WB_block.vgate_cnt_reg[10]/D}, {<const0> u2/WB_block.vgate_cnt_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[11] - 
nets: {u2/vgate_cnt[11] u2/WB_block.vgate_cnt_reg[11]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[11]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[11]/CE}, {WB_block.vgate_cnt[11]_i_1_n_0 u2/WB_block.vgate_cnt_reg[11]/D}, {<const0> u2/WB_block.vgate_cnt_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[12] - 
nets: {u2/vgate_cnt[12] u2/WB_block.vgate_cnt_reg[12]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[12]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[12]/CE}, {WB_block.vgate_cnt[12]_i_1_n_0 u2/WB_block.vgate_cnt_reg[12]/D}, {<const0> u2/WB_block.vgate_cnt_reg[12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[13] - 
nets: {u2/vgate_cnt[13] u2/WB_block.vgate_cnt_reg[13]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[13]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[13]/CE}, {WB_block.vgate_cnt[13]_i_1_n_0 u2/WB_block.vgate_cnt_reg[13]/D}, {<const0> u2/WB_block.vgate_cnt_reg[13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[14] - 
nets: {u2/vgate_cnt[14] u2/WB_block.vgate_cnt_reg[14]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[14]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[14]/CE}, {WB_block.vgate_cnt[14]_i_1_n_0 u2/WB_block.vgate_cnt_reg[14]/D}, {<const0> u2/WB_block.vgate_cnt_reg[14]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[15] - 
nets: {u2/vgate_cnt[15] u2/WB_block.vgate_cnt_reg[15]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[15]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[15]/CE}, {WB_block.vgate_cnt[15]_i_2_n_0 u2/WB_block.vgate_cnt_reg[15]/D}, {<const0> u2/WB_block.vgate_cnt_reg[15]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[1] - 
nets: {u2/vgate_cnt[1] u2/WB_block.vgate_cnt_reg[1]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[1]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[1]/CE}, {WB_block.vgate_cnt[1]_i_1_n_0 u2/WB_block.vgate_cnt_reg[1]/D}, {<const0> u2/WB_block.vgate_cnt_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[2] - 
nets: {u2/vgate_cnt[2] u2/WB_block.vgate_cnt_reg[2]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[2]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[2]/CE}, {WB_block.vgate_cnt[2]_i_1_n_0 u2/WB_block.vgate_cnt_reg[2]/D}, {<const0> u2/WB_block.vgate_cnt_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[3] - 
nets: {u2/vgate_cnt[3] u2/WB_block.vgate_cnt_reg[3]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[3]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[3]/CE}, {WB_block.vgate_cnt[3]_i_1_n_0 u2/WB_block.vgate_cnt_reg[3]/D}, {<const0> u2/WB_block.vgate_cnt_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[4] - 
nets: {u2/vgate_cnt[4] u2/WB_block.vgate_cnt_reg[4]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[4]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[4]/CE}, {WB_block.vgate_cnt[4]_i_1_n_0 u2/WB_block.vgate_cnt_reg[4]/D}, {<const0> u2/WB_block.vgate_cnt_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[5] - 
nets: {u2/vgate_cnt[5] u2/WB_block.vgate_cnt_reg[5]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[5]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[5]/CE}, {WB_block.vgate_cnt[5]_i_1_n_0 u2/WB_block.vgate_cnt_reg[5]/D}, {<const0> u2/WB_block.vgate_cnt_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[6] - 
nets: {u2/vgate_cnt[6] u2/WB_block.vgate_cnt_reg[6]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[6]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[6]/CE}, {WB_block.vgate_cnt[6]_i_1_n_0 u2/WB_block.vgate_cnt_reg[6]/D}, {<const0> u2/WB_block.vgate_cnt_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[7] - 
nets: {u2/vgate_cnt[7] u2/WB_block.vgate_cnt_reg[7]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[7]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[7]/CE}, {WB_block.vgate_cnt[7]_i_1_n_0 u2/WB_block.vgate_cnt_reg[7]/D}, {<const0> u2/WB_block.vgate_cnt_reg[7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[8] - 
nets: {u2/vgate_cnt[8] u2/WB_block.vgate_cnt_reg[8]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[8]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[8]/CE}, {WB_block.vgate_cnt[8]_i_1_n_0 u2/WB_block.vgate_cnt_reg[8]/D}, {<const0> u2/WB_block.vgate_cnt_reg[8]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vgate_cnt_reg[9] - 
nets: {u2/vgate_cnt[9] u2/WB_block.vgate_cnt_reg[9]/Q}, {CLK_I u2/WB_block.vgate_cnt_reg[9]/C}, {WB_block.vgate_cnt[15]_i_1_n_0 u2/WB_block.vgate_cnt_reg[9]/CE}, {WB_block.vgate_cnt[9]_i_1_n_0 u2/WB_block.vgate_cnt_reg[9]/D}, {<const0> u2/WB_block.vgate_cnt_reg[9]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[10] - 
nets: {u2/WB_block.vmemA_reg[10] u2/WB_block.vmemA_reg[10]/Q}, {CLK_I u2/WB_block.vmemA_reg[10]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[10]/CE}, {WB_block.vmemA_reg[10]_i_1_n_7 u2/WB_block.vmemA_reg[10]/D}, {<const0> u2/WB_block.vmemA_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[11] - 
nets: {u2/WB_block.vmemA_reg[11] u2/WB_block.vmemA_reg[11]/Q}, {CLK_I u2/WB_block.vmemA_reg[11]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[11]/CE}, {WB_block.vmemA_reg[10]_i_1_n_6 u2/WB_block.vmemA_reg[11]/D}, {<const0> u2/WB_block.vmemA_reg[11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[12] - 
nets: {u2/WB_block.vmemA_reg[12] u2/WB_block.vmemA_reg[12]/Q}, {CLK_I u2/WB_block.vmemA_reg[12]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[12]/CE}, {WB_block.vmemA_reg[10]_i_1_n_5 u2/WB_block.vmemA_reg[12]/D}, {<const0> u2/WB_block.vmemA_reg[12]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[13] - 
nets: {u2/WB_block.vmemA_reg[13] u2/WB_block.vmemA_reg[13]/Q}, {CLK_I u2/WB_block.vmemA_reg[13]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[13]/CE}, {WB_block.vmemA_reg[10]_i_1_n_4 u2/WB_block.vmemA_reg[13]/D}, {<const0> u2/WB_block.vmemA_reg[13]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[14] - 
nets: {u2/WB_block.vmemA_reg[14] u2/WB_block.vmemA_reg[14]/Q}, {CLK_I u2/WB_block.vmemA_reg[14]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[14]/CE}, {WB_block.vmemA_reg[14]_i_1_n_7 u2/WB_block.vmemA_reg[14]/D}, {<const0> u2/WB_block.vmemA_reg[14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[15] - 
nets: {u2/WB_block.vmemA_reg[15] u2/WB_block.vmemA_reg[15]/Q}, {CLK_I u2/WB_block.vmemA_reg[15]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[15]/CE}, {WB_block.vmemA_reg[14]_i_1_n_6 u2/WB_block.vmemA_reg[15]/D}, {<const0> u2/WB_block.vmemA_reg[15]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[16] - 
nets: {u2/WB_block.vmemA_reg[16] u2/WB_block.vmemA_reg[16]/Q}, {CLK_I u2/WB_block.vmemA_reg[16]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[16]/CE}, {WB_block.vmemA_reg[14]_i_1_n_5 u2/WB_block.vmemA_reg[16]/D}, {<const0> u2/WB_block.vmemA_reg[16]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[17] - 
nets: {u2/WB_block.vmemA_reg[17] u2/WB_block.vmemA_reg[17]/Q}, {CLK_I u2/WB_block.vmemA_reg[17]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[17]/CE}, {WB_block.vmemA_reg[14]_i_1_n_4 u2/WB_block.vmemA_reg[17]/D}, {<const0> u2/WB_block.vmemA_reg[17]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[18] - 
nets: {u2/WB_block.vmemA_reg[18] u2/WB_block.vmemA_reg[18]/Q}, {CLK_I u2/WB_block.vmemA_reg[18]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[18]/CE}, {WB_block.vmemA_reg[18]_i_1_n_7 u2/WB_block.vmemA_reg[18]/D}, {<const0> u2/WB_block.vmemA_reg[18]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[19] - 
nets: {u2/WB_block.vmemA_reg[19] u2/WB_block.vmemA_reg[19]/Q}, {CLK_I u2/WB_block.vmemA_reg[19]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[19]/CE}, {WB_block.vmemA_reg[18]_i_1_n_6 u2/WB_block.vmemA_reg[19]/D}, {<const0> u2/WB_block.vmemA_reg[19]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[20] - 
nets: {u2/WB_block.vmemA_reg[20] u2/WB_block.vmemA_reg[20]/Q}, {CLK_I u2/WB_block.vmemA_reg[20]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[20]/CE}, {WB_block.vmemA_reg[18]_i_1_n_5 u2/WB_block.vmemA_reg[20]/D}, {<const0> u2/WB_block.vmemA_reg[20]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[21] - 
nets: {u2/WB_block.vmemA_reg[21] u2/WB_block.vmemA_reg[21]/Q}, {CLK_I u2/WB_block.vmemA_reg[21]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[21]/CE}, {WB_block.vmemA_reg[18]_i_1_n_4 u2/WB_block.vmemA_reg[21]/D}, {<const0> u2/WB_block.vmemA_reg[21]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[22] - 
nets: {u2/WB_block.vmemA_reg[22] u2/WB_block.vmemA_reg[22]/Q}, {CLK_I u2/WB_block.vmemA_reg[22]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[22]/CE}, {WB_block.vmemA_reg[22]_i_1_n_7 u2/WB_block.vmemA_reg[22]/D}, {<const0> u2/WB_block.vmemA_reg[22]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[23] - 
nets: {u2/WB_block.vmemA_reg[23] u2/WB_block.vmemA_reg[23]/Q}, {CLK_I u2/WB_block.vmemA_reg[23]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[23]/CE}, {WB_block.vmemA_reg[22]_i_1_n_6 u2/WB_block.vmemA_reg[23]/D}, {<const0> u2/WB_block.vmemA_reg[23]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[24] - 
nets: {u2/WB_block.vmemA_reg[24] u2/WB_block.vmemA_reg[24]/Q}, {CLK_I u2/WB_block.vmemA_reg[24]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[24]/CE}, {WB_block.vmemA_reg[22]_i_1_n_5 u2/WB_block.vmemA_reg[24]/D}, {<const0> u2/WB_block.vmemA_reg[24]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[25] - 
nets: {u2/WB_block.vmemA_reg[25] u2/WB_block.vmemA_reg[25]/Q}, {CLK_I u2/WB_block.vmemA_reg[25]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[25]/CE}, {WB_block.vmemA_reg[22]_i_1_n_4 u2/WB_block.vmemA_reg[25]/D}, {<const0> u2/WB_block.vmemA_reg[25]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[26] - 
nets: {u2/WB_block.vmemA_reg[26] u2/WB_block.vmemA_reg[26]/Q}, {CLK_I u2/WB_block.vmemA_reg[26]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[26]/CE}, {WB_block.vmemA_reg[26]_i_1_n_7 u2/WB_block.vmemA_reg[26]/D}, {<const0> u2/WB_block.vmemA_reg[26]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[27] - 
nets: {u2/WB_block.vmemA_reg[27] u2/WB_block.vmemA_reg[27]/Q}, {CLK_I u2/WB_block.vmemA_reg[27]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[27]/CE}, {WB_block.vmemA_reg[26]_i_1_n_6 u2/WB_block.vmemA_reg[27]/D}, {<const0> u2/WB_block.vmemA_reg[27]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[28] - 
nets: {u2/WB_block.vmemA_reg[28] u2/WB_block.vmemA_reg[28]/Q}, {CLK_I u2/WB_block.vmemA_reg[28]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[28]/CE}, {WB_block.vmemA_reg[26]_i_1_n_5 u2/WB_block.vmemA_reg[28]/D}, {<const0> u2/WB_block.vmemA_reg[28]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[29] - 
nets: {u2/WB_block.vmemA_reg[29] u2/WB_block.vmemA_reg[29]/Q}, {CLK_I u2/WB_block.vmemA_reg[29]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[29]/CE}, {WB_block.vmemA_reg[26]_i_1_n_4 u2/WB_block.vmemA_reg[29]/D}, {<const0> u2/WB_block.vmemA_reg[29]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[2] - 
nets: {u2/WB_block.vmemA_reg[2] u2/WB_block.vmemA_reg[2]/Q}, {CLK_I u2/WB_block.vmemA_reg[2]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[2]/CE}, {WB_block.vmemA_reg[2]_i_2_n_7 u2/WB_block.vmemA_reg[2]/D}, {<const0> u2/WB_block.vmemA_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[30] - 
nets: {u2/WB_block.vmemA_reg[30] u2/WB_block.vmemA_reg[30]/Q}, {CLK_I u2/WB_block.vmemA_reg[30]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[30]/CE}, {WB_block.vmemA_reg[30]_i_1_n_7 u2/WB_block.vmemA_reg[30]/D}, {<const0> u2/WB_block.vmemA_reg[30]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[31] - 
nets: {u2/WB_block.vmemA_reg[31] u2/WB_block.vmemA_reg[31]/Q}, {CLK_I u2/WB_block.vmemA_reg[31]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[31]/CE}, {WB_block.vmemA_reg[30]_i_1_n_6 u2/WB_block.vmemA_reg[31]/D}, {<const0> u2/WB_block.vmemA_reg[31]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[3] - 
nets: {u2/WB_block.vmemA_reg[3] u2/WB_block.vmemA_reg[3]/Q}, {CLK_I u2/WB_block.vmemA_reg[3]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[3]/CE}, {WB_block.vmemA_reg[2]_i_2_n_6 u2/WB_block.vmemA_reg[3]/D}, {<const0> u2/WB_block.vmemA_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[4] - 
nets: {u2/WB_block.vmemA_reg[4] u2/WB_block.vmemA_reg[4]/Q}, {CLK_I u2/WB_block.vmemA_reg[4]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[4]/CE}, {WB_block.vmemA_reg[2]_i_2_n_5 u2/WB_block.vmemA_reg[4]/D}, {<const0> u2/WB_block.vmemA_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[5] - 
nets: {u2/WB_block.vmemA_reg[5] u2/WB_block.vmemA_reg[5]/Q}, {CLK_I u2/WB_block.vmemA_reg[5]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[5]/CE}, {WB_block.vmemA_reg[2]_i_2_n_4 u2/WB_block.vmemA_reg[5]/D}, {<const0> u2/WB_block.vmemA_reg[5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[6] - 
nets: {u2/WB_block.vmemA_reg[6] u2/WB_block.vmemA_reg[6]/Q}, {CLK_I u2/WB_block.vmemA_reg[6]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[6]/CE}, {WB_block.vmemA_reg[6]_i_1_n_7 u2/WB_block.vmemA_reg[6]/D}, {<const0> u2/WB_block.vmemA_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[7] - 
nets: {u2/WB_block.vmemA_reg[7] u2/WB_block.vmemA_reg[7]/Q}, {CLK_I u2/WB_block.vmemA_reg[7]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[7]/CE}, {WB_block.vmemA_reg[6]_i_1_n_6 u2/WB_block.vmemA_reg[7]/D}, {<const0> u2/WB_block.vmemA_reg[7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[8] - 
nets: {u2/WB_block.vmemA_reg[8] u2/WB_block.vmemA_reg[8]/Q}, {CLK_I u2/WB_block.vmemA_reg[8]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[8]/CE}, {WB_block.vmemA_reg[6]_i_1_n_5 u2/WB_block.vmemA_reg[8]/D}, {<const0> u2/WB_block.vmemA_reg[8]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmemA_reg[9] - 
nets: {u2/WB_block.vmemA_reg[9] u2/WB_block.vmemA_reg[9]/Q}, {CLK_I u2/WB_block.vmemA_reg[9]/C}, {WB_block.vmemA[2]_i_1_n_0 u2/WB_block.vmemA_reg[9]/CE}, {WB_block.vmemA_reg[6]_i_1_n_4 u2/WB_block.vmemA_reg[9]/D}, {<const0> u2/WB_block.vmemA_reg[9]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/WB_block.vmem_acc_reg - 
nets: {u2/vmem_acc u2/WB_block.vmem_acc_reg/Q}, {CLK_I u2/WB_block.vmem_acc_reg/C}, {<const1> u2/WB_block.vmem_acc_reg/CE}, {u2/vmem_acc0 u2/WB_block.vmem_acc_reg/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/WB_block.vmem_acc_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[0] - 
nets: {u2/color_proc/DataBuffer_reg_n_0_[0] u2/color_proc/DataBuffer_reg[0]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[0]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[0]/CE}, {u2/pixelbuf_q[0] u2/color_proc/DataBuffer_reg[0]/D}, {<const0> u2/color_proc/DataBuffer_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[10] - 
nets: {u2/color_proc/DataBuffer_reg_n_0_[10] u2/color_proc/DataBuffer_reg[10]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[10]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[10]/CE}, {u2/pixelbuf_q[10] u2/color_proc/DataBuffer_reg[10]/D}, {<const0> u2/color_proc/DataBuffer_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[11] - 
nets: {u2/color_proc/p_3_in[3] u2/color_proc/DataBuffer_reg[11]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[11]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[11]/CE}, {u2/pixelbuf_q[11] u2/color_proc/DataBuffer_reg[11]/D}, {<const0> u2/color_proc/DataBuffer_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[12] - 
nets: {u2/color_proc/p_3_in[4] u2/color_proc/DataBuffer_reg[12]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[12]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[12]/CE}, {u2/pixelbuf_q[12] u2/color_proc/DataBuffer_reg[12]/D}, {<const0> u2/color_proc/DataBuffer_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[13] - 
nets: {u2/color_proc/p_3_in[5] u2/color_proc/DataBuffer_reg[13]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[13]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[13]/CE}, {u2/pixelbuf_q[13] u2/color_proc/DataBuffer_reg[13]/D}, {<const0> u2/color_proc/DataBuffer_reg[13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[14] - 
nets: {u2/color_proc/p_3_in[6] u2/color_proc/DataBuffer_reg[14]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[14]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[14]/CE}, {u2/pixelbuf_q[14] u2/color_proc/DataBuffer_reg[14]/D}, {<const0> u2/color_proc/DataBuffer_reg[14]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[15] - 
nets: {u2/color_proc/p_3_in[7] u2/color_proc/DataBuffer_reg[15]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[15]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[15]/CE}, {u2/pixelbuf_q[15] u2/color_proc/DataBuffer_reg[15]/D}, {<const0> u2/color_proc/DataBuffer_reg[15]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[16] - 
nets: {u2/color_proc/p_0_in[0] u2/color_proc/DataBuffer_reg[16]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[16]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[16]/CE}, {u2/pixelbuf_q[16] u2/color_proc/DataBuffer_reg[16]/D}, {<const0> u2/color_proc/DataBuffer_reg[16]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[17] - 
nets: {u2/color_proc/p_0_in[1] u2/color_proc/DataBuffer_reg[17]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[17]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[17]/CE}, {u2/pixelbuf_q[17] u2/color_proc/DataBuffer_reg[17]/D}, {<const0> u2/color_proc/DataBuffer_reg[17]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[18] - 
nets: {u2/color_proc/p_0_in[2] u2/color_proc/DataBuffer_reg[18]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[18]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[18]/CE}, {u2/pixelbuf_q[18] u2/color_proc/DataBuffer_reg[18]/D}, {<const0> u2/color_proc/DataBuffer_reg[18]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[19] - 
nets: {u2/color_proc/p_0_in[3] u2/color_proc/DataBuffer_reg[19]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[19]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[19]/CE}, {u2/pixelbuf_q[19] u2/color_proc/DataBuffer_reg[19]/D}, {<const0> u2/color_proc/DataBuffer_reg[19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[1] - 
nets: {u2/color_proc/DataBuffer_reg_n_0_[1] u2/color_proc/DataBuffer_reg[1]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[1]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[1]/CE}, {u2/pixelbuf_q[1] u2/color_proc/DataBuffer_reg[1]/D}, {<const0> u2/color_proc/DataBuffer_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[20] - 
nets: {u2/color_proc/p_0_in[4] u2/color_proc/DataBuffer_reg[20]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[20]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[20]/CE}, {u2/pixelbuf_q[20] u2/color_proc/DataBuffer_reg[20]/D}, {<const0> u2/color_proc/DataBuffer_reg[20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[21] - 
nets: {u2/color_proc/p_0_in[5] u2/color_proc/DataBuffer_reg[21]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[21]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[21]/CE}, {u2/pixelbuf_q[21] u2/color_proc/DataBuffer_reg[21]/D}, {<const0> u2/color_proc/DataBuffer_reg[21]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[22] - 
nets: {u2/color_proc/p_0_in[6] u2/color_proc/DataBuffer_reg[22]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[22]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[22]/CE}, {u2/pixelbuf_q[22] u2/color_proc/DataBuffer_reg[22]/D}, {<const0> u2/color_proc/DataBuffer_reg[22]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[23] - 
nets: {u2/color_proc/p_0_in[7] u2/color_proc/DataBuffer_reg[23]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[23]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[23]/CE}, {u2/pixelbuf_q[23] u2/color_proc/DataBuffer_reg[23]/D}, {<const0> u2/color_proc/DataBuffer_reg[23]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[24] - 
nets: {u2/color_proc/p_2_in[0] u2/color_proc/DataBuffer_reg[24]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[24]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[24]/CE}, {u2/pixelbuf_q[24] u2/color_proc/DataBuffer_reg[24]/D}, {<const0> u2/color_proc/DataBuffer_reg[24]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[25] - 
nets: {u2/color_proc/p_2_in[1] u2/color_proc/DataBuffer_reg[25]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[25]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[25]/CE}, {u2/pixelbuf_q[25] u2/color_proc/DataBuffer_reg[25]/D}, {<const0> u2/color_proc/DataBuffer_reg[25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[26] - 
nets: {u2/color_proc/p_2_in[2] u2/color_proc/DataBuffer_reg[26]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[26]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[26]/CE}, {u2/pixelbuf_q[26] u2/color_proc/DataBuffer_reg[26]/D}, {<const0> u2/color_proc/DataBuffer_reg[26]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[27] - 
nets: {u2/color_proc/p_2_in[3] u2/color_proc/DataBuffer_reg[27]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[27]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[27]/CE}, {u2/pixelbuf_q[27] u2/color_proc/DataBuffer_reg[27]/D}, {<const0> u2/color_proc/DataBuffer_reg[27]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[28] - 
nets: {u2/color_proc/p_2_in[4] u2/color_proc/DataBuffer_reg[28]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[28]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[28]/CE}, {u2/pixelbuf_q[28] u2/color_proc/DataBuffer_reg[28]/D}, {<const0> u2/color_proc/DataBuffer_reg[28]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[29] - 
nets: {u2/color_proc/p_2_in[5] u2/color_proc/DataBuffer_reg[29]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[29]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[29]/CE}, {u2/pixelbuf_q[29] u2/color_proc/DataBuffer_reg[29]/D}, {<const0> u2/color_proc/DataBuffer_reg[29]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[2] - 
nets: {u2/color_proc/DataBuffer_reg_n_0_[2] u2/color_proc/DataBuffer_reg[2]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[2]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[2]/CE}, {u2/pixelbuf_q[2] u2/color_proc/DataBuffer_reg[2]/D}, {<const0> u2/color_proc/DataBuffer_reg[2]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[30] - 
nets: {u2/color_proc/p_2_in[6] u2/color_proc/DataBuffer_reg[30]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[30]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[30]/CE}, {u2/pixelbuf_q[30] u2/color_proc/DataBuffer_reg[30]/D}, {<const0> u2/color_proc/DataBuffer_reg[30]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[31] - 
nets: {u2/color_proc/p_2_in[7] u2/color_proc/DataBuffer_reg[31]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[31]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[31]/CE}, {u2/pixelbuf_q[31] u2/color_proc/DataBuffer_reg[31]/D}, {<const0> u2/color_proc/DataBuffer_reg[31]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[3] - 
nets: {u2/color_proc/DataBuffer_reg_n_0_[3] u2/color_proc/DataBuffer_reg[3]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[3]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[3]/CE}, {u2/pixelbuf_q[3] u2/color_proc/DataBuffer_reg[3]/D}, {<const0> u2/color_proc/DataBuffer_reg[3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[4] - 
nets: {u2/color_proc/DataBuffer_reg_n_0_[4] u2/color_proc/DataBuffer_reg[4]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[4]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[4]/CE}, {u2/pixelbuf_q[4] u2/color_proc/DataBuffer_reg[4]/D}, {<const0> u2/color_proc/DataBuffer_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[5] - 
nets: {u2/color_proc/DataBuffer_reg_n_0_[5] u2/color_proc/DataBuffer_reg[5]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[5]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[5]/CE}, {u2/pixelbuf_q[5] u2/color_proc/DataBuffer_reg[5]/D}, {<const0> u2/color_proc/DataBuffer_reg[5]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[6] - 
nets: {u2/color_proc/DataBuffer_reg_n_0_[6] u2/color_proc/DataBuffer_reg[6]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[6]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[6]/CE}, {u2/pixelbuf_q[6] u2/color_proc/DataBuffer_reg[6]/D}, {<const0> u2/color_proc/DataBuffer_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[7] - 
nets: {u2/color_proc/DataBuffer_reg_n_0_[7] u2/color_proc/DataBuffer_reg[7]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[7]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[7]/CE}, {u2/pixelbuf_q[7] u2/color_proc/DataBuffer_reg[7]/D}, {<const0> u2/color_proc/DataBuffer_reg[7]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[8] - 
nets: {u2/color_proc/DataBuffer_reg_n_0_[8] u2/color_proc/DataBuffer_reg[8]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[8]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[8]/CE}, {u2/pixelbuf_q[8] u2/color_proc/DataBuffer_reg[8]/D}, {<const0> u2/color_proc/DataBuffer_reg[8]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/DataBuffer_reg[9] - 
nets: {u2/color_proc/DataBuffer_reg_n_0_[9] u2/color_proc/DataBuffer_reg[9]/Q}, {CLK_I u2/color_proc/DataBuffer_reg[9]/C}, {u2/pixelbuf_rreq u2/color_proc/DataBuffer_reg[9]/CE}, {u2/pixelbuf_q[9] u2/color_proc/DataBuffer_reg[9]/D}, {<const0> u2/color_proc/DataBuffer_reg[9]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/FSM_sequential_statemachine.c_state_reg[0] - 
nets: {u2/color_proc/c_state[0] u2/color_proc/FSM_sequential_statemachine.c_state_reg[0]/Q}, {CLK_I u2/color_proc/FSM_sequential_statemachine.c_state_reg[0]/C}, {<const1> u2/color_proc/FSM_sequential_statemachine.c_state_reg[0]/CE}, {FSM_sequential_statemachine.c_state[0]_i_1_n_0 u2/color_proc/FSM_sequential_statemachine.c_state_reg[0]/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/color_proc/FSM_sequential_statemachine.c_state_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X65Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/FSM_sequential_statemachine.c_state_reg[1] - 
nets: {u2/color_proc/c_state[1] u2/color_proc/FSM_sequential_statemachine.c_state_reg[1]/Q}, {CLK_I u2/color_proc/FSM_sequential_statemachine.c_state_reg[1]/C}, {<const1> u2/color_proc/FSM_sequential_statemachine.c_state_reg[1]/CE}, {FSM_sequential_statemachine.c_state[1]_i_1_n_0 u2/color_proc/FSM_sequential_statemachine.c_state_reg[1]/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/color_proc/FSM_sequential_statemachine.c_state_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X65Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/FSM_sequential_statemachine.c_state_reg[2] - 
nets: {u2/color_proc/c_state[2] u2/color_proc/FSM_sequential_statemachine.c_state_reg[2]/Q}, {CLK_I u2/color_proc/FSM_sequential_statemachine.c_state_reg[2]/C}, {<const1> u2/color_proc/FSM_sequential_statemachine.c_state_reg[2]/CE}, {FSM_sequential_statemachine.c_state[2]_i_2_n_0 u2/color_proc/FSM_sequential_statemachine.c_state_reg[2]/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/color_proc/FSM_sequential_statemachine.c_state_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X64Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/colcnt_reg[0] - 
nets: {u2/colcnt[0] u2/color_proc/colcnt_reg[0]/Q}, {CLK_I u2/color_proc/colcnt_reg[0]/C}, {<const1> u2/color_proc/colcnt_reg[0]/CE}, {color_proc/colcnt[0]_i_1_n_0 u2/color_proc/colcnt_reg[0]/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/color_proc/colcnt_reg[0]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X63Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

u2/color_proc/colcnt_reg[1] - 
nets: {u2/colcnt[1] u2/color_proc/colcnt_reg[1]/Q}, {CLK_I u2/color_proc/colcnt_reg[1]/C}, {<const1> u2/color_proc/colcnt_reg[1]/CE}, {color_proc/colcnt[1]_i_1_n_0 u2/color_proc/colcnt_reg[1]/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/color_proc/colcnt_reg[1]/S}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X63Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

u2/color_proc/statemachine.B_reg[0] - 
nets: {u2/B[0] u2/color_proc/statemachine.B_reg[0]/Q}, {CLK_I u2/color_proc/statemachine.B_reg[0]/C}, {<const1> u2/color_proc/statemachine.B_reg[0]/CE}, {u2/color_proc/iB[0] u2/color_proc/statemachine.B_reg[0]/D}, {<const0> u2/color_proc/statemachine.B_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.B_reg[1] - 
nets: {u2/B[1] u2/color_proc/statemachine.B_reg[1]/Q}, {CLK_I u2/color_proc/statemachine.B_reg[1]/C}, {<const1> u2/color_proc/statemachine.B_reg[1]/CE}, {u2/color_proc/iB[1] u2/color_proc/statemachine.B_reg[1]/D}, {<const0> u2/color_proc/statemachine.B_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.B_reg[2] - 
nets: {u2/B[2] u2/color_proc/statemachine.B_reg[2]/Q}, {CLK_I u2/color_proc/statemachine.B_reg[2]/C}, {<const1> u2/color_proc/statemachine.B_reg[2]/CE}, {u2/color_proc/iB[2] u2/color_proc/statemachine.B_reg[2]/D}, {<const0> u2/color_proc/statemachine.B_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.B_reg[3] - 
nets: {u2/B[3] u2/color_proc/statemachine.B_reg[3]/Q}, {CLK_I u2/color_proc/statemachine.B_reg[3]/C}, {<const1> u2/color_proc/statemachine.B_reg[3]/CE}, {u2/color_proc/iB[3] u2/color_proc/statemachine.B_reg[3]/D}, {<const0> u2/color_proc/statemachine.B_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.B_reg[4] - 
nets: {u2/B[4] u2/color_proc/statemachine.B_reg[4]/Q}, {CLK_I u2/color_proc/statemachine.B_reg[4]/C}, {<const1> u2/color_proc/statemachine.B_reg[4]/CE}, {u2/color_proc/iB[4] u2/color_proc/statemachine.B_reg[4]/D}, {<const0> u2/color_proc/statemachine.B_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.B_reg[5] - 
nets: {u2/B[5] u2/color_proc/statemachine.B_reg[5]/Q}, {CLK_I u2/color_proc/statemachine.B_reg[5]/C}, {<const1> u2/color_proc/statemachine.B_reg[5]/CE}, {u2/color_proc/iB[5] u2/color_proc/statemachine.B_reg[5]/D}, {<const0> u2/color_proc/statemachine.B_reg[5]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.B_reg[6] - 
nets: {u2/B[6] u2/color_proc/statemachine.B_reg[6]/Q}, {CLK_I u2/color_proc/statemachine.B_reg[6]/C}, {<const1> u2/color_proc/statemachine.B_reg[6]/CE}, {u2/color_proc/iB[6] u2/color_proc/statemachine.B_reg[6]/D}, {<const0> u2/color_proc/statemachine.B_reg[6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.B_reg[7] - 
nets: {u2/B[7] u2/color_proc/statemachine.B_reg[7]/Q}, {CLK_I u2/color_proc/statemachine.B_reg[7]/C}, {<const1> u2/color_proc/statemachine.B_reg[7]/CE}, {u2/color_proc/iB[7] u2/color_proc/statemachine.B_reg[7]/D}, {<const0> u2/color_proc/statemachine.B_reg[7]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ba_reg[0] - 
nets: {u2/Ba[0] u2/color_proc/statemachine.Ba_reg[0]/Q}, {CLK_I u2/color_proc/statemachine.Ba_reg[0]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ba_reg[0]/CE}, {statemachine.Ba[0]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[0]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ba_reg[1] - 
nets: {u2/Ba[1] u2/color_proc/statemachine.Ba_reg[1]/Q}, {CLK_I u2/color_proc/statemachine.Ba_reg[1]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ba_reg[1]/CE}, {statemachine.Ba[1]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[1]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ba_reg[2] - 
nets: {u2/Ba[2] u2/color_proc/statemachine.Ba_reg[2]/Q}, {CLK_I u2/color_proc/statemachine.Ba_reg[2]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ba_reg[2]/CE}, {statemachine.Ba[2]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[2]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ba_reg[3] - 
nets: {u2/Ba[3] u2/color_proc/statemachine.Ba_reg[3]/Q}, {CLK_I u2/color_proc/statemachine.Ba_reg[3]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ba_reg[3]/CE}, {statemachine.Ba[3]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[3]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ba_reg[4] - 
nets: {u2/Ba[4] u2/color_proc/statemachine.Ba_reg[4]/Q}, {CLK_I u2/color_proc/statemachine.Ba_reg[4]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ba_reg[4]/CE}, {statemachine.Ba[4]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[4]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[4]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ba_reg[5] - 
nets: {u2/Ba[5] u2/color_proc/statemachine.Ba_reg[5]/Q}, {CLK_I u2/color_proc/statemachine.Ba_reg[5]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ba_reg[5]/CE}, {statemachine.Ba[5]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[5]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ba_reg[6] - 
nets: {u2/Ba[6] u2/color_proc/statemachine.Ba_reg[6]/Q}, {CLK_I u2/color_proc/statemachine.Ba_reg[6]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ba_reg[6]/CE}, {statemachine.Ba[6]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[6]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ba_reg[7] - 
nets: {u2/Ba[7] u2/color_proc/statemachine.Ba_reg[7]/Q}, {CLK_I u2/color_proc/statemachine.Ba_reg[7]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ba_reg[7]/CE}, {statemachine.Ba[7]_i_3_n_0 u2/color_proc/statemachine.Ba_reg[7]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ba_reg[7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.G_reg[0] - 
nets: {u2/G[0] u2/color_proc/statemachine.G_reg[0]/Q}, {CLK_I u2/color_proc/statemachine.G_reg[0]/C}, {<const1> u2/color_proc/statemachine.G_reg[0]/CE}, {u2/color_proc/iG[0] u2/color_proc/statemachine.G_reg[0]/D}, {<const0> u2/color_proc/statemachine.G_reg[0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.G_reg[1] - 
nets: {u2/G[1] u2/color_proc/statemachine.G_reg[1]/Q}, {CLK_I u2/color_proc/statemachine.G_reg[1]/C}, {<const1> u2/color_proc/statemachine.G_reg[1]/CE}, {u2/color_proc/iG[1] u2/color_proc/statemachine.G_reg[1]/D}, {<const0> u2/color_proc/statemachine.G_reg[1]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.G_reg[2] - 
nets: {u2/G[2] u2/color_proc/statemachine.G_reg[2]/Q}, {CLK_I u2/color_proc/statemachine.G_reg[2]/C}, {<const1> u2/color_proc/statemachine.G_reg[2]/CE}, {u2/color_proc/iG[2] u2/color_proc/statemachine.G_reg[2]/D}, {<const0> u2/color_proc/statemachine.G_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.G_reg[3] - 
nets: {u2/G[3] u2/color_proc/statemachine.G_reg[3]/Q}, {CLK_I u2/color_proc/statemachine.G_reg[3]/C}, {<const1> u2/color_proc/statemachine.G_reg[3]/CE}, {u2/color_proc/iG[3] u2/color_proc/statemachine.G_reg[3]/D}, {<const0> u2/color_proc/statemachine.G_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.G_reg[4] - 
nets: {u2/G[4] u2/color_proc/statemachine.G_reg[4]/Q}, {CLK_I u2/color_proc/statemachine.G_reg[4]/C}, {<const1> u2/color_proc/statemachine.G_reg[4]/CE}, {u2/color_proc/iG[4] u2/color_proc/statemachine.G_reg[4]/D}, {<const0> u2/color_proc/statemachine.G_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.G_reg[5] - 
nets: {u2/G[5] u2/color_proc/statemachine.G_reg[5]/Q}, {CLK_I u2/color_proc/statemachine.G_reg[5]/C}, {<const1> u2/color_proc/statemachine.G_reg[5]/CE}, {u2/color_proc/iG[5] u2/color_proc/statemachine.G_reg[5]/D}, {<const0> u2/color_proc/statemachine.G_reg[5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.G_reg[6] - 
nets: {u2/G[6] u2/color_proc/statemachine.G_reg[6]/Q}, {CLK_I u2/color_proc/statemachine.G_reg[6]/C}, {<const1> u2/color_proc/statemachine.G_reg[6]/CE}, {u2/color_proc/iG[6] u2/color_proc/statemachine.G_reg[6]/D}, {<const0> u2/color_proc/statemachine.G_reg[6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.G_reg[7] - 
nets: {u2/G[7] u2/color_proc/statemachine.G_reg[7]/Q}, {CLK_I u2/color_proc/statemachine.G_reg[7]/C}, {<const1> u2/color_proc/statemachine.G_reg[7]/CE}, {u2/color_proc/iG[7] u2/color_proc/statemachine.G_reg[7]/D}, {<const0> u2/color_proc/statemachine.G_reg[7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ga_reg[0] - 
nets: {u2/Ga[0] u2/color_proc/statemachine.Ga_reg[0]/Q}, {CLK_I u2/color_proc/statemachine.Ga_reg[0]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ga_reg[0]/CE}, {statemachine.Ga[0]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[0]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ga_reg[1] - 
nets: {u2/Ga[1] u2/color_proc/statemachine.Ga_reg[1]/Q}, {CLK_I u2/color_proc/statemachine.Ga_reg[1]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ga_reg[1]/CE}, {statemachine.Ga[1]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[1]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ga_reg[2] - 
nets: {u2/Ga[2] u2/color_proc/statemachine.Ga_reg[2]/Q}, {CLK_I u2/color_proc/statemachine.Ga_reg[2]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ga_reg[2]/CE}, {statemachine.Ga[2]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[2]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ga_reg[3] - 
nets: {u2/Ga[3] u2/color_proc/statemachine.Ga_reg[3]/Q}, {CLK_I u2/color_proc/statemachine.Ga_reg[3]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ga_reg[3]/CE}, {statemachine.Ga[3]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[3]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ga_reg[4] - 
nets: {u2/Ga[4] u2/color_proc/statemachine.Ga_reg[4]/Q}, {CLK_I u2/color_proc/statemachine.Ga_reg[4]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ga_reg[4]/CE}, {statemachine.Ga[4]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[4]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ga_reg[5] - 
nets: {u2/Ga[5] u2/color_proc/statemachine.Ga_reg[5]/Q}, {CLK_I u2/color_proc/statemachine.Ga_reg[5]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ga_reg[5]/CE}, {statemachine.Ga[5]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[5]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ga_reg[6] - 
nets: {u2/Ga[6] u2/color_proc/statemachine.Ga_reg[6]/Q}, {CLK_I u2/color_proc/statemachine.Ga_reg[6]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ga_reg[6]/CE}, {statemachine.Ga[6]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[6]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ga_reg[7] - 
nets: {u2/Ga[7] u2/color_proc/statemachine.Ga_reg[7]/Q}, {CLK_I u2/color_proc/statemachine.Ga_reg[7]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ga_reg[7]/CE}, {statemachine.Ga[7]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[7]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ga_reg[7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.RGB_fifo_wreq_reg - 
nets: {u2/RGBbuf_wreq u2/color_proc/statemachine.RGB_fifo_wreq_reg/Q}, {CLK_I u2/color_proc/statemachine.RGB_fifo_wreq_reg/C}, {<const1> u2/color_proc/statemachine.RGB_fifo_wreq_reg/CE}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.RGB_fifo_wreq_reg/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/color_proc/statemachine.RGB_fifo_wreq_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.R_reg[0] - 
nets: {u2/R[0] u2/color_proc/statemachine.R_reg[0]/Q}, {CLK_I u2/color_proc/statemachine.R_reg[0]/C}, {<const1> u2/color_proc/statemachine.R_reg[0]/CE}, {u2/color_proc/iR[0] u2/color_proc/statemachine.R_reg[0]/D}, {<const0> u2/color_proc/statemachine.R_reg[0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.R_reg[1] - 
nets: {u2/R[1] u2/color_proc/statemachine.R_reg[1]/Q}, {CLK_I u2/color_proc/statemachine.R_reg[1]/C}, {<const1> u2/color_proc/statemachine.R_reg[1]/CE}, {u2/color_proc/iR[1] u2/color_proc/statemachine.R_reg[1]/D}, {<const0> u2/color_proc/statemachine.R_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.R_reg[2] - 
nets: {u2/R[2] u2/color_proc/statemachine.R_reg[2]/Q}, {CLK_I u2/color_proc/statemachine.R_reg[2]/C}, {<const1> u2/color_proc/statemachine.R_reg[2]/CE}, {u2/color_proc/iR[2] u2/color_proc/statemachine.R_reg[2]/D}, {<const0> u2/color_proc/statemachine.R_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.R_reg[3] - 
nets: {u2/R[3] u2/color_proc/statemachine.R_reg[3]/Q}, {CLK_I u2/color_proc/statemachine.R_reg[3]/C}, {<const1> u2/color_proc/statemachine.R_reg[3]/CE}, {u2/color_proc/iR[3] u2/color_proc/statemachine.R_reg[3]/D}, {<const0> u2/color_proc/statemachine.R_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.R_reg[4] - 
nets: {u2/R[4] u2/color_proc/statemachine.R_reg[4]/Q}, {CLK_I u2/color_proc/statemachine.R_reg[4]/C}, {<const1> u2/color_proc/statemachine.R_reg[4]/CE}, {u2/color_proc/iR[4] u2/color_proc/statemachine.R_reg[4]/D}, {<const0> u2/color_proc/statemachine.R_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.R_reg[5] - 
nets: {u2/R[5] u2/color_proc/statemachine.R_reg[5]/Q}, {CLK_I u2/color_proc/statemachine.R_reg[5]/C}, {<const1> u2/color_proc/statemachine.R_reg[5]/CE}, {u2/color_proc/iR[5] u2/color_proc/statemachine.R_reg[5]/D}, {<const0> u2/color_proc/statemachine.R_reg[5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.R_reg[6] - 
nets: {u2/R[6] u2/color_proc/statemachine.R_reg[6]/Q}, {CLK_I u2/color_proc/statemachine.R_reg[6]/C}, {<const1> u2/color_proc/statemachine.R_reg[6]/CE}, {u2/color_proc/iR[6] u2/color_proc/statemachine.R_reg[6]/D}, {<const0> u2/color_proc/statemachine.R_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.R_reg[7] - 
nets: {u2/R[7] u2/color_proc/statemachine.R_reg[7]/Q}, {CLK_I u2/color_proc/statemachine.R_reg[7]/C}, {<const1> u2/color_proc/statemachine.R_reg[7]/CE}, {u2/color_proc/iR[7] u2/color_proc/statemachine.R_reg[7]/D}, {<const0> u2/color_proc/statemachine.R_reg[7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ra_reg[0] - 
nets: {u2/Ra[0] u2/color_proc/statemachine.Ra_reg[0]/Q}, {CLK_I u2/color_proc/statemachine.Ra_reg[0]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ra_reg[0]/CE}, {statemachine.Ra[0]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[0]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[0]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ra_reg[1] - 
nets: {u2/Ra[1] u2/color_proc/statemachine.Ra_reg[1]/Q}, {CLK_I u2/color_proc/statemachine.Ra_reg[1]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ra_reg[1]/CE}, {statemachine.Ra[1]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[1]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ra_reg[2] - 
nets: {u2/Ra[2] u2/color_proc/statemachine.Ra_reg[2]/Q}, {CLK_I u2/color_proc/statemachine.Ra_reg[2]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ra_reg[2]/CE}, {statemachine.Ra[2]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[2]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[2]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ra_reg[3] - 
nets: {u2/Ra[3] u2/color_proc/statemachine.Ra_reg[3]/Q}, {CLK_I u2/color_proc/statemachine.Ra_reg[3]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ra_reg[3]/CE}, {statemachine.Ra[3]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[3]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ra_reg[4] - 
nets: {u2/Ra[4] u2/color_proc/statemachine.Ra_reg[4]/Q}, {CLK_I u2/color_proc/statemachine.Ra_reg[4]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ra_reg[4]/CE}, {statemachine.Ra[4]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[4]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[4]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ra_reg[5] - 
nets: {u2/Ra[5] u2/color_proc/statemachine.Ra_reg[5]/Q}, {CLK_I u2/color_proc/statemachine.Ra_reg[5]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ra_reg[5]/CE}, {statemachine.Ra[5]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[5]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ra_reg[6] - 
nets: {u2/Ra[6] u2/color_proc/statemachine.Ra_reg[6]/Q}, {CLK_I u2/color_proc/statemachine.Ra_reg[6]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ra_reg[6]/CE}, {statemachine.Ra[6]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[6]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[6]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.Ra_reg[7] - 
nets: {u2/Ra[7] u2/color_proc/statemachine.Ra_reg[7]/Q}, {CLK_I u2/color_proc/statemachine.Ra_reg[7]/C}, {u2/color_proc/RGBbuf_wreq u2/color_proc/statemachine.Ra_reg[7]/CE}, {statemachine.Ra[7]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[7]/D}, {statemachine.Ba[7]_i_1_n_0 u2/color_proc/statemachine.Ra_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.clut_req_reg - 
nets: {u2/clut_req u2/color_proc/statemachine.clut_req_reg/Q}, {CLK_I u2/color_proc/statemachine.clut_req_reg/C}, {<const1> u2/color_proc/statemachine.clut_req_reg/CE}, {u2/color_proc/clut_acc u2/color_proc/statemachine.clut_req_reg/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/color_proc/statemachine.clut_req_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/color_proc/statemachine.pixel_buffer_rreq_reg - 
nets: {u2/pixelbuf_rreq u2/color_proc/statemachine.pixel_buffer_rreq_reg/Q}, {CLK_I u2/color_proc/statemachine.pixel_buffer_rreq_reg/C}, {<const1> u2/color_proc/statemachine.pixel_buffer_rreq_reg/CE}, {u2/color_proc/pixelbuf_rreq u2/color_proc/statemachine.pixel_buffer_rreq_reg/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/color_proc/statemachine.pixel_buffer_rreq_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/fill_RGBfifo_reg - 
nets: {u2/fill_RGBfifo u2/fill_RGBfifo_reg/Q}, {CLK_I u2/fill_RGBfifo_reg/C}, {<const1> u2/fill_RGBfifo_reg/CE}, {u2/fill_RGBfifo0 u2/fill_RGBfifo_reg/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u2/fill_RGBfifo_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[0] - 
nets: {u2/pixelbuf_q[0] u2/pixel_buf/Q_reg[0]/Q}, {CLK_I u2/pixel_buf/Q_reg[0]/C}, {<const1> u2/pixel_buf/Q_reg[0]/CE}, {p_0_out[0] u2/pixel_buf/Q_reg[0]/D}, {<const0> u2/pixel_buf/Q_reg[0]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[10] - 
nets: {u2/pixelbuf_q[10] u2/pixel_buf/Q_reg[10]/Q}, {CLK_I u2/pixel_buf/Q_reg[10]/C}, {<const1> u2/pixel_buf/Q_reg[10]/CE}, {p_0_out[10] u2/pixel_buf/Q_reg[10]/D}, {<const0> u2/pixel_buf/Q_reg[10]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[11] - 
nets: {u2/pixelbuf_q[11] u2/pixel_buf/Q_reg[11]/Q}, {CLK_I u2/pixel_buf/Q_reg[11]/C}, {<const1> u2/pixel_buf/Q_reg[11]/CE}, {p_0_out[11] u2/pixel_buf/Q_reg[11]/D}, {<const0> u2/pixel_buf/Q_reg[11]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[12] - 
nets: {u2/pixelbuf_q[12] u2/pixel_buf/Q_reg[12]/Q}, {CLK_I u2/pixel_buf/Q_reg[12]/C}, {<const1> u2/pixel_buf/Q_reg[12]/CE}, {p_0_out[12] u2/pixel_buf/Q_reg[12]/D}, {<const0> u2/pixel_buf/Q_reg[12]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[13] - 
nets: {u2/pixelbuf_q[13] u2/pixel_buf/Q_reg[13]/Q}, {CLK_I u2/pixel_buf/Q_reg[13]/C}, {<const1> u2/pixel_buf/Q_reg[13]/CE}, {p_0_out[13] u2/pixel_buf/Q_reg[13]/D}, {<const0> u2/pixel_buf/Q_reg[13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[14] - 
nets: {u2/pixelbuf_q[14] u2/pixel_buf/Q_reg[14]/Q}, {CLK_I u2/pixel_buf/Q_reg[14]/C}, {<const1> u2/pixel_buf/Q_reg[14]/CE}, {p_0_out[14] u2/pixel_buf/Q_reg[14]/D}, {<const0> u2/pixel_buf/Q_reg[14]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[15] - 
nets: {u2/pixelbuf_q[15] u2/pixel_buf/Q_reg[15]/Q}, {CLK_I u2/pixel_buf/Q_reg[15]/C}, {<const1> u2/pixel_buf/Q_reg[15]/CE}, {p_0_out[15] u2/pixel_buf/Q_reg[15]/D}, {<const0> u2/pixel_buf/Q_reg[15]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[16] - 
nets: {u2/pixelbuf_q[16] u2/pixel_buf/Q_reg[16]/Q}, {CLK_I u2/pixel_buf/Q_reg[16]/C}, {<const1> u2/pixel_buf/Q_reg[16]/CE}, {p_0_out[16] u2/pixel_buf/Q_reg[16]/D}, {<const0> u2/pixel_buf/Q_reg[16]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[17] - 
nets: {u2/pixelbuf_q[17] u2/pixel_buf/Q_reg[17]/Q}, {CLK_I u2/pixel_buf/Q_reg[17]/C}, {<const1> u2/pixel_buf/Q_reg[17]/CE}, {p_0_out[17] u2/pixel_buf/Q_reg[17]/D}, {<const0> u2/pixel_buf/Q_reg[17]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[18] - 
nets: {u2/pixelbuf_q[18] u2/pixel_buf/Q_reg[18]/Q}, {CLK_I u2/pixel_buf/Q_reg[18]/C}, {<const1> u2/pixel_buf/Q_reg[18]/CE}, {p_0_out[18] u2/pixel_buf/Q_reg[18]/D}, {<const0> u2/pixel_buf/Q_reg[18]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[19] - 
nets: {u2/pixelbuf_q[19] u2/pixel_buf/Q_reg[19]/Q}, {CLK_I u2/pixel_buf/Q_reg[19]/C}, {<const1> u2/pixel_buf/Q_reg[19]/CE}, {p_0_out[19] u2/pixel_buf/Q_reg[19]/D}, {<const0> u2/pixel_buf/Q_reg[19]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[1] - 
nets: {u2/pixelbuf_q[1] u2/pixel_buf/Q_reg[1]/Q}, {CLK_I u2/pixel_buf/Q_reg[1]/C}, {<const1> u2/pixel_buf/Q_reg[1]/CE}, {p_0_out[1] u2/pixel_buf/Q_reg[1]/D}, {<const0> u2/pixel_buf/Q_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[20] - 
nets: {u2/pixelbuf_q[20] u2/pixel_buf/Q_reg[20]/Q}, {CLK_I u2/pixel_buf/Q_reg[20]/C}, {<const1> u2/pixel_buf/Q_reg[20]/CE}, {p_0_out[20] u2/pixel_buf/Q_reg[20]/D}, {<const0> u2/pixel_buf/Q_reg[20]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[21] - 
nets: {u2/pixelbuf_q[21] u2/pixel_buf/Q_reg[21]/Q}, {CLK_I u2/pixel_buf/Q_reg[21]/C}, {<const1> u2/pixel_buf/Q_reg[21]/CE}, {p_0_out[21] u2/pixel_buf/Q_reg[21]/D}, {<const0> u2/pixel_buf/Q_reg[21]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[22] - 
nets: {u2/pixelbuf_q[22] u2/pixel_buf/Q_reg[22]/Q}, {CLK_I u2/pixel_buf/Q_reg[22]/C}, {<const1> u2/pixel_buf/Q_reg[22]/CE}, {p_0_out[22] u2/pixel_buf/Q_reg[22]/D}, {<const0> u2/pixel_buf/Q_reg[22]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[23] - 
nets: {u2/pixelbuf_q[23] u2/pixel_buf/Q_reg[23]/Q}, {CLK_I u2/pixel_buf/Q_reg[23]/C}, {<const1> u2/pixel_buf/Q_reg[23]/CE}, {p_0_out[23] u2/pixel_buf/Q_reg[23]/D}, {<const0> u2/pixel_buf/Q_reg[23]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[24] - 
nets: {u2/pixelbuf_q[24] u2/pixel_buf/Q_reg[24]/Q}, {CLK_I u2/pixel_buf/Q_reg[24]/C}, {<const1> u2/pixel_buf/Q_reg[24]/CE}, {p_0_out[24] u2/pixel_buf/Q_reg[24]/D}, {<const0> u2/pixel_buf/Q_reg[24]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[25] - 
nets: {u2/pixelbuf_q[25] u2/pixel_buf/Q_reg[25]/Q}, {CLK_I u2/pixel_buf/Q_reg[25]/C}, {<const1> u2/pixel_buf/Q_reg[25]/CE}, {p_0_out[25] u2/pixel_buf/Q_reg[25]/D}, {<const0> u2/pixel_buf/Q_reg[25]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[26] - 
nets: {u2/pixelbuf_q[26] u2/pixel_buf/Q_reg[26]/Q}, {CLK_I u2/pixel_buf/Q_reg[26]/C}, {<const1> u2/pixel_buf/Q_reg[26]/CE}, {p_0_out[26] u2/pixel_buf/Q_reg[26]/D}, {<const0> u2/pixel_buf/Q_reg[26]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[27] - 
nets: {u2/pixelbuf_q[27] u2/pixel_buf/Q_reg[27]/Q}, {CLK_I u2/pixel_buf/Q_reg[27]/C}, {<const1> u2/pixel_buf/Q_reg[27]/CE}, {p_0_out[27] u2/pixel_buf/Q_reg[27]/D}, {<const0> u2/pixel_buf/Q_reg[27]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[28] - 
nets: {u2/pixelbuf_q[28] u2/pixel_buf/Q_reg[28]/Q}, {CLK_I u2/pixel_buf/Q_reg[28]/C}, {<const1> u2/pixel_buf/Q_reg[28]/CE}, {p_0_out[28] u2/pixel_buf/Q_reg[28]/D}, {<const0> u2/pixel_buf/Q_reg[28]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[29] - 
nets: {u2/pixelbuf_q[29] u2/pixel_buf/Q_reg[29]/Q}, {CLK_I u2/pixel_buf/Q_reg[29]/C}, {<const1> u2/pixel_buf/Q_reg[29]/CE}, {p_0_out[29] u2/pixel_buf/Q_reg[29]/D}, {<const0> u2/pixel_buf/Q_reg[29]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[2] - 
nets: {u2/pixelbuf_q[2] u2/pixel_buf/Q_reg[2]/Q}, {CLK_I u2/pixel_buf/Q_reg[2]/C}, {<const1> u2/pixel_buf/Q_reg[2]/CE}, {p_0_out[2] u2/pixel_buf/Q_reg[2]/D}, {<const0> u2/pixel_buf/Q_reg[2]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[30] - 
nets: {u2/pixelbuf_q[30] u2/pixel_buf/Q_reg[30]/Q}, {CLK_I u2/pixel_buf/Q_reg[30]/C}, {<const1> u2/pixel_buf/Q_reg[30]/CE}, {p_0_out[30] u2/pixel_buf/Q_reg[30]/D}, {<const0> u2/pixel_buf/Q_reg[30]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[31] - 
nets: {u2/pixelbuf_q[31] u2/pixel_buf/Q_reg[31]/Q}, {CLK_I u2/pixel_buf/Q_reg[31]/C}, {<const1> u2/pixel_buf/Q_reg[31]/CE}, {p_0_out[31] u2/pixel_buf/Q_reg[31]/D}, {<const0> u2/pixel_buf/Q_reg[31]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[3] - 
nets: {u2/pixelbuf_q[3] u2/pixel_buf/Q_reg[3]/Q}, {CLK_I u2/pixel_buf/Q_reg[3]/C}, {<const1> u2/pixel_buf/Q_reg[3]/CE}, {p_0_out[3] u2/pixel_buf/Q_reg[3]/D}, {<const0> u2/pixel_buf/Q_reg[3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[4] - 
nets: {u2/pixelbuf_q[4] u2/pixel_buf/Q_reg[4]/Q}, {CLK_I u2/pixel_buf/Q_reg[4]/C}, {<const1> u2/pixel_buf/Q_reg[4]/CE}, {p_0_out[4] u2/pixel_buf/Q_reg[4]/D}, {<const0> u2/pixel_buf/Q_reg[4]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[5] - 
nets: {u2/pixelbuf_q[5] u2/pixel_buf/Q_reg[5]/Q}, {CLK_I u2/pixel_buf/Q_reg[5]/C}, {<const1> u2/pixel_buf/Q_reg[5]/CE}, {p_0_out[5] u2/pixel_buf/Q_reg[5]/D}, {<const0> u2/pixel_buf/Q_reg[5]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[6] - 
nets: {u2/pixelbuf_q[6] u2/pixel_buf/Q_reg[6]/Q}, {CLK_I u2/pixel_buf/Q_reg[6]/C}, {<const1> u2/pixel_buf/Q_reg[6]/CE}, {p_0_out[6] u2/pixel_buf/Q_reg[6]/D}, {<const0> u2/pixel_buf/Q_reg[6]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[7] - 
nets: {u2/pixelbuf_q[7] u2/pixel_buf/Q_reg[7]/Q}, {CLK_I u2/pixel_buf/Q_reg[7]/C}, {<const1> u2/pixel_buf/Q_reg[7]/CE}, {p_0_out[7] u2/pixel_buf/Q_reg[7]/D}, {<const0> u2/pixel_buf/Q_reg[7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[8] - 
nets: {u2/pixelbuf_q[8] u2/pixel_buf/Q_reg[8]/Q}, {CLK_I u2/pixel_buf/Q_reg[8]/C}, {<const1> u2/pixel_buf/Q_reg[8]/CE}, {p_0_out[8] u2/pixel_buf/Q_reg[8]/D}, {<const0> u2/pixel_buf/Q_reg[8]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/Q_reg[9] - 
nets: {u2/pixelbuf_q[9] u2/pixel_buf/Q_reg[9]/Q}, {CLK_I u2/pixel_buf/Q_reg[9]/C}, {<const1> u2/pixel_buf/Q_reg[9]/CE}, {p_0_out[9] u2/pixel_buf/Q_reg[9]/D}, {<const0> u2/pixel_buf/Q_reg[9]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/fifo_cnt_reg[0] - 
nets: {u2/pixel_buf/fifo_cnt_reg_n_0_[0] u2/pixel_buf/fifo_cnt_reg[0]/Q}, {CLK_I u2/pixel_buf/fifo_cnt_reg[0]/C}, {<const1> u2/pixel_buf/fifo_cnt_reg[0]/CE}, {fifo_cnt[0]_i_1_n_0 u2/pixel_buf/fifo_cnt_reg[0]/D}, {pixel_buf/fifo_cnt[4]_i_1_n_0 u2/pixel_buf/fifo_cnt_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/fifo_cnt_reg[1] - 
nets: {u2/pixel_buf/fifo_cnt_reg_n_0_[1] u2/pixel_buf/fifo_cnt_reg[1]/Q}, {CLK_I u2/pixel_buf/fifo_cnt_reg[1]/C}, {<const1> u2/pixel_buf/fifo_cnt_reg[1]/CE}, {fifo_cnt[1]_i_1__0_n_0 u2/pixel_buf/fifo_cnt_reg[1]/D}, {pixel_buf/fifo_cnt[4]_i_1_n_0 u2/pixel_buf/fifo_cnt_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/fifo_cnt_reg[2] - 
nets: {u2/pixel_buf/fifo_cnt_reg_n_0_[2] u2/pixel_buf/fifo_cnt_reg[2]/Q}, {CLK_I u2/pixel_buf/fifo_cnt_reg[2]/C}, {<const1> u2/pixel_buf/fifo_cnt_reg[2]/CE}, {fifo_cnt[2]_i_1__0_n_0 u2/pixel_buf/fifo_cnt_reg[2]/D}, {pixel_buf/fifo_cnt[4]_i_1_n_0 u2/pixel_buf/fifo_cnt_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/fifo_cnt_reg[3] - 
nets: {u2/hfull u2/pixel_buf/fifo_cnt_reg[3]/Q}, {CLK_I u2/pixel_buf/fifo_cnt_reg[3]/C}, {<const1> u2/pixel_buf/fifo_cnt_reg[3]/CE}, {fifo_cnt[3]_i_1__0_n_0 u2/pixel_buf/fifo_cnt_reg[3]/D}, {pixel_buf/fifo_cnt[4]_i_1_n_0 u2/pixel_buf/fifo_cnt_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/fifo_cnt_reg[4] - 
nets: {u2/pixel_buf/fifo_cnt_reg_n_0_[4] u2/pixel_buf/fifo_cnt_reg[4]/Q}, {CLK_I u2/pixel_buf/fifo_cnt_reg[4]/C}, {<const1> u2/pixel_buf/fifo_cnt_reg[4]/CE}, {fifo_cnt[4]_i_2_n_0 u2/pixel_buf/fifo_cnt_reg[4]/D}, {pixel_buf/fifo_cnt[4]_i_1_n_0 u2/pixel_buf/fifo_cnt_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/mem_reg_0_15_0_5/RAMA - 
nets: {u2/pixel_buf/mem_reg_0_15_0_5/DOA0 u2/pixel_buf/mem_reg_0_15_0_5/RAMA/O}, {u2/pixel_buf/mem_reg_0_15_0_5/WCLK u2/pixel_buf/mem_reg_0_15_0_5/RAMA/CLK}, {u2/pixel_buf/mem_reg_0_15_0_5/DIA0 u2/pixel_buf/mem_reg_0_15_0_5/RAMA/I}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRA0 u2/pixel_buf/mem_reg_0_15_0_5/RAMA/RADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRA1 u2/pixel_buf/mem_reg_0_15_0_5/RAMA/RADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRA2 u2/pixel_buf/mem_reg_0_15_0_5/RAMA/RADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRA3 u2/pixel_buf/mem_reg_0_15_0_5/RAMA/RADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRA4 u2/pixel_buf/mem_reg_0_15_0_5/RAMA/RADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD0 u2/pixel_buf/mem_reg_0_15_0_5/RAMA/WADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD1 u2/pixel_buf/mem_reg_0_15_0_5/RAMA/WADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD2 u2/pixel_buf/mem_reg_0_15_0_5/RAMA/WADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD3 u2/pixel_buf/mem_reg_0_15_0_5/RAMA/WADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD4 u2/pixel_buf/mem_reg_0_15_0_5/RAMA/WADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/WE u2/pixel_buf/mem_reg_0_15_0_5/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_0_5/DOA1 u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/O}, {u2/pixel_buf/mem_reg_0_15_0_5/WCLK u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_0_5/DIA1 u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/I}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRA0 u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRA1 u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRA2 u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRA3 u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRA4 u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD0 u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD1 u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD2 u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD3 u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD4 u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/WE u2/pixel_buf/mem_reg_0_15_0_5/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_0_5/RAMB - 
nets: {u2/pixel_buf/mem_reg_0_15_0_5/DOB0 u2/pixel_buf/mem_reg_0_15_0_5/RAMB/O}, {u2/pixel_buf/mem_reg_0_15_0_5/WCLK u2/pixel_buf/mem_reg_0_15_0_5/RAMB/CLK}, {u2/pixel_buf/mem_reg_0_15_0_5/DIB0 u2/pixel_buf/mem_reg_0_15_0_5/RAMB/I}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRB0 u2/pixel_buf/mem_reg_0_15_0_5/RAMB/RADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRB1 u2/pixel_buf/mem_reg_0_15_0_5/RAMB/RADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRB2 u2/pixel_buf/mem_reg_0_15_0_5/RAMB/RADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRB3 u2/pixel_buf/mem_reg_0_15_0_5/RAMB/RADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRB4 u2/pixel_buf/mem_reg_0_15_0_5/RAMB/RADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD0 u2/pixel_buf/mem_reg_0_15_0_5/RAMB/WADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD1 u2/pixel_buf/mem_reg_0_15_0_5/RAMB/WADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD2 u2/pixel_buf/mem_reg_0_15_0_5/RAMB/WADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD3 u2/pixel_buf/mem_reg_0_15_0_5/RAMB/WADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD4 u2/pixel_buf/mem_reg_0_15_0_5/RAMB/WADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/WE u2/pixel_buf/mem_reg_0_15_0_5/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_0_5/DOB1 u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/O}, {u2/pixel_buf/mem_reg_0_15_0_5/WCLK u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_0_5/DIB1 u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/I}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRB0 u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRB1 u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRB2 u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRB3 u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRB4 u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD0 u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD1 u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD2 u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD3 u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD4 u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/WE u2/pixel_buf/mem_reg_0_15_0_5/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_0_5/RAMC - 
nets: {u2/pixel_buf/mem_reg_0_15_0_5/DOC0 u2/pixel_buf/mem_reg_0_15_0_5/RAMC/O}, {u2/pixel_buf/mem_reg_0_15_0_5/WCLK u2/pixel_buf/mem_reg_0_15_0_5/RAMC/CLK}, {u2/pixel_buf/mem_reg_0_15_0_5/DIC0 u2/pixel_buf/mem_reg_0_15_0_5/RAMC/I}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRC0 u2/pixel_buf/mem_reg_0_15_0_5/RAMC/RADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRC1 u2/pixel_buf/mem_reg_0_15_0_5/RAMC/RADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRC2 u2/pixel_buf/mem_reg_0_15_0_5/RAMC/RADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRC3 u2/pixel_buf/mem_reg_0_15_0_5/RAMC/RADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRC4 u2/pixel_buf/mem_reg_0_15_0_5/RAMC/RADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD0 u2/pixel_buf/mem_reg_0_15_0_5/RAMC/WADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD1 u2/pixel_buf/mem_reg_0_15_0_5/RAMC/WADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD2 u2/pixel_buf/mem_reg_0_15_0_5/RAMC/WADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD3 u2/pixel_buf/mem_reg_0_15_0_5/RAMC/WADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD4 u2/pixel_buf/mem_reg_0_15_0_5/RAMC/WADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/WE u2/pixel_buf/mem_reg_0_15_0_5/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_0_5/DOC1 u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/O}, {u2/pixel_buf/mem_reg_0_15_0_5/WCLK u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_0_5/DIC1 u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/I}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRC0 u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRC1 u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRC2 u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRC3 u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRC4 u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD0 u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD1 u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD2 u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD3 u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD4 u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/WE u2/pixel_buf/mem_reg_0_15_0_5/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_0_5/RAMD - 
nets: {u2/pixel_buf/mem_reg_0_15_0_5/DOD0 u2/pixel_buf/mem_reg_0_15_0_5/RAMD/O}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD0 u2/pixel_buf/mem_reg_0_15_0_5/RAMD/ADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD1 u2/pixel_buf/mem_reg_0_15_0_5/RAMD/ADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD2 u2/pixel_buf/mem_reg_0_15_0_5/RAMD/ADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD3 u2/pixel_buf/mem_reg_0_15_0_5/RAMD/ADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD4 u2/pixel_buf/mem_reg_0_15_0_5/RAMD/ADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/WCLK u2/pixel_buf/mem_reg_0_15_0_5/RAMD/CLK}, {u2/pixel_buf/mem_reg_0_15_0_5/DID0 u2/pixel_buf/mem_reg_0_15_0_5/RAMD/I}, {u2/pixel_buf/mem_reg_0_15_0_5/WE u2/pixel_buf/mem_reg_0_15_0_5/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/pixel_buf/mem_reg_0_15_0_5/RAMD_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_0_5/DOD1 u2/pixel_buf/mem_reg_0_15_0_5/RAMD_D1/O}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD0 u2/pixel_buf/mem_reg_0_15_0_5/RAMD_D1/ADR0}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD1 u2/pixel_buf/mem_reg_0_15_0_5/RAMD_D1/ADR1}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD2 u2/pixel_buf/mem_reg_0_15_0_5/RAMD_D1/ADR2}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD3 u2/pixel_buf/mem_reg_0_15_0_5/RAMD_D1/ADR3}, {u2/pixel_buf/mem_reg_0_15_0_5/ADDRD4 u2/pixel_buf/mem_reg_0_15_0_5/RAMD_D1/ADR4}, {u2/pixel_buf/mem_reg_0_15_0_5/WCLK u2/pixel_buf/mem_reg_0_15_0_5/RAMD_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_0_5/DID1 u2/pixel_buf/mem_reg_0_15_0_5/RAMD_D1/I}, {u2/pixel_buf/mem_reg_0_15_0_5/WE u2/pixel_buf/mem_reg_0_15_0_5/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/pixel_buf/mem_reg_0_15_12_17/RAMA - 
nets: {u2/pixel_buf/mem_reg_0_15_12_17/DOA0 u2/pixel_buf/mem_reg_0_15_12_17/RAMA/O}, {u2/pixel_buf/mem_reg_0_15_12_17/WCLK u2/pixel_buf/mem_reg_0_15_12_17/RAMA/CLK}, {u2/pixel_buf/mem_reg_0_15_12_17/DIA0 u2/pixel_buf/mem_reg_0_15_12_17/RAMA/I}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRA0 u2/pixel_buf/mem_reg_0_15_12_17/RAMA/RADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRA1 u2/pixel_buf/mem_reg_0_15_12_17/RAMA/RADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRA2 u2/pixel_buf/mem_reg_0_15_12_17/RAMA/RADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRA3 u2/pixel_buf/mem_reg_0_15_12_17/RAMA/RADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRA4 u2/pixel_buf/mem_reg_0_15_12_17/RAMA/RADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD0 u2/pixel_buf/mem_reg_0_15_12_17/RAMA/WADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD1 u2/pixel_buf/mem_reg_0_15_12_17/RAMA/WADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD2 u2/pixel_buf/mem_reg_0_15_12_17/RAMA/WADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD3 u2/pixel_buf/mem_reg_0_15_12_17/RAMA/WADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD4 u2/pixel_buf/mem_reg_0_15_12_17/RAMA/WADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/WE u2/pixel_buf/mem_reg_0_15_12_17/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_12_17/DOA1 u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/O}, {u2/pixel_buf/mem_reg_0_15_12_17/WCLK u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_12_17/DIA1 u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/I}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRA0 u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRA1 u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRA2 u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRA3 u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRA4 u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD0 u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD1 u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD2 u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD3 u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD4 u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/WE u2/pixel_buf/mem_reg_0_15_12_17/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_12_17/RAMB - 
nets: {u2/pixel_buf/mem_reg_0_15_12_17/DOB0 u2/pixel_buf/mem_reg_0_15_12_17/RAMB/O}, {u2/pixel_buf/mem_reg_0_15_12_17/WCLK u2/pixel_buf/mem_reg_0_15_12_17/RAMB/CLK}, {u2/pixel_buf/mem_reg_0_15_12_17/DIB0 u2/pixel_buf/mem_reg_0_15_12_17/RAMB/I}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRB0 u2/pixel_buf/mem_reg_0_15_12_17/RAMB/RADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRB1 u2/pixel_buf/mem_reg_0_15_12_17/RAMB/RADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRB2 u2/pixel_buf/mem_reg_0_15_12_17/RAMB/RADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRB3 u2/pixel_buf/mem_reg_0_15_12_17/RAMB/RADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRB4 u2/pixel_buf/mem_reg_0_15_12_17/RAMB/RADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD0 u2/pixel_buf/mem_reg_0_15_12_17/RAMB/WADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD1 u2/pixel_buf/mem_reg_0_15_12_17/RAMB/WADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD2 u2/pixel_buf/mem_reg_0_15_12_17/RAMB/WADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD3 u2/pixel_buf/mem_reg_0_15_12_17/RAMB/WADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD4 u2/pixel_buf/mem_reg_0_15_12_17/RAMB/WADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/WE u2/pixel_buf/mem_reg_0_15_12_17/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_12_17/DOB1 u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/O}, {u2/pixel_buf/mem_reg_0_15_12_17/WCLK u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_12_17/DIB1 u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/I}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRB0 u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRB1 u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRB2 u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRB3 u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRB4 u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD0 u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD1 u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD2 u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD3 u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD4 u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/WE u2/pixel_buf/mem_reg_0_15_12_17/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_12_17/RAMC - 
nets: {u2/pixel_buf/mem_reg_0_15_12_17/DOC0 u2/pixel_buf/mem_reg_0_15_12_17/RAMC/O}, {u2/pixel_buf/mem_reg_0_15_12_17/WCLK u2/pixel_buf/mem_reg_0_15_12_17/RAMC/CLK}, {u2/pixel_buf/mem_reg_0_15_12_17/DIC0 u2/pixel_buf/mem_reg_0_15_12_17/RAMC/I}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRC0 u2/pixel_buf/mem_reg_0_15_12_17/RAMC/RADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRC1 u2/pixel_buf/mem_reg_0_15_12_17/RAMC/RADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRC2 u2/pixel_buf/mem_reg_0_15_12_17/RAMC/RADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRC3 u2/pixel_buf/mem_reg_0_15_12_17/RAMC/RADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRC4 u2/pixel_buf/mem_reg_0_15_12_17/RAMC/RADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD0 u2/pixel_buf/mem_reg_0_15_12_17/RAMC/WADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD1 u2/pixel_buf/mem_reg_0_15_12_17/RAMC/WADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD2 u2/pixel_buf/mem_reg_0_15_12_17/RAMC/WADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD3 u2/pixel_buf/mem_reg_0_15_12_17/RAMC/WADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD4 u2/pixel_buf/mem_reg_0_15_12_17/RAMC/WADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/WE u2/pixel_buf/mem_reg_0_15_12_17/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_12_17/DOC1 u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/O}, {u2/pixel_buf/mem_reg_0_15_12_17/WCLK u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_12_17/DIC1 u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/I}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRC0 u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRC1 u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRC2 u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRC3 u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRC4 u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD0 u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD1 u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD2 u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD3 u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD4 u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/WE u2/pixel_buf/mem_reg_0_15_12_17/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_12_17/RAMD - 
nets: {u2/pixel_buf/mem_reg_0_15_12_17/DOD0 u2/pixel_buf/mem_reg_0_15_12_17/RAMD/O}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD0 u2/pixel_buf/mem_reg_0_15_12_17/RAMD/ADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD1 u2/pixel_buf/mem_reg_0_15_12_17/RAMD/ADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD2 u2/pixel_buf/mem_reg_0_15_12_17/RAMD/ADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD3 u2/pixel_buf/mem_reg_0_15_12_17/RAMD/ADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD4 u2/pixel_buf/mem_reg_0_15_12_17/RAMD/ADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/WCLK u2/pixel_buf/mem_reg_0_15_12_17/RAMD/CLK}, {u2/pixel_buf/mem_reg_0_15_12_17/DID0 u2/pixel_buf/mem_reg_0_15_12_17/RAMD/I}, {u2/pixel_buf/mem_reg_0_15_12_17/WE u2/pixel_buf/mem_reg_0_15_12_17/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/pixel_buf/mem_reg_0_15_12_17/RAMD_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_12_17/DOD1 u2/pixel_buf/mem_reg_0_15_12_17/RAMD_D1/O}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD0 u2/pixel_buf/mem_reg_0_15_12_17/RAMD_D1/ADR0}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD1 u2/pixel_buf/mem_reg_0_15_12_17/RAMD_D1/ADR1}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD2 u2/pixel_buf/mem_reg_0_15_12_17/RAMD_D1/ADR2}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD3 u2/pixel_buf/mem_reg_0_15_12_17/RAMD_D1/ADR3}, {u2/pixel_buf/mem_reg_0_15_12_17/ADDRD4 u2/pixel_buf/mem_reg_0_15_12_17/RAMD_D1/ADR4}, {u2/pixel_buf/mem_reg_0_15_12_17/WCLK u2/pixel_buf/mem_reg_0_15_12_17/RAMD_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_12_17/DID1 u2/pixel_buf/mem_reg_0_15_12_17/RAMD_D1/I}, {u2/pixel_buf/mem_reg_0_15_12_17/WE u2/pixel_buf/mem_reg_0_15_12_17/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/pixel_buf/mem_reg_0_15_18_23/RAMA - 
nets: {u2/pixel_buf/mem_reg_0_15_18_23/DOA0 u2/pixel_buf/mem_reg_0_15_18_23/RAMA/O}, {u2/pixel_buf/mem_reg_0_15_18_23/WCLK u2/pixel_buf/mem_reg_0_15_18_23/RAMA/CLK}, {u2/pixel_buf/mem_reg_0_15_18_23/DIA0 u2/pixel_buf/mem_reg_0_15_18_23/RAMA/I}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRA0 u2/pixel_buf/mem_reg_0_15_18_23/RAMA/RADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRA1 u2/pixel_buf/mem_reg_0_15_18_23/RAMA/RADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRA2 u2/pixel_buf/mem_reg_0_15_18_23/RAMA/RADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRA3 u2/pixel_buf/mem_reg_0_15_18_23/RAMA/RADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRA4 u2/pixel_buf/mem_reg_0_15_18_23/RAMA/RADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD0 u2/pixel_buf/mem_reg_0_15_18_23/RAMA/WADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD1 u2/pixel_buf/mem_reg_0_15_18_23/RAMA/WADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD2 u2/pixel_buf/mem_reg_0_15_18_23/RAMA/WADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD3 u2/pixel_buf/mem_reg_0_15_18_23/RAMA/WADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD4 u2/pixel_buf/mem_reg_0_15_18_23/RAMA/WADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/WE u2/pixel_buf/mem_reg_0_15_18_23/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_18_23/DOA1 u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/O}, {u2/pixel_buf/mem_reg_0_15_18_23/WCLK u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_18_23/DIA1 u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/I}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRA0 u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRA1 u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRA2 u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRA3 u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRA4 u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD0 u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD1 u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD2 u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD3 u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD4 u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/WE u2/pixel_buf/mem_reg_0_15_18_23/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_18_23/RAMB - 
nets: {u2/pixel_buf/mem_reg_0_15_18_23/DOB0 u2/pixel_buf/mem_reg_0_15_18_23/RAMB/O}, {u2/pixel_buf/mem_reg_0_15_18_23/WCLK u2/pixel_buf/mem_reg_0_15_18_23/RAMB/CLK}, {u2/pixel_buf/mem_reg_0_15_18_23/DIB0 u2/pixel_buf/mem_reg_0_15_18_23/RAMB/I}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRB0 u2/pixel_buf/mem_reg_0_15_18_23/RAMB/RADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRB1 u2/pixel_buf/mem_reg_0_15_18_23/RAMB/RADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRB2 u2/pixel_buf/mem_reg_0_15_18_23/RAMB/RADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRB3 u2/pixel_buf/mem_reg_0_15_18_23/RAMB/RADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRB4 u2/pixel_buf/mem_reg_0_15_18_23/RAMB/RADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD0 u2/pixel_buf/mem_reg_0_15_18_23/RAMB/WADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD1 u2/pixel_buf/mem_reg_0_15_18_23/RAMB/WADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD2 u2/pixel_buf/mem_reg_0_15_18_23/RAMB/WADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD3 u2/pixel_buf/mem_reg_0_15_18_23/RAMB/WADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD4 u2/pixel_buf/mem_reg_0_15_18_23/RAMB/WADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/WE u2/pixel_buf/mem_reg_0_15_18_23/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_18_23/DOB1 u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/O}, {u2/pixel_buf/mem_reg_0_15_18_23/WCLK u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_18_23/DIB1 u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/I}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRB0 u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRB1 u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRB2 u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRB3 u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRB4 u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD0 u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD1 u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD2 u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD3 u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD4 u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/WE u2/pixel_buf/mem_reg_0_15_18_23/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_18_23/RAMC - 
nets: {u2/pixel_buf/mem_reg_0_15_18_23/DOC0 u2/pixel_buf/mem_reg_0_15_18_23/RAMC/O}, {u2/pixel_buf/mem_reg_0_15_18_23/WCLK u2/pixel_buf/mem_reg_0_15_18_23/RAMC/CLK}, {u2/pixel_buf/mem_reg_0_15_18_23/DIC0 u2/pixel_buf/mem_reg_0_15_18_23/RAMC/I}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRC0 u2/pixel_buf/mem_reg_0_15_18_23/RAMC/RADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRC1 u2/pixel_buf/mem_reg_0_15_18_23/RAMC/RADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRC2 u2/pixel_buf/mem_reg_0_15_18_23/RAMC/RADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRC3 u2/pixel_buf/mem_reg_0_15_18_23/RAMC/RADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRC4 u2/pixel_buf/mem_reg_0_15_18_23/RAMC/RADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD0 u2/pixel_buf/mem_reg_0_15_18_23/RAMC/WADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD1 u2/pixel_buf/mem_reg_0_15_18_23/RAMC/WADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD2 u2/pixel_buf/mem_reg_0_15_18_23/RAMC/WADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD3 u2/pixel_buf/mem_reg_0_15_18_23/RAMC/WADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD4 u2/pixel_buf/mem_reg_0_15_18_23/RAMC/WADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/WE u2/pixel_buf/mem_reg_0_15_18_23/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_18_23/DOC1 u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/O}, {u2/pixel_buf/mem_reg_0_15_18_23/WCLK u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_18_23/DIC1 u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/I}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRC0 u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRC1 u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRC2 u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRC3 u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRC4 u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD0 u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD1 u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD2 u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD3 u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD4 u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/WE u2/pixel_buf/mem_reg_0_15_18_23/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_18_23/RAMD - 
nets: {u2/pixel_buf/mem_reg_0_15_18_23/DOD0 u2/pixel_buf/mem_reg_0_15_18_23/RAMD/O}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD0 u2/pixel_buf/mem_reg_0_15_18_23/RAMD/ADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD1 u2/pixel_buf/mem_reg_0_15_18_23/RAMD/ADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD2 u2/pixel_buf/mem_reg_0_15_18_23/RAMD/ADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD3 u2/pixel_buf/mem_reg_0_15_18_23/RAMD/ADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD4 u2/pixel_buf/mem_reg_0_15_18_23/RAMD/ADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/WCLK u2/pixel_buf/mem_reg_0_15_18_23/RAMD/CLK}, {u2/pixel_buf/mem_reg_0_15_18_23/DID0 u2/pixel_buf/mem_reg_0_15_18_23/RAMD/I}, {u2/pixel_buf/mem_reg_0_15_18_23/WE u2/pixel_buf/mem_reg_0_15_18_23/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/pixel_buf/mem_reg_0_15_18_23/RAMD_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_18_23/DOD1 u2/pixel_buf/mem_reg_0_15_18_23/RAMD_D1/O}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD0 u2/pixel_buf/mem_reg_0_15_18_23/RAMD_D1/ADR0}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD1 u2/pixel_buf/mem_reg_0_15_18_23/RAMD_D1/ADR1}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD2 u2/pixel_buf/mem_reg_0_15_18_23/RAMD_D1/ADR2}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD3 u2/pixel_buf/mem_reg_0_15_18_23/RAMD_D1/ADR3}, {u2/pixel_buf/mem_reg_0_15_18_23/ADDRD4 u2/pixel_buf/mem_reg_0_15_18_23/RAMD_D1/ADR4}, {u2/pixel_buf/mem_reg_0_15_18_23/WCLK u2/pixel_buf/mem_reg_0_15_18_23/RAMD_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_18_23/DID1 u2/pixel_buf/mem_reg_0_15_18_23/RAMD_D1/I}, {u2/pixel_buf/mem_reg_0_15_18_23/WE u2/pixel_buf/mem_reg_0_15_18_23/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/pixel_buf/mem_reg_0_15_24_29/RAMA - 
nets: {u2/pixel_buf/mem_reg_0_15_24_29/DOA0 u2/pixel_buf/mem_reg_0_15_24_29/RAMA/O}, {u2/pixel_buf/mem_reg_0_15_24_29/WCLK u2/pixel_buf/mem_reg_0_15_24_29/RAMA/CLK}, {u2/pixel_buf/mem_reg_0_15_24_29/DIA0 u2/pixel_buf/mem_reg_0_15_24_29/RAMA/I}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRA0 u2/pixel_buf/mem_reg_0_15_24_29/RAMA/RADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRA1 u2/pixel_buf/mem_reg_0_15_24_29/RAMA/RADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRA2 u2/pixel_buf/mem_reg_0_15_24_29/RAMA/RADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRA3 u2/pixel_buf/mem_reg_0_15_24_29/RAMA/RADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRA4 u2/pixel_buf/mem_reg_0_15_24_29/RAMA/RADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD0 u2/pixel_buf/mem_reg_0_15_24_29/RAMA/WADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD1 u2/pixel_buf/mem_reg_0_15_24_29/RAMA/WADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD2 u2/pixel_buf/mem_reg_0_15_24_29/RAMA/WADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD3 u2/pixel_buf/mem_reg_0_15_24_29/RAMA/WADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD4 u2/pixel_buf/mem_reg_0_15_24_29/RAMA/WADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/WE u2/pixel_buf/mem_reg_0_15_24_29/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_24_29/DOA1 u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/O}, {u2/pixel_buf/mem_reg_0_15_24_29/WCLK u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_24_29/DIA1 u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/I}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRA0 u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRA1 u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRA2 u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRA3 u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRA4 u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD0 u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD1 u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD2 u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD3 u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD4 u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/WE u2/pixel_buf/mem_reg_0_15_24_29/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_24_29/RAMB - 
nets: {u2/pixel_buf/mem_reg_0_15_24_29/DOB0 u2/pixel_buf/mem_reg_0_15_24_29/RAMB/O}, {u2/pixel_buf/mem_reg_0_15_24_29/WCLK u2/pixel_buf/mem_reg_0_15_24_29/RAMB/CLK}, {u2/pixel_buf/mem_reg_0_15_24_29/DIB0 u2/pixel_buf/mem_reg_0_15_24_29/RAMB/I}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRB0 u2/pixel_buf/mem_reg_0_15_24_29/RAMB/RADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRB1 u2/pixel_buf/mem_reg_0_15_24_29/RAMB/RADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRB2 u2/pixel_buf/mem_reg_0_15_24_29/RAMB/RADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRB3 u2/pixel_buf/mem_reg_0_15_24_29/RAMB/RADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRB4 u2/pixel_buf/mem_reg_0_15_24_29/RAMB/RADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD0 u2/pixel_buf/mem_reg_0_15_24_29/RAMB/WADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD1 u2/pixel_buf/mem_reg_0_15_24_29/RAMB/WADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD2 u2/pixel_buf/mem_reg_0_15_24_29/RAMB/WADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD3 u2/pixel_buf/mem_reg_0_15_24_29/RAMB/WADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD4 u2/pixel_buf/mem_reg_0_15_24_29/RAMB/WADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/WE u2/pixel_buf/mem_reg_0_15_24_29/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_24_29/DOB1 u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/O}, {u2/pixel_buf/mem_reg_0_15_24_29/WCLK u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_24_29/DIB1 u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/I}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRB0 u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRB1 u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRB2 u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRB3 u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRB4 u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD0 u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD1 u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD2 u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD3 u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD4 u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/WE u2/pixel_buf/mem_reg_0_15_24_29/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_24_29/RAMC - 
nets: {u2/pixel_buf/mem_reg_0_15_24_29/DOC0 u2/pixel_buf/mem_reg_0_15_24_29/RAMC/O}, {u2/pixel_buf/mem_reg_0_15_24_29/WCLK u2/pixel_buf/mem_reg_0_15_24_29/RAMC/CLK}, {u2/pixel_buf/mem_reg_0_15_24_29/DIC0 u2/pixel_buf/mem_reg_0_15_24_29/RAMC/I}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRC0 u2/pixel_buf/mem_reg_0_15_24_29/RAMC/RADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRC1 u2/pixel_buf/mem_reg_0_15_24_29/RAMC/RADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRC2 u2/pixel_buf/mem_reg_0_15_24_29/RAMC/RADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRC3 u2/pixel_buf/mem_reg_0_15_24_29/RAMC/RADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRC4 u2/pixel_buf/mem_reg_0_15_24_29/RAMC/RADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD0 u2/pixel_buf/mem_reg_0_15_24_29/RAMC/WADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD1 u2/pixel_buf/mem_reg_0_15_24_29/RAMC/WADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD2 u2/pixel_buf/mem_reg_0_15_24_29/RAMC/WADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD3 u2/pixel_buf/mem_reg_0_15_24_29/RAMC/WADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD4 u2/pixel_buf/mem_reg_0_15_24_29/RAMC/WADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/WE u2/pixel_buf/mem_reg_0_15_24_29/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_24_29/DOC1 u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/O}, {u2/pixel_buf/mem_reg_0_15_24_29/WCLK u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_24_29/DIC1 u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/I}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRC0 u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRC1 u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRC2 u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRC3 u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRC4 u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD0 u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD1 u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD2 u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD3 u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD4 u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/WE u2/pixel_buf/mem_reg_0_15_24_29/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_24_29/RAMD - 
nets: {u2/pixel_buf/mem_reg_0_15_24_29/DOD0 u2/pixel_buf/mem_reg_0_15_24_29/RAMD/O}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD0 u2/pixel_buf/mem_reg_0_15_24_29/RAMD/ADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD1 u2/pixel_buf/mem_reg_0_15_24_29/RAMD/ADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD2 u2/pixel_buf/mem_reg_0_15_24_29/RAMD/ADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD3 u2/pixel_buf/mem_reg_0_15_24_29/RAMD/ADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD4 u2/pixel_buf/mem_reg_0_15_24_29/RAMD/ADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/WCLK u2/pixel_buf/mem_reg_0_15_24_29/RAMD/CLK}, {u2/pixel_buf/mem_reg_0_15_24_29/DID0 u2/pixel_buf/mem_reg_0_15_24_29/RAMD/I}, {u2/pixel_buf/mem_reg_0_15_24_29/WE u2/pixel_buf/mem_reg_0_15_24_29/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/pixel_buf/mem_reg_0_15_24_29/RAMD_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_24_29/DOD1 u2/pixel_buf/mem_reg_0_15_24_29/RAMD_D1/O}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD0 u2/pixel_buf/mem_reg_0_15_24_29/RAMD_D1/ADR0}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD1 u2/pixel_buf/mem_reg_0_15_24_29/RAMD_D1/ADR1}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD2 u2/pixel_buf/mem_reg_0_15_24_29/RAMD_D1/ADR2}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD3 u2/pixel_buf/mem_reg_0_15_24_29/RAMD_D1/ADR3}, {u2/pixel_buf/mem_reg_0_15_24_29/ADDRD4 u2/pixel_buf/mem_reg_0_15_24_29/RAMD_D1/ADR4}, {u2/pixel_buf/mem_reg_0_15_24_29/WCLK u2/pixel_buf/mem_reg_0_15_24_29/RAMD_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_24_29/DID1 u2/pixel_buf/mem_reg_0_15_24_29/RAMD_D1/I}, {u2/pixel_buf/mem_reg_0_15_24_29/WE u2/pixel_buf/mem_reg_0_15_24_29/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/pixel_buf/mem_reg_0_15_30_31/RAMA - 
nets: {u2/pixel_buf/mem_reg_0_15_30_31/DOA0 u2/pixel_buf/mem_reg_0_15_30_31/RAMA/O}, {u2/pixel_buf/mem_reg_0_15_30_31/WCLK u2/pixel_buf/mem_reg_0_15_30_31/RAMA/CLK}, {u2/pixel_buf/mem_reg_0_15_30_31/DIA0 u2/pixel_buf/mem_reg_0_15_30_31/RAMA/I}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRA0 u2/pixel_buf/mem_reg_0_15_30_31/RAMA/RADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRA1 u2/pixel_buf/mem_reg_0_15_30_31/RAMA/RADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRA2 u2/pixel_buf/mem_reg_0_15_30_31/RAMA/RADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRA3 u2/pixel_buf/mem_reg_0_15_30_31/RAMA/RADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRA4 u2/pixel_buf/mem_reg_0_15_30_31/RAMA/RADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD0 u2/pixel_buf/mem_reg_0_15_30_31/RAMA/WADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD1 u2/pixel_buf/mem_reg_0_15_30_31/RAMA/WADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD2 u2/pixel_buf/mem_reg_0_15_30_31/RAMA/WADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD3 u2/pixel_buf/mem_reg_0_15_30_31/RAMA/WADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD4 u2/pixel_buf/mem_reg_0_15_30_31/RAMA/WADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/WE u2/pixel_buf/mem_reg_0_15_30_31/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_30_31/DOA1 u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/O}, {u2/pixel_buf/mem_reg_0_15_30_31/WCLK u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_30_31/DIA1 u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/I}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRA0 u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRA1 u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRA2 u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRA3 u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRA4 u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD0 u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD1 u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD2 u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD3 u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD4 u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/WE u2/pixel_buf/mem_reg_0_15_30_31/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_30_31/RAMB - 
nets: {u2/pixel_buf/mem_reg_0_15_30_31/DOB0 u2/pixel_buf/mem_reg_0_15_30_31/RAMB/O}, {u2/pixel_buf/mem_reg_0_15_30_31/WCLK u2/pixel_buf/mem_reg_0_15_30_31/RAMB/CLK}, {u2/pixel_buf/mem_reg_0_15_30_31/DIB0 u2/pixel_buf/mem_reg_0_15_30_31/RAMB/I}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRB0 u2/pixel_buf/mem_reg_0_15_30_31/RAMB/RADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRB1 u2/pixel_buf/mem_reg_0_15_30_31/RAMB/RADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRB2 u2/pixel_buf/mem_reg_0_15_30_31/RAMB/RADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRB3 u2/pixel_buf/mem_reg_0_15_30_31/RAMB/RADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRB4 u2/pixel_buf/mem_reg_0_15_30_31/RAMB/RADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD0 u2/pixel_buf/mem_reg_0_15_30_31/RAMB/WADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD1 u2/pixel_buf/mem_reg_0_15_30_31/RAMB/WADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD2 u2/pixel_buf/mem_reg_0_15_30_31/RAMB/WADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD3 u2/pixel_buf/mem_reg_0_15_30_31/RAMB/WADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD4 u2/pixel_buf/mem_reg_0_15_30_31/RAMB/WADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/WE u2/pixel_buf/mem_reg_0_15_30_31/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_30_31/DOB1 u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/O}, {u2/pixel_buf/mem_reg_0_15_30_31/WCLK u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_30_31/DIB1 u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/I}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRB0 u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRB1 u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRB2 u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRB3 u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRB4 u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD0 u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD1 u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD2 u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD3 u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD4 u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/WE u2/pixel_buf/mem_reg_0_15_30_31/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_30_31/RAMC - 
nets: {u2/pixel_buf/mem_reg_0_15_30_31/DOC0 u2/pixel_buf/mem_reg_0_15_30_31/RAMC/O}, {u2/pixel_buf/mem_reg_0_15_30_31/WCLK u2/pixel_buf/mem_reg_0_15_30_31/RAMC/CLK}, {u2/pixel_buf/mem_reg_0_15_30_31/DIC0 u2/pixel_buf/mem_reg_0_15_30_31/RAMC/I}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRC0 u2/pixel_buf/mem_reg_0_15_30_31/RAMC/RADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRC1 u2/pixel_buf/mem_reg_0_15_30_31/RAMC/RADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRC2 u2/pixel_buf/mem_reg_0_15_30_31/RAMC/RADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRC3 u2/pixel_buf/mem_reg_0_15_30_31/RAMC/RADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRC4 u2/pixel_buf/mem_reg_0_15_30_31/RAMC/RADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD0 u2/pixel_buf/mem_reg_0_15_30_31/RAMC/WADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD1 u2/pixel_buf/mem_reg_0_15_30_31/RAMC/WADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD2 u2/pixel_buf/mem_reg_0_15_30_31/RAMC/WADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD3 u2/pixel_buf/mem_reg_0_15_30_31/RAMC/WADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD4 u2/pixel_buf/mem_reg_0_15_30_31/RAMC/WADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/WE u2/pixel_buf/mem_reg_0_15_30_31/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_30_31/DOC1 u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/O}, {u2/pixel_buf/mem_reg_0_15_30_31/WCLK u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_30_31/DIC1 u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/I}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRC0 u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRC1 u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRC2 u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRC3 u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRC4 u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD0 u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD1 u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD2 u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD3 u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD4 u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/WE u2/pixel_buf/mem_reg_0_15_30_31/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_30_31/RAMD - 
nets: {u2/pixel_buf/mem_reg_0_15_30_31/DOD0 u2/pixel_buf/mem_reg_0_15_30_31/RAMD/O}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD0 u2/pixel_buf/mem_reg_0_15_30_31/RAMD/ADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD1 u2/pixel_buf/mem_reg_0_15_30_31/RAMD/ADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD2 u2/pixel_buf/mem_reg_0_15_30_31/RAMD/ADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD3 u2/pixel_buf/mem_reg_0_15_30_31/RAMD/ADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD4 u2/pixel_buf/mem_reg_0_15_30_31/RAMD/ADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/WCLK u2/pixel_buf/mem_reg_0_15_30_31/RAMD/CLK}, {u2/pixel_buf/mem_reg_0_15_30_31/DID0 u2/pixel_buf/mem_reg_0_15_30_31/RAMD/I}, {u2/pixel_buf/mem_reg_0_15_30_31/WE u2/pixel_buf/mem_reg_0_15_30_31/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/pixel_buf/mem_reg_0_15_30_31/RAMD_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_30_31/DOD1 u2/pixel_buf/mem_reg_0_15_30_31/RAMD_D1/O}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD0 u2/pixel_buf/mem_reg_0_15_30_31/RAMD_D1/ADR0}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD1 u2/pixel_buf/mem_reg_0_15_30_31/RAMD_D1/ADR1}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD2 u2/pixel_buf/mem_reg_0_15_30_31/RAMD_D1/ADR2}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD3 u2/pixel_buf/mem_reg_0_15_30_31/RAMD_D1/ADR3}, {u2/pixel_buf/mem_reg_0_15_30_31/ADDRD4 u2/pixel_buf/mem_reg_0_15_30_31/RAMD_D1/ADR4}, {u2/pixel_buf/mem_reg_0_15_30_31/WCLK u2/pixel_buf/mem_reg_0_15_30_31/RAMD_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_30_31/DID1 u2/pixel_buf/mem_reg_0_15_30_31/RAMD_D1/I}, {u2/pixel_buf/mem_reg_0_15_30_31/WE u2/pixel_buf/mem_reg_0_15_30_31/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/pixel_buf/mem_reg_0_15_6_11/RAMA - 
nets: {u2/pixel_buf/mem_reg_0_15_6_11/DOA0 u2/pixel_buf/mem_reg_0_15_6_11/RAMA/O}, {u2/pixel_buf/mem_reg_0_15_6_11/WCLK u2/pixel_buf/mem_reg_0_15_6_11/RAMA/CLK}, {u2/pixel_buf/mem_reg_0_15_6_11/DIA0 u2/pixel_buf/mem_reg_0_15_6_11/RAMA/I}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRA0 u2/pixel_buf/mem_reg_0_15_6_11/RAMA/RADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRA1 u2/pixel_buf/mem_reg_0_15_6_11/RAMA/RADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRA2 u2/pixel_buf/mem_reg_0_15_6_11/RAMA/RADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRA3 u2/pixel_buf/mem_reg_0_15_6_11/RAMA/RADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRA4 u2/pixel_buf/mem_reg_0_15_6_11/RAMA/RADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD0 u2/pixel_buf/mem_reg_0_15_6_11/RAMA/WADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD1 u2/pixel_buf/mem_reg_0_15_6_11/RAMA/WADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD2 u2/pixel_buf/mem_reg_0_15_6_11/RAMA/WADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD3 u2/pixel_buf/mem_reg_0_15_6_11/RAMA/WADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD4 u2/pixel_buf/mem_reg_0_15_6_11/RAMA/WADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/WE u2/pixel_buf/mem_reg_0_15_6_11/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_6_11/DOA1 u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/O}, {u2/pixel_buf/mem_reg_0_15_6_11/WCLK u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_6_11/DIA1 u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/I}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRA0 u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRA1 u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRA2 u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRA3 u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRA4 u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD0 u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD1 u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD2 u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD3 u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD4 u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/WE u2/pixel_buf/mem_reg_0_15_6_11/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_6_11/RAMB - 
nets: {u2/pixel_buf/mem_reg_0_15_6_11/DOB0 u2/pixel_buf/mem_reg_0_15_6_11/RAMB/O}, {u2/pixel_buf/mem_reg_0_15_6_11/WCLK u2/pixel_buf/mem_reg_0_15_6_11/RAMB/CLK}, {u2/pixel_buf/mem_reg_0_15_6_11/DIB0 u2/pixel_buf/mem_reg_0_15_6_11/RAMB/I}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRB0 u2/pixel_buf/mem_reg_0_15_6_11/RAMB/RADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRB1 u2/pixel_buf/mem_reg_0_15_6_11/RAMB/RADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRB2 u2/pixel_buf/mem_reg_0_15_6_11/RAMB/RADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRB3 u2/pixel_buf/mem_reg_0_15_6_11/RAMB/RADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRB4 u2/pixel_buf/mem_reg_0_15_6_11/RAMB/RADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD0 u2/pixel_buf/mem_reg_0_15_6_11/RAMB/WADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD1 u2/pixel_buf/mem_reg_0_15_6_11/RAMB/WADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD2 u2/pixel_buf/mem_reg_0_15_6_11/RAMB/WADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD3 u2/pixel_buf/mem_reg_0_15_6_11/RAMB/WADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD4 u2/pixel_buf/mem_reg_0_15_6_11/RAMB/WADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/WE u2/pixel_buf/mem_reg_0_15_6_11/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_6_11/DOB1 u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/O}, {u2/pixel_buf/mem_reg_0_15_6_11/WCLK u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_6_11/DIB1 u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/I}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRB0 u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRB1 u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRB2 u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRB3 u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRB4 u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD0 u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD1 u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD2 u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD3 u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD4 u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/WE u2/pixel_buf/mem_reg_0_15_6_11/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_6_11/RAMC - 
nets: {u2/pixel_buf/mem_reg_0_15_6_11/DOC0 u2/pixel_buf/mem_reg_0_15_6_11/RAMC/O}, {u2/pixel_buf/mem_reg_0_15_6_11/WCLK u2/pixel_buf/mem_reg_0_15_6_11/RAMC/CLK}, {u2/pixel_buf/mem_reg_0_15_6_11/DIC0 u2/pixel_buf/mem_reg_0_15_6_11/RAMC/I}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRC0 u2/pixel_buf/mem_reg_0_15_6_11/RAMC/RADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRC1 u2/pixel_buf/mem_reg_0_15_6_11/RAMC/RADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRC2 u2/pixel_buf/mem_reg_0_15_6_11/RAMC/RADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRC3 u2/pixel_buf/mem_reg_0_15_6_11/RAMC/RADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRC4 u2/pixel_buf/mem_reg_0_15_6_11/RAMC/RADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD0 u2/pixel_buf/mem_reg_0_15_6_11/RAMC/WADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD1 u2/pixel_buf/mem_reg_0_15_6_11/RAMC/WADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD2 u2/pixel_buf/mem_reg_0_15_6_11/RAMC/WADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD3 u2/pixel_buf/mem_reg_0_15_6_11/RAMC/WADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD4 u2/pixel_buf/mem_reg_0_15_6_11/RAMC/WADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/WE u2/pixel_buf/mem_reg_0_15_6_11/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_6_11/DOC1 u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/O}, {u2/pixel_buf/mem_reg_0_15_6_11/WCLK u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_6_11/DIC1 u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/I}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRC0 u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/RADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRC1 u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/RADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRC2 u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/RADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRC3 u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/RADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRC4 u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/RADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD0 u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/WADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD1 u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/WADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD2 u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/WADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD3 u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/WADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD4 u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/WADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/WE u2/pixel_buf/mem_reg_0_15_6_11/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u2/pixel_buf/mem_reg_0_15_6_11/RAMD - 
nets: {u2/pixel_buf/mem_reg_0_15_6_11/DOD0 u2/pixel_buf/mem_reg_0_15_6_11/RAMD/O}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD0 u2/pixel_buf/mem_reg_0_15_6_11/RAMD/ADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD1 u2/pixel_buf/mem_reg_0_15_6_11/RAMD/ADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD2 u2/pixel_buf/mem_reg_0_15_6_11/RAMD/ADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD3 u2/pixel_buf/mem_reg_0_15_6_11/RAMD/ADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD4 u2/pixel_buf/mem_reg_0_15_6_11/RAMD/ADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/WCLK u2/pixel_buf/mem_reg_0_15_6_11/RAMD/CLK}, {u2/pixel_buf/mem_reg_0_15_6_11/DID0 u2/pixel_buf/mem_reg_0_15_6_11/RAMD/I}, {u2/pixel_buf/mem_reg_0_15_6_11/WE u2/pixel_buf/mem_reg_0_15_6_11/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/pixel_buf/mem_reg_0_15_6_11/RAMD_D1 - 
nets: {u2/pixel_buf/mem_reg_0_15_6_11/DOD1 u2/pixel_buf/mem_reg_0_15_6_11/RAMD_D1/O}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD0 u2/pixel_buf/mem_reg_0_15_6_11/RAMD_D1/ADR0}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD1 u2/pixel_buf/mem_reg_0_15_6_11/RAMD_D1/ADR1}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD2 u2/pixel_buf/mem_reg_0_15_6_11/RAMD_D1/ADR2}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD3 u2/pixel_buf/mem_reg_0_15_6_11/RAMD_D1/ADR3}, {u2/pixel_buf/mem_reg_0_15_6_11/ADDRD4 u2/pixel_buf/mem_reg_0_15_6_11/RAMD_D1/ADR4}, {u2/pixel_buf/mem_reg_0_15_6_11/WCLK u2/pixel_buf/mem_reg_0_15_6_11/RAMD_D1/CLK}, {u2/pixel_buf/mem_reg_0_15_6_11/DID1 u2/pixel_buf/mem_reg_0_15_6_11/RAMD_D1/I}, {u2/pixel_buf/mem_reg_0_15_6_11/WE u2/pixel_buf/mem_reg_0_15_6_11/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u2/pixel_buf/rptr_reg[0] - 
nets: {u2/pixel_buf/rptr_reg[0] u2/pixel_buf/rptr_reg[0]/Q}, {CLK_I u2/pixel_buf/rptr_reg[0]/C}, {rptr_rep[3]_i_1_n_0 u2/pixel_buf/rptr_reg[0]/CE}, {rptr[0]_i_1__1_n_0 u2/pixel_buf/rptr_reg[0]/D}, {wptr[3]_i_1__0_n_0 u2/pixel_buf/rptr_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/rptr_reg[1] - 
nets: {u2/pixel_buf/rptr_reg[1] u2/pixel_buf/rptr_reg[1]/Q}, {CLK_I u2/pixel_buf/rptr_reg[1]/C}, {rptr_rep[3]_i_1_n_0 u2/pixel_buf/rptr_reg[1]/CE}, {rptr[1]_i_1__0_n_0 u2/pixel_buf/rptr_reg[1]/D}, {wptr[3]_i_1__0_n_0 u2/pixel_buf/rptr_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/rptr_reg[2] - 
nets: {u2/pixel_buf/rptr_reg[2] u2/pixel_buf/rptr_reg[2]/Q}, {CLK_I u2/pixel_buf/rptr_reg[2]/C}, {rptr_rep[3]_i_1_n_0 u2/pixel_buf/rptr_reg[2]/CE}, {rptr[2]_i_1__0_n_0 u2/pixel_buf/rptr_reg[2]/D}, {wptr[3]_i_1__0_n_0 u2/pixel_buf/rptr_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/rptr_reg[3] - 
nets: {u2/pixel_buf/rptr_reg[3] u2/pixel_buf/rptr_reg[3]/Q}, {CLK_I u2/pixel_buf/rptr_reg[3]/C}, {rptr_rep[3]_i_1_n_0 u2/pixel_buf/rptr_reg[3]/CE}, {rptr[3]_i_1_n_0 u2/pixel_buf/rptr_reg[3]/D}, {wptr[3]_i_1__0_n_0 u2/pixel_buf/rptr_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/rptr_reg_rep[0] - 
nets: {u2/pixel_buf/rptr[0] u2/pixel_buf/rptr_reg_rep[0]/Q}, {CLK_I u2/pixel_buf/rptr_reg_rep[0]/C}, {rptr_rep[3]_i_1_n_0 u2/pixel_buf/rptr_reg_rep[0]/CE}, {rptr_rep[0]_i_1_n_0 u2/pixel_buf/rptr_reg_rep[0]/D}, {<const0> u2/pixel_buf/rptr_reg_rep[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/rptr_reg_rep[1] - 
nets: {u2/pixel_buf/rptr[1] u2/pixel_buf/rptr_reg_rep[1]/Q}, {CLK_I u2/pixel_buf/rptr_reg_rep[1]/C}, {rptr_rep[3]_i_1_n_0 u2/pixel_buf/rptr_reg_rep[1]/CE}, {rptr_rep[1]_i_1_n_0 u2/pixel_buf/rptr_reg_rep[1]/D}, {<const0> u2/pixel_buf/rptr_reg_rep[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/rptr_reg_rep[2] - 
nets: {u2/pixel_buf/rptr[2] u2/pixel_buf/rptr_reg_rep[2]/Q}, {CLK_I u2/pixel_buf/rptr_reg_rep[2]/C}, {rptr_rep[3]_i_1_n_0 u2/pixel_buf/rptr_reg_rep[2]/CE}, {rptr_rep[2]_i_1_n_0 u2/pixel_buf/rptr_reg_rep[2]/D}, {<const0> u2/pixel_buf/rptr_reg_rep[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/rptr_reg_rep[3] - 
nets: {u2/pixel_buf/rptr[3] u2/pixel_buf/rptr_reg_rep[3]/Q}, {CLK_I u2/pixel_buf/rptr_reg_rep[3]/C}, {rptr_rep[3]_i_1_n_0 u2/pixel_buf/rptr_reg_rep[3]/CE}, {rptr_rep[3]_i_2_n_0 u2/pixel_buf/rptr_reg_rep[3]/D}, {<const0> u2/pixel_buf/rptr_reg_rep[3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/wptr_reg[0] - 
nets: {u2/pixel_buf/wptr_reg[0] u2/pixel_buf/wptr_reg[0]/Q}, {CLK_I u2/pixel_buf/wptr_reg[0]/C}, {wptr[3]_i_2_n_0 u2/pixel_buf/wptr_reg[0]/CE}, {wptr[0]_i_1__1_n_0 u2/pixel_buf/wptr_reg[0]/D}, {wptr[3]_i_1__0_n_0 u2/pixel_buf/wptr_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/wptr_reg[1] - 
nets: {u2/pixel_buf/wptr_reg[1] u2/pixel_buf/wptr_reg[1]/Q}, {CLK_I u2/pixel_buf/wptr_reg[1]/C}, {wptr[3]_i_2_n_0 u2/pixel_buf/wptr_reg[1]/CE}, {wptr[1]_i_1__0_n_0 u2/pixel_buf/wptr_reg[1]/D}, {wptr[3]_i_1__0_n_0 u2/pixel_buf/wptr_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/wptr_reg[2] - 
nets: {u2/pixel_buf/wptr_reg[2] u2/pixel_buf/wptr_reg[2]/Q}, {CLK_I u2/pixel_buf/wptr_reg[2]/C}, {wptr[3]_i_2_n_0 u2/pixel_buf/wptr_reg[2]/CE}, {wptr[2]_i_1__0_n_0 u2/pixel_buf/wptr_reg[2]/D}, {wptr[3]_i_1__0_n_0 u2/pixel_buf/wptr_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u2/pixel_buf/wptr_reg[3] - 
nets: {u2/pixel_buf/wptr_reg[3] u2/pixel_buf/wptr_reg[3]/Q}, {CLK_I u2/pixel_buf/wptr_reg[3]/C}, {wptr[3]_i_2_n_0 u2/pixel_buf/wptr_reg[3]/CE}, {wptr[3]_i_3_n_0 u2/pixel_buf/wptr_reg[3]/D}, {wptr[3]_i_1__0_n_0 u2/pixel_buf/wptr_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/pblk.dseof_reg - 
nets: {u3/dseof u3/pblk.dseof_reg/Q}, {CLK_I u3/pblk.dseof_reg/C}, {<const1> u3/pblk.dseof_reg/CE}, {u3/seof u3/pblk.dseof_reg/D}, {<const0> u3/pblk.dseof_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/pblk.dseol_reg - 
nets: {u3/dseol u3/pblk.dseol_reg/Q}, {CLK_I u3/pblk.dseol_reg/C}, {<const1> u3/pblk.dseol_reg/CE}, {u3/seol u3/pblk.dseol_reg/D}, {<const0> u3/pblk.dseol_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/pblk.eoh_reg - 
nets: {hint u3/pblk.eoh_reg/Q}, {CLK_I u3/pblk.eoh_reg/C}, {<const1> u3/pblk.eoh_reg/CE}, {pblk.eoh_i_1_n_0 u3/pblk.eoh_reg/D}, {<const0> u3/pblk.eoh_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/pblk.eov_reg - 
nets: {vint u3/pblk.eov_reg/Q}, {CLK_I u3/pblk.eov_reg/C}, {<const1> u3/pblk.eov_reg/CE}, {pblk.eov_i_1_n_0 u3/pblk.eov_reg/D}, {<const0> u3/pblk.eov_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/pblk.seof_reg - 
nets: {u3/seof u3/pblk.seof_reg/Q}, {CLK_I u3/pblk.seof_reg/C}, {<const1> u3/pblk.seof_reg/CE}, {u3/eof u3/pblk.seof_reg/D}, {<const0> u3/pblk.seof_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/pblk.seol_reg - 
nets: {u3/seol u3/pblk.seol_reg/Q}, {CLK_I u3/pblk.seol_reg/C}, {<const1> u3/pblk.seol_reg/CE}, {u3/eol u3/pblk.seol_reg/D}, {<const0> u3/pblk.seol_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.nVen_reg - 
nets: {u3/nVen u3/tblk.nVen_reg/Q}, {PCLK u3/tblk.nVen_reg/C}, {<const1> u3/tblk.nVen_reg/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u3/tblk.nVen_reg/D}, {<const0> u3/tblk.nVen_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/drst_reg - 
nets: {u3/tblk.vtgen/hor_gen/drst u3/tblk.vtgen/hor_gen/drst_reg/Q}, {PCLK u3/tblk.vtgen/hor_gen/drst_reg/C}, {<const1> u3/tblk.vtgen/hor_gen/drst_reg/CE}, {<const0> u3/tblk.vtgen/hor_gen/drst_reg/D}, {u3/nVen u3/tblk.vtgen/hor_gen/drst_reg/S}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[0] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[0] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[0]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[0]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[0]/CE}, {Qi[0]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[0]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[10] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[10] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[10]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[10]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[10]/CE}, {Qi[10]_i_1__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[10]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[11] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[11] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[11]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[11]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[11]/CE}, {Qi[11]_i_1__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[11]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[12] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[12] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[12]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[12]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[12]/CE}, {Qi[12]_i_1__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[12]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[12]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[13] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[13] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[13]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[13]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[13]/CE}, {Qi[13]_i_1__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[13]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[14] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[14] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[14]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[14]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[14]/CE}, {Qi[14]_i_1__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[14]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[14]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[15] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[15] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[15]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[15]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[15]/CE}, {Qi[15]_i_1__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[15]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[15]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[1] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[1] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[1]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[1]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[1]/CE}, {Qi[1]_i_1__3_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[1]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[2] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[2] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[2]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[2]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[2]/CE}, {Qi[2]_i_1__3_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[2]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[2]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[3] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[3] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[3]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[3]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[3]/CE}, {Qi[3]_i_1__3_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[3]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[4] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[4] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[4]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[4]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[4]/CE}, {Qi[4]_i_1__3_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[4]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[4]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[5] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[5] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[5]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[5]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[5]/CE}, {Qi[5]_i_1__3_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[5]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[6] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[6] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[6]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[6]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[6]/CE}, {Qi[6]_i_1__3_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[6]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[6]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[7] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[7] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[7]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[7]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[7]/CE}, {Qi[7]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[7]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[8] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[8] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[8]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[8]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[8]/CE}, {Qi[8]_i_1__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[8]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[8]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[9] - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[9] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[9]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[9]/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[9]/CE}, {Qi[9]_i_1__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[9]/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg[9]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/CO[3]}, { u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/CO[2]}, { u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/CO[1]}, { u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/CO[0]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_4 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/O[3]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_5 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/O[2]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_6 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/O[1]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_7 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/O[0]}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/CI}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/CYINIT}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[3] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/DI[3]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[2] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/DI[2]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[1] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/DI[1]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[0] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/DI[0]}, {_inferred__0_carry_i_1__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/S[3]}, {_inferred__0_carry_i_2__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/S[2]}, {_inferred__0_carry_i_3__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/S[1]}, {_inferred__0_carry_i_4__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X63Y97, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0 - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/CO[3]}, { u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/CO[2]}, { u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/CO[1]}, { u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/CO[0]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_4 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/O[3]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_5 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/O[2]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_6 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/O[1]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_7 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/O[0]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/CI}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/CYINIT}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[7] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/DI[3]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[6] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/DI[2]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[5] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/DI[1]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[4] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/DI[0]}, {_inferred__0_carry__0_i_1__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/S[3]}, {_inferred__0_carry__0_i_2__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/S[2]}, {_inferred__0_carry__0_i_3__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/S[1]}, {_inferred__0_carry__0_i_4__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X63Y98, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1 - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/CO[3]}, { u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/CO[2]}, { u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/CO[1]}, { u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/CO[0]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_4 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/O[3]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_5 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/O[2]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_6 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/O[1]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_7 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/O[0]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/CI}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/CYINIT}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[11] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/DI[3]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[10] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/DI[2]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[9] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/DI[1]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[8] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/DI[0]}, {_inferred__0_carry__1_i_1__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/S[3]}, {_inferred__0_carry__1_i_2__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/S[2]}, {_inferred__0_carry__1_i_3__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/S[1]}, {_inferred__0_carry__1_i_4__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X63Y99, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2 - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/CO[3]}, { u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/CO[2]}, { u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/CO[1]}, { u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/CO[0]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_4 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/O[3]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_5 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/O[2]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_6 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/O[1]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_7 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/O[0]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/CI}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/CYINIT}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[15] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/DI[3]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[14] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/DI[2]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[13] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/DI[1]}, {u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[12] u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/DI[0]}, {_inferred__0_carry__2_i_1__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/S[3]}, {_inferred__0_carry__2_i_2__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/S[2]}, {_inferred__0_carry__2_i_3__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/S[1]}, {_inferred__0_carry__2_i_4__0_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X63Y100, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/hor_gen/gate_cnt/rci_reg - 
nets: {u3/tblk.vtgen/hor_gen/gate_cnt/rci_reg_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/rci_reg/Q}, {PCLK u3/tblk.vtgen/hor_gen/gate_cnt/rci_reg/C}, {<const1> u3/tblk.vtgen/hor_gen/gate_cnt/rci_reg/CE}, {rci_i_1__3_n_0 u3/tblk.vtgen/hor_gen/gate_cnt/rci_reg/D}, {<const0> u3/tblk.vtgen/hor_gen/gate_cnt/rci_reg/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[0] - 
nets: {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[0]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[0]/C}, {<const1> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[0]/CE}, {Qi[0]_i_1__1_n_0 u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[0]/D}, {<const0> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[1] - 
nets: {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[1]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[1]/C}, {<const1> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[1]/CE}, {Qi[1]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[1]/D}, {<const0> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[2] - 
nets: {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[2] u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[2]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[2]/C}, {<const1> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[2]/CE}, {Qi[2]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[2]/D}, {<const0> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[3] - 
nets: {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[3] u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[3]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[3]/C}, {<const1> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[3]/CE}, {Qi[3]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[3]/D}, {<const0> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[4] - 
nets: {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[4]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[4]/C}, {<const1> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[4]/CE}, {Qi[4]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[4]/D}, {<const0> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[5] - 
nets: {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[5]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[5]/C}, {<const1> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[5]/CE}, {Qi[5]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[5]/D}, {<const0> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[6] - 
nets: {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[6] u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[6]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[6]/C}, {<const1> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[6]/CE}, {Qi[6]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[6]/D}, {<const0> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[7] - 
nets: {u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[7] u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[7]/Q}, {PCLK u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[7]/C}, {<const1> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[7]/CE}, {Qi[7]_i_1__1_n_0 u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[7]/D}, {<const0> u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg[7]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg - 
nets: {u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg_n_0 u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg/Q}, {PCLK u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg/C}, {<const1> u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg/CE}, {rci_i_1__1_n_0 u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg/D}, {<const0> u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gen_gate.iGate_reg - 
nets: {u3/tblk.vtgen/Gate u3/tblk.vtgen/hor_gen/gen_gate.iGate_reg/Q}, {PCLK u3/tblk.vtgen/hor_gen/gen_gate.iGate_reg/C}, {<const1> u3/tblk.vtgen/hor_gen/gen_gate.iGate_reg/CE}, {u3/tblk.vtgen/hor_gen/iGate0 u3/tblk.vtgen/hor_gen/gen_gate.iGate_reg/D}, {u3/nVen u3/tblk.vtgen/hor_gen/gen_gate.iGate_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/gen_sync.iSync_reg - 
nets: {u3/tblk.vtgen/iHsync u3/tblk.vtgen/hor_gen/gen_sync.iSync_reg/Q}, {PCLK u3/tblk.vtgen/hor_gen/gen_sync.iSync_reg/C}, {<const1> u3/tblk.vtgen/hor_gen/gen_sync.iSync_reg/CE}, {u3/tblk.vtgen/hor_gen/iSync0 u3/tblk.vtgen/hor_gen/gen_sync.iSync_reg/D}, {u3/nVen u3/tblk.vtgen/hor_gen/gen_sync.iSync_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/go_reg - 
nets: {u3/tblk.vtgen/hor_gen/go u3/tblk.vtgen/hor_gen/go_reg/Q}, {PCLK u3/tblk.vtgen/hor_gen/go_reg/C}, {<const1> u3/tblk.vtgen/hor_gen/go_reg/CE}, {u3/tblk.vtgen/hor_gen/go0 u3/tblk.vtgen/hor_gen/go_reg/D}, {u3/nVen u3/tblk.vtgen/hor_gen/go_reg/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[0] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[0] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[0]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[0]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[0]/CE}, {Qi[0]_i_1__5_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[0]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[10] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[10] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[10]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[10]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[10]/CE}, {Qi[10]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[10]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[11] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[11] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[11]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[11]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[11]/CE}, {Qi[11]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[11]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[12] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[12] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[12]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[12]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[12]/CE}, {Qi[12]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[12]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[13] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[13] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[13]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[13]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[13]/CE}, {Qi[13]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[13]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[13]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[14] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[14] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[14]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[14]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[14]/CE}, {Qi[14]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[14]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[15] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[15] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[15]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[15]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[15]/CE}, {Qi[15]_i_1__1_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[15]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[15]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[1] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[1] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[1]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[1]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[1]/CE}, {Qi[1]_i_1__6_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[1]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[2] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[2] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[2]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[2]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[2]/CE}, {Qi[2]_i_1__6_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[2]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[3] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[3] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[3]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[3]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[3]/CE}, {Qi[3]_i_1__6_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[3]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[4] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[4] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[4]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[4]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[4]/CE}, {Qi[4]_i_1__6_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[4]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[5] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[5] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[5]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[5]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[5]/CE}, {Qi[5]_i_1__6_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[5]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[6] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[6] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[6]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[6]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[6]/CE}, {Qi[6]_i_1__6_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[6]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[7] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[7] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[7]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[7]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[7]/CE}, {Qi[7]_i_1__4_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[7]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[8] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[8] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[8]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[8]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[8]/CE}, {Qi[8]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[8]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[9] - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[9] u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[9]/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[9]/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[9]/CE}, {Qi[9]_i_1__2_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[9]/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg[9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/CO[3]}, { u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/CO[2]}, { u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/CO[1]}, { u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/CO[0]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_4 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/O[3]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_5 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/O[2]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_6 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/O[1]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_7 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/O[0]}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/CI}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/CYINIT}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[3] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/DI[3]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[2] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/DI[2]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[1] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/DI[1]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[0] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/DI[0]}, {_inferred__0_carry_i_1_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/S[3]}, {_inferred__0_carry_i_2_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/S[2]}, {_inferred__0_carry_i_3_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/S[1]}, {_inferred__0_carry_i_4_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X73Y104, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0 - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/CO[3]}, { u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/CO[2]}, { u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/CO[1]}, { u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/CO[0]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_4 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/O[3]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_5 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/O[2]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_6 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/O[1]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_7 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/O[0]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/CI}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/CYINIT}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[7] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/DI[3]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[6] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/DI[2]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[5] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/DI[1]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[4] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/DI[0]}, {_inferred__0_carry__0_i_1_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/S[3]}, {_inferred__0_carry__0_i_2_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/S[2]}, {_inferred__0_carry__0_i_3_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/S[1]}, {_inferred__0_carry__0_i_4_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X73Y105, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1 - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/CO[3]}, { u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/CO[2]}, { u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/CO[1]}, { u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/CO[0]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_4 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/O[3]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_5 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/O[2]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_6 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/O[1]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_7 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/O[0]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/CI}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/CYINIT}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[11] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/DI[3]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[10] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/DI[2]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[9] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/DI[1]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[8] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/DI[0]}, {_inferred__0_carry__1_i_1_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/S[3]}, {_inferred__0_carry__1_i_2_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/S[2]}, {_inferred__0_carry__1_i_3_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/S[1]}, {_inferred__0_carry__1_i_4_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X73Y106, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2 - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/CO[3]}, { u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/CO[2]}, { u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/CO[1]}, { u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/CO[0]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_4 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/O[3]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_5 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/O[2]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_6 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/O[1]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_7 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/O[0]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/CI}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/CYINIT}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[15] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/DI[3]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[14] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/DI[2]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[13] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/DI[1]}, {u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[12] u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/DI[0]}, {_inferred__0_carry__2_i_1_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/S[3]}, {_inferred__0_carry__2_i_2_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/S[2]}, {_inferred__0_carry__2_i_3_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/S[1]}, {_inferred__0_carry__2_i_4_n_0 u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X73Y107, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/hor_gen/len_cnt/rci_reg - 
nets: {u3/tblk.vtgen/hor_gen/len_cnt/rci_reg_n_0 u3/tblk.vtgen/hor_gen/len_cnt/rci_reg/Q}, {PCLK u3/tblk.vtgen/hor_gen/len_cnt/rci_reg/C}, {<const1> u3/tblk.vtgen/hor_gen/len_cnt/rci_reg/CE}, {rci_i_1_n_0 u3/tblk.vtgen/hor_gen/len_cnt/rci_reg/D}, {<const0> u3/tblk.vtgen/hor_gen/len_cnt/rci_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[0] - 
nets: {u3/Qi[0] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[0]/Q}, {PCLK u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[0]/C}, {<const1> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[0]/CE}, {u3/p_3_in[0] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[0]/D}, {<const0> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[1] - 
nets: {u3/Qi[1] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[1]/Q}, {PCLK u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[1]/C}, {<const1> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[1]/CE}, {u3/p_3_in[1] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[1]/D}, {<const0> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[2] - 
nets: {u3/Qi[2] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[2]/Q}, {PCLK u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[2]/C}, {<const1> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[2]/CE}, {u3/p_3_in[2] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[2]/D}, {<const0> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[3] - 
nets: {u3/Qi[3] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[3]/Q}, {PCLK u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[3]/C}, {<const1> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[3]/CE}, {u3/p_3_in[3] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[3]/D}, {<const0> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[3]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[4] - 
nets: {u3/Qi[4] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[4]/Q}, {PCLK u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[4]/C}, {<const1> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[4]/CE}, {u3/p_3_in[4] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[4]/D}, {<const0> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[4]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[5] - 
nets: {u3/Qi[5] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[5]/Q}, {PCLK u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[5]/C}, {<const1> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[5]/CE}, {u3/p_3_in[5] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[5]/D}, {<const0> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[6] - 
nets: {u3/Qi[6] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[6]/Q}, {PCLK u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[6]/C}, {<const1> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[6]/CE}, {u3/p_3_in[6] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[6]/D}, {<const0> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[7] - 
nets: {u3/Qi[7] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[7]/Q}, {PCLK u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[7]/C}, {<const1> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[7]/CE}, {u3/p_3_in[7] u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[7]/D}, {<const0> u3/tblk.vtgen/hor_gen/sync_cnt/cnt/Qi_reg[7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg - 
nets: {u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg_n_0 u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg/Q}, {PCLK u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg/C}, {<const1> u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg/CE}, {u3/tblk.vtgen/hor_gen/rci u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg/D}, {<const0> u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X69Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/drst_reg - 
nets: {u3/tblk.vtgen/ver_gen/drst u3/tblk.vtgen/ver_gen/drst_reg/Q}, {PCLK u3/tblk.vtgen/ver_gen/drst_reg/C}, {<const1> u3/tblk.vtgen/ver_gen/drst_reg/CE}, {drst_i_1_n_0 u3/tblk.vtgen/ver_gen/drst_reg/D}, {u3/nVen u3/tblk.vtgen/ver_gen/drst_reg/S}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[0] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[0] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[0]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[0]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[0]/CE}, {Qi[0]_i_1__4_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[0]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[10] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[10] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[10]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[10]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[10]/CE}, {Qi[10]_i_1__1_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[10]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[11] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[11] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[11]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[11]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[11]/CE}, {Qi[11]_i_1__1_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[11]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[12] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[12] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[12]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[12]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[12]/CE}, {Qi[12]_i_1__1_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[12]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[13] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[13] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[13]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[13]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[13]/CE}, {Qi[13]_i_1__1_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[13]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[13]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[14] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[14] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[14]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[14]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[14]/CE}, {Qi[14]_i_1__1_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[14]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[15] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[15] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[15]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[15]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[15]/CE}, {Qi[15]_i_2__0_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[15]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[1] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[1] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[1]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[1]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[1]/CE}, {Qi[1]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[1]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[2] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[2] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[2]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[2]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[2]/CE}, {Qi[2]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[2]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[3] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[3] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[3]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[3]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[3]/CE}, {Qi[3]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[3]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[3]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[4] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[4] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[4]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[4]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[4]/CE}, {Qi[4]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[4]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[4]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[5] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[5] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[5]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[5]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[5]/CE}, {Qi[5]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[5]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[6] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[6] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[6]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[6]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[6]/CE}, {Qi[6]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[6]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[6]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[7] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[7] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[7]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[7]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[7]/CE}, {Qi[7]_i_1__3_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[7]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[7]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[8] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[8] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[8]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[8]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[8]/CE}, {Qi[8]_i_1__1_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[8]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[8]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[9] - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[9] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[9]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[9]/C}, {Qi[15]_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[9]/CE}, {Qi[9]_i_1__1_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[9]/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg[9]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/CO[3]}, { u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/CO[2]}, { u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/CO[1]}, { u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/CO[0]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_4 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/O[3]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_5 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/O[2]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_6 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/O[1]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_7 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/O[0]}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/CI}, {<const1> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/CYINIT}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[3] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/DI[3]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[2] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/DI[2]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[1] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/DI[1]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[0] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/DI[0]}, {_inferred__0_carry_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/S[3]}, {_inferred__0_carry_i_2__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/S[2]}, {_inferred__0_carry_i_3__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/S[1]}, {_inferred__0_carry_i_4__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X66Y98, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0 - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/CO[3]}, { u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/CO[2]}, { u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/CO[1]}, { u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/CO[0]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_4 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/O[3]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_5 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/O[2]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_6 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/O[1]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_7 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/O[0]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/CI}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/CYINIT}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[7] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/DI[3]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[6] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/DI[2]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[5] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/DI[1]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[4] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/DI[0]}, {_inferred__0_carry__0_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/S[3]}, {_inferred__0_carry__0_i_2__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/S[2]}, {_inferred__0_carry__0_i_3__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/S[1]}, {_inferred__0_carry__0_i_4__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X66Y99, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1 - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/CO[3]}, { u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/CO[2]}, { u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/CO[1]}, { u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/CO[0]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_4 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/O[3]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_5 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/O[2]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_6 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/O[1]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_7 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/O[0]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/CI}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/CYINIT}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[11] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/DI[3]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[10] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/DI[2]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[9] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/DI[1]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[8] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/DI[0]}, {_inferred__0_carry__1_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/S[3]}, {_inferred__0_carry__1_i_2__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/S[2]}, {_inferred__0_carry__1_i_3__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/S[1]}, {_inferred__0_carry__1_i_4__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X66Y100, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2 - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/CO[3]}, { u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/CO[2]}, { u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/CO[1]}, { u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/CO[0]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_4 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/O[3]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_5 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/O[2]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_6 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/O[1]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_7 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/O[0]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/CI}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/CYINIT}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[15] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/DI[3]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[14] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/DI[2]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[13] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/DI[1]}, {u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[12] u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/DI[0]}, {_inferred__0_carry__2_i_1__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/S[3]}, {_inferred__0_carry__2_i_2__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/S[2]}, {_inferred__0_carry__2_i_3__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/S[1]}, {_inferred__0_carry__2_i_4__2_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X66Y101, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/ver_gen/gate_cnt/rci_reg - 
nets: {u3/tblk.vtgen/ver_gen/gate_cnt/rci_reg_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/rci_reg/Q}, {PCLK u3/tblk.vtgen/ver_gen/gate_cnt/rci_reg/C}, {u3/tblk.vtgen/ver_gen/p_0_in u3/tblk.vtgen/ver_gen/gate_cnt/rci_reg/CE}, {rci_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gate_cnt/rci_reg/D}, {<const0> u3/tblk.vtgen/ver_gen/gate_cnt/rci_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[0] - 
nets: {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[0]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[0]/C}, {Qi[7]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[0]/CE}, {Qi[0]_i_1__3_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[0]/D}, {<const0> u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[0]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[1] - 
nets: {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[1]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[1]/C}, {Qi[7]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[1]/CE}, {Qi[1]_i_1__4_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[1]/D}, {<const0> u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[2] - 
nets: {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[2] u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[2]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[2]/C}, {Qi[7]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[2]/CE}, {Qi[2]_i_1__4_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[2]/D}, {<const0> u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[3] - 
nets: {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[3] u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[3]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[3]/C}, {Qi[7]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[3]/CE}, {Qi[3]_i_1__4_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[3]/D}, {<const0> u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[3]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[4] - 
nets: {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[4]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[4]/C}, {Qi[7]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[4]/CE}, {Qi[4]_i_1__4_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[4]/D}, {<const0> u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[5] - 
nets: {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[5]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[5]/C}, {Qi[7]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[5]/CE}, {Qi[5]_i_1__4_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[5]/D}, {<const0> u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[6] - 
nets: {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[6] u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[6]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[6]/C}, {Qi[7]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[6]/CE}, {Qi[6]_i_1__4_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[6]/D}, {<const0> u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[7] - 
nets: {u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[7] u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[7]/Q}, {PCLK u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[7]/C}, {Qi[7]_i_1__5_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[7]/CE}, {Qi[7]_i_2__1_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[7]/D}, {<const0> u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg[7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg - 
nets: {u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg/Q}, {PCLK u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg/C}, {u3/tblk.vtgen/ver_gen/p_0_in u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg/CE}, {rci_i_1__4_n_0 u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg/D}, {<const0> u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X75Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gen_gate.iGate_reg - 
nets: {u3/tblk.vtgen/Vgate u3/tblk.vtgen/ver_gen/gen_gate.iGate_reg/Q}, {PCLK u3/tblk.vtgen/ver_gen/gen_gate.iGate_reg/C}, {<const1> u3/tblk.vtgen/ver_gen/gen_gate.iGate_reg/CE}, {u3/tblk.vtgen/ver_gen/iGate0 u3/tblk.vtgen/ver_gen/gen_gate.iGate_reg/D}, {u3/nVen u3/tblk.vtgen/ver_gen/gen_gate.iGate_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/gen_sync.iSync_reg - 
nets: {u3/tblk.vtgen/iVsync u3/tblk.vtgen/ver_gen/gen_sync.iSync_reg/Q}, {PCLK u3/tblk.vtgen/ver_gen/gen_sync.iSync_reg/C}, {<const1> u3/tblk.vtgen/ver_gen/gen_sync.iSync_reg/CE}, {u3/tblk.vtgen/ver_gen/iSync0 u3/tblk.vtgen/ver_gen/gen_sync.iSync_reg/D}, {u3/nVen u3/tblk.vtgen/ver_gen/gen_sync.iSync_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/go_reg - 
nets: {u3/tblk.vtgen/ver_gen/go u3/tblk.vtgen/ver_gen/go_reg/Q}, {PCLK u3/tblk.vtgen/ver_gen/go_reg/C}, {<const1> u3/tblk.vtgen/ver_gen/go_reg/CE}, {go_i_1__0_n_0 u3/tblk.vtgen/ver_gen/go_reg/D}, {u3/nVen u3/tblk.vtgen/ver_gen/go_reg/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[0] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[0] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[0]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[0]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[0]/CE}, {Qi[0]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[0]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[0]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[10] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[10] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[10]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[10]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[10]/CE}, {Qi[10]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[10]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[11] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[11] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[11]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[11]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[11]/CE}, {Qi[11]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[11]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[12] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[12] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[12]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[12]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[12]/CE}, {Qi[12]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[12]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[13] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[13] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[13]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[13]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[13]/CE}, {Qi[13]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[13]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[14] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[14] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[14]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[14]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[14]/CE}, {Qi[14]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[14]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[14]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[15] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[15] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[15]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[15]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[15]/CE}, {Qi[15]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[15]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[15]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[1] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[1] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[1]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[1]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[1]/CE}, {Qi[1]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[1]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[2] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[2] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[2]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[2]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[2]/CE}, {Qi[2]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[2]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[3] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[3] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[3]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[3]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[3]/CE}, {Qi[3]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[3]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[4] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[4] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[4]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[4]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[4]/CE}, {Qi[4]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[4]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[5] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[5] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[5]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[5]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[5]/CE}, {Qi[5]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[5]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[6] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[6] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[6]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[6]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[6]/CE}, {Qi[6]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[6]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[6]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[7] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[7] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[7]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[7]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[7]/CE}, {Qi[7]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[7]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[7]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[8] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[8] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[8]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[8]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[8]/CE}, {Qi[8]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[8]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[8]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[9] - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[9] u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[9]/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[9]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[9]/CE}, {Qi[9]_i_1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[9]/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg[9]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/CO[3]}, { u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/CO[2]}, { u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/CO[1]}, { u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/CO[0]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_4 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/O[3]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_5 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/O[2]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_6 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/O[1]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_7 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/O[0]}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/CI}, {<const1> u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/CYINIT}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[3] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/DI[3]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[2] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/DI[2]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[1] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/DI[1]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[0] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/DI[0]}, {_inferred__0_carry_i_1__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/S[3]}, {_inferred__0_carry_i_2__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/S[2]}, {_inferred__0_carry_i_3__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/S[1]}, {_inferred__0_carry_i_4__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X71Y99, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0 - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/CO[3]}, { u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/CO[2]}, { u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/CO[1]}, { u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/CO[0]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_4 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/O[3]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_5 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/O[2]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_6 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/O[1]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_7 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/O[0]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/CI}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/CYINIT}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[7] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/DI[3]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[6] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/DI[2]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[5] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/DI[1]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[4] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/DI[0]}, {_inferred__0_carry__0_i_1__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/S[3]}, {_inferred__0_carry__0_i_2__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/S[2]}, {_inferred__0_carry__0_i_3__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/S[1]}, {_inferred__0_carry__0_i_4__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X71Y100, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1 - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/CO[3]}, { u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/CO[2]}, { u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/CO[1]}, { u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/CO[0]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_4 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/O[3]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_5 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/O[2]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_6 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/O[1]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_7 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/O[0]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/CI}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/CYINIT}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[11] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/DI[3]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[10] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/DI[2]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[9] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/DI[1]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[8] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/DI[0]}, {_inferred__0_carry__1_i_1__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/S[3]}, {_inferred__0_carry__1_i_2__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/S[2]}, {_inferred__0_carry__1_i_3__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/S[1]}, {_inferred__0_carry__1_i_4__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X71Y101, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2 - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/CO[3]}, { u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/CO[2]}, { u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/CO[1]}, { u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/CO[0]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_4 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/O[3]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_5 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/O[2]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_6 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/O[1]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_7 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/O[0]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/CI}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/CYINIT}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[15] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/DI[3]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[14] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/DI[2]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[13] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/DI[1]}, {u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[12] u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/DI[0]}, {_inferred__0_carry__2_i_1__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/S[3]}, {_inferred__0_carry__2_i_2__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/S[2]}, {_inferred__0_carry__2_i_3__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/S[1]}, {_inferred__0_carry__2_i_4__1_n_0 u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X71Y102, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u3/tblk.vtgen/ver_gen/len_cnt/rci_reg - 
nets: {u3/tblk.vtgen/ver_gen/len_cnt/rci_reg_n_0 u3/tblk.vtgen/ver_gen/len_cnt/rci_reg/Q}, {PCLK u3/tblk.vtgen/ver_gen/len_cnt/rci_reg/C}, {u3/tblk.vtgen/ver_gen/p_0_in u3/tblk.vtgen/ver_gen/len_cnt/rci_reg/CE}, {rci_i_1__6_n_0 u3/tblk.vtgen/ver_gen/len_cnt/rci_reg/D}, {<const0> u3/tblk.vtgen/ver_gen/len_cnt/rci_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X74Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[0] - 
nets: {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[0] u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[0]/Q}, {PCLK u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[0]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[0]/CE}, {Qi[0]_i_1__0_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[0]/D}, {<const0> u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[1] - 
nets: {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[1] u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[1]/Q}, {PCLK u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[1]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[1]/CE}, {Qi[1]_i_1__0_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[1]/D}, {<const0> u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[2] - 
nets: {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[2] u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[2]/Q}, {PCLK u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[2]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[2]/CE}, {Qi[2]_i_1__0_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[2]/D}, {<const0> u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[3] - 
nets: {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[3] u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[3]/Q}, {PCLK u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[3]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[3]/CE}, {Qi[3]_i_1__0_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[3]/D}, {<const0> u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[4] - 
nets: {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[4] u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[4]/Q}, {PCLK u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[4]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[4]/CE}, {Qi[4]_i_1__0_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[4]/D}, {<const0> u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[5] - 
nets: {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[5] u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[5]/Q}, {PCLK u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[5]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[5]/CE}, {Qi[5]_i_1__0_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[5]/D}, {<const0> u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[6] - 
nets: {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[6] u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[6]/Q}, {PCLK u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[6]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[6]/CE}, {Qi[6]_i_1__0_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[6]/D}, {<const0> u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[7] - 
nets: {u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[7] u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[7]/Q}, {PCLK u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[7]/C}, {Qi[7]_i_1__6_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[7]/CE}, {Qi[7]_i_2_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[7]/D}, {<const0> u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg[7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg - 
nets: {u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg_n_0 u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg/Q}, {PCLK u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg/C}, {u3/tblk.vtgen/ver_gen/p_0_in u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg/CE}, {u3/tblk.vtgen/ver_gen/rci u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg/D}, {<const0> u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u4/mem/mem_reg - 
nets: {G[7] u4/mem/mem_reg/DOADO[15]}, {G[6] u4/mem/mem_reg/DOADO[14]}, {G[5] u4/mem/mem_reg/DOADO[13]}, {G[4] u4/mem/mem_reg/DOADO[12]}, {G[3] u4/mem/mem_reg/DOADO[11]}, {G[2] u4/mem/mem_reg/DOADO[10]}, {G[1] u4/mem/mem_reg/DOADO[9]}, {G[0] u4/mem/mem_reg/DOADO[8]}, {B[7] u4/mem/mem_reg/DOADO[7]}, {B[6] u4/mem/mem_reg/DOADO[6]}, {B[5] u4/mem/mem_reg/DOADO[5]}, {B[4] u4/mem/mem_reg/DOADO[4]}, {B[3] u4/mem/mem_reg/DOADO[3]}, {B[2] u4/mem/mem_reg/DOADO[2]}, {B[1] u4/mem/mem_reg/DOADO[1]}, {B[0] u4/mem/mem_reg/DOADO[0]}, { u4/mem/mem_reg/DOBDO[15]}, { u4/mem/mem_reg/DOBDO[14]}, { u4/mem/mem_reg/DOBDO[13]}, { u4/mem/mem_reg/DOBDO[12]}, { u4/mem/mem_reg/DOBDO[11]}, { u4/mem/mem_reg/DOBDO[10]}, { u4/mem/mem_reg/DOBDO[9]}, { u4/mem/mem_reg/DOBDO[8]}, {R[7] u4/mem/mem_reg/DOBDO[7]}, {R[6] u4/mem/mem_reg/DOBDO[6]}, {R[5] u4/mem/mem_reg/DOBDO[5]}, {R[4] u4/mem/mem_reg/DOBDO[4]}, {R[3] u4/mem/mem_reg/DOBDO[3]}, {R[2] u4/mem/mem_reg/DOBDO[2]}, {R[1] u4/mem/mem_reg/DOBDO[1]}, {R[0] u4/mem/mem_reg/DOBDO[0]}, { u4/mem/mem_reg/DOPADOP[1]}, { u4/mem/mem_reg/DOPADOP[0]}, { u4/mem/mem_reg/DOPBDOP[1]}, { u4/mem/mem_reg/DOPBDOP[0]}, {<const1> u4/mem/mem_reg/ADDRARDADDR[13]}, {u4/rptr_reg[7] u4/mem/mem_reg/ADDRARDADDR[12]}, {u4/rptr_reg[6] u4/mem/mem_reg/ADDRARDADDR[11]}, {u4/rptr_reg[5] u4/mem/mem_reg/ADDRARDADDR[10]}, {u4/rptr_reg[4] u4/mem/mem_reg/ADDRARDADDR[9]}, {u4/rptr_reg[3] u4/mem/mem_reg/ADDRARDADDR[8]}, {u4/rptr_reg[2] u4/mem/mem_reg/ADDRARDADDR[7]}, {u4/rptr_reg[1] u4/mem/mem_reg/ADDRARDADDR[6]}, {u4/rptr_reg[0] u4/mem/mem_reg/ADDRARDADDR[5]}, {<const1> u4/mem/mem_reg/ADDRARDADDR[4]}, {<const1> u4/mem/mem_reg/ADDRARDADDR[3]}, {<const1> u4/mem/mem_reg/ADDRARDADDR[2]}, {<const1> u4/mem/mem_reg/ADDRARDADDR[1]}, {<const1> u4/mem/mem_reg/ADDRARDADDR[0]}, {<const1> u4/mem/mem_reg/ADDRBWRADDR[13]}, {u4/wptr_reg[7] u4/mem/mem_reg/ADDRBWRADDR[12]}, {u4/wptr_reg[6] u4/mem/mem_reg/ADDRBWRADDR[11]}, {u4/wptr_reg[5] u4/mem/mem_reg/ADDRBWRADDR[10]}, {u4/wptr_reg[4] u4/mem/mem_reg/ADDRBWRADDR[9]}, {u4/wptr_reg[3] u4/mem/mem_reg/ADDRBWRADDR[8]}, {u4/wptr_reg[2] u4/mem/mem_reg/ADDRBWRADDR[7]}, {u4/wptr_reg[1] u4/mem/mem_reg/ADDRBWRADDR[6]}, {u4/wptr_reg[0] u4/mem/mem_reg/ADDRBWRADDR[5]}, {<const1> u4/mem/mem_reg/ADDRBWRADDR[4]}, {<const1> u4/mem/mem_reg/ADDRBWRADDR[3]}, {<const1> u4/mem/mem_reg/ADDRBWRADDR[2]}, {<const1> u4/mem/mem_reg/ADDRBWRADDR[1]}, {<const1> u4/mem/mem_reg/ADDRBWRADDR[0]}, {PCLK u4/mem/mem_reg/CLKARDCLK}, {CLK_I u4/mem/mem_reg/CLKBWRCLK}, {line_fifo_d[15] u4/mem/mem_reg/DIADI[15]}, {line_fifo_d[14] u4/mem/mem_reg/DIADI[14]}, {line_fifo_d[13] u4/mem/mem_reg/DIADI[13]}, {line_fifo_d[12] u4/mem/mem_reg/DIADI[12]}, {line_fifo_d[11] u4/mem/mem_reg/DIADI[11]}, {line_fifo_d[10] u4/mem/mem_reg/DIADI[10]}, {line_fifo_d[9] u4/mem/mem_reg/DIADI[9]}, {line_fifo_d[8] u4/mem/mem_reg/DIADI[8]}, {line_fifo_d[7] u4/mem/mem_reg/DIADI[7]}, {line_fifo_d[6] u4/mem/mem_reg/DIADI[6]}, {line_fifo_d[5] u4/mem/mem_reg/DIADI[5]}, {line_fifo_d[4] u4/mem/mem_reg/DIADI[4]}, {line_fifo_d[3] u4/mem/mem_reg/DIADI[3]}, {line_fifo_d[2] u4/mem/mem_reg/DIADI[2]}, {line_fifo_d[1] u4/mem/mem_reg/DIADI[1]}, {line_fifo_d[0] u4/mem/mem_reg/DIADI[0]}, {<const1> u4/mem/mem_reg/DIBDI[15]}, {<const1> u4/mem/mem_reg/DIBDI[14]}, {<const1> u4/mem/mem_reg/DIBDI[13]}, {<const1> u4/mem/mem_reg/DIBDI[12]}, {<const1> u4/mem/mem_reg/DIBDI[11]}, {<const1> u4/mem/mem_reg/DIBDI[10]}, {<const1> u4/mem/mem_reg/DIBDI[9]}, {<const1> u4/mem/mem_reg/DIBDI[8]}, {line_fifo_d[23] u4/mem/mem_reg/DIBDI[7]}, {line_fifo_d[22] u4/mem/mem_reg/DIBDI[6]}, {line_fifo_d[21] u4/mem/mem_reg/DIBDI[5]}, {line_fifo_d[20] u4/mem/mem_reg/DIBDI[4]}, {line_fifo_d[19] u4/mem/mem_reg/DIBDI[3]}, {line_fifo_d[18] u4/mem/mem_reg/DIBDI[2]}, {line_fifo_d[17] u4/mem/mem_reg/DIBDI[1]}, {line_fifo_d[16] u4/mem/mem_reg/DIBDI[0]}, {<const1> u4/mem/mem_reg/DIPADIP[1]}, {<const1> u4/mem/mem_reg/DIPADIP[0]}, {<const1> u4/mem/mem_reg/DIPBDIP[1]}, {<const1> u4/mem/mem_reg/DIPBDIP[0]}, {<const1> u4/mem/mem_reg/ENARDEN}, {line_fifo_wreq u4/mem/mem_reg/ENBWREN}, {<const0> u4/mem/mem_reg/REGCEAREGCE}, {<const0> u4/mem/mem_reg/REGCEB}, {<const0> u4/mem/mem_reg/RSTRAMARSTRAM}, {<const0> u4/mem/mem_reg/RSTRAMB}, {<const0> u4/mem/mem_reg/RSTREGARSTREG}, {<const0> u4/mem/mem_reg/RSTREGB}, {<const0> u4/mem/mem_reg/WEA[1]}, {<const0> u4/mem/mem_reg/WEA[0]}, {line_fifo_wreq u4/mem/mem_reg/WEBWE[3]}, {line_fifo_wreq u4/mem/mem_reg/WEBWE[2]}, {line_fifo_wreq u4/mem/mem_reg/WEBWE[1]}, {line_fifo_wreq u4/mem/mem_reg/WEBWE[0]}, 
BEL: RAMB18E1.RAMB18E1, 
CLASS: cell, 
LOC: RAMB18_X1Y40, 
METHODOLOGY_DRC_VIOS: {SYNTH-6 {cell *THIS*}}, 
POWER_OPTED_CE: ENBWREN=NEW, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: BMEM, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: bram, 
PRIMITIVE_TYPE: BMEM.bram.RAMB18E1, 
REF_NAME: RAMB18E1, 
SIM_COLLISION_CHECK: ALL, 

u4/minusOp_carry - 
nets: {u4/minusOp_carry_n_0 u4/minusOp_carry/CO[3]}, { u4/minusOp_carry/CO[2]}, { u4/minusOp_carry/CO[1]}, { u4/minusOp_carry/CO[0]}, {u4/minusOp__20[3] u4/minusOp_carry/O[3]}, {u4/minusOp__20[2] u4/minusOp_carry/O[2]}, {u4/minusOp__20[1] u4/minusOp_carry/O[1]}, { u4/minusOp_carry/O[0]}, {<const0> u4/minusOp_carry/CI}, {<const1> u4/minusOp_carry/CYINIT}, {u4/wptr_reg[3] u4/minusOp_carry/DI[3]}, {u4/wptr_reg[2] u4/minusOp_carry/DI[2]}, {u4/wptr_reg[1] u4/minusOp_carry/DI[1]}, {u4/wptr_reg[0] u4/minusOp_carry/DI[0]}, {minusOp_carry_i_1_n_0 u4/minusOp_carry/S[3]}, {minusOp_carry_i_2_n_0 u4/minusOp_carry/S[2]}, {minusOp_carry_i_3_n_0 u4/minusOp_carry/S[1]}, {minusOp_carry_i_4_n_0 u4/minusOp_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y100, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u4/minusOp_carry__0 - 
nets: { u4/minusOp_carry__0/CO[3]}, { u4/minusOp_carry__0/CO[2]}, { u4/minusOp_carry__0/CO[1]}, { u4/minusOp_carry__0/CO[0]}, {u4/minusOp__20[7] u4/minusOp_carry__0/O[3]}, {u4/minusOp__20[6] u4/minusOp_carry__0/O[2]}, {u4/minusOp__20[5] u4/minusOp_carry__0/O[1]}, {u4/minusOp__20[4] u4/minusOp_carry__0/O[0]}, {u4/minusOp_carry_n_0 u4/minusOp_carry__0/CI}, {<const0> u4/minusOp_carry__0/CYINIT}, {<const0> u4/minusOp_carry__0/DI[3]}, {u4/wptr_reg[6] u4/minusOp_carry__0/DI[2]}, {u4/wptr_reg[5] u4/minusOp_carry__0/DI[1]}, {u4/wptr_reg[4] u4/minusOp_carry__0/DI[0]}, {minusOp_carry__0_i_1_n_0 u4/minusOp_carry__0/S[3]}, {minusOp_carry__0_i_2_n_0 u4/minusOp_carry__0/S[2]}, {minusOp_carry__0_i_3_n_0 u4/minusOp_carry__0/S[1]}, {minusOp_carry__0_i_4_n_0 u4/minusOp_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y101, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

u4/rd_empty_reg - 
nets: {rd_empty u4/rd_empty_reg/Q}, {PCLK u4/rd_empty_reg/C}, {<const1> u4/rd_empty_reg/CE}, {u4/rempty u4/rd_empty_reg/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/rd_empty_reg/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X59Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u4/rempty_reg - 
nets: {u4/rempty u4/rempty_reg/Q}, {PCLK u4/rempty_reg/C}, {<const1> u4/rempty_reg/CE}, {u4/eqOp u4/rempty_reg/D}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/rempty_reg/PRE}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X60Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u4/rptr_reg[0] - 
nets: {u4/rptr_reg[0] u4/rptr_reg[0]/Q}, {PCLK u4/rptr_reg[0]/C}, {cgate u4/rptr_reg[0]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/rptr_reg[0]/CLR}, {p_0_in__2[0] u4/rptr_reg[0]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/rptr_reg[1] - 
nets: {u4/rptr_reg[1] u4/rptr_reg[1]/Q}, {PCLK u4/rptr_reg[1]/C}, {cgate u4/rptr_reg[1]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/rptr_reg[1]/CLR}, {p_0_in__2[1] u4/rptr_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/rptr_reg[2] - 
nets: {u4/rptr_reg[2] u4/rptr_reg[2]/Q}, {PCLK u4/rptr_reg[2]/C}, {cgate u4/rptr_reg[2]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/rptr_reg[2]/CLR}, {rptr[2]_i_1__1_n_0 u4/rptr_reg[2]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/rptr_reg[3] - 
nets: {u4/rptr_reg[3] u4/rptr_reg[3]/Q}, {PCLK u4/rptr_reg[3]/C}, {cgate u4/rptr_reg[3]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/rptr_reg[3]/CLR}, {rptr[3]_i_1__0_n_0 u4/rptr_reg[3]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/rptr_reg[4] - 
nets: {u4/rptr_reg[4] u4/rptr_reg[4]/Q}, {PCLK u4/rptr_reg[4]/C}, {cgate u4/rptr_reg[4]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/rptr_reg[4]/CLR}, {rptr[4]_i_1_n_0 u4/rptr_reg[4]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/rptr_reg[5] - 
nets: {u4/rptr_reg[5] u4/rptr_reg[5]/Q}, {PCLK u4/rptr_reg[5]/C}, {cgate u4/rptr_reg[5]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/rptr_reg[5]/CLR}, {rptr[5]_i_1_n_0 u4/rptr_reg[5]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/rptr_reg[6] - 
nets: {u4/rptr_reg[6] u4/rptr_reg[6]/Q}, {PCLK u4/rptr_reg[6]/C}, {cgate u4/rptr_reg[6]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/rptr_reg[6]/CLR}, {rptr[6]_i_1_n_0 u4/rptr_reg[6]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/rptr_reg[7] - 
nets: {u4/rptr_reg[7] u4/rptr_reg[7]/Q}, {PCLK u4/rptr_reg[7]/C}, {cgate u4/rptr_reg[7]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/rptr_reg[7]/CLR}, {p_0_in__2[7] u4/rptr_reg[7]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/wfull_reg - 
nets: {u4/wfull u4/wfull_reg/Q}, {CLK_I u4/wfull_reg/C}, {<const1> u4/wfull_reg/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/wfull_reg/CLR}, {u4/geqOp u4/wfull_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/wptr_reg[0] - 
nets: {u4/wptr_reg[0] u4/wptr_reg[0]/Q}, {CLK_I u4/wptr_reg[0]/C}, {line_fifo_wreq u4/wptr_reg[0]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/wptr_reg[0]/CLR}, {p_0_in__1[0] u4/wptr_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/wptr_reg[1] - 
nets: {u4/wptr_reg[1] u4/wptr_reg[1]/Q}, {CLK_I u4/wptr_reg[1]/C}, {line_fifo_wreq u4/wptr_reg[1]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/wptr_reg[1]/CLR}, {p_0_in__1[1] u4/wptr_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/wptr_reg[2] - 
nets: {u4/wptr_reg[2] u4/wptr_reg[2]/Q}, {CLK_I u4/wptr_reg[2]/C}, {line_fifo_wreq u4/wptr_reg[2]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/wptr_reg[2]/CLR}, {p_0_in__1[2] u4/wptr_reg[2]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/wptr_reg[3] - 
nets: {u4/wptr_reg[3] u4/wptr_reg[3]/Q}, {CLK_I u4/wptr_reg[3]/C}, {line_fifo_wreq u4/wptr_reg[3]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/wptr_reg[3]/CLR}, {p_0_in__1[3] u4/wptr_reg[3]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/wptr_reg[4] - 
nets: {u4/wptr_reg[4] u4/wptr_reg[4]/Q}, {CLK_I u4/wptr_reg[4]/C}, {line_fifo_wreq u4/wptr_reg[4]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/wptr_reg[4]/CLR}, {p_0_in__1[4] u4/wptr_reg[4]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/wptr_reg[5] - 
nets: {u4/wptr_reg[5] u4/wptr_reg[5]/Q}, {CLK_I u4/wptr_reg[5]/C}, {line_fifo_wreq u4/wptr_reg[5]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/wptr_reg[5]/CLR}, {p_0_in__1[5] u4/wptr_reg[5]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/wptr_reg[6] - 
nets: {u4/wptr_reg[6] u4/wptr_reg[6]/Q}, {CLK_I u4/wptr_reg[6]/C}, {line_fifo_wreq u4/wptr_reg[6]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/wptr_reg[6]/CLR}, {p_0_in__1[6] u4/wptr_reg[6]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/wptr_reg[7] - 
nets: {u4/wptr_reg[7] u4/wptr_reg[7]/Q}, {CLK_I u4/wptr_reg[7]/C}, {line_fifo_wreq u4/wptr_reg[7]/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/wptr_reg[7]/CLR}, {p_0_in__1[7] u4/wptr_reg[7]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u4/wr_full_reg - 
nets: {line_fifo_full_wr u4/wr_full_reg/Q}, {CLK_I u4/wr_full_reg/C}, {<const1> u4/wr_full_reg/CE}, {FSM_sequential_statemachine.c_state[2]_i_1_n_0 u4/wr_full_reg/CLR}, {u4/wfull u4/wr_full_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

vtim[31]_i_1 - 
nets: {vtim[31]_i_1_n_0 vtim[31]_i_1/O}, {RST_I vtim[31]_i_1/I0}, {ADR_I[2] vtim[31]_i_1/I1}, {ADR_I[3] vtim[31]_i_1/I2}, {ctrl[31]_i_3_n_0 vtim[31]_i_1/I3}, {ADR_I[4] vtim[31]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAAEAAA, 
LOC: SLICE_X70Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wfull_i_1 - 
nets: {u4/geqOp wfull_i_1/O}, {u4/minusOp__20[4] wfull_i_1/I0}, {u4/minusOp__20[7] wfull_i_1/I1}, {u4/minusOp__20[3] wfull_i_1/I2}, {wfull_i_2_n_0 wfull_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h0080, 
LOC: SLICE_X58Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wfull_i_2 - 
nets: {wfull_i_2_n_0 wfull_i_2/O}, {u4/minusOp__20[1] wfull_i_2/I0}, {u4/minusOp__20[2] wfull_i_2/I1}, {u4/minusOp__20[6] wfull_i_2/I2}, {u4/minusOp__20[5] wfull_i_2/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h7FFF, 
LOC: SLICE_X58Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wptr[0]_i_1 - 
nets: {wptr[0]_i_1_n_0 wptr[0]_i_1/O}, {u2/RGBbuf_wreq wptr[0]_i_1/I0}, {ctrl_ven wptr[0]_i_1/I1}, {u2/RGB_buf/wptr[0] wptr[0]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h48, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wptr[0]_i_1__0 - 
nets: {p_0_in__1[0] wptr[0]_i_1__0/O}, {u4/wptr_reg[0] wptr[0]_i_1__0/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

wptr[0]_i_1__1 - 
nets: {wptr[0]_i_1__1_n_0 wptr[0]_i_1__1/O}, {u2/pixel_buf/wptr_reg[0] wptr[0]_i_1__1/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

wptr[1]_i_1 - 
nets: {wptr[1]_i_1_n_0 wptr[1]_i_1/O}, {u2/RGB_buf/wptr[0] wptr[1]_i_1/I0}, {u2/RGBbuf_wreq wptr[1]_i_1/I1}, {ctrl_ven wptr[1]_i_1/I2}, {u2/RGB_buf/wptr[1] wptr[1]_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h7080, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wptr[1]_i_1__0 - 
nets: {wptr[1]_i_1__0_n_0 wptr[1]_i_1__0/O}, {u2/pixel_buf/wptr_reg[0] wptr[1]_i_1__0/I0}, {u2/pixel_buf/wptr_reg[1] wptr[1]_i_1__0/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X63Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wptr[1]_i_1__1 - 
nets: {p_0_in__1[1] wptr[1]_i_1__1/O}, {u4/wptr_reg[0] wptr[1]_i_1__1/I0}, {u4/wptr_reg[1] wptr[1]_i_1__1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wptr[2]_i_1 - 
nets: {wptr[2]_i_1_n_0 wptr[2]_i_1/O}, {u2/RGB_buf/wptr[0] wptr[2]_i_1/I0}, {u2/RGB_buf/wptr[1] wptr[2]_i_1/I1}, {u2/RGBbuf_wreq wptr[2]_i_1/I2}, {ctrl_ven wptr[2]_i_1/I3}, {u2/RGB_buf/wptr[2] wptr[2]_i_1/I4}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 32'h7F008000, 
LOC: SLICE_X63Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wptr[2]_i_1__0 - 
nets: {wptr[2]_i_1__0_n_0 wptr[2]_i_1__0/O}, {u2/pixel_buf/wptr_reg[2] wptr[2]_i_1__0/I0}, {u2/pixel_buf/wptr_reg[1] wptr[2]_i_1__0/I1}, {u2/pixel_buf/wptr_reg[0] wptr[2]_i_1__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X63Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wptr[2]_i_1__1 - 
nets: {p_0_in__1[2] wptr[2]_i_1__1/O}, {u4/wptr_reg[2] wptr[2]_i_1__1/I0}, {u4/wptr_reg[0] wptr[2]_i_1__1/I1}, {u4/wptr_reg[1] wptr[2]_i_1__1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wptr[3]_i_1 - 
nets: {p_0_in__1[3] wptr[3]_i_1/O}, {u4/wptr_reg[3] wptr[3]_i_1/I0}, {u4/wptr_reg[1] wptr[3]_i_1/I1}, {u4/wptr_reg[0] wptr[3]_i_1/I2}, {u4/wptr_reg[2] wptr[3]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h6AAA, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wptr[3]_i_1__0 - 
nets: {wptr[3]_i_1__0_n_0 wptr[3]_i_1__0/O}, {u2/ImDone0_inferred__0_carry__2_n_0 wptr[3]_i_1__0/I0}, {u2/ImDone0_carry__2_n_0 wptr[3]_i_1__0/I1}, {u2/dImDone wptr[3]_i_1__0/I2}, {ctrl_ven wptr[3]_i_1__0/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h01FF, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wptr[3]_i_2 - 
nets: {wptr[3]_i_2_n_0 wptr[3]_i_2/O}, {ACK_I wptr[3]_i_2/I0}, {u2/vmem_acc wptr[3]_i_2/I1}, {u2/ImDone0_inferred__0_carry__2_n_0 wptr[3]_i_2/I2}, {u2/ImDone0_carry__2_n_0 wptr[3]_i_2/I3}, {u2/dImDone wptr[3]_i_2/I4}, {ctrl_ven wptr[3]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8888888FFFFFFFFF, 
LOC: SLICE_X63Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wptr[3]_i_3 - 
nets: {wptr[3]_i_3_n_0 wptr[3]_i_3/O}, {u2/pixel_buf/wptr_reg[3] wptr[3]_i_3/I0}, {u2/pixel_buf/wptr_reg[0] wptr[3]_i_3/I1}, {u2/pixel_buf/wptr_reg[1] wptr[3]_i_3/I2}, {u2/pixel_buf/wptr_reg[2] wptr[3]_i_3/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h6AAA, 
LOC: SLICE_X63Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wptr[4]_i_1 - 
nets: {p_0_in__1[4] wptr[4]_i_1/O}, {u4/wptr_reg[4] wptr[4]_i_1/I0}, {u4/wptr_reg[2] wptr[4]_i_1/I1}, {u4/wptr_reg[0] wptr[4]_i_1/I2}, {u4/wptr_reg[1] wptr[4]_i_1/I3}, {u4/wptr_reg[3] wptr[4]_i_1/I4}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h6AAAAAAA, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wptr[5]_i_1 - 
nets: {p_0_in__1[5] wptr[5]_i_1/O}, {u4/wptr_reg[5] wptr[5]_i_1/I0}, {u4/wptr_reg[3] wptr[5]_i_1/I1}, {u4/wptr_reg[1] wptr[5]_i_1/I2}, {u4/wptr_reg[0] wptr[5]_i_1/I3}, {u4/wptr_reg[2] wptr[5]_i_1/I4}, {u4/wptr_reg[4] wptr[5]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h6AAAAAAAAAAAAAAA, 
LOC: SLICE_X60Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wptr[6]_i_1 - 
nets: {p_0_in__1[6] wptr[6]_i_1/O}, {wptr[7]_i_2_n_0 wptr[6]_i_1/I0}, {u4/wptr_reg[6] wptr[6]_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X60Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wptr[7]_i_1 - 
nets: {p_0_in__1[7] wptr[7]_i_1/O}, {u4/wptr_reg[7] wptr[7]_i_1/I0}, {wptr[7]_i_2_n_0 wptr[7]_i_1/I1}, {u4/wptr_reg[6] wptr[7]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'h9A, 
LOC: SLICE_X60Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wptr[7]_i_2 - 
nets: {wptr[7]_i_2_n_0 wptr[7]_i_2/O}, {u4/wptr_reg[4] wptr[7]_i_2/I0}, {u4/wptr_reg[2] wptr[7]_i_2/I1}, {u4/wptr_reg[0] wptr[7]_i_2/I2}, {u4/wptr_reg[1] wptr[7]_i_2/I3}, {u4/wptr_reg[3] wptr[7]_i_2/I4}, {u4/wptr_reg[5] wptr[7]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h7FFFFFFFFFFFFFFF, 
LOC: SLICE_X60Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 


####################################################
# Nets
Boundary Nets - 
<const0>, 
<const1>, 
ACK_I, 
ACK_O, 
ADR_I[2], 
ADR_I[3], 
ADR_I[4], 
ADR_O[10], 
ADR_O[11], 
ADR_O[12], 
ADR_O[13], 
ADR_O[14], 
ADR_O[15], 
ADR_O[16], 
ADR_O[17], 
ADR_O[18], 
ADR_O[19], 
ADR_O[20], 
ADR_O[21], 
ADR_O[22], 
ADR_O[23], 
ADR_O[24], 
ADR_O[25], 
ADR_O[26], 
ADR_O[27], 
ADR_O[28], 
ADR_O[29], 
ADR_O[2], 
ADR_O[30], 
ADR_O[31], 
ADR_O[3], 
ADR_O[4], 
ADR_O[5], 
ADR_O[6], 
ADR_O[7], 
ADR_O[8], 
ADR_O[9], 
BLANK, 
B[0], 
B[1], 
B[2], 
B[3], 
B[4], 
B[5], 
B[6], 
B[7], 
CAB_O, 
CLK_I, 
CSYNC, 
CYC_I, 
CYC_O, 
ERR_I, 
ERR_O, 
G[0], 
G[1], 
G[2], 
G[3], 
G[4], 
G[5], 
G[6], 
G[7], 
HSYNC, 
INTA_O, 
MDAT_I[0], 
MDAT_I[10], 
MDAT_I[11], 
MDAT_I[12], 
MDAT_I[13], 
MDAT_I[14], 
MDAT_I[15], 
MDAT_I[16], 
MDAT_I[17], 
MDAT_I[18], 
MDAT_I[19], 
MDAT_I[1], 
MDAT_I[20], 
MDAT_I[21], 
MDAT_I[22], 
MDAT_I[23], 
MDAT_I[24], 
MDAT_I[25], 
MDAT_I[26], 
MDAT_I[27], 
MDAT_I[28], 
MDAT_I[29], 
MDAT_I[2], 
MDAT_I[30], 
MDAT_I[31], 
MDAT_I[3], 
MDAT_I[4], 
MDAT_I[5], 
MDAT_I[6], 
MDAT_I[7], 
MDAT_I[8], 
MDAT_I[9], 
NRESET, 
PCLK, 
RST_I, 
R[0], 
R[1], 
R[2], 
R[3], 
R[4], 
R[5], 
R[6], 
R[7], 
SDAT_I[0], 
SDAT_I[10], 
SDAT_I[11], 
SDAT_I[12], 
SDAT_I[13], 
SDAT_I[14], 
SDAT_I[15], 
SDAT_I[16], 
SDAT_I[17], 
SDAT_I[18], 
SDAT_I[19], 
SDAT_I[1], 
SDAT_I[20], 
SDAT_I[21], 
SDAT_I[22], 
SDAT_I[23], 
SDAT_I[24], 
SDAT_I[25], 
SDAT_I[26], 
SDAT_I[27], 
SDAT_I[28], 
SDAT_I[29], 
SDAT_I[2], 
SDAT_I[30], 
SDAT_I[31], 
SDAT_I[3], 
SDAT_I[4], 
SDAT_I[5], 
SDAT_I[6], 
SDAT_I[7], 
SDAT_I[8], 
SDAT_I[9], 
SDAT_O[0], 
SDAT_O[10], 
SDAT_O[11], 
SDAT_O[12], 
SDAT_O[13], 
SDAT_O[14], 
SDAT_O[15], 
SDAT_O[16], 
SDAT_O[17], 
SDAT_O[18], 
SDAT_O[19], 
SDAT_O[1], 
SDAT_O[20], 
SDAT_O[21], 
SDAT_O[22], 
SDAT_O[23], 
SDAT_O[24], 
SDAT_O[25], 
SDAT_O[26], 
SDAT_O[27], 
SDAT_O[28], 
SDAT_O[29], 
SDAT_O[2], 
SDAT_O[30], 
SDAT_O[31], 
SDAT_O[3], 
SDAT_O[4], 
SDAT_O[5], 
SDAT_O[6], 
SDAT_O[7], 
SDAT_O[8], 
SDAT_O[9], 
SEL_I[0], 
SEL_I[1], 
SEL_I[2], 
SEL_I[3], 
STB_I, 
VSYNC, 
WE_I, 

u2/WB_block.vmemA_reg[10] - 
wires: CLBLL_L_X42Y102/CLBLL_IMUX22 CLBLL_L_X42Y102/CLBLL_LL_C3 CLBLL_L_X42Y103/CLBLL_IMUX0 CLBLL_L_X42Y103/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y103/CLBLL_L_A3 CLBLL_L_X42Y103/CLBLL_L_AQ INT_L_X42Y102/FAN_BOUNCE_S3_0 INT_L_X42Y102/IMUX_L22 INT_L_X42Y103/FAN_ALT0 INT_L_X42Y103/FAN_BOUNCE0 INT_L_X42Y103/IMUX_L0 INT_L_X42Y103/LOGIC_OUTS_L0 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y103/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y102/INT_L.FAN_BOUNCE_S3_0->>IMUX_L22 INT_L_X42Y103/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X42Y103/INT_L.LOGIC_OUTS_L0->>FAN_ALT0 INT_L_X42Y103/INT_L.LOGIC_OUTS_L0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/vmem_acc - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_EL1BEG1 BRAM_L_X44Y105/BRAM_EL1BEG1_0 CLBLL_L_X40Y103/CLBLL_IMUX19 CLBLL_L_X40Y103/CLBLL_IMUX23 CLBLL_L_X40Y103/CLBLL_L_B2 CLBLL_L_X40Y103/CLBLL_L_C3 CLBLL_L_X40Y104/CLBLL_IMUX22 CLBLL_L_X40Y104/CLBLL_LL_BQ CLBLL_L_X40Y104/CLBLL_LL_C3 CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y105/CLBLL_IMUX16 CLBLL_L_X40Y105/CLBLL_IMUX24 CLBLL_L_X40Y105/CLBLL_IMUX32 CLBLL_L_X40Y105/CLBLL_IMUX42 CLBLL_L_X40Y105/CLBLL_LL_B5 CLBLL_L_X40Y105/CLBLL_LL_C1 CLBLL_L_X40Y105/CLBLL_L_B3 CLBLL_L_X40Y105/CLBLL_L_D6 CLBLL_L_X40Y105/CLBLL_WR1END1 CLBLL_L_X40Y107/CLBLL_WW2END0 CLBLL_L_X42Y100/CLBLL_IMUX44 CLBLL_L_X42Y100/CLBLL_LL_D4 CLBLL_L_X42Y101/CLBLL_IMUX18 CLBLL_L_X42Y101/CLBLL_IMUX31 CLBLL_L_X42Y101/CLBLL_IMUX7 CLBLL_L_X42Y101/CLBLL_LL_A1 CLBLL_L_X42Y101/CLBLL_LL_B2 CLBLL_L_X42Y101/CLBLL_LL_C5 CLBLL_L_X42Y102/CLBLL_EL1BEG0 CLBLL_L_X42Y102/CLBLL_IMUX32 CLBLL_L_X42Y102/CLBLL_IMUX40 CLBLL_L_X42Y102/CLBLL_LL_C1 CLBLL_L_X42Y102/CLBLL_LL_D1 CLBLL_L_X42Y103/CLBLL_ER1BEG3 CLBLL_L_X42Y103/CLBLL_IMUX38 CLBLL_L_X42Y103/CLBLL_LL_D3 CLBLL_L_X42Y104/CLBLL_EE2A1 CLBLL_L_X42Y104/CLBLL_IMUX18 CLBLL_L_X42Y104/CLBLL_LL_B2 CLBLL_L_X42Y105/CLBLL_EE2A0 CLBLL_L_X42Y105/CLBLL_EE2A1 CLBLL_L_X42Y105/CLBLL_IMUX18 CLBLL_L_X42Y105/CLBLL_IMUX8 CLBLL_L_X42Y105/CLBLL_LL_A5 CLBLL_L_X42Y105/CLBLL_LL_B2 CLBLL_L_X42Y106/CLBLL_IMUX35 CLBLL_L_X42Y106/CLBLL_IMUX43 CLBLL_L_X42Y106/CLBLL_LL_C6 CLBLL_L_X42Y106/CLBLL_LL_D6 CLBLL_L_X42Y107/CLBLL_IMUX32 CLBLL_L_X42Y107/CLBLL_IMUX43 CLBLL_L_X42Y107/CLBLL_LL_C1 CLBLL_L_X42Y107/CLBLL_LL_D6 CLBLL_L_X42Y107/CLBLL_WR1END1 CLBLL_L_X42Y108/CLBLL_IMUX1 CLBLL_L_X42Y108/CLBLL_IMUX17 CLBLL_L_X42Y108/CLBLL_IMUX32 CLBLL_L_X42Y108/CLBLL_LL_A3 CLBLL_L_X42Y108/CLBLL_LL_B3 CLBLL_L_X42Y108/CLBLL_LL_C1 CLBLL_R_X45Y103/CLBLL_IMUX22 CLBLL_R_X45Y103/CLBLL_IMUX38 CLBLL_R_X45Y103/CLBLL_LL_C3 CLBLL_R_X45Y103/CLBLL_LL_D3 CLBLL_R_X45Y104/CLBLL_EL1BEG0 CLBLL_R_X45Y104/CLBLL_IMUX43 CLBLL_R_X45Y104/CLBLL_LL_D6 CLBLM_L_X46Y104/CLBLM_EL1BEG0 CLBLM_L_X46Y104/CLBLM_IMUX32 CLBLM_L_X46Y104/CLBLM_IMUX40 CLBLM_L_X46Y104/CLBLM_M_C1 CLBLM_L_X46Y104/CLBLM_M_D1 CLBLM_R_X39Y105/CLBLM_IMUX10 CLBLM_R_X39Y105/CLBLM_L_A4 CLBLM_R_X39Y105/CLBLM_WR1END1 CLBLM_R_X39Y107/CLBLM_IMUX33 CLBLM_R_X39Y107/CLBLM_L_C1 CLBLM_R_X39Y107/CLBLM_WW2END0 CLBLM_R_X41Y100/CLBLM_IMUX34 CLBLM_R_X41Y100/CLBLM_L_C6 CLBLM_R_X41Y102/CLBLM_EL1BEG0 CLBLM_R_X41Y102/CLBLM_IMUX26 CLBLM_R_X41Y102/CLBLM_L_B4 CLBLM_R_X41Y103/CLBLM_ER1BEG3 CLBLM_R_X41Y103/CLBLM_IMUX26 CLBLM_R_X41Y103/CLBLM_IMUX3 CLBLM_R_X41Y103/CLBLM_IMUX34 CLBLM_R_X41Y103/CLBLM_IMUX39 CLBLM_R_X41Y103/CLBLM_L_A2 CLBLM_R_X41Y103/CLBLM_L_B4 CLBLM_R_X41Y103/CLBLM_L_C6 CLBLM_R_X41Y103/CLBLM_L_D3 CLBLM_R_X41Y104/CLBLM_EE2A1 CLBLM_R_X41Y104/CLBLM_IMUX21 CLBLM_R_X41Y104/CLBLM_IMUX36 CLBLM_R_X41Y104/CLBLM_L_C4 CLBLM_R_X41Y104/CLBLM_L_D2 CLBLM_R_X41Y105/CLBLM_EE2A0 CLBLM_R_X41Y105/CLBLM_EE2A1 CLBLM_R_X41Y107/CLBLM_IMUX3 CLBLM_R_X41Y107/CLBLM_L_A2 CLBLM_R_X41Y107/CLBLM_WR1END1 CLBLM_R_X43Y105/CLBLM_EL1BEG1 CLBLM_R_X43Y105/CLBLM_IMUX21 CLBLM_R_X43Y105/CLBLM_L_C4 CLBLM_R_X43Y106/CLBLM_IMUX6 CLBLM_R_X43Y106/CLBLM_L_A1 CLBLM_R_X43Y107/CLBLM_IMUX2 CLBLM_R_X43Y107/CLBLM_IMUX23 CLBLM_R_X43Y107/CLBLM_IMUX46 CLBLM_R_X43Y107/CLBLM_L_C3 CLBLM_R_X43Y107/CLBLM_L_D5 CLBLM_R_X43Y107/CLBLM_M_A2 INT_L_X40Y102/SE2A1 INT_L_X40Y103/BYP_ALT5 INT_L_X40Y103/BYP_BOUNCE5 INT_L_X40Y103/ER1BEG2 INT_L_X40Y103/IMUX_L19 INT_L_X40Y103/IMUX_L23 INT_L_X40Y103/SE2BEG1 INT_L_X40Y103/SL1END1 INT_L_X40Y104/BYP_ALT4 INT_L_X40Y104/BYP_BOUNCE4 INT_L_X40Y104/EE2BEG1 INT_L_X40Y104/EL1BEG0 INT_L_X40Y104/IMUX_L22 INT_L_X40Y104/LOGIC_OUTS_L5 INT_L_X40Y104/NL1BEG0 INT_L_X40Y104/NL1END_S3_0 INT_L_X40Y104/NR1BEG1 INT_L_X40Y104/SL1BEG1 INT_L_X40Y105/EE2BEG0 INT_L_X40Y105/EE2BEG1 INT_L_X40Y105/IMUX_L16 INT_L_X40Y105/IMUX_L24 INT_L_X40Y105/IMUX_L32 INT_L_X40Y105/IMUX_L42 INT_L_X40Y105/NL1END0 INT_L_X40Y105/NR1END1 INT_L_X40Y105/WR1BEG1 INT_L_X40Y107/WW2A0 INT_L_X42Y100/IMUX_L44 INT_L_X42Y100/SR1END1 INT_L_X42Y101/EL1END_S3_0 INT_L_X42Y101/IMUX_L18 INT_L_X42Y101/IMUX_L31 INT_L_X42Y101/IMUX_L7 INT_L_X42Y101/SR1BEG1 INT_L_X42Y101/SR1BEG_S0 INT_L_X42Y101/SS2END3 INT_L_X42Y102/EL1END0 INT_L_X42Y102/IMUX_L32 INT_L_X42Y102/IMUX_L40 INT_L_X42Y102/SS2A3 INT_L_X42Y102/SS2END_N0_3 INT_L_X42Y103/ER1END3 INT_L_X42Y103/IMUX_L38 INT_L_X42Y103/SS2BEG3 INT_L_X42Y104/EE2END1 INT_L_X42Y104/ER1END_N3_3 INT_L_X42Y104/IMUX_L18 INT_L_X42Y105/EE2END0 INT_L_X42Y105/EE2END1 INT_L_X42Y105/ER1BEG2 INT_L_X42Y105/IMUX_L18 INT_L_X42Y105/IMUX_L8 INT_L_X42Y105/NR1BEG1 INT_L_X42Y106/IMUX_L35 INT_L_X42Y106/IMUX_L43 INT_L_X42Y106/NE2BEG1 INT_L_X42Y106/NL1BEG0 INT_L_X42Y106/NL1END_S3_0 INT_L_X42Y106/NR1BEG1 INT_L_X42Y106/NR1END1 INT_L_X42Y107/EL1BEG3 INT_L_X42Y107/IMUX_L32 INT_L_X42Y107/IMUX_L43 INT_L_X42Y107/NE2A1 INT_L_X42Y107/NL1END0 INT_L_X42Y107/NR1BEG0 INT_L_X42Y107/NR1END1 INT_L_X42Y107/WR1BEG1 INT_L_X42Y108/EL1BEG_N3 INT_L_X42Y108/IMUX_L1 INT_L_X42Y108/IMUX_L17 INT_L_X42Y108/IMUX_L32 INT_L_X42Y108/NR1END0 INT_L_X44Y104/SE2A1 INT_L_X44Y105/EL1END1 INT_L_X44Y105/SE2BEG1 INT_L_X46Y103/EL1END_S3_0 INT_L_X46Y104/EL1END0 INT_L_X46Y104/IMUX_L32 INT_L_X46Y104/IMUX_L40 INT_R_X39Y105/IMUX10 INT_R_X39Y105/WR1END1 INT_R_X39Y107/IMUX33 INT_R_X39Y107/WW2END0 INT_R_X41Y100/IMUX34 INT_R_X41Y100/SL1END1 INT_R_X41Y101/SL1BEG1 INT_R_X41Y101/SL1END1 INT_R_X41Y102/EL1BEG0 INT_R_X41Y102/IMUX26 INT_R_X41Y102/NR1BEG1 INT_R_X41Y102/SE2END1 INT_R_X41Y102/SL1BEG1 INT_R_X41Y103/EL1END_S3_0 INT_R_X41Y103/ER1BEG3 INT_R_X41Y103/ER1END2 INT_R_X41Y103/IMUX26 INT_R_X41Y103/IMUX3 INT_R_X41Y103/IMUX34 INT_R_X41Y103/IMUX39 INT_R_X41Y103/NR1BEG2 INT_R_X41Y103/NR1END1 INT_R_X41Y104/EE2A1 INT_R_X41Y104/EL1END0 INT_R_X41Y104/IMUX21 INT_R_X41Y104/IMUX36 INT_R_X41Y104/NR1END2 INT_R_X41Y105/EE2A0 INT_R_X41Y105/EE2A1 INT_R_X41Y107/IMUX3 INT_R_X41Y107/WR1END1 INT_R_X41Y107/WW2BEG0 INT_R_X43Y105/EL1BEG1 INT_R_X43Y105/ER1END2 INT_R_X43Y105/IMUX21 INT_R_X43Y106/IMUX6 INT_R_X43Y106/SL1END3 INT_R_X43Y107/EL1END3 INT_R_X43Y107/IMUX2 INT_R_X43Y107/IMUX23 INT_R_X43Y107/IMUX46 INT_R_X43Y107/NE2END1 INT_R_X43Y107/SL1BEG3 INT_R_X45Y103/FAN_BOUNCE_S3_2 INT_R_X45Y103/IMUX22 INT_R_X45Y103/IMUX38 INT_R_X45Y104/EL1BEG0 INT_R_X45Y104/FAN_ALT2 INT_R_X45Y104/FAN_BOUNCE2 INT_R_X45Y104/IMUX43 INT_R_X45Y104/SE2END1 VBRK_X113Y109/VBRK_EL1BEG0 VBRK_X99Y110/VBRK_WR1END1 VBRK_X99Y112/VBRK_WW2END0 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y104/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X43Y106/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X40Y103/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y103/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X40Y103/INT_L.SL1END1->>BYP_ALT5 INT_L_X40Y103/INT_L.SL1END1->>ER1BEG2 INT_L_X40Y103/INT_L.SL1END1->>IMUX_L19 INT_L_X40Y103/INT_L.SL1END1->>SE2BEG1 INT_L_X40Y104/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y104/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X40Y104/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X40Y104/INT_L.LOGIC_OUTS_L5->>EE2BEG1 INT_L_X40Y104/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y104/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y104/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X40Y104/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X40Y105/INT_L.NL1END0->>EE2BEG0 INT_L_X40Y105/INT_L.NL1END0->>IMUX_L16 INT_L_X40Y105/INT_L.NL1END0->>IMUX_L24 INT_L_X40Y105/INT_L.NL1END0->>IMUX_L32 INT_L_X40Y105/INT_L.NL1END0->>WR1BEG1 INT_L_X40Y105/INT_L.NR1END1->>EE2BEG1 INT_L_X40Y105/INT_L.NR1END1->>IMUX_L42 INT_L_X42Y100/INT_L.SR1END1->>IMUX_L44 INT_L_X42Y101/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X42Y101/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X42Y101/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X42Y101/INT_L.SS2END3->>IMUX_L7 INT_L_X42Y101/INT_L.SS2END3->>SR1BEG_S0 INT_L_X42Y102/INT_L.EL1END0->>IMUX_L32 INT_L_X42Y102/INT_L.EL1END0->>IMUX_L40 INT_L_X42Y103/INT_L.ER1END3->>IMUX_L38 INT_L_X42Y103/INT_L.ER1END3->>SS2BEG3 INT_L_X42Y104/INT_L.EE2END1->>IMUX_L18 INT_L_X42Y105/INT_L.EE2END0->>IMUX_L8 INT_L_X42Y105/INT_L.EE2END1->>ER1BEG2 INT_L_X42Y105/INT_L.EE2END1->>IMUX_L18 INT_L_X42Y105/INT_L.EE2END1->>NR1BEG1 INT_L_X42Y106/INT_L.NR1END1->>IMUX_L35 INT_L_X42Y106/INT_L.NR1END1->>IMUX_L43 INT_L_X42Y106/INT_L.NR1END1->>NE2BEG1 INT_L_X42Y106/INT_L.NR1END1->>NL1BEG0 INT_L_X42Y106/INT_L.NR1END1->>NR1BEG1 INT_L_X42Y107/INT_L.NL1END0->>IMUX_L32 INT_L_X42Y107/INT_L.NL1END0->>NR1BEG0 INT_L_X42Y107/INT_L.NL1END0->>WR1BEG1 INT_L_X42Y107/INT_L.NR1END1->>IMUX_L43 INT_L_X42Y108/INT_L.NR1END0->>EL1BEG_N3 INT_L_X42Y108/INT_L.NR1END0->>IMUX_L1 INT_L_X42Y108/INT_L.NR1END0->>IMUX_L17 INT_L_X42Y108/INT_L.NR1END0->>IMUX_L32 INT_L_X44Y105/INT_L.EL1END1->>SE2BEG1 INT_L_X46Y104/INT_L.EL1END0->>IMUX_L32 INT_L_X46Y104/INT_L.EL1END0->>IMUX_L40 INT_R_X39Y105/INT_R.WR1END1->>IMUX10 INT_R_X39Y107/INT_R.WW2END0->>IMUX33 INT_R_X41Y100/INT_R.SL1END1->>IMUX34 INT_R_X41Y101/INT_R.SL1END1->>SL1BEG1 INT_R_X41Y102/INT_R.SE2END1->>EL1BEG0 INT_R_X41Y102/INT_R.SE2END1->>IMUX26 INT_R_X41Y102/INT_R.SE2END1->>NR1BEG1 INT_R_X41Y102/INT_R.SE2END1->>SL1BEG1 INT_R_X41Y103/INT_R.EL1END_S3_0->>IMUX39 INT_R_X41Y103/INT_R.ER1END2->>ER1BEG3 INT_R_X41Y103/INT_R.ER1END2->>NR1BEG2 INT_R_X41Y103/INT_R.NR1END1->>IMUX26 INT_R_X41Y103/INT_R.NR1END1->>IMUX3 INT_R_X41Y103/INT_R.NR1END1->>IMUX34 INT_R_X41Y104/INT_R.NR1END2->>IMUX21 INT_R_X41Y104/INT_R.NR1END2->>IMUX36 INT_R_X41Y107/INT_R.WR1END1->>IMUX3 INT_R_X41Y107/INT_R.WR1END1->>WW2BEG0 INT_R_X43Y105/INT_R.ER1END2->>EL1BEG1 INT_R_X43Y105/INT_R.ER1END2->>IMUX21 INT_R_X43Y106/INT_R.SL1END3->>IMUX6 INT_R_X43Y107/INT_R.EL1END3->>IMUX23 INT_R_X43Y107/INT_R.EL1END3->>IMUX46 INT_R_X43Y107/INT_R.EL1END3->>SL1BEG3 INT_R_X43Y107/INT_R.NE2END1->>IMUX2 INT_R_X45Y103/INT_R.FAN_BOUNCE_S3_2->>IMUX22 INT_R_X45Y103/INT_R.FAN_BOUNCE_S3_2->>IMUX38 INT_R_X45Y104/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y104/INT_R.SE2END1->>EL1BEG0 INT_R_X45Y104/INT_R.SE2END1->>FAN_ALT2 INT_R_X45Y104/INT_R.SE2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 47, 

stat_acmp - 
wires: CLBLL_L_X42Y102/CLBLL_ER1BEG3 CLBLL_L_X42Y102/CLBLL_IMUX31 CLBLL_L_X42Y102/CLBLL_IMUX7 CLBLL_L_X42Y102/CLBLL_LL_A1 CLBLL_L_X42Y102/CLBLL_LL_C5 CLBLL_L_X42Y103/CLBLL_IMUX22 CLBLL_L_X42Y103/CLBLL_LL_C3 CLBLM_R_X41Y102/CLBLM_ER1BEG3 CLBLM_R_X41Y102/CLBLM_IMUX3 CLBLM_R_X41Y102/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y102/CLBLM_L_A2 CLBLM_R_X41Y102/CLBLM_L_AMUX INT_L_X42Y102/ER1END3 INT_L_X42Y102/IMUX_L31 INT_L_X42Y102/IMUX_L7 INT_L_X42Y102/NR1BEG3 INT_L_X42Y103/ER1END_N3_3 INT_L_X42Y103/IMUX_L22 INT_L_X42Y103/NR1END3 INT_R_X41Y102/ER1BEG3 INT_R_X41Y102/FAN_ALT5 INT_R_X41Y102/FAN_BOUNCE5 INT_R_X41Y102/IMUX3 INT_R_X41Y102/LOGIC_OUTS16 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y102/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X42Y102/INT_L.ER1END3->>IMUX_L31 INT_L_X42Y102/INT_L.ER1END3->>IMUX_L7 INT_L_X42Y102/INT_L.ER1END3->>NR1BEG3 INT_L_X42Y103/INT_L.NR1END3->>IMUX_L22 INT_R_X41Y102/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y102/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X41Y102/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X41Y102/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/WB_block.vmemA_reg[11] - 
wires: CLBLL_L_X42Y103/CLBLL_IMUX19 CLBLL_L_X42Y103/CLBLL_IMUX43 CLBLL_L_X42Y103/CLBLL_LL_D6 CLBLL_L_X42Y103/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y103/CLBLL_L_B2 CLBLL_L_X42Y103/CLBLL_L_BQ INT_L_X42Y103/IMUX_L19 INT_L_X42Y103/IMUX_L43 INT_L_X42Y103/LOGIC_OUTS_L1 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X42Y103/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X42Y103/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X42Y103/INT_L.LOGIC_OUTS_L1->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[11] - 
wires: CLBLL_L_X42Y103/CLBLL_IMUX47 CLBLL_L_X42Y103/CLBLL_IMUX7 CLBLL_L_X42Y103/CLBLL_LL_A1 CLBLL_L_X42Y103/CLBLL_LL_D5 CLBLM_R_X43Y104/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y104/CLBLM_L_AQ INT_L_X42Y103/IMUX_L47 INT_L_X42Y103/IMUX_L7 INT_L_X42Y103/WL1END3 INT_L_X42Y104/WL1END_N1_3 INT_R_X43Y103/WL1BEG3 INT_R_X43Y104/LOGIC_OUTS0 INT_R_X43Y104/WL1BEG_N3 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X43Y104/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y103/INT_L.WL1END3->>IMUX_L47 INT_L_X42Y103/INT_L.WL1END3->>IMUX_L7 INT_R_X43Y104/INT_R.LOGIC_OUTS0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[12] - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_EE2A2 BRAM_L_X44Y100/BRAM_EE2A2_3 CLBLL_L_X42Y103/CLBLL_IMUX20 CLBLL_L_X42Y103/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y103/CLBLL_L_C2 CLBLL_L_X42Y103/CLBLL_L_CQ CLBLL_R_X45Y103/CLBLL_IMUX31 CLBLL_R_X45Y103/CLBLL_LL_C5 CLBLM_R_X43Y103/CLBLM_EE2A2 INT_L_X42Y103/EE2BEG2 INT_L_X42Y103/IMUX_L20 INT_L_X42Y103/LOGIC_OUTS_L2 INT_L_X44Y103/EE2END2 INT_L_X44Y103/ER1BEG3 INT_R_X43Y103/EE2A2 INT_R_X45Y103/ER1END3 INT_R_X45Y103/IMUX31 INT_R_X45Y104/ER1END_N3_3 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y103/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X42Y103/INT_L.LOGIC_OUTS_L2->>EE2BEG2 INT_L_X42Y103/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X44Y103/INT_L.EE2END2->>ER1BEG3 INT_R_X45Y103/INT_R.ER1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[12] - 
wires: CLBLL_R_X45Y102/CLBLL_IMUX8 CLBLL_R_X45Y102/CLBLL_LL_A5 CLBLL_R_X45Y103/CLBLL_IMUX32 CLBLL_R_X45Y103/CLBLL_LL_C1 CLBLL_R_X45Y104/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y104/CLBLL_L_AQ INT_R_X45Y102/IMUX8 INT_R_X45Y102/SL1END0 INT_R_X45Y103/IMUX32 INT_R_X45Y103/SL1BEG0 INT_R_X45Y103/SL1END0 INT_R_X45Y104/LOGIC_OUTS0 INT_R_X45Y104/SL1BEG0 
pips: CLBLL_R_X45Y102/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X45Y104/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X45Y102/INT_R.SL1END0->>IMUX8 INT_R_X45Y103/INT_R.SL1END0->>IMUX32 INT_R_X45Y103/INT_R.SL1END0->>SL1BEG0 INT_R_X45Y104/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[13] - 
wires: BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_NE2A2 BRAM_L_X44Y100/BRAM_NE2A2_4 CLBLL_L_X42Y103/CLBLL_IMUX39 CLBLL_L_X42Y103/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y103/CLBLL_L_D3 CLBLL_L_X42Y103/CLBLL_L_DQ CLBLL_R_X45Y103/CLBLL_IMUX45 CLBLL_R_X45Y103/CLBLL_LL_D2 CLBLM_R_X43Y104/CLBLM_NE2A2 INT_L_X42Y103/EL1BEG2 INT_L_X42Y103/IMUX_L39 INT_L_X42Y103/LOGIC_OUTS_L3 INT_L_X44Y103/SE2A2 INT_L_X44Y104/NE2END2 INT_L_X44Y104/SE2BEG2 INT_R_X43Y103/EL1END2 INT_R_X43Y103/NE2BEG2 INT_R_X43Y104/NE2A2 INT_R_X45Y103/IMUX45 INT_R_X45Y103/SE2END2 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y103/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X42Y103/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_L_X42Y103/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X44Y104/INT_L.NE2END2->>SE2BEG2 INT_R_X43Y103/INT_R.EL1END2->>NE2BEG2 INT_R_X45Y103/INT_R.SE2END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[13] - 
wires: CLBLL_R_X45Y103/CLBLL_IMUX11 CLBLL_R_X45Y103/CLBLL_IMUX40 CLBLL_R_X45Y103/CLBLL_LL_A4 CLBLL_R_X45Y103/CLBLL_LL_D1 CLBLL_R_X45Y104/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y104/CLBLL_L_BQ INT_R_X45Y102/FAN_BOUNCE_S3_2 INT_R_X45Y103/FAN_ALT2 INT_R_X45Y103/FAN_BOUNCE2 INT_R_X45Y103/IMUX11 INT_R_X45Y103/IMUX40 INT_R_X45Y103/SL1END1 INT_R_X45Y104/LOGIC_OUTS1 INT_R_X45Y104/SL1BEG1 
pips: CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X45Y104/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X45Y103/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y103/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X45Y103/INT_R.SL1END1->>FAN_ALT2 INT_R_X45Y103/INT_R.SL1END1->>IMUX11 INT_R_X45Y104/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[14] - 
wires: CLBLL_L_X42Y104/CLBLL_IMUX0 CLBLL_L_X42Y104/CLBLL_IMUX24 CLBLL_L_X42Y104/CLBLL_LL_B5 CLBLL_L_X42Y104/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y104/CLBLL_L_A3 CLBLL_L_X42Y104/CLBLL_L_AQ INT_L_X42Y104/IMUX_L0 INT_L_X42Y104/IMUX_L24 INT_L_X42Y104/LOGIC_OUTS_L0 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y104/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y104/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X42Y104/INT_L.LOGIC_OUTS_L0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[14] - 
wires: CLBLL_L_X42Y104/CLBLL_IMUX15 CLBLL_L_X42Y104/CLBLL_LL_B1 CLBLM_R_X43Y104/CLBLM_IMUX4 CLBLM_R_X43Y104/CLBLM_M_A6 CLBLM_R_X43Y106/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y106/CLBLM_M_AQ INT_L_X42Y104/IMUX_L15 INT_L_X42Y104/WL1END3 INT_L_X42Y105/WL1END_N1_3 INT_R_X43Y104/IMUX4 INT_R_X43Y104/SR1END1 INT_R_X43Y104/WL1BEG3 INT_R_X43Y105/SL1END0 INT_R_X43Y105/SR1BEG1 INT_R_X43Y105/WL1BEG_N3 INT_R_X43Y106/LOGIC_OUTS4 INT_R_X43Y106/SL1BEG0 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X43Y104/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y106/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X42Y104/INT_L.WL1END3->>IMUX_L15 INT_R_X43Y104/INT_R.SR1END1->>IMUX4 INT_R_X43Y105/INT_R.SL1END0->>SR1BEG1 INT_R_X43Y105/INT_R.SL1END0->>WL1BEG_N3 INT_R_X43Y106/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[15] - 
wires: CLBLL_L_X42Y104/CLBLL_IMUX19 CLBLL_L_X42Y104/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y104/CLBLL_L_B2 CLBLL_L_X42Y104/CLBLL_L_BQ CLBLL_L_X42Y104/CLBLL_WL1END0 CLBLM_R_X41Y104/CLBLM_IMUX33 CLBLM_R_X41Y104/CLBLM_L_C1 CLBLM_R_X41Y104/CLBLM_WL1END0 INT_L_X42Y104/IMUX_L19 INT_L_X42Y104/LOGIC_OUTS_L1 INT_L_X42Y104/WL1BEG0 INT_R_X41Y104/IMUX33 INT_R_X41Y104/WL1END0 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y104/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X42Y104/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X42Y104/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_R_X41Y104/INT_R.WL1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[15] - 
wires: CLBLL_L_X42Y104/CLBLL_WW2END1 CLBLM_R_X41Y104/CLBLM_IMUX20 CLBLM_R_X41Y104/CLBLM_IMUX6 CLBLM_R_X41Y104/CLBLM_L_A1 CLBLM_R_X41Y104/CLBLM_L_C2 CLBLM_R_X41Y104/CLBLM_WW2END1 CLBLM_R_X43Y104/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y104/CLBLM_L_BQ INT_L_X42Y104/WW2A1 INT_R_X41Y104/BYP_ALT2 INT_R_X41Y104/BYP_BOUNCE2 INT_R_X41Y104/IMUX20 INT_R_X41Y104/IMUX6 INT_R_X41Y104/WW2END1 INT_R_X41Y105/BYP_BOUNCE_N3_2 INT_R_X43Y104/LOGIC_OUTS1 INT_R_X43Y104/WW2BEG1 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y104/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y104/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y104/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X41Y104/INT_R.WW2END1->>BYP_ALT2 INT_R_X41Y104/INT_R.WW2END1->>IMUX20 INT_R_X43Y104/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[16] - 
wires: BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_EE2A2 BRAM_L_X44Y100/BRAM_EE2A2_4 CLBLL_L_X42Y104/CLBLL_IMUX20 CLBLL_L_X42Y104/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y104/CLBLL_L_C2 CLBLL_L_X42Y104/CLBLL_L_CQ CLBLL_R_X45Y104/CLBLL_EE2A2 CLBLM_L_X46Y104/CLBLM_EE2A2 CLBLM_L_X46Y104/CLBLM_IMUX28 CLBLM_L_X46Y104/CLBLM_M_C4 CLBLM_R_X43Y104/CLBLM_EE2A2 INT_L_X42Y104/EE2BEG2 INT_L_X42Y104/IMUX_L20 INT_L_X42Y104/LOGIC_OUTS_L2 INT_L_X44Y104/EE2BEG2 INT_L_X44Y104/EE2END2 INT_L_X46Y104/EE2END2 INT_L_X46Y104/IMUX_L28 INT_R_X43Y104/EE2A2 INT_R_X45Y104/EE2A2 VBRK_X113Y109/VBRK_EE2A2 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y104/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X42Y104/INT_L.LOGIC_OUTS_L2->>EE2BEG2 INT_L_X42Y104/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X44Y104/INT_L.EE2END2->>EE2BEG2 INT_L_X46Y104/INT_L.EE2END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[16] - 
wires: CLBLL_R_X45Y103/CLBLL_IMUX5 CLBLL_R_X45Y103/CLBLL_L_A6 CLBLL_R_X45Y104/CLBLL_ER1BEG3 CLBLL_R_X45Y104/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y104/CLBLL_L_CQ CLBLM_L_X46Y104/CLBLM_ER1BEG3 CLBLM_L_X46Y104/CLBLM_IMUX31 CLBLM_L_X46Y104/CLBLM_M_C5 INT_L_X46Y104/ER1END3 INT_L_X46Y104/IMUX_L31 INT_L_X46Y105/ER1END_N3_3 INT_R_X45Y103/IMUX5 INT_R_X45Y103/SL1END2 INT_R_X45Y104/ER1BEG3 INT_R_X45Y104/LOGIC_OUTS2 INT_R_X45Y104/SL1BEG2 VBRK_X113Y109/VBRK_ER1BEG3 
pips: CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X45Y104/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X46Y104/INT_L.ER1END3->>IMUX_L31 INT_R_X45Y103/INT_R.SL1END2->>IMUX5 INT_R_X45Y104/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X45Y104/INT_R.LOGIC_OUTS2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[17] - 
wires: BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_EE2A3 BRAM_L_X44Y100/BRAM_EE2A3_4 CLBLL_L_X42Y104/CLBLL_IMUX39 CLBLL_L_X42Y104/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y104/CLBLL_L_D3 CLBLL_L_X42Y104/CLBLL_L_DQ CLBLL_R_X45Y104/CLBLL_IMUX40 CLBLL_R_X45Y104/CLBLL_LL_D1 CLBLM_R_X43Y104/CLBLM_EE2A3 INT_L_X42Y104/EE2BEG3 INT_L_X42Y104/IMUX_L39 INT_L_X42Y104/LOGIC_OUTS_L3 INT_L_X44Y104/EE2END3 INT_L_X44Y104/ER1BEG_S0 INT_L_X44Y105/ER1BEG0 INT_R_X43Y104/EE2A3 INT_R_X45Y104/IMUX40 INT_R_X45Y104/SL1END0 INT_R_X45Y105/ER1END0 INT_R_X45Y105/SL1BEG0 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y104/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X42Y104/INT_L.LOGIC_OUTS_L3->>EE2BEG3 INT_L_X42Y104/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X44Y104/INT_L.EE2END3->>ER1BEG_S0 INT_R_X45Y104/INT_R.SL1END0->>IMUX40 INT_R_X45Y105/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[17] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_NE2A2 BRAM_L_X44Y105/BRAM_NE2A2_0 CLBLL_R_X45Y104/CLBLL_IMUX4 CLBLL_R_X45Y104/CLBLL_IMUX45 CLBLL_R_X45Y104/CLBLL_LL_A6 CLBLL_R_X45Y104/CLBLL_LL_D2 CLBLM_R_X43Y104/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y104/CLBLM_L_CQ CLBLM_R_X43Y105/CLBLM_NE2A2 INT_L_X44Y104/SE2A2 INT_L_X44Y105/NE2END2 INT_L_X44Y105/SE2BEG2 INT_R_X43Y104/LOGIC_OUTS2 INT_R_X43Y104/NE2BEG2 INT_R_X43Y105/NE2A2 INT_R_X45Y104/IMUX4 INT_R_X45Y104/IMUX45 INT_R_X45Y104/SE2END2 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_R_X43Y104/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X44Y105/INT_L.NE2END2->>SE2BEG2 INT_R_X43Y104/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X45Y104/INT_R.SE2END2->>IMUX4 INT_R_X45Y104/INT_R.SE2END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[18] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_EE2BEG1 BRAM_L_X44Y105/BRAM_EE2BEG1_0 CLBLL_L_X42Y105/CLBLL_IMUX0 CLBLL_L_X42Y105/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y105/CLBLL_L_A3 CLBLL_L_X42Y105/CLBLL_L_AQ CLBLL_R_X45Y104/CLBLL_SE2A1 CLBLM_L_X46Y104/CLBLM_IMUX43 CLBLM_L_X46Y104/CLBLM_M_D6 CLBLM_L_X46Y104/CLBLM_SE2A1 CLBLM_R_X43Y105/CLBLM_EE2BEG1 INT_L_X42Y105/ER1BEG1 INT_L_X42Y105/IMUX_L0 INT_L_X42Y105/LOGIC_OUTS_L0 INT_L_X44Y105/EE2A1 INT_L_X46Y104/IMUX_L43 INT_L_X46Y104/SE2END1 INT_R_X43Y105/EE2BEG1 INT_R_X43Y105/ER1END1 INT_R_X45Y104/SE2A1 INT_R_X45Y105/EE2END1 INT_R_X45Y105/SE2BEG1 VBRK_X113Y109/VBRK_SE2A1 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y105/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X42Y105/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X42Y105/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X46Y104/INT_L.SE2END1->>IMUX_L43 INT_R_X43Y105/INT_R.ER1END1->>EE2BEG1 INT_R_X45Y105/INT_R.EE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[18] - 
wires: CLBLL_R_X45Y104/CLBLL_EL1BEG2 CLBLL_R_X45Y104/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y104/CLBLL_L_DQ CLBLM_L_X46Y104/CLBLM_EL1BEG2 CLBLM_L_X46Y104/CLBLM_IMUX4 CLBLM_L_X46Y104/CLBLM_IMUX44 CLBLM_L_X46Y104/CLBLM_M_A6 CLBLM_L_X46Y104/CLBLM_M_D4 INT_L_X46Y104/EL1END2 INT_L_X46Y104/IMUX_L4 INT_L_X46Y104/IMUX_L44 INT_R_X45Y104/EL1BEG2 INT_R_X45Y104/LOGIC_OUTS3 VBRK_X113Y109/VBRK_EL1BEG2 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X46Y104/INT_L.EL1END2->>IMUX_L4 INT_L_X46Y104/INT_L.EL1END2->>IMUX_L44 INT_R_X45Y104/INT_R.LOGIC_OUTS3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[19] - 
wires: CLBLL_L_X42Y105/CLBLL_IMUX11 CLBLL_L_X42Y105/CLBLL_IMUX19 CLBLL_L_X42Y105/CLBLL_LL_A4 CLBLL_L_X42Y105/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y105/CLBLL_L_B2 CLBLL_L_X42Y105/CLBLL_L_BQ INT_L_X42Y105/IMUX_L11 INT_L_X42Y105/IMUX_L19 INT_L_X42Y105/LOGIC_OUTS_L1 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y105/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X42Y105/INT_L.LOGIC_OUTS_L1->>IMUX_L11 INT_L_X42Y105/INT_L.LOGIC_OUTS_L1->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[19] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WW2A0 BRAM_L_X44Y105/BRAM_WW2A0_0 CLBLL_L_X42Y105/CLBLL_IMUX1 CLBLL_L_X42Y105/CLBLL_LL_A3 CLBLL_R_X45Y105/CLBLL_IMUX8 CLBLL_R_X45Y105/CLBLL_LL_A5 CLBLL_R_X45Y105/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y105/CLBLL_L_AQ CLBLM_R_X43Y105/CLBLM_WW2A0 INT_L_X42Y105/IMUX_L1 INT_L_X42Y105/WW2END0 INT_L_X44Y105/WR1END1 INT_L_X44Y105/WW2BEG0 INT_R_X43Y105/WW2A0 INT_R_X45Y105/IMUX8 INT_R_X45Y105/LOGIC_OUTS0 INT_R_X45Y105/WR1BEG1 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y105/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y105/INT_L.WW2END0->>IMUX_L1 INT_L_X44Y105/INT_L.WR1END1->>WW2BEG0 INT_R_X45Y105/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X45Y105/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[20] - 
wires: CLBLL_L_X42Y105/CLBLL_IMUX20 CLBLL_L_X42Y105/CLBLL_IMUX24 CLBLL_L_X42Y105/CLBLL_LL_B5 CLBLL_L_X42Y105/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y105/CLBLL_L_C2 CLBLL_L_X42Y105/CLBLL_L_CQ INT_L_X42Y104/SR1END3 INT_L_X42Y105/IMUX_L20 INT_L_X42Y105/IMUX_L24 INT_L_X42Y105/LOGIC_OUTS_L2 INT_L_X42Y105/SR1BEG3 INT_L_X42Y105/SR1END_N3_3 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y105/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X42Y105/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X42Y105/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X42Y105/INT_L.SR1END_N3_3->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[20] - 
wires: CLBLL_L_X42Y105/CLBLL_IMUX17 CLBLL_L_X42Y105/CLBLL_LL_B3 CLBLM_R_X43Y104/CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y104/CLBLM_L_DQ CLBLM_R_X43Y105/CLBLM_IMUX0 CLBLM_R_X43Y105/CLBLM_L_A3 INT_L_X42Y104/WR1END_S1_0 INT_L_X42Y105/IMUX_L17 INT_L_X42Y105/WR1END0 INT_R_X43Y104/LOGIC_OUTS3 INT_R_X43Y104/NL1BEG2 INT_R_X43Y104/WR1BEG_S0 INT_R_X43Y105/FAN_ALT7 INT_R_X43Y105/FAN_BOUNCE7 INT_R_X43Y105/IMUX0 INT_R_X43Y105/NL1END2 INT_R_X43Y105/WR1BEG0 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X43Y104/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X42Y105/INT_L.WR1END0->>IMUX_L17 INT_R_X43Y104/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X43Y104/INT_R.LOGIC_OUTS3->>WR1BEG_S0 INT_R_X43Y105/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y105/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X43Y105/INT_R.NL1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[21] - 
wires: CLBLL_L_X42Y105/CLBLL_IMUX39 CLBLL_L_X42Y105/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y105/CLBLL_L_D3 CLBLL_L_X42Y105/CLBLL_L_DQ CLBLM_R_X43Y105/CLBLM_IMUX20 CLBLM_R_X43Y105/CLBLM_L_C2 INT_L_X42Y105/EL1BEG2 INT_L_X42Y105/IMUX_L39 INT_L_X42Y105/LOGIC_OUTS_L3 INT_R_X43Y105/EL1END2 INT_R_X43Y105/IMUX20 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y105/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X42Y105/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_L_X42Y105/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_R_X43Y105/INT_R.EL1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[21] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WL1END0 BRAM_L_X44Y105/BRAM_WL1END0_0 CLBLL_R_X45Y105/CLBLL_EL1BEG0 CLBLL_R_X45Y105/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y105/CLBLL_L_BQ CLBLM_L_X46Y105/CLBLM_EL1BEG0 CLBLM_L_X46Y105/CLBLM_IMUX1 CLBLM_L_X46Y105/CLBLM_M_A3 CLBLM_R_X43Y105/CLBLM_IMUX33 CLBLM_R_X43Y105/CLBLM_L_C1 CLBLM_R_X43Y105/CLBLM_WL1END0 INT_L_X44Y105/WL1BEG0 INT_L_X44Y105/WR1END2 INT_L_X46Y104/EL1END_S3_0 INT_L_X46Y105/EL1END0 INT_L_X46Y105/IMUX_L1 INT_R_X43Y105/IMUX33 INT_R_X43Y105/WL1END0 INT_R_X45Y105/EL1BEG0 INT_R_X45Y105/LOGIC_OUTS1 INT_R_X45Y105/WR1BEG2 VBRK_X113Y110/VBRK_EL1BEG0 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X44Y105/INT_L.WR1END2->>WL1BEG0 INT_L_X46Y105/INT_L.EL1END0->>IMUX_L1 INT_R_X43Y105/INT_R.WL1END0->>IMUX33 INT_R_X45Y105/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X45Y105/INT_R.LOGIC_OUTS1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[22] - 
wires: CLBLL_L_X42Y106/CLBLL_IMUX0 CLBLL_L_X42Y106/CLBLL_IMUX32 CLBLL_L_X42Y106/CLBLL_LL_C1 CLBLL_L_X42Y106/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y106/CLBLL_L_A3 CLBLL_L_X42Y106/CLBLL_L_AQ INT_L_X42Y106/IMUX_L0 INT_L_X42Y106/IMUX_L32 INT_L_X42Y106/LOGIC_OUTS_L0 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y106/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y106/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X42Y106/INT_L.LOGIC_OUTS_L0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[22] - 
wires: CLBLL_L_X42Y106/CLBLL_IMUX28 CLBLL_L_X42Y106/CLBLL_IMUX4 CLBLL_L_X42Y106/CLBLL_LL_A6 CLBLL_L_X42Y106/CLBLL_LL_C4 CLBLM_R_X43Y106/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y106/CLBLM_M_BQ INT_L_X42Y106/IMUX_L28 INT_L_X42Y106/IMUX_L4 INT_L_X42Y106/WR1END2 INT_R_X43Y106/LOGIC_OUTS5 INT_R_X43Y106/WR1BEG2 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X43Y106/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y106/INT_L.WR1END2->>IMUX_L28 INT_L_X42Y106/INT_L.WR1END2->>IMUX_L4 INT_R_X43Y106/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[23] - 
wires: CLBLL_L_X42Y106/CLBLL_IMUX19 CLBLL_L_X42Y106/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y106/CLBLL_L_B2 CLBLL_L_X42Y106/CLBLL_L_BQ CLBLM_R_X43Y106/CLBLM_IMUX0 CLBLM_R_X43Y106/CLBLM_L_A3 INT_L_X42Y106/EL1BEG0 INT_L_X42Y106/IMUX_L19 INT_L_X42Y106/LOGIC_OUTS_L1 INT_R_X43Y105/EL1END_S3_0 INT_R_X43Y106/EL1END0 INT_R_X43Y106/IMUX0 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y106/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X43Y106/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X42Y106/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X42Y106/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_R_X43Y106/INT_R.EL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[23] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WL1END0 BRAM_L_X44Y105/BRAM_WL1END0_1 CLBLL_R_X45Y105/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y105/CLBLL_L_CQ CLBLL_R_X45Y106/CLBLL_NE2A2 CLBLM_L_X46Y106/CLBLM_IMUX4 CLBLM_L_X46Y106/CLBLM_M_A6 CLBLM_L_X46Y106/CLBLM_NE2A2 CLBLM_R_X43Y106/CLBLM_IMUX10 CLBLM_R_X43Y106/CLBLM_L_A4 CLBLM_R_X43Y106/CLBLM_WL1END0 INT_L_X44Y106/NW2END2 INT_L_X44Y106/WL1BEG0 INT_L_X46Y106/IMUX_L4 INT_L_X46Y106/NE2END2 INT_R_X43Y106/IMUX10 INT_R_X43Y106/WL1END0 INT_R_X45Y105/LOGIC_OUTS2 INT_R_X45Y105/NE2BEG2 INT_R_X45Y105/NW2BEG2 INT_R_X45Y106/NE2A2 INT_R_X45Y106/NW2A2 VBRK_X113Y111/VBRK_NE2A2 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y106/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X44Y106/INT_L.NW2END2->>WL1BEG0 INT_L_X46Y106/INT_L.NE2END2->>IMUX_L4 INT_R_X43Y106/INT_R.WL1END0->>IMUX10 INT_R_X45Y105/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X45Y105/INT_R.LOGIC_OUTS2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[24] - 
wires: CLBLL_L_X42Y106/CLBLL_IMUX20 CLBLL_L_X42Y106/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y106/CLBLL_L_C2 CLBLL_L_X42Y106/CLBLL_L_CQ CLBLM_R_X43Y107/CLBLM_IMUX20 CLBLM_R_X43Y107/CLBLM_L_C2 INT_L_X42Y106/IMUX_L20 INT_L_X42Y106/LOGIC_OUTS_L2 INT_L_X42Y106/NE2BEG2 INT_L_X42Y107/NE2A2 INT_R_X43Y107/IMUX20 INT_R_X43Y107/NE2END2 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y106/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X42Y106/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X42Y106/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_R_X43Y107/INT_R.NE2END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[24] - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_WL1END2 BRAM_L_X44Y105/BRAM_WL1END2_2 CLBLL_R_X45Y107/CLBLL_SE2A0 CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y108/CLBLL_L_AQ CLBLM_L_X46Y107/CLBLM_IMUX1 CLBLM_L_X46Y107/CLBLM_M_A3 CLBLM_L_X46Y107/CLBLM_SE2A0 CLBLM_R_X43Y107/CLBLM_IMUX21 CLBLM_R_X43Y107/CLBLM_L_C4 CLBLM_R_X43Y107/CLBLM_WL1END2 INT_L_X44Y107/WL1BEG2 INT_L_X44Y107/WL1END3 INT_L_X44Y108/WL1END_N1_3 INT_L_X46Y107/IMUX_L1 INT_L_X46Y107/SE2END0 INT_R_X43Y107/IMUX21 INT_R_X43Y107/WL1END2 INT_R_X45Y107/SE2A0 INT_R_X45Y107/WL1BEG3 INT_R_X45Y108/LOGIC_OUTS0 INT_R_X45Y108/SE2BEG0 INT_R_X45Y108/WL1BEG_N3 VBRK_X113Y112/VBRK_SE2A0 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X44Y107/INT_L.WL1END3->>WL1BEG2 INT_L_X46Y107/INT_L.SE2END0->>IMUX_L1 INT_R_X43Y107/INT_R.WL1END2->>IMUX21 INT_R_X45Y108/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X45Y108/INT_R.LOGIC_OUTS0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[25] - 
wires: CLBLL_L_X42Y106/CLBLL_IMUX39 CLBLL_L_X42Y106/CLBLL_IMUX47 CLBLL_L_X42Y106/CLBLL_LL_D5 CLBLL_L_X42Y106/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y106/CLBLL_L_D3 CLBLL_L_X42Y106/CLBLL_L_DQ INT_L_X42Y106/IMUX_L39 INT_L_X42Y106/IMUX_L47 INT_L_X42Y106/LOGIC_OUTS_L3 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y106/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X42Y106/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X42Y106/INT_L.LOGIC_OUTS_L3->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[25] - 
wires: CLBLL_L_X42Y106/CLBLL_IMUX38 CLBLL_L_X42Y106/CLBLL_LL_D3 CLBLL_L_X42Y107/CLBLL_IMUX8 CLBLL_L_X42Y107/CLBLL_LL_A5 CLBLM_R_X43Y106/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y106/CLBLM_M_CQ INT_L_X42Y106/BYP_ALT6 INT_L_X42Y106/BYP_BOUNCE6 INT_L_X42Y106/IMUX_L38 INT_L_X42Y106/WR1END3 INT_L_X42Y107/BYP_BOUNCE_N3_6 INT_L_X42Y107/IMUX_L8 INT_R_X43Y106/LOGIC_OUTS6 INT_R_X43Y106/WR1BEG3 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X43Y106/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X42Y106/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X42Y106/INT_L.WR1END3->>BYP_ALT6 INT_L_X42Y106/INT_L.WR1END3->>IMUX_L38 INT_L_X42Y107/INT_L.BYP_BOUNCE_N3_6->>IMUX_L8 INT_R_X43Y106/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[26] - 
wires: CLBLL_L_X42Y107/CLBLL_IMUX0 CLBLL_L_X42Y107/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y107/CLBLL_L_A3 CLBLL_L_X42Y107/CLBLL_L_AQ CLBLM_R_X43Y107/CLBLM_IMUX11 CLBLM_R_X43Y107/CLBLM_M_A4 INT_L_X42Y107/ER1BEG1 INT_L_X42Y107/IMUX_L0 INT_L_X42Y107/LOGIC_OUTS_L0 INT_R_X43Y107/ER1END1 INT_R_X43Y107/IMUX11 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y107/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X42Y107/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X42Y107/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_R_X43Y107/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[26] - 
wires: CLBLM_R_X43Y106/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y106/CLBLM_M_DQ CLBLM_R_X43Y107/CLBLM_IMUX7 CLBLM_R_X43Y107/CLBLM_M_A1 CLBLM_R_X43Y108/CLBLM_IMUX7 CLBLM_R_X43Y108/CLBLM_M_A1 INT_R_X43Y106/LOGIC_OUTS7 INT_R_X43Y106/NR1BEG3 INT_R_X43Y107/IMUX7 INT_R_X43Y107/NR1BEG3 INT_R_X43Y107/NR1END3 INT_R_X43Y108/IMUX7 INT_R_X43Y108/NR1END3 
pips: CLBLM_R_X43Y106/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X43Y106/INT_R.LOGIC_OUTS7->>NR1BEG3 INT_R_X43Y107/INT_R.NR1END3->>IMUX7 INT_R_X43Y107/INT_R.NR1END3->>NR1BEG3 INT_R_X43Y108/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[27] - 
wires: CLBLL_L_X42Y107/CLBLL_IMUX19 CLBLL_L_X42Y107/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y107/CLBLL_L_B2 CLBLL_L_X42Y107/CLBLL_L_BQ CLBLM_R_X43Y107/CLBLM_IMUX36 CLBLM_R_X43Y107/CLBLM_L_D2 INT_L_X42Y107/ER1BEG2 INT_L_X42Y107/IMUX_L19 INT_L_X42Y107/LOGIC_OUTS_L1 INT_R_X43Y107/ER1END2 INT_R_X43Y107/IMUX36 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y107/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X42Y107/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X42Y107/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_R_X43Y107/INT_R.ER1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[27] - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_WL1END3 BRAM_L_X44Y105/BRAM_WL1END3_2 CLBLL_R_X45Y108/CLBLL_IMUX11 CLBLL_R_X45Y108/CLBLL_LL_A4 CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y108/CLBLL_L_BQ CLBLM_R_X43Y107/CLBLM_IMUX39 CLBLM_R_X43Y107/CLBLM_L_D3 CLBLM_R_X43Y107/CLBLM_WL1END3 INT_L_X44Y107/WL1BEG3 INT_L_X44Y108/WL1BEG_N3 INT_L_X44Y108/WL1END0 INT_R_X43Y107/IMUX39 INT_R_X43Y107/WL1END3 INT_R_X43Y108/WL1END_N1_3 INT_R_X45Y108/IMUX11 INT_R_X45Y108/LOGIC_OUTS1 INT_R_X45Y108/WL1BEG0 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y108/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X44Y108/INT_L.WL1END0->>WL1BEG_N3 INT_R_X43Y107/INT_R.WL1END3->>IMUX39 INT_R_X45Y108/INT_R.LOGIC_OUTS1->>IMUX11 INT_R_X45Y108/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[28] - 
wires: CLBLL_L_X42Y107/CLBLL_IMUX20 CLBLL_L_X42Y107/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y107/CLBLL_L_C2 CLBLL_L_X42Y107/CLBLL_L_CQ CLBLL_L_X42Y108/CLBLL_IMUX2 CLBLL_L_X42Y108/CLBLL_LL_A2 INT_L_X42Y107/IMUX_L20 INT_L_X42Y107/LOGIC_OUTS_L2 INT_L_X42Y107/NL1BEG1 INT_L_X42Y108/IMUX_L2 INT_L_X42Y108/NL1END1 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y107/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X42Y107/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X42Y107/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X42Y108/INT_L.NL1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[28] - 
wires: CLBLL_L_X42Y108/CLBLL_IMUX7 CLBLL_L_X42Y108/CLBLL_LL_A1 CLBLM_R_X43Y106/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y106/CLBLM_M_AMUX CLBLM_R_X43Y108/CLBLM_IMUX28 CLBLM_R_X43Y108/CLBLM_M_C4 INT_L_X42Y108/IMUX_L7 INT_L_X42Y108/WR1END3 INT_R_X43Y106/LOGIC_OUTS20 INT_R_X43Y106/NN2BEG2 INT_R_X43Y107/NN2A2 INT_R_X43Y108/IMUX28 INT_R_X43Y108/NN2END2 INT_R_X43Y108/WR1BEG3 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X43Y106/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X42Y108/INT_L.WR1END3->>IMUX_L7 INT_R_X43Y106/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X43Y108/INT_R.NN2END2->>IMUX28 INT_R_X43Y108/INT_R.NN2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[29] - 
wires: CLBLL_L_X42Y107/CLBLL_IMUX31 CLBLL_L_X42Y107/CLBLL_IMUX37 CLBLL_L_X42Y107/CLBLL_LL_C5 CLBLL_L_X42Y107/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y107/CLBLL_L_D4 CLBLL_L_X42Y107/CLBLL_L_DQ INT_L_X42Y107/FAN_ALT3 INT_L_X42Y107/FAN_BOUNCE3 INT_L_X42Y107/IMUX_L31 INT_L_X42Y107/IMUX_L37 INT_L_X42Y107/LOGIC_OUTS_L3 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X42Y107/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X42Y107/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y107/INT_L.FAN_BOUNCE3->>IMUX_L37 INT_L_X42Y107/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 INT_L_X42Y107/INT_L.LOGIC_OUTS_L3->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[29] - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_WW2A2 BRAM_L_X44Y105/BRAM_WW2A2_2 CLBLL_L_X42Y107/CLBLL_IMUX22 CLBLL_L_X42Y107/CLBLL_LL_C3 CLBLL_R_X45Y108/CLBLL_IMUX28 CLBLL_R_X45Y108/CLBLL_LL_C4 CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y108/CLBLL_L_CQ CLBLM_R_X43Y107/CLBLM_WW2A2 INT_L_X42Y107/IMUX_L22 INT_L_X42Y107/WW2END2 INT_L_X44Y107/SW2END2 INT_L_X44Y107/WW2BEG2 INT_R_X43Y107/WW2A2 INT_R_X45Y107/SW2A2 INT_R_X45Y108/IMUX28 INT_R_X45Y108/LOGIC_OUTS2 INT_R_X45Y108/SW2BEG2 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y108/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X42Y107/INT_L.WW2END2->>IMUX_L22 INT_L_X44Y107/INT_L.SW2END2->>WW2BEG2 INT_R_X45Y108/INT_R.LOGIC_OUTS2->>IMUX28 INT_R_X45Y108/INT_R.LOGIC_OUTS2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[2] - 
wires: CLBLL_L_X42Y100/CLBLL_IMUX40 CLBLL_L_X42Y100/CLBLL_LL_D1 CLBLL_L_X42Y101/CLBLL_IMUX6 CLBLL_L_X42Y101/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y101/CLBLL_L_A1 CLBLL_L_X42Y101/CLBLL_L_AQ INT_L_X42Y100/IMUX_L40 INT_L_X42Y100/SL1END0 INT_L_X42Y101/IMUX_L6 INT_L_X42Y101/LOGIC_OUTS_L0 INT_L_X42Y101/NL1BEG_N3 INT_L_X42Y101/SL1BEG0 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y101/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y100/INT_L.SL1END0->>IMUX_L40 INT_L_X42Y101/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X42Y101/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X42Y101/INT_L.NL1BEG_N3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/clut_offs[0] - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX10 CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y107/CLBLL_L_A4 CLBLL_L_X40Y107/CLBLL_L_B CLBLL_L_X40Y107/CLBLL_WR1END2 CLBLL_L_X40Y108/CLBLL_EE2BEG1 CLBLL_L_X42Y100/CLBLL_IMUX43 CLBLL_L_X42Y100/CLBLL_LL_D6 CLBLL_L_X42Y101/CLBLL_EE2A1 CLBLM_R_X39Y107/CLBLM_IMUX28 CLBLM_R_X39Y107/CLBLM_M_C4 CLBLM_R_X39Y107/CLBLM_WR1END2 CLBLM_R_X39Y108/CLBLM_EE2BEG1 CLBLM_R_X41Y101/CLBLM_EE2A1 CLBLM_R_X41Y108/CLBLM_IMUX35 CLBLM_R_X41Y108/CLBLM_M_C6 INT_L_X40Y101/EE2BEG1 INT_L_X40Y101/SS6END1 INT_L_X40Y102/SS6E1 INT_L_X40Y103/SS6D1 INT_L_X40Y104/SS6C1 INT_L_X40Y105/SS6B1 INT_L_X40Y106/SS6A1 INT_L_X40Y107/IMUX_L10 INT_L_X40Y107/LOGIC_OUTS_L9 INT_L_X40Y107/SS6BEG1 INT_L_X40Y107/WR1BEG2 INT_L_X40Y108/EE2A1 INT_L_X42Y100/IMUX_L43 INT_L_X42Y100/SL1END1 INT_L_X42Y101/EE2END1 INT_L_X42Y101/SL1BEG1 INT_R_X39Y107/IMUX28 INT_R_X39Y107/NL1BEG1 INT_R_X39Y107/WR1END2 INT_R_X39Y108/EE2BEG1 INT_R_X39Y108/NL1END1 INT_R_X41Y101/EE2A1 INT_R_X41Y108/EE2END1 INT_R_X41Y108/IMUX35 VBRK_X99Y112/VBRK_WR1END2 VBRK_X99Y113/VBRK_EE2BEG1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y107/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X40Y101/INT_L.SS6END1->>EE2BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L9->>IMUX_L10 INT_L_X40Y107/INT_L.LOGIC_OUTS_L9->>SS6BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_L_X42Y100/INT_L.SL1END1->>IMUX_L43 INT_L_X42Y101/INT_L.EE2END1->>SL1BEG1 INT_R_X39Y107/INT_R.WR1END2->>IMUX28 INT_R_X39Y107/INT_R.WR1END2->>NL1BEG1 INT_R_X39Y108/INT_R.NL1END1->>EE2BEG1 INT_R_X41Y108/INT_R.EE2END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/p_2_in[0] - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX13 CLBLL_L_X40Y107/CLBLL_IMUX21 CLBLL_L_X40Y107/CLBLL_L_B6 CLBLL_L_X40Y107/CLBLL_L_C4 CLBLL_L_X40Y108/CLBLL_ER1BEG2 CLBLL_L_X40Y108/CLBLL_IMUX11 CLBLL_L_X40Y108/CLBLL_IMUX16 CLBLL_L_X40Y108/CLBLL_LL_A4 CLBLL_L_X40Y108/CLBLL_L_B3 CLBLL_L_X40Y108/CLBLL_SW2A1 CLBLL_L_X40Y109/CLBLL_IMUX19 CLBLL_L_X40Y109/CLBLL_L_B2 CLBLM_R_X39Y108/CLBLM_ER1BEG2 CLBLM_R_X39Y108/CLBLM_SW2A1 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y110/CLBLM_L_BQ INT_L_X40Y107/FAN_BOUNCE_S3_2 INT_L_X40Y107/IMUX_L13 INT_L_X40Y107/IMUX_L21 INT_L_X40Y107/SL1END2 INT_L_X40Y108/ER1END2 INT_L_X40Y108/FAN_ALT2 INT_L_X40Y108/FAN_ALT5 INT_L_X40Y108/FAN_BOUNCE2 INT_L_X40Y108/FAN_BOUNCE5 INT_L_X40Y108/IMUX_L11 INT_L_X40Y108/IMUX_L16 INT_L_X40Y108/SL1BEG2 INT_L_X40Y108/SW2A1 INT_L_X40Y109/IMUX_L19 INT_L_X40Y109/SW2BEG1 INT_L_X40Y109/WL1END1 INT_R_X39Y108/ER1BEG2 INT_R_X39Y108/SW2END1 INT_R_X41Y109/SR1END2 INT_R_X41Y109/WL1BEG1 INT_R_X41Y110/LOGIC_OUTS1 INT_R_X41Y110/SR1BEG2 VBRK_X99Y113/VBRK_ER1BEG2 VBRK_X99Y113/VBRK_SW2A1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y107/INT_L.SL1END2->>IMUX_L13 INT_L_X40Y107/INT_L.SL1END2->>IMUX_L21 INT_L_X40Y108/INT_L.ER1END2->>FAN_ALT5 INT_L_X40Y108/INT_L.ER1END2->>SL1BEG2 INT_L_X40Y108/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y108/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y108/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X40Y108/INT_L.FAN_BOUNCE5->>FAN_ALT2 INT_L_X40Y108/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X40Y109/INT_L.WL1END1->>IMUX_L19 INT_L_X40Y109/INT_L.WL1END1->>SW2BEG1 INT_R_X39Y108/INT_R.SW2END1->>ER1BEG2 INT_R_X41Y109/INT_R.SR1END2->>WL1BEG1 INT_R_X41Y110/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/DataBuffer_reg_n_0_[8] - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX19 CLBLL_L_X40Y107/CLBLL_IMUX33 CLBLL_L_X40Y107/CLBLL_L_B2 CLBLL_L_X40Y107/CLBLL_L_C1 CLBLL_L_X40Y108/CLBLL_IMUX12 CLBLL_L_X40Y108/CLBLL_IMUX20 CLBLL_L_X40Y108/CLBLL_LL_B6 CLBLL_L_X40Y108/CLBLL_L_C2 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y107/CLBLM_L_CMUX INT_L_X40Y107/IMUX_L19 INT_L_X40Y107/IMUX_L33 INT_L_X40Y107/NN2BEG1 INT_L_X40Y107/WR1END1 INT_L_X40Y108/IMUX_L12 INT_L_X40Y108/IMUX_L20 INT_L_X40Y108/NN2A1 INT_L_X40Y108/SR1END1 INT_L_X40Y109/NN2END1 INT_L_X40Y109/SR1BEG1 INT_R_X41Y107/LOGIC_OUTS18 INT_R_X41Y107/WR1BEG1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X40Y107/INT_L.WR1END1->>IMUX_L19 INT_L_X40Y107/INT_L.WR1END1->>IMUX_L33 INT_L_X40Y107/INT_L.WR1END1->>NN2BEG1 INT_L_X40Y108/INT_L.SR1END1->>IMUX_L12 INT_L_X40Y108/INT_L.SR1END1->>IMUX_L20 INT_L_X40Y109/INT_L.NN2END1->>SR1BEG1 INT_R_X41Y107/INT_R.LOGIC_OUTS18->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/colcnt[0] - 
wires: CLBLL_L_X40Y104/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_IMUX23 CLBLL_L_X40Y104/CLBLL_L_C3 CLBLL_L_X40Y106/CLBLL_NE2A0 CLBLL_L_X40Y106/CLBLL_WR1END0 CLBLL_L_X40Y107/CLBLL_IMUX14 CLBLL_L_X40Y107/CLBLL_IMUX23 CLBLL_L_X40Y107/CLBLL_L_B1 CLBLL_L_X40Y107/CLBLL_L_C3 CLBLL_L_X40Y108/CLBLL_IMUX19 CLBLL_L_X40Y108/CLBLL_IMUX23 CLBLL_L_X40Y108/CLBLL_IMUX3 CLBLL_L_X40Y108/CLBLL_IMUX8 CLBLL_L_X40Y108/CLBLL_LL_A5 CLBLL_L_X40Y108/CLBLL_L_A2 CLBLL_L_X40Y108/CLBLL_L_B2 CLBLL_L_X40Y108/CLBLL_L_C3 CLBLL_L_X40Y109/CLBLL_IMUX6 CLBLL_L_X40Y109/CLBLL_L_A1 CLBLL_L_X40Y110/CLBLL_IMUX11 CLBLL_L_X40Y110/CLBLL_IMUX13 CLBLL_L_X40Y110/CLBLL_IMUX28 CLBLL_L_X40Y110/CLBLL_IMUX3 CLBLL_L_X40Y110/CLBLL_IMUX30 CLBLL_L_X40Y110/CLBLL_IMUX39 CLBLL_L_X40Y110/CLBLL_IMUX47 CLBLL_L_X40Y110/CLBLL_LL_A4 CLBLL_L_X40Y110/CLBLL_LL_C4 CLBLL_L_X40Y110/CLBLL_LL_D5 CLBLL_L_X40Y110/CLBLL_L_A2 CLBLL_L_X40Y110/CLBLL_L_B6 CLBLL_L_X40Y110/CLBLL_L_C5 CLBLL_L_X40Y110/CLBLL_L_D3 CLBLL_L_X40Y111/CLBLL_IMUX29 CLBLL_L_X40Y111/CLBLL_IMUX30 CLBLL_L_X40Y111/CLBLL_IMUX6 CLBLL_L_X40Y111/CLBLL_IMUX7 CLBLL_L_X40Y111/CLBLL_LL_A1 CLBLL_L_X40Y111/CLBLL_LL_C2 CLBLL_L_X40Y111/CLBLL_L_A1 CLBLL_L_X40Y111/CLBLL_L_C5 CLBLL_L_X40Y111/CLBLL_NW2A3 CLBLL_L_X40Y112/CLBLL_IMUX12 CLBLL_L_X40Y112/CLBLL_IMUX4 CLBLL_L_X40Y112/CLBLL_LL_A6 CLBLL_L_X40Y112/CLBLL_LL_B6 CLBLL_L_X40Y112/CLBLL_NW2A3 CLBLL_L_X40Y112/CLBLL_WR1END0 CLBLL_L_X42Y109/CLBLL_IMUX15 CLBLL_L_X42Y109/CLBLL_IMUX22 CLBLL_L_X42Y109/CLBLL_IMUX38 CLBLL_L_X42Y109/CLBLL_IMUX6 CLBLL_L_X42Y109/CLBLL_IMUX7 CLBLL_L_X42Y109/CLBLL_LL_A1 CLBLL_L_X42Y109/CLBLL_LL_B1 CLBLL_L_X42Y109/CLBLL_LL_C3 CLBLL_L_X42Y109/CLBLL_LL_D3 CLBLL_L_X42Y109/CLBLL_L_A1 CLBLL_L_X42Y109/CLBLL_NE2A3 CLBLL_L_X42Y110/CLBLL_IMUX28 CLBLL_L_X42Y110/CLBLL_IMUX5 CLBLL_L_X42Y110/CLBLL_LL_C4 CLBLL_L_X42Y110/CLBLL_L_A6 CLBLM_R_X39Y104/CLBLM_ER1BEG3 CLBLM_R_X39Y104/CLBLM_IMUX16 CLBLM_R_X39Y104/CLBLM_IMUX20 CLBLM_R_X39Y104/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_L_B3 CLBLM_R_X39Y104/CLBLM_L_C2 CLBLM_R_X39Y104/CLBLM_L_CQ CLBLM_R_X39Y105/CLBLM_IMUX23 CLBLM_R_X39Y105/CLBLM_IMUX31 CLBLM_R_X39Y105/CLBLM_L_C3 CLBLM_R_X39Y105/CLBLM_M_C5 CLBLM_R_X39Y106/CLBLM_NE2A0 CLBLM_R_X39Y106/CLBLM_WR1END0 CLBLM_R_X39Y111/CLBLM_IMUX10 CLBLM_R_X39Y111/CLBLM_IMUX13 CLBLM_R_X39Y111/CLBLM_IMUX30 CLBLM_R_X39Y111/CLBLM_L_A4 CLBLM_R_X39Y111/CLBLM_L_B6 CLBLM_R_X39Y111/CLBLM_L_C5 CLBLM_R_X39Y111/CLBLM_NW2A3 CLBLM_R_X39Y112/CLBLM_IMUX19 CLBLM_R_X39Y112/CLBLM_IMUX37 CLBLM_R_X39Y112/CLBLM_IMUX9 CLBLM_R_X39Y112/CLBLM_L_A5 CLBLM_R_X39Y112/CLBLM_L_B2 CLBLM_R_X39Y112/CLBLM_L_D4 CLBLM_R_X39Y112/CLBLM_NW2A3 CLBLM_R_X39Y112/CLBLM_WR1END0 CLBLM_R_X41Y108/CLBLM_IMUX14 CLBLM_R_X41Y108/CLBLM_IMUX23 CLBLM_R_X41Y108/CLBLM_IMUX37 CLBLM_R_X41Y108/CLBLM_IMUX6 CLBLM_R_X41Y108/CLBLM_L_A1 CLBLM_R_X41Y108/CLBLM_L_B1 CLBLM_R_X41Y108/CLBLM_L_C3 CLBLM_R_X41Y108/CLBLM_L_D4 CLBLM_R_X41Y109/CLBLM_IMUX0 CLBLM_R_X41Y109/CLBLM_IMUX19 CLBLM_R_X41Y109/CLBLM_IMUX36 CLBLM_R_X41Y109/CLBLM_L_A3 CLBLM_R_X41Y109/CLBLM_L_B2 CLBLM_R_X41Y109/CLBLM_L_D2 CLBLM_R_X41Y109/CLBLM_NE2A3 CLBLM_R_X41Y111/CLBLM_IMUX14 CLBLM_R_X41Y111/CLBLM_IMUX21 CLBLM_R_X41Y111/CLBLM_IMUX6 CLBLM_R_X41Y111/CLBLM_L_A1 CLBLM_R_X41Y111/CLBLM_L_B1 CLBLM_R_X41Y111/CLBLM_L_C4 INT_L_X38Y104/ER1BEG_S0 INT_L_X38Y104/SW2END3 INT_L_X38Y105/ER1BEG0 INT_L_X38Y105/SW2END_N0_3 INT_L_X40Y104/ER1END3 INT_L_X40Y104/IMUX_L23 INT_L_X40Y104/NR1BEG3 INT_L_X40Y105/ER1END_N3_3 INT_L_X40Y105/NE2END_S3_0 INT_L_X40Y105/NN2BEG3 INT_L_X40Y105/NR1END3 INT_L_X40Y105/WR1BEG_S0 INT_L_X40Y106/NE2END0 INT_L_X40Y106/NN2A3 INT_L_X40Y106/NN2BEG0 INT_L_X40Y106/WR1BEG0 INT_L_X40Y107/IMUX_L14 INT_L_X40Y107/IMUX_L23 INT_L_X40Y107/NE2BEG3 INT_L_X40Y107/NL1BEG2 INT_L_X40Y107/NN2A0 INT_L_X40Y107/NN2BEG3 INT_L_X40Y107/NN2END3 INT_L_X40Y107/NN2END_S2_0 INT_L_X40Y108/BYP_ALT5 INT_L_X40Y108/BYP_BOUNCE5 INT_L_X40Y108/IMUX_L19 INT_L_X40Y108/IMUX_L23 INT_L_X40Y108/IMUX_L3 INT_L_X40Y108/IMUX_L8 INT_L_X40Y108/NE2A3 INT_L_X40Y108/NL1END2 INT_L_X40Y108/NN2A3 INT_L_X40Y108/NN2BEG2 INT_L_X40Y108/NN2END0 INT_L_X40Y109/IMUX_L6 INT_L_X40Y109/NN2A2 INT_L_X40Y109/NN2END3 INT_L_X40Y109/NR1BEG3 INT_L_X40Y110/FAN_ALT5 INT_L_X40Y110/FAN_BOUNCE5 INT_L_X40Y110/IMUX_L11 INT_L_X40Y110/IMUX_L13 INT_L_X40Y110/IMUX_L28 INT_L_X40Y110/IMUX_L3 INT_L_X40Y110/IMUX_L30 INT_L_X40Y110/IMUX_L39 INT_L_X40Y110/IMUX_L47 INT_L_X40Y110/NE2BEG3 INT_L_X40Y110/NN2END2 INT_L_X40Y110/NR1BEG2 INT_L_X40Y110/NR1BEG3 INT_L_X40Y110/NR1END3 INT_L_X40Y110/NW2BEG3 INT_L_X40Y111/IMUX_L29 INT_L_X40Y111/IMUX_L30 INT_L_X40Y111/IMUX_L6 INT_L_X40Y111/IMUX_L7 INT_L_X40Y111/NE2A3 INT_L_X40Y111/NL1BEG2 INT_L_X40Y111/NR1END2 INT_L_X40Y111/NR1END3 INT_L_X40Y111/NW2A3 INT_L_X40Y111/NW2BEG3 INT_L_X40Y111/WR1BEG_S0 INT_L_X40Y112/IMUX_L12 INT_L_X40Y112/IMUX_L4 INT_L_X40Y112/NL1END2 INT_L_X40Y112/NW2A3 INT_L_X40Y112/WR1BEG0 INT_L_X42Y109/IMUX_L15 INT_L_X42Y109/IMUX_L22 INT_L_X42Y109/IMUX_L38 INT_L_X42Y109/IMUX_L6 INT_L_X42Y109/IMUX_L7 INT_L_X42Y109/NE2END3 INT_L_X42Y109/NL1BEG2 INT_L_X42Y110/BYP_ALT5 INT_L_X42Y110/BYP_BOUNCE5 INT_L_X42Y110/IMUX_L28 INT_L_X42Y110/IMUX_L5 INT_L_X42Y110/NL1END2 INT_R_X39Y104/ER1BEG3 INT_R_X39Y104/IMUX16 INT_R_X39Y104/IMUX20 INT_R_X39Y104/LOGIC_OUTS2 INT_R_X39Y104/SL1END0 INT_R_X39Y104/SW2A3 INT_R_X39Y105/ER1END0 INT_R_X39Y105/FAN_BOUNCE_S3_4 INT_R_X39Y105/IMUX23 INT_R_X39Y105/IMUX31 INT_R_X39Y105/NE2BEG0 INT_R_X39Y105/SL1BEG0 INT_R_X39Y105/SW2BEG3 INT_R_X39Y105/WR1END_S1_0 INT_R_X39Y106/FAN_ALT4 INT_R_X39Y106/FAN_BOUNCE4 INT_R_X39Y106/NE2A0 INT_R_X39Y106/WR1END0 INT_R_X39Y111/FAN_ALT1 INT_R_X39Y111/FAN_BOUNCE1 INT_R_X39Y111/IMUX10 INT_R_X39Y111/IMUX13 INT_R_X39Y111/IMUX30 INT_R_X39Y111/NL1BEG2 INT_R_X39Y111/NW2END3 INT_R_X39Y111/WR1END_S1_0 INT_R_X39Y112/IMUX19 INT_R_X39Y112/IMUX37 INT_R_X39Y112/IMUX9 INT_R_X39Y112/NL1END2 INT_R_X39Y112/NW2END3 INT_R_X39Y112/WR1END0 INT_R_X41Y108/BYP_ALT6 INT_R_X41Y108/BYP_BOUNCE6 INT_R_X41Y108/IMUX14 INT_R_X41Y108/IMUX23 INT_R_X41Y108/IMUX37 INT_R_X41Y108/IMUX6 INT_R_X41Y108/NE2BEG3 INT_R_X41Y108/NE2END3 INT_R_X41Y108/NL1BEG2 INT_R_X41Y109/BYP_BOUNCE_N3_6 INT_R_X41Y109/IMUX0 INT_R_X41Y109/IMUX19 INT_R_X41Y109/IMUX36 INT_R_X41Y109/NE2A3 INT_R_X41Y109/NL1END2 INT_R_X41Y109/NN2BEG2 INT_R_X41Y110/NN2A2 INT_R_X41Y111/IMUX14 INT_R_X41Y111/IMUX21 INT_R_X41Y111/IMUX6 INT_R_X41Y111/NE2END3 INT_R_X41Y111/NN2END2 VBRK_X99Y109/VBRK_ER1BEG3 VBRK_X99Y111/VBRK_NE2A0 VBRK_X99Y111/VBRK_WR1END0 VBRK_X99Y116/VBRK_NW2A3 VBRK_X99Y117/VBRK_NW2A3 VBRK_X99Y117/VBRK_WR1END0 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y112/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X40Y112/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X38Y104/INT_L.SW2END3->>ER1BEG_S0 INT_L_X40Y104/INT_L.ER1END3->>IMUX_L23 INT_L_X40Y104/INT_L.ER1END3->>NR1BEG3 INT_L_X40Y105/INT_L.NR1END3->>NN2BEG3 INT_L_X40Y105/INT_L.NR1END3->>WR1BEG_S0 INT_L_X40Y106/INT_L.NE2END0->>NN2BEG0 INT_L_X40Y107/INT_L.NN2END3->>IMUX_L14 INT_L_X40Y107/INT_L.NN2END3->>IMUX_L23 INT_L_X40Y107/INT_L.NN2END3->>NE2BEG3 INT_L_X40Y107/INT_L.NN2END3->>NL1BEG2 INT_L_X40Y107/INT_L.NN2END3->>NN2BEG3 INT_L_X40Y108/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y108/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X40Y108/INT_L.NL1END2->>BYP_ALT5 INT_L_X40Y108/INT_L.NL1END2->>IMUX_L19 INT_L_X40Y108/INT_L.NL1END2->>IMUX_L3 INT_L_X40Y108/INT_L.NL1END2->>NN2BEG2 INT_L_X40Y108/INT_L.NN2END0->>IMUX_L8 INT_L_X40Y109/INT_L.NN2END3->>IMUX_L6 INT_L_X40Y109/INT_L.NN2END3->>NR1BEG3 INT_L_X40Y110/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y110/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X40Y110/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X40Y110/INT_L.NN2END2->>FAN_ALT5 INT_L_X40Y110/INT_L.NN2END2->>IMUX_L13 INT_L_X40Y110/INT_L.NN2END2->>IMUX_L28 INT_L_X40Y110/INT_L.NN2END2->>NR1BEG2 INT_L_X40Y110/INT_L.NR1END3->>IMUX_L30 INT_L_X40Y110/INT_L.NR1END3->>IMUX_L39 INT_L_X40Y110/INT_L.NR1END3->>IMUX_L47 INT_L_X40Y110/INT_L.NR1END3->>NE2BEG3 INT_L_X40Y110/INT_L.NR1END3->>NR1BEG3 INT_L_X40Y110/INT_L.NR1END3->>NW2BEG3 INT_L_X40Y111/INT_L.NR1END2->>IMUX_L29 INT_L_X40Y111/INT_L.NR1END3->>IMUX_L30 INT_L_X40Y111/INT_L.NR1END3->>IMUX_L6 INT_L_X40Y111/INT_L.NR1END3->>IMUX_L7 INT_L_X40Y111/INT_L.NR1END3->>NL1BEG2 INT_L_X40Y111/INT_L.NR1END3->>NW2BEG3 INT_L_X40Y111/INT_L.NR1END3->>WR1BEG_S0 INT_L_X40Y112/INT_L.NL1END2->>IMUX_L12 INT_L_X40Y112/INT_L.NL1END2->>IMUX_L4 INT_L_X42Y109/INT_L.NE2END3->>IMUX_L15 INT_L_X42Y109/INT_L.NE2END3->>IMUX_L22 INT_L_X42Y109/INT_L.NE2END3->>IMUX_L38 INT_L_X42Y109/INT_L.NE2END3->>IMUX_L6 INT_L_X42Y109/INT_L.NE2END3->>IMUX_L7 INT_L_X42Y109/INT_L.NE2END3->>NL1BEG2 INT_L_X42Y110/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X42Y110/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X42Y110/INT_L.NL1END2->>BYP_ALT5 INT_L_X42Y110/INT_L.NL1END2->>IMUX_L28 INT_R_X39Y104/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y104/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y104/INT_R.SL1END0->>IMUX16 INT_R_X39Y105/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y105/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y105/INT_R.FAN_BOUNCE_S3_4->>IMUX23 INT_R_X39Y105/INT_R.WR1END_S1_0->>IMUX31 INT_R_X39Y105/INT_R.WR1END_S1_0->>SW2BEG3 INT_R_X39Y106/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X39Y106/INT_R.WR1END0->>FAN_ALT4 INT_R_X39Y111/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y111/INT_R.FAN_BOUNCE1->>IMUX10 INT_R_X39Y111/INT_R.NW2END3->>FAN_ALT1 INT_R_X39Y111/INT_R.NW2END3->>IMUX13 INT_R_X39Y111/INT_R.NW2END3->>IMUX30 INT_R_X39Y111/INT_R.NW2END3->>NL1BEG2 INT_R_X39Y112/INT_R.NL1END2->>IMUX19 INT_R_X39Y112/INT_R.NW2END3->>IMUX37 INT_R_X39Y112/INT_R.WR1END0->>IMUX9 INT_R_X41Y108/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X41Y108/INT_R.NE2END3->>BYP_ALT6 INT_R_X41Y108/INT_R.NE2END3->>IMUX14 INT_R_X41Y108/INT_R.NE2END3->>IMUX23 INT_R_X41Y108/INT_R.NE2END3->>IMUX37 INT_R_X41Y108/INT_R.NE2END3->>IMUX6 INT_R_X41Y108/INT_R.NE2END3->>NE2BEG3 INT_R_X41Y108/INT_R.NE2END3->>NL1BEG2 INT_R_X41Y109/INT_R.BYP_BOUNCE_N3_6->>IMUX0 INT_R_X41Y109/INT_R.NL1END2->>IMUX19 INT_R_X41Y109/INT_R.NL1END2->>IMUX36 INT_R_X41Y109/INT_R.NL1END2->>NN2BEG2 INT_R_X41Y111/INT_R.NE2END3->>IMUX14 INT_R_X41Y111/INT_R.NE2END3->>IMUX6 INT_R_X41Y111/INT_R.NN2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 64, 

u2/color_proc/p_0_in[0] - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX26 CLBLL_L_X40Y107/CLBLL_IMUX34 CLBLL_L_X40Y107/CLBLL_L_B4 CLBLL_L_X40Y107/CLBLL_L_C6 CLBLL_L_X40Y108/CLBLL_IMUX14 CLBLL_L_X40Y108/CLBLL_IMUX21 CLBLL_L_X40Y108/CLBLL_L_B1 CLBLL_L_X40Y108/CLBLL_L_C4 CLBLL_L_X40Y109/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y109/CLBLL_L_BQ CLBLM_R_X41Y106/CLBLM_IMUX34 CLBLM_R_X41Y106/CLBLM_L_C6 INT_L_X40Y106/SE2A1 INT_L_X40Y107/IMUX_L26 INT_L_X40Y107/IMUX_L34 INT_L_X40Y107/SE2BEG1 INT_L_X40Y107/SS2END1 INT_L_X40Y108/IMUX_L14 INT_L_X40Y108/IMUX_L21 INT_L_X40Y108/SR1END2 INT_L_X40Y108/SS2A1 INT_L_X40Y109/LOGIC_OUTS_L1 INT_L_X40Y109/SR1BEG2 INT_L_X40Y109/SS2BEG1 INT_R_X41Y106/IMUX34 INT_R_X41Y106/SE2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y109/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X40Y107/INT_L.SS2END1->>IMUX_L26 INT_L_X40Y107/INT_L.SS2END1->>IMUX_L34 INT_L_X40Y107/INT_L.SS2END1->>SE2BEG1 INT_L_X40Y108/INT_L.SR1END2->>IMUX_L14 INT_L_X40Y108/INT_L.SR1END2->>IMUX_L21 INT_L_X40Y109/INT_L.LOGIC_OUTS_L1->>SR1BEG2 INT_L_X40Y109/INT_L.LOGIC_OUTS_L1->>SS2BEG1 INT_R_X41Y106/INT_R.SE2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/colcnt[1] - 
wires: CLBLL_L_X40Y104/CLBLL_EL1BEG1 CLBLL_L_X40Y104/CLBLL_IMUX34 CLBLL_L_X40Y104/CLBLL_L_C6 CLBLL_L_X40Y106/CLBLL_NE2A1 CLBLL_L_X40Y107/CLBLL_IMUX25 CLBLL_L_X40Y107/CLBLL_IMUX30 CLBLL_L_X40Y107/CLBLL_L_B5 CLBLL_L_X40Y107/CLBLL_L_C5 CLBLL_L_X40Y108/CLBLL_IMUX10 CLBLL_L_X40Y108/CLBLL_IMUX2 CLBLL_L_X40Y108/CLBLL_IMUX25 CLBLL_L_X40Y108/CLBLL_IMUX33 CLBLL_L_X40Y108/CLBLL_LL_A2 CLBLL_L_X40Y108/CLBLL_L_A4 CLBLL_L_X40Y108/CLBLL_L_B5 CLBLL_L_X40Y108/CLBLL_L_C1 CLBLL_L_X40Y109/CLBLL_IMUX10 CLBLL_L_X40Y109/CLBLL_L_A4 CLBLL_L_X40Y110/CLBLL_ER1BEG2 CLBLL_L_X40Y110/CLBLL_IMUX0 CLBLL_L_X40Y110/CLBLL_IMUX25 CLBLL_L_X40Y110/CLBLL_IMUX29 CLBLL_L_X40Y110/CLBLL_IMUX33 CLBLL_L_X40Y110/CLBLL_IMUX40 CLBLL_L_X40Y110/CLBLL_IMUX41 CLBLL_L_X40Y110/CLBLL_IMUX8 CLBLL_L_X40Y110/CLBLL_LL_A5 CLBLL_L_X40Y110/CLBLL_LL_C2 CLBLL_L_X40Y110/CLBLL_LL_D1 CLBLL_L_X40Y110/CLBLL_L_A3 CLBLL_L_X40Y110/CLBLL_L_B5 CLBLL_L_X40Y110/CLBLL_L_C1 CLBLL_L_X40Y110/CLBLL_L_D1 CLBLL_L_X40Y110/CLBLL_WW2END3 CLBLL_L_X40Y111/CLBLL_IMUX2 CLBLL_L_X40Y111/CLBLL_IMUX3 CLBLL_L_X40Y111/CLBLL_IMUX31 CLBLL_L_X40Y111/CLBLL_IMUX33 CLBLL_L_X40Y111/CLBLL_LL_A2 CLBLL_L_X40Y111/CLBLL_LL_C5 CLBLL_L_X40Y111/CLBLL_L_A2 CLBLL_L_X40Y111/CLBLL_L_C1 CLBLL_L_X40Y111/CLBLL_WW2END0 CLBLL_L_X40Y112/CLBLL_EL1BEG0 CLBLL_L_X40Y112/CLBLL_IMUX1 CLBLL_L_X40Y112/CLBLL_IMUX24 CLBLL_L_X40Y112/CLBLL_LL_A3 CLBLL_L_X40Y112/CLBLL_LL_B5 CLBLL_L_X40Y112/CLBLL_NW2A1 CLBLL_L_X42Y108/CLBLL_EE2A1 CLBLL_L_X42Y108/CLBLL_WR1END2 CLBLL_L_X42Y109/CLBLL_IMUX10 CLBLL_L_X42Y109/CLBLL_IMUX2 CLBLL_L_X42Y109/CLBLL_IMUX24 CLBLL_L_X42Y109/CLBLL_IMUX31 CLBLL_L_X42Y109/CLBLL_IMUX47 CLBLL_L_X42Y109/CLBLL_LL_A2 CLBLL_L_X42Y109/CLBLL_LL_B5 CLBLL_L_X42Y109/CLBLL_LL_C5 CLBLL_L_X42Y109/CLBLL_LL_D5 CLBLL_L_X42Y109/CLBLL_L_A4 CLBLL_L_X42Y110/CLBLL_IMUX0 CLBLL_L_X42Y110/CLBLL_IMUX29 CLBLL_L_X42Y110/CLBLL_LL_C2 CLBLL_L_X42Y110/CLBLL_L_A3 CLBLL_L_X42Y111/CLBLL_NW2A0 CLBLL_L_X42Y111/CLBLL_NW2A1 CLBLM_R_X39Y104/CLBLM_EL1BEG1 CLBLM_R_X39Y104/CLBLM_IMUX14 CLBLM_R_X39Y104/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y104/CLBLM_L_AMUX CLBLM_R_X39Y104/CLBLM_L_B1 CLBLM_R_X39Y105/CLBLM_IMUX32 CLBLM_R_X39Y105/CLBLM_IMUX33 CLBLM_R_X39Y105/CLBLM_L_C1 CLBLM_R_X39Y105/CLBLM_M_C1 CLBLM_R_X39Y106/CLBLM_NE2A1 CLBLM_R_X39Y110/CLBLM_ER1BEG2 CLBLM_R_X39Y110/CLBLM_WW2END3 CLBLM_R_X39Y111/CLBLM_IMUX0 CLBLM_R_X39Y111/CLBLM_IMUX25 CLBLM_R_X39Y111/CLBLM_IMUX33 CLBLM_R_X39Y111/CLBLM_L_A3 CLBLM_R_X39Y111/CLBLM_L_B5 CLBLM_R_X39Y111/CLBLM_L_C1 CLBLM_R_X39Y111/CLBLM_WW2END0 CLBLM_R_X39Y112/CLBLM_EL1BEG0 CLBLM_R_X39Y112/CLBLM_IMUX10 CLBLM_R_X39Y112/CLBLM_IMUX25 CLBLM_R_X39Y112/CLBLM_IMUX41 CLBLM_R_X39Y112/CLBLM_L_A4 CLBLM_R_X39Y112/CLBLM_L_B5 CLBLM_R_X39Y112/CLBLM_L_D1 CLBLM_R_X39Y112/CLBLM_NW2A1 CLBLM_R_X41Y108/CLBLM_EE2A1 CLBLM_R_X41Y108/CLBLM_IMUX16 CLBLM_R_X41Y108/CLBLM_IMUX20 CLBLM_R_X41Y108/CLBLM_IMUX36 CLBLM_R_X41Y108/CLBLM_IMUX9 CLBLM_R_X41Y108/CLBLM_L_A5 CLBLM_R_X41Y108/CLBLM_L_B3 CLBLM_R_X41Y108/CLBLM_L_C2 CLBLM_R_X41Y108/CLBLM_L_D2 CLBLM_R_X41Y108/CLBLM_WR1END2 CLBLM_R_X41Y109/CLBLM_IMUX10 CLBLM_R_X41Y109/CLBLM_IMUX26 CLBLM_R_X41Y109/CLBLM_IMUX42 CLBLM_R_X41Y109/CLBLM_L_A4 CLBLM_R_X41Y109/CLBLM_L_B4 CLBLM_R_X41Y109/CLBLM_L_D6 CLBLM_R_X41Y111/CLBLM_IMUX0 CLBLM_R_X41Y111/CLBLM_IMUX25 CLBLM_R_X41Y111/CLBLM_IMUX34 CLBLM_R_X41Y111/CLBLM_L_A3 CLBLM_R_X41Y111/CLBLM_L_B5 CLBLM_R_X41Y111/CLBLM_L_C6 CLBLM_R_X41Y111/CLBLM_NW2A0 CLBLM_R_X41Y111/CLBLM_NW2A1 INT_L_X40Y104/EL1END1 INT_L_X40Y104/IMUX_L34 INT_L_X40Y106/NE2END1 INT_L_X40Y106/NN2BEG1 INT_L_X40Y107/IMUX_L25 INT_L_X40Y107/IMUX_L30 INT_L_X40Y107/NN2A1 INT_L_X40Y107/SR1BEG_S0 INT_L_X40Y107/SS2END3 INT_L_X40Y108/EE2BEG1 INT_L_X40Y108/EL1BEG0 INT_L_X40Y108/IMUX_L10 INT_L_X40Y108/IMUX_L2 INT_L_X40Y108/IMUX_L25 INT_L_X40Y108/IMUX_L33 INT_L_X40Y108/NE2BEG1 INT_L_X40Y108/NN2END1 INT_L_X40Y108/SS2A3 INT_L_X40Y108/SS2END_N0_3 INT_L_X40Y109/IMUX_L10 INT_L_X40Y109/NE2A1 INT_L_X40Y109/SR1BEG_S0 INT_L_X40Y109/SS2BEG3 INT_L_X40Y109/SW2END3 INT_L_X40Y110/ER1END2 INT_L_X40Y110/IMUX_L0 INT_L_X40Y110/IMUX_L25 INT_L_X40Y110/IMUX_L29 INT_L_X40Y110/IMUX_L33 INT_L_X40Y110/IMUX_L40 INT_L_X40Y110/IMUX_L41 INT_L_X40Y110/IMUX_L8 INT_L_X40Y110/SS2END0 INT_L_X40Y110/SW2END_N0_3 INT_L_X40Y110/WW2A3 INT_L_X40Y111/EL1END_S3_0 INT_L_X40Y111/IMUX_L2 INT_L_X40Y111/IMUX_L3 INT_L_X40Y111/IMUX_L31 INT_L_X40Y111/IMUX_L33 INT_L_X40Y111/NW2BEG1 INT_L_X40Y111/SS2A0 INT_L_X40Y111/WR1END1 INT_L_X40Y111/WW2A0 INT_L_X40Y112/EL1END0 INT_L_X40Y112/IMUX_L1 INT_L_X40Y112/IMUX_L24 INT_L_X40Y112/NW2A1 INT_L_X40Y112/SS2BEG0 INT_L_X42Y108/EE2END1 INT_L_X42Y108/NN2BEG1 INT_L_X42Y108/NR1BEG1 INT_L_X42Y108/WR1BEG2 INT_L_X42Y109/GFAN0 INT_L_X42Y109/IMUX_L10 INT_L_X42Y109/IMUX_L2 INT_L_X42Y109/IMUX_L24 INT_L_X42Y109/IMUX_L31 INT_L_X42Y109/IMUX_L47 INT_L_X42Y109/NL1BEG0 INT_L_X42Y109/NL1END_S3_0 INT_L_X42Y109/NN2A1 INT_L_X42Y109/NR1END1 INT_L_X42Y110/IMUX_L0 INT_L_X42Y110/IMUX_L29 INT_L_X42Y110/NL1BEG_N3 INT_L_X42Y110/NL1END0 INT_L_X42Y110/NN2END1 INT_L_X42Y110/NW2BEG0 INT_L_X42Y110/NW2BEG1 INT_L_X42Y111/NW2A0 INT_L_X42Y111/NW2A1 INT_R_X39Y104/EL1BEG1 INT_R_X39Y104/FAN_BOUNCE_S3_2 INT_R_X39Y104/IMUX14 INT_R_X39Y104/LOGIC_OUTS16 INT_R_X39Y104/NL1BEG1 INT_R_X39Y105/FAN_ALT2 INT_R_X39Y105/FAN_BOUNCE2 INT_R_X39Y105/IMUX32 INT_R_X39Y105/IMUX33 INT_R_X39Y105/NE2BEG1 INT_R_X39Y105/NL1END1 INT_R_X39Y106/NE2A1 INT_R_X39Y110/ER1BEG2 INT_R_X39Y110/SR1END1 INT_R_X39Y110/WW2END3 INT_R_X39Y111/IMUX0 INT_R_X39Y111/IMUX25 INT_R_X39Y111/IMUX33 INT_R_X39Y111/SR1BEG1 INT_R_X39Y111/WW2END0 INT_R_X39Y111/WW2END_N0_3 INT_R_X39Y112/EL1BEG0 INT_R_X39Y112/IMUX10 INT_R_X39Y112/IMUX25 INT_R_X39Y112/IMUX41 INT_R_X39Y112/NW2END1 INT_R_X41Y107/EL1END_S3_0 INT_R_X41Y108/EE2A1 INT_R_X41Y108/EL1END0 INT_R_X41Y108/IMUX16 INT_R_X41Y108/IMUX20 INT_R_X41Y108/IMUX36 INT_R_X41Y108/IMUX9 INT_R_X41Y108/WR1END2 INT_R_X41Y109/IMUX10 INT_R_X41Y109/IMUX26 INT_R_X41Y109/IMUX42 INT_R_X41Y109/NE2END1 INT_R_X41Y109/SW2A3 INT_R_X41Y110/NW2END_S0_0 INT_R_X41Y110/SW2BEG3 INT_R_X41Y110/WW2BEG3 INT_R_X41Y111/IMUX0 INT_R_X41Y111/IMUX25 INT_R_X41Y111/IMUX34 INT_R_X41Y111/NW2END0 INT_R_X41Y111/NW2END1 INT_R_X41Y111/WR1BEG1 INT_R_X41Y111/WW2BEG0 VBRK_X99Y109/VBRK_EL1BEG1 VBRK_X99Y111/VBRK_NE2A1 VBRK_X99Y115/VBRK_ER1BEG2 VBRK_X99Y115/VBRK_WW2END3 VBRK_X99Y116/VBRK_WW2END0 VBRK_X99Y117/VBRK_EL1BEG0 VBRK_X99Y117/VBRK_NW2A1 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y112/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y112/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X40Y104/INT_L.EL1END1->>IMUX_L34 INT_L_X40Y106/INT_L.NE2END1->>NN2BEG1 INT_L_X40Y107/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X40Y107/INT_L.SS2END3->>IMUX_L30 INT_L_X40Y107/INT_L.SS2END3->>SR1BEG_S0 INT_L_X40Y108/INT_L.NN2END1->>EE2BEG1 INT_L_X40Y108/INT_L.NN2END1->>EL1BEG0 INT_L_X40Y108/INT_L.NN2END1->>IMUX_L10 INT_L_X40Y108/INT_L.NN2END1->>IMUX_L2 INT_L_X40Y108/INT_L.NN2END1->>IMUX_L25 INT_L_X40Y108/INT_L.NN2END1->>IMUX_L33 INT_L_X40Y108/INT_L.NN2END1->>NE2BEG1 INT_L_X40Y109/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X40Y109/INT_L.SW2END3->>SR1BEG_S0 INT_L_X40Y109/INT_L.SW2END3->>SS2BEG3 INT_L_X40Y110/INT_L.ER1END2->>IMUX_L29 INT_L_X40Y110/INT_L.SS2END0->>IMUX_L25 INT_L_X40Y110/INT_L.SS2END0->>IMUX_L33 INT_L_X40Y110/INT_L.SS2END0->>IMUX_L40 INT_L_X40Y110/INT_L.SS2END0->>IMUX_L41 INT_L_X40Y110/INT_L.SW2END_N0_3->>IMUX_L0 INT_L_X40Y110/INT_L.SW2END_N0_3->>IMUX_L8 INT_L_X40Y111/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X40Y111/INT_L.WR1END1->>IMUX_L2 INT_L_X40Y111/INT_L.WR1END1->>IMUX_L3 INT_L_X40Y111/INT_L.WR1END1->>IMUX_L33 INT_L_X40Y111/INT_L.WR1END1->>NW2BEG1 INT_L_X40Y112/INT_L.EL1END0->>IMUX_L1 INT_L_X40Y112/INT_L.EL1END0->>IMUX_L24 INT_L_X40Y112/INT_L.EL1END0->>SS2BEG0 INT_L_X42Y108/INT_L.EE2END1->>NN2BEG1 INT_L_X42Y108/INT_L.EE2END1->>NR1BEG1 INT_L_X42Y108/INT_L.EE2END1->>WR1BEG2 INT_L_X42Y109/INT_L.GFAN0->>IMUX_L24 INT_L_X42Y109/INT_L.NL1END_S3_0->>IMUX_L31 INT_L_X42Y109/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X42Y109/INT_L.NR1END1->>GFAN0 INT_L_X42Y109/INT_L.NR1END1->>IMUX_L10 INT_L_X42Y109/INT_L.NR1END1->>IMUX_L2 INT_L_X42Y109/INT_L.NR1END1->>NL1BEG0 INT_L_X42Y110/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X42Y110/INT_L.NL1END0->>IMUX_L0 INT_L_X42Y110/INT_L.NL1END0->>NL1BEG_N3 INT_L_X42Y110/INT_L.NL1END0->>NW2BEG0 INT_L_X42Y110/INT_L.NN2END1->>NW2BEG1 INT_R_X39Y104/INT_R.FAN_BOUNCE_S3_2->>IMUX14 INT_R_X39Y104/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X39Y104/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X39Y105/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y105/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X39Y105/INT_R.NL1END1->>FAN_ALT2 INT_R_X39Y105/INT_R.NL1END1->>IMUX33 INT_R_X39Y105/INT_R.NL1END1->>NE2BEG1 INT_R_X39Y110/INT_R.SR1END1->>ER1BEG2 INT_R_X39Y111/INT_R.WW2END0->>IMUX25 INT_R_X39Y111/INT_R.WW2END0->>IMUX33 INT_R_X39Y111/INT_R.WW2END0->>SR1BEG1 INT_R_X39Y111/INT_R.WW2END_N0_3->>IMUX0 INT_R_X39Y112/INT_R.NW2END1->>EL1BEG0 INT_R_X39Y112/INT_R.NW2END1->>IMUX10 INT_R_X39Y112/INT_R.NW2END1->>IMUX25 INT_R_X39Y112/INT_R.NW2END1->>IMUX41 INT_R_X41Y108/INT_R.EL1END0->>IMUX16 INT_R_X41Y108/INT_R.EL1END0->>IMUX9 INT_R_X41Y108/INT_R.WR1END2->>IMUX20 INT_R_X41Y108/INT_R.WR1END2->>IMUX36 INT_R_X41Y109/INT_R.NE2END1->>IMUX10 INT_R_X41Y109/INT_R.NE2END1->>IMUX26 INT_R_X41Y109/INT_R.NE2END1->>IMUX42 INT_R_X41Y110/INT_R.NW2END_S0_0->>SW2BEG3 INT_R_X41Y110/INT_R.NW2END_S0_0->>WW2BEG3 INT_R_X41Y111/INT_R.NW2END0->>IMUX0 INT_R_X41Y111/INT_R.NW2END0->>WR1BEG1 INT_R_X41Y111/INT_R.NW2END1->>IMUX25 INT_R_X41Y111/INT_R.NW2END1->>IMUX34 INT_R_X41Y111/INT_R.NW2END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 63, 

u2/color_proc/DataBuffer_reg_n_0_[0] - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX16 CLBLL_L_X40Y107/CLBLL_L_B3 CLBLL_L_X40Y108/CLBLL_IMUX30 CLBLL_L_X40Y108/CLBLL_IMUX6 CLBLL_L_X40Y108/CLBLL_L_A1 CLBLL_L_X40Y108/CLBLL_L_C5 CLBLL_L_X42Y105/CLBLL_WL1END3 CLBLL_L_X42Y106/CLBLL_SE2A0 CLBLM_R_X41Y105/CLBLM_WL1END3 CLBLM_R_X41Y106/CLBLM_IMUX0 CLBLM_R_X41Y106/CLBLM_L_A3 CLBLM_R_X41Y106/CLBLM_SE2A0 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y107/CLBLM_L_AQ INT_L_X40Y106/WL1END3 INT_L_X40Y107/IMUX_L16 INT_L_X40Y107/NW2END_S0_0 INT_L_X40Y107/WL1END_N1_3 INT_L_X40Y108/IMUX_L30 INT_L_X40Y108/IMUX_L6 INT_L_X40Y108/NL1BEG_N3 INT_L_X40Y108/NW2END0 INT_L_X42Y105/WL1BEG3 INT_L_X42Y106/SE2END0 INT_L_X42Y106/WL1BEG_N3 INT_R_X41Y105/WL1END3 INT_R_X41Y106/IMUX0 INT_R_X41Y106/SE2A0 INT_R_X41Y106/WL1BEG3 INT_R_X41Y106/WL1END_N1_3 INT_R_X41Y107/LOGIC_OUTS0 INT_R_X41Y107/NW2BEG0 INT_R_X41Y107/SE2BEG0 INT_R_X41Y107/WL1BEG_N3 INT_R_X41Y108/NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y107/INT_L.WL1END_N1_3->>IMUX_L16 INT_L_X40Y108/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X40Y108/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X40Y108/INT_L.NW2END0->>NL1BEG_N3 INT_L_X42Y106/INT_L.SE2END0->>WL1BEG_N3 INT_R_X41Y106/INT_R.WL1END_N1_3->>IMUX0 INT_R_X41Y107/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X41Y107/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X41Y107/INT_R.LOGIC_OUTS0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/WB_block.vmemA_reg[30] - 
wires: CLBLL_L_X42Y108/CLBLL_IMUX0 CLBLL_L_X42Y108/CLBLL_IMUX24 CLBLL_L_X42Y108/CLBLL_LL_B5 CLBLL_L_X42Y108/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y108/CLBLL_L_A3 CLBLL_L_X42Y108/CLBLL_L_AQ INT_L_X42Y108/IMUX_L0 INT_L_X42Y108/IMUX_L24 INT_L_X42Y108/LOGIC_OUTS_L0 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y108/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y108/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X42Y108/INT_L.LOGIC_OUTS_L0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[30] - 
wires: CLBLL_L_X42Y108/CLBLL_IMUX18 CLBLL_L_X42Y108/CLBLL_LL_B2 CLBLM_R_X43Y106/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y106/CLBLM_M_BMUX CLBLM_R_X43Y108/CLBLM_IMUX6 CLBLM_R_X43Y108/CLBLM_L_A1 INT_L_X42Y108/IMUX_L18 INT_L_X42Y108/SR1BEG_S0 INT_L_X42Y108/WR1END_S1_0 INT_L_X42Y109/WR1END0 INT_R_X43Y106/LOGIC_OUTS21 INT_R_X43Y106/NN2BEG3 INT_R_X43Y107/NN2A3 INT_R_X43Y108/IMUX6 INT_R_X43Y108/NN2END3 INT_R_X43Y108/WR1BEG_S0 INT_R_X43Y109/WR1BEG0 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X43Y106/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X42Y108/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X42Y108/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X43Y106/INT_R.LOGIC_OUTS21->>NN2BEG3 INT_R_X43Y108/INT_R.NN2END3->>IMUX6 INT_R_X43Y108/INT_R.NN2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[31] - 
wires: CLBLL_L_X42Y108/CLBLL_IMUX19 CLBLL_L_X42Y108/CLBLL_IMUX35 CLBLL_L_X42Y108/CLBLL_LL_C6 CLBLL_L_X42Y108/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y108/CLBLL_L_B2 CLBLL_L_X42Y108/CLBLL_L_BQ INT_L_X42Y108/IMUX_L19 INT_L_X42Y108/IMUX_L35 INT_L_X42Y108/LOGIC_OUTS_L1 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y108/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X42Y108/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X42Y108/INT_L.LOGIC_OUTS_L1->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

CBAR[31] - 
wires: CLBLL_L_X42Y108/CLBLL_IMUX22 CLBLL_L_X42Y108/CLBLL_LL_C3 CLBLM_R_X43Y106/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y106/CLBLM_M_CMUX CLBLM_R_X43Y107/CLBLM_IMUX6 CLBLM_R_X43Y107/CLBLM_L_A1 INT_L_X42Y108/IMUX_L22 INT_L_X42Y108/NW2END3 INT_R_X43Y106/LOGIC_OUTS22 INT_R_X43Y106/NR1BEG0 INT_R_X43Y107/IMUX6 INT_R_X43Y107/NL1BEG_N3 INT_R_X43Y107/NR1END0 INT_R_X43Y107/NW2BEG3 INT_R_X43Y108/NW2A3 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X43Y106/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X42Y108/INT_L.NW2END3->>IMUX_L22 INT_R_X43Y106/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X43Y107/INT_R.NL1BEG_N3->>IMUX6 INT_R_X43Y107/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X43Y107/INT_R.NR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/WB_block.vmemA_reg[3] - 
wires: CLBLL_L_X42Y101/CLBLL_IMUX11 CLBLL_L_X42Y101/CLBLL_IMUX19 CLBLL_L_X42Y101/CLBLL_LL_A4 CLBLL_L_X42Y101/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y101/CLBLL_L_B2 CLBLL_L_X42Y101/CLBLL_L_BQ INT_L_X42Y101/IMUX_L11 INT_L_X42Y101/IMUX_L19 INT_L_X42Y101/LOGIC_OUTS_L1 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y101/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X42Y101/INT_L.LOGIC_OUTS_L1->>IMUX_L11 INT_L_X42Y101/INT_L.LOGIC_OUTS_L1->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/clut_offs[1] - 
wires: CLBLL_L_X40Y108/CLBLL_IMUX35 CLBLL_L_X40Y108/CLBLL_LL_C6 CLBLL_L_X42Y101/CLBLL_IMUX2 CLBLL_L_X42Y101/CLBLL_LL_A2 CLBLL_L_X42Y101/CLBLL_SE2A1 CLBLM_R_X41Y101/CLBLM_SE2A1 CLBLM_R_X41Y106/CLBLM_IMUX11 CLBLM_R_X41Y106/CLBLM_M_A4 CLBLM_R_X41Y108/CLBLM_IMUX44 CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y108/CLBLM_L_B CLBLM_R_X41Y108/CLBLM_M_D4 INT_L_X40Y108/IMUX_L35 INT_L_X40Y108/WR1END2 INT_L_X42Y101/IMUX_L2 INT_L_X42Y101/SE2END1 INT_R_X41Y101/SE2A1 INT_R_X41Y102/SE2BEG1 INT_R_X41Y102/SS6END1 INT_R_X41Y103/SS6E1 INT_R_X41Y104/SS6D1 INT_R_X41Y105/SS6C1 INT_R_X41Y106/IMUX11 INT_R_X41Y106/SS2END1 INT_R_X41Y106/SS6B1 INT_R_X41Y107/SS2A1 INT_R_X41Y107/SS6A1 INT_R_X41Y108/BYP_ALT4 INT_R_X41Y108/BYP_BOUNCE4 INT_R_X41Y108/IMUX44 INT_R_X41Y108/LOGIC_OUTS9 INT_R_X41Y108/SS2BEG1 INT_R_X41Y108/SS6BEG1 INT_R_X41Y108/WR1BEG2 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y108/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X40Y108/INT_L.WR1END2->>IMUX_L35 INT_L_X42Y101/INT_L.SE2END1->>IMUX_L2 INT_R_X41Y102/INT_R.SS6END1->>SE2BEG1 INT_R_X41Y106/INT_R.SS2END1->>IMUX11 INT_R_X41Y108/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y108/INT_R.BYP_BOUNCE4->>IMUX44 INT_R_X41Y108/INT_R.LOGIC_OUTS9->>BYP_ALT4 INT_R_X41Y108/INT_R.LOGIC_OUTS9->>SS2BEG1 INT_R_X41Y108/INT_R.LOGIC_OUTS9->>SS6BEG1 INT_R_X41Y108/INT_R.LOGIC_OUTS9->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/p_2_in[1] - 
wires: CLBLM_R_X41Y108/CLBLM_IMUX19 CLBLM_R_X41Y108/CLBLM_IMUX34 CLBLM_R_X41Y108/CLBLM_IMUX42 CLBLM_R_X41Y108/CLBLM_L_B2 CLBLM_R_X41Y108/CLBLM_L_C6 CLBLM_R_X41Y108/CLBLM_L_D6 CLBLM_R_X41Y109/CLBLM_IMUX23 CLBLM_R_X41Y109/CLBLM_IMUX3 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y109/CLBLM_L_A2 CLBLM_R_X41Y109/CLBLM_L_BQ CLBLM_R_X41Y109/CLBLM_L_C3 INT_R_X41Y108/IMUX19 INT_R_X41Y108/IMUX34 INT_R_X41Y108/IMUX42 INT_R_X41Y108/SL1END1 INT_R_X41Y109/IMUX23 INT_R_X41Y109/IMUX3 INT_R_X41Y109/LOGIC_OUTS1 INT_R_X41Y109/NL1BEG0 INT_R_X41Y109/NL1END_S3_0 INT_R_X41Y109/SL1BEG1 INT_R_X41Y110/NL1END0 
pips: CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y108/INT_R.SL1END1->>IMUX19 INT_R_X41Y108/INT_R.SL1END1->>IMUX34 INT_R_X41Y108/INT_R.SL1END1->>IMUX42 INT_R_X41Y109/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X41Y109/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y109/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X41Y109/INT_R.NL1END_S3_0->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/DataBuffer_reg_n_0_[9] - 
wires: CLBLL_L_X40Y107/CLBLL_WW2END1 CLBLM_R_X39Y107/CLBLM_IMUX12 CLBLM_R_X39Y107/CLBLM_M_B6 CLBLM_R_X39Y107/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y107/CLBLM_L_DMUX CLBLM_R_X41Y108/CLBLM_IMUX21 CLBLM_R_X41Y108/CLBLM_IMUX26 CLBLM_R_X41Y108/CLBLM_IMUX3 CLBLM_R_X41Y108/CLBLM_L_A2 CLBLM_R_X41Y108/CLBLM_L_B4 CLBLM_R_X41Y108/CLBLM_L_C4 INT_L_X40Y107/WW2A1 INT_R_X39Y107/IMUX12 INT_R_X39Y107/WW2END1 INT_R_X41Y107/LOGIC_OUTS19 INT_R_X41Y107/NR1BEG1 INT_R_X41Y107/WW2BEG1 INT_R_X41Y108/BYP_ALT5 INT_R_X41Y108/BYP_BOUNCE5 INT_R_X41Y108/IMUX21 INT_R_X41Y108/IMUX26 INT_R_X41Y108/IMUX3 INT_R_X41Y108/NR1END1 VBRK_X99Y112/VBRK_WW2END1 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X41Y107/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X39Y107/INT_R.WW2END1->>IMUX12 INT_R_X41Y107/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X41Y107/INT_R.LOGIC_OUTS19->>WW2BEG1 INT_R_X41Y108/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y108/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X41Y108/INT_R.NR1END1->>BYP_ALT5 INT_R_X41Y108/INT_R.NR1END1->>IMUX26 INT_R_X41Y108/INT_R.NR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/p_0_in[1] - 
wires: CLBLM_R_X41Y106/CLBLM_IMUX37 CLBLM_R_X41Y106/CLBLM_L_D4 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y107/CLBLM_L_BQ CLBLM_R_X41Y108/CLBLM_IMUX0 CLBLM_R_X41Y108/CLBLM_IMUX13 CLBLM_R_X41Y108/CLBLM_IMUX30 CLBLM_R_X41Y108/CLBLM_IMUX46 CLBLM_R_X41Y108/CLBLM_L_A3 CLBLM_R_X41Y108/CLBLM_L_B6 CLBLM_R_X41Y108/CLBLM_L_C5 CLBLM_R_X41Y108/CLBLM_L_D5 INT_R_X41Y106/IMUX37 INT_R_X41Y106/SR1END2 INT_R_X41Y107/LOGIC_OUTS1 INT_R_X41Y107/NL1BEG0 INT_R_X41Y107/NL1END_S3_0 INT_R_X41Y107/SR1BEG2 INT_R_X41Y108/IMUX0 INT_R_X41Y108/IMUX13 INT_R_X41Y108/IMUX30 INT_R_X41Y108/IMUX46 INT_R_X41Y108/NL1BEG_N3 INT_R_X41Y108/NL1END0 
pips: CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X41Y106/INT_R.SR1END2->>IMUX37 INT_R_X41Y107/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y107/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X41Y108/INT_R.NL1BEG_N3->>IMUX13 INT_R_X41Y108/INT_R.NL1BEG_N3->>IMUX30 INT_R_X41Y108/INT_R.NL1BEG_N3->>IMUX46 INT_R_X41Y108/INT_R.NL1END0->>IMUX0 INT_R_X41Y108/INT_R.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/DataBuffer_reg_n_0_[1] - 
wires: CLBLL_L_X42Y109/CLBLL_IMUX11 CLBLL_L_X42Y109/CLBLL_LL_A4 CLBLL_L_X42Y109/CLBLL_NE2A1 CLBLM_R_X41Y106/CLBLM_IMUX13 CLBLM_R_X41Y106/CLBLM_L_B6 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y107/CLBLM_L_CQ CLBLM_R_X41Y108/CLBLM_IMUX10 CLBLM_R_X41Y108/CLBLM_IMUX25 CLBLM_R_X41Y108/CLBLM_L_A4 CLBLM_R_X41Y108/CLBLM_L_B5 CLBLM_R_X41Y109/CLBLM_NE2A1 INT_L_X42Y109/IMUX_L11 INT_L_X42Y109/NE2END1 INT_R_X41Y106/IMUX13 INT_R_X41Y106/SL1END2 INT_R_X41Y107/LOGIC_OUTS2 INT_R_X41Y107/NL1BEG1 INT_R_X41Y107/SL1BEG2 INT_R_X41Y108/IMUX10 INT_R_X41Y108/IMUX25 INT_R_X41Y108/NE2BEG1 INT_R_X41Y108/NL1END1 INT_R_X41Y109/NE2A1 
pips: CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y107/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X42Y109/INT_L.NE2END1->>IMUX_L11 INT_R_X41Y106/INT_R.SL1END2->>IMUX13 INT_R_X41Y107/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X41Y107/INT_R.LOGIC_OUTS2->>SL1BEG2 INT_R_X41Y108/INT_R.NL1END1->>IMUX10 INT_R_X41Y108/INT_R.NL1END1->>IMUX25 INT_R_X41Y108/INT_R.NL1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/WB_block.vmemA_reg[4] - 
wires: CLBLL_L_X42Y101/CLBLL_IMUX12 CLBLL_L_X42Y101/CLBLL_IMUX20 CLBLL_L_X42Y101/CLBLL_LL_B6 CLBLL_L_X42Y101/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y101/CLBLL_L_C2 CLBLL_L_X42Y101/CLBLL_L_CQ INT_L_X42Y101/IMUX_L12 INT_L_X42Y101/IMUX_L20 INT_L_X42Y101/LOGIC_OUTS_L2 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y101/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X42Y101/INT_L.LOGIC_OUTS_L2->>IMUX_L12 INT_L_X42Y101/INT_L.LOGIC_OUTS_L2->>IMUX_L20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/clut_offs[2] - 
wires: CLBLL_L_X40Y111/CLBLL_IMUX25 CLBLL_L_X40Y111/CLBLL_L_B5 CLBLL_L_X40Y111/CLBLL_SE2A0 CLBLL_L_X40Y112/CLBLL_SE4BEG0 CLBLL_L_X42Y101/CLBLL_IMUX17 CLBLL_L_X42Y101/CLBLL_LL_B3 CLBLL_L_X42Y106/CLBLL_SE4BEG0 CLBLM_R_X39Y109/CLBLM_IMUX33 CLBLM_R_X39Y109/CLBLM_L_C1 CLBLM_R_X39Y111/CLBLM_SE2A0 CLBLM_R_X39Y112/CLBLM_LOGIC_OUTS8 CLBLM_R_X39Y112/CLBLM_L_A CLBLM_R_X39Y112/CLBLM_SE4BEG0 CLBLM_R_X41Y106/CLBLM_IMUX17 CLBLM_R_X41Y106/CLBLM_M_B3 CLBLM_R_X41Y106/CLBLM_SE4BEG0 INT_L_X38Y109/SE2A0 INT_L_X38Y110/SE2BEG0 INT_L_X38Y110/SW2END0 INT_L_X40Y108/SE6E0 INT_L_X40Y109/SE6D0 INT_L_X40Y110/SE6C0 INT_L_X40Y111/IMUX_L25 INT_L_X40Y111/SE2END0 INT_L_X40Y111/SE6B0 INT_L_X40Y112/SE6A0 INT_L_X42Y101/IMUX_L17 INT_L_X42Y101/SW2END0 INT_L_X42Y102/SE6E0 INT_L_X42Y103/SE6D0 INT_L_X42Y104/SE6C0 INT_L_X42Y105/SE6B0 INT_L_X42Y106/SE6A0 INT_R_X39Y109/IMUX33 INT_R_X39Y109/SE2END0 INT_R_X39Y110/SW2A0 INT_R_X39Y111/SE2A0 INT_R_X39Y111/SL1END0 INT_R_X39Y111/SW2BEG0 INT_R_X39Y112/LOGIC_OUTS8 INT_R_X39Y112/SE2BEG0 INT_R_X39Y112/SE6BEG0 INT_R_X39Y112/SL1BEG0 INT_R_X41Y106/IMUX17 INT_R_X41Y106/SE6BEG0 INT_R_X41Y106/SS2END0 INT_R_X41Y107/SS2A0 INT_R_X41Y108/SE6END0 INT_R_X41Y108/SS2BEG0 INT_R_X43Y101/SW2A0 INT_R_X43Y102/SE6END0 INT_R_X43Y102/SW2BEG0 VBRK_X99Y116/VBRK_SE2A0 VBRK_X99Y117/VBRK_SE4BEG0 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X39Y112/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X38Y110/INT_L.SW2END0->>SE2BEG0 INT_L_X40Y111/INT_L.SE2END0->>IMUX_L25 INT_L_X42Y101/INT_L.SW2END0->>IMUX_L17 INT_R_X39Y109/INT_R.SE2END0->>IMUX33 INT_R_X39Y111/INT_R.SL1END0->>SW2BEG0 INT_R_X39Y112/INT_R.LOGIC_OUTS8->>SE2BEG0 INT_R_X39Y112/INT_R.LOGIC_OUTS8->>SE6BEG0 INT_R_X39Y112/INT_R.LOGIC_OUTS8->>SL1BEG0 INT_R_X41Y106/INT_R.SS2END0->>IMUX17 INT_R_X41Y106/INT_R.SS2END0->>SE6BEG0 INT_R_X41Y108/INT_R.SE6END0->>SS2BEG0 INT_R_X43Y102/INT_R.SE6END0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/p_2_in[2] - 
wires: CLBLL_L_X40Y110/CLBLL_IMUX2 CLBLL_L_X40Y110/CLBLL_LL_A2 CLBLL_L_X40Y110/CLBLL_LL_DQ CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS7 CLBLL_L_X40Y111/CLBLL_IMUX28 CLBLL_L_X40Y111/CLBLL_LL_C4 CLBLL_L_X40Y112/CLBLL_IMUX15 CLBLL_L_X40Y112/CLBLL_LL_B1 CLBLL_L_X40Y112/CLBLL_NW2A2 CLBLM_R_X39Y112/CLBLM_IMUX20 CLBLM_R_X39Y112/CLBLM_IMUX3 CLBLM_R_X39Y112/CLBLM_L_A2 CLBLM_R_X39Y112/CLBLM_L_C2 CLBLM_R_X39Y112/CLBLM_NW2A2 INT_L_X40Y110/IMUX_L2 INT_L_X40Y110/LOGIC_OUTS_L7 INT_L_X40Y110/NL1BEG2 INT_L_X40Y110/NN2BEG3 INT_L_X40Y110/SR1BEG_S0 INT_L_X40Y111/IMUX_L28 INT_L_X40Y111/NL1END2 INT_L_X40Y111/NN2A3 INT_L_X40Y111/NW2BEG2 INT_L_X40Y112/IMUX_L15 INT_L_X40Y112/NN2END3 INT_L_X40Y112/NW2A2 INT_R_X39Y112/IMUX20 INT_R_X39Y112/IMUX3 INT_R_X39Y112/NW2END2 VBRK_X99Y117/VBRK_NW2A2 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y110/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y112/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X40Y110/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X40Y110/INT_L.LOGIC_OUTS_L7->>NN2BEG3 INT_L_X40Y110/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X40Y110/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X40Y111/INT_L.NL1END2->>IMUX_L28 INT_L_X40Y111/INT_L.NL1END2->>NW2BEG2 INT_L_X40Y112/INT_L.NN2END3->>IMUX_L15 INT_R_X39Y112/INT_R.NW2END2->>IMUX20 INT_R_X39Y112/INT_R.NW2END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/DataBuffer_reg_n_0_[10] - 
wires: CLBLL_L_X40Y109/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y109/CLBLL_L_AQ CLBLL_L_X40Y109/CLBLL_WR1END1 CLBLL_L_X40Y111/CLBLL_IMUX1 CLBLL_L_X40Y111/CLBLL_LL_A3 CLBLL_L_X40Y112/CLBLL_IMUX18 CLBLL_L_X40Y112/CLBLL_LL_B2 CLBLL_L_X40Y112/CLBLL_NW2A0 CLBLM_R_X39Y109/CLBLM_IMUX26 CLBLM_R_X39Y109/CLBLM_L_B4 CLBLM_R_X39Y109/CLBLM_WR1END1 CLBLM_R_X39Y112/CLBLM_IMUX0 CLBLM_R_X39Y112/CLBLM_L_A3 CLBLM_R_X39Y112/CLBLM_NW2A0 INT_L_X40Y109/LOGIC_OUTS_L0 INT_L_X40Y109/NN2BEG0 INT_L_X40Y109/WR1BEG1 INT_L_X40Y110/NN2A0 INT_L_X40Y110/NN2END_S2_0 INT_L_X40Y111/IMUX_L1 INT_L_X40Y111/NN2BEG0 INT_L_X40Y111/NN2END0 INT_L_X40Y111/NW2BEG0 INT_L_X40Y112/IMUX_L18 INT_L_X40Y112/NN2A0 INT_L_X40Y112/NN2END_S2_0 INT_L_X40Y112/NW2A0 INT_L_X40Y112/SR1BEG_S0 INT_L_X40Y113/NN2END0 INT_R_X39Y109/IMUX26 INT_R_X39Y109/WR1END1 INT_R_X39Y111/NW2END_S0_0 INT_R_X39Y112/IMUX0 INT_R_X39Y112/NW2END0 VBRK_X99Y114/VBRK_WR1END1 VBRK_X99Y117/VBRK_NW2A0 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y112/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X40Y109/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X40Y109/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_L_X40Y111/INT_L.NN2END0->>IMUX_L1 INT_L_X40Y111/INT_L.NN2END0->>NN2BEG0 INT_L_X40Y111/INT_L.NN2END0->>NW2BEG0 INT_L_X40Y112/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X40Y112/INT_L.SR1BEG_S0->>IMUX_L18 INT_R_X39Y109/INT_R.WR1END1->>IMUX26 INT_R_X39Y112/INT_R.NW2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/p_0_in[2] - 
wires: CLBLL_L_X40Y111/CLBLL_ER1BEG1 CLBLL_L_X40Y111/CLBLL_IMUX11 CLBLL_L_X40Y111/CLBLL_IMUX35 CLBLL_L_X40Y111/CLBLL_LL_A4 CLBLL_L_X40Y111/CLBLL_LL_C6 CLBLL_L_X40Y112/CLBLL_IMUX27 CLBLL_L_X40Y112/CLBLL_LL_B4 CLBLL_L_X40Y112/CLBLL_WR1END2 CLBLM_R_X39Y111/CLBLM_ER1BEG1 CLBLM_R_X39Y111/CLBLM_IMUX1 CLBLM_R_X39Y111/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y111/CLBLM_M_A3 CLBLM_R_X39Y111/CLBLM_M_AQ CLBLM_R_X39Y112/CLBLM_IMUX5 CLBLM_R_X39Y112/CLBLM_L_A6 CLBLM_R_X39Y112/CLBLM_WR1END2 INT_L_X40Y111/ER1END1 INT_L_X40Y111/IMUX_L11 INT_L_X40Y111/IMUX_L35 INT_L_X40Y111/NR1BEG1 INT_L_X40Y112/IMUX_L27 INT_L_X40Y112/NR1END1 INT_L_X40Y112/WR1BEG2 INT_R_X39Y111/ER1BEG1 INT_R_X39Y111/IMUX1 INT_R_X39Y111/LOGIC_OUTS4 INT_R_X39Y112/IMUX5 INT_R_X39Y112/WR1END2 VBRK_X99Y116/VBRK_ER1BEG1 VBRK_X99Y117/VBRK_WR1END2 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y112/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y111/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X40Y111/INT_L.ER1END1->>IMUX_L11 INT_L_X40Y111/INT_L.ER1END1->>IMUX_L35 INT_L_X40Y111/INT_L.ER1END1->>NR1BEG1 INT_L_X40Y112/INT_L.NR1END1->>IMUX_L27 INT_L_X40Y112/INT_L.NR1END1->>WR1BEG2 INT_R_X39Y111/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X39Y111/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X39Y112/INT_R.WR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/DataBuffer_reg_n_0_[2] - 
wires: CLBLL_L_X40Y107/CLBLL_WW2END3 CLBLL_L_X40Y108/CLBLL_NE4BEG0 CLBLL_L_X40Y111/CLBLL_IMUX8 CLBLL_L_X40Y111/CLBLL_LL_A5 CLBLL_L_X40Y112/CLBLL_IMUX11 CLBLL_L_X40Y112/CLBLL_LL_A4 CLBLL_L_X40Y112/CLBLL_WL1END2 CLBLM_R_X39Y107/CLBLM_IMUX7 CLBLM_R_X39Y107/CLBLM_M_A1 CLBLM_R_X39Y107/CLBLM_WW2END3 CLBLM_R_X39Y108/CLBLM_NE4BEG0 CLBLM_R_X39Y112/CLBLM_IMUX6 CLBLM_R_X39Y112/CLBLM_L_A1 CLBLM_R_X39Y112/CLBLM_WL1END2 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y107/CLBLM_L_DQ INT_L_X40Y107/WW2A3 INT_L_X40Y108/NE6A0 INT_L_X40Y109/NE6B0 INT_L_X40Y110/NE6C0 INT_L_X40Y110/WL1END3 INT_L_X40Y111/IMUX_L8 INT_L_X40Y111/NE6D0 INT_L_X40Y111/WL1END_N1_3 INT_L_X40Y112/IMUX_L11 INT_L_X40Y112/NE6E0 INT_L_X40Y112/NW2END_S0_0 INT_L_X40Y112/WL1BEG2 INT_L_X40Y112/WR1END1 INT_L_X40Y113/NW2END0 INT_R_X39Y107/IMUX7 INT_R_X39Y107/WW2END3 INT_R_X39Y108/NE6BEG0 INT_R_X39Y108/WW2END_N0_3 INT_R_X39Y112/IMUX6 INT_R_X39Y112/WL1END2 INT_R_X41Y107/LOGIC_OUTS3 INT_R_X41Y107/WW2BEG3 INT_R_X41Y110/WL1BEG3 INT_R_X41Y111/SL1END0 INT_R_X41Y111/WL1BEG_N3 INT_R_X41Y112/NE6END0 INT_R_X41Y112/NW2BEG0 INT_R_X41Y112/SL1BEG0 INT_R_X41Y112/WR1BEG1 INT_R_X41Y113/NW2A0 VBRK_X99Y112/VBRK_WW2END3 VBRK_X99Y113/VBRK_NE4BEG0 VBRK_X99Y117/VBRK_WL1END2 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y112/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X40Y111/INT_L.WL1END_N1_3->>IMUX_L8 INT_L_X40Y112/INT_L.NW2END_S0_0->>WL1BEG2 INT_L_X40Y112/INT_L.WR1END1->>IMUX_L11 INT_R_X39Y107/INT_R.WW2END3->>IMUX7 INT_R_X39Y108/INT_R.WW2END_N0_3->>NE6BEG0 INT_R_X39Y112/INT_R.WL1END2->>IMUX6 INT_R_X41Y107/INT_R.LOGIC_OUTS3->>WW2BEG3 INT_R_X41Y111/INT_R.SL1END0->>WL1BEG_N3 INT_R_X41Y112/INT_R.NE6END0->>NW2BEG0 INT_R_X41Y112/INT_R.NE6END0->>SL1BEG0 INT_R_X41Y112/INT_R.NE6END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/WB_block.vmemA_reg[5] - 
wires: CLBLL_L_X42Y101/CLBLL_IMUX29 CLBLL_L_X42Y101/CLBLL_IMUX39 CLBLL_L_X42Y101/CLBLL_LL_C2 CLBLL_L_X42Y101/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y101/CLBLL_L_D3 CLBLL_L_X42Y101/CLBLL_L_DQ INT_L_X42Y101/FAN_ALT3 INT_L_X42Y101/FAN_BOUNCE3 INT_L_X42Y101/IMUX_L29 INT_L_X42Y101/IMUX_L39 INT_L_X42Y101/LOGIC_OUTS_L3 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y101/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X42Y101/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y101/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X42Y101/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 INT_L_X42Y101/INT_L.LOGIC_OUTS_L3->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/clut_offs[3] - 
wires: CLBLL_L_X42Y101/CLBLL_IMUX22 CLBLL_L_X42Y101/CLBLL_LL_C3 CLBLL_L_X42Y106/CLBLL_SW2A2 CLBLL_L_X42Y109/CLBLL_LL_C CLBLL_L_X42Y109/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y110/CLBLL_IMUX47 CLBLL_L_X42Y110/CLBLL_LL_D5 CLBLL_L_X42Y110/CLBLL_NW2A2 CLBLM_R_X41Y106/CLBLM_IMUX21 CLBLM_R_X41Y106/CLBLM_L_C4 CLBLM_R_X41Y106/CLBLM_SW2A2 CLBLM_R_X41Y110/CLBLM_IMUX3 CLBLM_R_X41Y110/CLBLM_L_A2 CLBLM_R_X41Y110/CLBLM_NW2A2 INT_L_X42Y101/IMUX_L22 INT_L_X42Y101/SS2END2 INT_L_X42Y102/SS2A2 INT_L_X42Y103/SS2BEG2 INT_L_X42Y103/SS6END2 INT_L_X42Y104/SS6E2 INT_L_X42Y105/SS6D2 INT_L_X42Y106/SS6C2 INT_L_X42Y106/SW2A2 INT_L_X42Y107/SS2END2 INT_L_X42Y107/SS6B2 INT_L_X42Y107/SW2BEG2 INT_L_X42Y108/SS2A2 INT_L_X42Y108/SS6A2 INT_L_X42Y109/LOGIC_OUTS_L14 INT_L_X42Y109/NR1BEG2 INT_L_X42Y109/NW2BEG2 INT_L_X42Y109/SS2BEG2 INT_L_X42Y109/SS6BEG2 INT_L_X42Y110/BYP_ALT3 INT_L_X42Y110/BYP_BOUNCE3 INT_L_X42Y110/IMUX_L47 INT_L_X42Y110/NR1END2 INT_L_X42Y110/NW2A2 INT_L_X42Y111/BYP_BOUNCE_N3_3 INT_R_X41Y106/IMUX21 INT_R_X41Y106/SW2END2 INT_R_X41Y110/IMUX3 INT_R_X41Y110/NW2END2 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y109/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X42Y101/INT_L.SS2END2->>IMUX_L22 INT_L_X42Y103/INT_L.SS6END2->>SS2BEG2 INT_L_X42Y107/INT_L.SS2END2->>SW2BEG2 INT_L_X42Y109/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X42Y109/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_L_X42Y109/INT_L.LOGIC_OUTS_L14->>SS2BEG2 INT_L_X42Y109/INT_L.LOGIC_OUTS_L14->>SS6BEG2 INT_L_X42Y110/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y110/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X42Y110/INT_L.NR1END2->>BYP_ALT3 INT_R_X41Y106/INT_R.SW2END2->>IMUX21 INT_R_X41Y110/INT_R.NW2END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/p_2_in[3] - 
wires: CLBLL_L_X40Y110/CLBLL_IMUX23 CLBLL_L_X40Y110/CLBLL_L_C3 CLBLL_L_X42Y109/CLBLL_IMUX29 CLBLL_L_X42Y109/CLBLL_IMUX45 CLBLL_L_X42Y109/CLBLL_LL_C2 CLBLL_L_X42Y109/CLBLL_LL_D2 CLBLL_L_X42Y109/CLBLL_SE2A2 CLBLL_L_X42Y110/CLBLL_EL1BEG1 CLBLL_L_X42Y110/CLBLL_IMUX10 CLBLL_L_X42Y110/CLBLL_L_A4 CLBLM_R_X41Y109/CLBLM_SE2A2 CLBLM_R_X41Y110/CLBLM_EL1BEG1 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y110/CLBLM_L_CQ INT_L_X40Y110/IMUX_L23 INT_L_X40Y110/WR1END3 INT_L_X42Y109/IMUX_L29 INT_L_X42Y109/IMUX_L45 INT_L_X42Y109/SE2END2 INT_L_X42Y110/EL1END1 INT_L_X42Y110/IMUX_L10 INT_R_X41Y109/SE2A2 INT_R_X41Y110/EL1BEG1 INT_R_X41Y110/LOGIC_OUTS2 INT_R_X41Y110/SE2BEG2 INT_R_X41Y110/WR1BEG3 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X40Y110/INT_L.WR1END3->>IMUX_L23 INT_L_X42Y109/INT_L.SE2END2->>IMUX_L29 INT_L_X42Y109/INT_L.SE2END2->>IMUX_L45 INT_L_X42Y110/INT_L.EL1END1->>IMUX_L10 INT_R_X41Y110/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X41Y110/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X41Y110/INT_R.LOGIC_OUTS2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/p_3_in[3] - 
wires: CLBLL_L_X40Y110/CLBLL_NW2A1 CLBLL_L_X42Y109/CLBLL_ER1BEG1 CLBLL_L_X42Y109/CLBLL_IMUX28 CLBLL_L_X42Y109/CLBLL_IMUX3 CLBLL_L_X42Y109/CLBLL_IMUX43 CLBLL_L_X42Y109/CLBLL_LL_C4 CLBLL_L_X42Y109/CLBLL_LL_D6 CLBLL_L_X42Y109/CLBLL_L_A2 CLBLM_R_X39Y110/CLBLM_IMUX10 CLBLM_R_X39Y110/CLBLM_L_A4 CLBLM_R_X39Y110/CLBLM_NW2A1 CLBLM_R_X41Y109/CLBLM_ER1BEG1 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y109/CLBLM_L_AQ INT_L_X40Y109/NW2BEG1 INT_L_X40Y109/WR1END1 INT_L_X40Y110/NW2A1 INT_L_X42Y109/BYP_ALT4 INT_L_X42Y109/BYP_BOUNCE4 INT_L_X42Y109/ER1END1 INT_L_X42Y109/IMUX_L28 INT_L_X42Y109/IMUX_L3 INT_L_X42Y109/IMUX_L43 INT_R_X39Y110/IMUX10 INT_R_X39Y110/NW2END1 INT_R_X41Y109/ER1BEG1 INT_R_X41Y109/LOGIC_OUTS0 INT_R_X41Y109/WR1BEG1 VBRK_X99Y115/VBRK_NW2A1 
pips: CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y109/INT_L.WR1END1->>NW2BEG1 INT_L_X42Y109/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y109/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X42Y109/INT_L.ER1END1->>BYP_ALT4 INT_L_X42Y109/INT_L.ER1END1->>IMUX_L3 INT_L_X42Y109/INT_L.ER1END1->>IMUX_L43 INT_R_X39Y110/INT_R.NW2END1->>IMUX10 INT_R_X41Y109/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X41Y109/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/p_0_in[3] - 
wires: CLBLL_L_X42Y109/CLBLL_IMUX0 CLBLL_L_X42Y109/CLBLL_IMUX32 CLBLL_L_X42Y109/CLBLL_IMUX40 CLBLL_L_X42Y109/CLBLL_LL_C1 CLBLL_L_X42Y109/CLBLL_LL_D1 CLBLL_L_X42Y109/CLBLL_L_A3 CLBLL_L_X42Y109/CLBLL_SE2A0 CLBLL_L_X42Y110/CLBLL_ER1BEG1 CLBLL_L_X42Y110/CLBLL_IMUX3 CLBLL_L_X42Y110/CLBLL_L_A2 CLBLM_R_X41Y109/CLBLM_SE2A0 CLBLM_R_X41Y110/CLBLM_ER1BEG1 CLBLM_R_X41Y110/CLBLM_IMUX16 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y110/CLBLM_L_AQ CLBLM_R_X41Y110/CLBLM_L_B3 INT_L_X42Y109/IMUX_L0 INT_L_X42Y109/IMUX_L32 INT_L_X42Y109/IMUX_L40 INT_L_X42Y109/SE2END0 INT_L_X42Y110/ER1END1 INT_L_X42Y110/IMUX_L3 INT_R_X41Y109/SE2A0 INT_R_X41Y110/ER1BEG1 INT_R_X41Y110/IMUX16 INT_R_X41Y110/LOGIC_OUTS0 INT_R_X41Y110/SE2BEG0 
pips: CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y109/INT_L.SE2END0->>IMUX_L0 INT_L_X42Y109/INT_L.SE2END0->>IMUX_L32 INT_L_X42Y109/INT_L.SE2END0->>IMUX_L40 INT_L_X42Y110/INT_L.ER1END1->>IMUX_L3 INT_R_X41Y110/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X41Y110/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y110/INT_R.LOGIC_OUTS0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/DataBuffer_reg_n_0_[3] - 
wires: CLBLL_L_X42Y107/CLBLL_SE2A1 CLBLL_L_X42Y109/CLBLL_IMUX1 CLBLL_L_X42Y109/CLBLL_IMUX35 CLBLL_L_X42Y109/CLBLL_IMUX9 CLBLL_L_X42Y109/CLBLL_LL_A3 CLBLL_L_X42Y109/CLBLL_LL_C6 CLBLL_L_X42Y109/CLBLL_L_A5 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y107/CLBLM_L_AMUX CLBLM_R_X41Y107/CLBLM_SE2A1 CLBLM_R_X41Y108/CLBLM_IMUX2 CLBLM_R_X41Y108/CLBLM_M_A2 INT_L_X40Y108/EL1BEG1 INT_L_X40Y108/NW2END2 INT_L_X42Y107/NE2BEG1 INT_L_X42Y107/SE2END1 INT_L_X42Y108/NE2A1 INT_L_X42Y109/BYP_ALT1 INT_L_X42Y109/BYP_BOUNCE1 INT_L_X42Y109/IMUX_L1 INT_L_X42Y109/IMUX_L35 INT_L_X42Y109/IMUX_L9 INT_L_X42Y109/NW2END1 INT_R_X41Y107/LOGIC_OUTS16 INT_R_X41Y107/NW2BEG2 INT_R_X41Y107/SE2A1 INT_R_X41Y108/EL1END1 INT_R_X41Y108/IMUX2 INT_R_X41Y108/NW2A2 INT_R_X41Y108/SE2BEG1 INT_R_X43Y108/NE2END1 INT_R_X43Y108/NW2BEG1 INT_R_X43Y109/NW2A1 
pips: CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X41Y107/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X40Y108/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y107/INT_L.SE2END1->>NE2BEG1 INT_L_X42Y109/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X42Y109/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X42Y109/INT_L.NW2END1->>BYP_ALT1 INT_L_X42Y109/INT_L.NW2END1->>IMUX_L1 INT_L_X42Y109/INT_L.NW2END1->>IMUX_L9 INT_R_X41Y107/INT_R.LOGIC_OUTS16->>NW2BEG2 INT_R_X41Y108/INT_R.EL1END1->>IMUX2 INT_R_X41Y108/INT_R.EL1END1->>SE2BEG1 INT_R_X43Y108/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/WB_block.vmemA_reg[6] - 
wires: CLBLL_L_X42Y102/CLBLL_IMUX0 CLBLL_L_X42Y102/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y102/CLBLL_L_A3 CLBLL_L_X42Y102/CLBLL_L_AQ CLBLL_L_X42Y102/CLBLL_WR1END1 CLBLM_R_X41Y102/CLBLM_IMUX25 CLBLM_R_X41Y102/CLBLM_L_B5 CLBLM_R_X41Y102/CLBLM_WR1END1 INT_L_X42Y102/IMUX_L0 INT_L_X42Y102/LOGIC_OUTS_L0 INT_L_X42Y102/WR1BEG1 INT_R_X41Y102/IMUX25 INT_R_X41Y102/WR1END1 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y102/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X42Y102/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X42Y102/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X41Y102/INT_R.WR1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/clut_offs[4] - 
wires: CLBLL_L_X40Y109/CLBLL_IMUX12 CLBLL_L_X40Y109/CLBLL_LL_B6 CLBLL_L_X40Y110/CLBLL_IMUX17 CLBLL_L_X40Y110/CLBLL_LL_B3 CLBLM_R_X41Y102/CLBLM_IMUX19 CLBLM_R_X41Y102/CLBLM_L_B2 CLBLM_R_X41Y106/CLBLM_IMUX42 CLBLM_R_X41Y106/CLBLM_L_D6 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y109/CLBLM_L_B INT_L_X40Y109/IMUX_L12 INT_L_X40Y109/WR1END2 INT_L_X40Y110/IMUX_L17 INT_L_X40Y110/NW2END1 INT_R_X41Y102/IMUX19 INT_R_X41Y102/SS2END1 INT_R_X41Y103/SS2A1 INT_R_X41Y104/SS2BEG1 INT_R_X41Y104/SS2END1 INT_R_X41Y105/SS2A1 INT_R_X41Y106/IMUX42 INT_R_X41Y106/SL1END1 INT_R_X41Y106/SS2BEG1 INT_R_X41Y107/SL1BEG1 INT_R_X41Y107/SS2END1 INT_R_X41Y108/SS2A1 INT_R_X41Y109/LOGIC_OUTS9 INT_R_X41Y109/NW2BEG1 INT_R_X41Y109/SS2BEG1 INT_R_X41Y109/WR1BEG2 INT_R_X41Y110/NW2A1 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X40Y109/INT_L.WR1END2->>IMUX_L12 INT_L_X40Y110/INT_L.NW2END1->>IMUX_L17 INT_R_X41Y102/INT_R.SS2END1->>IMUX19 INT_R_X41Y104/INT_R.SS2END1->>SS2BEG1 INT_R_X41Y106/INT_R.SL1END1->>IMUX42 INT_R_X41Y106/INT_R.SL1END1->>SS2BEG1 INT_R_X41Y107/INT_R.SS2END1->>SL1BEG1 INT_R_X41Y109/INT_R.LOGIC_OUTS9->>NW2BEG1 INT_R_X41Y109/INT_R.LOGIC_OUTS9->>SS2BEG1 INT_R_X41Y109/INT_R.LOGIC_OUTS9->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/p_2_in[4] - 
wires: CLBLL_L_X40Y109/CLBLL_IMUX0 CLBLL_L_X40Y109/CLBLL_L_A3 CLBLL_L_X40Y110/CLBLL_IMUX31 CLBLL_L_X40Y110/CLBLL_LL_C5 CLBLM_R_X41Y109/CLBLM_IMUX14 CLBLM_R_X41Y109/CLBLM_IMUX39 CLBLM_R_X41Y109/CLBLM_L_B1 CLBLM_R_X41Y109/CLBLM_L_D3 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y110/CLBLM_L_DQ INT_L_X40Y108/SW2END3 INT_L_X40Y109/IMUX_L0 INT_L_X40Y109/SW2END_N0_3 INT_L_X40Y110/IMUX_L31 INT_L_X40Y110/WR1END_S1_0 INT_L_X40Y111/WR1END0 INT_R_X41Y108/SW2A3 INT_R_X41Y109/IMUX14 INT_R_X41Y109/IMUX39 INT_R_X41Y109/SL1END3 INT_R_X41Y109/SW2BEG3 INT_R_X41Y110/LOGIC_OUTS3 INT_R_X41Y110/SL1BEG3 INT_R_X41Y110/WR1BEG_S0 INT_R_X41Y111/WR1BEG0 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X40Y109/INT_L.SW2END_N0_3->>IMUX_L0 INT_L_X40Y110/INT_L.WR1END_S1_0->>IMUX_L31 INT_R_X41Y109/INT_R.SL1END3->>IMUX14 INT_R_X41Y109/INT_R.SL1END3->>IMUX39 INT_R_X41Y109/INT_R.SL1END3->>SW2BEG3 INT_R_X41Y110/INT_R.LOGIC_OUTS3->>SL1BEG3 INT_R_X41Y110/INT_R.LOGIC_OUTS3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/p_3_in[4] - 
wires: CLBLL_L_X40Y109/CLBLL_IMUX5 CLBLL_L_X40Y109/CLBLL_L_A6 CLBLL_L_X40Y109/CLBLL_NE2A0 CLBLL_L_X40Y110/CLBLL_WR1END1 CLBLL_L_X42Y109/CLBLL_EE2A0 CLBLL_L_X42Y109/CLBLL_IMUX17 CLBLL_L_X42Y109/CLBLL_LL_B3 CLBLM_R_X39Y108/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y108/CLBLM_L_AQ CLBLM_R_X39Y109/CLBLM_NE2A0 CLBLM_R_X39Y110/CLBLM_IMUX25 CLBLM_R_X39Y110/CLBLM_L_B5 CLBLM_R_X39Y110/CLBLM_WR1END1 CLBLM_R_X41Y109/CLBLM_EE2A0 CLBLM_R_X41Y109/CLBLM_IMUX13 CLBLM_R_X41Y109/CLBLM_L_B6 INT_L_X40Y108/NE2END_S3_0 INT_L_X40Y109/EE2BEG0 INT_L_X40Y109/EL1BEG2 INT_L_X40Y109/IMUX_L5 INT_L_X40Y109/NE2END0 INT_L_X40Y109/NL1BEG_N3 INT_L_X40Y109/NR1BEG0 INT_L_X40Y110/NR1END0 INT_L_X40Y110/WR1BEG1 INT_L_X42Y109/EE2END0 INT_L_X42Y109/IMUX_L17 INT_R_X39Y108/LOGIC_OUTS0 INT_R_X39Y108/NE2BEG0 INT_R_X39Y109/NE2A0 INT_R_X39Y110/IMUX25 INT_R_X39Y110/WR1END1 INT_R_X41Y109/EE2A0 INT_R_X41Y109/EL1END2 INT_R_X41Y109/IMUX13 VBRK_X99Y114/VBRK_NE2A0 VBRK_X99Y115/VBRK_WR1END1 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X40Y109/INT_L.NE2END0->>EE2BEG0 INT_L_X40Y109/INT_L.NE2END0->>NL1BEG_N3 INT_L_X40Y109/INT_L.NE2END0->>NR1BEG0 INT_L_X40Y109/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X40Y109/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X40Y110/INT_L.NR1END0->>WR1BEG1 INT_L_X42Y109/INT_L.EE2END0->>IMUX_L17 INT_R_X39Y108/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X39Y110/INT_R.WR1END1->>IMUX25 INT_R_X41Y109/INT_R.EL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/p_0_in[4] - 
wires: CLBLL_L_X40Y109/CLBLL_IMUX3 CLBLL_L_X40Y109/CLBLL_L_A2 CLBLL_L_X40Y110/CLBLL_LL_AQ CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y111/CLBLL_IMUX17 CLBLL_L_X40Y111/CLBLL_LL_B3 CLBLL_L_X42Y109/CLBLL_IMUX27 CLBLL_L_X42Y109/CLBLL_LL_B4 CLBLL_L_X42Y109/CLBLL_SE2A1 CLBLM_R_X41Y109/CLBLM_IMUX16 CLBLM_R_X41Y109/CLBLM_IMUX46 CLBLM_R_X41Y109/CLBLM_L_B3 CLBLM_R_X41Y109/CLBLM_L_D5 CLBLM_R_X41Y109/CLBLM_SE2A1 INT_L_X40Y109/EL1BEG3 INT_L_X40Y109/IMUX_L3 INT_L_X40Y109/SE2A0 INT_L_X40Y109/SR1END1 INT_L_X40Y110/EL1BEG_N3 INT_L_X40Y110/ER1BEG1 INT_L_X40Y110/LOGIC_OUTS_L4 INT_L_X40Y110/NR1BEG0 INT_L_X40Y110/SE2BEG0 INT_L_X40Y110/SR1BEG1 INT_L_X40Y111/IMUX_L17 INT_L_X40Y111/NR1END0 INT_L_X42Y109/IMUX_L27 INT_L_X42Y109/SE2END1 INT_R_X41Y109/EL1END3 INT_R_X41Y109/IMUX16 INT_R_X41Y109/IMUX46 INT_R_X41Y109/SE2A1 INT_R_X41Y109/SE2END0 INT_R_X41Y110/ER1END1 INT_R_X41Y110/SE2BEG1 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y110/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X40Y109/INT_L.SR1END1->>IMUX_L3 INT_L_X40Y110/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X40Y110/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X40Y110/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X40Y110/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y110/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_L_X40Y111/INT_L.NR1END0->>IMUX_L17 INT_L_X42Y109/INT_L.SE2END1->>IMUX_L27 INT_R_X41Y109/INT_R.EL1END3->>IMUX46 INT_R_X41Y109/INT_R.SE2END0->>IMUX16 INT_R_X41Y110/INT_R.ER1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/DataBuffer_reg_n_0_[4] - 
wires: CLBLL_L_X40Y108/CLBLL_IMUX0 CLBLL_L_X40Y108/CLBLL_L_A3 CLBLL_L_X42Y109/CLBLL_EL1BEG1 CLBLL_L_X42Y109/CLBLL_IMUX18 CLBLL_L_X42Y109/CLBLL_LL_B2 CLBLM_R_X41Y108/CLBLM_IMUX17 CLBLM_R_X41Y108/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_EL1BEG1 CLBLM_R_X41Y109/CLBLM_IMUX25 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y109/CLBLM_L_B5 CLBLM_R_X41Y109/CLBLM_L_CQ INT_L_X40Y107/WL1END3 INT_L_X40Y108/ER1BEG_S0 INT_L_X40Y108/IMUX_L0 INT_L_X40Y108/SR1END3 INT_L_X40Y108/WL1END_N1_3 INT_L_X40Y109/ER1BEG0 INT_L_X40Y109/SR1BEG3 INT_L_X40Y109/SR1END_N3_3 INT_L_X40Y109/WR1END3 INT_L_X42Y109/EL1END1 INT_L_X42Y109/IMUX_L18 INT_R_X41Y107/WL1BEG3 INT_R_X41Y108/IMUX17 INT_R_X41Y108/SL1END0 INT_R_X41Y108/WL1BEG_N3 INT_R_X41Y109/EL1BEG1 INT_R_X41Y109/ER1END0 INT_R_X41Y109/IMUX25 INT_R_X41Y109/LOGIC_OUTS2 INT_R_X41Y109/SL1BEG0 INT_R_X41Y109/WR1BEG3 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X40Y108/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y108/INT_L.WL1END_N1_3->>IMUX_L0 INT_L_X40Y109/INT_L.WR1END3->>SR1BEG3 INT_L_X42Y109/INT_L.EL1END1->>IMUX_L18 INT_R_X41Y108/INT_R.SL1END0->>IMUX17 INT_R_X41Y108/INT_R.SL1END0->>WL1BEG_N3 INT_R_X41Y109/INT_R.ER1END0->>IMUX25 INT_R_X41Y109/INT_R.ER1END0->>SL1BEG0 INT_R_X41Y109/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X41Y109/INT_R.LOGIC_OUTS2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/WB_block.vmemA_reg[7] - 
wires: CLBLL_L_X42Y102/CLBLL_IMUX19 CLBLL_L_X42Y102/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y102/CLBLL_L_B2 CLBLL_L_X42Y102/CLBLL_L_BQ CLBLL_L_X42Y102/CLBLL_WL1END0 CLBLM_R_X41Y102/CLBLM_WL1END0 CLBLM_R_X41Y104/CLBLM_IMUX41 CLBLM_R_X41Y104/CLBLM_L_D1 INT_L_X42Y102/IMUX_L19 INT_L_X42Y102/LOGIC_OUTS_L1 INT_L_X42Y102/WL1BEG0 INT_R_X41Y102/NN2BEG1 INT_R_X41Y102/WL1END0 INT_R_X41Y103/NN2A1 INT_R_X41Y104/IMUX41 INT_R_X41Y104/NN2END1 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y102/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X42Y102/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X42Y102/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_R_X41Y102/INT_R.WL1END0->>NN2BEG1 INT_R_X41Y104/INT_R.NN2END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/clut_offs[5] - 
wires: CLBLL_L_X40Y104/CLBLL_SE2A0 CLBLL_L_X40Y109/CLBLL_IMUX13 CLBLL_L_X40Y109/CLBLL_L_B6 CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y110/CLBLL_L_B CLBLL_L_X40Y111/CLBLL_NW2A1 CLBLM_R_X39Y104/CLBLM_SE2A0 CLBLM_R_X39Y111/CLBLM_IMUX17 CLBLM_R_X39Y111/CLBLM_IMUX2 CLBLM_R_X39Y111/CLBLM_M_A2 CLBLM_R_X39Y111/CLBLM_M_B3 CLBLM_R_X39Y111/CLBLM_NW2A1 CLBLM_R_X41Y104/CLBLM_IMUX42 CLBLM_R_X41Y104/CLBLM_L_D6 INT_L_X40Y104/ER1BEG1 INT_L_X40Y104/SE2END0 INT_L_X40Y109/IMUX_L13 INT_L_X40Y109/SR1END2 INT_L_X40Y110/LOGIC_OUTS_L9 INT_L_X40Y110/NW2BEG1 INT_L_X40Y110/SR1BEG2 INT_L_X40Y111/NW2A1 INT_R_X39Y104/SE2A0 INT_R_X39Y105/SE2BEG0 INT_R_X39Y105/SS6END0 INT_R_X39Y106/SS6E0 INT_R_X39Y107/SS6D0 INT_R_X39Y108/SS6C0 INT_R_X39Y109/SS6B0 INT_R_X39Y110/SS6A0 INT_R_X39Y111/IMUX17 INT_R_X39Y111/IMUX2 INT_R_X39Y111/NW2END1 INT_R_X39Y111/SS6BEG0 INT_R_X41Y104/ER1END1 INT_R_X41Y104/IMUX42 VBRK_X99Y109/VBRK_SE2A0 VBRK_X99Y116/VBRK_NW2A1 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X40Y110/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X40Y104/INT_L.SE2END0->>ER1BEG1 INT_L_X40Y109/INT_L.SR1END2->>IMUX_L13 INT_L_X40Y110/INT_L.LOGIC_OUTS_L9->>NW2BEG1 INT_L_X40Y110/INT_L.LOGIC_OUTS_L9->>SR1BEG2 INT_R_X39Y105/INT_R.SS6END0->>SE2BEG0 INT_R_X39Y111/INT_R.NW2END1->>IMUX17 INT_R_X39Y111/INT_R.NW2END1->>IMUX2 INT_R_X39Y111/INT_R.NW2END1->>SS6BEG0 INT_R_X41Y104/INT_R.ER1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/p_2_in[5] - 
wires: CLBLL_L_X40Y110/CLBLL_IMUX26 CLBLL_L_X40Y110/CLBLL_IMUX42 CLBLL_L_X40Y110/CLBLL_IMUX43 CLBLL_L_X40Y110/CLBLL_LL_D6 CLBLL_L_X40Y110/CLBLL_L_B4 CLBLL_L_X40Y110/CLBLL_L_D6 CLBLL_L_X40Y111/CLBLL_IMUX9 CLBLL_L_X40Y111/CLBLL_L_A5 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y110/CLBLM_L_AMUX INT_L_X40Y110/IMUX_L26 INT_L_X40Y110/IMUX_L42 INT_L_X40Y110/IMUX_L43 INT_L_X40Y110/NL1BEG1 INT_L_X40Y110/WL1END1 INT_L_X40Y111/IMUX_L9 INT_L_X40Y111/NL1END1 INT_R_X41Y110/LOGIC_OUTS16 INT_R_X41Y110/WL1BEG1 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X41Y110/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y110/INT_L.WL1END1->>IMUX_L26 INT_L_X40Y110/INT_L.WL1END1->>IMUX_L42 INT_L_X40Y110/INT_L.WL1END1->>IMUX_L43 INT_L_X40Y110/INT_L.WL1END1->>NL1BEG1 INT_L_X40Y111/INT_L.NL1END1->>IMUX_L9 INT_R_X41Y110/INT_R.LOGIC_OUTS16->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/p_3_in[5] - 
wires: CLBLL_L_X40Y109/CLBLL_NE2A1 CLBLL_L_X40Y110/CLBLL_IMUX10 CLBLL_L_X40Y110/CLBLL_IMUX19 CLBLL_L_X40Y110/CLBLL_L_A4 CLBLL_L_X40Y110/CLBLL_L_B2 CLBLL_L_X40Y111/CLBLL_IMUX10 CLBLL_L_X40Y111/CLBLL_L_A4 CLBLL_L_X40Y111/CLBLL_NE2A1 CLBLM_R_X39Y108/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y108/CLBLM_L_BQ CLBLM_R_X39Y109/CLBLM_NE2A1 CLBLM_R_X39Y110/CLBLM_IMUX33 CLBLM_R_X39Y110/CLBLM_L_C1 CLBLM_R_X39Y111/CLBLM_NE2A1 INT_L_X40Y109/NE2END1 INT_L_X40Y109/NR1BEG1 INT_L_X40Y110/IMUX_L10 INT_L_X40Y110/IMUX_L19 INT_L_X40Y110/NR1END1 INT_L_X40Y111/IMUX_L10 INT_L_X40Y111/NE2END1 INT_R_X39Y108/LOGIC_OUTS1 INT_R_X39Y108/NE2BEG1 INT_R_X39Y108/NN2BEG1 INT_R_X39Y109/NE2A1 INT_R_X39Y109/NN2A1 INT_R_X39Y110/IMUX33 INT_R_X39Y110/NE2BEG1 INT_R_X39Y110/NN2END1 INT_R_X39Y111/NE2A1 VBRK_X99Y114/VBRK_NE2A1 VBRK_X99Y116/VBRK_NE2A1 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X40Y109/INT_L.NE2END1->>NR1BEG1 INT_L_X40Y110/INT_L.NR1END1->>IMUX_L10 INT_L_X40Y110/INT_L.NR1END1->>IMUX_L19 INT_L_X40Y111/INT_L.NE2END1->>IMUX_L10 INT_R_X39Y108/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X39Y108/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X39Y110/INT_R.NN2END1->>IMUX33 INT_R_X39Y110/INT_R.NN2END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/p_0_in[5] - 
wires: CLBLL_L_X40Y110/CLBLL_IMUX14 CLBLL_L_X40Y110/CLBLL_IMUX36 CLBLL_L_X40Y110/CLBLL_IMUX6 CLBLL_L_X40Y110/CLBLL_L_A1 CLBLL_L_X40Y110/CLBLL_L_B1 CLBLL_L_X40Y110/CLBLL_L_D2 CLBLL_L_X40Y111/CLBLL_IMUX0 CLBLL_L_X40Y111/CLBLL_IMUX16 CLBLL_L_X40Y111/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y111/CLBLL_L_A3 CLBLL_L_X40Y111/CLBLL_L_AQ CLBLL_L_X40Y111/CLBLL_L_B3 INT_L_X40Y110/FAN_BOUNCE_S3_0 INT_L_X40Y110/IMUX_L14 INT_L_X40Y110/IMUX_L36 INT_L_X40Y110/IMUX_L6 INT_L_X40Y111/FAN_ALT0 INT_L_X40Y111/FAN_BOUNCE0 INT_L_X40Y111/IMUX_L0 INT_L_X40Y111/IMUX_L16 INT_L_X40Y111/LOGIC_OUTS_L0 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y111/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y110/INT_L.FAN_BOUNCE_S3_0->>IMUX_L14 INT_L_X40Y110/INT_L.FAN_BOUNCE_S3_0->>IMUX_L36 INT_L_X40Y110/INT_L.FAN_BOUNCE_S3_0->>IMUX_L6 INT_L_X40Y111/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X40Y111/INT_L.LOGIC_OUTS_L0->>FAN_ALT0 INT_L_X40Y111/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X40Y111/INT_L.LOGIC_OUTS_L0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/DataBuffer_reg_n_0_[5] - 
wires: CLBLL_L_X40Y110/CLBLL_IMUX1 CLBLL_L_X40Y110/CLBLL_IMUX16 CLBLL_L_X40Y110/CLBLL_IMUX9 CLBLL_L_X40Y110/CLBLL_LL_A3 CLBLL_L_X40Y110/CLBLL_L_A5 CLBLL_L_X40Y110/CLBLL_L_B3 CLBLL_L_X42Y110/CLBLL_IMUX7 CLBLL_L_X42Y110/CLBLL_LL_A1 CLBLL_L_X42Y110/CLBLL_NE2A3 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y107/CLBLM_L_BMUX CLBLM_R_X41Y110/CLBLM_NE2A3 INT_L_X40Y107/WR1END_S1_0 INT_L_X40Y108/NE2BEG3 INT_L_X40Y108/NN2BEG0 INT_L_X40Y108/NW2END3 INT_L_X40Y108/WR1END0 INT_L_X40Y109/NE2A3 INT_L_X40Y109/NN2A0 INT_L_X40Y109/NN2END_S2_0 INT_L_X40Y110/IMUX_L1 INT_L_X40Y110/IMUX_L16 INT_L_X40Y110/IMUX_L9 INT_L_X40Y110/NN2END0 INT_L_X42Y110/IMUX_L7 INT_L_X42Y110/NE2END3 INT_R_X41Y107/LOGIC_OUTS17 INT_R_X41Y107/NW2BEG3 INT_R_X41Y107/WR1BEG_S0 INT_R_X41Y108/NW2A3 INT_R_X41Y108/WR1BEG0 INT_R_X41Y109/NE2BEG3 INT_R_X41Y109/NE2END3 INT_R_X41Y110/NE2A3 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y108/INT_L.NW2END3->>NE2BEG3 INT_L_X40Y108/INT_L.WR1END0->>NN2BEG0 INT_L_X40Y110/INT_L.NN2END0->>IMUX_L1 INT_L_X40Y110/INT_L.NN2END0->>IMUX_L16 INT_L_X40Y110/INT_L.NN2END0->>IMUX_L9 INT_L_X42Y110/INT_L.NE2END3->>IMUX_L7 INT_R_X41Y107/INT_R.LOGIC_OUTS17->>NW2BEG3 INT_R_X41Y107/INT_R.LOGIC_OUTS17->>WR1BEG_S0 INT_R_X41Y109/INT_R.NE2END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/WB_block.vmemA_reg[8] - 
wires: CLBLL_L_X42Y102/CLBLL_IMUX20 CLBLL_L_X42Y102/CLBLL_IMUX44 CLBLL_L_X42Y102/CLBLL_LL_D4 CLBLL_L_X42Y102/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y102/CLBLL_L_C2 CLBLL_L_X42Y102/CLBLL_L_CQ INT_L_X42Y102/IMUX_L20 INT_L_X42Y102/IMUX_L44 INT_L_X42Y102/LOGIC_OUTS_L2 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y102/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X42Y102/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X42Y102/INT_L.LOGIC_OUTS_L2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/clut_offs[6] - 
wires: CLBLL_L_X42Y102/CLBLL_IMUX45 CLBLL_L_X42Y102/CLBLL_LL_D2 CLBLL_L_X42Y109/CLBLL_WL1END1 CLBLL_L_X42Y110/CLBLL_LL_C CLBLL_L_X42Y110/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y110/CLBLL_WL1END1 CLBLM_R_X41Y109/CLBLM_IMUX34 CLBLM_R_X41Y109/CLBLM_L_C6 CLBLM_R_X41Y109/CLBLM_WL1END1 CLBLM_R_X41Y110/CLBLM_IMUX26 CLBLM_R_X41Y110/CLBLM_IMUX34 CLBLM_R_X41Y110/CLBLM_L_B4 CLBLM_R_X41Y110/CLBLM_L_C6 CLBLM_R_X41Y110/CLBLM_WL1END1 INT_L_X42Y102/IMUX_L45 INT_L_X42Y102/SS2END2 INT_L_X42Y103/SS2A2 INT_L_X42Y104/SS2BEG2 INT_L_X42Y104/SS6END2 INT_L_X42Y105/SS6E2 INT_L_X42Y106/SS6D2 INT_L_X42Y107/SS6C2 INT_L_X42Y108/SS6B2 INT_L_X42Y109/SL1END2 INT_L_X42Y109/SS6A2 INT_L_X42Y109/WL1BEG1 INT_L_X42Y110/LOGIC_OUTS_L14 INT_L_X42Y110/SL1BEG2 INT_L_X42Y110/SS6BEG2 INT_L_X42Y110/WL1BEG1 INT_R_X41Y109/IMUX34 INT_R_X41Y109/WL1END1 INT_R_X41Y110/IMUX26 INT_R_X41Y110/IMUX34 INT_R_X41Y110/WL1END1 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X42Y110/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X42Y102/INT_L.SS2END2->>IMUX_L45 INT_L_X42Y104/INT_L.SS6END2->>SS2BEG2 INT_L_X42Y109/INT_L.SL1END2->>WL1BEG1 INT_L_X42Y110/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X42Y110/INT_L.LOGIC_OUTS_L14->>SS6BEG2 INT_L_X42Y110/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X41Y109/INT_R.WL1END1->>IMUX34 INT_R_X41Y110/INT_R.WL1END1->>IMUX26 INT_R_X41Y110/INT_R.WL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/p_2_in[6] - 
wires: CLBLL_L_X40Y111/CLBLL_IMUX23 CLBLL_L_X40Y111/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y111/CLBLL_L_BQ CLBLL_L_X40Y111/CLBLL_L_C3 CLBLL_L_X42Y110/CLBLL_EL1BEG3 CLBLL_L_X42Y110/CLBLL_IMUX22 CLBLL_L_X42Y110/CLBLL_LL_C3 CLBLM_R_X41Y110/CLBLM_EL1BEG3 CLBLM_R_X41Y111/CLBLM_IMUX16 CLBLM_R_X41Y111/CLBLM_IMUX23 CLBLM_R_X41Y111/CLBLM_L_B3 CLBLM_R_X41Y111/CLBLM_L_C3 INT_L_X40Y111/EL1BEG0 INT_L_X40Y111/EL1BEG3 INT_L_X40Y111/IMUX_L23 INT_L_X40Y111/LOGIC_OUTS_L1 INT_L_X40Y111/NL1BEG0 INT_L_X40Y111/NL1END_S3_0 INT_L_X40Y112/EL1BEG_N3 INT_L_X40Y112/NL1END0 INT_L_X42Y110/EL1END3 INT_L_X42Y110/IMUX_L22 INT_R_X41Y110/EL1BEG3 INT_R_X41Y110/EL1END_S3_0 INT_R_X41Y111/EL1BEG_N3 INT_R_X41Y111/EL1END0 INT_R_X41Y111/EL1END3 INT_R_X41Y111/IMUX16 INT_R_X41Y111/IMUX23 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y111/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X40Y111/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X40Y111/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X40Y111/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X40Y112/INT_L.NL1END0->>EL1BEG_N3 INT_L_X42Y110/INT_L.EL1END3->>IMUX_L22 INT_R_X41Y111/INT_R.EL1END0->>EL1BEG_N3 INT_R_X41Y111/INT_R.EL1END0->>IMUX16 INT_R_X41Y111/INT_R.EL1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/p_3_in[6] - 
wires: CLBLL_L_X40Y108/CLBLL_NE4BEG2 CLBLL_L_X40Y109/CLBLL_IMUX4 CLBLL_L_X40Y109/CLBLL_LL_A6 CLBLL_L_X40Y109/CLBLL_NE2A2 CLBLL_L_X42Y110/CLBLL_IMUX31 CLBLL_L_X42Y110/CLBLL_LL_C5 CLBLL_L_X42Y111/CLBLL_ER1BEG3 CLBLM_R_X39Y108/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y108/CLBLM_L_CQ CLBLM_R_X39Y108/CLBLM_NE4BEG2 CLBLM_R_X39Y109/CLBLM_NE2A2 CLBLM_R_X41Y111/CLBLM_ER1BEG3 CLBLM_R_X41Y111/CLBLM_IMUX13 CLBLM_R_X41Y111/CLBLM_IMUX9 CLBLM_R_X41Y111/CLBLM_L_A5 CLBLM_R_X41Y111/CLBLM_L_B6 INT_L_X40Y108/NE6A2 INT_L_X40Y109/IMUX_L4 INT_L_X40Y109/NE2END2 INT_L_X40Y109/NE6B2 INT_L_X40Y110/NE6C2 INT_L_X40Y111/NE6D2 INT_L_X40Y112/NE6E2 INT_L_X42Y110/IMUX_L31 INT_L_X42Y110/SL1END3 INT_L_X42Y111/ER1END3 INT_L_X42Y111/SL1BEG3 INT_L_X42Y112/ER1END_N3_3 INT_R_X39Y108/LOGIC_OUTS2 INT_R_X39Y108/NE2BEG2 INT_R_X39Y108/NE6BEG2 INT_R_X39Y109/NE2A2 INT_R_X41Y111/ER1BEG3 INT_R_X41Y111/FAN_ALT5 INT_R_X41Y111/FAN_BOUNCE5 INT_R_X41Y111/IMUX13 INT_R_X41Y111/IMUX9 INT_R_X41Y111/SL1END2 INT_R_X41Y112/NE6END2 INT_R_X41Y112/SL1BEG2 VBRK_X99Y113/VBRK_NE4BEG2 VBRK_X99Y114/VBRK_NE2A2 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X40Y109/INT_L.NE2END2->>IMUX_L4 INT_L_X42Y110/INT_L.SL1END3->>IMUX_L31 INT_L_X42Y111/INT_L.ER1END3->>SL1BEG3 INT_R_X39Y108/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y108/INT_R.LOGIC_OUTS2->>NE6BEG2 INT_R_X41Y111/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y111/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X41Y111/INT_R.SL1END2->>ER1BEG3 INT_R_X41Y111/INT_R.SL1END2->>FAN_ALT5 INT_R_X41Y111/INT_R.SL1END2->>IMUX13 INT_R_X41Y112/INT_R.NE6END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/p_0_in[6] - 
wires: CLBLL_L_X40Y110/CLBLL_LL_BQ CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y110/CLBLL_IMUX35 CLBLL_L_X42Y110/CLBLL_IMUX43 CLBLL_L_X42Y110/CLBLL_LL_C6 CLBLL_L_X42Y110/CLBLL_LL_D6 CLBLL_L_X42Y110/CLBLL_SE2A1 CLBLM_R_X41Y110/CLBLM_SE2A1 CLBLM_R_X41Y111/CLBLM_IMUX10 CLBLM_R_X41Y111/CLBLM_IMUX26 CLBLM_R_X41Y111/CLBLM_IMUX33 CLBLM_R_X41Y111/CLBLM_L_A4 CLBLM_R_X41Y111/CLBLM_L_B4 CLBLM_R_X41Y111/CLBLM_L_C1 INT_L_X40Y110/LOGIC_OUTS_L5 INT_L_X40Y110/NE2BEG1 INT_L_X40Y111/NE2A1 INT_L_X42Y110/IMUX_L35 INT_L_X42Y110/IMUX_L43 INT_L_X42Y110/SE2END1 INT_R_X41Y110/SE2A1 INT_R_X41Y111/IMUX10 INT_R_X41Y111/IMUX26 INT_R_X41Y111/IMUX33 INT_R_X41Y111/NE2END1 INT_R_X41Y111/SE2BEG1 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X40Y110/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_L_X42Y110/INT_L.SE2END1->>IMUX_L35 INT_L_X42Y110/INT_L.SE2END1->>IMUX_L43 INT_R_X41Y111/INT_R.NE2END1->>IMUX10 INT_R_X41Y111/INT_R.NE2END1->>IMUX26 INT_R_X41Y111/INT_R.NE2END1->>IMUX33 INT_R_X41Y111/INT_R.NE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/DataBuffer_reg_n_0_[6] - 
wires: CLBLL_L_X42Y110/CLBLL_ER1BEG0 CLBLL_L_X42Y110/CLBLL_IMUX27 CLBLL_L_X42Y110/CLBLL_IMUX32 CLBLL_L_X42Y110/CLBLL_LL_B4 CLBLL_L_X42Y110/CLBLL_LL_C1 CLBLL_L_X42Y111/CLBLL_WR1END1 CLBLM_R_X41Y109/CLBLM_IMUX9 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y109/CLBLM_L_A5 CLBLM_R_X41Y109/CLBLM_L_DQ CLBLM_R_X41Y110/CLBLM_ER1BEG0 CLBLM_R_X41Y111/CLBLM_IMUX3 CLBLM_R_X41Y111/CLBLM_L_A2 CLBLM_R_X41Y111/CLBLM_WR1END1 INT_L_X42Y110/BYP_ALT1 INT_L_X42Y110/BYP_BOUNCE1 INT_L_X42Y110/ER1END0 INT_L_X42Y110/IMUX_L27 INT_L_X42Y110/IMUX_L32 INT_L_X42Y110/NR1BEG0 INT_L_X42Y111/NR1END0 INT_L_X42Y111/WR1BEG1 INT_R_X41Y109/ER1BEG_S0 INT_R_X41Y109/IMUX9 INT_R_X41Y109/LOGIC_OUTS3 INT_R_X41Y109/SR1BEG_S0 INT_R_X41Y110/ER1BEG0 INT_R_X41Y111/IMUX3 INT_R_X41Y111/WR1END1 
pips: CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X42Y110/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X42Y110/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X42Y110/INT_L.ER1END0->>BYP_ALT1 INT_L_X42Y110/INT_L.ER1END0->>IMUX_L32 INT_L_X42Y110/INT_L.ER1END0->>NR1BEG0 INT_L_X42Y111/INT_L.NR1END0->>WR1BEG1 INT_R_X41Y109/INT_R.LOGIC_OUTS3->>ER1BEG_S0 INT_R_X41Y109/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X41Y109/INT_R.SR1BEG_S0->>IMUX9 INT_R_X41Y111/INT_R.WR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/WB_block.vmemA_reg[9] - 
wires: CLBLL_L_X42Y102/CLBLL_IMUX39 CLBLL_L_X42Y102/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y102/CLBLL_L_D3 CLBLL_L_X42Y102/CLBLL_L_DQ CLBLL_L_X42Y107/CLBLL_IMUX47 CLBLL_L_X42Y107/CLBLL_LL_D5 INT_L_X42Y102/IMUX_L39 INT_L_X42Y102/LOGIC_OUTS_L3 INT_L_X42Y102/NN6BEG3 INT_L_X42Y103/NN6A3 INT_L_X42Y104/NN6B3 INT_L_X42Y105/NN6C3 INT_L_X42Y106/NN6D3 INT_L_X42Y107/IMUX_L47 INT_L_X42Y107/NN6E3 INT_L_X42Y107/SR1END3 INT_L_X42Y108/NN6END3 INT_L_X42Y108/SR1BEG3 INT_L_X42Y108/SR1END_N3_3 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y102/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 INT_L_X42Y102/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X42Y102/INT_L.LOGIC_OUTS_L3->>NN6BEG3 INT_L_X42Y107/INT_L.SR1END3->>IMUX_L47 INT_L_X42Y108/INT_L.NN6END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u2/clut_offs[7] - 
wires: CLBLL_L_X40Y111/CLBLL_EL1BEG0 CLBLL_L_X40Y111/CLBLL_IMUX24 CLBLL_L_X40Y111/CLBLL_LL_B5 CLBLL_L_X40Y111/CLBLL_SE4BEG1 CLBLL_L_X42Y107/CLBLL_EL1BEG0 CLBLL_L_X42Y107/CLBLL_IMUX40 CLBLL_L_X42Y107/CLBLL_LL_D1 CLBLM_R_X39Y111/CLBLM_EL1BEG0 CLBLM_R_X39Y111/CLBLM_IMUX42 CLBLM_R_X39Y111/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y111/CLBLM_L_B CLBLM_R_X39Y111/CLBLM_L_D6 CLBLM_R_X39Y111/CLBLM_SE4BEG1 CLBLM_R_X39Y112/CLBLM_IMUX34 CLBLM_R_X39Y112/CLBLM_L_C6 CLBLM_R_X41Y107/CLBLM_EL1BEG0 INT_L_X40Y107/SE6E1 INT_L_X40Y108/SE6D1 INT_L_X40Y109/SE6C1 INT_L_X40Y110/EL1END_S3_0 INT_L_X40Y110/SE6B1 INT_L_X40Y111/EL1END0 INT_L_X40Y111/IMUX_L24 INT_L_X40Y111/SE6A1 INT_L_X42Y106/EL1END_S3_0 INT_L_X42Y107/EL1END0 INT_L_X42Y107/IMUX_L40 INT_R_X39Y111/EL1BEG0 INT_R_X39Y111/IMUX42 INT_R_X39Y111/LOGIC_OUTS9 INT_R_X39Y111/NR1BEG1 INT_R_X39Y111/SE6BEG1 INT_R_X39Y112/IMUX34 INT_R_X39Y112/NR1END1 INT_R_X41Y107/EL1BEG0 INT_R_X41Y107/SE6END1 VBRK_X99Y116/VBRK_EL1BEG0 VBRK_X99Y116/VBRK_SE4BEG1 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X39Y111/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X40Y111/INT_L.EL1END0->>IMUX_L24 INT_L_X42Y107/INT_L.EL1END0->>IMUX_L40 INT_R_X39Y111/INT_R.LOGIC_OUTS9->>EL1BEG0 INT_R_X39Y111/INT_R.LOGIC_OUTS9->>IMUX42 INT_R_X39Y111/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X39Y111/INT_R.LOGIC_OUTS9->>SE6BEG1 INT_R_X39Y112/INT_R.NR1END1->>IMUX34 INT_R_X41Y107/INT_R.SE6END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/p_2_in[7] - 
wires: CLBLM_R_X39Y108/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y108/CLBLM_L_AMUX CLBLM_R_X39Y111/CLBLM_IMUX23 CLBLM_R_X39Y111/CLBLM_IMUX26 CLBLM_R_X39Y111/CLBLM_L_B4 CLBLM_R_X39Y111/CLBLM_L_C3 CLBLM_R_X39Y112/CLBLM_IMUX13 CLBLM_R_X39Y112/CLBLM_IMUX36 CLBLM_R_X39Y112/CLBLM_L_B6 CLBLM_R_X39Y112/CLBLM_L_D2 INT_L_X38Y108/NN2BEG3 INT_L_X38Y108/WR1END3 INT_L_X38Y109/NN2A3 INT_L_X38Y110/NE2BEG3 INT_L_X38Y110/NL1BEG2 INT_L_X38Y110/NN2END3 INT_L_X38Y111/EL1BEG1 INT_L_X38Y111/NE2A3 INT_L_X38Y111/NE2BEG2 INT_L_X38Y111/NL1END2 INT_L_X38Y112/NE2A2 INT_R_X39Y108/LOGIC_OUTS16 INT_R_X39Y108/WR1BEG3 INT_R_X39Y111/EL1END1 INT_R_X39Y111/IMUX23 INT_R_X39Y111/IMUX26 INT_R_X39Y111/NE2END3 INT_R_X39Y112/IMUX13 INT_R_X39Y112/IMUX36 INT_R_X39Y112/NE2END2 
pips: CLBLM_R_X39Y108/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X38Y108/INT_L.WR1END3->>NN2BEG3 INT_L_X38Y110/INT_L.NN2END3->>NE2BEG3 INT_L_X38Y110/INT_L.NN2END3->>NL1BEG2 INT_L_X38Y111/INT_L.NL1END2->>EL1BEG1 INT_L_X38Y111/INT_L.NL1END2->>NE2BEG2 INT_R_X39Y108/INT_R.LOGIC_OUTS16->>WR1BEG3 INT_R_X39Y111/INT_R.EL1END1->>IMUX26 INT_R_X39Y111/INT_R.NE2END3->>IMUX23 INT_R_X39Y112/INT_R.NE2END2->>IMUX13 INT_R_X39Y112/INT_R.NE2END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/p_3_in[7] - 
wires: CLBLM_R_X39Y108/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y108/CLBLM_L_DQ CLBLM_R_X39Y110/CLBLM_IMUX37 CLBLM_R_X39Y110/CLBLM_L_D4 CLBLM_R_X39Y111/CLBLM_IMUX14 CLBLM_R_X39Y111/CLBLM_IMUX6 CLBLM_R_X39Y111/CLBLM_L_A1 CLBLM_R_X39Y111/CLBLM_L_B1 CLBLM_R_X39Y112/CLBLM_IMUX14 CLBLM_R_X39Y112/CLBLM_L_B1 INT_L_X38Y109/NE2BEG3 INT_L_X38Y109/NW2END3 INT_L_X38Y110/NE2A3 INT_R_X39Y108/LOGIC_OUTS3 INT_R_X39Y108/NW2BEG3 INT_R_X39Y109/NW2A3 INT_R_X39Y110/IMUX37 INT_R_X39Y110/NE2END3 INT_R_X39Y110/NN2BEG3 INT_R_X39Y110/NR1BEG3 INT_R_X39Y111/IMUX14 INT_R_X39Y111/IMUX6 INT_R_X39Y111/NN2A3 INT_R_X39Y111/NR1END3 INT_R_X39Y112/IMUX14 INT_R_X39Y112/NN2END3 
pips: CLBLM_R_X39Y108/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X38Y109/INT_L.NW2END3->>NE2BEG3 INT_R_X39Y108/INT_R.LOGIC_OUTS3->>NW2BEG3 INT_R_X39Y110/INT_R.NE2END3->>IMUX37 INT_R_X39Y110/INT_R.NE2END3->>NN2BEG3 INT_R_X39Y110/INT_R.NE2END3->>NR1BEG3 INT_R_X39Y111/INT_R.NR1END3->>IMUX14 INT_R_X39Y111/INT_R.NR1END3->>IMUX6 INT_R_X39Y112/INT_R.NN2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/p_0_in[7] - 
wires: CLBLL_L_X40Y109/CLBLL_IMUX15 CLBLL_L_X40Y109/CLBLL_LL_B1 CLBLL_L_X40Y110/CLBLL_LL_CQ CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y111/CLBLL_NW2A2 CLBLL_L_X40Y112/CLBLL_WR1END3 CLBLM_R_X39Y111/CLBLM_IMUX19 CLBLM_R_X39Y111/CLBLM_IMUX3 CLBLM_R_X39Y111/CLBLM_L_A2 CLBLM_R_X39Y111/CLBLM_L_B2 CLBLM_R_X39Y111/CLBLM_NW2A2 CLBLM_R_X39Y112/CLBLM_IMUX26 CLBLM_R_X39Y112/CLBLM_IMUX46 CLBLM_R_X39Y112/CLBLM_L_B4 CLBLM_R_X39Y112/CLBLM_L_D5 CLBLM_R_X39Y112/CLBLM_WR1END3 INT_L_X40Y109/IMUX_L15 INT_L_X40Y109/SR1END3 INT_L_X40Y110/LOGIC_OUTS_L6 INT_L_X40Y110/NN2BEG2 INT_L_X40Y110/NW2BEG2 INT_L_X40Y110/SR1BEG3 INT_L_X40Y110/SR1END_N3_3 INT_L_X40Y111/NN2A2 INT_L_X40Y111/NW2A2 INT_L_X40Y112/NN2END2 INT_L_X40Y112/WR1BEG3 INT_R_X39Y111/IMUX19 INT_R_X39Y111/IMUX3 INT_R_X39Y111/NW2END2 INT_R_X39Y112/FAN_ALT1 INT_R_X39Y112/FAN_BOUNCE1 INT_R_X39Y112/IMUX26 INT_R_X39Y112/IMUX46 INT_R_X39Y112/WR1END3 VBRK_X99Y116/VBRK_NW2A2 VBRK_X99Y117/VBRK_WR1END3 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y110/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X40Y109/INT_L.SR1END3->>IMUX_L15 INT_L_X40Y110/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y110/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_L_X40Y110/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y112/INT_L.NN2END2->>WR1BEG3 INT_R_X39Y111/INT_R.NW2END2->>IMUX19 INT_R_X39Y111/INT_R.NW2END2->>IMUX3 INT_R_X39Y112/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y112/INT_R.FAN_BOUNCE1->>IMUX26 INT_R_X39Y112/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y112/INT_R.WR1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/DataBuffer_reg_n_0_[7] - 
wires: CLBLL_L_X40Y108/CLBLL_IMUX7 CLBLL_L_X40Y108/CLBLL_LL_A1 CLBLL_L_X40Y109/CLBLL_SW2A3 CLBLL_L_X40Y110/CLBLL_LL_BMUX CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y111/CLBLL_WR1END0 CLBLM_R_X39Y109/CLBLM_IMUX9 CLBLM_R_X39Y109/CLBLM_L_A5 CLBLM_R_X39Y109/CLBLM_SW2A3 CLBLM_R_X39Y111/CLBLM_IMUX16 CLBLM_R_X39Y111/CLBLM_IMUX9 CLBLM_R_X39Y111/CLBLM_L_A5 CLBLM_R_X39Y111/CLBLM_L_B3 CLBLM_R_X39Y111/CLBLM_WR1END0 INT_L_X40Y108/IMUX_L7 INT_L_X40Y108/SS2END3 INT_L_X40Y109/SS2A3 INT_L_X40Y109/SS2END_N0_3 INT_L_X40Y109/SW2A3 INT_L_X40Y110/LOGIC_OUTS_L21 INT_L_X40Y110/SS2BEG3 INT_L_X40Y110/SW2BEG3 INT_L_X40Y110/WR1BEG_S0 INT_L_X40Y111/WR1BEG0 INT_R_X39Y109/IMUX9 INT_R_X39Y109/SR1BEG_S0 INT_R_X39Y109/SW2END3 INT_R_X39Y110/SW2END_N0_3 INT_R_X39Y110/WR1END_S1_0 INT_R_X39Y111/IMUX16 INT_R_X39Y111/IMUX9 INT_R_X39Y111/WR1END0 VBRK_X99Y114/VBRK_SW2A3 VBRK_X99Y116/VBRK_WR1END0 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y110/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X40Y108/INT_L.SS2END3->>IMUX_L7 INT_L_X40Y110/INT_L.LOGIC_OUTS_L21->>SS2BEG3 INT_L_X40Y110/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_L_X40Y110/INT_L.LOGIC_OUTS_L21->>WR1BEG_S0 INT_R_X39Y109/INT_R.SR1BEG_S0->>IMUX9 INT_R_X39Y109/INT_R.SW2END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.WR1END0->>IMUX16 INT_R_X39Y111/INT_R.WR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

BLANK_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl_bl - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_WW4C0 BRAM_L_X38Y100/BRAM_WW4C0_0 BRKH_INT_X36Y99/BRKH_INT_WW4END_S0_0 CLBLL_L_X40Y100/CLBLL_LL_AQ CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y100/CLBLL_WW4A0 CLBLL_L_X42Y104/CLBLL_NE4C0 CLBLL_L_X42Y104/CLBLL_WR1END1 CLBLM_L_X36Y99/CLBLM_IMUX10 CLBLM_L_X36Y99/CLBLM_L_A4 CLBLM_R_X37Y100/CLBLM_WW4C0 CLBLM_R_X39Y100/CLBLM_WW4A0 CLBLM_R_X41Y104/CLBLM_IMUX25 CLBLM_R_X41Y104/CLBLM_L_B5 CLBLM_R_X41Y104/CLBLM_NE4C0 CLBLM_R_X41Y104/CLBLM_WR1END1 INT_L_X36Y100/WW4END0 INT_L_X36Y99/IMUX_L10 INT_L_X36Y99/SR1BEG_S0 INT_L_X36Y99/WW4END_S0_0 INT_L_X38Y100/WW4B0 INT_L_X40Y100/LOGIC_OUTS_L4 INT_L_X40Y100/NE6BEG0 INT_L_X40Y100/WW4BEG0 INT_L_X42Y104/NE6END0 INT_L_X42Y104/WR1BEG1 INT_R_X37Y100/WW4C0 INT_R_X39Y100/WW4A0 INT_R_X41Y100/NE6A0 INT_R_X41Y101/NE6B0 INT_R_X41Y102/NE6C0 INT_R_X41Y103/NE6D0 INT_R_X41Y104/IMUX25 INT_R_X41Y104/NE6E0 INT_R_X41Y104/WR1END1 VBRK_X99Y105/VBRK_WW4A0 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X36Y99/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X36Y99/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X36Y99/INT_L.WW4END_S0_0->>SR1BEG_S0 INT_L_X40Y100/INT_L.LOGIC_OUTS_L4->>NE6BEG0 INT_L_X40Y100/INT_L.LOGIC_OUTS_L4->>WW4BEG0 INT_L_X42Y104/INT_L.NE6END0->>WR1BEG1 INT_R_X41Y104/INT_R.WR1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/Gate - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_WW2END1 BRAM_L_X38Y100/BRAM_WW2END1_1 BRKH_INT_X37Y99/BRKH_INT_SW2A2 CLBLM_L_X36Y99/CLBLM_IMUX6 CLBLM_L_X36Y99/CLBLM_L_A1 CLBLM_R_X37Y101/CLBLM_IMUX43 CLBLM_R_X37Y101/CLBLM_M_D6 CLBLM_R_X37Y101/CLBLM_WW2END1 CLBLM_R_X39Y101/CLBLM_IMUX18 CLBLM_R_X39Y101/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y101/CLBLM_M_B2 CLBLM_R_X39Y101/CLBLM_M_BQ INT_L_X36Y99/IMUX_L6 INT_L_X36Y99/SW2END2 INT_L_X38Y101/WW2A1 INT_R_X37Y100/SR1END2 INT_R_X37Y100/SW2BEG2 INT_R_X37Y101/IMUX43 INT_R_X37Y101/SR1BEG2 INT_R_X37Y101/WW2END1 INT_R_X37Y99/SW2A2 INT_R_X39Y101/IMUX18 INT_R_X39Y101/LOGIC_OUTS5 INT_R_X39Y101/WW2BEG1 
pips: CLBLM_L_X36Y99/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X39Y101/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y101/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X36Y99/INT_L.SW2END2->>IMUX_L6 INT_R_X37Y100/INT_R.SR1END2->>SW2BEG2 INT_R_X37Y101/INT_R.WW2END1->>IMUX43 INT_R_X37Y101/INT_R.WW2END1->>SR1BEG2 INT_R_X39Y101/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X39Y101/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u3/tblk.vtgen/Vgate - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_WL1END2 BRAM_L_X38Y100/BRAM_WL1END2_1 BRKH_INT_X36Y99/BRKH_INT_SE2A2 CLBLM_L_X36Y99/CLBLM_IMUX3 CLBLM_L_X36Y99/CLBLM_L_A2 CLBLM_R_X37Y101/CLBLM_IMUX44 CLBLM_R_X37Y101/CLBLM_M_D4 CLBLM_R_X37Y101/CLBLM_WL1END2 CLBLM_R_X39Y101/CLBLM_IMUX1 CLBLM_R_X39Y101/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y101/CLBLM_M_A3 CLBLM_R_X39Y101/CLBLM_M_AQ INT_L_X36Y100/SE2BEG2 INT_L_X36Y100/SW2END2 INT_L_X36Y99/IMUX_L3 INT_L_X36Y99/SE2A2 INT_L_X36Y99/WL1END1 INT_L_X38Y101/NW2END_S0_0 INT_L_X38Y101/WL1BEG2 INT_L_X38Y102/NW2END0 INT_R_X37Y100/SW2A2 INT_R_X37Y101/IMUX44 INT_R_X37Y101/SW2BEG2 INT_R_X37Y101/WL1END2 INT_R_X37Y99/SE2END2 INT_R_X37Y99/WL1BEG1 INT_R_X39Y101/IMUX1 INT_R_X39Y101/LOGIC_OUTS4 INT_R_X39Y101/NW2BEG0 INT_R_X39Y102/NW2A0 
pips: CLBLM_L_X36Y99/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y101/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y101/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y100/INT_L.SW2END2->>SE2BEG2 INT_L_X36Y99/INT_L.WL1END1->>IMUX_L3 INT_L_X38Y101/INT_L.NW2END_S0_0->>WL1BEG2 INT_R_X37Y101/INT_R.WL1END2->>IMUX44 INT_R_X37Y101/INT_R.WL1END2->>SW2BEG2 INT_R_X37Y99/INT_R.SE2END2->>WL1BEG1 INT_R_X39Y101/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X39Y101/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

CBAR[31]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_NE2A2 BRAM_L_X44Y100/BRAM_WW2END1_4 BRAM_L_X44Y105/BRAM_NE2A2_2 BRKH_INT_X45Y99/BRKH_INT_SE2A0 BRKH_INT_X46Y99/BRKH_INT_NN6BEG0 CLBLL_R_X45Y100/CLBLL_LL_A CLBLL_R_X45Y100/CLBLL_LOGIC_OUTS12 CLBLL_R_X45Y104/CLBLL_FAN6 CLBLL_R_X45Y104/CLBLL_L_CE CLBLL_R_X45Y105/CLBLL_FAN6 CLBLL_R_X45Y105/CLBLL_L_CE CLBLL_R_X45Y105/CLBLL_WR1END1 CLBLL_R_X45Y108/CLBLL_FAN6 CLBLL_R_X45Y108/CLBLL_L_CE CLBLL_R_X45Y99/CLBLL_SE2A0 CLBLM_L_X46Y105/CLBLM_WR1END1 CLBLM_L_X46Y99/CLBLM_SE2A0 CLBLM_R_X43Y104/CLBLM_FAN6 CLBLM_R_X43Y104/CLBLM_L_CE CLBLM_R_X43Y104/CLBLM_WW2END1 CLBLM_R_X43Y106/CLBLM_FAN7 CLBLM_R_X43Y106/CLBLM_M_CE CLBLM_R_X43Y107/CLBLM_NE2A2 INT_L_X44Y104/WW2A1 INT_L_X44Y107/NE2END2 INT_L_X44Y107/NR1BEG2 INT_L_X44Y108/EL1BEG1 INT_L_X44Y108/NR1END2 INT_L_X46Y100/NN6A0 INT_L_X46Y101/NN6B0 INT_L_X46Y102/NN6C0 INT_L_X46Y103/NN6D0 INT_L_X46Y104/NN6E0 INT_L_X46Y104/NN6END_S1_0 INT_L_X46Y105/NN6END0 INT_L_X46Y105/WR1BEG1 INT_L_X46Y99/NN6BEG0 INT_L_X46Y99/SE2END0 INT_R_X43Y104/FAN6 INT_R_X43Y104/FAN_ALT6 INT_R_X43Y104/NN2BEG2 INT_R_X43Y104/WW2END1 INT_R_X43Y105/NN2A2 INT_R_X43Y106/FAN7 INT_R_X43Y106/FAN_ALT7 INT_R_X43Y106/NE2BEG2 INT_R_X43Y106/NN2END2 INT_R_X43Y107/NE2A2 INT_R_X45Y100/LOGIC_OUTS12 INT_R_X45Y100/SE2BEG0 INT_R_X45Y104/FAN6 INT_R_X45Y104/FAN_ALT6 INT_R_X45Y104/SR1END1 INT_R_X45Y104/WW2BEG1 INT_R_X45Y105/FAN6 INT_R_X45Y105/FAN_ALT6 INT_R_X45Y105/SR1BEG1 INT_R_X45Y105/WR1END1 INT_R_X45Y108/EL1END1 INT_R_X45Y108/FAN6 INT_R_X45Y108/FAN_ALT6 INT_R_X45Y99/SE2A0 VBRK_X113Y103/VBRK_SE2A0 VBRK_X113Y110/VBRK_WR1END1 
pips: CLBLL_R_X45Y100/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X45Y104/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y105/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y108/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X43Y104/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y106/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X44Y107/INT_L.NE2END2->>NR1BEG2 INT_L_X44Y108/INT_L.NR1END2->>EL1BEG1 INT_L_X46Y105/INT_L.NN6END0->>WR1BEG1 INT_L_X46Y99/INT_L.SE2END0->>NN6BEG0 INT_R_X43Y104/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y104/INT_R.WW2END1->>FAN_ALT6 INT_R_X43Y104/INT_R.WW2END1->>NN2BEG2 INT_R_X43Y106/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y106/INT_R.NN2END2->>FAN_ALT7 INT_R_X43Y106/INT_R.NN2END2->>NE2BEG2 INT_R_X45Y100/INT_R.LOGIC_OUTS12->>SE2BEG0 INT_R_X45Y104/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y104/INT_R.SR1END1->>FAN_ALT6 INT_R_X45Y104/INT_R.SR1END1->>WW2BEG1 INT_R_X45Y105/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y105/INT_R.WR1END1->>FAN_ALT6 INT_R_X45Y105/INT_R.WR1END1->>SR1BEG1 INT_R_X45Y108/INT_R.EL1END1->>FAN_ALT6 INT_R_X45Y108/INT_R.FAN_ALT6->>FAN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

ctrl[31]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y98/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_EE2BEG1 BRAM_L_X44Y95/BRAM_EE2BEG1_3 BRAM_L_X44Y95/BRAM_EE2BEG1_4 BRKH_INT_X42Y99/BRKH_INT_WR1END_S1_0 BRKH_INT_X43Y99/BRKH_INT_WR1BEG_S0 BRKH_INT_X45Y99/BRKH_INT_NN2A1 CLBLL_L_X40Y98/CLBLL_LOGIC_OUTS8 CLBLL_L_X40Y98/CLBLL_L_A CLBLL_L_X42Y100/CLBLL_IMUX32 CLBLL_L_X42Y100/CLBLL_LL_C1 CLBLL_L_X42Y98/CLBLL_ER1BEG0 CLBLL_L_X42Y99/CLBLL_IMUX10 CLBLL_L_X42Y99/CLBLL_IMUX8 CLBLL_L_X42Y99/CLBLL_LL_A5 CLBLL_L_X42Y99/CLBLL_L_A4 CLBLL_R_X45Y100/CLBLL_IMUX11 CLBLL_R_X45Y100/CLBLL_LL_A4 CLBLL_R_X45Y98/CLBLL_IMUX11 CLBLL_R_X45Y98/CLBLL_IMUX27 CLBLL_R_X45Y98/CLBLL_LL_A4 CLBLL_R_X45Y98/CLBLL_LL_B4 CLBLL_R_X45Y99/CLBLL_IMUX34 CLBLL_R_X45Y99/CLBLL_IMUX42 CLBLL_R_X45Y99/CLBLL_L_C6 CLBLL_R_X45Y99/CLBLL_L_D6 CLBLM_R_X41Y97/CLBLM_IMUX15 CLBLM_R_X41Y97/CLBLM_IMUX7 CLBLM_R_X41Y97/CLBLM_M_A1 CLBLM_R_X41Y97/CLBLM_M_B1 CLBLM_R_X41Y98/CLBLM_ER1BEG0 CLBLM_R_X43Y98/CLBLM_EE2BEG1 CLBLM_R_X43Y98/CLBLM_IMUX22 CLBLM_R_X43Y98/CLBLM_IMUX27 CLBLM_R_X43Y98/CLBLM_M_B4 CLBLM_R_X43Y98/CLBLM_M_C3 CLBLM_R_X43Y99/CLBLM_EE2BEG1 INT_L_X40Y97/EL1BEG3 INT_L_X40Y98/EL1BEG_N3 INT_L_X40Y98/LOGIC_OUTS_L8 INT_L_X42Y100/IMUX_L32 INT_L_X42Y100/WR1END0 INT_L_X42Y97/EL1BEG3 INT_L_X42Y98/EL1BEG_N3 INT_L_X42Y98/ER1BEG1 INT_L_X42Y98/ER1END0 INT_L_X42Y98/NR1BEG0 INT_L_X42Y99/IMUX_L10 INT_L_X42Y99/IMUX_L8 INT_L_X42Y99/NR1END0 INT_L_X42Y99/SR1BEG_S0 INT_L_X42Y99/WR1END_S1_0 INT_L_X44Y98/EE2A1 INT_L_X44Y99/EE2A1 INT_R_X41Y97/EL1END3 INT_R_X41Y97/ER1BEG_S0 INT_R_X41Y97/IMUX15 INT_R_X41Y97/IMUX7 INT_R_X41Y98/ER1BEG0 INT_R_X43Y100/WR1BEG0 INT_R_X43Y97/EL1END3 INT_R_X43Y97/NR1BEG3 INT_R_X43Y98/EE2BEG1 INT_R_X43Y98/ER1END1 INT_R_X43Y98/IMUX22 INT_R_X43Y98/IMUX27 INT_R_X43Y98/NR1BEG1 INT_R_X43Y98/NR1BEG3 INT_R_X43Y98/NR1END3 INT_R_X43Y99/EE2BEG1 INT_R_X43Y99/NR1END1 INT_R_X43Y99/NR1END3 INT_R_X43Y99/WR1BEG_S0 INT_R_X45Y100/IMUX11 INT_R_X45Y100/NN2END1 INT_R_X45Y98/EE2END1 INT_R_X45Y98/IMUX11 INT_R_X45Y98/IMUX27 INT_R_X45Y98/NN2BEG1 INT_R_X45Y99/EE2END1 INT_R_X45Y99/IMUX34 INT_R_X45Y99/IMUX42 INT_R_X45Y99/NN2A1 
pips: CLBLL_L_X40Y98/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y100/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y98/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y98/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y98/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y98/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X40Y98/INT_L.LOGIC_OUTS_L8->>EL1BEG_N3 INT_L_X42Y100/INT_L.WR1END0->>IMUX_L32 INT_L_X42Y98/INT_L.ER1END0->>EL1BEG_N3 INT_L_X42Y98/INT_L.ER1END0->>ER1BEG1 INT_L_X42Y98/INT_L.ER1END0->>NR1BEG0 INT_L_X42Y99/INT_L.NR1END0->>IMUX_L8 INT_L_X42Y99/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X42Y99/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X41Y97/INT_R.EL1END3->>ER1BEG_S0 INT_R_X41Y97/INT_R.EL1END3->>IMUX15 INT_R_X41Y97/INT_R.EL1END3->>IMUX7 INT_R_X43Y97/INT_R.EL1END3->>NR1BEG3 INT_R_X43Y98/INT_R.ER1END1->>EE2BEG1 INT_R_X43Y98/INT_R.ER1END1->>IMUX27 INT_R_X43Y98/INT_R.ER1END1->>NR1BEG1 INT_R_X43Y98/INT_R.NR1END3->>IMUX22 INT_R_X43Y98/INT_R.NR1END3->>NR1BEG3 INT_R_X43Y99/INT_R.NR1END1->>EE2BEG1 INT_R_X43Y99/INT_R.NR1END3->>WR1BEG_S0 INT_R_X45Y100/INT_R.NN2END1->>IMUX11 INT_R_X45Y98/INT_R.EE2END1->>IMUX11 INT_R_X45Y98/INT_R.EE2END1->>IMUX27 INT_R_X45Y98/INT_R.EE2END1->>NN2BEG1 INT_R_X45Y99/INT_R.EE2END1->>IMUX34 INT_R_X45Y99/INT_R.EE2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

icsync - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl_csl - 
wires: BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_WW2END2 BRAM_L_X44Y100/BRAM_WW2END2_2 CLBLL_R_X45Y102/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y102/CLBLL_L_CQ CLBLM_R_X43Y102/CLBLM_WW2END2 CLBLM_R_X43Y104/CLBLM_IMUX15 CLBLM_R_X43Y104/CLBLM_IMUX22 CLBLM_R_X43Y104/CLBLM_M_B1 CLBLM_R_X43Y104/CLBLM_M_C3 INT_L_X44Y102/WW2A2 INT_R_X43Y102/NN2BEG3 INT_R_X43Y102/WW2END2 INT_R_X43Y103/NN2A3 INT_R_X43Y104/IMUX15 INT_R_X43Y104/IMUX22 INT_R_X43Y104/NN2END3 INT_R_X45Y102/LOGIC_OUTS2 INT_R_X45Y102/WW2BEG2 
pips: CLBLL_R_X45Y102/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X43Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X43Y102/INT_R.WW2END2->>NN2BEG3 INT_R_X43Y104/INT_R.NN2END3->>IMUX15 INT_R_X43Y104/INT_R.NN2END3->>IMUX22 INT_R_X45Y102/INT_R.LOGIC_OUTS2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/iVsync - 
wires: BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_WW4END1 BRAM_L_X44Y100/BRAM_WW4END1_4 CLBLL_R_X45Y104/CLBLL_WW4B1 CLBLM_L_X46Y104/CLBLM_WW4B1 CLBLM_R_X43Y104/CLBLM_IMUX32 CLBLM_R_X43Y104/CLBLM_M_C1 CLBLM_R_X43Y104/CLBLM_WW4END1 CLBLM_R_X47Y104/CLBLM_IMUX18 CLBLM_R_X47Y104/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y104/CLBLM_M_B2 CLBLM_R_X47Y104/CLBLM_M_BQ INT_L_X44Y104/WW4C1 INT_L_X46Y104/WW4A1 INT_R_X43Y104/GFAN0 INT_R_X43Y104/IMUX32 INT_R_X43Y104/WW4END1 INT_R_X45Y104/WW4B1 INT_R_X47Y104/IMUX18 INT_R_X47Y104/LOGIC_OUTS5 INT_R_X47Y104/WW4BEG1 VBRK_X113Y109/VBRK_WW4B1 
pips: CLBLM_R_X43Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y104/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X43Y104/INT_R.GFAN0->>IMUX32 INT_R_X43Y104/INT_R.WW4END1->>GFAN0 INT_R_X47Y104/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X47Y104/INT_R.LOGIC_OUTS5->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/iHsync - 
wires: BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_WW4END0 BRAM_L_X44Y100/BRAM_WW4END0_4 CLBLL_R_X45Y104/CLBLL_WW4B0 CLBLM_L_X46Y104/CLBLM_WW4B0 CLBLM_R_X43Y104/CLBLM_IMUX29 CLBLM_R_X43Y104/CLBLM_IMUX45 CLBLM_R_X43Y104/CLBLM_M_C2 CLBLM_R_X43Y104/CLBLM_M_D2 CLBLM_R_X43Y104/CLBLM_WW4END0 CLBLM_R_X47Y104/CLBLM_IMUX1 CLBLM_R_X47Y104/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y104/CLBLM_M_A3 CLBLM_R_X47Y104/CLBLM_M_AQ INT_L_X44Y104/WW4C0 INT_L_X46Y104/WW4A0 INT_R_X43Y103/WW4END_S0_0 INT_R_X43Y104/IMUX29 INT_R_X43Y104/IMUX45 INT_R_X43Y104/NL1BEG_N3 INT_R_X43Y104/WW4END0 INT_R_X45Y104/WW4B0 INT_R_X47Y104/IMUX1 INT_R_X47Y104/LOGIC_OUTS4 INT_R_X47Y104/WW4BEG0 VBRK_X113Y109/VBRK_WW4B0 
pips: CLBLM_R_X43Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y104/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y104/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y104/INT_R.NL1BEG_N3->>IMUX29 INT_R_X43Y104/INT_R.NL1BEG_N3->>IMUX45 INT_R_X43Y104/INT_R.WW4END0->>NL1BEG_N3 INT_R_X47Y104/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X47Y104/INT_R.LOGIC_OUTS4->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

FSM_sequential_statemachine.c_state[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_statemachine.c_state[0]_i_2_n_0 - 
wires: CLBLL_L_X40Y104/CLBLL_IMUX5 CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y104/CLBLL_L_A6 CLBLL_L_X40Y104/CLBLL_L_C INT_L_X40Y104/IMUX_L5 INT_L_X40Y104/LOGIC_OUTS_L10 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y104/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X40Y104/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_statemachine.c_state[0]_i_3_n_0 - 
wires: CLBLL_L_X40Y104/CLBLL_IMUX9 CLBLL_L_X40Y104/CLBLL_LL_D CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y104/CLBLL_L_A5 INT_L_X40Y104/IMUX_L9 INT_L_X40Y104/LOGIC_OUTS_L15 INT_L_X40Y104/SR1BEG_S0 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y104/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X40Y104/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X40Y104/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl_pc - 
wires: CLBLL_L_X40Y104/CLBLL_IMUX3 CLBLL_L_X40Y104/CLBLL_L_A2 CLBLL_L_X42Y103/CLBLL_IMUX18 CLBLL_L_X42Y103/CLBLL_LL_B2 CLBLL_L_X42Y103/CLBLL_NE2A1 CLBLL_L_X42Y103/CLBLL_WR1END2 CLBLM_R_X41Y102/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y102/CLBLM_M_BQ CLBLM_R_X41Y103/CLBLM_NE2A1 CLBLM_R_X41Y103/CLBLM_WR1END2 INT_L_X40Y104/IMUX_L3 INT_L_X40Y104/NW2END2 INT_L_X42Y103/IMUX_L18 INT_L_X42Y103/NE2END1 INT_L_X42Y103/WR1BEG2 INT_R_X41Y102/LOGIC_OUTS5 INT_R_X41Y102/NE2BEG1 INT_R_X41Y103/NE2A1 INT_R_X41Y103/NW2BEG2 INT_R_X41Y103/WR1END2 INT_R_X41Y104/NW2A2 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X41Y102/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y104/INT_L.NW2END2->>IMUX_L3 INT_L_X42Y103/INT_L.NE2END1->>IMUX_L18 INT_L_X42Y103/INT_L.NE2END1->>WR1BEG2 INT_R_X41Y102/INT_R.LOGIC_OUTS5->>NE2BEG1 INT_R_X41Y103/INT_R.WR1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ctrl_cd[0] - 
wires: CLBLL_L_X40Y104/CLBLL_IMUX37 CLBLL_L_X40Y104/CLBLL_IMUX6 CLBLL_L_X40Y104/CLBLL_L_A1 CLBLL_L_X40Y104/CLBLL_L_D4 CLBLL_L_X42Y104/CLBLL_NW4END2 CLBLM_R_X41Y104/CLBLM_NW4END2 CLBLM_R_X43Y100/CLBLM_IMUX12 CLBLM_R_X43Y100/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y100/CLBLM_L_CQ CLBLM_R_X43Y100/CLBLM_M_B6 INT_L_X40Y104/IMUX_L37 INT_L_X40Y104/IMUX_L6 INT_L_X40Y104/WR1END3 INT_L_X42Y100/NW6A2 INT_L_X42Y101/NW6B2 INT_L_X42Y102/NW6C2 INT_L_X42Y103/NW6D2 INT_L_X42Y104/NW6E2 INT_R_X41Y104/NW6END2 INT_R_X41Y104/WR1BEG3 INT_R_X43Y100/IMUX12 INT_R_X43Y100/LOGIC_OUTS2 INT_R_X43Y100/NW6BEG2 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y100/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X40Y104/INT_L.WR1END3->>IMUX_L37 INT_L_X40Y104/INT_L.WR1END3->>IMUX_L6 INT_R_X41Y104/INT_R.NW6END2->>WR1BEG3 INT_R_X43Y100/INT_R.LOGIC_OUTS2->>IMUX12 INT_R_X43Y100/INT_R.LOGIC_OUTS2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

FSM_sequential_statemachine.c_state[2]_i_6_n_0 - 
wires: CLBLL_L_X40Y104/CLBLL_IMUX10 CLBLL_L_X40Y104/CLBLL_IMUX11 CLBLL_L_X40Y104/CLBLL_IMUX26 CLBLL_L_X40Y104/CLBLL_LL_A4 CLBLL_L_X40Y104/CLBLL_L_A4 CLBLL_L_X40Y104/CLBLL_L_B4 CLBLL_L_X40Y104/CLBLL_SE2A1 CLBLM_R_X39Y104/CLBLM_SE2A1 CLBLM_R_X39Y105/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y105/CLBLM_L_B INT_L_X40Y104/IMUX_L10 INT_L_X40Y104/IMUX_L11 INT_L_X40Y104/IMUX_L26 INT_L_X40Y104/SE2END1 INT_R_X39Y104/SE2A1 INT_R_X39Y105/LOGIC_OUTS9 INT_R_X39Y105/SE2BEG1 VBRK_X99Y109/VBRK_SE2A1 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X39Y105/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X40Y104/INT_L.SE2END1->>IMUX_L10 INT_L_X40Y104/INT_L.SE2END1->>IMUX_L11 INT_L_X40Y104/INT_L.SE2END1->>IMUX_L26 INT_R_X39Y105/INT_R.LOGIC_OUTS9->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u2/color_proc/c_state[0] - 
wires: CLBLL_L_X40Y104/CLBLL_IMUX0 CLBLL_L_X40Y104/CLBLL_IMUX16 CLBLL_L_X40Y104/CLBLL_IMUX20 CLBLL_L_X40Y104/CLBLL_IMUX46 CLBLL_L_X40Y104/CLBLL_IMUX8 CLBLL_L_X40Y104/CLBLL_LL_A5 CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y104/CLBLL_L_A3 CLBLL_L_X40Y104/CLBLL_L_AQ CLBLL_L_X40Y104/CLBLL_L_B3 CLBLL_L_X40Y104/CLBLL_L_C2 CLBLL_L_X40Y104/CLBLL_L_D5 CLBLL_L_X40Y105/CLBLL_NW2A3 CLBLL_L_X40Y105/CLBLL_WR1END0 CLBLL_L_X40Y106/CLBLL_SW2A2 CLBLL_L_X40Y107/CLBLL_IMUX6 CLBLL_L_X40Y107/CLBLL_L_A1 CLBLL_L_X40Y107/CLBLL_WL1END1 CLBLL_L_X40Y108/CLBLL_IMUX18 CLBLL_L_X40Y108/CLBLL_IMUX31 CLBLL_L_X40Y108/CLBLL_LL_B2 CLBLL_L_X40Y108/CLBLL_LL_C5 CLBLL_L_X40Y109/CLBLL_EL1BEG1 CLBLL_L_X40Y109/CLBLL_IMUX17 CLBLL_L_X40Y109/CLBLL_IMUX26 CLBLL_L_X40Y109/CLBLL_IMUX32 CLBLL_L_X40Y109/CLBLL_IMUX38 CLBLL_L_X40Y109/CLBLL_LL_B3 CLBLL_L_X40Y109/CLBLL_LL_C1 CLBLL_L_X40Y109/CLBLL_LL_D3 CLBLL_L_X40Y109/CLBLL_L_B4 CLBLL_L_X40Y110/CLBLL_EL1BEG0 CLBLL_L_X40Y110/CLBLL_IMUX24 CLBLL_L_X40Y110/CLBLL_LL_B5 CLBLL_L_X40Y110/CLBLL_NE2A2 CLBLL_L_X40Y111/CLBLL_IMUX15 CLBLL_L_X40Y111/CLBLL_IMUX19 CLBLL_L_X40Y111/CLBLL_LL_B1 CLBLL_L_X40Y111/CLBLL_L_B2 CLBLL_L_X42Y110/CLBLL_EL1BEG2 CLBLL_L_X42Y110/CLBLL_IMUX18 CLBLL_L_X42Y110/CLBLL_IMUX2 CLBLL_L_X42Y110/CLBLL_IMUX44 CLBLL_L_X42Y110/CLBLL_LL_A2 CLBLL_L_X42Y110/CLBLL_LL_B2 CLBLL_L_X42Y110/CLBLL_LL_D4 CLBLM_R_X39Y104/CLBLM_IMUX6 CLBLM_R_X39Y104/CLBLM_L_A1 CLBLM_R_X39Y105/CLBLM_IMUX16 CLBLM_R_X39Y105/CLBLM_IMUX21 CLBLM_R_X39Y105/CLBLM_IMUX38 CLBLM_R_X39Y105/CLBLM_L_B3 CLBLM_R_X39Y105/CLBLM_L_C4 CLBLM_R_X39Y105/CLBLM_M_D3 CLBLM_R_X39Y105/CLBLM_NW2A3 CLBLM_R_X39Y105/CLBLM_WR1END0 CLBLM_R_X39Y106/CLBLM_IMUX6 CLBLM_R_X39Y106/CLBLM_L_A1 CLBLM_R_X39Y106/CLBLM_SW2A2 CLBLM_R_X39Y107/CLBLM_IMUX18 CLBLM_R_X39Y107/CLBLM_IMUX35 CLBLM_R_X39Y107/CLBLM_IMUX4 CLBLM_R_X39Y107/CLBLM_M_A6 CLBLM_R_X39Y107/CLBLM_M_B2 CLBLM_R_X39Y107/CLBLM_M_C6 CLBLM_R_X39Y107/CLBLM_WL1END1 CLBLM_R_X39Y109/CLBLM_EL1BEG1 CLBLM_R_X39Y109/CLBLM_IMUX14 CLBLM_R_X39Y109/CLBLM_IMUX20 CLBLM_R_X39Y109/CLBLM_IMUX6 CLBLM_R_X39Y109/CLBLM_L_A1 CLBLM_R_X39Y109/CLBLM_L_B1 CLBLM_R_X39Y109/CLBLM_L_C2 CLBLM_R_X39Y110/CLBLM_EL1BEG0 CLBLM_R_X39Y110/CLBLM_NE2A2 CLBLM_R_X39Y111/CLBLM_IMUX12 CLBLM_R_X39Y111/CLBLM_IMUX28 CLBLM_R_X39Y111/CLBLM_IMUX36 CLBLM_R_X39Y111/CLBLM_IMUX4 CLBLM_R_X39Y111/CLBLM_L_D2 CLBLM_R_X39Y111/CLBLM_M_A6 CLBLM_R_X39Y111/CLBLM_M_B6 CLBLM_R_X39Y111/CLBLM_M_C4 CLBLM_R_X39Y112/CLBLM_IMUX33 CLBLM_R_X39Y112/CLBLM_L_C1 CLBLM_R_X41Y106/CLBLM_IMUX25 CLBLM_R_X41Y106/CLBLM_IMUX27 CLBLM_R_X41Y106/CLBLM_IMUX30 CLBLM_R_X41Y106/CLBLM_IMUX46 CLBLM_R_X41Y106/CLBLM_IMUX6 CLBLM_R_X41Y106/CLBLM_IMUX8 CLBLM_R_X41Y106/CLBLM_L_A1 CLBLM_R_X41Y106/CLBLM_L_B5 CLBLM_R_X41Y106/CLBLM_L_C5 CLBLM_R_X41Y106/CLBLM_L_D5 CLBLM_R_X41Y106/CLBLM_M_A5 CLBLM_R_X41Y106/CLBLM_M_B4 CLBLM_R_X41Y108/CLBLM_IMUX15 CLBLM_R_X41Y108/CLBLM_IMUX29 CLBLM_R_X41Y108/CLBLM_IMUX45 CLBLM_R_X41Y108/CLBLM_IMUX7 CLBLM_R_X41Y108/CLBLM_M_A1 CLBLM_R_X41Y108/CLBLM_M_B1 CLBLM_R_X41Y108/CLBLM_M_C2 CLBLM_R_X41Y108/CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_IMUX20 CLBLM_R_X41Y109/CLBLM_L_C2 CLBLM_R_X41Y110/CLBLM_EL1BEG2 CLBLM_R_X41Y110/CLBLM_IMUX19 CLBLM_R_X41Y110/CLBLM_IMUX23 CLBLM_R_X41Y110/CLBLM_IMUX37 CLBLM_R_X41Y110/CLBLM_IMUX6 CLBLM_R_X41Y110/CLBLM_L_A1 CLBLM_R_X41Y110/CLBLM_L_B2 CLBLM_R_X41Y110/CLBLM_L_C3 CLBLM_R_X41Y110/CLBLM_L_D4 CLBLM_R_X41Y111/CLBLM_IMUX36 CLBLM_R_X41Y111/CLBLM_L_D2 INT_L_X40Y104/FAN_ALT1 INT_L_X40Y104/FAN_BOUNCE1 INT_L_X40Y104/IMUX_L0 INT_L_X40Y104/IMUX_L16 INT_L_X40Y104/IMUX_L20 INT_L_X40Y104/IMUX_L46 INT_L_X40Y104/IMUX_L8 INT_L_X40Y104/LOGIC_OUTS_L0 INT_L_X40Y104/NE2BEG0 INT_L_X40Y104/NL1BEG_N3 INT_L_X40Y104/NW2BEG3 INT_L_X40Y104/WR1BEG_S0 INT_L_X40Y105/NE2A0 INT_L_X40Y105/NW2A3 INT_L_X40Y105/WR1BEG0 INT_L_X40Y106/SW2A2 INT_L_X40Y107/IMUX_L6 INT_L_X40Y107/NW2END3 INT_L_X40Y107/SW2BEG2 INT_L_X40Y107/WL1BEG1 INT_L_X40Y108/IMUX_L18 INT_L_X40Y108/IMUX_L31 INT_L_X40Y108/SR1BEG_S0 INT_L_X40Y108/WR1END_S1_0 INT_L_X40Y109/EL1END1 INT_L_X40Y109/EL1END_S3_0 INT_L_X40Y109/IMUX_L17 INT_L_X40Y109/IMUX_L26 INT_L_X40Y109/IMUX_L32 INT_L_X40Y109/IMUX_L38 INT_L_X40Y109/NW2END3 INT_L_X40Y109/SE2A2 INT_L_X40Y109/WR1END0 INT_L_X40Y110/EL1BEG1 INT_L_X40Y110/EL1END0 INT_L_X40Y110/IMUX_L24 INT_L_X40Y110/NE2END2 INT_L_X40Y110/SE2BEG2 INT_L_X40Y111/FAN_ALT3 INT_L_X40Y111/FAN_BOUNCE3 INT_L_X40Y111/IMUX_L15 INT_L_X40Y111/IMUX_L19 INT_L_X40Y111/WR1END3 INT_L_X42Y110/EL1END2 INT_L_X42Y110/FAN_ALT7 INT_L_X42Y110/FAN_BOUNCE7 INT_L_X42Y110/IMUX_L18 INT_L_X42Y110/IMUX_L2 INT_L_X42Y110/IMUX_L44 INT_R_X39Y104/IMUX6 INT_R_X39Y104/SS2END2 INT_R_X39Y104/WR1END_S1_0 INT_R_X39Y105/IMUX16 INT_R_X39Y105/IMUX21 INT_R_X39Y105/IMUX38 INT_R_X39Y105/NW2END3 INT_R_X39Y105/SS2A2 INT_R_X39Y105/WR1END0 INT_R_X39Y106/IMUX6 INT_R_X39Y106/SS2BEG2 INT_R_X39Y106/SW2END2 INT_R_X39Y107/FAN_ALT7 INT_R_X39Y107/FAN_BOUNCE7 INT_R_X39Y107/IMUX18 INT_R_X39Y107/IMUX35 INT_R_X39Y107/IMUX4 INT_R_X39Y107/NN2BEG2 INT_R_X39Y107/WL1END1 INT_R_X39Y108/NN2A2 INT_R_X39Y109/BYP_ALT2 INT_R_X39Y109/BYP_BOUNCE2 INT_R_X39Y109/EL1BEG1 INT_R_X39Y109/IMUX14 INT_R_X39Y109/IMUX20 INT_R_X39Y109/IMUX6 INT_R_X39Y109/NE2BEG2 INT_R_X39Y109/NL1BEG1 INT_R_X39Y109/NN2BEG2 INT_R_X39Y109/NN2END2 INT_R_X39Y110/BYP_BOUNCE_N3_2 INT_R_X39Y110/EL1BEG0 INT_R_X39Y110/NE2A2 INT_R_X39Y110/NL1END1 INT_R_X39Y110/NN2A2 INT_R_X39Y111/IMUX12 INT_R_X39Y111/IMUX28 INT_R_X39Y111/IMUX36 INT_R_X39Y111/IMUX4 INT_R_X39Y111/NL1BEG1 INT_R_X39Y111/NN2END2 INT_R_X39Y112/IMUX33 INT_R_X39Y112/NL1END1 INT_R_X41Y104/NE2END_S3_0 INT_R_X41Y105/NE2END0 INT_R_X41Y105/NR1BEG0 INT_R_X41Y106/FAN_ALT5 INT_R_X41Y106/FAN_BOUNCE5 INT_R_X41Y106/IMUX25 INT_R_X41Y106/IMUX27 INT_R_X41Y106/IMUX30 INT_R_X41Y106/IMUX46 INT_R_X41Y106/IMUX6 INT_R_X41Y106/IMUX8 INT_R_X41Y106/NL1BEG_N3 INT_R_X41Y106/NN2BEG3 INT_R_X41Y106/NR1END0 INT_R_X41Y106/NW2BEG3 INT_R_X41Y107/NN2A3 INT_R_X41Y107/NW2A3 INT_R_X41Y108/IMUX15 INT_R_X41Y108/IMUX29 INT_R_X41Y108/IMUX45 INT_R_X41Y108/IMUX7 INT_R_X41Y108/NN2BEG3 INT_R_X41Y108/NN2END3 INT_R_X41Y108/NW2BEG3 INT_R_X41Y108/WR1BEG_S0 INT_R_X41Y109/IMUX20 INT_R_X41Y109/NN2A3 INT_R_X41Y109/NW2A3 INT_R_X41Y109/SE2END2 INT_R_X41Y109/WR1BEG0 INT_R_X41Y110/EL1BEG2 INT_R_X41Y110/EL1END1 INT_R_X41Y110/IMUX19 INT_R_X41Y110/IMUX23 INT_R_X41Y110/IMUX37 INT_R_X41Y110/IMUX6 INT_R_X41Y110/NL1BEG2 INT_R_X41Y110/NN2END3 INT_R_X41Y111/IMUX36 INT_R_X41Y111/NL1END2 INT_R_X41Y111/WR1BEG3 VBRK_X99Y110/VBRK_NW2A3 VBRK_X99Y110/VBRK_WR1END0 VBRK_X99Y111/VBRK_SW2A2 VBRK_X99Y112/VBRK_WL1END1 VBRK_X99Y114/VBRK_EL1BEG1 VBRK_X99Y115/VBRK_EL1BEG0 VBRK_X99Y115/VBRK_NE2A2 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y104/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X40Y104/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y104/INT_L.FAN_BOUNCE1->>IMUX_L20 INT_L_X40Y104/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X40Y104/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X40Y104/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X40Y104/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X40Y104/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X40Y104/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X40Y104/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X40Y104/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y104/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X40Y107/INT_L.NW2END3->>IMUX_L6 INT_L_X40Y107/INT_L.NW2END3->>SW2BEG2 INT_L_X40Y107/INT_L.NW2END3->>WL1BEG1 INT_L_X40Y108/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X40Y108/INT_L.WR1END_S1_0->>IMUX_L31 INT_L_X40Y108/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X40Y109/INT_L.EL1END1->>IMUX_L26 INT_L_X40Y109/INT_L.NW2END3->>IMUX_L38 INT_L_X40Y109/INT_L.WR1END0->>IMUX_L17 INT_L_X40Y109/INT_L.WR1END0->>IMUX_L32 INT_L_X40Y110/INT_L.EL1END0->>IMUX_L24 INT_L_X40Y110/INT_L.NE2END2->>EL1BEG1 INT_L_X40Y110/INT_L.NE2END2->>SE2BEG2 INT_L_X40Y111/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y111/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X40Y111/INT_L.WR1END3->>FAN_ALT3 INT_L_X40Y111/INT_L.WR1END3->>IMUX_L15 INT_L_X42Y110/INT_L.EL1END2->>FAN_ALT7 INT_L_X42Y110/INT_L.EL1END2->>IMUX_L44 INT_L_X42Y110/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y110/INT_L.FAN_BOUNCE7->>IMUX_L18 INT_L_X42Y110/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_R_X39Y104/INT_R.SS2END2->>IMUX6 INT_R_X39Y105/INT_R.NW2END3->>IMUX21 INT_R_X39Y105/INT_R.NW2END3->>IMUX38 INT_R_X39Y105/INT_R.WR1END0->>IMUX16 INT_R_X39Y106/INT_R.SW2END2->>IMUX6 INT_R_X39Y106/INT_R.SW2END2->>SS2BEG2 INT_R_X39Y107/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y107/INT_R.FAN_BOUNCE7->>IMUX18 INT_R_X39Y107/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y107/INT_R.WL1END1->>IMUX35 INT_R_X39Y107/INT_R.WL1END1->>IMUX4 INT_R_X39Y107/INT_R.WL1END1->>NN2BEG2 INT_R_X39Y109/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y109/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y109/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X39Y109/INT_R.NN2END2->>BYP_ALT2 INT_R_X39Y109/INT_R.NN2END2->>EL1BEG1 INT_R_X39Y109/INT_R.NN2END2->>IMUX20 INT_R_X39Y109/INT_R.NN2END2->>NE2BEG2 INT_R_X39Y109/INT_R.NN2END2->>NL1BEG1 INT_R_X39Y109/INT_R.NN2END2->>NN2BEG2 INT_R_X39Y110/INT_R.NL1END1->>EL1BEG0 INT_R_X39Y111/INT_R.NN2END2->>IMUX12 INT_R_X39Y111/INT_R.NN2END2->>IMUX28 INT_R_X39Y111/INT_R.NN2END2->>IMUX36 INT_R_X39Y111/INT_R.NN2END2->>IMUX4 INT_R_X39Y111/INT_R.NN2END2->>NL1BEG1 INT_R_X39Y112/INT_R.NL1END1->>IMUX33 INT_R_X41Y105/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y106/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y106/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X41Y106/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y106/INT_R.NL1BEG_N3->>IMUX30 INT_R_X41Y106/INT_R.NL1BEG_N3->>IMUX46 INT_R_X41Y106/INT_R.NL1BEG_N3->>IMUX6 INT_R_X41Y106/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X41Y106/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X41Y106/INT_R.NR1END0->>IMUX25 INT_R_X41Y106/INT_R.NR1END0->>IMUX8 INT_R_X41Y106/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y108/INT_R.NN2END3->>IMUX15 INT_R_X41Y108/INT_R.NN2END3->>IMUX29 INT_R_X41Y108/INT_R.NN2END3->>IMUX45 INT_R_X41Y108/INT_R.NN2END3->>IMUX7 INT_R_X41Y108/INT_R.NN2END3->>NN2BEG3 INT_R_X41Y108/INT_R.NN2END3->>NW2BEG3 INT_R_X41Y108/INT_R.NN2END3->>WR1BEG_S0 INT_R_X41Y109/INT_R.SE2END2->>IMUX20 INT_R_X41Y110/INT_R.EL1END1->>IMUX19 INT_R_X41Y110/INT_R.NN2END3->>EL1BEG2 INT_R_X41Y110/INT_R.NN2END3->>IMUX23 INT_R_X41Y110/INT_R.NN2END3->>IMUX37 INT_R_X41Y110/INT_R.NN2END3->>IMUX6 INT_R_X41Y110/INT_R.NN2END3->>NL1BEG2 INT_R_X41Y111/INT_R.NL1END2->>IMUX36 INT_R_X41Y111/INT_R.NL1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 51, 

u2/color_proc/c_state[1] - 
wires: CLBLL_L_X40Y104/CLBLL_IMUX13 CLBLL_L_X40Y104/CLBLL_IMUX21 CLBLL_L_X40Y104/CLBLL_IMUX39 CLBLL_L_X40Y104/CLBLL_IMUX47 CLBLL_L_X40Y104/CLBLL_LL_D5 CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y104/CLBLL_L_B6 CLBLL_L_X40Y104/CLBLL_L_BQ CLBLL_L_X40Y104/CLBLL_L_C4 CLBLL_L_X40Y104/CLBLL_L_D3 CLBLL_L_X40Y104/CLBLL_WL1END0 CLBLL_L_X40Y105/CLBLL_SW2A1 CLBLL_L_X40Y106/CLBLL_EE2BEG1 CLBLL_L_X40Y107/CLBLL_EE2BEG3 CLBLL_L_X40Y107/CLBLL_IMUX0 CLBLL_L_X40Y107/CLBLL_L_A3 CLBLL_L_X40Y108/CLBLL_IMUX17 CLBLL_L_X40Y108/CLBLL_IMUX28 CLBLL_L_X40Y108/CLBLL_LL_B3 CLBLL_L_X40Y108/CLBLL_LL_C4 CLBLL_L_X40Y108/CLBLL_NE2A0 CLBLL_L_X40Y109/CLBLL_IMUX25 CLBLL_L_X40Y109/CLBLL_IMUX27 CLBLL_L_X40Y109/CLBLL_IMUX29 CLBLL_L_X40Y109/CLBLL_IMUX43 CLBLL_L_X40Y109/CLBLL_LL_B4 CLBLL_L_X40Y109/CLBLL_LL_C2 CLBLL_L_X40Y109/CLBLL_LL_D6 CLBLL_L_X40Y109/CLBLL_L_B5 CLBLL_L_X40Y110/CLBLL_IMUX18 CLBLL_L_X40Y110/CLBLL_LL_B2 CLBLL_L_X40Y110/CLBLL_NE2A1 CLBLL_L_X40Y111/CLBLL_IMUX18 CLBLL_L_X40Y111/CLBLL_IMUX26 CLBLL_L_X40Y111/CLBLL_LL_B2 CLBLL_L_X40Y111/CLBLL_L_B4 CLBLL_L_X42Y110/CLBLL_EL1BEG0 CLBLL_L_X42Y110/CLBLL_IMUX24 CLBLL_L_X42Y110/CLBLL_IMUX40 CLBLL_L_X42Y110/CLBLL_IMUX8 CLBLL_L_X42Y110/CLBLL_LL_A5 CLBLL_L_X42Y110/CLBLL_LL_B5 CLBLL_L_X42Y110/CLBLL_LL_D1 CLBLM_R_X39Y104/CLBLM_IMUX9 CLBLM_R_X39Y104/CLBLM_L_A5 CLBLM_R_X39Y104/CLBLM_WL1END0 CLBLM_R_X39Y105/CLBLM_IMUX19 CLBLM_R_X39Y105/CLBLM_IMUX30 CLBLM_R_X39Y105/CLBLM_IMUX40 CLBLM_R_X39Y105/CLBLM_L_B2 CLBLM_R_X39Y105/CLBLM_L_C5 CLBLM_R_X39Y105/CLBLM_M_D1 CLBLM_R_X39Y105/CLBLM_SW2A1 CLBLM_R_X39Y106/CLBLM_EE2BEG1 CLBLM_R_X39Y106/CLBLM_IMUX10 CLBLM_R_X39Y106/CLBLM_L_A4 CLBLM_R_X39Y107/CLBLM_EE2BEG3 CLBLM_R_X39Y107/CLBLM_IMUX22 CLBLM_R_X39Y107/CLBLM_IMUX24 CLBLM_R_X39Y107/CLBLM_IMUX8 CLBLM_R_X39Y107/CLBLM_M_A5 CLBLM_R_X39Y107/CLBLM_M_B5 CLBLM_R_X39Y107/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NE2A0 CLBLM_R_X39Y109/CLBLM_IMUX19 CLBLM_R_X39Y109/CLBLM_IMUX3 CLBLM_R_X39Y109/CLBLM_IMUX34 CLBLM_R_X39Y109/CLBLM_L_A2 CLBLM_R_X39Y109/CLBLM_L_B2 CLBLM_R_X39Y109/CLBLM_L_C6 CLBLM_R_X39Y110/CLBLM_NE2A1 CLBLM_R_X39Y111/CLBLM_IMUX18 CLBLM_R_X39Y111/CLBLM_IMUX22 CLBLM_R_X39Y111/CLBLM_IMUX46 CLBLM_R_X39Y111/CLBLM_IMUX7 CLBLM_R_X39Y111/CLBLM_L_D5 CLBLM_R_X39Y111/CLBLM_M_A1 CLBLM_R_X39Y111/CLBLM_M_B2 CLBLM_R_X39Y111/CLBLM_M_C3 CLBLM_R_X39Y112/CLBLM_IMUX21 CLBLM_R_X39Y112/CLBLM_L_C4 CLBLM_R_X41Y106/CLBLM_IMUX10 CLBLM_R_X41Y106/CLBLM_IMUX18 CLBLM_R_X41Y106/CLBLM_IMUX19 CLBLM_R_X41Y106/CLBLM_IMUX2 CLBLM_R_X41Y106/CLBLM_IMUX20 CLBLM_R_X41Y106/CLBLM_IMUX36 CLBLM_R_X41Y106/CLBLM_L_A4 CLBLM_R_X41Y106/CLBLM_L_B2 CLBLM_R_X41Y106/CLBLM_L_C2 CLBLM_R_X41Y106/CLBLM_L_D2 CLBLM_R_X41Y106/CLBLM_M_A2 CLBLM_R_X41Y106/CLBLM_M_B2 CLBLM_R_X41Y108/CLBLM_IMUX11 CLBLM_R_X41Y108/CLBLM_IMUX18 CLBLM_R_X41Y108/CLBLM_IMUX31 CLBLM_R_X41Y108/CLBLM_IMUX43 CLBLM_R_X41Y108/CLBLM_M_A4 CLBLM_R_X41Y108/CLBLM_M_B2 CLBLM_R_X41Y108/CLBLM_M_C5 CLBLM_R_X41Y108/CLBLM_M_D6 CLBLM_R_X41Y109/CLBLM_IMUX30 CLBLM_R_X41Y109/CLBLM_L_C5 CLBLM_R_X41Y110/CLBLM_EL1BEG0 CLBLM_R_X41Y110/CLBLM_IMUX10 CLBLM_R_X41Y110/CLBLM_IMUX25 CLBLM_R_X41Y110/CLBLM_IMUX33 CLBLM_R_X41Y110/CLBLM_IMUX41 CLBLM_R_X41Y110/CLBLM_L_A4 CLBLM_R_X41Y110/CLBLM_L_B5 CLBLM_R_X41Y110/CLBLM_L_C1 CLBLM_R_X41Y110/CLBLM_L_D1 CLBLM_R_X41Y111/CLBLM_IMUX42 CLBLM_R_X41Y111/CLBLM_L_D6 INT_L_X40Y104/BYP_ALT5 INT_L_X40Y104/BYP_BOUNCE5 INT_L_X40Y104/IMUX_L13 INT_L_X40Y104/IMUX_L21 INT_L_X40Y104/IMUX_L39 INT_L_X40Y104/IMUX_L47 INT_L_X40Y104/LOGIC_OUTS_L1 INT_L_X40Y104/WL1BEG0 INT_L_X40Y105/SW2A1 INT_L_X40Y106/EE2A1 INT_L_X40Y106/SW2BEG1 INT_L_X40Y106/WR1END2 INT_L_X40Y107/EE2A3 INT_L_X40Y107/IMUX_L0 INT_L_X40Y107/NE2END_S3_0 INT_L_X40Y107/SL1END0 INT_L_X40Y108/BYP_ALT0 INT_L_X40Y108/BYP_BOUNCE0 INT_L_X40Y108/IMUX_L17 INT_L_X40Y108/IMUX_L28 INT_L_X40Y108/NE2END0 INT_L_X40Y108/NR1BEG0 INT_L_X40Y108/SL1BEG0 INT_L_X40Y109/BYP_ALT1 INT_L_X40Y109/BYP_BOUNCE1 INT_L_X40Y109/IMUX_L25 INT_L_X40Y109/IMUX_L27 INT_L_X40Y109/IMUX_L29 INT_L_X40Y109/IMUX_L43 INT_L_X40Y109/NR1END0 INT_L_X40Y110/IMUX_L18 INT_L_X40Y110/NE2END1 INT_L_X40Y111/IMUX_L18 INT_L_X40Y111/IMUX_L26 INT_L_X40Y111/NW2END1 INT_L_X42Y109/EL1END_S3_0 INT_L_X42Y110/EL1END0 INT_L_X42Y110/IMUX_L24 INT_L_X42Y110/IMUX_L40 INT_L_X42Y110/IMUX_L8 INT_R_X39Y104/IMUX9 INT_R_X39Y104/NL1BEG0 INT_R_X39Y104/NL1END_S3_0 INT_R_X39Y104/NN2BEG1 INT_R_X39Y104/WL1END0 INT_R_X39Y105/IMUX19 INT_R_X39Y105/IMUX30 INT_R_X39Y105/IMUX40 INT_R_X39Y105/NL1BEG_N3 INT_R_X39Y105/NL1END0 INT_R_X39Y105/NN2A1 INT_R_X39Y105/NN2BEG3 INT_R_X39Y105/SW2END1 INT_R_X39Y106/EE2BEG1 INT_R_X39Y106/IMUX10 INT_R_X39Y106/NL1BEG0 INT_R_X39Y106/NL1END_S3_0 INT_R_X39Y106/NN2A3 INT_R_X39Y106/NN2BEG1 INT_R_X39Y106/NN2END1 INT_R_X39Y107/EE2BEG3 INT_R_X39Y107/IMUX22 INT_R_X39Y107/IMUX24 INT_R_X39Y107/IMUX8 INT_R_X39Y107/NE2BEG0 INT_R_X39Y107/NL1END0 INT_R_X39Y107/NN2A1 INT_R_X39Y107/NN2END3 INT_R_X39Y108/NE2A0 INT_R_X39Y108/NN2END1 INT_R_X39Y108/NR1BEG1 INT_R_X39Y109/IMUX19 INT_R_X39Y109/IMUX3 INT_R_X39Y109/IMUX34 INT_R_X39Y109/NE2BEG1 INT_R_X39Y109/NN2BEG1 INT_R_X39Y109/NR1END1 INT_R_X39Y110/NE2A1 INT_R_X39Y110/NN2A1 INT_R_X39Y111/BYP_ALT4 INT_R_X39Y111/BYP_BOUNCE4 INT_R_X39Y111/IMUX18 INT_R_X39Y111/IMUX22 INT_R_X39Y111/IMUX46 INT_R_X39Y111/IMUX7 INT_R_X39Y111/NL1BEG0 INT_R_X39Y111/NL1END_S3_0 INT_R_X39Y111/NN2END1 INT_R_X39Y112/IMUX21 INT_R_X39Y112/NL1BEG_N3 INT_R_X39Y112/NL1END0 INT_R_X41Y106/BYP_ALT4 INT_R_X41Y106/BYP_BOUNCE4 INT_R_X41Y106/EE2END1 INT_R_X41Y106/IMUX10 INT_R_X41Y106/IMUX18 INT_R_X41Y106/IMUX19 INT_R_X41Y106/IMUX2 INT_R_X41Y106/IMUX20 INT_R_X41Y106/IMUX36 INT_R_X41Y106/NN2BEG1 INT_R_X41Y106/WR1BEG2 INT_R_X41Y107/EE2END3 INT_R_X41Y107/NN2A1 INT_R_X41Y107/NN2BEG3 INT_R_X41Y108/BYP_ALT1 INT_R_X41Y108/BYP_BOUNCE1 INT_R_X41Y108/GFAN1 INT_R_X41Y108/IMUX11 INT_R_X41Y108/IMUX18 INT_R_X41Y108/IMUX31 INT_R_X41Y108/IMUX43 INT_R_X41Y108/NN2A3 INT_R_X41Y108/NN2BEG1 INT_R_X41Y108/NN2END1 INT_R_X41Y109/IMUX30 INT_R_X41Y109/NN2A1 INT_R_X41Y109/NN2END3 INT_R_X41Y110/EL1BEG0 INT_R_X41Y110/IMUX10 INT_R_X41Y110/IMUX25 INT_R_X41Y110/IMUX33 INT_R_X41Y110/IMUX41 INT_R_X41Y110/NN2END1 INT_R_X41Y110/NR1BEG1 INT_R_X41Y110/NW2BEG1 INT_R_X41Y111/IMUX42 INT_R_X41Y111/NR1END1 INT_R_X41Y111/NW2A1 VBRK_X99Y109/VBRK_WL1END0 VBRK_X99Y110/VBRK_SW2A1 VBRK_X99Y111/VBRK_EE2BEG1 VBRK_X99Y112/VBRK_EE2BEG3 VBRK_X99Y113/VBRK_NE2A0 VBRK_X99Y115/VBRK_NE2A1 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y104/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X40Y104/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y104/INT_L.BYP_BOUNCE5->>IMUX_L13 INT_L_X40Y104/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X40Y104/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X40Y104/INT_L.BYP_BOUNCE5->>IMUX_L47 INT_L_X40Y104/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X40Y104/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_L_X40Y106/INT_L.WR1END2->>SW2BEG1 INT_L_X40Y107/INT_L.SL1END0->>IMUX_L0 INT_L_X40Y108/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X40Y108/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X40Y108/INT_L.NE2END0->>BYP_ALT0 INT_L_X40Y108/INT_L.NE2END0->>IMUX_L17 INT_L_X40Y108/INT_L.NE2END0->>NR1BEG0 INT_L_X40Y108/INT_L.NE2END0->>SL1BEG0 INT_L_X40Y109/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X40Y109/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X40Y109/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X40Y109/INT_L.BYP_BOUNCE1->>IMUX_L43 INT_L_X40Y109/INT_L.NR1END0->>BYP_ALT1 INT_L_X40Y109/INT_L.NR1END0->>IMUX_L25 INT_L_X40Y110/INT_L.NE2END1->>IMUX_L18 INT_L_X40Y111/INT_L.NW2END1->>IMUX_L18 INT_L_X40Y111/INT_L.NW2END1->>IMUX_L26 INT_L_X42Y110/INT_L.EL1END0->>IMUX_L24 INT_L_X42Y110/INT_L.EL1END0->>IMUX_L40 INT_L_X42Y110/INT_L.EL1END0->>IMUX_L8 INT_R_X39Y104/INT_R.WL1END0->>IMUX9 INT_R_X39Y104/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y104/INT_R.WL1END0->>NN2BEG1 INT_R_X39Y105/INT_R.NL1BEG_N3->>IMUX30 INT_R_X39Y105/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X39Y105/INT_R.NL1END0->>IMUX40 INT_R_X39Y105/INT_R.NL1END0->>NL1BEG_N3 INT_R_X39Y105/INT_R.SW2END1->>IMUX19 INT_R_X39Y106/INT_R.NN2END1->>EE2BEG1 INT_R_X39Y106/INT_R.NN2END1->>IMUX10 INT_R_X39Y106/INT_R.NN2END1->>NL1BEG0 INT_R_X39Y106/INT_R.NN2END1->>NN2BEG1 INT_R_X39Y107/INT_R.NL1END0->>IMUX24 INT_R_X39Y107/INT_R.NL1END0->>IMUX8 INT_R_X39Y107/INT_R.NL1END0->>NE2BEG0 INT_R_X39Y107/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y107/INT_R.NN2END3->>IMUX22 INT_R_X39Y108/INT_R.NN2END1->>NR1BEG1 INT_R_X39Y109/INT_R.NR1END1->>IMUX19 INT_R_X39Y109/INT_R.NR1END1->>IMUX3 INT_R_X39Y109/INT_R.NR1END1->>IMUX34 INT_R_X39Y109/INT_R.NR1END1->>NE2BEG1 INT_R_X39Y109/INT_R.NR1END1->>NN2BEG1 INT_R_X39Y111/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y111/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X39Y111/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X39Y111/INT_R.NL1END_S3_0->>IMUX7 INT_R_X39Y111/INT_R.NN2END1->>BYP_ALT4 INT_R_X39Y111/INT_R.NN2END1->>IMUX18 INT_R_X39Y111/INT_R.NN2END1->>NL1BEG0 INT_R_X39Y112/INT_R.NL1BEG_N3->>IMUX21 INT_R_X39Y112/INT_R.NL1END0->>NL1BEG_N3 INT_R_X41Y106/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y106/INT_R.BYP_BOUNCE4->>IMUX20 INT_R_X41Y106/INT_R.BYP_BOUNCE4->>IMUX36 INT_R_X41Y106/INT_R.EE2END1->>BYP_ALT4 INT_R_X41Y106/INT_R.EE2END1->>IMUX10 INT_R_X41Y106/INT_R.EE2END1->>IMUX18 INT_R_X41Y106/INT_R.EE2END1->>IMUX19 INT_R_X41Y106/INT_R.EE2END1->>IMUX2 INT_R_X41Y106/INT_R.EE2END1->>NN2BEG1 INT_R_X41Y106/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y107/INT_R.EE2END3->>NN2BEG3 INT_R_X41Y108/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X41Y108/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X41Y108/INT_R.BYP_BOUNCE1->>IMUX43 INT_R_X41Y108/INT_R.GFAN1->>IMUX31 INT_R_X41Y108/INT_R.NN2END1->>BYP_ALT1 INT_R_X41Y108/INT_R.NN2END1->>IMUX11 INT_R_X41Y108/INT_R.NN2END1->>IMUX18 INT_R_X41Y108/INT_R.NN2END1->>NN2BEG1 INT_R_X41Y109/INT_R.NN2END3->>IMUX30 INT_R_X41Y110/INT_R.NN2END1->>EL1BEG0 INT_R_X41Y110/INT_R.NN2END1->>IMUX10 INT_R_X41Y110/INT_R.NN2END1->>IMUX25 INT_R_X41Y110/INT_R.NN2END1->>IMUX33 INT_R_X41Y110/INT_R.NN2END1->>IMUX41 INT_R_X41Y110/INT_R.NN2END1->>NR1BEG1 INT_R_X41Y110/INT_R.NN2END1->>NW2BEG1 INT_R_X41Y111/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 51, 

ctrl_cd[1] - 
wires: CLBLL_L_X40Y104/CLBLL_IMUX19 CLBLL_L_X40Y104/CLBLL_IMUX33 CLBLL_L_X40Y104/CLBLL_IMUX42 CLBLL_L_X40Y104/CLBLL_L_B2 CLBLL_L_X40Y104/CLBLL_L_C1 CLBLL_L_X40Y104/CLBLL_L_D6 CLBLL_L_X42Y102/CLBLL_ER1BEG1 CLBLL_L_X42Y102/CLBLL_IMUX12 CLBLL_L_X42Y102/CLBLL_LL_B6 CLBLM_R_X41Y102/CLBLM_ER1BEG1 CLBLM_R_X41Y102/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y102/CLBLM_M_AQ INT_L_X40Y104/IMUX_L19 INT_L_X40Y104/IMUX_L33 INT_L_X40Y104/IMUX_L42 INT_L_X40Y104/WR1END1 INT_L_X42Y102/ER1END1 INT_L_X42Y102/IMUX_L12 INT_R_X41Y102/ER1BEG1 INT_R_X41Y102/LOGIC_OUTS4 INT_R_X41Y102/NN2BEG0 INT_R_X41Y103/NN2A0 INT_R_X41Y103/NN2END_S2_0 INT_R_X41Y104/NN2END0 INT_R_X41Y104/WR1BEG1 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_R_X41Y102/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y104/INT_L.WR1END1->>IMUX_L19 INT_L_X40Y104/INT_L.WR1END1->>IMUX_L33 INT_L_X40Y104/INT_L.WR1END1->>IMUX_L42 INT_L_X42Y102/INT_L.ER1END1->>IMUX_L12 INT_R_X41Y102/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X41Y102/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X41Y104/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/color_proc/c_state[2] - 
wires: CLBLL_L_X40Y103/CLBLL_WL1END3 CLBLL_L_X40Y104/CLBLL_EL1BEG3 CLBLL_L_X40Y104/CLBLL_IMUX25 CLBLL_L_X40Y104/CLBLL_IMUX30 CLBLL_L_X40Y104/CLBLL_IMUX38 CLBLL_L_X40Y104/CLBLL_IMUX41 CLBLL_L_X40Y104/CLBLL_IMUX7 CLBLL_L_X40Y104/CLBLL_LL_A1 CLBLL_L_X40Y104/CLBLL_LL_AQ CLBLL_L_X40Y104/CLBLL_LL_D3 CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y104/CLBLL_L_B5 CLBLL_L_X40Y104/CLBLL_L_C5 CLBLL_L_X40Y104/CLBLL_L_D1 CLBLL_L_X40Y105/CLBLL_NW2A0 CLBLL_L_X40Y106/CLBLL_EE2BEG0 CLBLL_L_X40Y107/CLBLL_IMUX9 CLBLL_L_X40Y107/CLBLL_L_A5 CLBLL_L_X40Y107/CLBLL_NE2A0 CLBLL_L_X40Y108/CLBLL_IMUX24 CLBLL_L_X40Y108/CLBLL_IMUX32 CLBLL_L_X40Y108/CLBLL_LL_B5 CLBLL_L_X40Y108/CLBLL_LL_C1 CLBLL_L_X40Y109/CLBLL_IMUX16 CLBLL_L_X40Y109/CLBLL_IMUX24 CLBLL_L_X40Y109/CLBLL_IMUX35 CLBLL_L_X40Y109/CLBLL_IMUX40 CLBLL_L_X40Y109/CLBLL_LL_B5 CLBLL_L_X40Y109/CLBLL_LL_C6 CLBLL_L_X40Y109/CLBLL_LL_D1 CLBLL_L_X40Y109/CLBLL_L_B3 CLBLL_L_X40Y109/CLBLL_SW2A0 CLBLL_L_X40Y109/CLBLL_WL1END3 CLBLL_L_X40Y110/CLBLL_IMUX15 CLBLL_L_X40Y110/CLBLL_LL_B1 CLBLL_L_X40Y111/CLBLL_EL1BEG2 CLBLL_L_X40Y111/CLBLL_IMUX12 CLBLL_L_X40Y111/CLBLL_IMUX13 CLBLL_L_X40Y111/CLBLL_LL_B6 CLBLL_L_X40Y111/CLBLL_L_B6 CLBLL_L_X42Y110/CLBLL_EE2BEG0 CLBLL_L_X42Y110/CLBLL_IMUX11 CLBLL_L_X42Y110/CLBLL_IMUX12 CLBLL_L_X42Y110/CLBLL_IMUX38 CLBLL_L_X42Y110/CLBLL_LL_A4 CLBLL_L_X42Y110/CLBLL_LL_B6 CLBLL_L_X42Y110/CLBLL_LL_D3 CLBLL_L_X42Y110/CLBLL_WW2A0 CLBLM_R_X39Y103/CLBLM_WL1END3 CLBLM_R_X39Y104/CLBLM_EL1BEG3 CLBLM_R_X39Y104/CLBLM_IMUX0 CLBLM_R_X39Y104/CLBLM_L_A3 CLBLM_R_X39Y105/CLBLM_IMUX26 CLBLM_R_X39Y105/CLBLM_IMUX34 CLBLM_R_X39Y105/CLBLM_IMUX47 CLBLM_R_X39Y105/CLBLM_L_B4 CLBLM_R_X39Y105/CLBLM_L_C6 CLBLM_R_X39Y105/CLBLM_M_D5 CLBLM_R_X39Y105/CLBLM_NW2A0 CLBLM_R_X39Y106/CLBLM_EE2BEG0 CLBLM_R_X39Y106/CLBLM_IMUX0 CLBLM_R_X39Y106/CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_IMUX1 CLBLM_R_X39Y107/CLBLM_IMUX17 CLBLM_R_X39Y107/CLBLM_IMUX32 CLBLM_R_X39Y107/CLBLM_M_A3 CLBLM_R_X39Y107/CLBLM_M_B3 CLBLM_R_X39Y107/CLBLM_M_C1 CLBLM_R_X39Y107/CLBLM_NE2A0 CLBLM_R_X39Y109/CLBLM_IMUX10 CLBLM_R_X39Y109/CLBLM_IMUX25 CLBLM_R_X39Y109/CLBLM_IMUX30 CLBLM_R_X39Y109/CLBLM_L_A4 CLBLM_R_X39Y109/CLBLM_L_B5 CLBLM_R_X39Y109/CLBLM_L_C5 CLBLM_R_X39Y109/CLBLM_SW2A0 CLBLM_R_X39Y109/CLBLM_WL1END3 CLBLM_R_X39Y111/CLBLM_EL1BEG2 CLBLM_R_X39Y111/CLBLM_IMUX24 CLBLM_R_X39Y111/CLBLM_IMUX32 CLBLM_R_X39Y111/CLBLM_IMUX41 CLBLM_R_X39Y111/CLBLM_IMUX8 CLBLM_R_X39Y111/CLBLM_L_D1 CLBLM_R_X39Y111/CLBLM_M_A5 CLBLM_R_X39Y111/CLBLM_M_B5 CLBLM_R_X39Y111/CLBLM_M_C1 CLBLM_R_X39Y112/CLBLM_IMUX23 CLBLM_R_X39Y112/CLBLM_L_C3 CLBLM_R_X41Y106/CLBLM_IMUX1 CLBLM_R_X41Y106/CLBLM_IMUX16 CLBLM_R_X41Y106/CLBLM_IMUX24 CLBLM_R_X41Y106/CLBLM_IMUX33 CLBLM_R_X41Y106/CLBLM_IMUX41 CLBLM_R_X41Y106/CLBLM_IMUX9 CLBLM_R_X41Y106/CLBLM_L_A5 CLBLM_R_X41Y106/CLBLM_L_B3 CLBLM_R_X41Y106/CLBLM_L_C1 CLBLM_R_X41Y106/CLBLM_L_D1 CLBLM_R_X41Y106/CLBLM_M_A3 CLBLM_R_X41Y106/CLBLM_M_B5 CLBLM_R_X41Y108/CLBLM_IMUX1 CLBLM_R_X41Y108/CLBLM_IMUX24 CLBLM_R_X41Y108/CLBLM_IMUX32 CLBLM_R_X41Y108/CLBLM_IMUX40 CLBLM_R_X41Y108/CLBLM_M_A3 CLBLM_R_X41Y108/CLBLM_M_B5 CLBLM_R_X41Y108/CLBLM_M_C1 CLBLM_R_X41Y108/CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_IMUX33 CLBLM_R_X41Y109/CLBLM_L_C1 CLBLM_R_X41Y110/CLBLM_EE2BEG0 CLBLM_R_X41Y110/CLBLM_IMUX14 CLBLM_R_X41Y110/CLBLM_IMUX30 CLBLM_R_X41Y110/CLBLM_IMUX46 CLBLM_R_X41Y110/CLBLM_IMUX9 CLBLM_R_X41Y110/CLBLM_L_A5 CLBLM_R_X41Y110/CLBLM_L_B1 CLBLM_R_X41Y110/CLBLM_L_C5 CLBLM_R_X41Y110/CLBLM_L_D5 CLBLM_R_X41Y110/CLBLM_WW2A0 CLBLM_R_X41Y111/CLBLM_IMUX39 CLBLM_R_X41Y111/CLBLM_L_D3 INT_L_X40Y103/WL1BEG3 INT_L_X40Y104/EL1END3 INT_L_X40Y104/IMUX_L25 INT_L_X40Y104/IMUX_L30 INT_L_X40Y104/IMUX_L38 INT_L_X40Y104/IMUX_L41 INT_L_X40Y104/IMUX_L7 INT_L_X40Y104/LOGIC_OUTS_L4 INT_L_X40Y104/NW2BEG0 INT_L_X40Y104/WL1BEG_N3 INT_L_X40Y105/NW2A0 INT_L_X40Y106/EE2A0 INT_L_X40Y106/NE2END_S3_0 INT_L_X40Y107/IMUX_L9 INT_L_X40Y107/NE2END0 INT_L_X40Y107/NR1BEG0 INT_L_X40Y108/BYP_ALT7 INT_L_X40Y108/BYP_BOUNCE7 INT_L_X40Y108/IMUX_L24 INT_L_X40Y108/IMUX_L32 INT_L_X40Y108/NR1END0 INT_L_X40Y108/NW2END_S0_0 INT_L_X40Y109/BYP_BOUNCE_N3_7 INT_L_X40Y109/IMUX_L16 INT_L_X40Y109/IMUX_L24 INT_L_X40Y109/IMUX_L35 INT_L_X40Y109/IMUX_L40 INT_L_X40Y109/NE2BEG0 INT_L_X40Y109/NW2END0 INT_L_X40Y109/SW2A0 INT_L_X40Y109/WL1BEG3 INT_L_X40Y110/IMUX_L15 INT_L_X40Y110/NE2A0 INT_L_X40Y110/NW2END_S0_0 INT_L_X40Y110/SW2BEG0 INT_L_X40Y110/WL1BEG_N3 INT_L_X40Y110/WW2END0 INT_L_X40Y111/EL1END2 INT_L_X40Y111/IMUX_L12 INT_L_X40Y111/IMUX_L13 INT_L_X40Y111/NW2END0 INT_L_X42Y110/BYP_ALT4 INT_L_X42Y110/BYP_BOUNCE4 INT_L_X42Y110/EE2A0 INT_L_X42Y110/IMUX_L11 INT_L_X42Y110/IMUX_L12 INT_L_X42Y110/IMUX_L38 INT_L_X42Y110/WR1END1 INT_L_X42Y110/WW2BEG0 INT_R_X39Y103/WL1END3 INT_R_X39Y104/EL1BEG3 INT_R_X39Y104/IMUX0 INT_R_X39Y104/NN2BEG0 INT_R_X39Y104/NW2END_S0_0 INT_R_X39Y104/WL1END_N1_3 INT_R_X39Y105/BYP_ALT0 INT_R_X39Y105/BYP_BOUNCE0 INT_R_X39Y105/EL1BEG_N3 INT_R_X39Y105/IMUX26 INT_R_X39Y105/IMUX34 INT_R_X39Y105/IMUX47 INT_R_X39Y105/NN2A0 INT_R_X39Y105/NN2BEG0 INT_R_X39Y105/NN2END_S2_0 INT_R_X39Y105/NW2END0 INT_R_X39Y106/EE2BEG0 INT_R_X39Y106/IMUX0 INT_R_X39Y106/NE2BEG0 INT_R_X39Y106/NN2A0 INT_R_X39Y106/NN2END0 INT_R_X39Y106/NN2END_S2_0 INT_R_X39Y107/IMUX1 INT_R_X39Y107/IMUX17 INT_R_X39Y107/IMUX32 INT_R_X39Y107/NE2A0 INT_R_X39Y107/NN2END0 INT_R_X39Y109/IMUX10 INT_R_X39Y109/IMUX25 INT_R_X39Y109/IMUX30 INT_R_X39Y109/NL1BEG0 INT_R_X39Y109/NL1END_S3_0 INT_R_X39Y109/SW2END0 INT_R_X39Y109/WL1END3 INT_R_X39Y110/NL1END0 INT_R_X39Y110/NR1BEG0 INT_R_X39Y110/WL1END_N1_3 INT_R_X39Y111/EL1BEG2 INT_R_X39Y111/IMUX24 INT_R_X39Y111/IMUX32 INT_R_X39Y111/IMUX41 INT_R_X39Y111/IMUX8 INT_R_X39Y111/NL1BEG_N3 INT_R_X39Y111/NR1BEG3 INT_R_X39Y111/NR1END0 INT_R_X39Y112/IMUX23 INT_R_X39Y112/NR1END3 INT_R_X41Y106/EE2END0 INT_R_X41Y106/IMUX1 INT_R_X41Y106/IMUX16 INT_R_X41Y106/IMUX24 INT_R_X41Y106/IMUX33 INT_R_X41Y106/IMUX41 INT_R_X41Y106/IMUX9 INT_R_X41Y106/NN2BEG0 INT_R_X41Y107/NN2A0 INT_R_X41Y107/NN2END_S2_0 INT_R_X41Y108/IMUX1 INT_R_X41Y108/IMUX24 INT_R_X41Y108/IMUX32 INT_R_X41Y108/IMUX40 INT_R_X41Y108/NN2END0 INT_R_X41Y108/NW2BEG0 INT_R_X41Y109/IMUX33 INT_R_X41Y109/NE2END_S3_0 INT_R_X41Y109/NW2A0 INT_R_X41Y109/SL1END0 INT_R_X41Y110/EE2BEG0 INT_R_X41Y110/IMUX14 INT_R_X41Y110/IMUX30 INT_R_X41Y110/IMUX46 INT_R_X41Y110/IMUX9 INT_R_X41Y110/NE2END0 INT_R_X41Y110/NL1BEG_N3 INT_R_X41Y110/NR1BEG3 INT_R_X41Y110/NW2BEG0 INT_R_X41Y110/SL1BEG0 INT_R_X41Y110/WW2A0 INT_R_X41Y111/IMUX39 INT_R_X41Y111/NR1END3 INT_R_X41Y111/NW2A0 INT_R_X43Y110/EE2END0 INT_R_X43Y110/WR1BEG1 VBRK_X99Y108/VBRK_WL1END3 VBRK_X99Y109/VBRK_EL1BEG3 VBRK_X99Y110/VBRK_NW2A0 VBRK_X99Y111/VBRK_EE2BEG0 VBRK_X99Y112/VBRK_NE2A0 VBRK_X99Y114/VBRK_SW2A0 VBRK_X99Y114/VBRK_WL1END3 VBRK_X99Y116/VBRK_EL1BEG2 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y104/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X40Y104/INT_L.EL1END3->>IMUX_L30 INT_L_X40Y104/INT_L.EL1END3->>IMUX_L38 INT_L_X40Y104/INT_L.EL1END3->>IMUX_L7 INT_L_X40Y104/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X40Y104/INT_L.LOGIC_OUTS_L4->>IMUX_L41 INT_L_X40Y104/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X40Y104/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X40Y107/INT_L.NE2END0->>IMUX_L9 INT_L_X40Y107/INT_L.NE2END0->>NR1BEG0 INT_L_X40Y108/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X40Y108/INT_L.NR1END0->>IMUX_L24 INT_L_X40Y108/INT_L.NR1END0->>IMUX_L32 INT_L_X40Y108/INT_L.NW2END_S0_0->>BYP_ALT7 INT_L_X40Y109/INT_L.BYP_BOUNCE_N3_7->>IMUX_L35 INT_L_X40Y109/INT_L.NW2END0->>IMUX_L16 INT_L_X40Y109/INT_L.NW2END0->>IMUX_L24 INT_L_X40Y109/INT_L.NW2END0->>IMUX_L40 INT_L_X40Y109/INT_L.NW2END0->>NE2BEG0 INT_L_X40Y110/INT_L.NW2END_S0_0->>IMUX_L15 INT_L_X40Y110/INT_L.WW2END0->>SW2BEG0 INT_L_X40Y110/INT_L.WW2END0->>WL1BEG_N3 INT_L_X40Y111/INT_L.EL1END2->>IMUX_L12 INT_L_X40Y111/INT_L.EL1END2->>IMUX_L13 INT_L_X42Y110/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y110/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X42Y110/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X42Y110/INT_L.WR1END1->>BYP_ALT4 INT_L_X42Y110/INT_L.WR1END1->>IMUX_L11 INT_L_X42Y110/INT_L.WR1END1->>WW2BEG0 INT_R_X39Y104/INT_R.WL1END_N1_3->>IMUX0 INT_R_X39Y104/INT_R.WL1END_N1_3->>NN2BEG0 INT_R_X39Y105/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X39Y105/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X39Y105/INT_R.BYP_BOUNCE0->>IMUX34 INT_R_X39Y105/INT_R.NN2END_S2_0->>IMUX47 INT_R_X39Y105/INT_R.NW2END0->>BYP_ALT0 INT_R_X39Y105/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y105/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y106/INT_R.NN2END0->>EE2BEG0 INT_R_X39Y106/INT_R.NN2END0->>IMUX0 INT_R_X39Y106/INT_R.NN2END0->>NE2BEG0 INT_R_X39Y107/INT_R.NN2END0->>IMUX1 INT_R_X39Y107/INT_R.NN2END0->>IMUX17 INT_R_X39Y107/INT_R.NN2END0->>IMUX32 INT_R_X39Y109/INT_R.SW2END0->>IMUX10 INT_R_X39Y109/INT_R.SW2END0->>IMUX25 INT_R_X39Y109/INT_R.SW2END0->>NL1BEG0 INT_R_X39Y109/INT_R.WL1END3->>IMUX30 INT_R_X39Y110/INT_R.NL1END0->>NR1BEG0 INT_R_X39Y111/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X39Y111/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y111/INT_R.NR1END0->>IMUX24 INT_R_X39Y111/INT_R.NR1END0->>IMUX32 INT_R_X39Y111/INT_R.NR1END0->>IMUX41 INT_R_X39Y111/INT_R.NR1END0->>IMUX8 INT_R_X39Y111/INT_R.NR1END0->>NL1BEG_N3 INT_R_X39Y112/INT_R.NR1END3->>IMUX23 INT_R_X41Y106/INT_R.EE2END0->>IMUX1 INT_R_X41Y106/INT_R.EE2END0->>IMUX16 INT_R_X41Y106/INT_R.EE2END0->>IMUX24 INT_R_X41Y106/INT_R.EE2END0->>IMUX33 INT_R_X41Y106/INT_R.EE2END0->>IMUX41 INT_R_X41Y106/INT_R.EE2END0->>IMUX9 INT_R_X41Y106/INT_R.EE2END0->>NN2BEG0 INT_R_X41Y108/INT_R.NN2END0->>IMUX1 INT_R_X41Y108/INT_R.NN2END0->>IMUX24 INT_R_X41Y108/INT_R.NN2END0->>IMUX32 INT_R_X41Y108/INT_R.NN2END0->>IMUX40 INT_R_X41Y108/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y109/INT_R.SL1END0->>IMUX33 INT_R_X41Y110/INT_R.NE2END0->>EE2BEG0 INT_R_X41Y110/INT_R.NE2END0->>IMUX9 INT_R_X41Y110/INT_R.NE2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.NE2END0->>NW2BEG0 INT_R_X41Y110/INT_R.NE2END0->>SL1BEG0 INT_R_X41Y110/INT_R.NL1BEG_N3->>IMUX14 INT_R_X41Y110/INT_R.NL1BEG_N3->>IMUX30 INT_R_X41Y110/INT_R.NL1BEG_N3->>IMUX46 INT_R_X41Y110/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X41Y111/INT_R.NR1END3->>IMUX39 INT_R_X43Y110/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 52, 

FSM_sequential_statemachine.c_state[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_statemachine.c_state[2]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_EE2A2 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_EL1BEG1 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_EE2BEG2 BRAM_L_X38Y100/BRAM_EE2A2_0 BRAM_L_X38Y100/BRAM_EE2BEG2_3 BRAM_L_X38Y100/BRAM_EL1BEG1_2 BRKH_INT_X40Y99/BRKH_INT_SS2A2 CLBLL_L_X40Y100/CLBLL_EE2A2 CLBLL_L_X40Y102/CLBLL_EL1BEG1 CLBLL_L_X40Y104/CLBLL_CTRL0 CLBLL_L_X40Y104/CLBLL_CTRL1 CLBLL_L_X40Y104/CLBLL_LL_SR CLBLL_L_X40Y104/CLBLL_L_SR CLBLL_L_X40Y99/CLBLL_CTRL1 CLBLL_L_X40Y99/CLBLL_LL_SR CLBLM_L_X36Y101/CLBLM_CTRL0 CLBLM_L_X36Y101/CLBLM_CTRL1 CLBLM_L_X36Y101/CLBLM_L_SR CLBLM_L_X36Y101/CLBLM_M_SR CLBLM_L_X36Y102/CLBLM_CTRL0 CLBLM_L_X36Y102/CLBLM_CTRL1 CLBLM_L_X36Y102/CLBLM_L_SR CLBLM_L_X36Y102/CLBLM_M_SR CLBLM_R_X37Y100/CLBLM_EE2A2 CLBLM_R_X37Y101/CLBLM_CTRL1 CLBLM_R_X37Y101/CLBLM_M_SR CLBLM_R_X37Y102/CLBLM_CTRL1 CLBLM_R_X37Y102/CLBLM_EL1BEG1 CLBLM_R_X37Y102/CLBLM_M_SR CLBLM_R_X37Y103/CLBLM_CTRL0 CLBLM_R_X37Y103/CLBLM_CTRL1 CLBLM_R_X37Y103/CLBLM_EE2BEG2 CLBLM_R_X37Y103/CLBLM_LOGIC_OUTS14 CLBLM_R_X37Y103/CLBLM_L_SR CLBLM_R_X37Y103/CLBLM_M_C CLBLM_R_X37Y103/CLBLM_M_SR CLBLM_R_X39Y100/CLBLM_EE2A2 CLBLM_R_X39Y100/CLBLM_IMUX10 CLBLM_R_X39Y100/CLBLM_L_A4 CLBLM_R_X39Y102/CLBLM_CTRL1 CLBLM_R_X39Y102/CLBLM_EL1BEG1 CLBLM_R_X39Y102/CLBLM_M_SR CLBLM_R_X39Y104/CLBLM_CTRL0 CLBLM_R_X39Y104/CLBLM_L_SR CLBLM_R_X39Y105/CLBLM_CTRL1 CLBLM_R_X39Y105/CLBLM_M_SR CLBLM_R_X39Y106/CLBLM_CTRL0 CLBLM_R_X39Y106/CLBLM_L_SR CLBLM_R_X41Y102/CLBLM_CTRL0 CLBLM_R_X41Y102/CLBLM_L_SR INT_L_X36Y100/EE2BEG2 INT_L_X36Y100/NR1BEG2 INT_L_X36Y100/SS2END2 INT_L_X36Y101/CTRL_L0 INT_L_X36Y101/CTRL_L1 INT_L_X36Y101/NR1END2 INT_L_X36Y101/SS2A2 INT_L_X36Y102/CTRL_L0 INT_L_X36Y102/CTRL_L1 INT_L_X36Y102/SR1END2 INT_L_X36Y102/SS2BEG2 INT_L_X36Y103/SR1BEG2 INT_L_X36Y103/WL1END1 INT_L_X38Y100/EE2BEG2 INT_L_X38Y100/EE2END2 INT_L_X38Y100/EL1BEG1 INT_L_X38Y102/EL1END1 INT_L_X38Y102/ER1BEG2 INT_L_X38Y103/EE2A2 INT_L_X40Y100/EE2END2 INT_L_X40Y100/SS2BEG2 INT_L_X40Y102/EL1END1 INT_L_X40Y102/ER1BEG2 INT_L_X40Y104/CTRL_L0 INT_L_X40Y104/CTRL_L1 INT_L_X40Y104/WR1END2 INT_L_X40Y98/NR1BEG2 INT_L_X40Y98/SS2END2 INT_L_X40Y99/CTRL_L1 INT_L_X40Y99/NR1END2 INT_L_X40Y99/SS2A2 INT_R_X37Y100/EE2A2 INT_R_X37Y101/CTRL1 INT_R_X37Y101/FAN_ALT1 INT_R_X37Y101/FAN_BOUNCE1 INT_R_X37Y101/NR1BEG2 INT_R_X37Y101/SS2END2 INT_R_X37Y102/CTRL1 INT_R_X37Y102/EL1BEG1 INT_R_X37Y102/NR1END2 INT_R_X37Y102/SS2A2 INT_R_X37Y103/BYP_ALT2 INT_R_X37Y103/BYP_BOUNCE2 INT_R_X37Y103/CTRL0 INT_R_X37Y103/CTRL1 INT_R_X37Y103/EE2BEG2 INT_R_X37Y103/FAN_ALT1 INT_R_X37Y103/FAN_BOUNCE1 INT_R_X37Y103/LOGIC_OUTS14 INT_R_X37Y103/SS2BEG2 INT_R_X37Y103/WL1BEG1 INT_R_X37Y104/BYP_BOUNCE_N3_2 INT_R_X39Y100/EE2A2 INT_R_X39Y100/EL1END1 INT_R_X39Y100/IMUX10 INT_R_X39Y102/CTRL1 INT_R_X39Y102/EL1BEG1 INT_R_X39Y102/ER1END2 INT_R_X39Y103/EE2END2 INT_R_X39Y103/NN2BEG2 INT_R_X39Y103/NR1BEG2 INT_R_X39Y104/CTRL0 INT_R_X39Y104/NN2A2 INT_R_X39Y104/NR1BEG2 INT_R_X39Y104/NR1END2 INT_R_X39Y105/CTRL1 INT_R_X39Y105/NN2END2 INT_R_X39Y105/NR1BEG2 INT_R_X39Y105/NR1END2 INT_R_X39Y106/CTRL0 INT_R_X39Y106/NR1END2 INT_R_X41Y102/CTRL0 INT_R_X41Y102/ER1END2 INT_R_X41Y102/NR1BEG2 INT_R_X41Y103/NL1BEG1 INT_R_X41Y103/NR1END2 INT_R_X41Y104/NL1END1 INT_R_X41Y104/WR1BEG2 VBRK_X99Y105/VBRK_EE2A2 VBRK_X99Y107/VBRK_EL1BEG1 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y104/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y99/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X36Y101/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y101/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X36Y102/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y102/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X37Y101/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X37Y102/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X37Y103/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X37Y103/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X37Y103/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y102/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y104/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y105/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y106/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y102/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X36Y100/INT_L.SS2END2->>EE2BEG2 INT_L_X36Y100/INT_L.SS2END2->>NR1BEG2 INT_L_X36Y101/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y101/INT_L.NR1END2->>CTRL_L1 INT_L_X36Y102/INT_L.SR1END2->>CTRL_L0 INT_L_X36Y102/INT_L.SR1END2->>CTRL_L1 INT_L_X36Y102/INT_L.SR1END2->>SS2BEG2 INT_L_X36Y103/INT_L.WL1END1->>SR1BEG2 INT_L_X38Y100/INT_L.EE2END2->>EE2BEG2 INT_L_X38Y100/INT_L.EE2END2->>EL1BEG1 INT_L_X38Y102/INT_L.EL1END1->>ER1BEG2 INT_L_X40Y100/INT_L.EE2END2->>SS2BEG2 INT_L_X40Y102/INT_L.EL1END1->>ER1BEG2 INT_L_X40Y104/INT_L.WR1END2->>CTRL_L0 INT_L_X40Y104/INT_L.WR1END2->>CTRL_L1 INT_L_X40Y98/INT_L.SS2END2->>NR1BEG2 INT_L_X40Y99/INT_L.NR1END2->>CTRL_L1 INT_R_X37Y101/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X37Y101/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X37Y101/INT_R.SS2END2->>FAN_ALT1 INT_R_X37Y101/INT_R.SS2END2->>NR1BEG2 INT_R_X37Y102/INT_R.NR1END2->>CTRL1 INT_R_X37Y102/INT_R.NR1END2->>EL1BEG1 INT_R_X37Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X37Y103/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X37Y103/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X37Y103/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X37Y103/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X37Y103/INT_R.LOGIC_OUTS14->>BYP_ALT2 INT_R_X37Y103/INT_R.LOGIC_OUTS14->>EE2BEG2 INT_R_X37Y103/INT_R.LOGIC_OUTS14->>SS2BEG2 INT_R_X37Y103/INT_R.LOGIC_OUTS14->>WL1BEG1 INT_R_X39Y100/INT_R.EL1END1->>IMUX10 INT_R_X39Y102/INT_R.ER1END2->>CTRL1 INT_R_X39Y102/INT_R.ER1END2->>EL1BEG1 INT_R_X39Y103/INT_R.EE2END2->>NN2BEG2 INT_R_X39Y103/INT_R.EE2END2->>NR1BEG2 INT_R_X39Y104/INT_R.NR1END2->>CTRL0 INT_R_X39Y104/INT_R.NR1END2->>NR1BEG2 INT_R_X39Y105/INT_R.NN2END2->>NR1BEG2 INT_R_X39Y105/INT_R.NR1END2->>CTRL1 INT_R_X39Y106/INT_R.NR1END2->>CTRL0 INT_R_X41Y102/INT_R.ER1END2->>CTRL0 INT_R_X41Y102/INT_R.ER1END2->>NR1BEG2 INT_R_X41Y103/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y104/INT_R.NL1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 37, 

ctrl_ven - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_WW2A0 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_NW2A0 BRAM_INT_INTERFACE_L_X38Y99/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X38Y99/INT_INTERFACE_WL1END3 BRAM_L_X38Y100/BRAM_NW2A0_2 BRAM_L_X38Y100/BRAM_WL1END2_0 BRAM_L_X38Y100/BRAM_WW2A0_0 BRAM_L_X38Y95/BRAM_SW2A0_4 BRAM_L_X38Y95/BRAM_WL1END3_4 BRKH_INT_X37Y99/BRKH_INT_WL1END3 BRKH_INT_X38Y99/BRKH_INT_SW2A0 BRKH_INT_X38Y99/BRKH_INT_WL1BEG3 BRKH_INT_X40Y99/BRKH_INT_NE2BEG0 BRKH_INT_X40Y99/BRKH_INT_NN2A0 BRKH_INT_X40Y99/BRKH_INT_NN2BEG0 BRKH_INT_X40Y99/BRKH_INT_NN2END_S2_0 BRKH_INT_X41Y99/BRKH_INT_EL1BEG3 BRKH_INT_X41Y99/BRKH_INT_NE2END_S3_0 CLBLL_L_X40Y100/CLBLL_IMUX16 CLBLL_L_X40Y100/CLBLL_IMUX34 CLBLL_L_X40Y100/CLBLL_IMUX46 CLBLL_L_X40Y100/CLBLL_IMUX9 CLBLL_L_X40Y100/CLBLL_L_A5 CLBLL_L_X40Y100/CLBLL_L_B3 CLBLL_L_X40Y100/CLBLL_L_C6 CLBLL_L_X40Y100/CLBLL_L_D5 CLBLL_L_X40Y100/CLBLL_WW2A0 CLBLL_L_X40Y100/CLBLL_WW2A3 CLBLL_L_X40Y101/CLBLL_EE2A3 CLBLL_L_X40Y101/CLBLL_IMUX16 CLBLL_L_X40Y101/CLBLL_IMUX23 CLBLL_L_X40Y101/CLBLL_IMUX41 CLBLL_L_X40Y101/CLBLL_IMUX9 CLBLL_L_X40Y101/CLBLL_L_A5 CLBLL_L_X40Y101/CLBLL_L_B3 CLBLL_L_X40Y101/CLBLL_L_C3 CLBLL_L_X40Y101/CLBLL_L_D1 CLBLL_L_X40Y102/CLBLL_IMUX16 CLBLL_L_X40Y102/CLBLL_IMUX33 CLBLL_L_X40Y102/CLBLL_IMUX41 CLBLL_L_X40Y102/CLBLL_IMUX9 CLBLL_L_X40Y102/CLBLL_L_A5 CLBLL_L_X40Y102/CLBLL_L_B3 CLBLL_L_X40Y102/CLBLL_L_C1 CLBLL_L_X40Y102/CLBLL_L_D1 CLBLL_L_X40Y103/CLBLL_NW2A0 CLBLL_L_X40Y105/CLBLL_IMUX23 CLBLL_L_X40Y105/CLBLL_L_C3 CLBLL_L_X40Y106/CLBLL_IMUX32 CLBLL_L_X40Y106/CLBLL_IMUX40 CLBLL_L_X40Y106/CLBLL_LL_C1 CLBLL_L_X40Y106/CLBLL_LL_D1 CLBLL_L_X40Y106/CLBLL_WR1END1 CLBLL_L_X40Y106/CLBLL_WW2END3 CLBLL_L_X40Y107/CLBLL_IMUX15 CLBLL_L_X40Y107/CLBLL_IMUX29 CLBLL_L_X40Y107/CLBLL_LL_B1 CLBLL_L_X40Y107/CLBLL_LL_C2 CLBLL_L_X40Y97/CLBLL_WL1END3 CLBLL_L_X40Y98/CLBLL_LL_AQ CLBLL_L_X40Y98/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y99/CLBLL_IMUX0 CLBLL_L_X40Y99/CLBLL_IMUX25 CLBLL_L_X40Y99/CLBLL_IMUX33 CLBLL_L_X40Y99/CLBLL_IMUX41 CLBLL_L_X40Y99/CLBLL_L_A3 CLBLL_L_X40Y99/CLBLL_L_B5 CLBLL_L_X40Y99/CLBLL_L_C1 CLBLL_L_X40Y99/CLBLL_L_D1 CLBLL_L_X42Y101/CLBLL_ER1BEG3 CLBLL_L_X42Y101/CLBLL_IMUX13 CLBLL_L_X42Y101/CLBLL_IMUX30 CLBLL_L_X42Y101/CLBLL_IMUX40 CLBLL_L_X42Y101/CLBLL_IMUX46 CLBLL_L_X42Y101/CLBLL_IMUX5 CLBLL_L_X42Y101/CLBLL_LL_D1 CLBLL_L_X42Y101/CLBLL_L_A6 CLBLL_L_X42Y101/CLBLL_L_B6 CLBLL_L_X42Y101/CLBLL_L_C5 CLBLL_L_X42Y101/CLBLL_L_D5 CLBLL_L_X42Y102/CLBLL_EE2A0 CLBLL_L_X42Y102/CLBLL_IMUX25 CLBLL_L_X42Y102/CLBLL_IMUX33 CLBLL_L_X42Y102/CLBLL_IMUX36 CLBLL_L_X42Y102/CLBLL_IMUX9 CLBLL_L_X42Y102/CLBLL_L_A5 CLBLL_L_X42Y102/CLBLL_L_B5 CLBLL_L_X42Y102/CLBLL_L_C1 CLBLL_L_X42Y102/CLBLL_L_D2 CLBLL_L_X42Y102/CLBLL_NE2A2 CLBLL_L_X42Y103/CLBLL_IMUX14 CLBLL_L_X42Y103/CLBLL_IMUX23 CLBLL_L_X42Y103/CLBLL_IMUX42 CLBLL_L_X42Y103/CLBLL_IMUX6 CLBLL_L_X42Y103/CLBLL_L_A1 CLBLL_L_X42Y103/CLBLL_L_B1 CLBLL_L_X42Y103/CLBLL_L_C3 CLBLL_L_X42Y103/CLBLL_L_D6 CLBLL_L_X42Y103/CLBLL_NE2A3 CLBLL_L_X42Y104/CLBLL_IMUX26 CLBLL_L_X42Y104/CLBLL_IMUX3 CLBLL_L_X42Y104/CLBLL_IMUX30 CLBLL_L_X42Y104/CLBLL_IMUX46 CLBLL_L_X42Y104/CLBLL_L_A2 CLBLL_L_X42Y104/CLBLL_L_B4 CLBLL_L_X42Y104/CLBLL_L_C5 CLBLL_L_X42Y104/CLBLL_L_D5 CLBLL_L_X42Y105/CLBLL_IMUX14 CLBLL_L_X42Y105/CLBLL_IMUX23 CLBLL_L_X42Y105/CLBLL_IMUX42 CLBLL_L_X42Y105/CLBLL_IMUX6 CLBLL_L_X42Y105/CLBLL_L_A1 CLBLL_L_X42Y105/CLBLL_L_B1 CLBLL_L_X42Y105/CLBLL_L_C3 CLBLL_L_X42Y105/CLBLL_L_D6 CLBLL_L_X42Y105/CLBLL_WR1END0 CLBLL_L_X42Y106/CLBLL_IMUX16 CLBLL_L_X42Y106/CLBLL_IMUX21 CLBLL_L_X42Y106/CLBLL_IMUX42 CLBLL_L_X42Y106/CLBLL_IMUX5 CLBLL_L_X42Y106/CLBLL_L_A6 CLBLL_L_X42Y106/CLBLL_L_B3 CLBLL_L_X42Y106/CLBLL_L_C4 CLBLL_L_X42Y106/CLBLL_L_D6 CLBLL_L_X42Y107/CLBLL_IMUX26 CLBLL_L_X42Y107/CLBLL_IMUX3 CLBLL_L_X42Y107/CLBLL_IMUX34 CLBLL_L_X42Y107/CLBLL_IMUX42 CLBLL_L_X42Y107/CLBLL_L_A2 CLBLL_L_X42Y107/CLBLL_L_B4 CLBLL_L_X42Y107/CLBLL_L_C6 CLBLL_L_X42Y107/CLBLL_L_D6 CLBLL_L_X42Y107/CLBLL_WR1END2 CLBLL_L_X42Y108/CLBLL_IMUX13 CLBLL_L_X42Y108/CLBLL_IMUX5 CLBLL_L_X42Y108/CLBLL_L_A6 CLBLL_L_X42Y108/CLBLL_L_B6 CLBLL_L_X42Y99/CLBLL_EL1BEG3 CLBLL_L_X42Y99/CLBLL_IMUX6 CLBLL_L_X42Y99/CLBLL_L_A1 CLBLM_R_X37Y100/CLBLM_IMUX12 CLBLM_R_X37Y100/CLBLM_IMUX22 CLBLM_R_X37Y100/CLBLM_IMUX44 CLBLM_R_X37Y100/CLBLM_IMUX8 CLBLM_R_X37Y100/CLBLM_M_A5 CLBLM_R_X37Y100/CLBLM_M_B6 CLBLM_R_X37Y100/CLBLM_M_C3 CLBLM_R_X37Y100/CLBLM_M_D4 CLBLM_R_X37Y100/CLBLM_WL1END2 CLBLM_R_X37Y100/CLBLM_WW2A0 CLBLM_R_X37Y102/CLBLM_IMUX0 CLBLM_R_X37Y102/CLBLM_IMUX16 CLBLM_R_X37Y102/CLBLM_IMUX20 CLBLM_R_X37Y102/CLBLM_L_A3 CLBLM_R_X37Y102/CLBLM_L_B3 CLBLM_R_X37Y102/CLBLM_L_C2 CLBLM_R_X37Y102/CLBLM_NW2A0 CLBLM_R_X37Y103/CLBLM_IMUX31 CLBLM_R_X37Y103/CLBLM_M_C5 CLBLM_R_X37Y98/CLBLM_IMUX17 CLBLM_R_X37Y98/CLBLM_IMUX32 CLBLM_R_X37Y98/CLBLM_IMUX40 CLBLM_R_X37Y98/CLBLM_IMUX8 CLBLM_R_X37Y98/CLBLM_M_A5 CLBLM_R_X37Y98/CLBLM_M_B3 CLBLM_R_X37Y98/CLBLM_M_C1 CLBLM_R_X37Y98/CLBLM_M_D1 CLBLM_R_X37Y99/CLBLM_IMUX15 CLBLM_R_X37Y99/CLBLM_IMUX31 CLBLM_R_X37Y99/CLBLM_IMUX38 CLBLM_R_X37Y99/CLBLM_IMUX7 CLBLM_R_X37Y99/CLBLM_M_A1 CLBLM_R_X37Y99/CLBLM_M_B1 CLBLM_R_X37Y99/CLBLM_M_C5 CLBLM_R_X37Y99/CLBLM_M_D3 CLBLM_R_X37Y99/CLBLM_SW2A0 CLBLM_R_X37Y99/CLBLM_WL1END3 CLBLM_R_X39Y100/CLBLM_WW2A0 CLBLM_R_X39Y100/CLBLM_WW2A3 CLBLM_R_X39Y101/CLBLM_EE2A3 CLBLM_R_X39Y102/CLBLM_IMUX47 CLBLM_R_X39Y102/CLBLM_M_D5 CLBLM_R_X39Y103/CLBLM_IMUX16 CLBLM_R_X39Y103/CLBLM_IMUX30 CLBLM_R_X39Y103/CLBLM_IMUX46 CLBLM_R_X39Y103/CLBLM_IMUX6 CLBLM_R_X39Y103/CLBLM_L_A1 CLBLM_R_X39Y103/CLBLM_L_B3 CLBLM_R_X39Y103/CLBLM_L_C5 CLBLM_R_X39Y103/CLBLM_L_D5 CLBLM_R_X39Y103/CLBLM_NW2A0 CLBLM_R_X39Y105/CLBLM_IMUX39 CLBLM_R_X39Y105/CLBLM_L_D3 CLBLM_R_X39Y106/CLBLM_IMUX15 CLBLM_R_X39Y106/CLBLM_IMUX2 CLBLM_R_X39Y106/CLBLM_IMUX31 CLBLM_R_X39Y106/CLBLM_M_A2 CLBLM_R_X39Y106/CLBLM_M_B1 CLBLM_R_X39Y106/CLBLM_M_C5 CLBLM_R_X39Y106/CLBLM_WR1END1 CLBLM_R_X39Y106/CLBLM_WW2END3 CLBLM_R_X39Y107/CLBLM_IMUX21 CLBLM_R_X39Y107/CLBLM_L_C4 CLBLM_R_X39Y97/CLBLM_WL1END3 CLBLM_R_X39Y98/CLBLM_IMUX8 CLBLM_R_X39Y98/CLBLM_M_A5 CLBLM_R_X41Y101/CLBLM_ER1BEG3 CLBLM_R_X41Y102/CLBLM_EE2A0 CLBLM_R_X41Y102/CLBLM_IMUX23 CLBLM_R_X41Y102/CLBLM_L_C3 CLBLM_R_X41Y102/CLBLM_NE2A2 CLBLM_R_X41Y103/CLBLM_NE2A3 CLBLM_R_X41Y105/CLBLM_WR1END0 CLBLM_R_X41Y107/CLBLM_IMUX9 CLBLM_R_X41Y107/CLBLM_L_A5 CLBLM_R_X41Y107/CLBLM_WR1END2 CLBLM_R_X41Y98/CLBLM_IMUX20 CLBLM_R_X41Y98/CLBLM_L_C2 CLBLM_R_X41Y99/CLBLM_EL1BEG3 INT_L_X36Y100/ER1BEG1 INT_L_X36Y100/WW2END0 INT_L_X38Y100/SW2BEG0 INT_L_X38Y100/WL1BEG2 INT_L_X38Y100/WL1BEG_N3 INT_L_X38Y100/WW2BEG0 INT_L_X38Y100/WW2END0 INT_L_X38Y100/WW2END3 INT_L_X38Y101/EE2BEG3 INT_L_X38Y101/NL1BEG_N3 INT_L_X38Y101/NW2BEG0 INT_L_X38Y101/WW2END_N0_3 INT_L_X38Y102/NW2A0 INT_L_X38Y99/SW2A0 INT_L_X38Y99/WL1BEG3 INT_L_X40Y100/BYP_ALT7 INT_L_X40Y100/BYP_BOUNCE7 INT_L_X40Y100/IMUX_L16 INT_L_X40Y100/IMUX_L34 INT_L_X40Y100/IMUX_L46 INT_L_X40Y100/IMUX_L9 INT_L_X40Y100/NE2A0 INT_L_X40Y100/NN2A0 INT_L_X40Y100/NN2END0 INT_L_X40Y100/NN2END_S2_0 INT_L_X40Y100/SL1END3 INT_L_X40Y100/WR1END1 INT_L_X40Y100/WW2BEG0 INT_L_X40Y100/WW2BEG3 INT_L_X40Y101/BYP_BOUNCE_N3_7 INT_L_X40Y101/EE2END3 INT_L_X40Y101/EL1BEG2 INT_L_X40Y101/EL1BEG3 INT_L_X40Y101/IMUX_L16 INT_L_X40Y101/IMUX_L23 INT_L_X40Y101/IMUX_L41 INT_L_X40Y101/IMUX_L9 INT_L_X40Y101/NN2END0 INT_L_X40Y101/NR1BEG0 INT_L_X40Y101/SL1BEG3 INT_L_X40Y102/EE2BEG0 INT_L_X40Y102/EL1BEG_N3 INT_L_X40Y102/IMUX_L16 INT_L_X40Y102/IMUX_L33 INT_L_X40Y102/IMUX_L41 INT_L_X40Y102/IMUX_L9 INT_L_X40Y102/NR1END0 INT_L_X40Y102/NW2BEG0 INT_L_X40Y103/NW2A0 INT_L_X40Y105/IMUX_L23 INT_L_X40Y105/NW2END_S0_0 INT_L_X40Y106/IMUX_L32 INT_L_X40Y106/IMUX_L40 INT_L_X40Y106/NW2END0 INT_L_X40Y106/WR1BEG1 INT_L_X40Y106/WW2A3 INT_L_X40Y107/IMUX_L15 INT_L_X40Y107/IMUX_L29 INT_L_X40Y107/WR1END3 INT_L_X40Y97/WL1BEG3 INT_L_X40Y98/ER1BEG1 INT_L_X40Y98/LOGIC_OUTS_L4 INT_L_X40Y98/NN2BEG0 INT_L_X40Y98/NR1BEG0 INT_L_X40Y98/WL1BEG_N3 INT_L_X40Y99/IMUX_L0 INT_L_X40Y99/IMUX_L25 INT_L_X40Y99/IMUX_L33 INT_L_X40Y99/IMUX_L41 INT_L_X40Y99/NE2BEG0 INT_L_X40Y99/NN2A0 INT_L_X40Y99/NN2BEG0 INT_L_X40Y99/NN2END_S2_0 INT_L_X40Y99/NR1END0 INT_L_X42Y101/ER1END3 INT_L_X42Y101/FAN_BOUNCE_S3_4 INT_L_X42Y101/IMUX_L13 INT_L_X42Y101/IMUX_L30 INT_L_X42Y101/IMUX_L40 INT_L_X42Y101/IMUX_L46 INT_L_X42Y101/IMUX_L5 INT_L_X42Y101/SL1END0 INT_L_X42Y102/EE2END0 INT_L_X42Y102/ER1END_N3_3 INT_L_X42Y102/FAN_ALT4 INT_L_X42Y102/FAN_BOUNCE4 INT_L_X42Y102/IMUX_L25 INT_L_X42Y102/IMUX_L33 INT_L_X42Y102/IMUX_L36 INT_L_X42Y102/IMUX_L9 INT_L_X42Y102/NE2END2 INT_L_X42Y102/NL1BEG1 INT_L_X42Y102/NN2BEG0 INT_L_X42Y102/SL1BEG0 INT_L_X42Y103/IMUX_L14 INT_L_X42Y103/IMUX_L23 INT_L_X42Y103/IMUX_L42 INT_L_X42Y103/IMUX_L6 INT_L_X42Y103/NE2END3 INT_L_X42Y103/NL1END1 INT_L_X42Y103/NN2A0 INT_L_X42Y103/NN2END_S2_0 INT_L_X42Y103/NR1BEG1 INT_L_X42Y103/NR1BEG3 INT_L_X42Y104/IMUX_L26 INT_L_X42Y104/IMUX_L3 INT_L_X42Y104/IMUX_L30 INT_L_X42Y104/IMUX_L46 INT_L_X42Y104/NE2BEG3 INT_L_X42Y104/NN2BEG0 INT_L_X42Y104/NN2BEG1 INT_L_X42Y104/NN2END0 INT_L_X42Y104/NR1BEG1 INT_L_X42Y104/NR1BEG3 INT_L_X42Y104/NR1END1 INT_L_X42Y104/NR1END3 INT_L_X42Y104/WR1BEG_S0 INT_L_X42Y105/IMUX_L14 INT_L_X42Y105/IMUX_L23 INT_L_X42Y105/IMUX_L42 INT_L_X42Y105/IMUX_L6 INT_L_X42Y105/NE2A3 INT_L_X42Y105/NL1BEG2 INT_L_X42Y105/NN2A0 INT_L_X42Y105/NN2A1 INT_L_X42Y105/NN2END_S2_0 INT_L_X42Y105/NR1END1 INT_L_X42Y105/NR1END3 INT_L_X42Y105/WR1BEG0 INT_L_X42Y106/IMUX_L16 INT_L_X42Y106/IMUX_L21 INT_L_X42Y106/IMUX_L42 INT_L_X42Y106/IMUX_L5 INT_L_X42Y106/NL1BEG1 INT_L_X42Y106/NL1BEG2 INT_L_X42Y106/NL1END2 INT_L_X42Y106/NN2BEG2 INT_L_X42Y106/NN2END0 INT_L_X42Y106/NN2END1 INT_L_X42Y106/NW2END3 INT_L_X42Y107/IMUX_L26 INT_L_X42Y107/IMUX_L3 INT_L_X42Y107/IMUX_L34 INT_L_X42Y107/IMUX_L42 INT_L_X42Y107/NL1END1 INT_L_X42Y107/NL1END2 INT_L_X42Y107/NN2A2 INT_L_X42Y107/WR1BEG2 INT_L_X42Y108/IMUX_L13 INT_L_X42Y108/IMUX_L5 INT_L_X42Y108/NN2END2 INT_L_X42Y99/EL1END3 INT_L_X42Y99/IMUX_L6 INT_R_X37Y100/ER1END1 INT_R_X37Y100/IMUX12 INT_R_X37Y100/IMUX22 INT_R_X37Y100/IMUX44 INT_R_X37Y100/IMUX8 INT_R_X37Y100/WL1END2 INT_R_X37Y100/WL1END_N1_3 INT_R_X37Y100/WW2A0 INT_R_X37Y101/NW2END_S0_0 INT_R_X37Y102/BYP_ALT0 INT_R_X37Y102/BYP_BOUNCE0 INT_R_X37Y102/IMUX0 INT_R_X37Y102/IMUX16 INT_R_X37Y102/IMUX20 INT_R_X37Y102/NN2BEG0 INT_R_X37Y102/NW2END0 INT_R_X37Y103/IMUX31 INT_R_X37Y103/NN2A0 INT_R_X37Y103/NN2END_S2_0 INT_R_X37Y104/NN2END0 INT_R_X37Y98/IMUX17 INT_R_X37Y98/IMUX32 INT_R_X37Y98/IMUX40 INT_R_X37Y98/IMUX8 INT_R_X37Y98/SL1END0 INT_R_X37Y99/IMUX15 INT_R_X37Y99/IMUX31 INT_R_X37Y99/IMUX38 INT_R_X37Y99/IMUX7 INT_R_X37Y99/SL1BEG0 INT_R_X37Y99/SW2END0 INT_R_X37Y99/WL1END3 INT_R_X39Y100/WW2A0 INT_R_X39Y100/WW2A3 INT_R_X39Y101/EE2A3 INT_R_X39Y102/IMUX47 INT_R_X39Y102/NW2END_S0_0 INT_R_X39Y103/IMUX16 INT_R_X39Y103/IMUX30 INT_R_X39Y103/IMUX46 INT_R_X39Y103/IMUX6 INT_R_X39Y103/NL1BEG_N3 INT_R_X39Y103/NW2END0 INT_R_X39Y104/NR1BEG3 INT_R_X39Y104/SS2END3 INT_R_X39Y105/IMUX39 INT_R_X39Y105/NR1END3 INT_R_X39Y105/SS2A3 INT_R_X39Y105/SS2END_N0_3 INT_R_X39Y106/IMUX15 INT_R_X39Y106/IMUX2 INT_R_X39Y106/IMUX31 INT_R_X39Y106/SS2BEG3 INT_R_X39Y106/WR1END1 INT_R_X39Y106/WW2END3 INT_R_X39Y107/IMUX21 INT_R_X39Y107/NL1BEG_N3 INT_R_X39Y107/WW2END_N0_3 INT_R_X39Y97/WL1END3 INT_R_X39Y98/IMUX8 INT_R_X39Y98/WL1END_N1_3 INT_R_X41Y100/EL1BEG_N3 INT_R_X41Y100/NE2END0 INT_R_X41Y100/WR1BEG1 INT_R_X41Y101/EL1END2 INT_R_X41Y101/EL1END3 INT_R_X41Y101/ER1BEG3 INT_R_X41Y101/NE2BEG2 INT_R_X41Y101/NR1BEG3 INT_R_X41Y102/EE2A0 INT_R_X41Y102/IMUX23 INT_R_X41Y102/NE2A2 INT_R_X41Y102/NE2BEG3 INT_R_X41Y102/NR1END3 INT_R_X41Y103/NE2A3 INT_R_X41Y104/WR1END_S1_0 INT_R_X41Y105/NN2BEG0 INT_R_X41Y105/NW2BEG0 INT_R_X41Y105/WR1END0 INT_R_X41Y106/NN2A0 INT_R_X41Y106/NN2END_S2_0 INT_R_X41Y106/NW2A0 INT_R_X41Y106/WW2BEG3 INT_R_X41Y107/IMUX9 INT_R_X41Y107/NN2END0 INT_R_X41Y107/WR1BEG3 INT_R_X41Y107/WR1END2 INT_R_X41Y98/ER1END1 INT_R_X41Y98/IMUX20 INT_R_X41Y99/EL1BEG3 INT_R_X41Y99/NE2END_S3_0 INT_R_X43Y105/NE2END3 INT_R_X43Y105/NW2BEG3 INT_R_X43Y106/NW2A3 VBRK_X99Y101/VBRK_WL1END3 VBRK_X99Y105/VBRK_WW2A0 VBRK_X99Y105/VBRK_WW2A3 VBRK_X99Y106/VBRK_EE2A3 VBRK_X99Y108/VBRK_NW2A0 VBRK_X99Y111/VBRK_WR1END1 VBRK_X99Y111/VBRK_WW2END3 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y98/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X37Y103/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X39Y98/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X36Y100/INT_L.WW2END0->>ER1BEG1 INT_L_X38Y100/INT_L.WW2END0->>SW2BEG0 INT_L_X38Y100/INT_L.WW2END0->>WL1BEG_N3 INT_L_X38Y100/INT_L.WW2END0->>WW2BEG0 INT_L_X38Y100/INT_L.WW2END3->>WL1BEG2 INT_L_X38Y101/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X38Y101/INT_L.WW2END_N0_3->>NL1BEG_N3 INT_L_X38Y101/INT_L.WW2END_N0_3->>NW2BEG0 INT_L_X40Y100/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X40Y100/INT_L.NN2END0->>IMUX_L16 INT_L_X40Y100/INT_L.NN2END0->>IMUX_L9 INT_L_X40Y100/INT_L.NN2END_S2_0->>BYP_ALT7 INT_L_X40Y100/INT_L.NN2END_S2_0->>WW2BEG3 INT_L_X40Y100/INT_L.SL1END3->>IMUX_L46 INT_L_X40Y100/INT_L.WR1END1->>IMUX_L34 INT_L_X40Y100/INT_L.WR1END1->>WW2BEG0 INT_L_X40Y101/INT_L.BYP_BOUNCE_N3_7->>IMUX_L41 INT_L_X40Y101/INT_L.EE2END3->>EL1BEG2 INT_L_X40Y101/INT_L.EE2END3->>IMUX_L23 INT_L_X40Y101/INT_L.EE2END3->>SL1BEG3 INT_L_X40Y101/INT_L.NN2END0->>IMUX_L16 INT_L_X40Y101/INT_L.NN2END0->>IMUX_L9 INT_L_X40Y101/INT_L.NN2END0->>NR1BEG0 INT_L_X40Y102/INT_L.NR1END0->>EE2BEG0 INT_L_X40Y102/INT_L.NR1END0->>EL1BEG_N3 INT_L_X40Y102/INT_L.NR1END0->>IMUX_L16 INT_L_X40Y102/INT_L.NR1END0->>IMUX_L33 INT_L_X40Y102/INT_L.NR1END0->>IMUX_L41 INT_L_X40Y102/INT_L.NR1END0->>IMUX_L9 INT_L_X40Y102/INT_L.NR1END0->>NW2BEG0 INT_L_X40Y105/INT_L.NW2END_S0_0->>IMUX_L23 INT_L_X40Y106/INT_L.NW2END0->>IMUX_L32 INT_L_X40Y106/INT_L.NW2END0->>IMUX_L40 INT_L_X40Y106/INT_L.NW2END0->>WR1BEG1 INT_L_X40Y107/INT_L.WR1END3->>IMUX_L15 INT_L_X40Y107/INT_L.WR1END3->>IMUX_L29 INT_L_X40Y98/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X40Y98/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X40Y98/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X40Y98/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X40Y99/INT_L.NR1END0->>IMUX_L0 INT_L_X40Y99/INT_L.NR1END0->>IMUX_L25 INT_L_X40Y99/INT_L.NR1END0->>IMUX_L33 INT_L_X40Y99/INT_L.NR1END0->>IMUX_L41 INT_L_X40Y99/INT_L.NR1END0->>NE2BEG0 INT_L_X40Y99/INT_L.NR1END0->>NN2BEG0 INT_L_X42Y101/INT_L.ER1END3->>IMUX_L30 INT_L_X42Y101/INT_L.ER1END3->>IMUX_L46 INT_L_X42Y101/INT_L.FAN_BOUNCE_S3_4->>IMUX_L13 INT_L_X42Y101/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X42Y101/INT_L.SL1END0->>IMUX_L40 INT_L_X42Y102/INT_L.EE2END0->>FAN_ALT4 INT_L_X42Y102/INT_L.EE2END0->>IMUX_L25 INT_L_X42Y102/INT_L.EE2END0->>IMUX_L33 INT_L_X42Y102/INT_L.EE2END0->>IMUX_L9 INT_L_X42Y102/INT_L.EE2END0->>NN2BEG0 INT_L_X42Y102/INT_L.EE2END0->>SL1BEG0 INT_L_X42Y102/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X42Y102/INT_L.NE2END2->>IMUX_L36 INT_L_X42Y102/INT_L.NE2END2->>NL1BEG1 INT_L_X42Y103/INT_L.NE2END3->>IMUX_L14 INT_L_X42Y103/INT_L.NE2END3->>IMUX_L23 INT_L_X42Y103/INT_L.NE2END3->>IMUX_L6 INT_L_X42Y103/INT_L.NE2END3->>NR1BEG3 INT_L_X42Y103/INT_L.NL1END1->>IMUX_L42 INT_L_X42Y103/INT_L.NL1END1->>NR1BEG1 INT_L_X42Y104/INT_L.NN2END0->>NN2BEG0 INT_L_X42Y104/INT_L.NR1END1->>IMUX_L26 INT_L_X42Y104/INT_L.NR1END1->>IMUX_L3 INT_L_X42Y104/INT_L.NR1END1->>NN2BEG1 INT_L_X42Y104/INT_L.NR1END1->>NR1BEG1 INT_L_X42Y104/INT_L.NR1END3->>IMUX_L30 INT_L_X42Y104/INT_L.NR1END3->>IMUX_L46 INT_L_X42Y104/INT_L.NR1END3->>NE2BEG3 INT_L_X42Y104/INT_L.NR1END3->>NR1BEG3 INT_L_X42Y104/INT_L.NR1END3->>WR1BEG_S0 INT_L_X42Y105/INT_L.NR1END1->>IMUX_L42 INT_L_X42Y105/INT_L.NR1END3->>IMUX_L14 INT_L_X42Y105/INT_L.NR1END3->>IMUX_L23 INT_L_X42Y105/INT_L.NR1END3->>IMUX_L6 INT_L_X42Y105/INT_L.NR1END3->>NL1BEG2 INT_L_X42Y106/INT_L.NL1END2->>NL1BEG1 INT_L_X42Y106/INT_L.NL1END2->>NN2BEG2 INT_L_X42Y106/INT_L.NN2END0->>IMUX_L16 INT_L_X42Y106/INT_L.NN2END1->>IMUX_L42 INT_L_X42Y106/INT_L.NW2END3->>IMUX_L21 INT_L_X42Y106/INT_L.NW2END3->>IMUX_L5 INT_L_X42Y106/INT_L.NW2END3->>NL1BEG2 INT_L_X42Y107/INT_L.NL1END1->>IMUX_L26 INT_L_X42Y107/INT_L.NL1END1->>IMUX_L34 INT_L_X42Y107/INT_L.NL1END1->>IMUX_L42 INT_L_X42Y107/INT_L.NL1END1->>WR1BEG2 INT_L_X42Y107/INT_L.NL1END2->>IMUX_L3 INT_L_X42Y108/INT_L.NN2END2->>IMUX_L13 INT_L_X42Y108/INT_L.NN2END2->>IMUX_L5 INT_L_X42Y99/INT_L.EL1END3->>IMUX_L6 INT_R_X37Y100/INT_R.ER1END1->>IMUX12 INT_R_X37Y100/INT_R.WL1END2->>IMUX22 INT_R_X37Y100/INT_R.WL1END2->>IMUX44 INT_R_X37Y100/INT_R.WL1END_N1_3->>IMUX8 INT_R_X37Y102/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X37Y102/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X37Y102/INT_R.NW2END0->>BYP_ALT0 INT_R_X37Y102/INT_R.NW2END0->>IMUX0 INT_R_X37Y102/INT_R.NW2END0->>IMUX16 INT_R_X37Y102/INT_R.NW2END0->>NN2BEG0 INT_R_X37Y103/INT_R.NN2END_S2_0->>IMUX31 INT_R_X37Y98/INT_R.SL1END0->>IMUX17 INT_R_X37Y98/INT_R.SL1END0->>IMUX32 INT_R_X37Y98/INT_R.SL1END0->>IMUX40 INT_R_X37Y98/INT_R.SL1END0->>IMUX8 INT_R_X37Y99/INT_R.SW2END0->>SL1BEG0 INT_R_X37Y99/INT_R.WL1END3->>IMUX15 INT_R_X37Y99/INT_R.WL1END3->>IMUX31 INT_R_X37Y99/INT_R.WL1END3->>IMUX38 INT_R_X37Y99/INT_R.WL1END3->>IMUX7 INT_R_X39Y102/INT_R.NW2END_S0_0->>IMUX47 INT_R_X39Y103/INT_R.NL1BEG_N3->>IMUX30 INT_R_X39Y103/INT_R.NL1BEG_N3->>IMUX46 INT_R_X39Y103/INT_R.NL1BEG_N3->>IMUX6 INT_R_X39Y103/INT_R.NW2END0->>IMUX16 INT_R_X39Y103/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y104/INT_R.SS2END3->>NR1BEG3 INT_R_X39Y105/INT_R.NR1END3->>IMUX39 INT_R_X39Y106/INT_R.WR1END1->>IMUX2 INT_R_X39Y106/INT_R.WW2END3->>IMUX15 INT_R_X39Y106/INT_R.WW2END3->>IMUX31 INT_R_X39Y106/INT_R.WW2END3->>SS2BEG3 INT_R_X39Y107/INT_R.NL1BEG_N3->>IMUX21 INT_R_X39Y107/INT_R.WW2END_N0_3->>NL1BEG_N3 INT_R_X39Y98/INT_R.WL1END_N1_3->>IMUX8 INT_R_X41Y100/INT_R.NE2END0->>EL1BEG_N3 INT_R_X41Y100/INT_R.NE2END0->>WR1BEG1 INT_R_X41Y101/INT_R.EL1END2->>ER1BEG3 INT_R_X41Y101/INT_R.EL1END2->>NE2BEG2 INT_R_X41Y101/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y102/INT_R.NR1END3->>IMUX23 INT_R_X41Y102/INT_R.NR1END3->>NE2BEG3 INT_R_X41Y105/INT_R.WR1END0->>NN2BEG0 INT_R_X41Y105/INT_R.WR1END0->>NW2BEG0 INT_R_X41Y106/INT_R.NN2END_S2_0->>WW2BEG3 INT_R_X41Y107/INT_R.NN2END0->>IMUX9 INT_R_X41Y107/INT_R.WR1END2->>WR1BEG3 INT_R_X41Y98/INT_R.ER1END1->>IMUX20 INT_R_X43Y105/INT_R.NE2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 88, 

FSM_sequential_statemachine.c_state[2]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_statemachine.c_state[2]_i_3_n_0 - 
wires: CLBLL_L_X40Y104/CLBLL_IMUX2 CLBLL_L_X40Y104/CLBLL_LL_A2 CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS19 CLBLL_L_X40Y104/CLBLL_L_D CLBLL_L_X40Y104/CLBLL_L_DMUX INT_L_X40Y104/IMUX_L2 INT_L_X40Y104/LOGIC_OUTS_L19 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y104/CLBLL_L.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_L_X40Y104/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X40Y104/INT_L.LOGIC_OUTS_L19->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_statemachine.c_state[2]_i_4_n_0 - 
wires: CLBLL_L_X40Y104/CLBLL_IMUX1 CLBLL_L_X40Y104/CLBLL_LL_A3 CLBLL_L_X40Y104/CLBLL_LL_DMUX CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS23 INT_L_X40Y103/FAN_BOUNCE_S3_6 INT_L_X40Y104/FAN_ALT6 INT_L_X40Y104/FAN_BOUNCE6 INT_L_X40Y104/IMUX_L1 INT_L_X40Y104/LOGIC_OUTS_L23 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y104/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X40Y104/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X40Y104/INT_L.FAN_BOUNCE6->>IMUX_L1 INT_L_X40Y104/INT_L.LOGIC_OUTS_L23->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/RGBbuf_wreq1 - 
wires: CLBLL_L_X40Y104/CLBLL_IMUX4 CLBLL_L_X40Y104/CLBLL_LL_A6 CLBLL_L_X40Y104/CLBLL_SE2A2 CLBLM_R_X39Y104/CLBLM_SE2A2 CLBLM_R_X39Y105/CLBLM_IMUX20 CLBLM_R_X39Y105/CLBLM_IMUX44 CLBLM_R_X39Y105/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y105/CLBLM_L_C2 CLBLM_R_X39Y105/CLBLM_M_AMUX CLBLM_R_X39Y105/CLBLM_M_D4 INT_L_X40Y104/IMUX_L4 INT_L_X40Y104/SE2END2 INT_R_X39Y104/SE2A2 INT_R_X39Y105/IMUX20 INT_R_X39Y105/IMUX44 INT_R_X39Y105/LOGIC_OUTS20 INT_R_X39Y105/SE2BEG2 VBRK_X99Y109/VBRK_SE2A2 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y105/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X40Y104/INT_L.SE2END2->>IMUX_L4 INT_R_X39Y105/INT_R.LOGIC_OUTS20->>IMUX20 INT_R_X39Y105/INT_R.LOGIC_OUTS20->>IMUX44 INT_R_X39Y105/INT_R.LOGIC_OUTS20->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

FSM_sequential_statemachine.c_state[2]_i_7_n_0 - 
wires: CLBLL_L_X40Y104/CLBLL_IMUX36 CLBLL_L_X40Y104/CLBLL_L_D2 CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y108/CLBLL_L_BMUX INT_L_X40Y102/NR1BEG3 INT_L_X40Y102/SS6END3 INT_L_X40Y103/NL1BEG2 INT_L_X40Y103/NR1END3 INT_L_X40Y103/SS6E3 INT_L_X40Y103/SS6END_N0_3 INT_L_X40Y104/IMUX_L36 INT_L_X40Y104/NL1END2 INT_L_X40Y104/SS6D3 INT_L_X40Y105/SS6C3 INT_L_X40Y106/SS6B3 INT_L_X40Y107/SS6A3 INT_L_X40Y108/LOGIC_OUTS_L17 INT_L_X40Y108/SS6BEG3 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X40Y108/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y102/INT_L.SS6END3->>NR1BEG3 INT_L_X40Y103/INT_L.NR1END3->>NL1BEG2 INT_L_X40Y104/INT_L.NL1END2->>IMUX_L36 INT_L_X40Y108/INT_L.LOGIC_OUTS_L17->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/fill_RGBfifo - 
wires: CLBLM_R_X39Y104/CLBLM_IMUX5 CLBLM_R_X39Y104/CLBLM_L_A6 CLBLM_R_X39Y105/CLBLM_IMUX1 CLBLM_R_X39Y105/CLBLM_IMUX29 CLBLM_R_X39Y105/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y105/CLBLM_M_A3 CLBLM_R_X39Y105/CLBLM_M_AQ CLBLM_R_X39Y105/CLBLM_M_C2 INT_R_X39Y104/FAN_BOUNCE_S3_4 INT_R_X39Y104/IMUX5 INT_R_X39Y105/BYP_ALT1 INT_R_X39Y105/BYP_BOUNCE1 INT_R_X39Y105/FAN_ALT4 INT_R_X39Y105/FAN_BOUNCE4 INT_R_X39Y105/IMUX1 INT_R_X39Y105/IMUX29 INT_R_X39Y105/LOGIC_OUTS4 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y105/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y104/INT_R.FAN_BOUNCE_S3_4->>IMUX5 INT_R_X39Y105/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X39Y105/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X39Y105/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X39Y105/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X39Y105/INT_R.LOGIC_OUTS4->>FAN_ALT4 INT_R_X39Y105/INT_R.LOGIC_OUTS4->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/RGB_buf/fifo_cnt_reg_n_0_[2] - 
wires: CLBLM_R_X39Y104/CLBLM_IMUX3 CLBLM_R_X39Y104/CLBLM_L_A2 CLBLM_R_X39Y105/CLBLM_IMUX11 CLBLM_R_X39Y105/CLBLM_IMUX27 CLBLM_R_X39Y105/CLBLM_IMUX35 CLBLM_R_X39Y105/CLBLM_M_A4 CLBLM_R_X39Y105/CLBLM_M_B4 CLBLM_R_X39Y105/CLBLM_M_C6 CLBLM_R_X39Y106/CLBLM_IMUX18 CLBLM_R_X39Y106/CLBLM_IMUX32 CLBLM_R_X39Y106/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y106/CLBLM_M_B2 CLBLM_R_X39Y106/CLBLM_M_BQ CLBLM_R_X39Y106/CLBLM_M_C1 INT_R_X39Y104/IMUX3 INT_R_X39Y104/SS2END1 INT_R_X39Y105/FAN_BOUNCE_S3_2 INT_R_X39Y105/IMUX11 INT_R_X39Y105/IMUX27 INT_R_X39Y105/IMUX35 INT_R_X39Y105/SL1END1 INT_R_X39Y105/SS2A1 INT_R_X39Y106/FAN_ALT2 INT_R_X39Y106/FAN_BOUNCE2 INT_R_X39Y106/IMUX18 INT_R_X39Y106/IMUX32 INT_R_X39Y106/LOGIC_OUTS5 INT_R_X39Y106/SL1BEG1 INT_R_X39Y106/SS2BEG1 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y106/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y104/INT_R.SS2END1->>IMUX3 INT_R_X39Y105/INT_R.SL1END1->>IMUX11 INT_R_X39Y105/INT_R.SL1END1->>IMUX27 INT_R_X39Y105/INT_R.SL1END1->>IMUX35 INT_R_X39Y106/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y106/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X39Y106/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X39Y106/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X39Y106/INT_R.LOGIC_OUTS5->>SL1BEG1 INT_R_X39Y106/INT_R.LOGIC_OUTS5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

FSM_sequential_statemachine.c_state[2]_i_8_n_0 - 
wires: CLBLM_R_X39Y105/CLBLM_IMUX13 CLBLM_R_X39Y105/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y105/CLBLM_L_B6 CLBLM_R_X39Y105/CLBLM_L_C INT_R_X39Y105/IMUX13 INT_R_X39Y105/LOGIC_OUTS10 
pips: CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X39Y105/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X39Y105/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.pixel_buffer_rreq_i_2_n_0 - 
wires: CLBLM_R_X39Y105/CLBLM_IMUX25 CLBLM_R_X39Y105/CLBLM_LOGIC_OUTS11 CLBLM_R_X39Y105/CLBLM_L_B5 CLBLM_R_X39Y105/CLBLM_L_D CLBLM_R_X39Y106/CLBLM_IMUX5 CLBLM_R_X39Y106/CLBLM_L_A6 INT_L_X38Y106/EL1BEG2 INT_L_X38Y106/NW2END3 INT_R_X39Y105/IMUX25 INT_R_X39Y105/LOGIC_OUTS11 INT_R_X39Y105/NW2BEG3 INT_R_X39Y105/SR1BEG_S0 INT_R_X39Y106/EL1END2 INT_R_X39Y106/IMUX5 INT_R_X39Y106/NW2A3 
pips: CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y105/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X38Y106/INT_L.NW2END3->>EL1BEG2 INT_R_X39Y105/INT_R.LOGIC_OUTS11->>NW2BEG3 INT_R_X39Y105/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X39Y105/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y106/INT_R.EL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

FSM_sequential_statemachine.c_state[2]_i_9_n_0 - 
wires: CLBLM_R_X39Y105/CLBLM_IMUX14 CLBLM_R_X39Y105/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y105/CLBLM_L_B1 CLBLM_R_X39Y105/CLBLM_M_C INT_R_X39Y105/BYP_ALT2 INT_R_X39Y105/BYP_BOUNCE2 INT_R_X39Y105/IMUX14 INT_R_X39Y105/LOGIC_OUTS14 INT_R_X39Y106/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y105/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X39Y105/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y105/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y105/INT_R.LOGIC_OUTS14->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/clut_acc - 
wires: CLBLL_L_X40Y103/CLBLL_IMUX0 CLBLL_L_X40Y103/CLBLL_L_A3 CLBLL_L_X40Y104/CLBLL_IMUX27 CLBLL_L_X40Y104/CLBLL_IMUX29 CLBLL_L_X40Y104/CLBLL_LL_B4 CLBLL_L_X40Y104/CLBLL_LL_C2 CLBLL_L_X40Y104/CLBLL_LL_CQ CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y105/CLBLL_NW2A2 CLBLM_R_X39Y104/CLBLM_IMUX26 CLBLM_R_X39Y104/CLBLM_L_B4 CLBLM_R_X39Y105/CLBLM_IMUX28 CLBLM_R_X39Y105/CLBLM_IMUX43 CLBLM_R_X39Y105/CLBLM_M_C4 CLBLM_R_X39Y105/CLBLM_M_D6 CLBLM_R_X39Y105/CLBLM_NW2A2 CLBLM_R_X41Y100/CLBLM_IMUX21 CLBLM_R_X41Y100/CLBLM_L_C4 INT_L_X40Y100/SE2A2 INT_L_X40Y101/SE2BEG2 INT_L_X40Y101/SS2END2 INT_L_X40Y102/SS2A2 INT_L_X40Y103/FAN_ALT7 INT_L_X40Y103/FAN_BOUNCE7 INT_L_X40Y103/IMUX_L0 INT_L_X40Y103/SL1END2 INT_L_X40Y103/SS2BEG2 INT_L_X40Y104/FAN_ALT5 INT_L_X40Y104/FAN_BOUNCE5 INT_L_X40Y104/IMUX_L27 INT_L_X40Y104/IMUX_L29 INT_L_X40Y104/LOGIC_OUTS_L6 INT_L_X40Y104/NW2BEG2 INT_L_X40Y104/SL1BEG2 INT_L_X40Y105/NW2A2 INT_R_X39Y104/FAN_ALT1 INT_R_X39Y104/FAN_BOUNCE1 INT_R_X39Y104/IMUX26 INT_R_X39Y104/SR1END2 INT_R_X39Y105/IMUX28 INT_R_X39Y105/IMUX43 INT_R_X39Y105/NW2END2 INT_R_X39Y105/SR1BEG2 INT_R_X41Y100/IMUX21 INT_R_X41Y100/SE2END2 VBRK_X99Y110/VBRK_NW2A2 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y104/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X40Y101/INT_L.SS2END2->>SE2BEG2 INT_L_X40Y103/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y103/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X40Y103/INT_L.SL1END2->>FAN_ALT7 INT_L_X40Y103/INT_L.SL1END2->>SS2BEG2 INT_L_X40Y104/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y104/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X40Y104/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X40Y104/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X40Y104/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_L_X40Y104/INT_L.LOGIC_OUTS_L6->>SL1BEG2 INT_R_X39Y104/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y104/INT_R.FAN_BOUNCE1->>IMUX26 INT_R_X39Y104/INT_R.SR1END2->>FAN_ALT1 INT_R_X39Y105/INT_R.NW2END2->>IMUX28 INT_R_X39Y105/INT_R.NW2END2->>IMUX43 INT_R_X39Y105/INT_R.NW2END2->>SR1BEG2 INT_R_X41Y100/INT_R.SE2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

ihsync - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl_hsl - 
wires: BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_NW2A0 BRAM_L_X44Y100/BRAM_NW2A0_4 CLBLL_R_X45Y102/CLBLL_IMUX24 CLBLL_R_X45Y102/CLBLL_LL_B5 CLBLL_R_X45Y102/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y102/CLBLL_L_AQ CLBLM_R_X43Y104/CLBLM_IMUX40 CLBLM_R_X43Y104/CLBLM_M_D1 CLBLM_R_X43Y104/CLBLM_NW2A0 INT_L_X44Y102/NW2END_S0_0 INT_L_X44Y103/NW2BEG0 INT_L_X44Y103/NW2END0 INT_L_X44Y104/NW2A0 INT_R_X43Y103/NW2END_S0_0 INT_R_X43Y104/IMUX40 INT_R_X43Y104/NW2END0 INT_R_X45Y102/IMUX24 INT_R_X45Y102/LOGIC_OUTS0 INT_R_X45Y102/NW2BEG0 INT_R_X45Y103/NW2A0 
pips: CLBLL_R_X45Y102/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y102/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X43Y104/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X44Y103/INT_L.NW2END0->>NW2BEG0 INT_R_X43Y104/INT_R.NW2END0->>IMUX40 INT_R_X45Y102/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X45Y102/INT_R.LOGIC_OUTS0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/HINT - 
wires: BRKH_INT_X42Y99/BRKH_INT_NL1BEG1 BRKH_INT_X42Y99/BRKH_INT_NL1BEG1_SLOW CLBLL_L_X42Y100/CLBLL_IMUX18 CLBLL_L_X42Y100/CLBLL_LL_B2 CLBLL_L_X42Y99/CLBLL_IMUX1 CLBLL_L_X42Y99/CLBLL_IMUX13 CLBLL_L_X42Y99/CLBLL_LL_A3 CLBLL_L_X42Y99/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y99/CLBLL_L_AMUX CLBLL_L_X42Y99/CLBLL_L_B6 INT_L_X42Y100/IMUX_L18 INT_L_X42Y100/NL1END1 INT_L_X42Y99/FAN_ALT5 INT_L_X42Y99/FAN_BOUNCE5 INT_L_X42Y99/IMUX_L1 INT_L_X42Y99/IMUX_L13 INT_L_X42Y99/LOGIC_OUTS_L16 INT_L_X42Y99/NL1BEG1 
pips: BRKH_INT_X42Y99/BRKH_INT.BRKH_INT_NL1BEG1->>BRKH_INT_NL1BEG1_SLOW CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y99/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X42Y100/INT_L.NL1END1->>IMUX_L18 INT_L_X42Y99/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y99/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X42Y99/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X42Y99/INT_L.LOGIC_OUTS_L16->>IMUX_L13 INT_L_X42Y99/INT_L.LOGIC_OUTS_L16->>NL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u1/ctrl_reg_n_0_[2] - 
wires: BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_WW4B1 BRAM_L_X44Y95/BRAM_WW4B1_4 CLBLL_L_X42Y99/CLBLL_ER1BEG1 CLBLL_L_X42Y99/CLBLL_IMUX19 CLBLL_L_X42Y99/CLBLL_L_B2 CLBLL_L_X42Y99/CLBLL_WW4END1 CLBLL_R_X45Y99/CLBLL_IMUX19 CLBLL_R_X45Y99/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y99/CLBLL_L_B2 CLBLL_R_X45Y99/CLBLL_L_BQ CLBLM_R_X41Y99/CLBLM_ER1BEG1 CLBLM_R_X41Y99/CLBLM_WW4END1 CLBLM_R_X43Y99/CLBLM_WW4B1 INT_L_X42Y99/ER1END1 INT_L_X42Y99/IMUX_L19 INT_L_X42Y99/WW4C1 INT_L_X44Y99/WW4A1 INT_R_X41Y99/ER1BEG1 INT_R_X41Y99/WW4END1 INT_R_X43Y99/WW4B1 INT_R_X45Y99/IMUX19 INT_R_X45Y99/LOGIC_OUTS1 INT_R_X45Y99/WW4BEG1 
pips: CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X45Y99/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X42Y99/INT_L.ER1END1->>IMUX_L19 INT_R_X41Y99/INT_R.WW4END1->>ER1BEG1 INT_R_X45Y99/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X45Y99/INT_R.LOGIC_OUTS1->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/VINT - 
wires: BRAM_INT_INTERFACE_L_X44Y98/INT_INTERFACE_WW2END0 BRAM_L_X44Y95/BRAM_WW2END0_3 CLBLL_L_X42Y99/CLBLL_IMUX26 CLBLL_L_X42Y99/CLBLL_L_B4 CLBLL_R_X45Y98/CLBLL_IMUX8 CLBLL_R_X45Y98/CLBLL_LL_A5 CLBLL_R_X45Y98/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y98/CLBLL_L_AQ CLBLL_R_X45Y99/CLBLL_IMUX17 CLBLL_R_X45Y99/CLBLL_LL_B3 CLBLM_R_X43Y98/CLBLM_WW2END0 INT_L_X42Y99/IMUX_L26 INT_L_X42Y99/NW2END1 INT_L_X44Y98/WW2A0 INT_R_X43Y98/NW2BEG1 INT_R_X43Y98/WW2END0 INT_R_X43Y99/NW2A1 INT_R_X45Y98/IMUX8 INT_R_X45Y98/LOGIC_OUTS0 INT_R_X45Y98/NR1BEG0 INT_R_X45Y98/WW2BEG0 INT_R_X45Y99/IMUX17 INT_R_X45Y99/NR1END0 
pips: CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X45Y98/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y98/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X42Y99/INT_L.NW2END1->>IMUX_L26 INT_R_X43Y98/INT_R.WW2END0->>NW2BEG1 INT_R_X45Y98/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X45Y98/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X45Y98/INT_R.LOGIC_OUTS0->>WW2BEG0 INT_R_X45Y99/INT_R.NR1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u1/VIE - 
wires: CLBLL_L_X40Y98/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y98/CLBLL_L_AQ CLBLL_L_X42Y98/CLBLL_EL1BEG3 CLBLL_L_X42Y99/CLBLL_IMUX14 CLBLL_L_X42Y99/CLBLL_L_B1 CLBLM_R_X41Y98/CLBLM_EL1BEG3 CLBLM_R_X41Y98/CLBLM_IMUX39 CLBLM_R_X41Y98/CLBLM_L_D3 INT_L_X40Y98/LOGIC_OUTS_L0 INT_L_X40Y98/NE2BEG0 INT_L_X40Y99/NE2A0 INT_L_X42Y98/EL1END3 INT_L_X42Y98/NR1BEG3 INT_L_X42Y99/IMUX_L14 INT_L_X42Y99/NR1END3 INT_R_X41Y98/EL1BEG3 INT_R_X41Y98/IMUX39 INT_R_X41Y98/NE2END_S3_0 INT_R_X41Y99/EL1BEG_N3 INT_R_X41Y99/NE2END0 
pips: CLBLL_L_X40Y98/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X40Y98/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X42Y98/INT_L.EL1END3->>NR1BEG3 INT_L_X42Y99/INT_L.NR1END3->>IMUX_L14 INT_R_X41Y98/INT_R.NE2END_S3_0->>IMUX39 INT_R_X41Y99/INT_R.NE2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

INTA_O_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y98/CLBLL_LL_C CLBLL_L_X42Y98/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y99/CLBLL_IMUX25 CLBLL_L_X42Y99/CLBLL_L_B5 INT_L_X42Y98/LOGIC_OUTS_L14 INT_L_X42Y98/NL1BEG1 INT_L_X42Y99/IMUX_L25 INT_L_X42Y99/NL1END1 
pips: CLBLL_L_X42Y98/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X42Y98/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X42Y99/INT_L.NL1END1->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/BSIE - 
wires: CLBLL_L_X42Y98/CLBLL_IMUX27 CLBLL_L_X42Y98/CLBLL_IMUX35 CLBLL_L_X42Y98/CLBLL_LL_B4 CLBLL_L_X42Y98/CLBLL_LL_C6 CLBLL_L_X42Y98/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y98/CLBLL_L_BQ INT_L_X42Y98/IMUX_L27 INT_L_X42Y98/IMUX_L35 INT_L_X42Y98/LOGIC_OUTS_L1 
pips: CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y98/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X42Y98/INT_L.LOGIC_OUTS_L1->>IMUX_L27 INT_L_X42Y98/INT_L.LOGIC_OUTS_L1->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/BSINT - 
wires: CLBLL_L_X42Y98/CLBLL_ER1BEG1 CLBLL_L_X42Y98/CLBLL_IMUX19 CLBLL_L_X42Y98/CLBLL_IMUX32 CLBLL_L_X42Y98/CLBLL_LL_C1 CLBLL_L_X42Y98/CLBLL_L_B2 CLBLL_L_X42Y98/CLBLL_SW2A0 CLBLL_L_X42Y99/CLBLL_IMUX0 CLBLL_L_X42Y99/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y99/CLBLL_L_A3 CLBLL_L_X42Y99/CLBLL_L_AQ CLBLM_R_X41Y98/CLBLM_ER1BEG1 CLBLM_R_X41Y98/CLBLM_SW2A0 INT_L_X42Y98/ER1END1 INT_L_X42Y98/IMUX_L19 INT_L_X42Y98/IMUX_L32 INT_L_X42Y98/SL1END0 INT_L_X42Y98/SW2A0 INT_L_X42Y99/IMUX_L0 INT_L_X42Y99/LOGIC_OUTS_L0 INT_L_X42Y99/SL1BEG0 INT_L_X42Y99/SW2BEG0 INT_R_X41Y98/ER1BEG1 INT_R_X41Y98/SW2END0 
pips: CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y99/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y98/INT_L.ER1END1->>IMUX_L19 INT_L_X42Y98/INT_L.SL1END0->>IMUX_L32 INT_L_X42Y99/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X42Y99/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X42Y99/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_R_X41Y98/INT_R.SW2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u1/LUINT - 
wires: CLBLL_L_X42Y98/CLBLL_ER1BEG2 CLBLL_L_X42Y98/CLBLL_IMUX22 CLBLL_L_X42Y98/CLBLL_LL_C3 CLBLM_R_X41Y97/CLBLM_IMUX27 CLBLM_R_X41Y97/CLBLM_M_B4 CLBLM_R_X41Y98/CLBLM_ER1BEG2 CLBLM_R_X41Y98/CLBLM_IMUX42 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y98/CLBLM_L_D6 CLBLM_R_X41Y98/CLBLM_M_BQ INT_L_X42Y98/ER1END2 INT_L_X42Y98/IMUX_L22 INT_R_X41Y97/IMUX27 INT_R_X41Y97/SL1END1 INT_R_X41Y98/ER1BEG2 INT_R_X41Y98/IMUX42 INT_R_X41Y98/LOGIC_OUTS5 INT_R_X41Y98/SL1BEG1 
pips: CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X41Y98/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y98/INT_L.ER1END2->>IMUX_L22 INT_R_X41Y97/INT_R.SL1END1->>IMUX27 INT_R_X41Y98/INT_R.LOGIC_OUTS5->>ER1BEG2 INT_R_X41Y98/INT_R.LOGIC_OUTS5->>IMUX42 INT_R_X41Y98/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u1/stat_reg_n_0_[0] - 
wires: CLBLL_L_X42Y98/CLBLL_IMUX31 CLBLL_L_X42Y98/CLBLL_LL_C5 CLBLL_L_X42Y99/CLBLL_NE2A0 CLBLM_R_X41Y97/CLBLM_IMUX11 CLBLM_R_X41Y97/CLBLM_M_A4 CLBLM_R_X41Y98/CLBLM_IMUX33 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y98/CLBLM_L_C1 CLBLM_R_X41Y98/CLBLM_M_AQ CLBLM_R_X41Y99/CLBLM_NE2A0 INT_L_X42Y98/IMUX_L31 INT_L_X42Y98/NE2END_S3_0 INT_L_X42Y99/NE2END0 INT_R_X41Y97/IMUX11 INT_R_X41Y97/SR1END1 INT_R_X41Y98/IMUX33 INT_R_X41Y98/LOGIC_OUTS4 INT_R_X41Y98/NE2BEG0 INT_R_X41Y98/SR1BEG1 INT_R_X41Y99/NE2A0 
pips: CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y98/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X42Y98/INT_L.NE2END_S3_0->>IMUX_L31 INT_R_X41Y97/INT_R.SR1END1->>IMUX11 INT_R_X41Y98/INT_R.LOGIC_OUTS4->>IMUX33 INT_R_X41Y98/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X41Y98/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ImDone0_carry__0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[8] - 
wires: BRKH_INT_X37Y99/BRKH_INT_BYP_BOUNCE6 CLBLM_R_X37Y99/CLBLM_BYP7 CLBLM_R_X37Y99/CLBLM_IMUX46 CLBLM_R_X37Y99/CLBLM_LOGIC_OUTS7 CLBLM_R_X37Y99/CLBLM_L_D5 CLBLM_R_X37Y99/CLBLM_L_DX CLBLM_R_X37Y99/CLBLM_M_DQ INT_R_X37Y100/BYP_BOUNCE_N3_6 INT_R_X37Y99/BYP7 INT_R_X37Y99/BYP_ALT6 INT_R_X37Y99/BYP_ALT7 INT_R_X37Y99/BYP_BOUNCE6 INT_R_X37Y99/IMUX46 INT_R_X37Y99/LOGIC_OUTS7 
pips: CLBLM_R_X37Y99/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X37Y99/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X37Y99/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X37Y99/INT_R.BYP_ALT7->>BYP7 INT_R_X37Y99/INT_R.BYP_BOUNCE6->>BYP_ALT7 INT_R_X37Y99/INT_R.LOGIC_OUTS7->>BYP_ALT6 INT_R_X37Y99/INT_R.LOGIC_OUTS7->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry__0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[7] - 
wires: BRKH_INT_X36Y99/BRKH_INT_NN2BEG3 BRKH_INT_X37Y99/BRKH_INT_SS2END2 CLBLM_R_X37Y99/CLBLM_BYP2 CLBLM_R_X37Y99/CLBLM_IMUX21 CLBLM_R_X37Y99/CLBLM_LOGIC_OUTS6 CLBLM_R_X37Y99/CLBLM_L_C4 CLBLM_R_X37Y99/CLBLM_L_CX CLBLM_R_X37Y99/CLBLM_M_CQ INT_L_X36Y100/NN2A3 INT_L_X36Y101/EL1BEG2 INT_L_X36Y101/NN2END3 INT_L_X36Y99/NN2BEG3 INT_L_X36Y99/WR1END3 INT_R_X37Y100/SS2A2 INT_R_X37Y101/EL1END2 INT_R_X37Y101/SS2BEG2 INT_R_X37Y99/BYP2 INT_R_X37Y99/BYP_ALT2 INT_R_X37Y99/IMUX21 INT_R_X37Y99/LOGIC_OUTS6 INT_R_X37Y99/SS2END2 INT_R_X37Y99/WR1BEG3 
pips: CLBLM_R_X37Y99/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X37Y99/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X36Y101/INT_L.NN2END3->>EL1BEG2 INT_L_X36Y99/INT_L.WR1END3->>NN2BEG3 INT_R_X37Y101/INT_R.EL1END2->>SS2BEG2 INT_R_X37Y99/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y99/INT_R.LOGIC_OUTS6->>IMUX21 INT_R_X37Y99/INT_R.LOGIC_OUTS6->>WR1BEG3 INT_R_X37Y99/INT_R.SS2END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry__0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[6] - 
wires: CLBLM_R_X37Y99/CLBLM_BYP5 CLBLM_R_X37Y99/CLBLM_IMUX26 CLBLM_R_X37Y99/CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y99/CLBLM_L_B4 CLBLM_R_X37Y99/CLBLM_L_BX CLBLM_R_X37Y99/CLBLM_M_BQ INT_R_X37Y99/BYP5 INT_R_X37Y99/BYP_ALT4 INT_R_X37Y99/BYP_ALT5 INT_R_X37Y99/BYP_BOUNCE4 INT_R_X37Y99/IMUX26 INT_R_X37Y99/LOGIC_OUTS5 
pips: CLBLM_R_X37Y99/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X37Y99/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X37Y99/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X37Y99/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y99/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X37Y99/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X37Y99/INT_R.LOGIC_OUTS5->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry__0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[5] - 
wires: CLBLM_R_X37Y99/CLBLM_BYP0 CLBLM_R_X37Y99/CLBLM_IMUX9 CLBLM_R_X37Y99/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y99/CLBLM_L_A5 CLBLM_R_X37Y99/CLBLM_L_AX CLBLM_R_X37Y99/CLBLM_M_AQ INT_R_X37Y97/NR1BEG0 INT_R_X37Y97/SS2END0 INT_R_X37Y98/NR1BEG0 INT_R_X37Y98/NR1END0 INT_R_X37Y98/SS2A0 INT_R_X37Y99/BYP0 INT_R_X37Y99/BYP_ALT0 INT_R_X37Y99/IMUX9 INT_R_X37Y99/LOGIC_OUTS4 INT_R_X37Y99/NR1END0 INT_R_X37Y99/SS2BEG0 
pips: CLBLM_R_X37Y99/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y99/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X37Y97/INT_R.SS2END0->>NR1BEG0 INT_R_X37Y98/INT_R.NR1END0->>NR1BEG0 INT_R_X37Y99/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y99/INT_R.LOGIC_OUTS4->>IMUX9 INT_R_X37Y99/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X37Y99/INT_R.NR1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry__1_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[12] - 
wires: CLBLM_R_X37Y100/CLBLM_BYP7 CLBLM_R_X37Y100/CLBLM_IMUX37 CLBLM_R_X37Y100/CLBLM_LOGIC_OUTS6 CLBLM_R_X37Y100/CLBLM_L_D4 CLBLM_R_X37Y100/CLBLM_L_DX CLBLM_R_X37Y100/CLBLM_M_CQ INT_R_X37Y100/BYP7 INT_R_X37Y100/BYP_ALT3 INT_R_X37Y100/BYP_ALT6 INT_R_X37Y100/BYP_ALT7 INT_R_X37Y100/BYP_BOUNCE3 INT_R_X37Y100/BYP_BOUNCE6 INT_R_X37Y100/IMUX37 INT_R_X37Y100/LOGIC_OUTS6 INT_R_X37Y101/BYP_BOUNCE_N3_3 INT_R_X37Y101/BYP_BOUNCE_N3_6 
pips: CLBLM_R_X37Y100/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X37Y100/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X37Y100/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X37Y100/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X37Y100/INT_R.BYP_ALT7->>BYP7 INT_R_X37Y100/INT_R.BYP_BOUNCE3->>BYP_ALT6 INT_R_X37Y100/INT_R.BYP_BOUNCE6->>BYP_ALT7 INT_R_X37Y100/INT_R.LOGIC_OUTS6->>BYP_ALT3 INT_R_X37Y100/INT_R.LOGIC_OUTS6->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry__1_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[11] - 
wires: CLBLM_R_X37Y100/CLBLM_BYP2 CLBLM_R_X37Y100/CLBLM_IMUX34 CLBLM_R_X37Y100/CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y100/CLBLM_L_C6 CLBLM_R_X37Y100/CLBLM_L_CX CLBLM_R_X37Y100/CLBLM_M_BQ INT_R_X37Y100/BYP2 INT_R_X37Y100/BYP_ALT2 INT_R_X37Y100/BYP_ALT4 INT_R_X37Y100/BYP_BOUNCE4 INT_R_X37Y100/FAN_ALT1 INT_R_X37Y100/FAN_BOUNCE1 INT_R_X37Y100/IMUX34 INT_R_X37Y100/LOGIC_OUTS5 
pips: CLBLM_R_X37Y100/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X37Y100/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X37Y100/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y100/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X37Y100/INT_R.BYP_BOUNCE4->>FAN_ALT1 INT_R_X37Y100/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X37Y100/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X37Y100/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X37Y100/INT_R.LOGIC_OUTS5->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry__1_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[10] - 
wires: CLBLM_R_X37Y100/CLBLM_BYP5 CLBLM_R_X37Y100/CLBLM_IMUX25 CLBLM_R_X37Y100/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y100/CLBLM_L_B5 CLBLM_R_X37Y100/CLBLM_L_BX CLBLM_R_X37Y100/CLBLM_M_AQ INT_R_X37Y100/BYP5 INT_R_X37Y100/BYP_ALT1 INT_R_X37Y100/BYP_ALT5 INT_R_X37Y100/BYP_BOUNCE1 INT_R_X37Y100/GFAN0 INT_R_X37Y100/IMUX25 INT_R_X37Y100/LOGIC_OUTS4 
pips: CLBLM_R_X37Y100/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X37Y100/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X37Y100/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X37Y100/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y100/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X37Y100/INT_R.GFAN0->>BYP_ALT5 INT_R_X37Y100/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X37Y100/INT_R.LOGIC_OUTS4->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry__1_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[9] - 
wires: BRKH_INT_X36Y99/BRKH_INT_ER1BEG_S0 BRKH_INT_X36Y99/BRKH_INT_SW2END3 BRKH_INT_X37Y99/BRKH_INT_SW2A3 CLBLM_R_X37Y100/CLBLM_BYP0 CLBLM_R_X37Y100/CLBLM_IMUX6 CLBLM_R_X37Y100/CLBLM_LOGIC_OUTS7 CLBLM_R_X37Y100/CLBLM_L_A1 CLBLM_R_X37Y100/CLBLM_L_AX CLBLM_R_X37Y100/CLBLM_M_DQ INT_L_X36Y100/ER1BEG0 INT_L_X36Y100/SW2END_N0_3 INT_L_X36Y99/ER1BEG_S0 INT_L_X36Y99/SW2END3 INT_R_X37Y100/BYP0 INT_R_X37Y100/BYP_ALT0 INT_R_X37Y100/ER1END0 INT_R_X37Y100/IMUX6 INT_R_X37Y100/LOGIC_OUTS7 INT_R_X37Y100/SW2BEG3 INT_R_X37Y99/SW2A3 
pips: CLBLM_R_X37Y100/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X37Y100/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X36Y99/INT_L.SW2END3->>ER1BEG_S0 INT_R_X37Y100/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y100/INT_R.ER1END0->>BYP_ALT0 INT_R_X37Y100/INT_R.LOGIC_OUTS7->>IMUX6 INT_R_X37Y100/INT_R.LOGIC_OUTS7->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry__2_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[15] - 
wires: CLBLM_R_X37Y101/CLBLM_BYP2 CLBLM_R_X37Y101/CLBLM_IMUX20 CLBLM_R_X37Y101/CLBLM_L_C2 CLBLM_R_X37Y101/CLBLM_L_CX CLBLM_R_X37Y102/CLBLM_LOGIC_OUTS2 CLBLM_R_X37Y102/CLBLM_L_CQ INT_R_X37Y101/BYP2 INT_R_X37Y101/BYP_ALT2 INT_R_X37Y101/IMUX20 INT_R_X37Y101/SL1END2 INT_R_X37Y102/LOGIC_OUTS2 INT_R_X37Y102/SL1BEG2 
pips: CLBLM_R_X37Y101/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X37Y102/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X37Y101/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y101/INT_R.SL1END2->>BYP_ALT2 INT_R_X37Y101/INT_R.SL1END2->>IMUX20 INT_R_X37Y102/INT_R.LOGIC_OUTS2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry__2_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[14] - 
wires: CLBLM_R_X37Y101/CLBLM_BYP5 CLBLM_R_X37Y101/CLBLM_IMUX13 CLBLM_R_X37Y101/CLBLM_L_B6 CLBLM_R_X37Y101/CLBLM_L_BX CLBLM_R_X37Y102/CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y102/CLBLM_L_BQ INT_R_X37Y101/BYP5 INT_R_X37Y101/BYP_ALT5 INT_R_X37Y101/IMUX13 INT_R_X37Y101/SL1END1 INT_R_X37Y101/SR1END2 INT_R_X37Y102/LOGIC_OUTS1 INT_R_X37Y102/SL1BEG1 INT_R_X37Y102/SR1BEG2 
pips: CLBLM_R_X37Y101/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X37Y102/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X37Y101/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y101/INT_R.SL1END1->>BYP_ALT5 INT_R_X37Y101/INT_R.SR1END2->>IMUX13 INT_R_X37Y102/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X37Y102/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry__2_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[13] - 
wires: CLBLM_R_X37Y101/CLBLM_BYP0 CLBLM_R_X37Y101/CLBLM_IMUX9 CLBLM_R_X37Y101/CLBLM_L_A5 CLBLM_R_X37Y101/CLBLM_L_AX CLBLM_R_X37Y102/CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y102/CLBLM_L_AQ INT_R_X37Y101/BYP0 INT_R_X37Y101/BYP_ALT0 INT_R_X37Y101/IMUX9 INT_R_X37Y101/SL1END0 INT_R_X37Y102/LOGIC_OUTS0 INT_R_X37Y102/SL1BEG0 
pips: CLBLM_R_X37Y101/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y102/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X37Y101/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y101/INT_R.SL1END0->>BYP_ALT0 INT_R_X37Y101/INT_R.SL1END0->>IMUX9 INT_R_X37Y102/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[4] - 
wires: CLBLM_R_X37Y98/CLBLM_BYP7 CLBLM_R_X37Y98/CLBLM_IMUX46 CLBLM_R_X37Y98/CLBLM_LOGIC_OUTS7 CLBLM_R_X37Y98/CLBLM_L_D5 CLBLM_R_X37Y98/CLBLM_L_DX CLBLM_R_X37Y98/CLBLM_M_DQ INT_R_X37Y98/BYP7 INT_R_X37Y98/BYP_ALT6 INT_R_X37Y98/BYP_ALT7 INT_R_X37Y98/BYP_BOUNCE6 INT_R_X37Y98/IMUX46 INT_R_X37Y98/LOGIC_OUTS7 INT_R_X37Y99/BYP_BOUNCE_N3_6 
pips: CLBLM_R_X37Y98/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X37Y98/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X37Y98/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X37Y98/INT_R.BYP_ALT7->>BYP7 INT_R_X37Y98/INT_R.BYP_BOUNCE6->>BYP_ALT7 INT_R_X37Y98/INT_R.LOGIC_OUTS7->>BYP_ALT6 INT_R_X37Y98/INT_R.LOGIC_OUTS7->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[3] - 
wires: CLBLM_R_X37Y98/CLBLM_BYP2 CLBLM_R_X37Y98/CLBLM_IMUX21 CLBLM_R_X37Y98/CLBLM_LOGIC_OUTS6 CLBLM_R_X37Y98/CLBLM_L_C4 CLBLM_R_X37Y98/CLBLM_L_CX CLBLM_R_X37Y98/CLBLM_M_CQ INT_R_X37Y96/NR1BEG2 INT_R_X37Y96/SS2END2 INT_R_X37Y97/NR1BEG2 INT_R_X37Y97/NR1END2 INT_R_X37Y97/SS2A2 INT_R_X37Y98/BYP2 INT_R_X37Y98/BYP_ALT2 INT_R_X37Y98/IMUX21 INT_R_X37Y98/LOGIC_OUTS6 INT_R_X37Y98/NR1END2 INT_R_X37Y98/SS2BEG2 
pips: CLBLM_R_X37Y98/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X37Y98/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X37Y96/INT_R.SS2END2->>NR1BEG2 INT_R_X37Y97/INT_R.NR1END2->>NR1BEG2 INT_R_X37Y98/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y98/INT_R.LOGIC_OUTS6->>IMUX21 INT_R_X37Y98/INT_R.LOGIC_OUTS6->>SS2BEG2 INT_R_X37Y98/INT_R.NR1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[2] - 
wires: CLBLM_R_X37Y98/CLBLM_BYP5 CLBLM_R_X37Y98/CLBLM_IMUX26 CLBLM_R_X37Y98/CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y98/CLBLM_L_B4 CLBLM_R_X37Y98/CLBLM_L_BX CLBLM_R_X37Y98/CLBLM_M_BQ INT_R_X37Y98/BYP5 INT_R_X37Y98/BYP_ALT4 INT_R_X37Y98/BYP_ALT5 INT_R_X37Y98/BYP_BOUNCE4 INT_R_X37Y98/IMUX26 INT_R_X37Y98/LOGIC_OUTS5 
pips: CLBLM_R_X37Y98/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X37Y98/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X37Y98/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X37Y98/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y98/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X37Y98/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X37Y98/INT_R.LOGIC_OUTS5->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[1] - 
wires: CLBLM_R_X37Y98/CLBLM_IMUX9 CLBLM_R_X37Y98/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y98/CLBLM_L_A5 CLBLM_R_X37Y98/CLBLM_M_AQ INT_R_X37Y98/IMUX9 INT_R_X37Y98/LOGIC_OUTS4 
pips: CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y98/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X37Y98/INT_R.LOGIC_OUTS4->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry__0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[8] - 
wires: CLBLL_L_X40Y100/CLBLL_BYP6 CLBLL_L_X40Y100/CLBLL_IMUX47 CLBLL_L_X40Y100/CLBLL_LL_D5 CLBLL_L_X40Y100/CLBLL_LL_DX CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y100/CLBLL_L_DQ INT_L_X40Y100/BYP_ALT5 INT_L_X40Y100/BYP_ALT6 INT_L_X40Y100/BYP_BOUNCE5 INT_L_X40Y100/BYP_L6 INT_L_X40Y100/FAN_ALT3 INT_L_X40Y100/FAN_BOUNCE3 INT_L_X40Y100/IMUX_L47 INT_L_X40Y100/LOGIC_OUTS_L3 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y100/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X40Y100/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y100/INT_L.BYP_ALT6->>BYP_L6 INT_L_X40Y100/INT_L.BYP_BOUNCE5->>BYP_ALT6 INT_L_X40Y100/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y100/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X40Y100/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 INT_L_X40Y100/INT_L.LOGIC_OUTS_L3->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry__0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[7] - 
wires: CLBLL_L_X40Y100/CLBLL_BYP3 CLBLL_L_X40Y100/CLBLL_IMUX28 CLBLL_L_X40Y100/CLBLL_LL_C4 CLBLL_L_X40Y100/CLBLL_LL_CX CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y100/CLBLL_L_CQ INT_L_X40Y100/BYP_ALT2 INT_L_X40Y100/BYP_ALT3 INT_L_X40Y100/BYP_BOUNCE2 INT_L_X40Y100/BYP_L3 INT_L_X40Y100/IMUX_L28 INT_L_X40Y100/LOGIC_OUTS_L2 INT_L_X40Y101/BYP_BOUNCE_N3_2 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y100/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X40Y100/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X40Y100/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y100/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X40Y100/INT_L.LOGIC_OUTS_L2->>BYP_ALT2 INT_L_X40Y100/INT_L.LOGIC_OUTS_L2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry__0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[6] - 
wires: CLBLL_L_X40Y100/CLBLL_BYP4 CLBLL_L_X40Y100/CLBLL_EL1BEG1 CLBLL_L_X40Y100/CLBLL_IMUX27 CLBLL_L_X40Y100/CLBLL_LL_B4 CLBLL_L_X40Y100/CLBLL_LL_BX CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y100/CLBLL_L_BQ CLBLL_L_X40Y100/CLBLL_WW2A1 CLBLM_R_X39Y100/CLBLM_EL1BEG1 CLBLM_R_X39Y100/CLBLM_WW2A1 INT_L_X38Y100/ER1BEG2 INT_L_X38Y100/WW2END1 INT_L_X40Y100/BYP_ALT4 INT_L_X40Y100/BYP_L4 INT_L_X40Y100/EL1END1 INT_L_X40Y100/IMUX_L27 INT_L_X40Y100/LOGIC_OUTS_L1 INT_L_X40Y100/WW2BEG1 INT_R_X39Y100/EL1BEG1 INT_R_X39Y100/ER1END2 INT_R_X39Y100/WW2A1 VBRK_X99Y105/VBRK_EL1BEG1 VBRK_X99Y105/VBRK_WW2A1 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y100/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X38Y100/INT_L.WW2END1->>ER1BEG2 INT_L_X40Y100/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y100/INT_L.EL1END1->>BYP_ALT4 INT_L_X40Y100/INT_L.LOGIC_OUTS_L1->>IMUX_L27 INT_L_X40Y100/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_R_X39Y100/INT_R.ER1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry__0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[5] - 
wires: CLBLL_L_X40Y100/CLBLL_BYP1 CLBLL_L_X40Y100/CLBLL_IMUX8 CLBLL_L_X40Y100/CLBLL_LL_A5 CLBLL_L_X40Y100/CLBLL_LL_AX CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y100/CLBLL_L_AQ INT_L_X40Y100/BYP_ALT0 INT_L_X40Y100/BYP_ALT1 INT_L_X40Y100/BYP_BOUNCE0 INT_L_X40Y100/BYP_L1 INT_L_X40Y100/IMUX_L8 INT_L_X40Y100/LOGIC_OUTS_L0 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y100/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y100/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X40Y100/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y100/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X40Y100/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X40Y100/INT_L.LOGIC_OUTS_L0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry__1_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[12] - 
wires: CLBLL_L_X40Y101/CLBLL_BYP6 CLBLL_L_X40Y101/CLBLL_IMUX43 CLBLL_L_X40Y101/CLBLL_LL_D6 CLBLL_L_X40Y101/CLBLL_LL_DX CLBLL_L_X40Y101/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y101/CLBLL_L_BQ INT_L_X40Y101/BYP_ALT5 INT_L_X40Y101/BYP_ALT6 INT_L_X40Y101/BYP_BOUNCE5 INT_L_X40Y101/BYP_L6 INT_L_X40Y101/IMUX_L43 INT_L_X40Y101/LOGIC_OUTS_L1 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X40Y101/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y101/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y101/INT_L.BYP_ALT6->>BYP_L6 INT_L_X40Y101/INT_L.BYP_BOUNCE5->>BYP_ALT6 INT_L_X40Y101/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X40Y101/INT_L.LOGIC_OUTS_L1->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry__1_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[11] - 
wires: CLBLL_L_X40Y101/CLBLL_BYP3 CLBLL_L_X40Y101/CLBLL_IMUX22 CLBLL_L_X40Y101/CLBLL_LL_C3 CLBLL_L_X40Y101/CLBLL_LL_CX CLBLL_L_X40Y101/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y101/CLBLL_L_AQ INT_L_X40Y101/BYP_ALT3 INT_L_X40Y101/BYP_L3 INT_L_X40Y101/IMUX_L22 INT_L_X40Y101/LOGIC_OUTS_L0 INT_L_X40Y101/NL1BEG_N3 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y101/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y101/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y101/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X40Y101/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X40Y101/INT_L.NL1BEG_N3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry__1_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[10] - 
wires: CLBLL_L_X40Y101/CLBLL_BYP4 CLBLL_L_X40Y101/CLBLL_ER1BEG1 CLBLL_L_X40Y101/CLBLL_IMUX24 CLBLL_L_X40Y101/CLBLL_LL_B5 CLBLL_L_X40Y101/CLBLL_LL_BX CLBLL_L_X40Y101/CLBLL_SW2A0 CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y102/CLBLL_L_AQ CLBLM_R_X39Y101/CLBLM_ER1BEG1 CLBLM_R_X39Y101/CLBLM_SW2A0 INT_L_X40Y101/BYP_ALT4 INT_L_X40Y101/BYP_L4 INT_L_X40Y101/ER1END1 INT_L_X40Y101/IMUX_L24 INT_L_X40Y101/SL1END0 INT_L_X40Y101/SW2A0 INT_L_X40Y102/LOGIC_OUTS_L0 INT_L_X40Y102/SL1BEG0 INT_L_X40Y102/SW2BEG0 INT_R_X39Y101/ER1BEG1 INT_R_X39Y101/SW2END0 VBRK_X99Y106/VBRK_ER1BEG1 VBRK_X99Y106/VBRK_SW2A0 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y102/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y101/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y101/INT_L.ER1END1->>BYP_ALT4 INT_L_X40Y101/INT_L.SL1END0->>IMUX_L24 INT_L_X40Y102/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X40Y102/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_R_X39Y101/INT_R.SW2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry__1_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[9] - 
wires: CLBLL_L_X40Y101/CLBLL_BYP1 CLBLL_L_X40Y101/CLBLL_IMUX1 CLBLL_L_X40Y101/CLBLL_LL_A3 CLBLL_L_X40Y101/CLBLL_LL_AX CLBLL_L_X40Y101/CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y101/CLBLL_L_DQ INT_L_X40Y101/BYP_ALT1 INT_L_X40Y101/BYP_L1 INT_L_X40Y101/IMUX_L1 INT_L_X40Y101/LOGIC_OUTS_L3 INT_L_X40Y101/SR1BEG_S0 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y101/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X40Y101/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y101/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X40Y101/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X40Y101/INT_L.SR1BEG_S0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry__2_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[15] - 
wires: CLBLL_L_X40Y102/CLBLL_BYP3 CLBLL_L_X40Y102/CLBLL_IMUX31 CLBLL_L_X40Y102/CLBLL_LL_C5 CLBLL_L_X40Y102/CLBLL_LL_CX CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y102/CLBLL_L_DQ INT_L_X40Y102/BYP_ALT3 INT_L_X40Y102/BYP_L3 INT_L_X40Y102/FAN_ALT3 INT_L_X40Y102/FAN_BOUNCE3 INT_L_X40Y102/IMUX_L31 INT_L_X40Y102/LOGIC_OUTS_L3 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y102/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X40Y102/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y102/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y102/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X40Y102/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 INT_L_X40Y102/INT_L.LOGIC_OUTS_L3->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry__2_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[14] - 
wires: CLBLL_L_X40Y102/CLBLL_BYP4 CLBLL_L_X40Y102/CLBLL_IMUX12 CLBLL_L_X40Y102/CLBLL_LL_B6 CLBLL_L_X40Y102/CLBLL_LL_BX CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y102/CLBLL_L_CQ INT_L_X40Y102/BYP_ALT4 INT_L_X40Y102/BYP_L4 INT_L_X40Y102/FAN_ALT7 INT_L_X40Y102/FAN_BOUNCE7 INT_L_X40Y102/IMUX_L12 INT_L_X40Y102/LOGIC_OUTS_L2 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X40Y102/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X40Y102/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y102/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y102/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_L_X40Y102/INT_L.LOGIC_OUTS_L2->>FAN_ALT7 INT_L_X40Y102/INT_L.LOGIC_OUTS_L2->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry__2_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[13] - 
wires: CLBLL_L_X40Y102/CLBLL_BYP1 CLBLL_L_X40Y102/CLBLL_IMUX11 CLBLL_L_X40Y102/CLBLL_LL_A4 CLBLL_L_X40Y102/CLBLL_LL_AX CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y102/CLBLL_L_BQ CLBLL_L_X42Y102/CLBLL_EE2A1 CLBLL_L_X42Y102/CLBLL_WR1END2 CLBLM_R_X41Y102/CLBLM_EE2A1 CLBLM_R_X41Y102/CLBLM_WR1END2 INT_L_X40Y102/BYP_ALT1 INT_L_X40Y102/BYP_L1 INT_L_X40Y102/EE2BEG1 INT_L_X40Y102/IMUX_L11 INT_L_X40Y102/LOGIC_OUTS_L1 INT_L_X40Y102/WL1END0 INT_L_X42Y102/EE2END1 INT_L_X42Y102/WR1BEG2 INT_R_X41Y102/EE2A1 INT_R_X41Y102/WL1BEG0 INT_R_X41Y102/WR1END2 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y102/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y102/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y102/INT_L.LOGIC_OUTS_L1->>EE2BEG1 INT_L_X40Y102/INT_L.LOGIC_OUTS_L1->>IMUX_L11 INT_L_X40Y102/INT_L.WL1END0->>BYP_ALT1 INT_L_X42Y102/INT_L.EE2END1->>WR1BEG2 INT_R_X41Y102/INT_R.WR1END2->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[4] - 
wires: BRKH_INT_X40Y99/BRKH_INT_SS2A3 BRKH_INT_X40Y99/BRKH_INT_SS2END2 CLBLL_L_X40Y101/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y101/CLBLL_L_CQ CLBLL_L_X40Y99/CLBLL_BYP6 CLBLL_L_X40Y99/CLBLL_IMUX44 CLBLL_L_X40Y99/CLBLL_LL_D4 CLBLL_L_X40Y99/CLBLL_LL_DX INT_L_X40Y100/SR1END3 INT_L_X40Y100/SS2A2 INT_L_X40Y100/SS2BEG3 INT_L_X40Y101/LOGIC_OUTS_L2 INT_L_X40Y101/SR1BEG3 INT_L_X40Y101/SR1END_N3_3 INT_L_X40Y101/SS2BEG2 INT_L_X40Y98/NR1BEG3 INT_L_X40Y98/SS2END3 INT_L_X40Y99/BYP_ALT6 INT_L_X40Y99/BYP_L6 INT_L_X40Y99/IMUX_L44 INT_L_X40Y99/NR1END3 INT_L_X40Y99/SS2A3 INT_L_X40Y99/SS2END2 INT_L_X40Y99/SS2END_N0_3 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y99/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X40Y100/INT_L.SR1END3->>SS2BEG3 INT_L_X40Y101/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X40Y101/INT_L.LOGIC_OUTS_L2->>SS2BEG2 INT_L_X40Y98/INT_L.SS2END3->>NR1BEG3 INT_L_X40Y99/INT_L.BYP_ALT6->>BYP_L6 INT_L_X40Y99/INT_L.NR1END3->>BYP_ALT6 INT_L_X40Y99/INT_L.SS2END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[3] - 
wires: BRKH_INT_X40Y99/BRKH_INT_BYP_BOUNCE2 CLBLL_L_X40Y99/CLBLL_BYP3 CLBLL_L_X40Y99/CLBLL_IMUX28 CLBLL_L_X40Y99/CLBLL_LL_C4 CLBLL_L_X40Y99/CLBLL_LL_CX CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y99/CLBLL_L_CQ INT_L_X40Y100/BYP_BOUNCE_N3_2 INT_L_X40Y99/BYP_ALT2 INT_L_X40Y99/BYP_ALT3 INT_L_X40Y99/BYP_BOUNCE2 INT_L_X40Y99/BYP_L3 INT_L_X40Y99/IMUX_L28 INT_L_X40Y99/LOGIC_OUTS_L2 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y99/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X40Y99/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X40Y99/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y99/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X40Y99/INT_L.LOGIC_OUTS_L2->>BYP_ALT2 INT_L_X40Y99/INT_L.LOGIC_OUTS_L2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[2] - 
wires: CLBLL_L_X40Y99/CLBLL_BYP4 CLBLL_L_X40Y99/CLBLL_IMUX27 CLBLL_L_X40Y99/CLBLL_LL_B4 CLBLL_L_X40Y99/CLBLL_LL_BX CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y99/CLBLL_L_BQ INT_L_X40Y97/NR1BEG1 INT_L_X40Y97/SS2END1 INT_L_X40Y98/NR1BEG1 INT_L_X40Y98/NR1END1 INT_L_X40Y98/SS2A1 INT_L_X40Y99/BYP_ALT4 INT_L_X40Y99/BYP_L4 INT_L_X40Y99/IMUX_L27 INT_L_X40Y99/LOGIC_OUTS_L1 INT_L_X40Y99/NR1END1 INT_L_X40Y99/SS2BEG1 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y99/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y97/INT_L.SS2END1->>NR1BEG1 INT_L_X40Y98/INT_L.NR1END1->>NR1BEG1 INT_L_X40Y99/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y99/INT_L.LOGIC_OUTS_L1->>IMUX_L27 INT_L_X40Y99/INT_L.LOGIC_OUTS_L1->>SS2BEG1 INT_L_X40Y99/INT_L.NR1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ImDone0_inferred__0_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[1] - 
wires: CLBLL_L_X40Y99/CLBLL_IMUX8 CLBLL_L_X40Y99/CLBLL_LL_A5 CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y99/CLBLL_L_AQ INT_L_X40Y99/IMUX_L8 INT_L_X40Y99/LOGIC_OUTS_L0 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y99/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y99/INT_L.LOGIC_OUTS_L0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[0] - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_NE2A0 BRAM_L_X44Y100/BRAM_NE2A0_0 BRKH_INT_X43Y99/BRKH_INT_NE2BEG0 BRKH_INT_X44Y99/BRKH_INT_EL1BEG3 BRKH_INT_X44Y99/BRKH_INT_NE2END_S3_0 CLBLL_R_X45Y99/CLBLL_IMUX45 CLBLL_R_X45Y99/CLBLL_LL_D2 CLBLM_R_X43Y100/CLBLM_NE2A0 CLBLM_R_X43Y98/CLBLM_IMUX1 CLBLM_R_X43Y98/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y98/CLBLM_M_A3 CLBLM_R_X43Y98/CLBLM_M_AQ INT_L_X44Y100/EL1BEG_N3 INT_L_X44Y100/NE2END0 INT_L_X44Y99/EL1BEG3 INT_L_X44Y99/NE2END_S3_0 INT_R_X43Y100/NE2A0 INT_R_X43Y98/IMUX1 INT_R_X43Y98/LOGIC_OUTS4 INT_R_X43Y98/NR1BEG0 INT_R_X43Y99/NE2BEG0 INT_R_X43Y99/NR1END0 INT_R_X45Y99/EL1END3 INT_R_X45Y99/IMUX45 
pips: CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_R_X43Y98/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y98/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X44Y100/INT_L.NE2END0->>EL1BEG_N3 INT_R_X43Y98/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X43Y98/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X43Y99/INT_R.NR1END0->>NE2BEG0 INT_R_X45Y99/INT_R.EL1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/nVen - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WW4C3 BRAM_INT_INTERFACE_L_X44Y110/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_EE4A3 BRAM_L_X44Y100/BRAM_WW2END3_1 BRAM_L_X44Y105/BRAM_WW4C3_0 BRAM_L_X44Y110/BRAM_WW2END1_0 BRAM_L_X44Y95/BRAM_EE4A3_4 BRKH_INT_X39Y99/BRKH_INT_EL1BEG3 BRKH_INT_X39Y99/BRKH_INT_FAN_BOUNCE_S3_0 BRKH_INT_X45Y99/BRKH_INT_SW2END3 BRKH_INT_X46Y99/BRKH_INT_NN2BEG3 BRKH_INT_X46Y99/BRKH_INT_SW2A3 CLBLL_L_X40Y99/CLBLL_EL1BEG3 CLBLL_L_X42Y99/CLBLL_EE2A3 CLBLL_L_X42Y99/CLBLL_IMUX23 CLBLL_L_X42Y99/CLBLL_L_C3 CLBLL_R_X45Y101/CLBLL_IMUX17 CLBLL_R_X45Y101/CLBLL_IMUX2 CLBLL_R_X45Y101/CLBLL_IMUX26 CLBLL_R_X45Y101/CLBLL_IMUX31 CLBLL_R_X45Y101/CLBLL_IMUX47 CLBLL_R_X45Y101/CLBLL_LL_A2 CLBLL_R_X45Y101/CLBLL_LL_B3 CLBLL_R_X45Y101/CLBLL_LL_C5 CLBLL_R_X45Y101/CLBLL_LL_D5 CLBLL_R_X45Y101/CLBLL_L_B4 CLBLL_R_X45Y102/CLBLL_WR1END0 CLBLL_R_X45Y105/CLBLL_WW4A3 CLBLL_R_X45Y107/CLBLL_IMUX17 CLBLL_R_X45Y107/CLBLL_IMUX8 CLBLL_R_X45Y107/CLBLL_LL_A5 CLBLL_R_X45Y107/CLBLL_LL_B3 CLBLL_R_X45Y107/CLBLL_WR1END0 CLBLL_R_X45Y109/CLBLL_IMUX16 CLBLL_R_X45Y109/CLBLL_IMUX17 CLBLL_R_X45Y109/CLBLL_IMUX22 CLBLL_R_X45Y109/CLBLL_IMUX7 CLBLL_R_X45Y109/CLBLL_LL_A1 CLBLL_R_X45Y109/CLBLL_LL_B3 CLBLL_R_X45Y109/CLBLL_LL_C3 CLBLL_R_X45Y109/CLBLL_L_B3 CLBLL_R_X45Y109/CLBLL_WR1END0 CLBLL_R_X45Y110/CLBLL_IMUX25 CLBLL_R_X45Y110/CLBLL_IMUX3 CLBLL_R_X45Y110/CLBLL_L_A2 CLBLL_R_X45Y110/CLBLL_L_B5 CLBLL_R_X45Y110/CLBLL_NW2A2 CLBLL_R_X45Y99/CLBLL_EE4C3 CLBLL_R_X45Y99/CLBLL_IMUX29 CLBLL_R_X45Y99/CLBLL_IMUX38 CLBLL_R_X45Y99/CLBLL_LL_C2 CLBLL_R_X45Y99/CLBLL_LL_D3 CLBLL_R_X45Y99/CLBLL_SW2A3 CLBLM_L_X46Y100/CLBLM_IMUX7 CLBLM_L_X46Y100/CLBLM_M_A1 CLBLM_L_X46Y102/CLBLM_WR1END0 CLBLM_L_X46Y103/CLBLM_IMUX30 CLBLM_L_X46Y103/CLBLM_L_C5 CLBLM_L_X46Y104/CLBLM_IMUX14 CLBLM_L_X46Y104/CLBLM_IMUX30 CLBLM_L_X46Y104/CLBLM_IMUX6 CLBLM_L_X46Y104/CLBLM_L_A1 CLBLM_L_X46Y104/CLBLM_L_B1 CLBLM_L_X46Y104/CLBLM_L_C5 CLBLM_L_X46Y105/CLBLM_IMUX14 CLBLM_L_X46Y105/CLBLM_IMUX30 CLBLM_L_X46Y105/CLBLM_IMUX37 CLBLM_L_X46Y105/CLBLM_IMUX6 CLBLM_L_X46Y105/CLBLM_L_A1 CLBLM_L_X46Y105/CLBLM_L_B1 CLBLM_L_X46Y105/CLBLM_L_C5 CLBLM_L_X46Y105/CLBLM_L_D4 CLBLM_L_X46Y105/CLBLM_WW4A3 CLBLM_L_X46Y106/CLBLM_IMUX16 CLBLM_L_X46Y106/CLBLM_IMUX23 CLBLM_L_X46Y106/CLBLM_IMUX9 CLBLM_L_X46Y106/CLBLM_L_A5 CLBLM_L_X46Y106/CLBLM_L_B3 CLBLM_L_X46Y106/CLBLM_L_C3 CLBLM_L_X46Y107/CLBLM_WR1END0 CLBLM_L_X46Y108/CLBLM_IMUX0 CLBLM_L_X46Y108/CLBLM_IMUX8 CLBLM_L_X46Y108/CLBLM_L_A3 CLBLM_L_X46Y108/CLBLM_M_A5 CLBLM_L_X46Y109/CLBLM_WR1END0 CLBLM_L_X46Y110/CLBLM_NW2A2 CLBLM_L_X46Y98/CLBLM_IMUX6 CLBLM_L_X46Y98/CLBLM_L_A1 CLBLM_L_X46Y99/CLBLM_EE4C3 CLBLM_L_X46Y99/CLBLM_SW2A3 CLBLM_R_X39Y100/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y100/CLBLM_L_AQ CLBLM_R_X39Y101/CLBLM_CTRL1 CLBLM_R_X39Y101/CLBLM_M_SR CLBLM_R_X39Y99/CLBLM_EL1BEG3 CLBLM_R_X39Y99/CLBLM_IMUX44 CLBLM_R_X39Y99/CLBLM_M_D4 CLBLM_R_X41Y99/CLBLM_EE2A3 CLBLM_R_X43Y101/CLBLM_IMUX31 CLBLM_R_X43Y101/CLBLM_IMUX43 CLBLM_R_X43Y101/CLBLM_M_C5 CLBLM_R_X43Y101/CLBLM_M_D6 CLBLM_R_X43Y101/CLBLM_WW2END3 CLBLM_R_X43Y102/CLBLM_IMUX24 CLBLM_R_X43Y102/CLBLM_IMUX32 CLBLM_R_X43Y102/CLBLM_IMUX40 CLBLM_R_X43Y102/CLBLM_IMUX8 CLBLM_R_X43Y102/CLBLM_M_A5 CLBLM_R_X43Y102/CLBLM_M_B5 CLBLM_R_X43Y102/CLBLM_M_C1 CLBLM_R_X43Y102/CLBLM_M_D1 CLBLM_R_X43Y105/CLBLM_IMUX31 CLBLM_R_X43Y105/CLBLM_M_C5 CLBLM_R_X43Y105/CLBLM_WW4C3 CLBLM_R_X43Y110/CLBLM_IMUX27 CLBLM_R_X43Y110/CLBLM_IMUX4 CLBLM_R_X43Y110/CLBLM_IMUX6 CLBLM_R_X43Y110/CLBLM_L_A1 CLBLM_R_X43Y110/CLBLM_M_A6 CLBLM_R_X43Y110/CLBLM_M_B4 CLBLM_R_X43Y110/CLBLM_WW2END1 CLBLM_R_X43Y111/CLBLM_IMUX2 CLBLM_R_X43Y111/CLBLM_IMUX34 CLBLM_R_X43Y111/CLBLM_IMUX9 CLBLM_R_X43Y111/CLBLM_L_A5 CLBLM_R_X43Y111/CLBLM_L_C6 CLBLM_R_X43Y111/CLBLM_M_A2 CLBLM_R_X43Y99/CLBLM_EE4A3 CLBLM_R_X43Y99/CLBLM_IMUX27 CLBLM_R_X43Y99/CLBLM_IMUX28 CLBLM_R_X43Y99/CLBLM_IMUX4 CLBLM_R_X43Y99/CLBLM_IMUX44 CLBLM_R_X43Y99/CLBLM_M_A6 CLBLM_R_X43Y99/CLBLM_M_B4 CLBLM_R_X43Y99/CLBLM_M_C4 CLBLM_R_X43Y99/CLBLM_M_D4 CLBLM_R_X47Y104/CLBLM_CTRL1 CLBLM_R_X47Y104/CLBLM_M_SR CLBLM_R_X47Y105/CLBLM_IMUX22 CLBLM_R_X47Y105/CLBLM_M_C3 CLBLM_R_X47Y106/CLBLM_IMUX19 CLBLM_R_X47Y106/CLBLM_IMUX3 CLBLM_R_X47Y106/CLBLM_L_A2 CLBLM_R_X47Y106/CLBLM_L_B2 CLBLM_R_X47Y108/CLBLM_IMUX12 CLBLM_R_X47Y108/CLBLM_IMUX35 CLBLM_R_X47Y108/CLBLM_M_B6 CLBLM_R_X47Y108/CLBLM_M_C6 INT_L_X40Y99/EE2BEG3 INT_L_X40Y99/EL1END3 INT_L_X42Y105/ER1BEG3 INT_L_X42Y105/WW4END3 INT_L_X42Y99/EE2END3 INT_L_X42Y99/EE4BEG3 INT_L_X42Y99/EL1BEG2 INT_L_X42Y99/IMUX_L23 INT_L_X44Y101/WW2A3 INT_L_X44Y105/WW4B3 INT_L_X44Y110/WW2A1 INT_L_X44Y99/EE4B3 INT_L_X46Y100/IMUX_L7 INT_L_X46Y100/NN2A3 INT_L_X46Y100/SR1END3 INT_L_X46Y100/SW2BEG3 INT_L_X46Y101/NN2BEG3 INT_L_X46Y101/NN2END3 INT_L_X46Y101/SR1BEG3 INT_L_X46Y101/SR1END_N3_3 INT_L_X46Y101/WR1BEG_S0 INT_L_X46Y102/NN2A3 INT_L_X46Y102/WR1BEG0 INT_L_X46Y103/IMUX_L30 INT_L_X46Y103/NE2BEG3 INT_L_X46Y103/NN2BEG3 INT_L_X46Y103/NN2END3 INT_L_X46Y103/NR1BEG3 INT_L_X46Y104/IMUX_L14 INT_L_X46Y104/IMUX_L30 INT_L_X46Y104/IMUX_L6 INT_L_X46Y104/NE2A3 INT_L_X46Y104/NE2BEG3 INT_L_X46Y104/NN2A3 INT_L_X46Y104/NR1END3 INT_L_X46Y105/IMUX_L14 INT_L_X46Y105/IMUX_L30 INT_L_X46Y105/IMUX_L37 INT_L_X46Y105/IMUX_L6 INT_L_X46Y105/NE2A3 INT_L_X46Y105/NN2END3 INT_L_X46Y105/WR1END_S1_0 INT_L_X46Y105/WW4BEG3 INT_L_X46Y106/IMUX_L16 INT_L_X46Y106/IMUX_L23 INT_L_X46Y106/IMUX_L9 INT_L_X46Y106/NN2BEG0 INT_L_X46Y106/NN2BEG3 INT_L_X46Y106/WR1BEG_S0 INT_L_X46Y106/WR1END0 INT_L_X46Y106/WR1END3 INT_L_X46Y107/NN2A0 INT_L_X46Y107/NN2A3 INT_L_X46Y107/NN2END_S2_0 INT_L_X46Y107/WR1BEG0 INT_L_X46Y108/EL1BEG2 INT_L_X46Y108/IMUX_L0 INT_L_X46Y108/IMUX_L8 INT_L_X46Y108/NL1BEG2 INT_L_X46Y108/NN2END0 INT_L_X46Y108/NN2END3 INT_L_X46Y108/WR1BEG_S0 INT_L_X46Y109/NL1END2 INT_L_X46Y109/NW2BEG2 INT_L_X46Y109/WR1BEG0 INT_L_X46Y110/NW2A2 INT_L_X46Y98/IMUX_L6 INT_L_X46Y98/SL1END3 INT_L_X46Y99/EE4END3 INT_L_X46Y99/NN2BEG3 INT_L_X46Y99/SL1BEG3 INT_L_X46Y99/SW2A3 INT_R_X39Y100/EL1BEG_N3 INT_R_X39Y100/FAN_ALT0 INT_R_X39Y100/FAN_BOUNCE0 INT_R_X39Y100/LOGIC_OUTS0 INT_R_X39Y100/NR1BEG0 INT_R_X39Y101/CTRL1 INT_R_X39Y101/FAN_ALT1 INT_R_X39Y101/FAN_BOUNCE1 INT_R_X39Y101/NL1BEG_N3 INT_R_X39Y101/NR1END0 INT_R_X39Y99/EL1BEG3 INT_R_X39Y99/FAN_BOUNCE_S3_0 INT_R_X39Y99/IMUX44 INT_R_X41Y99/EE2A3 INT_R_X43Y101/FAN_ALT3 INT_R_X43Y101/FAN_BOUNCE3 INT_R_X43Y101/IMUX31 INT_R_X43Y101/IMUX43 INT_R_X43Y101/WW2END3 INT_R_X43Y102/IMUX24 INT_R_X43Y102/IMUX32 INT_R_X43Y102/IMUX40 INT_R_X43Y102/IMUX8 INT_R_X43Y102/WW2END_N0_3 INT_R_X43Y105/ER1END3 INT_R_X43Y105/IMUX31 INT_R_X43Y105/WW4C3 INT_R_X43Y106/ER1END_N3_3 INT_R_X43Y110/BYP_ALT2 INT_R_X43Y110/BYP_BOUNCE2 INT_R_X43Y110/IMUX27 INT_R_X43Y110/IMUX4 INT_R_X43Y110/IMUX6 INT_R_X43Y110/NL1BEG1 INT_R_X43Y110/WW2END1 INT_R_X43Y111/BYP_BOUNCE_N3_2 INT_R_X43Y111/IMUX2 INT_R_X43Y111/IMUX34 INT_R_X43Y111/IMUX9 INT_R_X43Y111/NL1END1 INT_R_X43Y99/EE4A3 INT_R_X43Y99/EL1END2 INT_R_X43Y99/IMUX27 INT_R_X43Y99/IMUX28 INT_R_X43Y99/IMUX4 INT_R_X43Y99/IMUX44 INT_R_X45Y100/SW2END_N0_3 INT_R_X45Y101/IMUX17 INT_R_X45Y101/IMUX2 INT_R_X45Y101/IMUX26 INT_R_X45Y101/IMUX31 INT_R_X45Y101/IMUX47 INT_R_X45Y101/SR1BEG_S0 INT_R_X45Y101/WR1END_S1_0 INT_R_X45Y101/WW2BEG3 INT_R_X45Y102/WR1END0 INT_R_X45Y105/WW4A3 INT_R_X45Y106/WR1END_S1_0 INT_R_X45Y107/IMUX17 INT_R_X45Y107/IMUX8 INT_R_X45Y107/WR1END0 INT_R_X45Y108/WR1END_S1_0 INT_R_X45Y109/BYP_ALT3 INT_R_X45Y109/BYP_BOUNCE3 INT_R_X45Y109/IMUX16 INT_R_X45Y109/IMUX17 INT_R_X45Y109/IMUX22 INT_R_X45Y109/IMUX7 INT_R_X45Y109/SR1END2 INT_R_X45Y109/WR1END0 INT_R_X45Y110/BYP_BOUNCE_N3_3 INT_R_X45Y110/IMUX25 INT_R_X45Y110/IMUX3 INT_R_X45Y110/NW2END2 INT_R_X45Y110/SR1BEG2 INT_R_X45Y110/WW2BEG1 INT_R_X45Y99/EE4C3 INT_R_X45Y99/FAN_ALT3 INT_R_X45Y99/FAN_BOUNCE3 INT_R_X45Y99/IMUX29 INT_R_X45Y99/IMUX38 INT_R_X45Y99/SW2END3 INT_R_X47Y104/CTRL1 INT_R_X47Y104/FAN_ALT1 INT_R_X47Y104/FAN_BOUNCE1 INT_R_X47Y104/NE2END3 INT_R_X47Y105/IMUX22 INT_R_X47Y105/NE2END3 INT_R_X47Y105/NL1BEG2 INT_R_X47Y105/WR1BEG_S0 INT_R_X47Y106/IMUX19 INT_R_X47Y106/IMUX3 INT_R_X47Y106/NL1END2 INT_R_X47Y106/WR1BEG0 INT_R_X47Y106/WR1BEG3 INT_R_X47Y108/EL1END2 INT_R_X47Y108/IMUX12 INT_R_X47Y108/IMUX35 VBRK_X113Y103/VBRK_EE4C3 VBRK_X113Y103/VBRK_SW2A3 VBRK_X113Y107/VBRK_WR1END0 VBRK_X113Y110/VBRK_WW4A3 VBRK_X113Y112/VBRK_WR1END0 VBRK_X113Y114/VBRK_WR1END0 VBRK_X113Y115/VBRK_NW2A2 VBRK_X99Y103/VBRK_EL1BEG3 
pips: CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X45Y110/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y110/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y98/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y100/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y101/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X47Y104/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X40Y99/INT_L.EL1END3->>EE2BEG3 INT_L_X42Y105/INT_L.WW4END3->>ER1BEG3 INT_L_X42Y99/INT_L.EE2END3->>EE4BEG3 INT_L_X42Y99/INT_L.EE2END3->>EL1BEG2 INT_L_X42Y99/INT_L.EE2END3->>IMUX_L23 INT_L_X46Y100/INT_L.SR1END3->>IMUX_L7 INT_L_X46Y100/INT_L.SR1END3->>SW2BEG3 INT_L_X46Y101/INT_L.NN2END3->>NN2BEG3 INT_L_X46Y101/INT_L.NN2END3->>SR1BEG3 INT_L_X46Y101/INT_L.NN2END3->>WR1BEG_S0 INT_L_X46Y103/INT_L.NN2END3->>IMUX_L30 INT_L_X46Y103/INT_L.NN2END3->>NE2BEG3 INT_L_X46Y103/INT_L.NN2END3->>NN2BEG3 INT_L_X46Y103/INT_L.NN2END3->>NR1BEG3 INT_L_X46Y104/INT_L.NR1END3->>IMUX_L14 INT_L_X46Y104/INT_L.NR1END3->>IMUX_L30 INT_L_X46Y104/INT_L.NR1END3->>IMUX_L6 INT_L_X46Y104/INT_L.NR1END3->>NE2BEG3 INT_L_X46Y105/INT_L.NN2END3->>IMUX_L14 INT_L_X46Y105/INT_L.NN2END3->>IMUX_L30 INT_L_X46Y105/INT_L.NN2END3->>IMUX_L37 INT_L_X46Y105/INT_L.NN2END3->>IMUX_L6 INT_L_X46Y105/INT_L.NN2END3->>WW4BEG3 INT_L_X46Y106/INT_L.WR1END0->>IMUX_L16 INT_L_X46Y106/INT_L.WR1END0->>IMUX_L9 INT_L_X46Y106/INT_L.WR1END0->>NN2BEG0 INT_L_X46Y106/INT_L.WR1END3->>IMUX_L23 INT_L_X46Y106/INT_L.WR1END3->>NN2BEG3 INT_L_X46Y106/INT_L.WR1END3->>WR1BEG_S0 INT_L_X46Y108/INT_L.NN2END0->>IMUX_L0 INT_L_X46Y108/INT_L.NN2END0->>IMUX_L8 INT_L_X46Y108/INT_L.NN2END3->>EL1BEG2 INT_L_X46Y108/INT_L.NN2END3->>NL1BEG2 INT_L_X46Y108/INT_L.NN2END3->>WR1BEG_S0 INT_L_X46Y109/INT_L.NL1END2->>NW2BEG2 INT_L_X46Y98/INT_L.SL1END3->>IMUX_L6 INT_L_X46Y99/INT_L.EE4END3->>NN2BEG3 INT_L_X46Y99/INT_L.EE4END3->>SL1BEG3 INT_R_X39Y100/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X39Y100/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X39Y100/INT_R.LOGIC_OUTS0->>FAN_ALT0 INT_R_X39Y100/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X39Y101/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y101/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X39Y101/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X39Y101/INT_R.NR1END0->>NL1BEG_N3 INT_R_X39Y99/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X43Y101/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y101/INT_R.FAN_BOUNCE3->>IMUX43 INT_R_X43Y101/INT_R.WW2END3->>FAN_ALT3 INT_R_X43Y101/INT_R.WW2END3->>IMUX31 INT_R_X43Y102/INT_R.WW2END_N0_3->>IMUX24 INT_R_X43Y102/INT_R.WW2END_N0_3->>IMUX32 INT_R_X43Y102/INT_R.WW2END_N0_3->>IMUX40 INT_R_X43Y102/INT_R.WW2END_N0_3->>IMUX8 INT_R_X43Y105/INT_R.ER1END3->>IMUX31 INT_R_X43Y110/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X43Y110/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X43Y110/INT_R.WW2END1->>BYP_ALT2 INT_R_X43Y110/INT_R.WW2END1->>IMUX27 INT_R_X43Y110/INT_R.WW2END1->>IMUX4 INT_R_X43Y110/INT_R.WW2END1->>NL1BEG1 INT_R_X43Y111/INT_R.NL1END1->>IMUX2 INT_R_X43Y111/INT_R.NL1END1->>IMUX34 INT_R_X43Y111/INT_R.NL1END1->>IMUX9 INT_R_X43Y99/INT_R.EL1END2->>IMUX27 INT_R_X43Y99/INT_R.EL1END2->>IMUX28 INT_R_X43Y99/INT_R.EL1END2->>IMUX4 INT_R_X43Y99/INT_R.EL1END2->>IMUX44 INT_R_X45Y101/INT_R.SR1BEG_S0->>IMUX17 INT_R_X45Y101/INT_R.SR1BEG_S0->>IMUX2 INT_R_X45Y101/INT_R.SR1BEG_S0->>IMUX26 INT_R_X45Y101/INT_R.WR1END_S1_0->>IMUX31 INT_R_X45Y101/INT_R.WR1END_S1_0->>IMUX47 INT_R_X45Y101/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X45Y101/INT_R.WR1END_S1_0->>WW2BEG3 INT_R_X45Y107/INT_R.WR1END0->>IMUX17 INT_R_X45Y107/INT_R.WR1END0->>IMUX8 INT_R_X45Y109/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X45Y109/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X45Y109/INT_R.SR1END2->>BYP_ALT3 INT_R_X45Y109/INT_R.SR1END2->>IMUX22 INT_R_X45Y109/INT_R.WR1END0->>IMUX16 INT_R_X45Y109/INT_R.WR1END0->>IMUX17 INT_R_X45Y110/INT_R.BYP_BOUNCE_N3_3->>IMUX25 INT_R_X45Y110/INT_R.NW2END2->>IMUX3 INT_R_X45Y110/INT_R.NW2END2->>SR1BEG2 INT_R_X45Y110/INT_R.NW2END2->>WW2BEG1 INT_R_X45Y99/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y99/INT_R.FAN_BOUNCE3->>IMUX29 INT_R_X45Y99/INT_R.SW2END3->>FAN_ALT3 INT_R_X45Y99/INT_R.SW2END3->>IMUX38 INT_R_X47Y104/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y104/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X47Y104/INT_R.NE2END3->>FAN_ALT1 INT_R_X47Y105/INT_R.NE2END3->>IMUX22 INT_R_X47Y105/INT_R.NE2END3->>NL1BEG2 INT_R_X47Y105/INT_R.NE2END3->>WR1BEG_S0 INT_R_X47Y106/INT_R.NL1END2->>IMUX19 INT_R_X47Y106/INT_R.NL1END2->>IMUX3 INT_R_X47Y106/INT_R.NL1END2->>WR1BEG3 INT_R_X47Y108/INT_R.EL1END2->>IMUX12 INT_R_X47Y108/INT_R.EL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 65, 

u3/tblk.vtgen/ver_gen/go - 
wires: BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_WW2END3 BRAM_L_X44Y95/BRAM_WW2END3_4 BRKH_INT_X43Y99/BRKH_INT_WW2END3 BRKH_INT_X45Y99/BRKH_INT_WL1END3 BRKH_INT_X46Y99/BRKH_INT_WL1BEG3 CLBLL_R_X45Y100/CLBLL_WL1END2 CLBLL_R_X45Y101/CLBLL_IMUX11 CLBLL_R_X45Y101/CLBLL_IMUX12 CLBLL_R_X45Y101/CLBLL_IMUX28 CLBLL_R_X45Y101/CLBLL_IMUX43 CLBLL_R_X45Y101/CLBLL_LL_A4 CLBLL_R_X45Y101/CLBLL_LL_B6 CLBLL_R_X45Y101/CLBLL_LL_C4 CLBLL_R_X45Y101/CLBLL_LL_D6 CLBLL_R_X45Y109/CLBLL_IMUX14 CLBLL_R_X45Y109/CLBLL_L_B1 CLBLL_R_X45Y109/CLBLL_NW2A3 CLBLL_R_X45Y110/CLBLL_IMUX26 CLBLL_R_X45Y110/CLBLL_IMUX9 CLBLL_R_X45Y110/CLBLL_L_A5 CLBLL_R_X45Y110/CLBLL_L_B4 CLBLL_R_X45Y110/CLBLL_WR1END0 CLBLL_R_X45Y99/CLBLL_IMUX31 CLBLL_R_X45Y99/CLBLL_IMUX47 CLBLL_R_X45Y99/CLBLL_LL_C5 CLBLL_R_X45Y99/CLBLL_LL_D5 CLBLL_R_X45Y99/CLBLL_WL1END3 CLBLM_L_X46Y100/CLBLM_IMUX2 CLBLM_L_X46Y100/CLBLM_M_A2 CLBLM_L_X46Y100/CLBLM_WL1END2 CLBLM_L_X46Y107/CLBLM_IMUX6 CLBLM_L_X46Y107/CLBLM_L_A1 CLBLM_L_X46Y108/CLBLM_IMUX6 CLBLM_L_X46Y108/CLBLM_L_A1 CLBLM_L_X46Y109/CLBLM_NW2A3 CLBLM_L_X46Y110/CLBLM_WR1END0 CLBLM_L_X46Y99/CLBLM_WL1END3 CLBLM_R_X43Y101/CLBLM_IMUX22 CLBLM_R_X43Y101/CLBLM_IMUX47 CLBLM_R_X43Y101/CLBLM_M_C3 CLBLM_R_X43Y101/CLBLM_M_D5 CLBLM_R_X43Y102/CLBLM_IMUX11 CLBLM_R_X43Y102/CLBLM_IMUX27 CLBLM_R_X43Y102/CLBLM_IMUX28 CLBLM_R_X43Y102/CLBLM_IMUX44 CLBLM_R_X43Y102/CLBLM_M_A4 CLBLM_R_X43Y102/CLBLM_M_B4 CLBLM_R_X43Y102/CLBLM_M_C4 CLBLM_R_X43Y102/CLBLM_M_D4 CLBLM_R_X43Y99/CLBLM_IMUX15 CLBLM_R_X43Y99/CLBLM_IMUX31 CLBLM_R_X43Y99/CLBLM_IMUX47 CLBLM_R_X43Y99/CLBLM_IMUX7 CLBLM_R_X43Y99/CLBLM_M_A1 CLBLM_R_X43Y99/CLBLM_M_B1 CLBLM_R_X43Y99/CLBLM_M_C5 CLBLM_R_X43Y99/CLBLM_M_D5 CLBLM_R_X43Y99/CLBLM_WW2END3 CLBLM_R_X47Y104/CLBLM_IMUX24 CLBLM_R_X47Y104/CLBLM_IMUX29 CLBLM_R_X47Y104/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y104/CLBLM_M_B5 CLBLM_R_X47Y104/CLBLM_M_C2 CLBLM_R_X47Y104/CLBLM_M_CMUX CLBLM_R_X47Y108/CLBLM_IMUX17 CLBLM_R_X47Y108/CLBLM_IMUX32 CLBLM_R_X47Y108/CLBLM_M_B3 CLBLM_R_X47Y108/CLBLM_M_C1 INT_L_X44Y99/WW2A3 INT_L_X46Y100/IMUX_L2 INT_L_X46Y100/SR1BEG_S0 INT_L_X46Y100/SS6END3 INT_L_X46Y100/WL1BEG2 INT_L_X46Y100/WL1BEG_N3 INT_L_X46Y101/SS6E3 INT_L_X46Y101/SS6END_N0_3 INT_L_X46Y102/SS6D3 INT_L_X46Y103/SS6C3 INT_L_X46Y104/SS6B3 INT_L_X46Y105/SS6A3 INT_L_X46Y106/NW2END_S0_0 INT_L_X46Y106/SS6BEG3 INT_L_X46Y107/IMUX_L6 INT_L_X46Y107/NL1BEG_N3 INT_L_X46Y107/NR1BEG3 INT_L_X46Y107/NW2END0 INT_L_X46Y108/IMUX_L6 INT_L_X46Y108/NR1BEG3 INT_L_X46Y108/NR1END3 INT_L_X46Y108/NW2BEG3 INT_L_X46Y109/NR1END3 INT_L_X46Y109/NW2A3 INT_L_X46Y109/WR1BEG_S0 INT_L_X46Y110/WR1BEG0 INT_L_X46Y99/WL1BEG3 INT_R_X43Y100/NL1BEG_N3 INT_R_X43Y100/NR1BEG3 INT_R_X43Y100/WW2END_N0_3 INT_R_X43Y101/IMUX22 INT_R_X43Y101/IMUX47 INT_R_X43Y101/NL1BEG2 INT_R_X43Y101/NR1END3 INT_R_X43Y102/IMUX11 INT_R_X43Y102/IMUX27 INT_R_X43Y102/IMUX28 INT_R_X43Y102/IMUX44 INT_R_X43Y102/NL1END2 INT_R_X43Y99/IMUX15 INT_R_X43Y99/IMUX31 INT_R_X43Y99/IMUX47 INT_R_X43Y99/IMUX7 INT_R_X43Y99/WW2END3 INT_R_X45Y100/NL1BEG2 INT_R_X45Y100/WL1END2 INT_R_X45Y100/WL1END_N1_3 INT_R_X45Y101/IMUX11 INT_R_X45Y101/IMUX12 INT_R_X45Y101/IMUX28 INT_R_X45Y101/IMUX43 INT_R_X45Y101/NL1END2 INT_R_X45Y109/IMUX14 INT_R_X45Y109/NW2END3 INT_R_X45Y109/WR1END_S1_0 INT_R_X45Y110/BYP_ALT0 INT_R_X45Y110/BYP_BOUNCE0 INT_R_X45Y110/IMUX26 INT_R_X45Y110/IMUX9 INT_R_X45Y110/WR1END0 INT_R_X45Y99/IMUX31 INT_R_X45Y99/IMUX47 INT_R_X45Y99/WL1END3 INT_R_X45Y99/WW2BEG3 INT_R_X47Y104/IMUX24 INT_R_X47Y104/IMUX29 INT_R_X47Y104/LOGIC_OUTS22 INT_R_X47Y104/NL1BEG_N3 INT_R_X47Y104/NN2BEG0 INT_R_X47Y105/NN2A0 INT_R_X47Y105/NN2END_S2_0 INT_R_X47Y106/NN2BEG0 INT_R_X47Y106/NN2END0 INT_R_X47Y106/NW2BEG0 INT_R_X47Y107/NN2A0 INT_R_X47Y107/NN2END_S2_0 INT_R_X47Y107/NW2A0 INT_R_X47Y108/IMUX17 INT_R_X47Y108/IMUX32 INT_R_X47Y108/NN2END0 VBRK_X113Y103/VBRK_WL1END3 VBRK_X113Y105/VBRK_WL1END2 VBRK_X113Y114/VBRK_NW2A3 VBRK_X113Y115/VBRK_WR1END0 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X45Y110/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X45Y110/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y104/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X46Y100/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X46Y100/INT_L.SR1BEG_S0->>WL1BEG_N3 INT_L_X46Y100/INT_L.SS6END3->>SR1BEG_S0 INT_L_X46Y100/INT_L.SS6END3->>WL1BEG2 INT_L_X46Y106/INT_L.NW2END_S0_0->>SS6BEG3 INT_L_X46Y107/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X46Y107/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X46Y107/INT_L.NW2END0->>NL1BEG_N3 INT_L_X46Y108/INT_L.NR1END3->>IMUX_L6 INT_L_X46Y108/INT_L.NR1END3->>NR1BEG3 INT_L_X46Y108/INT_L.NR1END3->>NW2BEG3 INT_L_X46Y109/INT_L.NR1END3->>WR1BEG_S0 INT_R_X43Y100/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X43Y100/INT_R.WW2END_N0_3->>NL1BEG_N3 INT_R_X43Y101/INT_R.NR1END3->>IMUX22 INT_R_X43Y101/INT_R.NR1END3->>IMUX47 INT_R_X43Y101/INT_R.NR1END3->>NL1BEG2 INT_R_X43Y102/INT_R.NL1END2->>IMUX11 INT_R_X43Y102/INT_R.NL1END2->>IMUX27 INT_R_X43Y102/INT_R.NL1END2->>IMUX28 INT_R_X43Y102/INT_R.NL1END2->>IMUX44 INT_R_X43Y99/INT_R.WW2END3->>IMUX15 INT_R_X43Y99/INT_R.WW2END3->>IMUX31 INT_R_X43Y99/INT_R.WW2END3->>IMUX47 INT_R_X43Y99/INT_R.WW2END3->>IMUX7 INT_R_X45Y100/INT_R.WL1END2->>NL1BEG2 INT_R_X45Y101/INT_R.NL1END2->>IMUX11 INT_R_X45Y101/INT_R.NL1END2->>IMUX12 INT_R_X45Y101/INT_R.NL1END2->>IMUX28 INT_R_X45Y101/INT_R.NL1END2->>IMUX43 INT_R_X45Y109/INT_R.NW2END3->>IMUX14 INT_R_X45Y110/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X45Y110/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X45Y110/INT_R.WR1END0->>BYP_ALT0 INT_R_X45Y110/INT_R.WR1END0->>IMUX9 INT_R_X45Y99/INT_R.WL1END3->>IMUX31 INT_R_X45Y99/INT_R.WL1END3->>IMUX47 INT_R_X45Y99/INT_R.WL1END3->>WW2BEG3 INT_R_X47Y104/INT_R.LOGIC_OUTS22->>IMUX24 INT_R_X47Y104/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X47Y104/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X47Y104/INT_R.NL1BEG_N3->>IMUX29 INT_R_X47Y106/INT_R.NN2END0->>NN2BEG0 INT_R_X47Y106/INT_R.NN2END0->>NW2BEG0 INT_R_X47Y108/INT_R.NN2END0->>IMUX17 INT_R_X47Y108/INT_R.NN2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 28, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_7 - 
wires: BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_EE2BEG2 BRAM_L_X44Y95/BRAM_EE2BEG2_4 CLBLL_R_X45Y99/CLBLL_IMUX44 CLBLL_R_X45Y99/CLBLL_LL_D4 CLBLM_R_X43Y99/CLBLM_EE2BEG2 CLBLM_R_X43Y99/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y99/CLBLM_L_AMUX INT_L_X44Y99/EE2A2 INT_R_X43Y99/EE2BEG2 INT_R_X43Y99/LOGIC_OUTS16 INT_R_X45Y99/EE2END2 INT_R_X45Y99/IMUX44 
pips: CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X43Y99/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X43Y99/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X45Y99/INT_R.EE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[0]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvsync[0] - 
wires: CLBLM_L_X46Y107/CLBLM_IMUX24 CLBLM_L_X46Y107/CLBLM_M_B5 CLBLM_L_X46Y108/CLBLM_IMUX3 CLBLM_L_X46Y108/CLBLM_L_A2 CLBLM_L_X46Y109/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y109/CLBLM_L_AQ INT_L_X46Y107/IMUX_L24 INT_L_X46Y107/SS2END0 INT_L_X46Y108/IMUX_L3 INT_L_X46Y108/SR1END1 INT_L_X46Y108/SS2A0 INT_L_X46Y109/LOGIC_OUTS_L0 INT_L_X46Y109/SR1BEG1 INT_L_X46Y109/SS2BEG0 
pips: CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y109/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y107/INT_L.SS2END0->>IMUX_L24 INT_L_X46Y108/INT_L.SR1END1->>IMUX_L3 INT_L_X46Y109/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X46Y109/INT_L.LOGIC_OUTS_L0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/sync_cnt/rci_reg_n_0 - 
wires: CLBLM_L_X46Y107/CLBLM_IMUX0 CLBLM_L_X46Y107/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y107/CLBLM_L_A3 CLBLM_L_X46Y107/CLBLM_L_AQ CLBLM_L_X46Y108/CLBLM_IMUX16 CLBLM_L_X46Y108/CLBLM_IMUX41 CLBLM_L_X46Y108/CLBLM_IMUX9 CLBLM_L_X46Y108/CLBLM_L_A5 CLBLM_L_X46Y108/CLBLM_L_B3 CLBLM_L_X46Y108/CLBLM_L_D1 CLBLM_R_X47Y108/CLBLM_IMUX1 CLBLM_R_X47Y108/CLBLM_IMUX24 CLBLM_R_X47Y108/CLBLM_M_A3 CLBLM_R_X47Y108/CLBLM_M_B5 INT_L_X46Y107/IMUX_L0 INT_L_X46Y107/LOGIC_OUTS_L0 INT_L_X46Y107/NE2BEG0 INT_L_X46Y107/NR1BEG0 INT_L_X46Y108/IMUX_L16 INT_L_X46Y108/IMUX_L41 INT_L_X46Y108/IMUX_L9 INT_L_X46Y108/NE2A0 INT_L_X46Y108/NR1END0 INT_R_X47Y107/NE2END_S3_0 INT_R_X47Y108/IMUX1 INT_R_X47Y108/IMUX24 INT_R_X47Y108/NE2END0 
pips: CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y107/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X46Y107/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X46Y107/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X46Y107/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X46Y108/INT_L.NR1END0->>IMUX_L16 INT_L_X46Y108/INT_L.NR1END0->>IMUX_L41 INT_L_X46Y108/INT_L.NR1END0->>IMUX_L9 INT_R_X47Y108/INT_R.NE2END0->>IMUX1 INT_R_X47Y108/INT_R.NE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[0] - 
wires: CLBLM_L_X46Y108/CLBLM_IMUX10 CLBLM_L_X46Y108/CLBLM_IMUX26 CLBLM_L_X46Y108/CLBLM_IMUX37 CLBLM_L_X46Y108/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y108/CLBLM_L_A4 CLBLM_L_X46Y108/CLBLM_L_AQ CLBLM_L_X46Y108/CLBLM_L_B4 CLBLM_L_X46Y108/CLBLM_L_D4 CLBLM_R_X47Y108/CLBLM_IMUX11 CLBLM_R_X47Y108/CLBLM_IMUX27 CLBLM_R_X47Y108/CLBLM_M_A4 CLBLM_R_X47Y108/CLBLM_M_B4 INT_L_X46Y108/ER1BEG1 INT_L_X46Y108/FAN_ALT1 INT_L_X46Y108/FAN_BOUNCE1 INT_L_X46Y108/IMUX_L10 INT_L_X46Y108/IMUX_L26 INT_L_X46Y108/IMUX_L37 INT_L_X46Y108/LOGIC_OUTS_L0 INT_L_X46Y108/NL1BEG_N3 INT_R_X47Y108/ER1END1 INT_R_X47Y108/IMUX11 INT_R_X47Y108/IMUX27 
pips: CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X46Y108/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X46Y108/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y108/INT_L.FAN_BOUNCE1->>IMUX_L10 INT_L_X46Y108/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X46Y108/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X46Y108/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X46Y108/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X46Y108/INT_L.NL1BEG_N3->>IMUX_L37 INT_R_X47Y108/INT_R.ER1END1->>IMUX11 INT_R_X47Y108/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

Qi[0]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgdel[0] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WW4B1 BRAM_L_X44Y105/BRAM_WW4B1_0 CLBLL_L_X40Y106/CLBLL_IMUX3 CLBLL_L_X40Y106/CLBLL_L_A2 CLBLL_L_X42Y105/CLBLL_WW4END1 CLBLL_R_X45Y103/CLBLL_IMUX26 CLBLL_R_X45Y103/CLBLL_L_B4 CLBLL_R_X45Y105/CLBLL_LL_BQ CLBLL_R_X45Y105/CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y105/CLBLM_WW4END1 CLBLM_R_X43Y105/CLBLM_WW4B1 INT_L_X40Y106/IMUX_L3 INT_L_X40Y106/WR1END1 INT_L_X42Y105/WW4C1 INT_L_X44Y105/WW4A1 INT_R_X41Y105/NL1BEG0 INT_R_X41Y105/NL1END_S3_0 INT_R_X41Y105/WW4END1 INT_R_X41Y106/NL1END0 INT_R_X41Y106/WR1BEG1 INT_R_X43Y105/WW4B1 INT_R_X45Y103/IMUX26 INT_R_X45Y103/SS2END1 INT_R_X45Y104/SS2A1 INT_R_X45Y105/LOGIC_OUTS5 INT_R_X45Y105/SS2BEG1 INT_R_X45Y105/WW4BEG1 
pips: CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X45Y105/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X40Y106/INT_L.WR1END1->>IMUX_L3 INT_R_X41Y105/INT_R.WW4END1->>NL1BEG0 INT_R_X41Y106/INT_R.NL1END0->>WR1BEG1 INT_R_X45Y103/INT_R.SS2END1->>IMUX26 INT_R_X45Y105/INT_R.LOGIC_OUTS5->>SS2BEG1 INT_R_X45Y105/INT_R.LOGIC_OUTS5->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[7]_i_2__0_n_0 - 
wires: CLBLL_L_X40Y106/CLBLL_IMUX5 CLBLL_L_X40Y106/CLBLL_L_A6 CLBLL_L_X42Y105/CLBLL_WW2END2 CLBLL_L_X42Y111/CLBLL_IMUX3 CLBLL_L_X42Y111/CLBLL_L_A2 CLBLM_R_X41Y105/CLBLM_IMUX13 CLBLM_R_X41Y105/CLBLM_IMUX24 CLBLM_R_X41Y105/CLBLM_IMUX30 CLBLM_R_X41Y105/CLBLM_IMUX32 CLBLM_R_X41Y105/CLBLM_IMUX5 CLBLM_R_X41Y105/CLBLM_L_A6 CLBLM_R_X41Y105/CLBLM_L_B6 CLBLM_R_X41Y105/CLBLM_L_C5 CLBLM_R_X41Y105/CLBLM_M_B5 CLBLM_R_X41Y105/CLBLM_M_C1 CLBLM_R_X41Y105/CLBLM_WW2END2 CLBLM_R_X43Y105/CLBLM_IMUX24 CLBLM_R_X43Y105/CLBLM_IMUX8 CLBLM_R_X43Y105/CLBLM_M_A5 CLBLM_R_X43Y105/CLBLM_M_B5 CLBLM_R_X43Y111/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y111/CLBLM_L_C INT_L_X40Y106/IMUX_L5 INT_L_X40Y106/NW2END3 INT_L_X42Y105/WW2A2 INT_L_X42Y111/IMUX_L3 INT_L_X42Y111/WL1END1 INT_R_X41Y104/SR1END3 INT_R_X41Y105/IMUX13 INT_R_X41Y105/IMUX24 INT_R_X41Y105/IMUX30 INT_R_X41Y105/IMUX32 INT_R_X41Y105/IMUX5 INT_R_X41Y105/NW2BEG3 INT_R_X41Y105/SR1BEG3 INT_R_X41Y105/SR1END_N3_3 INT_R_X41Y105/WW2END2 INT_R_X41Y106/NW2A3 INT_R_X43Y104/SR1END3 INT_R_X43Y105/IMUX24 INT_R_X43Y105/IMUX8 INT_R_X43Y105/SR1BEG3 INT_R_X43Y105/SR1END_N3_3 INT_R_X43Y105/SS6END2 INT_R_X43Y105/WW2BEG2 INT_R_X43Y106/SS6E2 INT_R_X43Y107/SS6D2 INT_R_X43Y108/SS6C2 INT_R_X43Y109/SS6B2 INT_R_X43Y110/SS6A2 INT_R_X43Y111/LOGIC_OUTS10 INT_R_X43Y111/SS6BEG2 INT_R_X43Y111/WL1BEG1 
pips: CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y111/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y111/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X40Y106/INT_L.NW2END3->>IMUX_L5 INT_L_X42Y111/INT_L.WL1END1->>IMUX_L3 INT_R_X41Y105/INT_R.SR1END_N3_3->>IMUX24 INT_R_X41Y105/INT_R.SR1END_N3_3->>IMUX32 INT_R_X41Y105/INT_R.WW2END2->>IMUX13 INT_R_X41Y105/INT_R.WW2END2->>IMUX30 INT_R_X41Y105/INT_R.WW2END2->>IMUX5 INT_R_X41Y105/INT_R.WW2END2->>NW2BEG3 INT_R_X41Y105/INT_R.WW2END2->>SR1BEG3 INT_R_X43Y105/INT_R.SR1END_N3_3->>IMUX24 INT_R_X43Y105/INT_R.SR1END_N3_3->>IMUX8 INT_R_X43Y105/INT_R.SS6END2->>SR1BEG3 INT_R_X43Y105/INT_R.SS6END2->>WW2BEG2 INT_R_X43Y111/INT_R.LOGIC_OUTS10->>SS6BEG2 INT_R_X43Y111/INT_R.LOGIC_OUTS10->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

u3/tblk.vtgen/hor_gen/gdel_cnt/rci_reg_n_0 - 
wires: BRKH_INT_X40Y99/BRKH_INT_NN6BEG2 CLBLL_L_X40Y106/CLBLL_IMUX9 CLBLL_L_X40Y106/CLBLL_L_A5 CLBLL_L_X40Y97/CLBLL_IMUX9 CLBLL_L_X40Y97/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y97/CLBLL_L_A5 CLBLL_L_X40Y97/CLBLL_L_AMUX CLBLM_R_X41Y105/CLBLM_IMUX11 CLBLM_R_X41Y105/CLBLM_IMUX12 CLBLM_R_X41Y105/CLBLM_IMUX28 CLBLM_R_X41Y105/CLBLM_IMUX44 CLBLM_R_X41Y105/CLBLM_M_A4 CLBLM_R_X41Y105/CLBLM_M_B6 CLBLM_R_X41Y105/CLBLM_M_C4 CLBLM_R_X41Y105/CLBLM_M_D4 INT_L_X40Y100/NN6A2 INT_L_X40Y101/NN6B2 INT_L_X40Y102/NN6C2 INT_L_X40Y103/NN6D2 INT_L_X40Y104/NN6E2 INT_L_X40Y105/EL1BEG1 INT_L_X40Y105/NL1BEG1 INT_L_X40Y105/NN6END2 INT_L_X40Y106/IMUX_L9 INT_L_X40Y106/NL1END1 INT_L_X40Y97/FAN_ALT5 INT_L_X40Y97/FAN_BOUNCE5 INT_L_X40Y97/IMUX_L9 INT_L_X40Y97/LOGIC_OUTS_L16 INT_L_X40Y97/NN2BEG2 INT_L_X40Y98/NN2A2 INT_L_X40Y99/NN2END2 INT_L_X40Y99/NN6BEG2 INT_R_X41Y105/BYP_ALT4 INT_R_X41Y105/BYP_BOUNCE4 INT_R_X41Y105/EL1END1 INT_R_X41Y105/IMUX11 INT_R_X41Y105/IMUX12 INT_R_X41Y105/IMUX28 INT_R_X41Y105/IMUX44 
pips: CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y97/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y97/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X40Y105/INT_L.NN6END2->>EL1BEG1 INT_L_X40Y105/INT_L.NN6END2->>NL1BEG1 INT_L_X40Y106/INT_L.NL1END1->>IMUX_L9 INT_L_X40Y97/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y97/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X40Y97/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X40Y97/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X40Y99/INT_L.NN2END2->>NN6BEG2 INT_R_X41Y105/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y105/INT_R.BYP_BOUNCE4->>IMUX12 INT_R_X41Y105/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X41Y105/INT_R.BYP_BOUNCE4->>IMUX44 INT_R_X41Y105/INT_R.EL1END1->>BYP_ALT4 INT_R_X41Y105/INT_R.EL1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] - 
wires: CLBLL_L_X40Y106/CLBLL_IMUX0 CLBLL_L_X40Y106/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y106/CLBLL_L_A3 CLBLL_L_X40Y106/CLBLL_L_AQ CLBLM_R_X41Y105/CLBLM_IMUX15 CLBLM_R_X41Y105/CLBLM_IMUX22 CLBLM_R_X41Y105/CLBLM_IMUX38 CLBLM_R_X41Y105/CLBLM_IMUX7 CLBLM_R_X41Y105/CLBLM_M_A1 CLBLM_R_X41Y105/CLBLM_M_B1 CLBLM_R_X41Y105/CLBLM_M_C3 CLBLM_R_X41Y105/CLBLM_M_D3 INT_L_X40Y105/EL1BEG3 INT_L_X40Y106/EL1BEG_N3 INT_L_X40Y106/IMUX_L0 INT_L_X40Y106/LOGIC_OUTS_L0 INT_R_X41Y105/EL1END3 INT_R_X41Y105/IMUX15 INT_R_X41Y105/IMUX22 INT_R_X41Y105/IMUX38 INT_R_X41Y105/IMUX7 
pips: CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y106/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y106/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X40Y106/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_R_X41Y105/INT_R.EL1END3->>IMUX15 INT_R_X41Y105/INT_R.EL1END3->>IMUX22 INT_R_X41Y105/INT_R.EL1END3->>IMUX38 INT_R_X41Y105/INT_R.EL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

Qi[0]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[0] - 
wires: CLBLL_L_X40Y97/CLBLL_ER1BEG2 CLBLL_L_X40Y97/CLBLL_IMUX10 CLBLL_L_X40Y97/CLBLL_L_A4 CLBLL_L_X40Y98/CLBLL_NW2A1 CLBLM_R_X39Y97/CLBLM_ER1BEG2 CLBLM_R_X39Y98/CLBLM_IMUX2 CLBLM_R_X39Y98/CLBLM_M_A2 CLBLM_R_X39Y98/CLBLM_NW2A1 CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y97/CLBLM_M_AQ CLBLM_R_X41Y98/CLBLM_IMUX21 CLBLM_R_X41Y98/CLBLM_L_C4 INT_L_X40Y97/ER1END2 INT_L_X40Y97/IMUX_L10 INT_L_X40Y97/NE2BEG2 INT_L_X40Y97/NW2BEG1 INT_L_X40Y97/WR1END1 INT_L_X40Y98/NE2A2 INT_L_X40Y98/NW2A1 INT_R_X39Y97/ER1BEG2 INT_R_X39Y97/SR1END1 INT_R_X39Y98/IMUX2 INT_R_X39Y98/NW2END1 INT_R_X39Y98/SR1BEG1 INT_R_X41Y97/LOGIC_OUTS4 INT_R_X41Y97/WR1BEG1 INT_R_X41Y98/IMUX21 INT_R_X41Y98/NE2END2 VBRK_X99Y101/VBRK_ER1BEG2 VBRK_X99Y102/VBRK_NW2A1 
pips: CLBLL_L_X40Y97/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X39Y98/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y97/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X40Y97/INT_L.ER1END2->>NE2BEG2 INT_L_X40Y97/INT_L.WR1END1->>IMUX_L10 INT_L_X40Y97/INT_L.WR1END1->>NW2BEG1 INT_R_X39Y97/INT_R.SR1END1->>ER1BEG2 INT_R_X39Y98/INT_R.NW2END1->>IMUX2 INT_R_X39Y98/INT_R.NW2END1->>SR1BEG1 INT_R_X41Y97/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X41Y98/INT_R.NE2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[15]_i_2_n_0 - 
wires: BRKH_INT_X39Y99/BRKH_INT_SE2A3 CLBLL_L_X40Y101/CLBLL_WW2END2 CLBLL_L_X40Y97/CLBLL_IMUX0 CLBLL_L_X40Y97/CLBLL_L_A3 CLBLL_L_X40Y97/CLBLL_SW2A0 CLBLL_L_X40Y97/CLBLL_SW2A3 CLBLL_L_X40Y99/CLBLL_SE2A3 CLBLL_L_X40Y99/CLBLL_WL1END2 CLBLL_L_X42Y101/CLBLL_SW4END2 CLBLM_R_X39Y100/CLBLM_IMUX15 CLBLM_R_X39Y100/CLBLM_IMUX31 CLBLM_R_X39Y100/CLBLM_IMUX7 CLBLM_R_X39Y100/CLBLM_M_A1 CLBLM_R_X39Y100/CLBLM_M_B1 CLBLM_R_X39Y100/CLBLM_M_C5 CLBLM_R_X39Y101/CLBLM_WW2END2 CLBLM_R_X39Y97/CLBLM_IMUX24 CLBLM_R_X39Y97/CLBLM_IMUX7 CLBLM_R_X39Y97/CLBLM_M_A1 CLBLM_R_X39Y97/CLBLM_M_B5 CLBLM_R_X39Y97/CLBLM_SW2A0 CLBLM_R_X39Y97/CLBLM_SW2A3 CLBLM_R_X39Y99/CLBLM_IMUX11 CLBLM_R_X39Y99/CLBLM_IMUX18 CLBLM_R_X39Y99/CLBLM_IMUX28 CLBLM_R_X39Y99/CLBLM_M_A4 CLBLM_R_X39Y99/CLBLM_M_B2 CLBLM_R_X39Y99/CLBLM_M_C4 CLBLM_R_X39Y99/CLBLM_SE2A3 CLBLM_R_X39Y99/CLBLM_WL1END2 CLBLM_R_X41Y101/CLBLM_SW4END2 CLBLM_R_X43Y105/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y105/CLBLM_M_C INT_L_X40Y101/WW2A2 INT_L_X40Y96/SS2END3 INT_L_X40Y97/IMUX_L0 INT_L_X40Y97/SS2A3 INT_L_X40Y97/SS2END_N0_3 INT_L_X40Y97/SW2A0 INT_L_X40Y97/SW2A3 INT_L_X40Y98/SL1END3 INT_L_X40Y98/SR1BEG_S0 INT_L_X40Y98/SS2BEG3 INT_L_X40Y98/SW2BEG0 INT_L_X40Y98/SW2BEG3 INT_L_X40Y99/SE2END3 INT_L_X40Y99/SL1BEG3 INT_L_X40Y99/WL1BEG2 INT_L_X42Y101/SW6E2 INT_L_X42Y102/SW6D2 INT_L_X42Y103/SW6C2 INT_L_X42Y104/SW6B2 INT_L_X42Y105/SW6A2 INT_R_X39Y100/IMUX15 INT_R_X39Y100/IMUX31 INT_R_X39Y100/IMUX7 INT_R_X39Y100/SE2BEG3 INT_R_X39Y100/SR1END3 INT_R_X39Y101/SR1BEG3 INT_R_X39Y101/SR1END_N3_3 INT_R_X39Y101/WW2END2 INT_R_X39Y97/IMUX24 INT_R_X39Y97/IMUX7 INT_R_X39Y97/SW2END0 INT_R_X39Y97/SW2END3 INT_R_X39Y98/SW2END_N0_3 INT_R_X39Y99/FAN_ALT1 INT_R_X39Y99/FAN_ALT5 INT_R_X39Y99/FAN_BOUNCE1 INT_R_X39Y99/FAN_BOUNCE5 INT_R_X39Y99/IMUX11 INT_R_X39Y99/IMUX18 INT_R_X39Y99/IMUX28 INT_R_X39Y99/SE2A3 INT_R_X39Y99/WL1END2 INT_R_X41Y101/SW6END2 INT_R_X41Y101/WW2BEG2 INT_R_X43Y105/LOGIC_OUTS14 INT_R_X43Y105/SW6BEG2 VBRK_X99Y101/VBRK_SW2A0 VBRK_X99Y101/VBRK_SW2A3 VBRK_X99Y103/VBRK_SE2A3 VBRK_X99Y103/VBRK_WL1END2 VBRK_X99Y106/VBRK_WW2END2 
pips: CLBLL_L_X40Y97/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y105/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y97/INT_L.SS2END_N0_3->>IMUX_L0 INT_L_X40Y98/INT_L.SL1END3->>SR1BEG_S0 INT_L_X40Y98/INT_L.SL1END3->>SS2BEG3 INT_L_X40Y98/INT_L.SL1END3->>SW2BEG3 INT_L_X40Y98/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X40Y99/INT_L.SE2END3->>SL1BEG3 INT_L_X40Y99/INT_L.SE2END3->>WL1BEG2 INT_R_X39Y100/INT_R.SR1END3->>IMUX15 INT_R_X39Y100/INT_R.SR1END3->>IMUX31 INT_R_X39Y100/INT_R.SR1END3->>IMUX7 INT_R_X39Y100/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y101/INT_R.WW2END2->>SR1BEG3 INT_R_X39Y97/INT_R.SW2END0->>IMUX24 INT_R_X39Y97/INT_R.SW2END3->>IMUX7 INT_R_X39Y99/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y99/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y99/INT_R.FAN_BOUNCE1->>FAN_ALT5 INT_R_X39Y99/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y99/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y99/INT_R.WL1END2->>FAN_ALT1 INT_R_X39Y99/INT_R.WL1END2->>IMUX28 INT_R_X41Y101/INT_R.SW6END2->>WW2BEG2 INT_R_X43Y105/INT_R.LOGIC_OUTS14->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_7 - 
wires: CLBLL_L_X40Y97/CLBLL_EL1BEG1 CLBLL_L_X40Y97/CLBLL_IMUX3 CLBLL_L_X40Y97/CLBLL_L_A2 CLBLM_R_X39Y97/CLBLM_EL1BEG1 CLBLM_R_X39Y97/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y97/CLBLM_L_AMUX INT_L_X40Y97/EL1END1 INT_L_X40Y97/IMUX_L3 INT_R_X39Y97/EL1BEG1 INT_R_X39Y97/LOGIC_OUTS16 VBRK_X99Y101/VBRK_EL1BEG1 
pips: CLBLL_L_X40Y97/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X39Y97/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y97/INT_L.EL1END1->>IMUX_L3 INT_R_X39Y97/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[0]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgdel[0] - 
wires: CLBLL_R_X45Y103/CLBLL_IMUX16 CLBLL_R_X45Y103/CLBLL_L_B3 CLBLL_R_X45Y103/CLBLL_NW2A0 CLBLM_L_X46Y102/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y102/CLBLM_M_AQ CLBLM_L_X46Y103/CLBLM_NW2A0 CLBLM_R_X47Y103/CLBLM_IMUX43 CLBLM_R_X47Y103/CLBLM_M_D6 INT_L_X46Y102/ER1BEG1 INT_L_X46Y102/LOGIC_OUTS_L4 INT_L_X46Y102/NW2BEG0 INT_L_X46Y103/NW2A0 INT_R_X45Y102/NW2END_S0_0 INT_R_X45Y103/IMUX16 INT_R_X45Y103/NW2END0 INT_R_X47Y102/ER1END1 INT_R_X47Y102/NR1BEG1 INT_R_X47Y103/IMUX43 INT_R_X47Y103/NR1END1 VBRK_X113Y108/VBRK_NW2A0 
pips: CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X46Y102/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X46Y102/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X46Y102/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X45Y103/INT_R.NW2END0->>IMUX16 INT_R_X47Y102/INT_R.ER1END1->>NR1BEG1 INT_R_X47Y103/INT_R.NR1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rci_i_3_n_0 - 
wires: CLBLM_L_X46Y103/CLBLM_IMUX12 CLBLM_L_X46Y103/CLBLM_IMUX4 CLBLM_L_X46Y103/CLBLM_M_A6 CLBLM_L_X46Y103/CLBLM_M_B6 CLBLM_L_X46Y107/CLBLM_IMUX9 CLBLM_L_X46Y107/CLBLM_L_A5 CLBLM_L_X46Y108/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y108/CLBLM_M_A CLBLM_R_X47Y103/CLBLM_IMUX12 CLBLM_R_X47Y103/CLBLM_IMUX2 CLBLM_R_X47Y103/CLBLM_IMUX22 CLBLM_R_X47Y103/CLBLM_IMUX44 CLBLM_R_X47Y103/CLBLM_M_A2 CLBLM_R_X47Y103/CLBLM_M_B6 CLBLM_R_X47Y103/CLBLM_M_C3 CLBLM_R_X47Y103/CLBLM_M_D4 CLBLM_R_X47Y105/CLBLM_IMUX2 CLBLM_R_X47Y105/CLBLM_IMUX27 CLBLM_R_X47Y105/CLBLM_M_A2 CLBLM_R_X47Y105/CLBLM_M_B4 INT_L_X46Y103/ER1BEG2 INT_L_X46Y103/IMUX_L12 INT_L_X46Y103/IMUX_L4 INT_L_X46Y103/SS2END1 INT_L_X46Y104/SS2A1 INT_L_X46Y105/SE2A1 INT_L_X46Y105/SL1END1 INT_L_X46Y105/SS2BEG1 INT_L_X46Y106/SE2BEG1 INT_L_X46Y106/SL1BEG1 INT_L_X46Y106/SR1END1 INT_L_X46Y107/IMUX_L9 INT_L_X46Y107/SL1END0 INT_L_X46Y107/SR1BEG1 INT_L_X46Y108/LOGIC_OUTS_L12 INT_L_X46Y108/SL1BEG0 INT_R_X47Y103/ER1END2 INT_R_X47Y103/FAN_ALT1 INT_R_X47Y103/FAN_BOUNCE1 INT_R_X47Y103/IMUX12 INT_R_X47Y103/IMUX2 INT_R_X47Y103/IMUX22 INT_R_X47Y103/IMUX44 INT_R_X47Y105/IMUX2 INT_R_X47Y105/IMUX27 INT_R_X47Y105/SE2END1 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y108/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X46Y103/INT_L.SS2END1->>ER1BEG2 INT_L_X46Y103/INT_L.SS2END1->>IMUX_L12 INT_L_X46Y103/INT_L.SS2END1->>IMUX_L4 INT_L_X46Y105/INT_L.SL1END1->>SS2BEG1 INT_L_X46Y106/INT_L.SR1END1->>SE2BEG1 INT_L_X46Y106/INT_L.SR1END1->>SL1BEG1 INT_L_X46Y107/INT_L.SL1END0->>IMUX_L9 INT_L_X46Y107/INT_L.SL1END0->>SR1BEG1 INT_L_X46Y108/INT_L.LOGIC_OUTS_L12->>SL1BEG0 INT_R_X47Y103/INT_R.ER1END2->>FAN_ALT1 INT_R_X47Y103/INT_R.ER1END2->>IMUX22 INT_R_X47Y103/INT_R.ER1END2->>IMUX44 INT_R_X47Y103/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y103/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X47Y103/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X47Y105/INT_R.SE2END1->>IMUX2 INT_R_X47Y105/INT_R.SE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

u3/tblk.vtgen/ver_gen/gdel_cnt/rci_reg_n_0 - 
wires: CLBLM_L_X46Y102/CLBLM_IMUX0 CLBLM_L_X46Y102/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y102/CLBLM_L_A3 CLBLM_L_X46Y102/CLBLM_L_AQ CLBLM_L_X46Y103/CLBLM_IMUX0 CLBLM_L_X46Y103/CLBLM_IMUX16 CLBLM_L_X46Y103/CLBLM_IMUX2 CLBLM_L_X46Y103/CLBLM_IMUX24 CLBLM_L_X46Y103/CLBLM_L_A3 CLBLM_L_X46Y103/CLBLM_L_B3 CLBLM_L_X46Y103/CLBLM_M_A2 CLBLM_L_X46Y103/CLBLM_M_B5 CLBLM_R_X47Y103/CLBLM_IMUX45 CLBLM_R_X47Y103/CLBLM_M_D2 INT_L_X46Y102/IMUX_L0 INT_L_X46Y102/LOGIC_OUTS_L0 INT_L_X46Y102/NN2BEG0 INT_L_X46Y102/NR1BEG0 INT_L_X46Y103/EL1BEG3 INT_L_X46Y103/IMUX_L0 INT_L_X46Y103/IMUX_L16 INT_L_X46Y103/IMUX_L2 INT_L_X46Y103/IMUX_L24 INT_L_X46Y103/NN2A0 INT_L_X46Y103/NN2END_S2_0 INT_L_X46Y103/NR1END0 INT_L_X46Y103/SR1BEG_S0 INT_L_X46Y104/EL1BEG_N3 INT_L_X46Y104/NN2END0 INT_R_X47Y103/EL1END3 INT_R_X47Y103/IMUX45 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y102/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X46Y102/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X46Y102/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X46Y102/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X46Y103/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X46Y103/INT_L.NR1END0->>IMUX_L0 INT_L_X46Y103/INT_L.NR1END0->>IMUX_L16 INT_L_X46Y103/INT_L.NR1END0->>IMUX_L24 INT_L_X46Y103/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X46Y104/INT_L.NN2END0->>EL1BEG_N3 INT_R_X47Y103/INT_R.EL1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[0] - 
wires: CLBLM_L_X46Y103/CLBLM_IMUX11 CLBLM_L_X46Y103/CLBLM_IMUX13 CLBLM_L_X46Y103/CLBLM_IMUX27 CLBLM_L_X46Y103/CLBLM_IMUX6 CLBLM_L_X46Y103/CLBLM_L_A1 CLBLM_L_X46Y103/CLBLM_L_B6 CLBLM_L_X46Y103/CLBLM_M_A4 CLBLM_L_X46Y103/CLBLM_M_B4 CLBLM_R_X47Y103/CLBLM_IMUX38 CLBLM_R_X47Y103/CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y103/CLBLM_M_D3 CLBLM_R_X47Y103/CLBLM_M_DQ INT_L_X46Y103/FAN_ALT5 INT_L_X46Y103/FAN_BOUNCE5 INT_L_X46Y103/IMUX_L11 INT_L_X46Y103/IMUX_L13 INT_L_X46Y103/IMUX_L27 INT_L_X46Y103/IMUX_L6 INT_L_X46Y103/WL1END2 INT_R_X47Y103/IMUX38 INT_R_X47Y103/LOGIC_OUTS7 INT_R_X47Y103/WL1BEG2 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y103/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X46Y103/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y103/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X46Y103/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X46Y103/INT_L.WL1END2->>FAN_ALT5 INT_L_X46Y103/INT_L.WL1END2->>IMUX_L13 INT_L_X46Y103/INT_L.WL1END2->>IMUX_L6 INT_R_X47Y103/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X47Y103/INT_R.LOGIC_OUTS7->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

Qi[0]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[0] - 
wires: CLBLL_L_X40Y99/CLBLL_IMUX42 CLBLL_L_X40Y99/CLBLL_L_D6 CLBLM_R_X41Y98/CLBLM_IMUX23 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y98/CLBLM_L_BQ CLBLM_R_X41Y98/CLBLM_L_C3 CLBLM_R_X41Y99/CLBLM_IMUX10 CLBLM_R_X41Y99/CLBLM_L_A4 INT_L_X40Y99/IMUX_L42 INT_L_X40Y99/WR1END1 INT_R_X41Y98/IMUX23 INT_R_X41Y98/LOGIC_OUTS1 INT_R_X41Y98/NL1BEG0 INT_R_X41Y98/NL1END_S3_0 INT_R_X41Y99/BYP_ALT0 INT_R_X41Y99/BYP_BOUNCE0 INT_R_X41Y99/IMUX10 INT_R_X41Y99/NL1END0 INT_R_X41Y99/WR1BEG1 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y98/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X40Y99/INT_L.WR1END1->>IMUX_L42 INT_R_X41Y98/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y98/INT_R.NL1END_S3_0->>IMUX23 INT_R_X41Y99/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X41Y99/INT_R.BYP_BOUNCE0->>IMUX10 INT_R_X41Y99/INT_R.NL1END0->>BYP_ALT0 INT_R_X41Y99/INT_R.NL1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rci_i_3__0_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_WW2END2 BRAM_L_X44Y100/BRAM_WW2END2_1 BRKH_INT_X41Y99/BRKH_INT_BYP_BOUNCE2 BRKH_INT_X41Y99/BRKH_INT_SS2END2 CLBLL_L_X42Y101/CLBLL_WW2END2 CLBLL_R_X45Y101/CLBLL_SW2A2 CLBLM_L_X46Y101/CLBLM_SW2A2 CLBLM_L_X46Y102/CLBLM_IMUX5 CLBLM_L_X46Y102/CLBLM_L_A6 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y103/CLBLM_L_C CLBLM_R_X41Y100/CLBLM_IMUX0 CLBLM_R_X41Y100/CLBLM_IMUX16 CLBLM_R_X41Y100/CLBLM_L_A3 CLBLM_R_X41Y100/CLBLM_L_B3 CLBLM_R_X41Y101/CLBLM_IMUX14 CLBLM_R_X41Y101/CLBLM_IMUX30 CLBLM_R_X41Y101/CLBLM_IMUX6 CLBLM_R_X41Y101/CLBLM_L_A1 CLBLM_R_X41Y101/CLBLM_L_B1 CLBLM_R_X41Y101/CLBLM_L_C5 CLBLM_R_X41Y101/CLBLM_WW2END2 CLBLM_R_X41Y99/CLBLM_IMUX16 CLBLM_R_X41Y99/CLBLM_IMUX30 CLBLM_R_X41Y99/CLBLM_IMUX6 CLBLM_R_X41Y99/CLBLM_L_A1 CLBLM_R_X41Y99/CLBLM_L_B3 CLBLM_R_X41Y99/CLBLM_L_C5 CLBLM_R_X43Y101/CLBLM_WW2END2 INT_L_X42Y101/WW2A2 INT_L_X44Y101/WW2A2 INT_L_X46Y101/SW2A2 INT_L_X46Y102/IMUX_L5 INT_L_X46Y102/SL1END2 INT_L_X46Y102/SW2BEG2 INT_L_X46Y103/LOGIC_OUTS_L10 INT_L_X46Y103/SL1BEG2 INT_R_X41Y100/BYP_BOUNCE_N3_2 INT_R_X41Y100/IMUX0 INT_R_X41Y100/IMUX16 INT_R_X41Y100/SS2A2 INT_R_X41Y101/IMUX14 INT_R_X41Y101/IMUX30 INT_R_X41Y101/IMUX6 INT_R_X41Y101/SS2BEG2 INT_R_X41Y101/WW2END2 INT_R_X41Y98/SR1END3 INT_R_X41Y99/BYP_ALT2 INT_R_X41Y99/BYP_BOUNCE2 INT_R_X41Y99/IMUX16 INT_R_X41Y99/IMUX30 INT_R_X41Y99/IMUX6 INT_R_X41Y99/SR1BEG3 INT_R_X41Y99/SR1END_N3_3 INT_R_X41Y99/SS2END2 INT_R_X43Y101/WW2BEG2 INT_R_X43Y101/WW2END2 INT_R_X45Y101/SW2END2 INT_R_X45Y101/WW2BEG2 VBRK_X113Y106/VBRK_SW2A2 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X46Y102/INT_L.SL1END2->>IMUX_L5 INT_L_X46Y102/INT_L.SL1END2->>SW2BEG2 INT_L_X46Y103/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_R_X41Y100/INT_R.BYP_BOUNCE_N3_2->>IMUX0 INT_R_X41Y100/INT_R.BYP_BOUNCE_N3_2->>IMUX16 INT_R_X41Y101/INT_R.WW2END2->>IMUX14 INT_R_X41Y101/INT_R.WW2END2->>IMUX30 INT_R_X41Y101/INT_R.WW2END2->>IMUX6 INT_R_X41Y101/INT_R.WW2END2->>SS2BEG2 INT_R_X41Y99/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y99/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X41Y99/INT_R.SR1END_N3_3->>IMUX16 INT_R_X41Y99/INT_R.SS2END2->>BYP_ALT2 INT_R_X41Y99/INT_R.SS2END2->>IMUX6 INT_R_X41Y99/INT_R.SS2END2->>SR1BEG3 INT_R_X43Y101/INT_R.WW2END2->>WW2BEG2 INT_R_X45Y101/INT_R.SW2END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_7 - 
wires: CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y98/CLBLM_M_AMUX CLBLM_R_X41Y99/CLBLM_IMUX3 CLBLM_R_X41Y99/CLBLM_L_A2 INT_R_X41Y98/LOGIC_OUTS20 INT_R_X41Y98/NR1BEG2 INT_R_X41Y99/FAN_ALT5 INT_R_X41Y99/FAN_BOUNCE5 INT_R_X41Y99/IMUX3 INT_R_X41Y99/NR1END2 
pips: CLBLM_R_X41Y98/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X41Y98/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X41Y99/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y99/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X41Y99/INT_R.NR1END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[0]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[0] - 
wires: CLBLL_R_X45Y102/CLBLL_LL_CMUX CLBLL_R_X45Y102/CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y103/CLBLL_IMUX0 CLBLL_R_X45Y103/CLBLL_L_A3 CLBLL_R_X45Y104/CLBLL_NE2A0 CLBLM_L_X46Y104/CLBLM_IMUX0 CLBLM_L_X46Y104/CLBLM_L_A3 CLBLM_L_X46Y104/CLBLM_NE2A0 INT_L_X46Y103/NE2END_S3_0 INT_L_X46Y104/IMUX_L0 INT_L_X46Y104/NE2END0 INT_R_X45Y102/LOGIC_OUTS22 INT_R_X45Y102/NR1BEG0 INT_R_X45Y103/IMUX0 INT_R_X45Y103/NE2BEG0 INT_R_X45Y103/NR1END0 INT_R_X45Y104/NE2A0 VBRK_X113Y109/VBRK_NE2A0 
pips: CLBLL_R_X45Y102/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X46Y104/INT_L.NE2END0->>IMUX_L0 INT_R_X45Y102/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X45Y103/INT_R.NR1END0->>IMUX0 INT_R_X45Y103/INT_R.NR1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/go - 
wires: BRAM_INT_INTERFACE_L_X44Y110/INT_INTERFACE_NW2A1 BRAM_L_X44Y110/BRAM_NW2A1_0 CLBLL_L_X42Y111/CLBLL_IMUX10 CLBLL_L_X42Y111/CLBLL_L_A4 CLBLL_R_X45Y107/CLBLL_IMUX12 CLBLL_R_X45Y107/CLBLL_IMUX4 CLBLL_R_X45Y107/CLBLL_LL_A6 CLBLL_R_X45Y107/CLBLL_LL_B6 CLBLL_R_X45Y107/CLBLL_NW2A0 CLBLL_R_X45Y107/CLBLL_WR1END2 CLBLL_R_X45Y109/CLBLL_IMUX1 CLBLL_R_X45Y109/CLBLL_IMUX24 CLBLL_R_X45Y109/CLBLL_IMUX32 CLBLL_R_X45Y109/CLBLL_LL_A3 CLBLL_R_X45Y109/CLBLL_LL_B5 CLBLL_R_X45Y109/CLBLL_LL_C1 CLBLM_L_X46Y104/CLBLM_IMUX26 CLBLM_L_X46Y104/CLBLM_IMUX3 CLBLM_L_X46Y104/CLBLM_IMUX34 CLBLM_L_X46Y104/CLBLM_L_A2 CLBLM_L_X46Y104/CLBLM_L_B4 CLBLM_L_X46Y104/CLBLM_L_C6 CLBLM_L_X46Y105/CLBLM_IMUX26 CLBLM_L_X46Y105/CLBLM_IMUX33 CLBLM_L_X46Y105/CLBLM_IMUX41 CLBLM_L_X46Y105/CLBLM_IMUX9 CLBLM_L_X46Y105/CLBLM_L_A5 CLBLM_L_X46Y105/CLBLM_L_B4 CLBLM_L_X46Y105/CLBLM_L_C1 CLBLM_L_X46Y105/CLBLM_L_D1 CLBLM_L_X46Y106/CLBLM_IMUX13 CLBLM_L_X46Y106/CLBLM_IMUX20 CLBLM_L_X46Y106/CLBLM_IMUX5 CLBLM_L_X46Y106/CLBLM_L_A6 CLBLM_L_X46Y106/CLBLM_L_B6 CLBLM_L_X46Y106/CLBLM_L_C2 CLBLM_L_X46Y107/CLBLM_NW2A0 CLBLM_L_X46Y107/CLBLM_WR1END2 CLBLM_R_X43Y110/CLBLM_IMUX17 CLBLM_R_X43Y110/CLBLM_IMUX7 CLBLM_R_X43Y110/CLBLM_IMUX9 CLBLM_R_X43Y110/CLBLM_L_A5 CLBLM_R_X43Y110/CLBLM_M_A1 CLBLM_R_X43Y110/CLBLM_M_B3 CLBLM_R_X43Y110/CLBLM_NW2A1 CLBLM_R_X43Y111/CLBLM_IMUX10 CLBLM_R_X43Y111/CLBLM_IMUX4 CLBLM_R_X43Y111/CLBLM_L_A4 CLBLM_R_X43Y111/CLBLM_M_A6 CLBLM_R_X47Y104/CLBLM_IMUX11 CLBLM_R_X47Y104/CLBLM_LOGIC_OUTS6 CLBLM_R_X47Y104/CLBLM_M_A4 CLBLM_R_X47Y104/CLBLM_M_CQ CLBLM_R_X47Y106/CLBLM_IMUX10 CLBLM_R_X47Y106/CLBLM_IMUX25 CLBLM_R_X47Y106/CLBLM_L_A4 CLBLM_R_X47Y106/CLBLM_L_B5 INT_L_X42Y111/IMUX_L10 INT_L_X42Y111/WR1END1 INT_L_X44Y109/NW2BEG1 INT_L_X44Y109/WR1END1 INT_L_X44Y110/NW2A1 INT_L_X46Y104/IMUX_L26 INT_L_X46Y104/IMUX_L3 INT_L_X46Y104/IMUX_L34 INT_L_X46Y104/NL1BEG1 INT_L_X46Y104/NN2BEG2 INT_L_X46Y104/WL1END1 INT_L_X46Y105/IMUX_L26 INT_L_X46Y105/IMUX_L33 INT_L_X46Y105/IMUX_L41 INT_L_X46Y105/IMUX_L9 INT_L_X46Y105/NL1BEG0 INT_L_X46Y105/NL1END1 INT_L_X46Y105/NL1END_S3_0 INT_L_X46Y105/NN2A2 INT_L_X46Y106/EL1BEG1 INT_L_X46Y106/IMUX_L13 INT_L_X46Y106/IMUX_L20 INT_L_X46Y106/IMUX_L5 INT_L_X46Y106/NL1BEG1 INT_L_X46Y106/NL1END0 INT_L_X46Y106/NN2END2 INT_L_X46Y106/NW2BEG0 INT_L_X46Y107/NL1END1 INT_L_X46Y107/NW2A0 INT_L_X46Y107/WR1BEG2 INT_R_X43Y110/IMUX17 INT_R_X43Y110/IMUX7 INT_R_X43Y110/IMUX9 INT_R_X43Y110/NL1BEG0 INT_R_X43Y110/NL1END_S3_0 INT_R_X43Y110/NW2END1 INT_R_X43Y111/BYP_ALT0 INT_R_X43Y111/BYP_BOUNCE0 INT_R_X43Y111/IMUX10 INT_R_X43Y111/IMUX4 INT_R_X43Y111/NL1END0 INT_R_X43Y111/WR1BEG1 INT_R_X45Y106/NW2END_S0_0 INT_R_X45Y107/IMUX12 INT_R_X45Y107/IMUX4 INT_R_X45Y107/NN2BEG0 INT_R_X45Y107/NW2END0 INT_R_X45Y107/WR1END2 INT_R_X45Y108/NN2A0 INT_R_X45Y108/NN2END_S2_0 INT_R_X45Y109/IMUX1 INT_R_X45Y109/IMUX24 INT_R_X45Y109/IMUX32 INT_R_X45Y109/NN2END0 INT_R_X45Y109/WR1BEG1 INT_R_X47Y104/FAN_ALT5 INT_R_X47Y104/FAN_BOUNCE5 INT_R_X47Y104/IMUX11 INT_R_X47Y104/LOGIC_OUTS6 INT_R_X47Y104/WL1BEG1 INT_R_X47Y106/EL1END1 INT_R_X47Y106/IMUX10 INT_R_X47Y106/IMUX25 VBRK_X113Y112/VBRK_NW2A0 VBRK_X113Y112/VBRK_WR1END2 
pips: CLBLL_L_X42Y111/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y104/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X42Y111/INT_L.WR1END1->>IMUX_L10 INT_L_X44Y109/INT_L.WR1END1->>NW2BEG1 INT_L_X46Y104/INT_L.WL1END1->>IMUX_L26 INT_L_X46Y104/INT_L.WL1END1->>IMUX_L3 INT_L_X46Y104/INT_L.WL1END1->>IMUX_L34 INT_L_X46Y104/INT_L.WL1END1->>NL1BEG1 INT_L_X46Y104/INT_L.WL1END1->>NN2BEG2 INT_L_X46Y105/INT_L.NL1END1->>IMUX_L26 INT_L_X46Y105/INT_L.NL1END1->>IMUX_L33 INT_L_X46Y105/INT_L.NL1END1->>IMUX_L41 INT_L_X46Y105/INT_L.NL1END1->>IMUX_L9 INT_L_X46Y105/INT_L.NL1END1->>NL1BEG0 INT_L_X46Y106/INT_L.NL1END0->>NW2BEG0 INT_L_X46Y106/INT_L.NN2END2->>EL1BEG1 INT_L_X46Y106/INT_L.NN2END2->>IMUX_L13 INT_L_X46Y106/INT_L.NN2END2->>IMUX_L20 INT_L_X46Y106/INT_L.NN2END2->>IMUX_L5 INT_L_X46Y106/INT_L.NN2END2->>NL1BEG1 INT_L_X46Y107/INT_L.NL1END1->>WR1BEG2 INT_R_X43Y110/INT_R.NL1END_S3_0->>IMUX7 INT_R_X43Y110/INT_R.NW2END1->>IMUX17 INT_R_X43Y110/INT_R.NW2END1->>IMUX9 INT_R_X43Y110/INT_R.NW2END1->>NL1BEG0 INT_R_X43Y111/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X43Y111/INT_R.BYP_BOUNCE0->>IMUX10 INT_R_X43Y111/INT_R.BYP_BOUNCE0->>IMUX4 INT_R_X43Y111/INT_R.NL1END0->>BYP_ALT0 INT_R_X43Y111/INT_R.NL1END0->>WR1BEG1 INT_R_X45Y107/INT_R.NW2END0->>NN2BEG0 INT_R_X45Y107/INT_R.WR1END2->>IMUX12 INT_R_X45Y107/INT_R.WR1END2->>IMUX4 INT_R_X45Y109/INT_R.NN2END0->>IMUX1 INT_R_X45Y109/INT_R.NN2END0->>IMUX24 INT_R_X45Y109/INT_R.NN2END0->>IMUX32 INT_R_X45Y109/INT_R.NN2END0->>WR1BEG1 INT_R_X47Y104/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y104/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X47Y104/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X47Y104/INT_R.LOGIC_OUTS6->>WL1BEG1 INT_R_X47Y106/INT_R.EL1END1->>IMUX10 INT_R_X47Y106/INT_R.EL1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 26, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_7 - 
wires: CLBLL_R_X45Y104/CLBLL_EL1BEG1 CLBLL_R_X45Y104/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y104/CLBLL_L_AMUX CLBLM_L_X46Y104/CLBLM_EL1BEG1 CLBLM_L_X46Y104/CLBLM_IMUX10 CLBLM_L_X46Y104/CLBLM_L_A4 INT_L_X46Y104/EL1END1 INT_L_X46Y104/IMUX_L10 INT_R_X45Y104/EL1BEG1 INT_R_X45Y104/LOGIC_OUTS16 VBRK_X113Y109/VBRK_EL1BEG1 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X46Y104/INT_L.EL1END1->>IMUX_L10 INT_R_X45Y104/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/p_3_in[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thsync[0] - 
wires: BRAM_INT_INTERFACE_L_X44Y111/INT_INTERFACE_SE4BEG1 BRAM_L_X44Y110/BRAM_SE4BEG1_1 CLBLL_R_X45Y107/CLBLL_EL1BEG0 CLBLM_L_X46Y107/CLBLM_EL1BEG0 CLBLM_L_X46Y107/CLBLM_IMUX17 CLBLM_L_X46Y107/CLBLM_M_B3 CLBLM_R_X43Y109/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y109/CLBLM_L_BQ CLBLM_R_X43Y111/CLBLM_IMUX3 CLBLM_R_X43Y111/CLBLM_L_A2 CLBLM_R_X43Y111/CLBLM_SE4BEG1 INT_L_X44Y107/SE6E1 INT_L_X44Y108/SE6D1 INT_L_X44Y109/SE6C1 INT_L_X44Y110/SE6B1 INT_L_X44Y111/SE6A1 INT_L_X46Y106/EL1END_S3_0 INT_L_X46Y107/EL1END0 INT_L_X46Y107/IMUX_L17 INT_R_X43Y109/LOGIC_OUTS1 INT_R_X43Y109/NN2BEG1 INT_R_X43Y110/NN2A1 INT_R_X43Y111/IMUX3 INT_R_X43Y111/NN2END1 INT_R_X43Y111/SE6BEG1 INT_R_X45Y107/EL1BEG0 INT_R_X45Y107/SE6END1 VBRK_X113Y112/VBRK_EL1BEG0 
pips: CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y109/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X46Y107/INT_L.EL1END0->>IMUX_L17 INT_R_X43Y109/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X43Y111/INT_R.NN2END1->>IMUX3 INT_R_X43Y111/INT_R.NN2END1->>SE6BEG1 INT_R_X45Y107/INT_R.SE6END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/sync_cnt/rci_reg_n_0 - 
wires: CLBLL_L_X42Y111/CLBLL_IMUX0 CLBLL_L_X42Y111/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y111/CLBLL_L_A3 CLBLL_L_X42Y111/CLBLL_L_AQ CLBLM_R_X43Y111/CLBLM_IMUX11 CLBLM_R_X43Y111/CLBLM_IMUX12 CLBLM_R_X43Y111/CLBLM_IMUX22 CLBLM_R_X43Y111/CLBLM_IMUX38 CLBLM_R_X43Y111/CLBLM_IMUX6 CLBLM_R_X43Y111/CLBLM_L_A1 CLBLM_R_X43Y111/CLBLM_M_A4 CLBLM_R_X43Y111/CLBLM_M_B6 CLBLM_R_X43Y111/CLBLM_M_C3 CLBLM_R_X43Y111/CLBLM_M_D3 INT_L_X42Y111/ER1BEG1 INT_L_X42Y111/IMUX_L0 INT_L_X42Y111/LOGIC_OUTS_L0 INT_R_X43Y111/BYP_ALT4 INT_R_X43Y111/BYP_BOUNCE4 INT_R_X43Y111/ER1END1 INT_R_X43Y111/IMUX11 INT_R_X43Y111/IMUX12 INT_R_X43Y111/IMUX22 INT_R_X43Y111/IMUX38 INT_R_X43Y111/IMUX6 
pips: CLBLL_L_X42Y111/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y111/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X42Y111/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X42Y111/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_R_X43Y111/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y111/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X43Y111/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X43Y111/INT_R.BYP_BOUNCE4->>IMUX6 INT_R_X43Y111/INT_R.ER1END1->>BYP_ALT4 INT_R_X43Y111/INT_R.ER1END1->>IMUX11 INT_R_X43Y111/INT_R.ER1END1->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u3/Qi[0] - 
wires: CLBLM_R_X43Y111/CLBLM_IMUX0 CLBLM_R_X43Y111/CLBLM_IMUX24 CLBLM_R_X43Y111/CLBLM_IMUX32 CLBLM_R_X43Y111/CLBLM_IMUX40 CLBLM_R_X43Y111/CLBLM_IMUX8 CLBLM_R_X43Y111/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y111/CLBLM_L_A3 CLBLM_R_X43Y111/CLBLM_L_AQ CLBLM_R_X43Y111/CLBLM_M_A5 CLBLM_R_X43Y111/CLBLM_M_B5 CLBLM_R_X43Y111/CLBLM_M_C1 CLBLM_R_X43Y111/CLBLM_M_D1 INT_R_X43Y111/IMUX0 INT_R_X43Y111/IMUX24 INT_R_X43Y111/IMUX32 INT_R_X43Y111/IMUX40 INT_R_X43Y111/IMUX8 INT_R_X43Y111/LOGIC_OUTS0 
pips: CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y111/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y111/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X43Y111/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X43Y111/INT_R.LOGIC_OUTS0->>IMUX32 INT_R_X43Y111/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X43Y111/INT_R.LOGIC_OUTS0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

Qi[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[10] - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_ER1BEG2 BRAM_L_X44Y100/BRAM_ER1BEG2_0 CLBLL_L_X42Y102/CLBLL_IMUX1 CLBLL_L_X42Y102/CLBLL_LL_A3 CLBLL_R_X45Y101/CLBLL_IMUX4 CLBLL_R_X45Y101/CLBLL_LL_A6 CLBLM_R_X43Y100/CLBLM_ER1BEG2 CLBLM_R_X43Y100/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y100/CLBLM_M_BQ INT_L_X42Y100/NL1BEG0 INT_L_X42Y100/NL1END_S3_0 INT_L_X42Y100/WL1END0 INT_L_X42Y101/NL1END0 INT_L_X42Y101/NR1BEG0 INT_L_X42Y102/IMUX_L1 INT_L_X42Y102/NR1END0 INT_L_X44Y100/ER1END2 INT_L_X44Y100/NE2BEG2 INT_L_X44Y101/NE2A2 INT_R_X43Y100/ER1BEG2 INT_R_X43Y100/LOGIC_OUTS5 INT_R_X43Y100/WL1BEG0 INT_R_X45Y101/IMUX4 INT_R_X45Y101/NE2END2 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X43Y100/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y100/INT_L.WL1END0->>NL1BEG0 INT_L_X42Y101/INT_L.NL1END0->>NR1BEG0 INT_L_X42Y102/INT_L.NR1END0->>IMUX_L1 INT_L_X44Y100/INT_L.ER1END2->>NE2BEG2 INT_R_X43Y100/INT_R.LOGIC_OUTS5->>ER1BEG2 INT_R_X43Y100/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_R_X45Y101/INT_R.NE2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_5 - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y100/BRAM_EE2BEG0_1 CLBLL_R_X45Y101/CLBLL_IMUX1 CLBLL_R_X45Y101/CLBLL_LL_A3 CLBLM_R_X43Y101/CLBLM_EE2BEG0 CLBLM_R_X43Y101/CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y101/CLBLM_L_CMUX INT_L_X44Y101/EE2A0 INT_R_X43Y101/EE2BEG0 INT_R_X43Y101/LOGIC_OUTS18 INT_R_X45Y101/EE2END0 INT_R_X45Y101/IMUX1 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X43Y101/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X43Y101/INT_R.LOGIC_OUTS18->>EE2BEG0 INT_R_X45Y101/INT_R.EE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[10]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[10] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_WR1END3 BRAM_L_X38Y100/BRAM_WR1END3_0 BRKH_INT_X39Y99/BRKH_INT_SW2END3 BRKH_INT_X40Y99/BRKH_INT_SW2A3 CLBLL_L_X40Y100/CLBLL_WL1END2 CLBLL_L_X40Y99/CLBLL_SW2A3 CLBLL_L_X42Y101/CLBLL_WL1END3 CLBLL_L_X42Y102/CLBLL_IMUX18 CLBLL_L_X42Y102/CLBLL_LL_B2 CLBLM_R_X37Y100/CLBLM_IMUX7 CLBLM_R_X37Y100/CLBLM_M_A1 CLBLM_R_X37Y100/CLBLM_WR1END3 CLBLM_R_X39Y100/CLBLM_WL1END2 CLBLM_R_X39Y99/CLBLM_IMUX7 CLBLM_R_X39Y99/CLBLM_M_A1 CLBLM_R_X39Y99/CLBLM_SW2A3 CLBLM_R_X41Y101/CLBLM_WL1END3 CLBLM_R_X43Y102/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y102/CLBLM_L_AQ INT_L_X38Y100/WL1END1 INT_L_X38Y100/WR1BEG3 INT_L_X40Y100/SW2BEG3 INT_L_X40Y100/SW2END3 INT_L_X40Y100/WL1BEG2 INT_L_X40Y101/SW2END_N0_3 INT_L_X40Y99/SW2A3 INT_L_X42Y101/WL1BEG3 INT_L_X42Y102/IMUX_L18 INT_L_X42Y102/WL1BEG_N3 INT_L_X42Y102/WR1END1 INT_R_X37Y100/IMUX7 INT_R_X37Y100/WR1END3 INT_R_X39Y100/SW2END_N0_3 INT_R_X39Y100/WL1BEG1 INT_R_X39Y100/WL1END2 INT_R_X39Y99/IMUX7 INT_R_X39Y99/SW2END3 INT_R_X41Y100/SW2A3 INT_R_X41Y101/SW2BEG3 INT_R_X41Y101/WL1END3 INT_R_X41Y102/WL1END_N1_3 INT_R_X43Y102/LOGIC_OUTS0 INT_R_X43Y102/WR1BEG1 VBRK_X99Y103/VBRK_SW2A3 VBRK_X99Y105/VBRK_WL1END2 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y102/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X38Y100/INT_L.WL1END1->>WR1BEG3 INT_L_X40Y100/INT_L.SW2END3->>SW2BEG3 INT_L_X40Y100/INT_L.SW2END3->>WL1BEG2 INT_L_X42Y102/INT_L.WR1END1->>IMUX_L18 INT_L_X42Y102/INT_L.WR1END1->>WL1BEG_N3 INT_R_X37Y100/INT_R.WR1END3->>IMUX7 INT_R_X39Y100/INT_R.WL1END2->>WL1BEG1 INT_R_X39Y99/INT_R.SW2END3->>IMUX7 INT_R_X41Y101/INT_R.WL1END3->>SW2BEG3 INT_R_X43Y102/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_5 - 
wires: CLBLM_R_X39Y99/CLBLM_IMUX1 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS18 CLBLM_R_X39Y99/CLBLM_L_CMUX CLBLM_R_X39Y99/CLBLM_M_A3 INT_R_X39Y99/IMUX1 INT_R_X39Y99/LOGIC_OUTS18 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X39Y99/INT_R.LOGIC_OUTS18->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[10]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[10] - 
wires: CLBLL_L_X40Y102/CLBLL_IMUX0 CLBLL_L_X40Y102/CLBLL_L_A3 CLBLL_L_X42Y102/CLBLL_IMUX17 CLBLL_L_X42Y102/CLBLL_LL_B3 CLBLL_L_X42Y102/CLBLL_NE2A0 CLBLM_R_X41Y100/CLBLM_IMUX9 CLBLM_R_X41Y100/CLBLM_L_A5 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y101/CLBLM_M_AQ CLBLM_R_X41Y102/CLBLM_NE2A0 INT_L_X40Y101/NW2END_S0_0 INT_L_X40Y102/IMUX_L0 INT_L_X40Y102/NW2END0 INT_L_X42Y101/NE2END_S3_0 INT_L_X42Y102/IMUX_L17 INT_L_X42Y102/NE2END0 INT_R_X41Y100/IMUX9 INT_R_X41Y100/SL1END0 INT_R_X41Y101/LOGIC_OUTS4 INT_R_X41Y101/NE2BEG0 INT_R_X41Y101/NW2BEG0 INT_R_X41Y101/SL1BEG0 INT_R_X41Y102/NE2A0 INT_R_X41Y102/NW2A0 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y102/INT_L.NW2END0->>IMUX_L0 INT_L_X42Y102/INT_L.NE2END0->>IMUX_L17 INT_R_X41Y100/INT_R.SL1END0->>IMUX9 INT_R_X41Y101/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X41Y101/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X41Y101/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_5 - 
wires: CLBLM_R_X41Y100/CLBLM_IMUX10 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y100/CLBLM_L_A4 CLBLM_R_X41Y100/CLBLM_M_CMUX INT_R_X41Y100/BYP_ALT0 INT_R_X41Y100/BYP_BOUNCE0 INT_R_X41Y100/IMUX10 INT_R_X41Y100/LOGIC_OUTS22 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y100/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X41Y100/INT_R.BYP_BOUNCE0->>IMUX10 INT_R_X41Y100/INT_R.LOGIC_OUTS22->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[10]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[10] - 
wires: BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_SW2A0 BRAM_L_X44Y105/BRAM_SW2A0_4 CLBLL_R_X45Y106/CLBLL_NW4A1 CLBLM_L_X46Y106/CLBLM_IMUX3 CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y106/CLBLM_L_A2 CLBLM_L_X46Y106/CLBLM_M_DMUX CLBLM_L_X46Y106/CLBLM_NW4A1 CLBLM_R_X43Y108/CLBLM_IMUX1 CLBLM_R_X43Y108/CLBLM_M_A3 CLBLM_R_X43Y109/CLBLM_SW2A0 INT_L_X44Y109/SW2A0 INT_L_X44Y110/NW6END1 INT_L_X44Y110/SW2BEG0 INT_L_X46Y106/IMUX_L3 INT_L_X46Y106/LOGIC_OUTS_L23 INT_L_X46Y106/NW6BEG1 INT_R_X43Y108/IMUX1 INT_R_X43Y108/SL1END0 INT_R_X43Y109/SL1BEG0 INT_R_X43Y109/SW2END0 INT_R_X45Y106/NW6A1 INT_R_X45Y107/NW6B1 INT_R_X45Y108/NW6C1 INT_R_X45Y109/NW6D1 INT_R_X45Y110/NW6E1 VBRK_X113Y111/VBRK_NW4A1 
pips: CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y106/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X44Y110/INT_L.NW6END1->>SW2BEG0 INT_L_X46Y106/INT_L.LOGIC_OUTS_L23->>IMUX_L3 INT_L_X46Y106/INT_L.LOGIC_OUTS_L23->>NW6BEG1 INT_R_X43Y108/INT_R.SL1END0->>IMUX1 INT_R_X43Y109/INT_R.SW2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_5 - 
wires: CLBLL_R_X45Y106/CLBLL_EE2A0 CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y106/CLBLL_L_CMUX CLBLM_L_X46Y106/CLBLM_EE2A0 CLBLM_L_X46Y106/CLBLM_IMUX0 CLBLM_L_X46Y106/CLBLM_L_A3 INT_L_X44Y105/NL1BEG0 INT_L_X44Y105/NL1END_S3_0 INT_L_X44Y105/SW2END0 INT_L_X44Y106/EE2BEG0 INT_L_X44Y106/NL1END0 INT_L_X46Y106/EE2END0 INT_L_X46Y106/IMUX_L0 INT_R_X45Y105/SW2A0 INT_R_X45Y106/EE2A0 INT_R_X45Y106/LOGIC_OUTS18 INT_R_X45Y106/SW2BEG0 VBRK_X113Y111/VBRK_EE2A0 
pips: CLBLL_R_X45Y106/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X44Y105/INT_L.SW2END0->>NL1BEG0 INT_L_X44Y106/INT_L.NL1END0->>EE2BEG0 INT_L_X46Y106/INT_L.EE2END0->>IMUX_L0 INT_R_X45Y106/INT_R.LOGIC_OUTS18->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[11] - 
wires: BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_EL1BEG1 BRAM_L_X44Y100/BRAM_EL1BEG1_2 CLBLL_L_X42Y103/CLBLL_IMUX4 CLBLL_L_X42Y103/CLBLL_LL_A6 CLBLL_R_X45Y101/CLBLL_IMUX27 CLBLL_R_X45Y101/CLBLL_LL_B4 CLBLM_R_X43Y100/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y100/CLBLM_M_CQ CLBLM_R_X43Y102/CLBLM_EL1BEG1 INT_L_X42Y103/IMUX_L4 INT_L_X42Y103/NW2END2 INT_L_X44Y101/SE2A1 INT_L_X44Y102/EL1END1 INT_L_X44Y102/SE2BEG1 INT_R_X43Y100/LOGIC_OUTS6 INT_R_X43Y100/NN2BEG2 INT_R_X43Y101/NN2A2 INT_R_X43Y102/EL1BEG1 INT_R_X43Y102/NN2END2 INT_R_X43Y102/NW2BEG2 INT_R_X43Y103/NW2A2 INT_R_X45Y101/IMUX27 INT_R_X45Y101/SE2END1 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X43Y100/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X42Y103/INT_L.NW2END2->>IMUX_L4 INT_L_X44Y102/INT_L.EL1END1->>SE2BEG1 INT_R_X43Y100/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X43Y102/INT_R.NN2END2->>EL1BEG1 INT_R_X43Y102/INT_R.NN2END2->>NW2BEG2 INT_R_X45Y101/INT_R.SE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_4 - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_EE2BEG1 BRAM_L_X44Y100/BRAM_EE2BEG1_1 CLBLL_R_X45Y101/CLBLL_IMUX18 CLBLL_R_X45Y101/CLBLL_LL_B2 CLBLM_R_X43Y101/CLBLM_EE2BEG1 CLBLM_R_X43Y101/CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y101/CLBLM_L_DMUX INT_L_X44Y101/EE2A1 INT_R_X43Y101/EE2BEG1 INT_R_X43Y101/LOGIC_OUTS19 INT_R_X45Y101/EE2END1 INT_R_X45Y101/IMUX18 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X43Y101/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X43Y101/INT_R.LOGIC_OUTS19->>EE2BEG1 INT_R_X45Y101/INT_R.EE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[11]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[11] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_WW2END0 BRAM_L_X38Y100/BRAM_WW2END0_0 CLBLL_L_X40Y100/CLBLL_WW2END0 CLBLL_L_X42Y101/CLBLL_NE2A0 CLBLL_L_X42Y103/CLBLL_IMUX17 CLBLL_L_X42Y103/CLBLL_LL_B3 CLBLM_R_X37Y100/CLBLM_IMUX18 CLBLM_R_X37Y100/CLBLM_M_B2 CLBLM_R_X37Y100/CLBLM_WW2END0 CLBLM_R_X39Y100/CLBLM_IMUX1 CLBLM_R_X39Y100/CLBLM_M_A3 CLBLM_R_X39Y100/CLBLM_WW2END0 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y100/CLBLM_M_AQ CLBLM_R_X41Y101/CLBLM_NE2A0 INT_L_X38Y100/WW2A0 INT_L_X40Y100/WW2A0 INT_L_X42Y100/NE2END_S3_0 INT_L_X42Y101/NE2END0 INT_L_X42Y101/NN2BEG0 INT_L_X42Y102/NN2A0 INT_L_X42Y102/NN2END_S2_0 INT_L_X42Y103/IMUX_L17 INT_L_X42Y103/NN2END0 INT_R_X37Y100/IMUX18 INT_R_X37Y100/WW2END0 INT_R_X39Y100/IMUX1 INT_R_X39Y100/WW2BEG0 INT_R_X39Y100/WW2END0 INT_R_X41Y100/LOGIC_OUTS4 INT_R_X41Y100/NE2BEG0 INT_R_X41Y100/WW2BEG0 INT_R_X41Y101/NE2A0 VBRK_X99Y105/VBRK_WW2END0 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X42Y101/INT_L.NE2END0->>NN2BEG0 INT_L_X42Y103/INT_L.NN2END0->>IMUX_L17 INT_R_X37Y100/INT_R.WW2END0->>IMUX18 INT_R_X39Y100/INT_R.WW2END0->>IMUX1 INT_R_X39Y100/INT_R.WW2END0->>WW2BEG0 INT_R_X41Y100/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X41Y100/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_4 - 
wires: BRKH_INT_X39Y99/BRKH_INT_NR1BEG1 BRKH_INT_X39Y99/BRKH_INT_NR1BEG1_SLOW CLBLM_R_X39Y100/CLBLM_IMUX2 CLBLM_R_X39Y100/CLBLM_M_A2 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y99/CLBLM_L_DMUX INT_R_X39Y100/IMUX2 INT_R_X39Y100/NR1END1 INT_R_X39Y99/LOGIC_OUTS19 INT_R_X39Y99/NR1BEG1 
pips: BRKH_INT_X39Y99/BRKH_INT.BRKH_INT_NR1BEG1->>BRKH_INT_NR1BEG1_SLOW CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X39Y100/INT_R.NR1END1->>IMUX2 INT_R_X39Y99/INT_R.LOGIC_OUTS19->>NR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[11]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[11] - 
wires: CLBLL_L_X40Y101/CLBLL_IMUX6 CLBLL_L_X40Y101/CLBLL_L_A1 CLBLL_L_X40Y101/CLBLL_SE2A3 CLBLL_L_X40Y102/CLBLL_SW2A3 CLBLL_L_X42Y100/CLBLL_SW2A1 CLBLL_L_X42Y103/CLBLL_IMUX27 CLBLL_L_X42Y103/CLBLL_LL_B4 CLBLL_L_X42Y103/CLBLL_WW2A3 CLBLM_R_X39Y101/CLBLM_SE2A3 CLBLM_R_X39Y102/CLBLM_SW2A3 CLBLM_R_X41Y100/CLBLM_IMUX26 CLBLM_R_X41Y100/CLBLM_L_B4 CLBLM_R_X41Y100/CLBLM_SW2A1 CLBLM_R_X41Y103/CLBLM_WW2A3 CLBLM_R_X43Y103/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y103/CLBLM_L_AQ INT_L_X40Y101/IMUX_L6 INT_L_X40Y101/SE2END3 INT_L_X40Y102/SW2A3 INT_L_X40Y103/SW2BEG3 INT_L_X40Y103/WW2END3 INT_L_X40Y104/WW2END_N0_3 INT_L_X42Y100/SW2A1 INT_L_X42Y101/SR1END1 INT_L_X42Y101/SW2BEG1 INT_L_X42Y102/SR1BEG1 INT_L_X42Y102/SW2END0 INT_L_X42Y103/FAN_ALT3 INT_L_X42Y103/FAN_BOUNCE3 INT_L_X42Y103/IMUX_L27 INT_L_X42Y103/NW2END_S0_0 INT_L_X42Y103/WW2BEG3 INT_L_X42Y104/NW2END0 INT_R_X39Y101/SE2A3 INT_R_X39Y102/SE2BEG3 INT_R_X39Y102/SW2END3 INT_R_X39Y103/SW2END_N0_3 INT_R_X41Y100/IMUX26 INT_R_X41Y100/SW2END1 INT_R_X41Y103/WW2A3 INT_R_X43Y102/SW2A0 INT_R_X43Y103/LOGIC_OUTS0 INT_R_X43Y103/NW2BEG0 INT_R_X43Y103/SW2BEG0 INT_R_X43Y104/NW2A0 VBRK_X99Y106/VBRK_SE2A3 VBRK_X99Y107/VBRK_SW2A3 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y103/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y101/INT_L.SE2END3->>IMUX_L6 INT_L_X40Y103/INT_L.WW2END3->>SW2BEG3 INT_L_X42Y101/INT_L.SR1END1->>SW2BEG1 INT_L_X42Y102/INT_L.SW2END0->>SR1BEG1 INT_L_X42Y103/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y103/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X42Y103/INT_L.NW2END_S0_0->>FAN_ALT3 INT_L_X42Y103/INT_L.NW2END_S0_0->>WW2BEG3 INT_R_X39Y102/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y100/INT_R.SW2END1->>IMUX26 INT_R_X43Y103/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X43Y103/INT_R.LOGIC_OUTS0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_4 - 
wires: CLBLM_R_X41Y100/CLBLM_IMUX19 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS23 CLBLM_R_X41Y100/CLBLM_L_B2 CLBLM_R_X41Y100/CLBLM_M_DMUX INT_R_X41Y100/IMUX19 INT_R_X41Y100/LOGIC_OUTS23 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X41Y100/INT_R.LOGIC_OUTS23->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[11]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[11] - 
wires: CLBLL_R_X45Y107/CLBLL_WL1END3 CLBLL_R_X45Y108/CLBLL_IMUX8 CLBLL_R_X45Y108/CLBLL_LL_A5 CLBLL_R_X45Y109/CLBLL_IMUX8 CLBLL_R_X45Y109/CLBLL_LL_A5 CLBLL_R_X45Y109/CLBLL_NW2A0 CLBLM_L_X46Y107/CLBLM_WL1END3 CLBLM_L_X46Y108/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y108/CLBLM_M_AQ CLBLM_L_X46Y109/CLBLM_NW2A0 INT_L_X46Y107/WL1BEG3 INT_L_X46Y108/LOGIC_OUTS_L4 INT_L_X46Y108/NW2BEG0 INT_L_X46Y108/WL1BEG_N3 INT_L_X46Y109/NW2A0 INT_R_X45Y107/WL1END3 INT_R_X45Y108/IMUX8 INT_R_X45Y108/NW2END_S0_0 INT_R_X45Y108/WL1END_N1_3 INT_R_X45Y109/IMUX8 INT_R_X45Y109/NW2END0 VBRK_X113Y112/VBRK_WL1END3 VBRK_X113Y114/VBRK_NW2A0 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X46Y108/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y108/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X46Y108/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X45Y108/INT_R.WL1END_N1_3->>IMUX8 INT_R_X45Y109/INT_R.NW2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_4 - 
wires: CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y106/CLBLL_L_DMUX CLBLL_R_X45Y109/CLBLL_IMUX11 CLBLL_R_X45Y109/CLBLL_LL_A4 INT_R_X45Y106/LOGIC_OUTS19 INT_R_X45Y106/NR1BEG1 INT_R_X45Y107/NN2BEG1 INT_R_X45Y107/NR1END1 INT_R_X45Y108/NN2A1 INT_R_X45Y109/IMUX11 INT_R_X45Y109/NN2END1 
pips: CLBLL_R_X45Y106/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 INT_R_X45Y106/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X45Y107/INT_R.NR1END1->>NN2BEG1 INT_R_X45Y109/INT_R.NN2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[12] - 
wires: BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_WR1END2 BRAM_L_X44Y100/BRAM_WR1END2_2 CLBLL_R_X45Y102/CLBLL_IMUX2 CLBLL_R_X45Y102/CLBLL_LL_A2 CLBLL_R_X45Y102/CLBLL_LL_BQ CLBLL_R_X45Y102/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y102/CLBLM_IMUX4 CLBLM_R_X43Y102/CLBLM_M_A6 CLBLM_R_X43Y102/CLBLM_WR1END2 INT_L_X44Y102/WL1END0 INT_L_X44Y102/WR1BEG2 INT_R_X43Y102/IMUX4 INT_R_X43Y102/WR1END2 INT_R_X45Y102/IMUX2 INT_R_X45Y102/LOGIC_OUTS5 INT_R_X45Y102/WL1BEG0 
pips: CLBLL_R_X45Y102/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X45Y102/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X44Y102/INT_L.WL1END0->>WR1BEG2 INT_R_X43Y102/INT_R.WR1END2->>IMUX4 INT_R_X45Y102/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X45Y102/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_7 - 
wires: CLBLM_R_X43Y102/CLBLM_IMUX7 CLBLM_R_X43Y102/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y102/CLBLM_L_AMUX CLBLM_R_X43Y102/CLBLM_M_A1 INT_R_X43Y102/BYP_ALT3 INT_R_X43Y102/BYP_BOUNCE3 INT_R_X43Y102/IMUX7 INT_R_X43Y102/LOGIC_OUTS16 INT_R_X43Y103/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y102/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X43Y102/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X43Y102/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X43Y102/INT_R.LOGIC_OUTS16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[12]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[12] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_EL1BEG3 BRAM_INT_INTERFACE_L_X44Y98/INT_INTERFACE_WW4B0 BRAM_L_X38Y100/BRAM_WR1END2_0 BRAM_L_X44Y100/BRAM_EL1BEG3_1 BRAM_L_X44Y95/BRAM_WW4B0_3 BRKH_INT_X39Y99/BRKH_INT_NW2END_S0_0 BRKH_INT_X40Y99/BRKH_INT_NW2BEG0 BRKH_INT_X42Y99/BRKH_INT_NE6B0 CLBLL_L_X40Y100/CLBLL_NW2A0 CLBLL_L_X42Y98/CLBLL_NE4BEG0 CLBLL_L_X42Y98/CLBLL_WW4END0 CLBLL_R_X45Y102/CLBLL_IMUX18 CLBLL_R_X45Y102/CLBLL_LL_B2 CLBLL_R_X45Y98/CLBLL_LL_AQ CLBLL_R_X45Y98/CLBLL_LOGIC_OUTS4 CLBLM_R_X37Y100/CLBLM_IMUX28 CLBLM_R_X37Y100/CLBLM_M_C4 CLBLM_R_X37Y100/CLBLM_WR1END2 CLBLM_R_X39Y100/CLBLM_IMUX8 CLBLM_R_X39Y100/CLBLM_M_A5 CLBLM_R_X39Y100/CLBLM_NW2A0 CLBLM_R_X41Y98/CLBLM_NE4BEG0 CLBLM_R_X41Y98/CLBLM_WW4END0 CLBLM_R_X43Y101/CLBLM_EL1BEG3 CLBLM_R_X43Y98/CLBLM_WW4B0 INT_L_X38Y100/WR1BEG2 INT_L_X38Y100/WR1END1 INT_L_X40Y100/NW2A0 INT_L_X40Y98/NW2END_S0_0 INT_L_X40Y99/NW2BEG0 INT_L_X40Y99/NW2END0 INT_L_X42Y100/NE6C0 INT_L_X42Y101/NE6D0 INT_L_X42Y102/NE6E0 INT_L_X42Y98/NE6A0 INT_L_X42Y98/WW4C0 INT_L_X42Y99/NE6B0 INT_L_X44Y101/EL1END3 INT_L_X44Y101/ER1BEG_S0 INT_L_X44Y102/ER1BEG0 INT_L_X44Y98/WW4A0 INT_R_X37Y100/IMUX28 INT_R_X37Y100/WR1END2 INT_R_X39Y100/IMUX8 INT_R_X39Y100/NW2END0 INT_R_X39Y100/WR1BEG1 INT_R_X39Y99/NW2END_S0_0 INT_R_X41Y97/WW4END_S0_0 INT_R_X41Y98/NE6BEG0 INT_R_X41Y98/NW2BEG0 INT_R_X41Y98/WW4END0 INT_R_X41Y99/NW2A0 INT_R_X43Y101/EL1BEG3 INT_R_X43Y102/EL1BEG_N3 INT_R_X43Y102/NE6END0 INT_R_X43Y98/WW4B0 INT_R_X45Y102/ER1END0 INT_R_X45Y102/IMUX18 INT_R_X45Y98/LOGIC_OUTS4 INT_R_X45Y98/WW4BEG0 VBRK_X99Y105/VBRK_NW2A0 
pips: CLBLL_R_X45Y102/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X45Y98/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X38Y100/INT_L.WR1END1->>WR1BEG2 INT_L_X40Y99/INT_L.NW2END0->>NW2BEG0 INT_L_X44Y101/INT_L.EL1END3->>ER1BEG_S0 INT_R_X37Y100/INT_R.WR1END2->>IMUX28 INT_R_X39Y100/INT_R.NW2END0->>IMUX8 INT_R_X39Y100/INT_R.NW2END0->>WR1BEG1 INT_R_X41Y98/INT_R.WW4END0->>NE6BEG0 INT_R_X41Y98/INT_R.WW4END0->>NW2BEG0 INT_R_X43Y102/INT_R.NE6END0->>EL1BEG_N3 INT_R_X45Y102/INT_R.ER1END0->>IMUX18 INT_R_X45Y98/INT_R.LOGIC_OUTS4->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_7 - 
wires: CLBLM_R_X39Y100/CLBLM_IMUX11 CLBLM_R_X39Y100/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y100/CLBLM_L_AMUX CLBLM_R_X39Y100/CLBLM_M_A4 INT_R_X39Y100/FAN_ALT5 INT_R_X39Y100/FAN_BOUNCE5 INT_R_X39Y100/IMUX11 INT_R_X39Y100/LOGIC_OUTS16 
pips: CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y100/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X39Y100/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y100/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y100/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[12]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[12] - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_WW2A3 BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_WW4B0 BRAM_L_X44Y100/BRAM_WW2A3_0 BRAM_L_X44Y100/BRAM_WW4B0_2 CLBLL_L_X40Y101/CLBLL_IMUX13 CLBLL_L_X40Y101/CLBLL_L_B6 CLBLL_L_X42Y101/CLBLL_WR1END1 CLBLL_L_X42Y102/CLBLL_WW4END0 CLBLL_R_X45Y100/CLBLL_LL_AQ CLBLL_R_X45Y100/CLBLL_LOGIC_OUTS4 CLBLL_R_X45Y102/CLBLL_IMUX17 CLBLL_R_X45Y102/CLBLL_LL_B3 CLBLM_R_X41Y101/CLBLM_IMUX3 CLBLM_R_X41Y101/CLBLM_L_A2 CLBLM_R_X41Y101/CLBLM_WR1END1 CLBLM_R_X41Y102/CLBLM_WW4END0 CLBLM_R_X43Y100/CLBLM_WW2A3 CLBLM_R_X43Y102/CLBLM_WW4B0 INT_L_X40Y101/IMUX_L13 INT_L_X40Y101/WL1END2 INT_L_X42Y100/WW2END3 INT_L_X42Y101/WR1BEG1 INT_L_X42Y101/WW2END_N0_3 INT_L_X42Y102/WW4C0 INT_L_X44Y100/NW2END_S0_0 INT_L_X44Y100/WW2BEG3 INT_L_X44Y101/NW2END0 INT_L_X44Y102/WW4A0 INT_R_X41Y101/IMUX3 INT_R_X41Y101/WL1BEG2 INT_R_X41Y101/WR1END1 INT_R_X41Y101/WW4END_S0_0 INT_R_X41Y102/WW4END0 INT_R_X43Y100/WW2A3 INT_R_X43Y102/WW4B0 INT_R_X45Y100/LOGIC_OUTS4 INT_R_X45Y100/NN2BEG0 INT_R_X45Y100/NW2BEG0 INT_R_X45Y101/NN2A0 INT_R_X45Y101/NN2END_S2_0 INT_R_X45Y101/NW2A0 INT_R_X45Y102/IMUX17 INT_R_X45Y102/NN2END0 INT_R_X45Y102/WW4BEG0 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X45Y100/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X45Y102/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X40Y101/INT_L.WL1END2->>IMUX_L13 INT_L_X42Y101/INT_L.WW2END_N0_3->>WR1BEG1 INT_L_X44Y100/INT_L.NW2END_S0_0->>WW2BEG3 INT_R_X41Y101/INT_R.WR1END1->>IMUX3 INT_R_X41Y101/INT_R.WW4END_S0_0->>WL1BEG2 INT_R_X45Y100/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X45Y100/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X45Y102/INT_R.NN2END0->>IMUX17 INT_R_X45Y102/INT_R.NN2END0->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_7 - 
wires: CLBLM_R_X41Y101/CLBLM_IMUX10 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y101/CLBLM_L_A4 CLBLM_R_X41Y101/CLBLM_M_AMUX INT_R_X41Y101/BYP_ALT2 INT_R_X41Y101/BYP_BOUNCE2 INT_R_X41Y101/FAN_ALT1 INT_R_X41Y101/FAN_BOUNCE1 INT_R_X41Y101/IMUX10 INT_R_X41Y101/LOGIC_OUTS20 INT_R_X41Y102/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y101/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y101/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X41Y101/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y101/INT_R.FAN_BOUNCE1->>IMUX10 INT_R_X41Y101/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[12]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[12] - 
wires: BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_WR1END3 BRAM_L_X44Y105/BRAM_WR1END3_3 CLBLL_R_X45Y108/CLBLL_WW2A1 CLBLL_R_X45Y109/CLBLL_IMUX27 CLBLL_R_X45Y109/CLBLL_LL_B4 CLBLL_R_X45Y109/CLBLL_WR1END2 CLBLM_L_X46Y108/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y108/CLBLM_M_BQ CLBLM_L_X46Y108/CLBLM_WW2A1 CLBLM_L_X46Y109/CLBLM_WR1END2 CLBLM_R_X43Y108/CLBLM_IMUX22 CLBLM_R_X43Y108/CLBLM_M_C3 CLBLM_R_X43Y108/CLBLM_WR1END3 INT_L_X44Y108/WR1BEG3 INT_L_X44Y108/WW2END1 INT_L_X46Y108/LOGIC_OUTS_L5 INT_L_X46Y108/NR1BEG1 INT_L_X46Y108/WW2BEG1 INT_L_X46Y109/NR1END1 INT_L_X46Y109/WR1BEG2 INT_R_X43Y108/IMUX22 INT_R_X43Y108/WR1END3 INT_R_X45Y108/WW2A1 INT_R_X45Y109/IMUX27 INT_R_X45Y109/WR1END2 VBRK_X113Y113/VBRK_WW2A1 VBRK_X113Y114/VBRK_WR1END2 
pips: CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X46Y108/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X44Y108/INT_L.WW2END1->>WR1BEG3 INT_L_X46Y108/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X46Y108/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X46Y109/INT_L.NR1END1->>WR1BEG2 INT_R_X43Y108/INT_R.WR1END3->>IMUX22 INT_R_X45Y109/INT_R.WR1END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_7 - 
wires: CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y107/CLBLL_L_AMUX CLBLL_R_X45Y109/CLBLL_IMUX12 CLBLL_R_X45Y109/CLBLL_LL_B6 INT_R_X45Y107/LOGIC_OUTS16 INT_R_X45Y107/NN2BEG2 INT_R_X45Y108/NN2A2 INT_R_X45Y109/IMUX12 INT_R_X45Y109/NN2END2 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 INT_R_X45Y107/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X45Y109/INT_R.NN2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[13] - 
wires: BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_WL1END0 BRAM_L_X44Y100/BRAM_WL1END0_2 CLBLL_R_X45Y102/CLBLL_LL_CQ CLBLL_R_X45Y102/CLBLL_LOGIC_OUTS6 CLBLL_R_X45Y103/CLBLL_IMUX1 CLBLL_R_X45Y103/CLBLL_LL_A3 CLBLM_R_X43Y102/CLBLM_IMUX17 CLBLM_R_X43Y102/CLBLM_M_B3 CLBLM_R_X43Y102/CLBLM_WL1END0 INT_L_X44Y102/WL1BEG0 INT_L_X44Y102/WL1END1 INT_R_X43Y102/IMUX17 INT_R_X43Y102/WL1END0 INT_R_X45Y102/LOGIC_OUTS6 INT_R_X45Y102/NL1BEG1 INT_R_X45Y102/WL1BEG1 INT_R_X45Y103/IMUX1 INT_R_X45Y103/NL1END1 
pips: CLBLL_R_X45Y102/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X44Y102/INT_L.WL1END1->>WL1BEG0 INT_R_X43Y102/INT_R.WL1END0->>IMUX17 INT_R_X45Y102/INT_R.LOGIC_OUTS6->>NL1BEG1 INT_R_X45Y102/INT_R.LOGIC_OUTS6->>WL1BEG1 INT_R_X45Y103/INT_R.NL1END1->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_6 - 
wires: CLBLM_R_X43Y102/CLBLM_IMUX18 CLBLM_R_X43Y102/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y102/CLBLM_L_BMUX CLBLM_R_X43Y102/CLBLM_M_B2 INT_R_X43Y102/IMUX18 INT_R_X43Y102/LOGIC_OUTS17 INT_R_X43Y102/SR1BEG_S0 
pips: CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y102/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X43Y102/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X43Y102/INT_R.SR1BEG_S0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[13]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[13] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_EE2BEG1 BRAM_L_X38Y100/BRAM_WW2END1_0 BRAM_L_X44Y100/BRAM_EE2BEG1_3 CLBLL_L_X40Y100/CLBLL_WW2END1 CLBLL_L_X42Y102/CLBLL_EE2BEG1 CLBLL_R_X45Y103/CLBLL_IMUX27 CLBLL_R_X45Y103/CLBLL_LL_B4 CLBLM_R_X37Y100/CLBLM_WW2END1 CLBLM_R_X37Y102/CLBLM_IMUX5 CLBLM_R_X37Y102/CLBLM_L_A6 CLBLM_R_X39Y100/CLBLM_IMUX27 CLBLM_R_X39Y100/CLBLM_M_B4 CLBLM_R_X39Y100/CLBLM_WW2END1 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y100/CLBLM_M_BQ CLBLM_R_X41Y102/CLBLM_EE2BEG1 CLBLM_R_X43Y103/CLBLM_EE2BEG1 INT_L_X38Y100/WW2A1 INT_L_X40Y100/WW2A1 INT_L_X42Y102/EE2A1 INT_L_X44Y103/EE2A1 INT_R_X37Y100/NN2BEG2 INT_R_X37Y100/WW2END1 INT_R_X37Y101/NN2A2 INT_R_X37Y102/IMUX5 INT_R_X37Y102/NN2END2 INT_R_X39Y100/IMUX27 INT_R_X39Y100/WW2BEG1 INT_R_X39Y100/WW2END1 INT_R_X41Y100/LOGIC_OUTS5 INT_R_X41Y100/NN2BEG1 INT_R_X41Y100/WW2BEG1 INT_R_X41Y101/NN2A1 INT_R_X41Y102/EE2BEG1 INT_R_X41Y102/NN2END1 INT_R_X43Y102/EE2END1 INT_R_X43Y102/NR1BEG1 INT_R_X43Y103/EE2BEG1 INT_R_X43Y103/NR1END1 INT_R_X45Y103/EE2END1 INT_R_X45Y103/IMUX27 VBRK_X99Y105/VBRK_WW2END1 
pips: CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X37Y100/INT_R.WW2END1->>NN2BEG2 INT_R_X37Y102/INT_R.NN2END2->>IMUX5 INT_R_X39Y100/INT_R.WW2END1->>IMUX27 INT_R_X39Y100/INT_R.WW2END1->>WW2BEG1 INT_R_X41Y100/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X41Y100/INT_R.LOGIC_OUTS5->>WW2BEG1 INT_R_X41Y102/INT_R.NN2END1->>EE2BEG1 INT_R_X43Y102/INT_R.EE2END1->>NR1BEG1 INT_R_X43Y103/INT_R.NR1END1->>EE2BEG1 INT_R_X45Y103/INT_R.EE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_6 - 
wires: CLBLM_R_X39Y100/CLBLM_IMUX18 CLBLM_R_X39Y100/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y100/CLBLM_L_BMUX CLBLM_R_X39Y100/CLBLM_M_B2 INT_R_X39Y100/IMUX18 INT_R_X39Y100/LOGIC_OUTS17 INT_R_X39Y100/SR1BEG_S0 
pips: CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y100/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X39Y100/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y100/INT_R.SR1BEG_S0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[13]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[13] - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_EE4B1 BRAM_L_X44Y100/BRAM_EE4B1_1 CLBLL_L_X40Y102/CLBLL_IMUX25 CLBLL_L_X40Y102/CLBLL_L_B5 CLBLL_L_X42Y101/CLBLL_EE4BEG1 CLBLL_R_X45Y103/CLBLL_IMUX18 CLBLL_R_X45Y103/CLBLL_LL_B2 CLBLM_R_X41Y101/CLBLM_EE4BEG1 CLBLM_R_X41Y101/CLBLM_IMUX0 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y101/CLBLM_L_A3 CLBLM_R_X41Y101/CLBLM_M_BQ CLBLM_R_X43Y101/CLBLM_EE4B1 INT_L_X40Y102/IMUX_L25 INT_L_X40Y102/NW2END1 INT_L_X42Y101/EE4A1 INT_L_X44Y101/EE4C1 INT_R_X41Y100/FAN_BOUNCE_S3_2 INT_R_X41Y101/EE4BEG1 INT_R_X41Y101/FAN_ALT2 INT_R_X41Y101/FAN_BOUNCE2 INT_R_X41Y101/IMUX0 INT_R_X41Y101/LOGIC_OUTS5 INT_R_X41Y101/NW2BEG1 INT_R_X41Y102/NW2A1 INT_R_X43Y101/EE4B1 INT_R_X45Y101/EE4END1 INT_R_X45Y101/NN2BEG1 INT_R_X45Y102/NN2A1 INT_R_X45Y103/IMUX18 INT_R_X45Y103/NN2END1 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y102/INT_L.NW2END1->>IMUX_L25 INT_R_X41Y101/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X41Y101/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X41Y101/INT_R.LOGIC_OUTS5->>EE4BEG1 INT_R_X41Y101/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X41Y101/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X45Y101/INT_R.EE4END1->>NN2BEG1 INT_R_X45Y103/INT_R.NN2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_6 - 
wires: CLBLM_R_X41Y101/CLBLM_IMUX9 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y101/CLBLM_L_A5 CLBLM_R_X41Y101/CLBLM_M_BMUX INT_R_X41Y101/IMUX9 INT_R_X41Y101/LOGIC_OUTS21 INT_R_X41Y101/SR1BEG_S0 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X41Y101/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X41Y101/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[13]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[13] - 
wires: CLBLL_R_X45Y108/CLBLL_IMUX29 CLBLL_R_X45Y108/CLBLL_LL_C2 CLBLL_R_X45Y108/CLBLL_WR1END3 CLBLL_R_X45Y109/CLBLL_IMUX28 CLBLL_R_X45Y109/CLBLL_LL_C4 CLBLM_L_X46Y108/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y108/CLBLM_M_CQ CLBLM_L_X46Y108/CLBLM_WR1END3 INT_L_X46Y108/LOGIC_OUTS_L6 INT_L_X46Y108/WR1BEG3 INT_R_X45Y108/IMUX29 INT_R_X45Y108/NL1BEG2 INT_R_X45Y108/WR1END3 INT_R_X45Y109/IMUX28 INT_R_X45Y109/NL1END2 VBRK_X113Y113/VBRK_WR1END3 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X46Y108/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y108/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X45Y108/INT_R.WR1END3->>IMUX29 INT_R_X45Y108/INT_R.WR1END3->>NL1BEG2 INT_R_X45Y109/INT_R.NL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_6 - 
wires: CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y107/CLBLL_L_BMUX CLBLL_R_X45Y109/CLBLL_IMUX29 CLBLL_R_X45Y109/CLBLL_LL_C2 INT_R_X45Y107/LOGIC_OUTS17 INT_R_X45Y107/NN2BEG3 INT_R_X45Y108/NN2A3 INT_R_X45Y109/IMUX29 INT_R_X45Y109/NN2END3 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 INT_R_X45Y107/INT_R.LOGIC_OUTS17->>NN2BEG3 INT_R_X45Y109/INT_R.NN2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[14] - 
wires: BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_WW2END3 BRAM_L_X44Y100/BRAM_WW2END3_2 CLBLL_R_X45Y102/CLBLL_LL_DQ CLBLL_R_X45Y102/CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y102/CLBLM_IMUX31 CLBLM_R_X43Y102/CLBLM_M_C5 CLBLM_R_X43Y102/CLBLM_WW2END3 CLBLM_R_X43Y104/CLBLM_IMUX11 CLBLM_R_X43Y104/CLBLM_M_A4 INT_L_X44Y102/WW2A3 INT_R_X43Y102/IMUX31 INT_R_X43Y102/WW2END3 INT_R_X43Y103/NL1BEG2 INT_R_X43Y103/NL1BEG_N3 INT_R_X43Y103/WW2END_N0_3 INT_R_X43Y104/IMUX11 INT_R_X43Y104/NL1END2 INT_R_X45Y102/LOGIC_OUTS7 INT_R_X45Y102/WW2BEG3 
pips: CLBLL_R_X45Y102/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y104/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X43Y102/INT_R.WW2END3->>IMUX31 INT_R_X43Y103/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X43Y103/INT_R.WW2END_N0_3->>NL1BEG_N3 INT_R_X43Y104/INT_R.NL1END2->>IMUX11 INT_R_X45Y102/INT_R.LOGIC_OUTS7->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_5 - 
wires: CLBLM_R_X43Y102/CLBLM_IMUX29 CLBLM_R_X43Y102/CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y102/CLBLM_L_CMUX CLBLM_R_X43Y102/CLBLM_M_C2 INT_R_X43Y102/IMUX29 INT_R_X43Y102/LOGIC_OUTS18 INT_R_X43Y102/NL1BEG_N3 
pips: CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y102/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X43Y102/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X43Y102/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[14]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[14] - 
wires: BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_WR1END3 BRAM_L_X38Y100/BRAM_WR1END3_2 CLBLL_L_X40Y102/CLBLL_WW4END1 CLBLL_L_X42Y102/CLBLL_WW4B1 CLBLM_R_X37Y102/CLBLM_IMUX14 CLBLM_R_X37Y102/CLBLM_L_B1 CLBLM_R_X37Y102/CLBLM_WR1END3 CLBLM_R_X39Y100/CLBLM_IMUX24 CLBLM_R_X39Y100/CLBLM_M_B5 CLBLM_R_X39Y102/CLBLM_WW4END1 CLBLM_R_X41Y102/CLBLM_WW4B1 CLBLM_R_X43Y102/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y102/CLBLM_L_BQ CLBLM_R_X43Y104/CLBLM_IMUX18 CLBLM_R_X43Y104/CLBLM_M_B2 INT_L_X38Y102/WR1BEG3 INT_L_X38Y102/WR1END2 INT_L_X40Y102/WW4C1 INT_L_X42Y102/WW4A1 INT_R_X37Y102/IMUX14 INT_R_X37Y102/WR1END3 INT_R_X39Y100/IMUX24 INT_R_X39Y100/SS2END0 INT_R_X39Y101/SS2A0 INT_R_X39Y102/SS2BEG0 INT_R_X39Y102/WR1BEG2 INT_R_X39Y102/WW4END1 INT_R_X41Y102/WW4B1 INT_R_X43Y102/LOGIC_OUTS1 INT_R_X43Y102/NN2BEG1 INT_R_X43Y102/WW4BEG1 INT_R_X43Y103/NN2A1 INT_R_X43Y104/IMUX18 INT_R_X43Y104/NN2END1 VBRK_X99Y107/VBRK_WW4END1 
pips: CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y102/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X38Y102/INT_L.WR1END2->>WR1BEG3 INT_R_X37Y102/INT_R.WR1END3->>IMUX14 INT_R_X39Y100/INT_R.SS2END0->>IMUX24 INT_R_X39Y102/INT_R.WW4END1->>SS2BEG0 INT_R_X39Y102/INT_R.WW4END1->>WR1BEG2 INT_R_X43Y102/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X43Y102/INT_R.LOGIC_OUTS1->>WW4BEG1 INT_R_X43Y104/INT_R.NN2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_5 - 
wires: CLBLM_R_X39Y100/CLBLM_IMUX17 CLBLM_R_X39Y100/CLBLM_LOGIC_OUTS18 CLBLM_R_X39Y100/CLBLM_L_CMUX CLBLM_R_X39Y100/CLBLM_M_B3 INT_R_X39Y100/IMUX17 INT_R_X39Y100/LOGIC_OUTS18 
pips: CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y100/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X39Y100/INT_R.LOGIC_OUTS18->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[14]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[14] - 
wires: CLBLL_L_X40Y102/CLBLL_IMUX34 CLBLL_L_X40Y102/CLBLL_L_C6 CLBLL_L_X42Y103/CLBLL_WW2END1 CLBLM_R_X41Y101/CLBLM_IMUX26 CLBLM_R_X41Y101/CLBLM_L_B4 CLBLM_R_X41Y103/CLBLM_WW2END1 CLBLM_R_X43Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y103/CLBLM_L_BQ CLBLM_R_X43Y104/CLBLM_IMUX24 CLBLM_R_X43Y104/CLBLM_M_B5 INT_L_X40Y101/SE2A1 INT_L_X40Y102/IMUX_L34 INT_L_X40Y102/SE2BEG1 INT_L_X40Y102/SW2END1 INT_L_X42Y103/WW2A1 INT_R_X41Y101/IMUX26 INT_R_X41Y101/SE2END1 INT_R_X41Y102/SW2A1 INT_R_X41Y103/SW2BEG1 INT_R_X41Y103/WW2END1 INT_R_X43Y103/LOGIC_OUTS1 INT_R_X43Y103/NL1BEG0 INT_R_X43Y103/NL1END_S3_0 INT_R_X43Y103/WW2BEG1 INT_R_X43Y104/IMUX24 INT_R_X43Y104/NL1END0 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y104/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X40Y102/INT_L.SW2END1->>IMUX_L34 INT_L_X40Y102/INT_L.SW2END1->>SE2BEG1 INT_R_X41Y101/INT_R.SE2END1->>IMUX26 INT_R_X41Y103/INT_R.WW2END1->>SW2BEG1 INT_R_X43Y103/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X43Y103/INT_R.LOGIC_OUTS1->>WW2BEG1 INT_R_X43Y104/INT_R.NL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_5 - 
wires: CLBLM_R_X41Y101/CLBLM_IMUX16 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y101/CLBLM_L_B3 CLBLM_R_X41Y101/CLBLM_M_CMUX INT_R_X41Y101/IMUX16 INT_R_X41Y101/LOGIC_OUTS22 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y101/INT_R.LOGIC_OUTS22->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[14]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[14] - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_WW2END3 BRAM_L_X44Y105/BRAM_WW2END3_2 CLBLL_R_X45Y107/CLBLL_IMUX7 CLBLL_R_X45Y107/CLBLL_LL_A1 CLBLL_R_X45Y107/CLBLL_SW2A3 CLBLM_L_X46Y107/CLBLM_SW2A3 CLBLM_L_X46Y108/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y108/CLBLM_M_DQ CLBLM_R_X43Y107/CLBLM_WW2END3 CLBLM_R_X43Y108/CLBLM_IMUX0 CLBLM_R_X43Y108/CLBLM_L_A3 INT_L_X44Y107/WW2A3 INT_L_X46Y107/SW2A3 INT_L_X46Y108/LOGIC_OUTS_L7 INT_L_X46Y108/SW2BEG3 INT_R_X43Y107/WW2END3 INT_R_X43Y108/IMUX0 INT_R_X43Y108/WW2END_N0_3 INT_R_X45Y107/IMUX7 INT_R_X45Y107/SW2END3 INT_R_X45Y107/WW2BEG3 INT_R_X45Y108/SW2END_N0_3 VBRK_X113Y112/VBRK_SW2A3 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X46Y108/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X46Y108/INT_L.LOGIC_OUTS_L7->>SW2BEG3 INT_R_X43Y108/INT_R.WW2END_N0_3->>IMUX0 INT_R_X45Y107/INT_R.SW2END3->>IMUX7 INT_R_X45Y107/INT_R.SW2END3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_5 - 
wires: CLBLL_R_X45Y107/CLBLL_IMUX1 CLBLL_R_X45Y107/CLBLL_LL_A3 CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y107/CLBLL_L_CMUX INT_R_X45Y107/IMUX1 INT_R_X45Y107/LOGIC_OUTS18 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X45Y107/INT_R.LOGIC_OUTS18->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[15] - 
wires: CLBLL_L_X42Y104/CLBLL_EE2BEG1 CLBLM_R_X41Y104/CLBLM_EE2BEG1 CLBLM_R_X41Y104/CLBLM_IMUX3 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y104/CLBLM_L_A2 CLBLM_R_X41Y104/CLBLM_L_BQ CLBLM_R_X43Y102/CLBLM_IMUX43 CLBLM_R_X43Y102/CLBLM_M_D6 INT_L_X42Y104/EE2A1 INT_R_X41Y104/EE2BEG1 INT_R_X41Y104/IMUX3 INT_R_X41Y104/LOGIC_OUTS1 INT_R_X43Y102/IMUX43 INT_R_X43Y102/SS2END1 INT_R_X43Y103/SS2A1 INT_R_X43Y104/EE2END1 INT_R_X43Y104/SS2BEG1 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X41Y104/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X41Y104/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X43Y102/INT_R.SS2END1->>IMUX43 INT_R_X43Y104/INT_R.EE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_4 - 
wires: CLBLM_R_X43Y102/CLBLM_IMUX47 CLBLM_R_X43Y102/CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y102/CLBLM_L_DMUX CLBLM_R_X43Y102/CLBLM_M_D5 INT_R_X43Y102/IMUX47 INT_R_X43Y102/LOGIC_OUTS19 INT_R_X43Y102/NL1BEG0 INT_R_X43Y102/NL1END_S3_0 INT_R_X43Y103/NL1END0 
pips: CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y102/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X43Y102/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X43Y102/INT_R.NL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[15]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[15] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_WW2END2 BRAM_L_X38Y100/BRAM_WW2END2_0 CLBLL_L_X40Y100/CLBLL_WW2END2 CLBLM_R_X37Y100/CLBLM_WW2END2 CLBLM_R_X37Y102/CLBLM_IMUX30 CLBLM_R_X37Y102/CLBLM_L_C5 CLBLM_R_X39Y100/CLBLM_IMUX29 CLBLM_R_X39Y100/CLBLM_M_C2 CLBLM_R_X39Y100/CLBLM_WW2END2 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y100/CLBLM_M_CQ CLBLM_R_X41Y104/CLBLM_IMUX16 CLBLM_R_X41Y104/CLBLM_L_B3 INT_L_X38Y100/WW2A2 INT_L_X40Y100/WW2A2 INT_R_X37Y100/NN2BEG3 INT_R_X37Y100/WW2END2 INT_R_X37Y101/NN2A3 INT_R_X37Y102/IMUX30 INT_R_X37Y102/NN2END3 INT_R_X39Y100/IMUX29 INT_R_X39Y100/WW2BEG2 INT_R_X39Y100/WW2END2 INT_R_X41Y100/LOGIC_OUTS6 INT_R_X41Y100/NN2BEG2 INT_R_X41Y100/WW2BEG2 INT_R_X41Y101/NN2A2 INT_R_X41Y102/NL1BEG1 INT_R_X41Y102/NN2END2 INT_R_X41Y103/NL1BEG0 INT_R_X41Y103/NL1END1 INT_R_X41Y103/NL1END_S3_0 INT_R_X41Y104/IMUX16 INT_R_X41Y104/NL1END0 VBRK_X99Y105/VBRK_WW2END2 
pips: CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X37Y100/INT_R.WW2END2->>NN2BEG3 INT_R_X37Y102/INT_R.NN2END3->>IMUX30 INT_R_X39Y100/INT_R.WW2END2->>IMUX29 INT_R_X39Y100/INT_R.WW2END2->>WW2BEG2 INT_R_X41Y100/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X41Y100/INT_R.LOGIC_OUTS6->>WW2BEG2 INT_R_X41Y102/INT_R.NN2END2->>NL1BEG1 INT_R_X41Y103/INT_R.NL1END1->>NL1BEG0 INT_R_X41Y104/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_4 - 
wires: BRKH_INT_X39Y99/BRKH_INT_FAN_BOUNCE_S3_2 CLBLM_R_X39Y100/CLBLM_IMUX32 CLBLM_R_X39Y100/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y100/CLBLM_L_DMUX CLBLM_R_X39Y100/CLBLM_M_C1 INT_R_X39Y100/FAN_ALT2 INT_R_X39Y100/FAN_BOUNCE2 INT_R_X39Y100/IMUX32 INT_R_X39Y100/LOGIC_OUTS19 INT_R_X39Y99/FAN_BOUNCE_S3_2 
pips: CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y100/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X39Y100/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y100/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X39Y100/INT_R.LOGIC_OUTS19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[15]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[15] - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_WW2END0 BRAM_L_X44Y105/BRAM_WW2END0_2 CLBLL_R_X45Y107/CLBLL_IMUX15 CLBLL_R_X45Y107/CLBLL_LL_B1 CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y107/CLBLL_L_AQ CLBLM_R_X43Y107/CLBLM_IMUX10 CLBLM_R_X43Y107/CLBLM_L_A4 CLBLM_R_X43Y107/CLBLM_WW2END0 INT_L_X44Y107/EL1BEG3 INT_L_X44Y107/NW2END_S0_0 INT_L_X44Y107/WW2A0 INT_L_X44Y108/EL1BEG_N3 INT_L_X44Y108/NW2END0 INT_R_X43Y107/IMUX10 INT_R_X43Y107/WW2END0 INT_R_X45Y107/EL1END3 INT_R_X45Y107/IMUX15 INT_R_X45Y107/LOGIC_OUTS0 INT_R_X45Y107/NW2BEG0 INT_R_X45Y107/WW2BEG0 INT_R_X45Y108/NW2A0 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X44Y108/INT_L.NW2END0->>EL1BEG_N3 INT_R_X43Y107/INT_R.WW2END0->>IMUX10 INT_R_X45Y107/INT_R.EL1END3->>IMUX15 INT_R_X45Y107/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X45Y107/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_4 - 
wires: CLBLL_R_X45Y107/CLBLL_IMUX18 CLBLL_R_X45Y107/CLBLL_LL_B2 CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y107/CLBLL_L_DMUX INT_R_X45Y107/IMUX18 INT_R_X45Y107/LOGIC_OUTS19 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X45Y107/INT_R.LOGIC_OUTS19->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[15]_i_1__2_n_0 - 
wires: BRKH_INT_X41Y99/BRKH_INT_SS2END1 BRKH_INT_X42Y99/BRKH_INT_NW2BEG2 CLBLL_L_X42Y100/CLBLL_NW2A2 CLBLL_L_X42Y99/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y99/CLBLL_L_C CLBLM_R_X41Y100/CLBLM_FAN6 CLBLM_R_X41Y100/CLBLM_L_CE CLBLM_R_X41Y100/CLBLM_NW2A2 CLBLM_R_X41Y101/CLBLM_FAN6 CLBLM_R_X41Y101/CLBLM_L_CE CLBLM_R_X41Y99/CLBLM_FAN6 CLBLM_R_X41Y99/CLBLM_L_CE INT_L_X40Y101/EL1BEG1 INT_L_X40Y101/NW2END2 INT_L_X42Y100/NW2A2 INT_L_X42Y99/LOGIC_OUTS_L10 INT_L_X42Y99/NW2BEG2 INT_R_X41Y100/FAN6 INT_R_X41Y100/FAN_ALT6 INT_R_X41Y100/NW2BEG2 INT_R_X41Y100/NW2END2 INT_R_X41Y100/SS2A1 INT_R_X41Y101/EL1END1 INT_R_X41Y101/FAN6 INT_R_X41Y101/FAN_ALT6 INT_R_X41Y101/NW2A2 INT_R_X41Y101/SS2BEG1 INT_R_X41Y99/FAN6 INT_R_X41Y99/FAN_ALT6 INT_R_X41Y99/SS2END1 
pips: CLBLL_L_X42Y99/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X41Y100/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y101/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y99/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X40Y101/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y99/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_R_X41Y100/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y100/INT_R.NW2END2->>FAN_ALT6 INT_R_X41Y100/INT_R.NW2END2->>NW2BEG2 INT_R_X41Y101/INT_R.EL1END1->>FAN_ALT6 INT_R_X41Y101/INT_R.EL1END1->>SS2BEG1 INT_R_X41Y101/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y99/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y99/INT_R.SS2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

rci_i_2__1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y98/INT_INTERFACE_WW2END3 BRAM_L_X44Y95/BRAM_WW2END3_3 BRKH_INT_X39Y99/BRKH_INT_NN2BEG0 BRKH_INT_X46Y99/BRKH_INT_SS6D3 CLBLL_L_X40Y99/CLBLL_WW4END0 CLBLL_L_X42Y99/CLBLL_IMUX34 CLBLL_L_X42Y99/CLBLL_L_C6 CLBLL_L_X42Y99/CLBLL_WW4B0 CLBLL_R_X45Y99/CLBLL_WR1END0 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y103/CLBLM_L_D CLBLM_L_X46Y98/CLBLM_IMUX5 CLBLM_L_X46Y98/CLBLM_L_A6 CLBLM_L_X46Y99/CLBLM_WR1END0 CLBLM_R_X39Y101/CLBLM_IMUX8 CLBLM_R_X39Y101/CLBLM_M_A5 CLBLM_R_X39Y99/CLBLM_WW4END0 CLBLM_R_X41Y99/CLBLM_WW4B0 CLBLM_R_X43Y98/CLBLM_WW2END3 INT_L_X40Y99/WW4C0 INT_L_X42Y99/IMUX_L34 INT_L_X42Y99/WR1END1 INT_L_X42Y99/WW4A0 INT_L_X44Y98/WW2A3 INT_L_X46Y100/SS6C3 INT_L_X46Y101/SS6B3 INT_L_X46Y102/SS6A3 INT_L_X46Y103/LOGIC_OUTS_L11 INT_L_X46Y103/SS6BEG3 INT_L_X46Y97/NR1BEG3 INT_L_X46Y97/SS6END3 INT_L_X46Y98/FAN_ALT3 INT_L_X46Y98/FAN_BOUNCE3 INT_L_X46Y98/IMUX_L5 INT_L_X46Y98/NR1END3 INT_L_X46Y98/SS6E3 INT_L_X46Y98/SS6END_N0_3 INT_L_X46Y98/WR1BEG_S0 INT_L_X46Y99/SS6D3 INT_L_X46Y99/WR1BEG0 INT_R_X39Y100/NN2A0 INT_R_X39Y100/NN2END_S2_0 INT_R_X39Y101/IMUX8 INT_R_X39Y101/NN2END0 INT_R_X39Y98/WW4END_S0_0 INT_R_X39Y99/NN2BEG0 INT_R_X39Y99/WW4END0 INT_R_X41Y99/WW4B0 INT_R_X43Y98/WW2END3 INT_R_X43Y99/WR1BEG1 INT_R_X43Y99/WW2END_N0_3 INT_R_X43Y99/WW4BEG0 INT_R_X45Y98/WR1END_S1_0 INT_R_X45Y98/WW2BEG3 INT_R_X45Y99/WR1END0 VBRK_X113Y103/VBRK_WR1END0 VBRK_X99Y103/VBRK_WW4END0 
pips: CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y98/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y101/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X42Y99/INT_L.WR1END1->>IMUX_L34 INT_L_X46Y103/INT_L.LOGIC_OUTS_L11->>SS6BEG3 INT_L_X46Y97/INT_L.SS6END3->>NR1BEG3 INT_L_X46Y98/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y98/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X46Y98/INT_L.NR1END3->>FAN_ALT3 INT_L_X46Y98/INT_L.NR1END3->>WR1BEG_S0 INT_R_X39Y101/INT_R.NN2END0->>IMUX8 INT_R_X39Y99/INT_R.WW4END0->>NN2BEG0 INT_R_X43Y99/INT_R.WW2END_N0_3->>WR1BEG1 INT_R_X43Y99/INT_R.WW2END_N0_3->>WW4BEG0 INT_R_X45Y98/INT_R.WR1END_S1_0->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

go_reg_i_2_n_3 - 
wires: BRAM_INT_INTERFACE_L_X44Y98/INT_INTERFACE_SW4END2 BRAM_L_X44Y95/BRAM_SW4END2_3 BRKH_INT_X44Y99/BRKH_INT_SW6D2 CLBLL_L_X42Y99/CLBLL_IMUX21 CLBLL_L_X42Y99/CLBLL_L_C4 CLBLL_R_X45Y101/CLBLL_IMUX13 CLBLL_R_X45Y101/CLBLL_L_B6 CLBLL_R_X45Y107/CLBLL_SE2A2 CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y108/CLBLL_L_AMUX CLBLL_R_X45Y108/CLBLL_SE4BEG2 CLBLL_R_X45Y109/CLBLL_IMUX26 CLBLL_R_X45Y109/CLBLL_L_B4 CLBLM_L_X46Y104/CLBLM_IMUX23 CLBLM_L_X46Y104/CLBLM_L_C3 CLBLM_L_X46Y107/CLBLM_SE2A2 CLBLM_L_X46Y108/CLBLM_SE4BEG2 CLBLM_R_X43Y98/CLBLM_IMUX16 CLBLM_R_X43Y98/CLBLM_L_B3 CLBLM_R_X43Y98/CLBLM_SW4END2 CLBLM_R_X47Y104/CLBLM_IMUX32 CLBLM_R_X47Y104/CLBLM_IMUX40 CLBLM_R_X47Y104/CLBLM_M_C1 CLBLM_R_X47Y104/CLBLM_M_D1 CLBLM_R_X47Y105/CLBLM_IMUX28 CLBLM_R_X47Y105/CLBLM_M_C4 INT_L_X42Y99/IMUX_L21 INT_L_X42Y99/NW2END3 INT_L_X44Y100/SW6C2 INT_L_X44Y101/SW6B2 INT_L_X44Y102/SW6A2 INT_L_X44Y109/EL1BEG1 INT_L_X44Y109/NW2END2 INT_L_X44Y98/SW6E2 INT_L_X44Y99/SW6D2 INT_L_X46Y104/ER1BEG_S0 INT_L_X46Y104/IMUX_L23 INT_L_X46Y104/SE6E2 INT_L_X46Y104/SR1END3 INT_L_X46Y105/ER1BEG0 INT_L_X46Y105/SE6D2 INT_L_X46Y105/SR1BEG3 INT_L_X46Y105/SR1END_N3_3 INT_L_X46Y105/SS2END2 INT_L_X46Y106/SE6C2 INT_L_X46Y106/SS2A2 INT_L_X46Y107/SE2END2 INT_L_X46Y107/SE6B2 INT_L_X46Y107/SS2BEG2 INT_L_X46Y108/SE6A2 INT_R_X43Y97/SR1END3 INT_R_X43Y98/IMUX16 INT_R_X43Y98/NW2BEG3 INT_R_X43Y98/SR1BEG3 INT_R_X43Y98/SR1END_N3_3 INT_R_X43Y98/SW6END2 INT_R_X43Y99/NW2A3 INT_R_X45Y101/IMUX13 INT_R_X45Y101/SL1END2 INT_R_X45Y102/SL1BEG2 INT_R_X45Y102/SS6END2 INT_R_X45Y102/SW6BEG2 INT_R_X45Y103/SS6E2 INT_R_X45Y104/SS6D2 INT_R_X45Y105/SS6C2 INT_R_X45Y106/SS6B2 INT_R_X45Y107/SE2A2 INT_R_X45Y107/SS6A2 INT_R_X45Y108/LOGIC_OUTS16 INT_R_X45Y108/NW2BEG2 INT_R_X45Y108/SE2BEG2 INT_R_X45Y108/SE6BEG2 INT_R_X45Y108/SS6BEG2 INT_R_X45Y109/EL1END1 INT_R_X45Y109/IMUX26 INT_R_X45Y109/NW2A2 INT_R_X47Y104/IMUX32 INT_R_X47Y104/IMUX40 INT_R_X47Y104/NR1BEG2 INT_R_X47Y104/SE6END2 INT_R_X47Y104/SL1END0 INT_R_X47Y105/ER1END0 INT_R_X47Y105/IMUX28 INT_R_X47Y105/NR1END2 INT_R_X47Y105/SL1BEG0 VBRK_X113Y112/VBRK_SE2A2 VBRK_X113Y113/VBRK_SE4BEG2 
pips: CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X45Y108/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y98/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X42Y99/INT_L.NW2END3->>IMUX_L21 INT_L_X44Y109/INT_L.NW2END2->>EL1BEG1 INT_L_X46Y104/INT_L.SR1END3->>ER1BEG_S0 INT_L_X46Y104/INT_L.SR1END3->>IMUX_L23 INT_L_X46Y105/INT_L.SS2END2->>SR1BEG3 INT_L_X46Y107/INT_L.SE2END2->>SS2BEG2 INT_R_X43Y98/INT_R.SR1END_N3_3->>IMUX16 INT_R_X43Y98/INT_R.SW6END2->>NW2BEG3 INT_R_X43Y98/INT_R.SW6END2->>SR1BEG3 INT_R_X45Y101/INT_R.SL1END2->>IMUX13 INT_R_X45Y102/INT_R.SS6END2->>SL1BEG2 INT_R_X45Y102/INT_R.SS6END2->>SW6BEG2 INT_R_X45Y108/INT_R.LOGIC_OUTS16->>NW2BEG2 INT_R_X45Y108/INT_R.LOGIC_OUTS16->>SE2BEG2 INT_R_X45Y108/INT_R.LOGIC_OUTS16->>SE6BEG2 INT_R_X45Y108/INT_R.LOGIC_OUTS16->>SS6BEG2 INT_R_X45Y109/INT_R.EL1END1->>IMUX26 INT_R_X47Y104/INT_R.SE6END2->>NR1BEG2 INT_R_X47Y104/INT_R.SL1END0->>IMUX32 INT_R_X47Y104/INT_R.SL1END0->>IMUX40 INT_R_X47Y105/INT_R.ER1END0->>SL1BEG0 INT_R_X47Y105/INT_R.NR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[7] - 
wires: CLBLM_R_X43Y105/CLBLM_IMUX18 CLBLM_R_X43Y105/CLBLM_IMUX22 CLBLM_R_X43Y105/CLBLM_IMUX38 CLBLM_R_X43Y105/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y105/CLBLM_M_B2 CLBLM_R_X43Y105/CLBLM_M_BQ CLBLM_R_X43Y105/CLBLM_M_C3 CLBLM_R_X43Y105/CLBLM_M_D3 INT_R_X43Y105/BYP_ALT4 INT_R_X43Y105/BYP_BOUNCE4 INT_R_X43Y105/IMUX18 INT_R_X43Y105/IMUX22 INT_R_X43Y105/IMUX38 INT_R_X43Y105/LOGIC_OUTS5 
pips: CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y105/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X43Y105/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y105/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X43Y105/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X43Y105/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X43Y105/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] - 
wires: CLBLL_L_X42Y105/CLBLL_EE2BEG2 CLBLM_R_X41Y105/CLBLM_EE2BEG2 CLBLM_R_X41Y105/CLBLM_IMUX20 CLBLM_R_X41Y105/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y105/CLBLM_L_C2 CLBLM_R_X41Y105/CLBLM_L_CQ CLBLM_R_X43Y105/CLBLM_IMUX12 CLBLM_R_X43Y105/CLBLM_IMUX28 CLBLM_R_X43Y105/CLBLM_IMUX4 CLBLM_R_X43Y105/CLBLM_IMUX44 CLBLM_R_X43Y105/CLBLM_M_A6 CLBLM_R_X43Y105/CLBLM_M_B6 CLBLM_R_X43Y105/CLBLM_M_C4 CLBLM_R_X43Y105/CLBLM_M_D4 INT_L_X42Y105/EE2A2 INT_R_X41Y105/EE2BEG2 INT_R_X41Y105/IMUX20 INT_R_X41Y105/LOGIC_OUTS2 INT_R_X43Y105/EE2END2 INT_R_X43Y105/IMUX12 INT_R_X43Y105/IMUX28 INT_R_X43Y105/IMUX4 INT_R_X43Y105/IMUX44 
pips: CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y105/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X41Y105/INT_R.LOGIC_OUTS2->>EE2BEG2 INT_R_X41Y105/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X43Y105/INT_R.EE2END2->>IMUX12 INT_R_X43Y105/INT_R.EE2END2->>IMUX28 INT_R_X43Y105/INT_R.EE2END2->>IMUX4 INT_R_X43Y105/INT_R.EE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[6]_i_2__0_n_0 - 
wires: CLBLL_L_X42Y105/CLBLL_EE2BEG0 CLBLM_R_X41Y105/CLBLM_EE2BEG0 CLBLM_R_X41Y105/CLBLM_IMUX16 CLBLM_R_X41Y105/CLBLM_IMUX34 CLBLM_R_X41Y105/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y105/CLBLM_L_B3 CLBLM_R_X41Y105/CLBLM_L_C6 CLBLM_R_X41Y105/CLBLM_M_A CLBLM_R_X43Y105/CLBLM_IMUX1 CLBLM_R_X43Y105/CLBLM_IMUX32 CLBLM_R_X43Y105/CLBLM_IMUX40 CLBLM_R_X43Y105/CLBLM_M_A3 CLBLM_R_X43Y105/CLBLM_M_C1 CLBLM_R_X43Y105/CLBLM_M_D1 INT_L_X42Y105/EE2A0 INT_R_X41Y105/BYP_ALT0 INT_R_X41Y105/BYP_BOUNCE0 INT_R_X41Y105/EE2BEG0 INT_R_X41Y105/IMUX16 INT_R_X41Y105/IMUX34 INT_R_X41Y105/LOGIC_OUTS12 INT_R_X43Y105/EE2END0 INT_R_X43Y105/IMUX1 INT_R_X43Y105/IMUX32 INT_R_X43Y105/IMUX40 
pips: CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y105/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X41Y105/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X41Y105/INT_R.BYP_BOUNCE0->>IMUX34 INT_R_X41Y105/INT_R.LOGIC_OUTS12->>BYP_ALT0 INT_R_X41Y105/INT_R.LOGIC_OUTS12->>EE2BEG0 INT_R_X41Y105/INT_R.LOGIC_OUTS12->>IMUX16 INT_R_X43Y105/INT_R.EE2END0->>IMUX1 INT_R_X43Y105/INT_R.EE2END0->>IMUX32 INT_R_X43Y105/INT_R.EE2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] - 
wires: CLBLL_L_X42Y105/CLBLL_EE2BEG1 CLBLM_R_X41Y105/CLBLM_EE2BEG1 CLBLM_R_X41Y105/CLBLM_IMUX19 CLBLM_R_X41Y105/CLBLM_IMUX23 CLBLM_R_X41Y105/CLBLM_IMUX43 CLBLM_R_X41Y105/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y105/CLBLM_L_B2 CLBLM_R_X41Y105/CLBLM_L_BQ CLBLM_R_X41Y105/CLBLM_L_C3 CLBLM_R_X41Y105/CLBLM_M_D6 CLBLM_R_X43Y105/CLBLM_IMUX11 CLBLM_R_X43Y105/CLBLM_IMUX35 CLBLM_R_X43Y105/CLBLM_IMUX43 CLBLM_R_X43Y105/CLBLM_M_A4 CLBLM_R_X43Y105/CLBLM_M_C6 CLBLM_R_X43Y105/CLBLM_M_D6 INT_L_X42Y105/EE2A1 INT_R_X41Y105/BYP_ALT5 INT_R_X41Y105/BYP_BOUNCE5 INT_R_X41Y105/EE2BEG1 INT_R_X41Y105/IMUX19 INT_R_X41Y105/IMUX23 INT_R_X41Y105/IMUX43 INT_R_X41Y105/LOGIC_OUTS1 INT_R_X43Y105/EE2END1 INT_R_X43Y105/IMUX11 INT_R_X43Y105/IMUX35 INT_R_X43Y105/IMUX43 
pips: CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y105/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X41Y105/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y105/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X41Y105/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X41Y105/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X41Y105/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X41Y105/INT_R.LOGIC_OUTS1->>IMUX43 INT_R_X43Y105/INT_R.EE2END1->>IMUX11 INT_R_X43Y105/INT_R.EE2END1->>IMUX35 INT_R_X43Y105/INT_R.EE2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[6] - 
wires: CLBLM_R_X43Y105/CLBLM_IMUX17 CLBLM_R_X43Y105/CLBLM_IMUX29 CLBLM_R_X43Y105/CLBLM_IMUX45 CLBLM_R_X43Y105/CLBLM_IMUX7 CLBLM_R_X43Y105/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y105/CLBLM_M_A1 CLBLM_R_X43Y105/CLBLM_M_AQ CLBLM_R_X43Y105/CLBLM_M_B3 CLBLM_R_X43Y105/CLBLM_M_C2 CLBLM_R_X43Y105/CLBLM_M_D2 INT_R_X43Y105/BYP_ALT3 INT_R_X43Y105/BYP_BOUNCE3 INT_R_X43Y105/IMUX17 INT_R_X43Y105/IMUX29 INT_R_X43Y105/IMUX45 INT_R_X43Y105/IMUX7 INT_R_X43Y105/LOGIC_OUTS4 INT_R_X43Y105/NL1BEG_N3 INT_R_X43Y106/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y105/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y105/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X43Y105/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X43Y105/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X43Y105/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X43Y105/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X43Y105/INT_R.NL1BEG_N3->>IMUX29 INT_R_X43Y105/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[15]_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[15] - 
wires: CLBLL_L_X40Y102/CLBLL_IMUX37 CLBLL_L_X40Y102/CLBLL_L_D4 CLBLL_L_X42Y101/CLBLL_SW2A2 CLBLL_L_X42Y102/CLBLL_WW2A2 CLBLL_L_X42Y104/CLBLL_WR1END2 CLBLM_R_X41Y101/CLBLM_IMUX21 CLBLM_R_X41Y101/CLBLM_L_C4 CLBLM_R_X41Y101/CLBLM_SW2A2 CLBLM_R_X41Y102/CLBLM_WW2A2 CLBLM_R_X41Y104/CLBLM_IMUX13 CLBLM_R_X41Y104/CLBLM_L_B6 CLBLM_R_X41Y104/CLBLM_WR1END2 CLBLM_R_X43Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y103/CLBLM_L_CQ INT_L_X40Y102/IMUX_L37 INT_L_X40Y102/WW2END2 INT_L_X42Y101/SW2A2 INT_L_X42Y102/SR1END2 INT_L_X42Y102/SW2BEG2 INT_L_X42Y102/WW2BEG2 INT_L_X42Y103/NL1BEG1 INT_L_X42Y103/SR1BEG2 INT_L_X42Y103/WL1END1 INT_L_X42Y104/NL1END1 INT_L_X42Y104/WR1BEG2 INT_R_X41Y101/IMUX21 INT_R_X41Y101/SW2END2 INT_R_X41Y102/WW2A2 INT_R_X41Y104/IMUX13 INT_R_X41Y104/WR1END2 INT_R_X43Y103/LOGIC_OUTS2 INT_R_X43Y103/WL1BEG1 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X43Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X40Y102/INT_L.WW2END2->>IMUX_L37 INT_L_X42Y102/INT_L.SR1END2->>SW2BEG2 INT_L_X42Y102/INT_L.SR1END2->>WW2BEG2 INT_L_X42Y103/INT_L.WL1END1->>NL1BEG1 INT_L_X42Y103/INT_L.WL1END1->>SR1BEG2 INT_L_X42Y104/INT_L.NL1END1->>WR1BEG2 INT_R_X41Y101/INT_R.SW2END2->>IMUX21 INT_R_X41Y104/INT_R.WR1END2->>IMUX13 INT_R_X43Y103/INT_R.LOGIC_OUTS2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_4 - 
wires: CLBLM_R_X41Y101/CLBLM_IMUX23 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS23 CLBLM_R_X41Y101/CLBLM_L_C3 CLBLM_R_X41Y101/CLBLM_M_DMUX INT_R_X41Y101/IMUX23 INT_R_X41Y101/LOGIC_OUTS23 INT_R_X41Y101/NL1BEG0 INT_R_X41Y101/NL1END_S3_0 INT_R_X41Y102/NL1END0 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X41Y101/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X41Y101/INT_R.NL1END_S3_0->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[1] - 
wires: CLBLL_L_X42Y98/CLBLL_IMUX37 CLBLL_L_X42Y98/CLBLL_L_D4 CLBLL_L_X42Y99/CLBLL_LL_AQ CLBLL_L_X42Y99/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y99/CLBLM_IMUX11 CLBLM_R_X43Y99/CLBLM_M_A4 INT_L_X42Y98/FAN_BOUNCE_S3_4 INT_L_X42Y98/IMUX_L37 INT_L_X42Y99/ER1BEG1 INT_L_X42Y99/FAN_ALT4 INT_L_X42Y99/FAN_BOUNCE4 INT_L_X42Y99/LOGIC_OUTS_L4 INT_R_X43Y99/ER1END1 INT_R_X43Y99/IMUX11 
pips: CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X42Y99/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X42Y98/INT_L.FAN_BOUNCE_S3_4->>IMUX_L37 INT_L_X42Y99/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X42Y99/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X42Y99/INT_L.LOGIC_OUTS_L4->>FAN_ALT4 INT_R_X43Y99/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_6 - 
wires: CLBLM_R_X43Y99/CLBLM_IMUX2 CLBLM_R_X43Y99/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y99/CLBLM_L_BMUX CLBLM_R_X43Y99/CLBLM_M_A2 INT_R_X43Y99/IMUX2 INT_R_X43Y99/LOGIC_OUTS17 INT_R_X43Y99/SR1BEG_S0 
pips: CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y99/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X43Y99/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X43Y99/INT_R.SR1BEG_S0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[1]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvsync[1] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WW4END3 BRAM_L_X44Y105/BRAM_WW4END3_1 CLBLL_L_X42Y107/CLBLL_IMUX24 CLBLL_L_X42Y107/CLBLL_LL_B5 CLBLL_R_X45Y106/CLBLL_WW4B3 CLBLM_L_X46Y106/CLBLM_WW4B3 CLBLM_R_X43Y106/CLBLM_WW4END3 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y106/CLBLM_M_DQ CLBLM_R_X47Y108/CLBLM_IMUX15 CLBLM_R_X47Y108/CLBLM_M_B1 INT_L_X42Y106/WR1END_S1_0 INT_L_X42Y107/IMUX_L24 INT_L_X42Y107/WR1END0 INT_L_X44Y106/WW4C3 INT_L_X46Y106/WW4A3 INT_R_X43Y106/WR1BEG_S0 INT_R_X43Y106/WW4END3 INT_R_X43Y107/WR1BEG0 INT_R_X45Y106/WW4B3 INT_R_X47Y106/LOGIC_OUTS7 INT_R_X47Y106/NN2BEG3 INT_R_X47Y106/WW4BEG3 INT_R_X47Y107/NN2A3 INT_R_X47Y108/IMUX15 INT_R_X47Y108/NN2END3 VBRK_X113Y111/VBRK_WW4B3 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X47Y106/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X42Y107/INT_L.WR1END0->>IMUX_L24 INT_R_X43Y106/INT_R.WW4END3->>WR1BEG_S0 INT_R_X47Y106/INT_R.LOGIC_OUTS7->>NN2BEG3 INT_R_X47Y106/INT_R.LOGIC_OUTS7->>WW4BEG3 INT_R_X47Y108/INT_R.NN2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[1] - 
wires: CLBLM_L_X46Y108/CLBLM_IMUX14 CLBLM_L_X46Y108/CLBLM_IMUX36 CLBLM_L_X46Y108/CLBLM_L_B1 CLBLM_L_X46Y108/CLBLM_L_D2 CLBLM_R_X47Y108/CLBLM_IMUX18 CLBLM_R_X47Y108/CLBLM_IMUX2 CLBLM_R_X47Y108/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y108/CLBLM_M_A2 CLBLM_R_X47Y108/CLBLM_M_B2 CLBLM_R_X47Y108/CLBLM_M_BQ INT_L_X46Y108/BYP_ALT2 INT_L_X46Y108/BYP_BOUNCE2 INT_L_X46Y108/IMUX_L14 INT_L_X46Y108/IMUX_L36 INT_L_X46Y108/WR1END2 INT_L_X46Y109/BYP_BOUNCE_N3_2 INT_R_X47Y108/IMUX18 INT_R_X47Y108/IMUX2 INT_R_X47Y108/LOGIC_OUTS5 INT_R_X47Y108/WR1BEG2 
pips: CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y108/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y108/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X46Y108/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X46Y108/INT_L.WR1END2->>BYP_ALT2 INT_L_X46Y108/INT_L.WR1END2->>IMUX_L36 INT_R_X47Y108/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X47Y108/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X47Y108/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u3/p_3_in[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thsync[1] - 
wires: BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X44Y111/INT_INTERFACE_WR1END3 BRAM_L_X44Y105/BRAM_ER1BEG2_4 BRAM_L_X44Y110/BRAM_WR1END3_1 CLBLL_L_X42Y107/CLBLL_IMUX18 CLBLL_L_X42Y107/CLBLL_LL_B2 CLBLM_R_X43Y109/CLBLM_ER1BEG2 CLBLM_R_X43Y109/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y109/CLBLM_M_BQ CLBLM_R_X43Y111/CLBLM_IMUX7 CLBLM_R_X43Y111/CLBLM_M_A1 CLBLM_R_X43Y111/CLBLM_WR1END3 INT_L_X42Y107/IMUX_L18 INT_L_X42Y107/SL1END1 INT_L_X42Y108/SL1BEG1 INT_L_X42Y108/SW2END1 INT_L_X44Y109/ER1END2 INT_L_X44Y109/NR1BEG2 INT_L_X44Y110/NR1BEG2 INT_L_X44Y110/NR1END2 INT_L_X44Y111/NR1END2 INT_L_X44Y111/WR1BEG3 INT_R_X43Y108/SW2A1 INT_R_X43Y109/ER1BEG2 INT_R_X43Y109/LOGIC_OUTS5 INT_R_X43Y109/SW2BEG1 INT_R_X43Y111/IMUX7 INT_R_X43Y111/WR1END3 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X43Y109/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X42Y107/INT_L.SL1END1->>IMUX_L18 INT_L_X42Y108/INT_L.SW2END1->>SL1BEG1 INT_L_X44Y109/INT_L.ER1END2->>NR1BEG2 INT_L_X44Y110/INT_L.NR1END2->>NR1BEG2 INT_L_X44Y111/INT_L.NR1END2->>WR1BEG3 INT_R_X43Y109/INT_R.LOGIC_OUTS5->>ER1BEG2 INT_R_X43Y109/INT_R.LOGIC_OUTS5->>SW2BEG1 INT_R_X43Y111/INT_R.WR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/Qi[1] - 
wires: CLBLM_R_X43Y111/CLBLM_IMUX1 CLBLM_R_X43Y111/CLBLM_IMUX17 CLBLM_R_X43Y111/CLBLM_IMUX29 CLBLM_R_X43Y111/CLBLM_IMUX45 CLBLM_R_X43Y111/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y111/CLBLM_M_A3 CLBLM_R_X43Y111/CLBLM_M_AQ CLBLM_R_X43Y111/CLBLM_M_B3 CLBLM_R_X43Y111/CLBLM_M_C2 CLBLM_R_X43Y111/CLBLM_M_D2 INT_R_X43Y111/IMUX1 INT_R_X43Y111/IMUX17 INT_R_X43Y111/IMUX29 INT_R_X43Y111/IMUX45 INT_R_X43Y111/LOGIC_OUTS4 INT_R_X43Y111/NL1BEG_N3 
pips: CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X43Y111/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y111/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X43Y111/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X43Y111/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X43Y111/INT_R.NL1BEG_N3->>IMUX29 INT_R_X43Y111/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[1]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgdel[1] - 
wires: BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_WW2END3 BRAM_L_X44Y100/BRAM_WW2END3_4 CLBLL_L_X42Y105/CLBLL_WR1END2 CLBLL_R_X45Y104/CLBLL_IMUX17 CLBLL_R_X45Y104/CLBLL_LL_B3 CLBLL_R_X45Y105/CLBLL_LL_CQ CLBLL_R_X45Y105/CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y105/CLBLM_IMUX27 CLBLM_R_X41Y105/CLBLM_M_B4 CLBLM_R_X41Y105/CLBLM_WR1END2 CLBLM_R_X43Y104/CLBLM_WW2END3 INT_L_X42Y105/WR1BEG2 INT_L_X42Y105/WR1END1 INT_L_X44Y104/WW2A3 INT_R_X41Y105/IMUX27 INT_R_X41Y105/WR1END2 INT_R_X43Y104/WW2END3 INT_R_X43Y105/WR1BEG1 INT_R_X43Y105/WW2END_N0_3 INT_R_X45Y104/IMUX17 INT_R_X45Y104/SR1BEG_S0 INT_R_X45Y104/SR1END3 INT_R_X45Y104/WW2BEG3 INT_R_X45Y105/LOGIC_OUTS6 INT_R_X45Y105/SR1BEG3 INT_R_X45Y105/SR1END_N3_3 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y105/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X42Y105/INT_L.WR1END1->>WR1BEG2 INT_R_X41Y105/INT_R.WR1END2->>IMUX27 INT_R_X43Y105/INT_R.WW2END_N0_3->>WR1BEG1 INT_R_X45Y104/INT_R.SR1BEG_S0->>IMUX17 INT_R_X45Y104/INT_R.SR1END3->>SR1BEG_S0 INT_R_X45Y104/INT_R.SR1END3->>WW2BEG3 INT_R_X45Y105/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] - 
wires: CLBLM_R_X41Y105/CLBLM_IMUX18 CLBLM_R_X41Y105/CLBLM_IMUX2 CLBLM_R_X41Y105/CLBLM_IMUX31 CLBLM_R_X41Y105/CLBLM_IMUX47 CLBLM_R_X41Y105/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y105/CLBLM_M_A2 CLBLM_R_X41Y105/CLBLM_M_B2 CLBLM_R_X41Y105/CLBLM_M_BQ CLBLM_R_X41Y105/CLBLM_M_C5 CLBLM_R_X41Y105/CLBLM_M_D5 INT_L_X40Y106/EL1BEG0 INT_L_X40Y106/NW2END1 INT_R_X41Y105/EL1END_S3_0 INT_R_X41Y105/IMUX18 INT_R_X41Y105/IMUX2 INT_R_X41Y105/IMUX31 INT_R_X41Y105/IMUX47 INT_R_X41Y105/LOGIC_OUTS5 INT_R_X41Y105/NW2BEG1 INT_R_X41Y106/EL1END0 INT_R_X41Y106/NW2A1 
pips: CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y105/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y106/INT_L.NW2END1->>EL1BEG0 INT_R_X41Y105/INT_R.EL1END_S3_0->>IMUX31 INT_R_X41Y105/INT_R.EL1END_S3_0->>IMUX47 INT_R_X41Y105/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X41Y105/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X41Y105/INT_R.LOGIC_OUTS5->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[1]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y97/INT_INTERFACE_WW2END1 BRAM_L_X38Y95/BRAM_WW2END1_2 CLBLL_L_X40Y97/CLBLL_WW2END1 CLBLM_R_X37Y97/CLBLM_WW2END1 CLBLM_R_X37Y98/CLBLM_IMUX1 CLBLM_R_X37Y98/CLBLM_M_A3 CLBLM_R_X39Y97/CLBLM_IMUX11 CLBLM_R_X39Y97/CLBLM_M_A4 CLBLM_R_X39Y97/CLBLM_WW2END1 CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y97/CLBLM_M_BQ CLBLM_R_X41Y98/CLBLM_IMUX46 CLBLM_R_X41Y98/CLBLM_L_D5 INT_L_X38Y97/WW2A1 INT_L_X40Y97/WW2A1 INT_R_X37Y97/NL1BEG1 INT_R_X37Y97/WW2END1 INT_R_X37Y98/IMUX1 INT_R_X37Y98/NL1END1 INT_R_X39Y97/IMUX11 INT_R_X39Y97/WW2BEG1 INT_R_X39Y97/WW2END1 INT_R_X41Y97/LOGIC_OUTS5 INT_R_X41Y97/NR1BEG1 INT_R_X41Y97/WW2BEG1 INT_R_X41Y98/GFAN1 INT_R_X41Y98/IMUX46 INT_R_X41Y98/NR1END1 VBRK_X99Y101/VBRK_WW2END1 
pips: CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y97/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X37Y97/INT_R.WW2END1->>NL1BEG1 INT_R_X37Y98/INT_R.NL1END1->>IMUX1 INT_R_X39Y97/INT_R.WW2END1->>IMUX11 INT_R_X39Y97/INT_R.WW2END1->>WW2BEG1 INT_R_X41Y97/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X41Y97/INT_R.LOGIC_OUTS5->>WW2BEG1 INT_R_X41Y98/INT_R.GFAN1->>IMUX46 INT_R_X41Y98/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_6 - 
wires: CLBLM_R_X39Y97/CLBLM_IMUX2 CLBLM_R_X39Y97/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y97/CLBLM_L_BMUX CLBLM_R_X39Y97/CLBLM_M_A2 INT_R_X39Y97/IMUX2 INT_R_X39Y97/LOGIC_OUTS17 INT_R_X39Y97/SR1BEG_S0 
pips: CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y97/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X39Y97/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y97/INT_R.SR1BEG_S0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[1]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgdel[1] - 
wires: CLBLL_R_X45Y104/CLBLL_IMUX24 CLBLL_R_X45Y104/CLBLL_LL_B5 CLBLL_R_X45Y104/CLBLL_NW2A0 CLBLM_L_X46Y102/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y102/CLBLM_M_BQ CLBLM_L_X46Y103/CLBLM_IMUX8 CLBLM_L_X46Y103/CLBLM_M_A5 CLBLM_L_X46Y104/CLBLM_NW2A0 INT_L_X46Y102/LOGIC_OUTS_L5 INT_L_X46Y102/NL1BEG0 INT_L_X46Y102/NL1END_S3_0 INT_L_X46Y103/IMUX_L8 INT_L_X46Y103/NL1END0 INT_L_X46Y103/NW2BEG0 INT_L_X46Y104/NW2A0 INT_R_X45Y103/NW2END_S0_0 INT_R_X45Y104/IMUX24 INT_R_X45Y104/NW2END0 VBRK_X113Y109/VBRK_NW2A0 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X46Y102/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y102/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X46Y103/INT_L.NL1END0->>IMUX_L8 INT_L_X46Y103/INT_L.NL1END0->>NW2BEG0 INT_R_X45Y104/INT_R.NW2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[1] - 
wires: CLBLM_L_X46Y103/CLBLM_IMUX1 CLBLM_L_X46Y103/CLBLM_IMUX17 CLBLM_L_X46Y103/CLBLM_IMUX25 CLBLM_L_X46Y103/CLBLM_IMUX9 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y103/CLBLM_L_A5 CLBLM_L_X46Y103/CLBLM_L_B5 CLBLM_L_X46Y103/CLBLM_M_A3 CLBLM_L_X46Y103/CLBLM_M_AQ CLBLM_L_X46Y103/CLBLM_M_B3 INT_L_X46Y103/IMUX_L1 INT_L_X46Y103/IMUX_L17 INT_L_X46Y103/IMUX_L25 INT_L_X46Y103/IMUX_L9 INT_L_X46Y103/LOGIC_OUTS_L4 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y103/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y103/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X46Y103/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X46Y103/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X46Y103/INT_L.LOGIC_OUTS_L4->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[1]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[1] - 
wires: CLBLL_L_X40Y99/CLBLL_IMUX5 CLBLL_L_X40Y99/CLBLL_L_A6 CLBLM_R_X41Y98/CLBLM_IMUX36 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y98/CLBLM_L_CQ CLBLM_R_X41Y98/CLBLM_L_D2 CLBLM_R_X41Y99/CLBLM_IMUX25 CLBLM_R_X41Y99/CLBLM_L_B5 INT_L_X40Y99/IMUX_L5 INT_L_X40Y99/WR1END2 INT_R_X41Y98/IMUX36 INT_R_X41Y98/LOGIC_OUTS2 INT_R_X41Y98/NL1BEG1 INT_R_X41Y99/IMUX25 INT_R_X41Y99/NL1END1 INT_R_X41Y99/WR1BEG2 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y98/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X40Y99/INT_L.WR1END2->>IMUX_L5 INT_R_X41Y98/INT_R.LOGIC_OUTS2->>IMUX36 INT_R_X41Y98/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X41Y99/INT_R.NL1END1->>IMUX25 INT_R_X41Y99/INT_R.NL1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_6 - 
wires: CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y98/CLBLM_M_BMUX CLBLM_R_X41Y99/CLBLM_IMUX14 CLBLM_R_X41Y99/CLBLM_L_B1 INT_R_X41Y98/LOGIC_OUTS21 INT_R_X41Y98/NR1BEG3 INT_R_X41Y99/IMUX14 INT_R_X41Y99/NR1END3 
pips: CLBLM_R_X41Y98/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X41Y98/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X41Y99/INT_R.NR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[1]_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[1] - 
wires: CLBLL_R_X45Y104/CLBLL_IMUX11 CLBLL_R_X45Y104/CLBLL_LL_A4 CLBLL_R_X45Y104/CLBLL_WW2END1 CLBLM_L_X46Y104/CLBLM_WW2END1 CLBLM_L_X46Y105/CLBLM_IMUX10 CLBLM_L_X46Y105/CLBLM_L_A4 CLBLM_R_X47Y105/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y105/CLBLM_L_AQ INT_L_X46Y104/WW2A1 INT_L_X46Y105/IMUX_L10 INT_L_X46Y105/WR1END1 INT_R_X45Y104/IMUX11 INT_R_X45Y104/WW2END1 INT_R_X47Y104/SR1END1 INT_R_X47Y104/WW2BEG1 INT_R_X47Y105/LOGIC_OUTS0 INT_R_X47Y105/SR1BEG1 INT_R_X47Y105/WR1BEG1 VBRK_X113Y109/VBRK_WW2END1 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X47Y105/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y105/INT_L.WR1END1->>IMUX_L10 INT_R_X45Y104/INT_R.WW2END1->>IMUX11 INT_R_X47Y104/INT_R.SR1END1->>WW2BEG1 INT_R_X47Y105/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X47Y105/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_6 - 
wires: CLBLL_R_X45Y104/CLBLL_EE2BEG3 CLBLL_R_X45Y104/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y104/CLBLL_L_BMUX CLBLM_L_X46Y104/CLBLM_EE2BEG3 CLBLM_L_X46Y105/CLBLM_IMUX0 CLBLM_L_X46Y105/CLBLM_L_A3 INT_L_X46Y104/EE2A3 INT_L_X46Y104/WR1END_S1_0 INT_L_X46Y105/IMUX_L0 INT_L_X46Y105/WR1END0 INT_R_X45Y104/EE2BEG3 INT_R_X45Y104/LOGIC_OUTS17 INT_R_X47Y104/EE2END3 INT_R_X47Y104/WR1BEG_S0 INT_R_X47Y105/WR1BEG0 VBRK_X113Y109/VBRK_EE2BEG3 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X46Y105/INT_L.WR1END0->>IMUX_L0 INT_R_X45Y104/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X47Y104/INT_R.EE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[2] - 
wires: CLBLL_R_X45Y99/CLBLL_IMUX10 CLBLL_R_X45Y99/CLBLL_IMUX22 CLBLL_R_X45Y99/CLBLL_LL_C3 CLBLL_R_X45Y99/CLBLL_L_A4 CLBLL_R_X45Y99/CLBLL_WR1END1 CLBLM_L_X46Y99/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y99/CLBLM_M_AQ CLBLM_L_X46Y99/CLBLM_WR1END1 INT_L_X46Y99/LOGIC_OUTS_L4 INT_L_X46Y99/WR1BEG1 INT_R_X45Y99/BYP_ALT4 INT_R_X45Y99/BYP_BOUNCE4 INT_R_X45Y99/IMUX10 INT_R_X45Y99/IMUX22 INT_R_X45Y99/WR1END1 VBRK_X113Y103/VBRK_WR1END1 
pips: CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X46Y99/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y99/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X45Y99/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y99/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X45Y99/INT_R.WR1END1->>BYP_ALT4 INT_R_X45Y99/INT_R.WR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_5 - 
wires: BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y95/BRAM_EE2BEG0_4 CLBLL_R_X45Y99/CLBLL_IMUX32 CLBLL_R_X45Y99/CLBLL_LL_C1 CLBLM_R_X43Y99/CLBLM_EE2BEG0 CLBLM_R_X43Y99/CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y99/CLBLM_L_CMUX INT_L_X44Y99/EE2A0 INT_R_X43Y99/EE2BEG0 INT_R_X43Y99/LOGIC_OUTS18 INT_R_X45Y99/EE2END0 INT_R_X45Y99/IMUX32 
pips: CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_R_X43Y99/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X43Y99/INT_R.LOGIC_OUTS18->>EE2BEG0 INT_R_X45Y99/INT_R.EE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[2]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvsync[2] - 
wires: BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_WW2END1 BRAM_L_X44Y105/BRAM_WW2END1_3 CLBLL_R_X45Y108/CLBLL_SE2A0 CLBLL_R_X45Y109/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y109/CLBLL_L_AQ CLBLM_L_X46Y108/CLBLM_IMUX25 CLBLM_L_X46Y108/CLBLM_L_B5 CLBLM_L_X46Y108/CLBLM_SE2A0 CLBLM_R_X43Y108/CLBLM_IMUX27 CLBLM_R_X43Y108/CLBLM_M_B4 CLBLM_R_X43Y108/CLBLM_WW2END1 INT_L_X44Y108/WW2A1 INT_L_X46Y108/IMUX_L25 INT_L_X46Y108/SE2END0 INT_R_X43Y108/IMUX27 INT_R_X43Y108/WW2END1 INT_R_X45Y108/SE2A0 INT_R_X45Y108/SR1END1 INT_R_X45Y108/WW2BEG1 INT_R_X45Y109/LOGIC_OUTS0 INT_R_X45Y109/SE2BEG0 INT_R_X45Y109/SR1BEG1 VBRK_X113Y113/VBRK_SE2A0 
pips: CLBLL_R_X45Y109/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X46Y108/INT_L.SE2END0->>IMUX_L25 INT_R_X43Y108/INT_R.WW2END1->>IMUX27 INT_R_X45Y108/INT_R.SR1END1->>WW2BEG1 INT_R_X45Y109/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X45Y109/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[7]_i_3_n_0 - 
wires: CLBLM_L_X46Y108/CLBLM_IMUX13 CLBLM_L_X46Y108/CLBLM_IMUX21 CLBLM_L_X46Y108/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y108/CLBLM_L_AMUX CLBLM_L_X46Y108/CLBLM_L_B6 CLBLM_L_X46Y108/CLBLM_L_C4 CLBLM_L_X46Y110/CLBLM_IMUX4 CLBLM_L_X46Y110/CLBLM_M_A6 INT_L_X46Y108/IMUX_L13 INT_L_X46Y108/IMUX_L21 INT_L_X46Y108/LOGIC_OUTS_L16 INT_L_X46Y108/NN2BEG2 INT_L_X46Y109/NN2A2 INT_L_X46Y110/IMUX_L4 INT_L_X46Y110/NN2END2 
pips: CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y108/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y110/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X46Y108/INT_L.LOGIC_OUTS_L16->>IMUX_L13 INT_L_X46Y108/INT_L.LOGIC_OUTS_L16->>IMUX_L21 INT_L_X46Y108/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X46Y110/INT_L.NN2END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[2] - 
wires: CLBLM_L_X46Y108/CLBLM_IMUX19 CLBLM_L_X46Y108/CLBLM_IMUX39 CLBLM_L_X46Y108/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y108/CLBLM_L_B2 CLBLM_L_X46Y108/CLBLM_L_BQ CLBLM_L_X46Y108/CLBLM_L_D3 CLBLM_R_X47Y108/CLBLM_IMUX8 CLBLM_R_X47Y108/CLBLM_M_A5 INT_L_X46Y108/BYP_ALT5 INT_L_X46Y108/BYP_BOUNCE5 INT_L_X46Y108/EL1BEG0 INT_L_X46Y108/IMUX_L19 INT_L_X46Y108/IMUX_L39 INT_L_X46Y108/LOGIC_OUTS_L1 INT_R_X47Y107/EL1END_S3_0 INT_R_X47Y108/EL1END0 INT_R_X47Y108/IMUX8 
pips: CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y108/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y108/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y108/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X46Y108/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X46Y108/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X46Y108/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_R_X47Y108/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u3/p_3_in[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thsync[2] - 
wires: CLBLM_R_X43Y108/CLBLM_IMUX15 CLBLM_R_X43Y108/CLBLM_M_B1 CLBLM_R_X43Y109/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y109/CLBLM_M_CQ CLBLM_R_X43Y111/CLBLM_IMUX27 CLBLM_R_X43Y111/CLBLM_M_B4 INT_R_X43Y108/IMUX15 INT_R_X43Y108/SR1END3 INT_R_X43Y109/LOGIC_OUTS6 INT_R_X43Y109/NN2BEG2 INT_R_X43Y109/SR1BEG3 INT_R_X43Y109/SR1END_N3_3 INT_R_X43Y110/NN2A2 INT_R_X43Y111/IMUX27 INT_R_X43Y111/NN2END2 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y109/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X43Y108/INT_R.SR1END3->>IMUX15 INT_R_X43Y109/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X43Y109/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X43Y111/INT_R.NN2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[7]_i_2__2_n_0 - 
wires: CLBLM_R_X43Y110/CLBLM_IMUX25 CLBLM_R_X43Y110/CLBLM_L_B5 CLBLM_R_X43Y111/CLBLM_IMUX15 CLBLM_R_X43Y111/CLBLM_IMUX25 CLBLM_R_X43Y111/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y111/CLBLM_L_AMUX CLBLM_R_X43Y111/CLBLM_L_B5 CLBLM_R_X43Y111/CLBLM_M_B1 INT_R_X43Y110/IMUX25 INT_R_X43Y110/SR1BEG_S0 INT_R_X43Y110/SR1END3 INT_R_X43Y111/BYP_ALT3 INT_R_X43Y111/BYP_BOUNCE3 INT_R_X43Y111/FAN_ALT5 INT_R_X43Y111/FAN_BOUNCE5 INT_R_X43Y111/IMUX15 INT_R_X43Y111/IMUX25 INT_R_X43Y111/LOGIC_OUTS16 INT_R_X43Y111/SR1BEG3 INT_R_X43Y111/SR1END_N3_3 INT_R_X43Y112/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y111/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X43Y110/INT_R.SR1BEG_S0->>IMUX25 INT_R_X43Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X43Y111/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X43Y111/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X43Y111/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y111/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X43Y111/INT_R.LOGIC_OUTS16->>BYP_ALT3 INT_R_X43Y111/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X43Y111/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/Qi[2] - 
wires: CLBLM_R_X43Y111/CLBLM_IMUX18 CLBLM_R_X43Y111/CLBLM_IMUX31 CLBLM_R_X43Y111/CLBLM_IMUX47 CLBLM_R_X43Y111/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y111/CLBLM_M_B2 CLBLM_R_X43Y111/CLBLM_M_BQ CLBLM_R_X43Y111/CLBLM_M_C5 CLBLM_R_X43Y111/CLBLM_M_D5 INT_R_X43Y111/IMUX18 INT_R_X43Y111/IMUX31 INT_R_X43Y111/IMUX47 INT_R_X43Y111/LOGIC_OUTS5 INT_R_X43Y111/NL1BEG0 INT_R_X43Y111/NL1END_S3_0 INT_R_X43Y112/NL1END0 
pips: CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y111/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X43Y111/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X43Y111/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X43Y111/INT_R.NL1END_S3_0->>IMUX31 INT_R_X43Y111/INT_R.NL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[2]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgdel[2] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WW4B0 BRAM_L_X44Y105/BRAM_WW4B0_0 CLBLL_L_X42Y105/CLBLL_WW4END0 CLBLL_R_X45Y105/CLBLL_NW2A0 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y103/CLBLM_L_AQ CLBLM_L_X46Y104/CLBLM_IMUX24 CLBLM_L_X46Y104/CLBLM_M_B5 CLBLM_L_X46Y105/CLBLM_NW2A0 CLBLM_R_X41Y105/CLBLM_IMUX29 CLBLM_R_X41Y105/CLBLM_M_C2 CLBLM_R_X41Y105/CLBLM_WW4END0 CLBLM_R_X43Y105/CLBLM_WW4B0 INT_L_X42Y105/WW4C0 INT_L_X44Y105/WW4A0 INT_L_X46Y102/EL1BEG3 INT_L_X46Y103/EL1BEG_N3 INT_L_X46Y103/LOGIC_OUTS_L0 INT_L_X46Y103/WR1END_S1_0 INT_L_X46Y104/IMUX_L24 INT_L_X46Y104/NW2BEG0 INT_L_X46Y104/WR1END0 INT_L_X46Y105/NW2A0 INT_R_X41Y104/WW4END_S0_0 INT_R_X41Y105/IMUX29 INT_R_X41Y105/NL1BEG_N3 INT_R_X41Y105/WW4END0 INT_R_X43Y105/WW4B0 INT_R_X45Y104/NW2END_S0_0 INT_R_X45Y105/NW2END0 INT_R_X45Y105/WW4BEG0 INT_R_X47Y102/EL1END3 INT_R_X47Y102/NR1BEG3 INT_R_X47Y103/NR1END3 INT_R_X47Y103/WR1BEG_S0 INT_R_X47Y104/WR1BEG0 VBRK_X113Y110/VBRK_NW2A0 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X46Y103/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X46Y104/INT_L.WR1END0->>IMUX_L24 INT_L_X46Y104/INT_L.WR1END0->>NW2BEG0 INT_R_X41Y105/INT_R.NL1BEG_N3->>IMUX29 INT_R_X41Y105/INT_R.WW4END0->>NL1BEG_N3 INT_R_X45Y105/INT_R.NW2END0->>WW4BEG0 INT_R_X47Y102/INT_R.EL1END3->>NR1BEG3 INT_R_X47Y103/INT_R.NR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[2] - 
wires: CLBLM_R_X41Y105/CLBLM_IMUX1 CLBLM_R_X41Y105/CLBLM_IMUX35 CLBLM_R_X41Y105/CLBLM_IMUX45 CLBLM_R_X41Y105/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y105/CLBLM_M_A3 CLBLM_R_X41Y105/CLBLM_M_C6 CLBLM_R_X41Y105/CLBLM_M_CQ CLBLM_R_X41Y105/CLBLM_M_D2 INT_R_X41Y105/FAN_ALT5 INT_R_X41Y105/FAN_BOUNCE5 INT_R_X41Y105/IMUX1 INT_R_X41Y105/IMUX35 INT_R_X41Y105/IMUX45 INT_R_X41Y105/LOGIC_OUTS6 
pips: CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y105/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X41Y105/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y105/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X41Y105/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X41Y105/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X41Y105/INT_R.LOGIC_OUTS6->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[2]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y98/INT_INTERFACE_WW4END1 BRAM_INT_INTERFACE_L_X44Y98/INT_INTERFACE_WW4B1 BRAM_L_X38Y95/BRAM_WW4END1_3 BRAM_L_X44Y95/BRAM_WW4B1_3 CLBLL_L_X40Y96/CLBLL_WL1END3 CLBLL_L_X40Y98/CLBLL_WW4B1 CLBLL_L_X42Y98/CLBLL_WW4END1 CLBLL_R_X45Y98/CLBLL_LL_BQ CLBLL_R_X45Y98/CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y99/CLBLL_IMUX26 CLBLL_R_X45Y99/CLBLL_L_B4 CLBLM_R_X37Y98/CLBLM_IMUX27 CLBLM_R_X37Y98/CLBLM_M_B4 CLBLM_R_X37Y98/CLBLM_WW4END1 CLBLM_R_X39Y96/CLBLM_WL1END3 CLBLM_R_X39Y97/CLBLM_IMUX8 CLBLM_R_X39Y97/CLBLM_M_A5 CLBLM_R_X39Y98/CLBLM_WW4B1 CLBLM_R_X41Y98/CLBLM_WW4END1 CLBLM_R_X43Y98/CLBLM_WW4B1 INT_L_X38Y98/WW4C1 INT_L_X40Y96/WL1BEG3 INT_L_X40Y97/SW2END0 INT_L_X40Y97/WL1BEG_N3 INT_L_X40Y98/WW4A1 INT_L_X42Y98/WW4C1 INT_L_X44Y98/WW4A1 INT_R_X37Y98/GFAN0 INT_R_X37Y98/IMUX27 INT_R_X37Y98/WW4END1 INT_R_X39Y96/WL1END3 INT_R_X39Y97/IMUX8 INT_R_X39Y97/WL1END_N1_3 INT_R_X39Y98/WW4B1 INT_R_X41Y97/SW2A0 INT_R_X41Y98/SW2BEG0 INT_R_X41Y98/WW4BEG1 INT_R_X41Y98/WW4END1 INT_R_X43Y98/WW4B1 INT_R_X45Y98/LOGIC_OUTS5 INT_R_X45Y98/NR1BEG1 INT_R_X45Y98/WW4BEG1 INT_R_X45Y99/IMUX26 INT_R_X45Y99/NR1END1 VBRK_X99Y100/VBRK_WL1END3 VBRK_X99Y102/VBRK_WW4B1 
pips: CLBLL_R_X45Y98/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X40Y97/INT_L.SW2END0->>WL1BEG_N3 INT_R_X37Y98/INT_R.GFAN0->>IMUX27 INT_R_X37Y98/INT_R.WW4END1->>GFAN0 INT_R_X39Y97/INT_R.WL1END_N1_3->>IMUX8 INT_R_X41Y98/INT_R.WW4END1->>SW2BEG0 INT_R_X41Y98/INT_R.WW4END1->>WW4BEG1 INT_R_X45Y98/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X45Y98/INT_R.LOGIC_OUTS5->>WW4BEG1 INT_R_X45Y99/INT_R.NR1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_5 - 
wires: CLBLM_R_X39Y97/CLBLM_IMUX1 CLBLM_R_X39Y97/CLBLM_LOGIC_OUTS18 CLBLM_R_X39Y97/CLBLM_L_CMUX CLBLM_R_X39Y97/CLBLM_M_A3 INT_R_X39Y97/IMUX1 INT_R_X39Y97/LOGIC_OUTS18 
pips: CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y97/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X39Y97/INT_R.LOGIC_OUTS18->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[2]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgdel[2] - 
wires: CLBLM_L_X46Y102/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y102/CLBLM_M_CQ CLBLM_L_X46Y103/CLBLM_IMUX15 CLBLM_L_X46Y103/CLBLM_M_B1 CLBLM_L_X46Y104/CLBLM_IMUX27 CLBLM_L_X46Y104/CLBLM_M_B4 INT_L_X46Y102/LOGIC_OUTS_L6 INT_L_X46Y102/NN2BEG2 INT_L_X46Y103/BYP_ALT3 INT_L_X46Y103/BYP_BOUNCE3 INT_L_X46Y103/IMUX_L15 INT_L_X46Y103/NN2A2 INT_L_X46Y103/SR1END2 INT_L_X46Y104/BYP_BOUNCE_N3_3 INT_L_X46Y104/IMUX_L27 INT_L_X46Y104/NN2END2 INT_L_X46Y104/SR1BEG2 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X46Y102/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X46Y103/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X46Y103/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X46Y103/INT_L.SR1END2->>BYP_ALT3 INT_L_X46Y104/INT_L.NN2END2->>IMUX_L27 INT_L_X46Y104/INT_L.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[2] - 
wires: CLBLM_L_X46Y103/CLBLM_IMUX10 CLBLM_L_X46Y103/CLBLM_IMUX18 CLBLM_L_X46Y103/CLBLM_IMUX26 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y103/CLBLM_L_A4 CLBLM_L_X46Y103/CLBLM_L_B4 CLBLM_L_X46Y103/CLBLM_M_B2 CLBLM_L_X46Y103/CLBLM_M_BQ INT_L_X46Y103/IMUX_L10 INT_L_X46Y103/IMUX_L18 INT_L_X46Y103/IMUX_L26 INT_L_X46Y103/LOGIC_OUTS_L5 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y103/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y103/INT_L.LOGIC_OUTS_L5->>IMUX_L10 INT_L_X46Y103/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X46Y103/INT_L.LOGIC_OUTS_L5->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[2]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[2] - 
wires: BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_WL1END3 BRAM_L_X44Y95/BRAM_WL1END3_4 BRKH_INT_X41Y99/BRKH_INT_WW2END3 BRKH_INT_X43Y99/BRKH_INT_WL1END3 BRKH_INT_X44Y99/BRKH_INT_WL1BEG3 BRKH_INT_X45Y99/BRKH_INT_FAN_BOUNCE_S3_2 CLBLL_L_X40Y99/CLBLL_IMUX16 CLBLL_L_X40Y99/CLBLL_L_B3 CLBLL_L_X42Y99/CLBLL_WW2END3 CLBLL_R_X45Y100/CLBLL_LL_BQ CLBLL_R_X45Y100/CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y99/CLBLL_IMUX14 CLBLL_R_X45Y99/CLBLL_L_B1 CLBLM_R_X41Y99/CLBLM_IMUX23 CLBLM_R_X41Y99/CLBLM_L_C3 CLBLM_R_X41Y99/CLBLM_WW2END3 CLBLM_R_X43Y99/CLBLM_WL1END3 INT_L_X40Y98/SW2END3 INT_L_X40Y99/IMUX_L16 INT_L_X40Y99/SW2END_N0_3 INT_L_X42Y99/WW2A3 INT_L_X44Y100/WL1BEG_N3 INT_L_X44Y100/WL1END0 INT_L_X44Y99/WL1BEG3 INT_R_X41Y100/WW2END_N0_3 INT_R_X41Y98/SW2A3 INT_R_X41Y99/IMUX23 INT_R_X41Y99/SW2BEG3 INT_R_X41Y99/WW2END3 INT_R_X43Y100/WL1END_N1_3 INT_R_X43Y99/WL1END3 INT_R_X43Y99/WW2BEG3 INT_R_X45Y100/FAN_ALT2 INT_R_X45Y100/FAN_BOUNCE2 INT_R_X45Y100/LOGIC_OUTS5 INT_R_X45Y100/WL1BEG0 INT_R_X45Y99/FAN_BOUNCE_S3_2 INT_R_X45Y99/IMUX14 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y100/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X40Y99/INT_L.SW2END_N0_3->>IMUX_L16 INT_L_X44Y100/INT_L.WL1END0->>WL1BEG_N3 INT_R_X41Y99/INT_R.WW2END3->>IMUX23 INT_R_X41Y99/INT_R.WW2END3->>SW2BEG3 INT_R_X43Y99/INT_R.WL1END3->>WW2BEG3 INT_R_X45Y100/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y100/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X45Y100/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_R_X45Y99/INT_R.FAN_BOUNCE_S3_2->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_5 - 
wires: CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y98/CLBLM_M_CMUX CLBLM_R_X41Y99/CLBLM_IMUX33 CLBLM_R_X41Y99/CLBLM_L_C1 INT_R_X41Y98/LOGIC_OUTS22 INT_R_X41Y98/NR1BEG0 INT_R_X41Y99/IMUX33 INT_R_X41Y99/NR1END0 
pips: CLBLM_R_X41Y98/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X41Y98/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X41Y99/INT_R.NR1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[2]_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[2] - 
wires: CLBLM_L_X46Y104/CLBLM_IMUX2 CLBLM_L_X46Y104/CLBLM_IMUX25 CLBLM_L_X46Y104/CLBLM_L_B5 CLBLM_L_X46Y104/CLBLM_M_A2 CLBLM_R_X47Y104/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y104/CLBLM_L_AQ INT_L_X46Y104/IMUX_L2 INT_L_X46Y104/IMUX_L25 INT_L_X46Y104/WR1END1 INT_R_X47Y104/LOGIC_OUTS0 INT_R_X47Y104/WR1BEG1 
pips: CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y104/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y104/INT_L.WR1END1->>IMUX_L2 INT_L_X46Y104/INT_L.WR1END1->>IMUX_L25 INT_R_X47Y104/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_5 - 
wires: CLBLL_R_X45Y104/CLBLL_ER1BEG1 CLBLL_R_X45Y104/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y104/CLBLL_L_CMUX CLBLM_L_X46Y104/CLBLM_ER1BEG1 CLBLM_L_X46Y104/CLBLM_IMUX19 CLBLM_L_X46Y104/CLBLM_L_B2 INT_L_X46Y104/ER1END1 INT_L_X46Y104/IMUX_L19 INT_R_X45Y104/ER1BEG1 INT_R_X45Y104/LOGIC_OUTS18 VBRK_X113Y109/VBRK_ER1BEG1 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X46Y104/INT_L.ER1END1->>IMUX_L19 INT_R_X45Y104/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[3] - 
wires: CLBLL_L_X42Y98/CLBLL_IMUX1 CLBLL_L_X42Y98/CLBLL_LL_A3 CLBLM_R_X43Y98/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y98/CLBLM_M_BQ CLBLM_R_X43Y99/CLBLM_IMUX24 CLBLM_R_X43Y99/CLBLM_M_B5 INT_L_X42Y98/IMUX_L1 INT_L_X42Y98/WL1END0 INT_R_X43Y98/LOGIC_OUTS5 INT_R_X43Y98/NL1BEG0 INT_R_X43Y98/NL1END_S3_0 INT_R_X43Y98/WL1BEG0 INT_R_X43Y99/IMUX24 INT_R_X43Y99/NL1END0 
pips: CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X43Y98/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X42Y98/INT_L.WL1END0->>IMUX_L1 INT_R_X43Y98/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X43Y98/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_R_X43Y99/INT_R.NL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_4 - 
wires: CLBLM_R_X43Y99/CLBLM_IMUX18 CLBLM_R_X43Y99/CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y99/CLBLM_L_DMUX CLBLM_R_X43Y99/CLBLM_M_B2 INT_R_X43Y99/IMUX18 INT_R_X43Y99/LOGIC_OUTS19 
pips: CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y99/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X43Y99/INT_R.LOGIC_OUTS19->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[3]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvsync[3] - 
wires: CLBLL_R_X45Y108/CLBLL_IMUX17 CLBLL_R_X45Y108/CLBLL_LL_B3 CLBLL_R_X45Y108/CLBLL_NW2A1 CLBLL_R_X45Y109/CLBLL_EL1BEG0 CLBLL_R_X45Y109/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y109/CLBLL_L_BQ CLBLM_L_X46Y108/CLBLM_NW2A1 CLBLM_L_X46Y109/CLBLM_EL1BEG0 CLBLM_R_X47Y108/CLBLM_IMUX22 CLBLM_R_X47Y108/CLBLM_M_C3 INT_L_X46Y107/NW2BEG1 INT_L_X46Y107/SW2END0 INT_L_X46Y108/EL1BEG3 INT_L_X46Y108/EL1END_S3_0 INT_L_X46Y108/NW2A1 INT_L_X46Y108/SE2A0 INT_L_X46Y109/EL1BEG_N3 INT_L_X46Y109/EL1END0 INT_L_X46Y109/SE2BEG0 INT_R_X45Y108/IMUX17 INT_R_X45Y108/NW2END1 INT_R_X45Y109/EL1BEG0 INT_R_X45Y109/LOGIC_OUTS1 INT_R_X47Y107/SW2A0 INT_R_X47Y108/EL1END3 INT_R_X47Y108/IMUX22 INT_R_X47Y108/SE2END0 INT_R_X47Y108/SW2BEG0 VBRK_X113Y113/VBRK_NW2A1 VBRK_X113Y114/VBRK_EL1BEG0 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y109/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X46Y107/INT_L.SW2END0->>NW2BEG1 INT_L_X46Y109/INT_L.EL1END0->>EL1BEG_N3 INT_L_X46Y109/INT_L.EL1END0->>SE2BEG0 INT_R_X45Y108/INT_R.NW2END1->>IMUX17 INT_R_X45Y109/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X47Y108/INT_R.EL1END3->>IMUX22 INT_R_X47Y108/INT_R.SE2END0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[3]_i_2__1_n_0 - 
wires: CLBLM_R_X47Y108/CLBLM_IMUX28 CLBLM_R_X47Y108/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y108/CLBLM_M_AMUX CLBLM_R_X47Y108/CLBLM_M_C4 INT_R_X47Y108/IMUX28 INT_R_X47Y108/LOGIC_OUTS20 
pips: CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y108/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y108/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[3] - 
wires: CLBLM_L_X46Y108/CLBLM_IMUX46 CLBLM_L_X46Y108/CLBLM_L_D5 CLBLM_R_X47Y108/CLBLM_IMUX29 CLBLM_R_X47Y108/CLBLM_IMUX7 CLBLM_R_X47Y108/CLBLM_LOGIC_OUTS6 CLBLM_R_X47Y108/CLBLM_M_A1 CLBLM_R_X47Y108/CLBLM_M_C2 CLBLM_R_X47Y108/CLBLM_M_CQ INT_L_X46Y108/IMUX_L46 INT_L_X46Y108/WR1END3 INT_R_X47Y108/BYP_ALT3 INT_R_X47Y108/BYP_BOUNCE3 INT_R_X47Y108/IMUX29 INT_R_X47Y108/IMUX7 INT_R_X47Y108/LOGIC_OUTS6 INT_R_X47Y108/WR1BEG3 INT_R_X47Y109/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X47Y108/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y108/INT_L.WR1END3->>IMUX_L46 INT_R_X47Y108/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X47Y108/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X47Y108/INT_R.LOGIC_OUTS6->>BYP_ALT3 INT_R_X47Y108/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X47Y108/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/p_3_in[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thsync[3] - 
wires: BRAM_INT_INTERFACE_L_X44Y110/INT_INTERFACE_WR1END1 BRAM_L_X44Y110/BRAM_WR1END1_0 CLBLL_R_X45Y108/CLBLL_IMUX15 CLBLL_R_X45Y108/CLBLL_LL_B1 CLBLL_R_X45Y108/CLBLL_WL1END3 CLBLM_L_X46Y108/CLBLM_WL1END3 CLBLM_L_X46Y109/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y109/CLBLM_M_AQ CLBLM_R_X43Y110/CLBLM_IMUX2 CLBLM_R_X43Y110/CLBLM_M_A2 CLBLM_R_X43Y110/CLBLM_WR1END1 INT_L_X44Y109/NW2END_S0_0 INT_L_X44Y110/NW2END0 INT_L_X44Y110/WR1BEG1 INT_L_X46Y108/WL1BEG3 INT_L_X46Y109/LOGIC_OUTS_L4 INT_L_X46Y109/WL1BEG_N3 INT_R_X43Y110/IMUX2 INT_R_X43Y110/WR1END1 INT_R_X45Y108/IMUX15 INT_R_X45Y108/WL1END3 INT_R_X45Y109/NW2BEG0 INT_R_X45Y109/WL1END_N1_3 INT_R_X45Y110/NW2A0 VBRK_X113Y113/VBRK_WL1END3 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X46Y109/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X44Y110/INT_L.NW2END0->>WR1BEG1 INT_L_X46Y109/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X43Y110/INT_R.WR1END1->>IMUX2 INT_R_X45Y108/INT_R.WL1END3->>IMUX15 INT_R_X45Y109/INT_R.WL1END_N1_3->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[3]_i_2_n_0 - 
wires: CLBLM_R_X43Y110/CLBLM_IMUX11 CLBLM_R_X43Y110/CLBLM_M_A4 CLBLM_R_X43Y111/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y111/CLBLM_M_CMUX INT_R_X43Y110/IMUX11 INT_R_X43Y110/SR1END1 INT_R_X43Y111/LOGIC_OUTS22 INT_R_X43Y111/SR1BEG1 
pips: CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y111/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X43Y110/INT_R.SR1END1->>IMUX11 INT_R_X43Y111/INT_R.LOGIC_OUTS22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/Qi[3] - 
wires: CLBLM_R_X43Y110/CLBLM_IMUX1 CLBLM_R_X43Y110/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y110/CLBLM_M_A3 CLBLM_R_X43Y110/CLBLM_M_AQ CLBLM_R_X43Y111/CLBLM_IMUX28 CLBLM_R_X43Y111/CLBLM_IMUX43 CLBLM_R_X43Y111/CLBLM_M_C4 CLBLM_R_X43Y111/CLBLM_M_D6 INT_R_X43Y110/IMUX1 INT_R_X43Y110/LOGIC_OUTS4 INT_R_X43Y110/NL1BEG2 INT_R_X43Y110/NL1BEG_N3 INT_R_X43Y111/IMUX28 INT_R_X43Y111/IMUX43 INT_R_X43Y111/NL1END2 
pips: CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y110/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X43Y110/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X43Y110/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X43Y110/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X43Y111/INT_R.NL1END2->>IMUX28 INT_R_X43Y111/INT_R.NL1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[3]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgdel[3] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WW2END0 BRAM_L_X44Y105/BRAM_WW2END0_0 CLBLL_L_X42Y105/CLBLL_WW2END0 CLBLL_R_X45Y105/CLBLL_IMUX18 CLBLL_R_X45Y105/CLBLL_LL_B2 CLBLL_R_X45Y105/CLBLL_LL_DQ CLBLL_R_X45Y105/CLBLL_LOGIC_OUTS7 CLBLM_R_X41Y105/CLBLM_IMUX10 CLBLM_R_X41Y105/CLBLM_L_A4 CLBLM_R_X41Y105/CLBLM_WW2END0 CLBLM_R_X43Y105/CLBLM_WW2END0 INT_L_X42Y105/WW2A0 INT_L_X44Y105/WW2A0 INT_R_X41Y105/IMUX10 INT_R_X41Y105/WW2END0 INT_R_X43Y105/WW2BEG0 INT_R_X43Y105/WW2END0 INT_R_X45Y105/IMUX18 INT_R_X45Y105/LOGIC_OUTS7 INT_R_X45Y105/SR1BEG_S0 INT_R_X45Y105/WW2BEG0 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X45Y105/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X41Y105/INT_R.WW2END0->>IMUX10 INT_R_X43Y105/INT_R.WW2END0->>WW2BEG0 INT_R_X45Y105/INT_R.LOGIC_OUTS7->>SR1BEG_S0 INT_R_X45Y105/INT_R.SR1BEG_S0->>IMUX18 INT_R_X45Y105/INT_R.SR1BEG_S0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[3]_i_2__0_n_0 - 
wires: CLBLM_R_X41Y105/CLBLM_IMUX6 CLBLM_R_X41Y105/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y105/CLBLM_L_A1 CLBLM_R_X41Y105/CLBLM_M_AMUX INT_R_X41Y105/BYP_ALT2 INT_R_X41Y105/BYP_BOUNCE2 INT_R_X41Y105/IMUX6 INT_R_X41Y105/LOGIC_OUTS20 INT_R_X41Y106/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y105/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y105/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y105/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X41Y105/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gdel_cnt/cnt/Qi_reg_n_0_[3] - 
wires: CLBLM_R_X41Y105/CLBLM_IMUX0 CLBLM_R_X41Y105/CLBLM_IMUX40 CLBLM_R_X41Y105/CLBLM_IMUX8 CLBLM_R_X41Y105/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y105/CLBLM_L_A3 CLBLM_R_X41Y105/CLBLM_L_AQ CLBLM_R_X41Y105/CLBLM_M_A5 CLBLM_R_X41Y105/CLBLM_M_D1 INT_R_X41Y105/IMUX0 INT_R_X41Y105/IMUX40 INT_R_X41Y105/IMUX8 INT_R_X41Y105/LOGIC_OUTS0 
pips: CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y105/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y105/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X41Y105/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y105/INT_R.LOGIC_OUTS0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[3]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y96/INT_INTERFACE_WW2END2 BRAM_L_X38Y95/BRAM_WW2END2_1 CLBLL_L_X40Y97/CLBLL_WR1END2 CLBLL_L_X40Y98/CLBLL_EE2BEG1 CLBLL_L_X42Y97/CLBLL_LL_AQ CLBLL_L_X42Y97/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y97/CLBLL_WW2A0 CLBLL_L_X42Y98/CLBLL_EL1BEG0 CLBLL_L_X42Y98/CLBLL_IMUX24 CLBLL_L_X42Y98/CLBLL_LL_B5 CLBLM_R_X37Y96/CLBLM_WW2END2 CLBLM_R_X37Y98/CLBLM_IMUX22 CLBLM_R_X37Y98/CLBLM_M_C3 CLBLM_R_X39Y97/CLBLM_IMUX27 CLBLM_R_X39Y97/CLBLM_M_B4 CLBLM_R_X39Y97/CLBLM_WR1END2 CLBLM_R_X39Y98/CLBLM_EE2BEG1 CLBLM_R_X41Y97/CLBLM_WW2A0 CLBLM_R_X41Y98/CLBLM_EL1BEG0 INT_L_X38Y96/WW2A2 INT_L_X40Y97/WR1BEG2 INT_L_X40Y97/WW2END0 INT_L_X40Y98/EE2A1 INT_L_X42Y97/EL1END_S3_0 INT_L_X42Y97/LOGIC_OUTS_L4 INT_L_X42Y97/WW2BEG0 INT_L_X42Y98/EL1END0 INT_L_X42Y98/IMUX_L24 INT_R_X37Y96/NN2BEG3 INT_R_X37Y96/WW2END2 INT_R_X37Y97/NN2A3 INT_R_X37Y98/IMUX22 INT_R_X37Y98/NN2END3 INT_R_X39Y96/SR1END2 INT_R_X39Y96/WW2BEG2 INT_R_X39Y97/IMUX27 INT_R_X39Y97/NL1BEG1 INT_R_X39Y97/SR1BEG2 INT_R_X39Y97/WR1END2 INT_R_X39Y98/EE2BEG1 INT_R_X39Y98/NL1END1 INT_R_X41Y97/WW2A0 INT_R_X41Y98/EE2END1 INT_R_X41Y98/EL1BEG0 VBRK_X99Y101/VBRK_WR1END2 VBRK_X99Y102/VBRK_EE2BEG1 
pips: CLBLL_L_X42Y97/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X40Y97/INT_L.WW2END0->>WR1BEG2 INT_L_X42Y97/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_L_X42Y98/INT_L.EL1END0->>IMUX_L24 INT_R_X37Y96/INT_R.WW2END2->>NN2BEG3 INT_R_X37Y98/INT_R.NN2END3->>IMUX22 INT_R_X39Y96/INT_R.SR1END2->>WW2BEG2 INT_R_X39Y97/INT_R.WR1END2->>IMUX27 INT_R_X39Y97/INT_R.WR1END2->>NL1BEG1 INT_R_X39Y97/INT_R.WR1END2->>SR1BEG2 INT_R_X39Y98/INT_R.NL1END1->>EE2BEG1 INT_R_X41Y98/INT_R.EE2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_4 - 
wires: CLBLM_R_X39Y97/CLBLM_IMUX18 CLBLM_R_X39Y97/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y97/CLBLM_L_DMUX CLBLM_R_X39Y97/CLBLM_M_B2 INT_R_X39Y97/IMUX18 INT_R_X39Y97/LOGIC_OUTS19 
pips: CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y97/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X39Y97/INT_R.LOGIC_OUTS19->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[3]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgdel[3] - 
wires: CLBLL_R_X45Y103/CLBLL_WR1END0 CLBLL_R_X45Y105/CLBLL_IMUX17 CLBLL_R_X45Y105/CLBLL_LL_B3 CLBLM_L_X46Y102/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y102/CLBLM_M_DQ CLBLM_L_X46Y103/CLBLM_WR1END0 CLBLM_R_X47Y103/CLBLM_IMUX4 CLBLM_R_X47Y103/CLBLM_M_A6 INT_L_X46Y102/EL1BEG2 INT_L_X46Y102/LOGIC_OUTS_L7 INT_L_X46Y102/WR1BEG_S0 INT_L_X46Y103/WR1BEG0 INT_R_X45Y102/WR1END_S1_0 INT_R_X45Y103/NN2BEG0 INT_R_X45Y103/WR1END0 INT_R_X45Y104/NN2A0 INT_R_X45Y104/NN2END_S2_0 INT_R_X45Y105/IMUX17 INT_R_X45Y105/NN2END0 INT_R_X47Y102/EL1END2 INT_R_X47Y102/NR1BEG2 INT_R_X47Y103/IMUX4 INT_R_X47Y103/NR1END2 VBRK_X113Y108/VBRK_WR1END0 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X46Y102/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X46Y102/INT_L.LOGIC_OUTS_L7->>EL1BEG2 INT_L_X46Y102/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_R_X45Y103/INT_R.WR1END0->>NN2BEG0 INT_R_X45Y105/INT_R.NN2END0->>IMUX17 INT_R_X47Y102/INT_R.EL1END2->>NR1BEG2 INT_R_X47Y103/INT_R.NR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[3]_i_2__2_n_0 - 
wires: CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y103/CLBLM_L_AMUX CLBLM_R_X47Y103/CLBLM_IMUX7 CLBLM_R_X47Y103/CLBLM_M_A1 INT_L_X46Y103/ER1BEG3 INT_L_X46Y103/LOGIC_OUTS_L16 INT_R_X47Y103/ER1END3 INT_R_X47Y103/IMUX7 INT_R_X47Y104/ER1END_N3_3 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X46Y103/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X47Y103/INT_R.ER1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[3] - 
wires: CLBLM_L_X46Y103/CLBLM_IMUX19 CLBLM_L_X46Y103/CLBLM_IMUX3 CLBLM_L_X46Y103/CLBLM_L_A2 CLBLM_L_X46Y103/CLBLM_L_B2 CLBLM_R_X47Y103/CLBLM_IMUX1 CLBLM_R_X47Y103/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y103/CLBLM_M_A3 CLBLM_R_X47Y103/CLBLM_M_AQ INT_L_X46Y103/IMUX_L19 INT_L_X46Y103/IMUX_L3 INT_L_X46Y103/WR1END1 INT_R_X47Y103/IMUX1 INT_R_X47Y103/LOGIC_OUTS4 INT_R_X47Y103/WR1BEG1 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y103/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y103/INT_L.WR1END1->>IMUX_L19 INT_L_X46Y103/INT_L.WR1END1->>IMUX_L3 INT_R_X47Y103/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X47Y103/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[3]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[3] - 
wires: BRKH_INT_X40Y99/BRKH_INT_WL1END3 BRKH_INT_X41Y99/BRKH_INT_WL1BEG3 BRKH_INT_X42Y99/BRKH_INT_SE2A1 CLBLL_L_X40Y99/CLBLL_IMUX23 CLBLL_L_X40Y99/CLBLL_L_C3 CLBLL_L_X42Y100/CLBLL_LL_BQ CLBLL_L_X42Y100/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y100/CLBLL_WL1END0 CLBLL_L_X42Y101/CLBLL_NW2A1 CLBLL_L_X42Y98/CLBLL_IMUX12 CLBLL_L_X42Y98/CLBLL_LL_B6 CLBLM_R_X41Y100/CLBLM_WL1END0 CLBLM_R_X41Y101/CLBLM_IMUX33 CLBLM_R_X41Y101/CLBLM_L_C1 CLBLM_R_X41Y101/CLBLM_NW2A1 INT_L_X40Y100/WL1END_N1_3 INT_L_X40Y99/IMUX_L23 INT_L_X40Y99/WL1END3 INT_L_X42Y100/LOGIC_OUTS_L5 INT_L_X42Y100/NW2BEG1 INT_L_X42Y100/SE2BEG1 INT_L_X42Y100/WL1BEG0 INT_L_X42Y101/NW2A1 INT_L_X42Y98/IMUX_L12 INT_L_X42Y98/SW2END1 INT_L_X42Y99/SE2A1 INT_R_X41Y100/WL1BEG_N3 INT_R_X41Y100/WL1END0 INT_R_X41Y101/IMUX33 INT_R_X41Y101/NW2END1 INT_R_X41Y99/WL1BEG3 INT_R_X43Y98/SW2A1 INT_R_X43Y99/SE2END1 INT_R_X43Y99/SW2BEG1 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y100/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X40Y99/INT_L.WL1END3->>IMUX_L23 INT_L_X42Y100/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_L_X42Y100/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_L_X42Y100/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X42Y98/INT_L.SW2END1->>IMUX_L12 INT_R_X41Y100/INT_R.WL1END0->>WL1BEG_N3 INT_R_X41Y101/INT_R.NW2END1->>IMUX33 INT_R_X43Y99/INT_R.SE2END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_4 - 
wires: BRKH_INT_X42Y99/BRKH_INT_NE6B1 CLBLL_L_X42Y101/CLBLL_SW2A1 CLBLL_L_X42Y98/CLBLL_NE4BEG1 CLBLM_R_X41Y101/CLBLM_IMUX20 CLBLM_R_X41Y101/CLBLM_L_C2 CLBLM_R_X41Y101/CLBLM_SW2A1 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS23 CLBLM_R_X41Y98/CLBLM_M_DMUX CLBLM_R_X41Y98/CLBLM_NE4BEG1 INT_L_X42Y100/NE6C1 INT_L_X42Y101/NE6D1 INT_L_X42Y101/SW2A1 INT_L_X42Y102/NE6E1 INT_L_X42Y102/SW2BEG1 INT_L_X42Y102/WR1END2 INT_L_X42Y98/NE6A1 INT_L_X42Y99/NE6B1 INT_R_X41Y101/IMUX20 INT_R_X41Y101/SW2END1 INT_R_X41Y98/LOGIC_OUTS23 INT_R_X41Y98/NE6BEG1 INT_R_X43Y102/NE6END1 INT_R_X43Y102/WR1BEG2 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y98/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X42Y102/INT_L.WR1END2->>SW2BEG1 INT_R_X41Y101/INT_R.SW2END1->>IMUX20 INT_R_X41Y98/INT_R.LOGIC_OUTS23->>NE6BEG1 INT_R_X43Y102/INT_R.NE6END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[3]_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[3] - 
wires: CLBLL_R_X45Y105/CLBLL_IMUX11 CLBLL_R_X45Y105/CLBLL_LL_A4 CLBLL_R_X45Y105/CLBLL_WW2END1 CLBLM_L_X46Y105/CLBLM_IMUX13 CLBLM_L_X46Y105/CLBLM_L_B6 CLBLM_L_X46Y105/CLBLM_WW2END1 CLBLM_R_X47Y105/CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y105/CLBLM_L_BQ INT_L_X46Y105/IMUX_L13 INT_L_X46Y105/WR1END2 INT_L_X46Y105/WW2A1 INT_R_X45Y105/IMUX11 INT_R_X45Y105/WW2END1 INT_R_X47Y105/LOGIC_OUTS1 INT_R_X47Y105/WR1BEG2 INT_R_X47Y105/WW2BEG1 VBRK_X113Y110/VBRK_WW2END1 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X47Y105/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y105/INT_L.WR1END2->>IMUX_L13 INT_R_X45Y105/INT_R.WW2END1->>IMUX11 INT_R_X47Y105/INT_R.LOGIC_OUTS1->>WR1BEG2 INT_R_X47Y105/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_4 - 
wires: CLBLL_R_X45Y104/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y104/CLBLL_L_DMUX CLBLL_R_X45Y105/CLBLL_NE2A1 CLBLM_L_X46Y105/CLBLM_IMUX19 CLBLM_L_X46Y105/CLBLM_L_B2 CLBLM_L_X46Y105/CLBLM_NE2A1 INT_L_X46Y105/IMUX_L19 INT_L_X46Y105/NE2END1 INT_R_X45Y104/LOGIC_OUTS19 INT_R_X45Y104/NE2BEG1 INT_R_X45Y105/NE2A1 VBRK_X113Y110/VBRK_NE2A1 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X46Y105/INT_L.NE2END1->>IMUX_L19 INT_R_X45Y104/INT_R.LOGIC_OUTS19->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[4] - 
wires: BRKH_INT_X45Y99/BRKH_INT_FAN_BOUNCE_S3_0 CLBLL_R_X45Y100/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y100/CLBLL_L_AQ CLBLL_R_X45Y101/CLBLL_IMUX29 CLBLL_R_X45Y101/CLBLL_LL_C2 CLBLL_R_X45Y99/CLBLL_IMUX4 CLBLL_R_X45Y99/CLBLL_LL_A6 INT_R_X45Y100/FAN_ALT0 INT_R_X45Y100/FAN_BOUNCE0 INT_R_X45Y100/LOGIC_OUTS0 INT_R_X45Y100/NR1BEG0 INT_R_X45Y101/IMUX29 INT_R_X45Y101/NL1BEG_N3 INT_R_X45Y101/NR1END0 INT_R_X45Y99/FAN_BOUNCE_S3_0 INT_R_X45Y99/IMUX4 
pips: CLBLL_R_X45Y100/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 INT_R_X45Y100/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X45Y100/INT_R.LOGIC_OUTS0->>FAN_ALT0 INT_R_X45Y100/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X45Y101/INT_R.NL1BEG_N3->>IMUX29 INT_R_X45Y101/INT_R.NR1END0->>NL1BEG_N3 INT_R_X45Y99/INT_R.FAN_BOUNCE_S3_0->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_7 - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_NE2A2 BRAM_L_X44Y100/BRAM_NE2A2_1 CLBLL_R_X45Y101/CLBLL_EE2A2 CLBLL_R_X45Y101/CLBLL_IMUX22 CLBLL_R_X45Y101/CLBLL_LL_C3 CLBLL_R_X45Y101/CLBLL_WR1END3 CLBLM_L_X46Y101/CLBLM_EE2A2 CLBLM_L_X46Y101/CLBLM_WR1END3 CLBLM_R_X43Y100/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y100/CLBLM_L_AMUX CLBLM_R_X43Y101/CLBLM_NE2A2 INT_L_X44Y101/EE2BEG2 INT_L_X44Y101/NE2END2 INT_L_X46Y101/EE2END2 INT_L_X46Y101/WR1BEG3 INT_R_X43Y100/LOGIC_OUTS16 INT_R_X43Y100/NE2BEG2 INT_R_X43Y101/NE2A2 INT_R_X45Y101/EE2A2 INT_R_X45Y101/IMUX22 INT_R_X45Y101/WR1END3 VBRK_X113Y106/VBRK_EE2A2 VBRK_X113Y106/VBRK_WR1END3 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X43Y100/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X44Y101/INT_L.NE2END2->>EE2BEG2 INT_L_X46Y101/INT_L.EE2END2->>WR1BEG3 INT_R_X43Y100/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X45Y101/INT_R.WR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[4]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvsync[4] - 
wires: BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_SW2A1 BRAM_L_X44Y105/BRAM_SW2A1_3 CLBLL_R_X45Y109/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y109/CLBLL_L_CQ CLBLL_R_X45Y110/CLBLL_IMUX10 CLBLL_R_X45Y110/CLBLL_L_A4 CLBLM_R_X43Y108/CLBLM_IMUX43 CLBLM_R_X43Y108/CLBLM_M_D6 CLBLM_R_X43Y108/CLBLM_SW2A1 INT_L_X44Y108/SW2A1 INT_L_X44Y109/SW2BEG1 INT_L_X44Y109/WL1END1 INT_R_X43Y108/IMUX43 INT_R_X43Y108/SW2END1 INT_R_X45Y109/LOGIC_OUTS2 INT_R_X45Y109/NL1BEG1 INT_R_X45Y109/WL1BEG1 INT_R_X45Y110/IMUX10 INT_R_X45Y110/NL1END1 
pips: CLBLL_R_X45Y109/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y110/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X44Y109/INT_L.WL1END1->>SW2BEG1 INT_R_X43Y108/INT_R.SW2END1->>IMUX43 INT_R_X45Y109/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X45Y109/INT_R.LOGIC_OUTS2->>WL1BEG1 INT_R_X45Y110/INT_R.NL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[4] - 
wires: CLBLL_R_X45Y110/CLBLL_ER1BEG1 CLBLL_R_X45Y110/CLBLL_IMUX0 CLBLL_R_X45Y110/CLBLL_IMUX16 CLBLL_R_X45Y110/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y110/CLBLL_L_A3 CLBLL_R_X45Y110/CLBLL_L_AQ CLBLL_R_X45Y110/CLBLL_L_B3 CLBLM_L_X46Y108/CLBLM_IMUX11 CLBLM_L_X46Y108/CLBLM_IMUX27 CLBLM_L_X46Y108/CLBLM_IMUX42 CLBLM_L_X46Y108/CLBLM_L_D6 CLBLM_L_X46Y108/CLBLM_M_A4 CLBLM_L_X46Y108/CLBLM_M_B4 CLBLM_L_X46Y110/CLBLM_ER1BEG1 CLBLM_L_X46Y110/CLBLM_IMUX11 CLBLM_L_X46Y110/CLBLM_M_A4 INT_L_X46Y108/IMUX_L11 INT_L_X46Y108/IMUX_L27 INT_L_X46Y108/IMUX_L42 INT_L_X46Y108/SS2END1 INT_L_X46Y109/SS2A1 INT_L_X46Y110/ER1END1 INT_L_X46Y110/IMUX_L11 INT_L_X46Y110/SS2BEG1 INT_R_X45Y110/ER1BEG1 INT_R_X45Y110/IMUX0 INT_R_X45Y110/IMUX16 INT_R_X45Y110/LOGIC_OUTS0 VBRK_X113Y115/VBRK_ER1BEG1 
pips: CLBLL_R_X45Y110/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y110/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y110/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X46Y110/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X46Y108/INT_L.SS2END1->>IMUX_L11 INT_L_X46Y108/INT_L.SS2END1->>IMUX_L27 INT_L_X46Y108/INT_L.SS2END1->>IMUX_L42 INT_L_X46Y110/INT_L.ER1END1->>IMUX_L11 INT_L_X46Y110/INT_L.ER1END1->>SS2BEG1 INT_R_X45Y110/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X45Y110/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X45Y110/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

Qi[6]_i_2__1_n_0 - 
wires: CLBLL_R_X45Y110/CLBLL_IMUX13 CLBLL_R_X45Y110/CLBLL_IMUX5 CLBLL_R_X45Y110/CLBLL_L_A6 CLBLL_R_X45Y110/CLBLL_L_B6 CLBLL_R_X45Y110/CLBLL_WR1END2 CLBLM_L_X46Y108/CLBLM_IMUX18 CLBLM_L_X46Y108/CLBLM_IMUX2 CLBLM_L_X46Y108/CLBLM_M_A2 CLBLM_L_X46Y108/CLBLM_M_B2 CLBLM_L_X46Y110/CLBLM_IMUX2 CLBLM_L_X46Y110/CLBLM_M_A2 CLBLM_L_X46Y110/CLBLM_WR1END2 CLBLM_R_X47Y108/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y108/CLBLM_M_A INT_L_X46Y108/IMUX_L18 INT_L_X46Y108/IMUX_L2 INT_L_X46Y108/NN2BEG1 INT_L_X46Y108/WR1END1 INT_L_X46Y109/NN2A1 INT_L_X46Y110/IMUX_L2 INT_L_X46Y110/NN2END1 INT_L_X46Y110/WR1BEG2 INT_R_X45Y110/IMUX13 INT_R_X45Y110/IMUX5 INT_R_X45Y110/WR1END2 INT_R_X47Y108/LOGIC_OUTS12 INT_R_X47Y108/WR1BEG1 VBRK_X113Y115/VBRK_WR1END2 
pips: CLBLL_R_X45Y110/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X45Y110/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y110/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y108/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y108/INT_L.WR1END1->>IMUX_L18 INT_L_X46Y108/INT_L.WR1END1->>IMUX_L2 INT_L_X46Y108/INT_L.WR1END1->>NN2BEG1 INT_L_X46Y110/INT_L.NN2END1->>IMUX_L2 INT_L_X46Y110/INT_L.NN2END1->>WR1BEG2 INT_R_X45Y110/INT_R.WR1END2->>IMUX13 INT_R_X45Y110/INT_R.WR1END2->>IMUX5 INT_R_X47Y108/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u3/p_3_in[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thsync[4] - 
wires: CLBLM_R_X43Y108/CLBLM_IMUX38 CLBLM_R_X43Y108/CLBLM_M_D3 CLBLM_R_X43Y109/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y109/CLBLM_M_DQ CLBLM_R_X43Y110/CLBLM_IMUX15 CLBLM_R_X43Y110/CLBLM_M_B1 INT_R_X43Y108/IMUX38 INT_R_X43Y108/SL1END3 INT_R_X43Y109/LOGIC_OUTS7 INT_R_X43Y109/NR1BEG3 INT_R_X43Y109/SL1BEG3 INT_R_X43Y110/IMUX15 INT_R_X43Y110/NR1END3 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y109/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X43Y108/INT_R.SL1END3->>IMUX38 INT_R_X43Y109/INT_R.LOGIC_OUTS7->>NR1BEG3 INT_R_X43Y109/INT_R.LOGIC_OUTS7->>SL1BEG3 INT_R_X43Y110/INT_R.NR1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/Qi[4] - 
wires: BRAM_INT_INTERFACE_L_X44Y111/INT_INTERFACE_NE2A1 BRAM_INT_INTERFACE_L_X44Y111/INT_INTERFACE_WR1END2 BRAM_L_X44Y110/BRAM_NE2A1_1 BRAM_L_X44Y110/BRAM_WR1END2_1 CLBLM_R_X43Y110/CLBLM_IMUX10 CLBLM_R_X43Y110/CLBLM_IMUX14 CLBLM_R_X43Y110/CLBLM_IMUX18 CLBLM_R_X43Y110/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y110/CLBLM_L_A4 CLBLM_R_X43Y110/CLBLM_L_B1 CLBLM_R_X43Y110/CLBLM_M_B2 CLBLM_R_X43Y110/CLBLM_M_BQ CLBLM_R_X43Y111/CLBLM_IMUX21 CLBLM_R_X43Y111/CLBLM_IMUX44 CLBLM_R_X43Y111/CLBLM_IMUX46 CLBLM_R_X43Y111/CLBLM_L_C4 CLBLM_R_X43Y111/CLBLM_L_D5 CLBLM_R_X43Y111/CLBLM_M_D4 CLBLM_R_X43Y111/CLBLM_NE2A1 CLBLM_R_X43Y111/CLBLM_WR1END2 INT_L_X44Y111/NE2END1 INT_L_X44Y111/WR1BEG2 INT_R_X43Y110/IMUX10 INT_R_X43Y110/IMUX14 INT_R_X43Y110/IMUX18 INT_R_X43Y110/LOGIC_OUTS5 INT_R_X43Y110/NE2BEG1 INT_R_X43Y110/SR1END2 INT_R_X43Y111/BYP_ALT2 INT_R_X43Y111/BYP_BOUNCE2 INT_R_X43Y111/IMUX21 INT_R_X43Y111/IMUX44 INT_R_X43Y111/IMUX46 INT_R_X43Y111/NE2A1 INT_R_X43Y111/SR1BEG2 INT_R_X43Y111/WR1END2 INT_R_X43Y112/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y110/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X44Y111/INT_L.NE2END1->>WR1BEG2 INT_R_X43Y110/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X43Y110/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X43Y110/INT_R.LOGIC_OUTS5->>NE2BEG1 INT_R_X43Y110/INT_R.SR1END2->>IMUX14 INT_R_X43Y111/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X43Y111/INT_R.BYP_BOUNCE2->>IMUX46 INT_R_X43Y111/INT_R.WR1END2->>BYP_ALT2 INT_R_X43Y111/INT_R.WR1END2->>IMUX21 INT_R_X43Y111/INT_R.WR1END2->>IMUX44 INT_R_X43Y111/INT_R.WR1END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

Qi[6]_i_2_n_0 - 
wires: CLBLM_R_X43Y110/CLBLM_IMUX12 CLBLM_R_X43Y110/CLBLM_IMUX13 CLBLM_R_X43Y110/CLBLM_IMUX5 CLBLM_R_X43Y110/CLBLM_L_A6 CLBLM_R_X43Y110/CLBLM_L_B6 CLBLM_R_X43Y110/CLBLM_M_B6 CLBLM_R_X43Y111/CLBLM_IMUX20 CLBLM_R_X43Y111/CLBLM_IMUX36 CLBLM_R_X43Y111/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y111/CLBLM_L_C2 CLBLM_R_X43Y111/CLBLM_L_D2 CLBLM_R_X43Y111/CLBLM_M_C INT_R_X43Y110/IMUX12 INT_R_X43Y110/IMUX13 INT_R_X43Y110/IMUX5 INT_R_X43Y110/SL1END2 INT_R_X43Y111/IMUX20 INT_R_X43Y111/IMUX36 INT_R_X43Y111/LOGIC_OUTS14 INT_R_X43Y111/SL1BEG2 
pips: CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X43Y111/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X43Y110/INT_R.SL1END2->>IMUX12 INT_R_X43Y110/INT_R.SL1END2->>IMUX13 INT_R_X43Y110/INT_R.SL1END2->>IMUX5 INT_R_X43Y111/INT_R.LOGIC_OUTS14->>IMUX20 INT_R_X43Y111/INT_R.LOGIC_OUTS14->>IMUX36 INT_R_X43Y111/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[4]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgdel[4] - 
wires: CLBLL_L_X42Y103/CLBLL_WW2END0 CLBLM_R_X41Y103/CLBLM_WW2END0 CLBLM_R_X41Y105/CLBLM_IMUX25 CLBLM_R_X41Y105/CLBLM_L_B5 CLBLM_R_X43Y105/CLBLM_IMUX16 CLBLM_R_X43Y105/CLBLM_L_B3 CLBLM_R_X43Y109/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y109/CLBLM_L_AQ INT_L_X42Y103/WW2A0 INT_R_X41Y103/NN2BEG1 INT_R_X41Y103/WW2END0 INT_R_X41Y104/NN2A1 INT_R_X41Y105/IMUX25 INT_R_X41Y105/NN2END1 INT_R_X43Y103/NR1BEG0 INT_R_X43Y103/SS6END0 INT_R_X43Y103/WW2BEG0 INT_R_X43Y104/NR1BEG0 INT_R_X43Y104/NR1END0 INT_R_X43Y104/SS6E0 INT_R_X43Y105/IMUX16 INT_R_X43Y105/NR1END0 INT_R_X43Y105/SS6D0 INT_R_X43Y106/SS6C0 INT_R_X43Y107/SS6B0 INT_R_X43Y108/SS6A0 INT_R_X43Y109/LOGIC_OUTS0 INT_R_X43Y109/SS6BEG0 
pips: CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y109/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y103/INT_R.WW2END0->>NN2BEG1 INT_R_X41Y105/INT_R.NN2END1->>IMUX25 INT_R_X43Y103/INT_R.SS6END0->>NR1BEG0 INT_R_X43Y103/INT_R.SS6END0->>WW2BEG0 INT_R_X43Y104/INT_R.NR1END0->>NR1BEG0 INT_R_X43Y105/INT_R.NR1END0->>IMUX16 INT_R_X43Y109/INT_R.LOGIC_OUTS0->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[4]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[4] - 
wires: BRAM_INT_INTERFACE_L_X38Y98/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X44Y98/INT_INTERFACE_WW4B2 BRAM_L_X38Y95/BRAM_WW2END1_3 BRAM_L_X44Y95/BRAM_WW4B2_3 CLBLL_L_X40Y97/CLBLL_WL1END0 CLBLL_L_X40Y98/CLBLL_NW2A2 CLBLL_L_X42Y98/CLBLL_WW4END2 CLBLL_R_X45Y98/CLBLL_LL_CQ CLBLL_R_X45Y98/CLBLL_LOGIC_OUTS6 CLBLL_R_X45Y99/CLBLL_IMUX18 CLBLL_R_X45Y99/CLBLL_LL_B2 CLBLM_R_X37Y98/CLBLM_IMUX44 CLBLM_R_X37Y98/CLBLM_M_D4 CLBLM_R_X37Y98/CLBLM_WW2END1 CLBLM_R_X39Y97/CLBLM_IMUX17 CLBLM_R_X39Y97/CLBLM_M_B3 CLBLM_R_X39Y97/CLBLM_WL1END0 CLBLM_R_X39Y98/CLBLM_NW2A2 CLBLM_R_X41Y98/CLBLM_WW4END2 CLBLM_R_X43Y98/CLBLM_WW4B2 INT_L_X38Y98/WW2A1 INT_L_X40Y97/NW2BEG2 INT_L_X40Y97/SW2END1 INT_L_X40Y97/WL1BEG0 INT_L_X40Y98/NW2A2 INT_L_X42Y98/WW4C2 INT_L_X44Y98/WW4A2 INT_R_X37Y98/IMUX44 INT_R_X37Y98/WW2END1 INT_R_X39Y97/IMUX17 INT_R_X39Y97/WL1END0 INT_R_X39Y98/NW2END2 INT_R_X39Y98/WW2BEG1 INT_R_X41Y97/SW2A1 INT_R_X41Y98/SW2BEG1 INT_R_X41Y98/WW4END2 INT_R_X43Y98/WW4B2 INT_R_X45Y98/LOGIC_OUTS6 INT_R_X45Y98/NL1BEG1 INT_R_X45Y98/WW4BEG2 INT_R_X45Y99/IMUX18 INT_R_X45Y99/NL1END1 VBRK_X99Y101/VBRK_WL1END0 VBRK_X99Y102/VBRK_NW2A2 
pips: CLBLL_R_X45Y98/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X40Y97/INT_L.SW2END1->>NW2BEG2 INT_L_X40Y97/INT_L.SW2END1->>WL1BEG0 INT_R_X37Y98/INT_R.WW2END1->>IMUX44 INT_R_X39Y97/INT_R.WL1END0->>IMUX17 INT_R_X39Y98/INT_R.NW2END2->>WW2BEG1 INT_R_X41Y98/INT_R.WW4END2->>SW2BEG1 INT_R_X45Y98/INT_R.LOGIC_OUTS6->>NL1BEG1 INT_R_X45Y98/INT_R.LOGIC_OUTS6->>WW4BEG2 INT_R_X45Y99/INT_R.NL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_7 - 
wires: CLBLM_R_X39Y97/CLBLM_IMUX15 CLBLM_R_X39Y97/CLBLM_M_B1 CLBLM_R_X39Y98/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y98/CLBLM_L_AMUX INT_R_X39Y97/IMUX15 INT_R_X39Y97/SR1END3 INT_R_X39Y98/LOGIC_OUTS16 INT_R_X39Y98/SR1BEG3 INT_R_X39Y98/SR1END_N3_3 
pips: CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y98/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X39Y97/INT_R.SR1END3->>IMUX15 INT_R_X39Y98/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[4]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgdel[4] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WW4END0 BRAM_L_X44Y105/BRAM_WW4END0_1 CLBLL_R_X45Y106/CLBLL_WW4B0 CLBLM_L_X46Y106/CLBLM_WW4B0 CLBLM_R_X43Y105/CLBLM_IMUX25 CLBLM_R_X43Y105/CLBLM_L_B5 CLBLM_R_X43Y106/CLBLM_WW4END0 CLBLM_R_X47Y105/CLBLM_IMUX11 CLBLM_R_X47Y105/CLBLM_M_A4 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y106/CLBLM_M_AQ INT_L_X44Y106/WW4C0 INT_L_X46Y106/WW4A0 INT_R_X43Y105/IMUX25 INT_R_X43Y105/SR1BEG_S0 INT_R_X43Y105/WW4END_S0_0 INT_R_X43Y106/WW4END0 INT_R_X45Y106/WW4B0 INT_R_X47Y105/IMUX11 INT_R_X47Y105/SR1END1 INT_R_X47Y106/LOGIC_OUTS4 INT_R_X47Y106/SR1BEG1 INT_R_X47Y106/WW4BEG0 VBRK_X113Y111/VBRK_WW4B0 
pips: CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y106/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y105/INT_R.SR1BEG_S0->>IMUX25 INT_R_X43Y105/INT_R.WW4END_S0_0->>SR1BEG_S0 INT_R_X47Y105/INT_R.SR1END1->>IMUX11 INT_R_X47Y106/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X47Y106/INT_R.LOGIC_OUTS4->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[4] - 
wires: CLBLM_L_X46Y103/CLBLM_IMUX14 CLBLM_L_X46Y103/CLBLM_IMUX21 CLBLM_L_X46Y103/CLBLM_IMUX46 CLBLM_L_X46Y103/CLBLM_L_B1 CLBLM_L_X46Y103/CLBLM_L_C4 CLBLM_L_X46Y103/CLBLM_L_D5 CLBLM_R_X47Y103/CLBLM_IMUX17 CLBLM_R_X47Y103/CLBLM_M_B3 CLBLM_R_X47Y105/CLBLM_IMUX1 CLBLM_R_X47Y105/CLBLM_IMUX17 CLBLM_R_X47Y105/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y105/CLBLM_M_A3 CLBLM_R_X47Y105/CLBLM_M_AQ CLBLM_R_X47Y105/CLBLM_M_B3 INT_L_X46Y102/WL1END3 INT_L_X46Y103/IMUX_L14 INT_L_X46Y103/IMUX_L21 INT_L_X46Y103/IMUX_L46 INT_L_X46Y103/NL1BEG_N3 INT_L_X46Y103/WL1END_N1_3 INT_R_X47Y102/WL1BEG3 INT_R_X47Y103/IMUX17 INT_R_X47Y103/SS2END0 INT_R_X47Y103/WL1BEG_N3 INT_R_X47Y104/SS2A0 INT_R_X47Y105/IMUX1 INT_R_X47Y105/IMUX17 INT_R_X47Y105/LOGIC_OUTS4 INT_R_X47Y105/SS2BEG0 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y105/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y103/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X46Y103/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X46Y103/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X46Y103/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X47Y103/INT_R.SS2END0->>IMUX17 INT_R_X47Y103/INT_R.SS2END0->>WL1BEG_N3 INT_R_X47Y105/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X47Y105/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X47Y105/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

Qi[6]_i_2__2_n_0 - 
wires: CLBLM_L_X46Y103/CLBLM_IMUX33 CLBLM_L_X46Y103/CLBLM_IMUX41 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y103/CLBLM_L_A CLBLM_L_X46Y103/CLBLM_L_C1 CLBLM_L_X46Y103/CLBLM_L_D1 CLBLM_R_X47Y103/CLBLM_IMUX24 CLBLM_R_X47Y103/CLBLM_M_B5 CLBLM_R_X47Y105/CLBLM_IMUX24 CLBLM_R_X47Y105/CLBLM_IMUX8 CLBLM_R_X47Y105/CLBLM_M_A5 CLBLM_R_X47Y105/CLBLM_M_B5 INT_L_X46Y103/IMUX_L33 INT_L_X46Y103/IMUX_L41 INT_L_X46Y103/LOGIC_OUTS_L8 INT_L_X46Y103/NE2BEG0 INT_L_X46Y104/NE2A0 INT_R_X47Y103/IMUX24 INT_R_X47Y103/NE2END_S3_0 INT_R_X47Y103/SL1END0 INT_R_X47Y104/NE2END0 INT_R_X47Y104/NR1BEG0 INT_R_X47Y104/SL1BEG0 INT_R_X47Y105/IMUX24 INT_R_X47Y105/IMUX8 INT_R_X47Y105/NR1END0 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y103/INT_L.LOGIC_OUTS_L8->>IMUX_L33 INT_L_X46Y103/INT_L.LOGIC_OUTS_L8->>IMUX_L41 INT_L_X46Y103/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_R_X47Y103/INT_R.SL1END0->>IMUX24 INT_R_X47Y104/INT_R.NE2END0->>NR1BEG0 INT_R_X47Y104/INT_R.NE2END0->>SL1BEG0 INT_R_X47Y105/INT_R.NR1END0->>IMUX24 INT_R_X47Y105/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[4]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[4] - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_WW4B2 BRAM_L_X44Y100/BRAM_WW4B2_0 BRKH_INT_X45Y99/BRKH_INT_SE2A2 CLBLL_L_X40Y101/CLBLL_IMUX20 CLBLL_L_X40Y101/CLBLL_L_C2 CLBLL_L_X42Y100/CLBLL_WW4END2 CLBLL_R_X45Y100/CLBLL_LL_CQ CLBLL_R_X45Y100/CLBLL_LOGIC_OUTS6 CLBLL_R_X45Y99/CLBLL_IMUX27 CLBLL_R_X45Y99/CLBLL_LL_B4 CLBLL_R_X45Y99/CLBLL_SE2A2 CLBLL_R_X45Y99/CLBLL_WL1END1 CLBLM_L_X46Y99/CLBLM_SE2A2 CLBLM_L_X46Y99/CLBLM_WL1END1 CLBLM_R_X41Y100/CLBLM_WW4END2 CLBLM_R_X41Y101/CLBLM_IMUX25 CLBLM_R_X41Y101/CLBLM_L_B5 CLBLM_R_X43Y100/CLBLM_WW4B2 INT_L_X40Y100/NL1BEG2 INT_L_X40Y100/WR1END3 INT_L_X40Y101/IMUX_L20 INT_L_X40Y101/NL1END2 INT_L_X42Y100/WW4C2 INT_L_X44Y100/WW4A2 INT_L_X46Y99/SE2END2 INT_L_X46Y99/WL1BEG1 INT_R_X41Y100/NL1BEG1 INT_R_X41Y100/WR1BEG3 INT_R_X41Y100/WW4END2 INT_R_X41Y101/IMUX25 INT_R_X41Y101/NL1END1 INT_R_X43Y100/WW4B2 INT_R_X45Y100/LOGIC_OUTS6 INT_R_X45Y100/SE2BEG2 INT_R_X45Y100/WW4BEG2 INT_R_X45Y99/IMUX27 INT_R_X45Y99/SE2A2 INT_R_X45Y99/WL1END1 VBRK_X113Y103/VBRK_SE2A2 VBRK_X113Y103/VBRK_WL1END1 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y100/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X40Y100/INT_L.WR1END3->>NL1BEG2 INT_L_X40Y101/INT_L.NL1END2->>IMUX_L20 INT_L_X46Y99/INT_L.SE2END2->>WL1BEG1 INT_R_X41Y100/INT_R.WW4END2->>NL1BEG1 INT_R_X41Y100/INT_R.WW4END2->>WR1BEG3 INT_R_X41Y101/INT_R.NL1END1->>IMUX25 INT_R_X45Y100/INT_R.LOGIC_OUTS6->>SE2BEG2 INT_R_X45Y100/INT_R.LOGIC_OUTS6->>WW4BEG2 INT_R_X45Y99/INT_R.WL1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_7 - 
wires: BRKH_INT_X43Y99/BRKH_INT_NN2BEG2 CLBLL_L_X42Y101/CLBLL_WW2END1 CLBLL_L_X42Y99/CLBLL_EE2BEG2 CLBLM_R_X41Y101/CLBLM_IMUX19 CLBLM_R_X41Y101/CLBLM_L_B2 CLBLM_R_X41Y101/CLBLM_WW2END1 CLBLM_R_X41Y99/CLBLM_EE2BEG2 CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y99/CLBLM_M_AMUX INT_L_X42Y101/WW2A1 INT_L_X42Y99/EE2A2 INT_R_X41Y101/IMUX19 INT_R_X41Y101/WW2END1 INT_R_X41Y99/EE2BEG2 INT_R_X41Y99/LOGIC_OUTS20 INT_R_X43Y100/NN2A2 INT_R_X43Y101/NN2END2 INT_R_X43Y101/WW2BEG1 INT_R_X43Y99/EE2END2 INT_R_X43Y99/NN2BEG2 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y99/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y101/INT_R.WW2END1->>IMUX19 INT_R_X41Y99/INT_R.LOGIC_OUTS20->>EE2BEG2 INT_R_X43Y101/INT_R.NN2END2->>WW2BEG1 INT_R_X43Y99/INT_R.EE2END2->>NN2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[4]_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[4] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_SW2A1 BRAM_L_X44Y105/BRAM_SW2A1_0 CLBLL_R_X45Y106/CLBLL_WW2A1 CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y106/CLBLM_M_BQ CLBLM_L_X46Y106/CLBLM_WW2A1 CLBLM_R_X43Y105/CLBLM_IMUX3 CLBLM_R_X43Y105/CLBLM_L_A2 CLBLM_R_X43Y105/CLBLM_SW2A1 CLBLM_R_X47Y106/CLBLM_IMUX0 CLBLM_R_X47Y106/CLBLM_L_A3 INT_L_X44Y105/SW2A1 INT_L_X44Y106/SW2BEG1 INT_L_X44Y106/WW2END1 INT_L_X46Y106/EL1BEG0 INT_L_X46Y106/LOGIC_OUTS_L5 INT_L_X46Y106/WW2BEG1 INT_R_X43Y105/IMUX3 INT_R_X43Y105/SW2END1 INT_R_X45Y106/WW2A1 INT_R_X47Y105/EL1END_S3_0 INT_R_X47Y106/EL1END0 INT_R_X47Y106/IMUX0 VBRK_X113Y111/VBRK_WW2A1 
pips: CLBLM_L_X46Y106/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X44Y106/INT_L.WW2END1->>SW2BEG1 INT_L_X46Y106/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X46Y106/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_R_X43Y105/INT_R.SW2END1->>IMUX3 INT_R_X47Y106/INT_R.EL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_7 - 
wires: CLBLL_R_X45Y105/CLBLL_EE2BEG2 CLBLL_R_X45Y105/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y105/CLBLL_L_AMUX CLBLM_L_X46Y105/CLBLM_EE2BEG2 CLBLM_R_X47Y106/CLBLM_IMUX5 CLBLM_R_X47Y106/CLBLM_L_A6 INT_L_X46Y105/EE2A2 INT_R_X45Y105/EE2BEG2 INT_R_X45Y105/LOGIC_OUTS16 INT_R_X47Y105/EE2END2 INT_R_X47Y105/NR1BEG2 INT_R_X47Y106/IMUX5 INT_R_X47Y106/NR1END2 VBRK_X113Y110/VBRK_EE2BEG2 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X45Y105/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X47Y105/INT_R.EE2END2->>NR1BEG2 INT_R_X47Y106/INT_R.NR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[5] - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_EL1BEG3 BRAM_L_X44Y100/BRAM_EL1BEG3_0 BRKH_INT_X42Y99/BRKH_INT_EL1END_S3_0 BRKH_INT_X42Y99/BRKH_INT_NW2BEG1 CLBLL_L_X42Y100/CLBLL_EL1BEG0 CLBLL_L_X42Y100/CLBLL_IMUX1 CLBLL_L_X42Y100/CLBLL_LL_A3 CLBLL_L_X42Y100/CLBLL_NW2A1 CLBLL_L_X42Y99/CLBLL_LL_BQ CLBLL_L_X42Y99/CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y101/CLBLL_IMUX38 CLBLL_R_X45Y101/CLBLL_LL_D3 CLBLM_R_X41Y100/CLBLM_EL1BEG0 CLBLM_R_X41Y100/CLBLM_NW2A1 CLBLM_R_X43Y100/CLBLM_EL1BEG3 INT_L_X42Y100/EL1END0 INT_L_X42Y100/IMUX_L1 INT_L_X42Y100/NE2BEG0 INT_L_X42Y100/NW2A1 INT_L_X42Y101/NE2A0 INT_L_X42Y99/EL1END_S3_0 INT_L_X42Y99/LOGIC_OUTS_L5 INT_L_X42Y99/NW2BEG1 INT_L_X44Y100/EL1END3 INT_L_X44Y100/NE2BEG3 INT_L_X44Y101/NE2A3 INT_R_X41Y100/EL1BEG0 INT_R_X41Y100/NW2END1 INT_R_X43Y100/EL1BEG3 INT_R_X43Y100/NE2END_S3_0 INT_R_X43Y101/EL1BEG_N3 INT_R_X43Y101/NE2END0 INT_R_X45Y101/IMUX38 INT_R_X45Y101/NE2END3 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y99/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X42Y100/INT_L.EL1END0->>IMUX_L1 INT_L_X42Y100/INT_L.EL1END0->>NE2BEG0 INT_L_X42Y99/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_L_X44Y100/INT_L.EL1END3->>NE2BEG3 INT_R_X41Y100/INT_R.NW2END1->>EL1BEG0 INT_R_X43Y101/INT_R.NE2END0->>EL1BEG_N3 INT_R_X45Y101/INT_R.NE2END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_6 - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_NE2A3 BRAM_L_X44Y100/BRAM_NE2A3_1 CLBLL_R_X45Y101/CLBLL_IMUX44 CLBLL_R_X45Y101/CLBLL_LL_D4 CLBLM_R_X43Y100/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y100/CLBLM_L_BMUX CLBLM_R_X43Y101/CLBLM_NE2A3 INT_L_X44Y101/EL1BEG2 INT_L_X44Y101/NE2END3 INT_R_X43Y100/LOGIC_OUTS17 INT_R_X43Y100/NE2BEG3 INT_R_X43Y101/NE2A3 INT_R_X45Y101/EL1END2 INT_R_X45Y101/IMUX44 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X43Y100/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X44Y101/INT_L.NE2END3->>EL1BEG2 INT_R_X43Y100/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X45Y101/INT_R.EL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[5]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvsync[5] - 
wires: CLBLL_R_X45Y108/CLBLL_IMUX47 CLBLL_R_X45Y108/CLBLL_LL_D5 CLBLL_R_X45Y109/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y109/CLBLL_L_DQ CLBLL_R_X45Y110/CLBLL_IMUX14 CLBLL_R_X45Y110/CLBLL_L_B1 INT_R_X45Y108/IMUX47 INT_R_X45Y108/SL1END3 INT_R_X45Y109/LOGIC_OUTS3 INT_R_X45Y109/NR1BEG3 INT_R_X45Y109/SL1BEG3 INT_R_X45Y110/IMUX14 INT_R_X45Y110/NR1END3 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y109/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y110/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 INT_R_X45Y108/INT_R.SL1END3->>IMUX47 INT_R_X45Y109/INT_R.LOGIC_OUTS3->>NR1BEG3 INT_R_X45Y109/INT_R.LOGIC_OUTS3->>SL1BEG3 INT_R_X45Y110/INT_R.NR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[5] - 
wires: CLBLL_R_X45Y110/CLBLL_EL1BEG0 CLBLL_R_X45Y110/CLBLL_IMUX19 CLBLL_R_X45Y110/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y110/CLBLL_L_B2 CLBLL_R_X45Y110/CLBLL_L_BQ CLBLM_L_X46Y108/CLBLM_IMUX1 CLBLM_L_X46Y108/CLBLM_IMUX17 CLBLM_L_X46Y108/CLBLM_IMUX33 CLBLM_L_X46Y108/CLBLM_L_C1 CLBLM_L_X46Y108/CLBLM_M_A3 CLBLM_L_X46Y108/CLBLM_M_B3 CLBLM_L_X46Y110/CLBLM_EL1BEG0 CLBLM_L_X46Y110/CLBLM_IMUX8 CLBLM_L_X46Y110/CLBLM_M_A5 INT_L_X46Y108/IMUX_L1 INT_L_X46Y108/IMUX_L17 INT_L_X46Y108/IMUX_L33 INT_L_X46Y108/SS2END0 INT_L_X46Y109/EL1END_S3_0 INT_L_X46Y109/SS2A0 INT_L_X46Y110/EL1END0 INT_L_X46Y110/IMUX_L8 INT_L_X46Y110/SS2BEG0 INT_R_X45Y110/EL1BEG0 INT_R_X45Y110/IMUX19 INT_R_X45Y110/LOGIC_OUTS1 VBRK_X113Y115/VBRK_EL1BEG0 
pips: CLBLL_R_X45Y110/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X45Y110/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y110/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y108/INT_L.SS2END0->>IMUX_L1 INT_L_X46Y108/INT_L.SS2END0->>IMUX_L17 INT_L_X46Y108/INT_L.SS2END0->>IMUX_L33 INT_L_X46Y110/INT_L.EL1END0->>IMUX_L8 INT_L_X46Y110/INT_L.EL1END0->>SS2BEG0 INT_R_X45Y110/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X45Y110/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u3/p_3_in[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thsync[5] - 
wires: BRAM_INT_INTERFACE_L_X44Y110/INT_INTERFACE_NW2A2 BRAM_L_X44Y110/BRAM_NW2A2_0 CLBLL_R_X45Y108/CLBLL_IMUX43 CLBLL_R_X45Y108/CLBLL_LL_D6 CLBLL_R_X45Y108/CLBLL_SW2A1 CLBLL_R_X45Y109/CLBLL_WW2A1 CLBLM_L_X46Y108/CLBLM_SW2A1 CLBLM_L_X46Y109/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y109/CLBLM_M_BQ CLBLM_L_X46Y109/CLBLM_WW2A1 CLBLM_R_X43Y110/CLBLM_IMUX3 CLBLM_R_X43Y110/CLBLM_L_A2 CLBLM_R_X43Y110/CLBLM_NW2A2 INT_L_X44Y109/NW2BEG2 INT_L_X44Y109/WW2END1 INT_L_X44Y110/NW2A2 INT_L_X46Y108/SW2A1 INT_L_X46Y109/LOGIC_OUTS_L5 INT_L_X46Y109/SW2BEG1 INT_L_X46Y109/WW2BEG1 INT_R_X43Y110/IMUX3 INT_R_X43Y110/NW2END2 INT_R_X45Y108/IMUX43 INT_R_X45Y108/SW2END1 INT_R_X45Y109/WW2A1 VBRK_X113Y113/VBRK_SW2A1 VBRK_X113Y114/VBRK_WW2A1 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X46Y109/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X44Y109/INT_L.WW2END1->>NW2BEG2 INT_L_X46Y109/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X46Y109/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_R_X43Y110/INT_R.NW2END2->>IMUX3 INT_R_X45Y108/INT_R.SW2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/Qi[5] - 
wires: CLBLM_R_X43Y110/CLBLM_IMUX0 CLBLM_R_X43Y110/CLBLM_IMUX16 CLBLM_R_X43Y110/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y110/CLBLM_L_A3 CLBLM_R_X43Y110/CLBLM_L_AQ CLBLM_R_X43Y110/CLBLM_L_B3 CLBLM_R_X43Y111/CLBLM_IMUX16 CLBLM_R_X43Y111/CLBLM_IMUX33 CLBLM_R_X43Y111/CLBLM_IMUX41 CLBLM_R_X43Y111/CLBLM_L_B3 CLBLM_R_X43Y111/CLBLM_L_C1 CLBLM_R_X43Y111/CLBLM_L_D1 INT_R_X43Y110/IMUX0 INT_R_X43Y110/IMUX16 INT_R_X43Y110/LOGIC_OUTS0 INT_R_X43Y110/NR1BEG0 INT_R_X43Y111/IMUX16 INT_R_X43Y111/IMUX33 INT_R_X43Y111/IMUX41 INT_R_X43Y111/NR1END0 
pips: CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y110/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X43Y110/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X43Y110/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X43Y110/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X43Y111/INT_R.NR1END0->>IMUX16 INT_R_X43Y111/INT_R.NR1END0->>IMUX33 INT_R_X43Y111/INT_R.NR1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[5]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgdel[5] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WW2A3 BRAM_L_X44Y105/BRAM_WW2A3_0 CLBLL_L_X42Y105/CLBLL_WL1END2 CLBLL_R_X45Y105/CLBLL_ER1BEG1 CLBLL_R_X45Y105/CLBLL_LL_CMUX CLBLL_R_X45Y105/CLBLL_LOGIC_OUTS22 CLBLM_L_X46Y105/CLBLM_ER1BEG1 CLBLM_L_X46Y105/CLBLM_IMUX27 CLBLM_L_X46Y105/CLBLM_M_B4 CLBLM_R_X41Y105/CLBLM_IMUX21 CLBLM_R_X41Y105/CLBLM_L_C4 CLBLM_R_X41Y105/CLBLM_WL1END2 CLBLM_R_X43Y105/CLBLM_WW2A3 INT_L_X42Y105/WL1BEG2 INT_L_X42Y105/WW2END3 INT_L_X42Y106/WW2END_N0_3 INT_L_X44Y105/NW2END_S0_0 INT_L_X44Y105/WW2BEG3 INT_L_X44Y106/NW2END0 INT_L_X46Y105/ER1END1 INT_L_X46Y105/IMUX_L27 INT_R_X41Y105/IMUX21 INT_R_X41Y105/WL1END2 INT_R_X43Y105/WW2A3 INT_R_X45Y105/ER1BEG1 INT_R_X45Y105/LOGIC_OUTS22 INT_R_X45Y105/NW2BEG0 INT_R_X45Y106/NW2A0 VBRK_X113Y110/VBRK_ER1BEG1 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y105/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X42Y105/INT_L.WW2END3->>WL1BEG2 INT_L_X44Y105/INT_L.NW2END_S0_0->>WW2BEG3 INT_L_X46Y105/INT_L.ER1END1->>IMUX_L27 INT_R_X41Y105/INT_R.WL1END2->>IMUX21 INT_R_X45Y105/INT_R.LOGIC_OUTS22->>ER1BEG1 INT_R_X45Y105/INT_R.LOGIC_OUTS22->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[5]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[5] - 
wires: BRAM_INT_INTERFACE_L_X38Y99/INT_INTERFACE_WW2END0 BRAM_L_X38Y95/BRAM_WW2END0_4 BRKH_INT_X41Y99/BRKH_INT_NE2BEG0 BRKH_INT_X42Y99/BRKH_INT_NE2END_S3_0 CLBLL_L_X40Y99/CLBLL_WW2END0 CLBLL_L_X42Y100/CLBLL_IMUX24 CLBLL_L_X42Y100/CLBLL_LL_B5 CLBLL_L_X42Y100/CLBLL_NE2A0 CLBLM_R_X37Y99/CLBLM_IMUX2 CLBLM_R_X37Y99/CLBLM_M_A2 CLBLM_R_X37Y99/CLBLM_WW2END0 CLBLM_R_X39Y99/CLBLM_IMUX17 CLBLM_R_X39Y99/CLBLM_M_B3 CLBLM_R_X39Y99/CLBLM_WW2END0 CLBLM_R_X41Y100/CLBLM_NE2A0 CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y99/CLBLM_M_AQ INT_L_X38Y99/WW2A0 INT_L_X40Y99/WW2A0 INT_L_X42Y100/IMUX_L24 INT_L_X42Y100/NE2END0 INT_L_X42Y99/NE2END_S3_0 INT_R_X37Y99/IMUX2 INT_R_X37Y99/WW2END0 INT_R_X39Y99/IMUX17 INT_R_X39Y99/WW2BEG0 INT_R_X39Y99/WW2END0 INT_R_X41Y100/NE2A0 INT_R_X41Y99/LOGIC_OUTS4 INT_R_X41Y99/NE2BEG0 INT_R_X41Y99/WW2BEG0 VBRK_X99Y103/VBRK_WW2END0 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y99/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X42Y100/INT_L.NE2END0->>IMUX_L24 INT_R_X37Y99/INT_R.WW2END0->>IMUX2 INT_R_X39Y99/INT_R.WW2END0->>IMUX17 INT_R_X39Y99/INT_R.WW2END0->>WW2BEG0 INT_R_X41Y99/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X41Y99/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_6 - 
wires: CLBLM_R_X39Y98/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y98/CLBLM_L_BMUX CLBLM_R_X39Y99/CLBLM_IMUX15 CLBLM_R_X39Y99/CLBLM_M_B1 INT_R_X39Y98/LOGIC_OUTS17 INT_R_X39Y98/NR1BEG3 INT_R_X39Y99/IMUX15 INT_R_X39Y99/NR1END3 
pips: CLBLM_R_X39Y98/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X39Y98/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y99/INT_R.NR1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[5]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgdel[5] - 
wires: CLBLM_L_X46Y105/CLBLM_IMUX12 CLBLM_L_X46Y105/CLBLM_M_B6 CLBLM_R_X47Y105/CLBLM_IMUX15 CLBLM_R_X47Y105/CLBLM_M_B1 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y106/CLBLM_M_BQ INT_L_X46Y105/IMUX_L12 INT_L_X46Y105/WL1END1 INT_R_X47Y105/BYP_ALT3 INT_R_X47Y105/BYP_BOUNCE3 INT_R_X47Y105/IMUX15 INT_R_X47Y105/SR1END2 INT_R_X47Y105/WL1BEG1 INT_R_X47Y106/BYP_BOUNCE_N3_3 INT_R_X47Y106/LOGIC_OUTS5 INT_R_X47Y106/SR1BEG2 
pips: CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y106/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y105/INT_L.WL1END1->>IMUX_L12 INT_R_X47Y105/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X47Y105/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X47Y105/INT_R.SR1END2->>BYP_ALT3 INT_R_X47Y105/INT_R.SR1END2->>WL1BEG1 INT_R_X47Y106/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[5] - 
wires: CLBLM_L_X46Y103/CLBLM_IMUX34 CLBLM_L_X46Y103/CLBLM_IMUX42 CLBLM_L_X46Y103/CLBLM_L_C6 CLBLM_L_X46Y103/CLBLM_L_D6 CLBLM_R_X47Y103/CLBLM_IMUX27 CLBLM_R_X47Y103/CLBLM_IMUX35 CLBLM_R_X47Y103/CLBLM_M_B4 CLBLM_R_X47Y103/CLBLM_M_C6 CLBLM_R_X47Y105/CLBLM_IMUX18 CLBLM_R_X47Y105/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y105/CLBLM_M_B2 CLBLM_R_X47Y105/CLBLM_M_BQ INT_L_X46Y103/IMUX_L34 INT_L_X46Y103/IMUX_L42 INT_L_X46Y103/SE2A1 INT_L_X46Y103/SL1END1 INT_L_X46Y104/SE2BEG1 INT_L_X46Y104/SL1BEG1 INT_L_X46Y104/SW2END1 INT_R_X47Y103/IMUX27 INT_R_X47Y103/IMUX35 INT_R_X47Y103/SE2END1 INT_R_X47Y104/SW2A1 INT_R_X47Y105/IMUX18 INT_R_X47Y105/LOGIC_OUTS5 INT_R_X47Y105/SW2BEG1 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y105/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y103/INT_L.SL1END1->>IMUX_L34 INT_L_X46Y103/INT_L.SL1END1->>IMUX_L42 INT_L_X46Y104/INT_L.SW2END1->>SE2BEG1 INT_L_X46Y104/INT_L.SW2END1->>SL1BEG1 INT_R_X47Y103/INT_R.SE2END1->>IMUX27 INT_R_X47Y103/INT_R.SE2END1->>IMUX35 INT_R_X47Y105/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X47Y105/INT_R.LOGIC_OUTS5->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[5]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[5] - 
wires: CLBLL_L_X40Y100/CLBLL_IMUX5 CLBLL_L_X40Y100/CLBLL_L_A6 CLBLL_L_X42Y100/CLBLL_IMUX12 CLBLL_L_X42Y100/CLBLL_LL_B6 CLBLL_L_X42Y100/CLBLL_SE2A2 CLBLM_R_X41Y100/CLBLM_IMUX6 CLBLM_R_X41Y100/CLBLM_L_A1 CLBLM_R_X41Y100/CLBLM_SE2A2 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y101/CLBLM_M_CQ INT_L_X40Y100/IMUX_L5 INT_L_X40Y100/SR1END2 INT_L_X40Y101/SR1BEG2 INT_L_X40Y101/WL1END1 INT_L_X42Y100/IMUX_L12 INT_L_X42Y100/SE2END2 INT_R_X41Y100/BYP_ALT2 INT_R_X41Y100/BYP_BOUNCE2 INT_R_X41Y100/IMUX6 INT_R_X41Y100/SE2A2 INT_R_X41Y100/SL1END2 INT_R_X41Y101/BYP_BOUNCE_N3_2 INT_R_X41Y101/LOGIC_OUTS6 INT_R_X41Y101/SE2BEG2 INT_R_X41Y101/SL1BEG2 INT_R_X41Y101/WL1BEG1 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X40Y100/INT_L.SR1END2->>IMUX_L5 INT_L_X40Y101/INT_L.WL1END1->>SR1BEG2 INT_L_X42Y100/INT_L.SE2END2->>IMUX_L12 INT_R_X41Y100/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y100/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X41Y100/INT_R.SL1END2->>BYP_ALT2 INT_R_X41Y101/INT_R.LOGIC_OUTS6->>SE2BEG2 INT_R_X41Y101/INT_R.LOGIC_OUTS6->>SL1BEG2 INT_R_X41Y101/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_6 - 
wires: BRKH_INT_X41Y99/BRKH_INT_BYP_BOUNCE7 CLBLM_R_X41Y100/CLBLM_IMUX3 CLBLM_R_X41Y100/CLBLM_L_A2 CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y99/CLBLM_M_BMUX INT_R_X41Y100/BYP_BOUNCE_N3_7 INT_R_X41Y100/IMUX3 INT_R_X41Y99/BYP_ALT7 INT_R_X41Y99/BYP_BOUNCE7 INT_R_X41Y99/LOGIC_OUTS21 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y99/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X41Y100/INT_R.BYP_BOUNCE_N3_7->>IMUX3 INT_R_X41Y99/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y99/INT_R.LOGIC_OUTS21->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[5]_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[5] - 
wires: CLBLM_L_X46Y105/CLBLM_IMUX23 CLBLM_L_X46Y105/CLBLM_IMUX7 CLBLM_L_X46Y105/CLBLM_L_C3 CLBLM_L_X46Y105/CLBLM_M_A1 CLBLM_R_X47Y105/CLBLM_LOGIC_OUTS2 CLBLM_R_X47Y105/CLBLM_L_CQ INT_L_X46Y105/IMUX_L23 INT_L_X46Y105/IMUX_L7 INT_L_X46Y105/WR1END3 INT_R_X47Y105/LOGIC_OUTS2 INT_R_X47Y105/WR1BEG3 
pips: CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X47Y105/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y105/INT_L.WR1END3->>IMUX_L23 INT_L_X46Y105/INT_L.WR1END3->>IMUX_L7 INT_R_X47Y105/INT_R.LOGIC_OUTS2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_6 - 
wires: CLBLL_R_X45Y105/CLBLL_EL1BEG2 CLBLL_R_X45Y105/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y105/CLBLL_L_BMUX CLBLM_L_X46Y105/CLBLM_EL1BEG2 CLBLM_L_X46Y105/CLBLM_IMUX21 CLBLM_L_X46Y105/CLBLM_L_C4 INT_L_X46Y105/EL1END2 INT_L_X46Y105/IMUX_L21 INT_R_X45Y105/EL1BEG2 INT_R_X45Y105/LOGIC_OUTS17 VBRK_X113Y110/VBRK_EL1BEG2 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X46Y105/INT_L.EL1END2->>IMUX_L21 INT_R_X45Y105/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[6] - 
wires: CLBLL_L_X42Y97/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y97/CLBLL_L_AQ CLBLL_L_X42Y98/CLBLL_IMUX0 CLBLL_L_X42Y98/CLBLL_L_A3 CLBLM_R_X43Y99/CLBLM_IMUX32 CLBLM_R_X43Y99/CLBLM_M_C1 INT_L_X42Y97/LOGIC_OUTS_L0 INT_L_X42Y97/NR1BEG0 INT_L_X42Y98/IMUX_L0 INT_L_X42Y98/NE2BEG0 INT_L_X42Y98/NR1END0 INT_L_X42Y99/NE2A0 INT_R_X43Y98/NE2END_S3_0 INT_R_X43Y99/IMUX32 INT_R_X43Y99/NE2END0 
pips: CLBLL_L_X42Y97/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X42Y97/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X42Y98/INT_L.NR1END0->>IMUX_L0 INT_L_X42Y98/INT_L.NR1END0->>NE2BEG0 INT_R_X43Y99/INT_R.NE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_5 - 
wires: BRKH_INT_X43Y99/BRKH_INT_FAN_BOUNCE_S3_4 CLBLM_R_X43Y100/CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y100/CLBLM_L_CMUX CLBLM_R_X43Y99/CLBLM_IMUX29 CLBLM_R_X43Y99/CLBLM_M_C2 INT_R_X43Y100/FAN_ALT4 INT_R_X43Y100/FAN_BOUNCE4 INT_R_X43Y100/LOGIC_OUTS18 INT_R_X43Y99/FAN_BOUNCE_S3_4 INT_R_X43Y99/IMUX29 
pips: CLBLM_R_X43Y100/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X43Y100/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X43Y100/INT_R.LOGIC_OUTS18->>FAN_ALT4 INT_R_X43Y99/INT_R.FAN_BOUNCE_S3_4->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[6]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvsync[6] - 
wires: BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_SW2A2 BRAM_L_X44Y105/BRAM_SW2A2_3 CLBLL_R_X45Y109/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y109/CLBLL_L_BMUX CLBLL_R_X45Y110/CLBLL_NE2A3 CLBLM_L_X46Y110/CLBLM_IMUX7 CLBLM_L_X46Y110/CLBLM_M_A1 CLBLM_L_X46Y110/CLBLM_NE2A3 CLBLM_R_X43Y108/CLBLM_IMUX14 CLBLM_R_X43Y108/CLBLM_L_B1 CLBLM_R_X43Y108/CLBLM_SW2A2 INT_L_X44Y108/SW2A2 INT_L_X44Y109/SW2BEG2 INT_L_X44Y109/WL1END2 INT_L_X46Y110/IMUX_L7 INT_L_X46Y110/NE2END3 INT_R_X43Y108/IMUX14 INT_R_X43Y108/SW2END2 INT_R_X45Y109/LOGIC_OUTS17 INT_R_X45Y109/NE2BEG3 INT_R_X45Y109/WL1BEG2 INT_R_X45Y110/NE2A3 VBRK_X113Y115/VBRK_NE2A3 
pips: CLBLL_R_X45Y109/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X46Y110/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X44Y109/INT_L.WL1END2->>SW2BEG2 INT_L_X46Y110/INT_L.NE2END3->>IMUX_L7 INT_R_X43Y108/INT_R.SW2END2->>IMUX14 INT_R_X45Y109/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X45Y109/INT_R.LOGIC_OUTS17->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[6] - 
wires: CLBLM_L_X46Y108/CLBLM_IMUX15 CLBLM_L_X46Y108/CLBLM_IMUX23 CLBLM_L_X46Y108/CLBLM_IMUX7 CLBLM_L_X46Y108/CLBLM_L_C3 CLBLM_L_X46Y108/CLBLM_M_A1 CLBLM_L_X46Y108/CLBLM_M_B1 CLBLM_L_X46Y110/CLBLM_IMUX1 CLBLM_L_X46Y110/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y110/CLBLM_M_A3 CLBLM_L_X46Y110/CLBLM_M_AQ INT_L_X46Y108/IMUX_L15 INT_L_X46Y108/IMUX_L23 INT_L_X46Y108/IMUX_L7 INT_L_X46Y108/WL1END3 INT_L_X46Y109/SE2A0 INT_L_X46Y109/WL1END_N1_3 INT_L_X46Y110/IMUX_L1 INT_L_X46Y110/LOGIC_OUTS_L4 INT_L_X46Y110/SE2BEG0 INT_R_X47Y108/WL1BEG3 INT_R_X47Y109/SE2END0 INT_R_X47Y109/WL1BEG_N3 
pips: CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y110/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y110/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y108/INT_L.WL1END3->>IMUX_L15 INT_L_X46Y108/INT_L.WL1END3->>IMUX_L23 INT_L_X46Y108/INT_L.WL1END3->>IMUX_L7 INT_L_X46Y110/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X46Y110/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X47Y109/INT_R.SE2END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u3/p_3_in[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thsync[6] - 
wires: BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_SE2A2 BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_WL1END1 BRAM_L_X44Y105/BRAM_SE2A2_3 BRAM_L_X44Y105/BRAM_WL1END1_3 CLBLM_R_X43Y108/CLBLM_IMUX26 CLBLM_R_X43Y108/CLBLM_L_B4 CLBLM_R_X43Y108/CLBLM_SE2A2 CLBLM_R_X43Y108/CLBLM_WL1END1 CLBLM_R_X43Y109/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y109/CLBLM_L_CQ CLBLM_R_X43Y110/CLBLM_IMUX26 CLBLM_R_X43Y110/CLBLM_L_B4 INT_L_X44Y108/SE2END2 INT_L_X44Y108/WL1BEG1 INT_R_X43Y108/IMUX26 INT_R_X43Y108/SE2A2 INT_R_X43Y108/WL1END1 INT_R_X43Y109/LOGIC_OUTS2 INT_R_X43Y109/NL1BEG1 INT_R_X43Y109/SE2BEG2 INT_R_X43Y110/IMUX26 INT_R_X43Y110/NL1END1 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y109/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X44Y108/INT_L.SE2END2->>WL1BEG1 INT_R_X43Y108/INT_R.WL1END1->>IMUX26 INT_R_X43Y109/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X43Y109/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X43Y110/INT_R.NL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/Qi[6] - 
wires: CLBLM_R_X43Y110/CLBLM_IMUX19 CLBLM_R_X43Y110/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y110/CLBLM_L_B2 CLBLM_R_X43Y110/CLBLM_L_BQ CLBLM_R_X43Y111/CLBLM_IMUX13 CLBLM_R_X43Y111/CLBLM_IMUX30 CLBLM_R_X43Y111/CLBLM_IMUX42 CLBLM_R_X43Y111/CLBLM_L_B6 CLBLM_R_X43Y111/CLBLM_L_C5 CLBLM_R_X43Y111/CLBLM_L_D6 INT_R_X43Y110/IMUX19 INT_R_X43Y110/LOGIC_OUTS1 INT_R_X43Y110/NR1BEG1 INT_R_X43Y111/GFAN1 INT_R_X43Y111/IMUX13 INT_R_X43Y111/IMUX30 INT_R_X43Y111/IMUX42 INT_R_X43Y111/NR1END1 
pips: CLBLM_R_X43Y110/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y110/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X43Y110/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X43Y110/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X43Y111/INT_R.GFAN1->>IMUX13 INT_R_X43Y111/INT_R.GFAN1->>IMUX30 INT_R_X43Y111/INT_R.NR1END1->>GFAN1 INT_R_X43Y111/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[6]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgdel[6] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WR1END1 BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_SE4BEG0 BRAM_L_X44Y105/BRAM_SE4BEG0_4 BRAM_L_X44Y105/BRAM_WR1END1_0 CLBLL_L_X42Y106/CLBLL_IMUX17 CLBLL_L_X42Y106/CLBLL_LL_B3 CLBLM_R_X43Y105/CLBLM_IMUX2 CLBLM_R_X43Y105/CLBLM_M_A2 CLBLM_R_X43Y105/CLBLM_WR1END1 CLBLM_R_X43Y109/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y109/CLBLM_M_AQ CLBLM_R_X43Y109/CLBLM_SE4BEG0 INT_L_X42Y106/IMUX_L17 INT_L_X42Y106/NW2END1 INT_L_X44Y104/WL1END3 INT_L_X44Y105/SE6E0 INT_L_X44Y105/WL1END_N1_3 INT_L_X44Y105/WR1BEG1 INT_L_X44Y106/SE6D0 INT_L_X44Y107/SE6C0 INT_L_X44Y108/SE6B0 INT_L_X44Y109/SE6A0 INT_R_X43Y105/IMUX2 INT_R_X43Y105/NW2BEG1 INT_R_X43Y105/WR1END1 INT_R_X43Y106/NW2A1 INT_R_X43Y109/LOGIC_OUTS4 INT_R_X43Y109/SE6BEG0 INT_R_X45Y104/WL1BEG3 INT_R_X45Y105/SE6END0 INT_R_X45Y105/WL1BEG_N3 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y109/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X42Y106/INT_L.NW2END1->>IMUX_L17 INT_L_X44Y105/INT_L.WL1END_N1_3->>WR1BEG1 INT_R_X43Y105/INT_R.WR1END1->>IMUX2 INT_R_X43Y105/INT_R.WR1END1->>NW2BEG1 INT_R_X43Y109/INT_R.LOGIC_OUTS4->>SE6BEG0 INT_R_X45Y105/INT_R.SE6END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[6]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[6] - 
wires: BRAM_INT_INTERFACE_L_X38Y99/INT_INTERFACE_WW2END1 BRAM_L_X38Y95/BRAM_WW2END1_4 CLBLL_L_X40Y99/CLBLL_WW2END1 CLBLL_L_X42Y98/CLBLL_IMUX26 CLBLL_L_X42Y98/CLBLL_L_B4 CLBLL_L_X42Y98/CLBLL_SE2A1 CLBLM_R_X37Y99/CLBLM_IMUX27 CLBLM_R_X37Y99/CLBLM_M_B4 CLBLM_R_X37Y99/CLBLM_WW2END1 CLBLM_R_X39Y99/CLBLM_IMUX27 CLBLM_R_X39Y99/CLBLM_M_B4 CLBLM_R_X39Y99/CLBLM_WW2END1 CLBLM_R_X41Y98/CLBLM_SE2A1 CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y99/CLBLM_M_BQ INT_L_X38Y99/WW2A1 INT_L_X40Y99/WW2A1 INT_L_X42Y98/IMUX_L26 INT_L_X42Y98/SE2END1 INT_R_X37Y99/IMUX27 INT_R_X37Y99/WW2END1 INT_R_X39Y99/IMUX27 INT_R_X39Y99/WW2BEG1 INT_R_X39Y99/WW2END1 INT_R_X41Y98/SE2A1 INT_R_X41Y99/LOGIC_OUTS5 INT_R_X41Y99/SE2BEG1 INT_R_X41Y99/WW2BEG1 VBRK_X99Y103/VBRK_WW2END1 
pips: CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y99/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y98/INT_L.SE2END1->>IMUX_L26 INT_R_X37Y99/INT_R.WW2END1->>IMUX27 INT_R_X39Y99/INT_R.WW2END1->>IMUX27 INT_R_X39Y99/INT_R.WW2END1->>WW2BEG1 INT_R_X41Y99/INT_R.LOGIC_OUTS5->>SE2BEG1 INT_R_X41Y99/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_5 - 
wires: CLBLM_R_X39Y98/CLBLM_LOGIC_OUTS18 CLBLM_R_X39Y98/CLBLM_L_CMUX CLBLM_R_X39Y99/CLBLM_IMUX24 CLBLM_R_X39Y99/CLBLM_M_B5 INT_R_X39Y98/LOGIC_OUTS18 INT_R_X39Y98/NR1BEG0 INT_R_X39Y99/IMUX24 INT_R_X39Y99/NR1END0 
pips: CLBLM_R_X39Y98/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X39Y98/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X39Y99/INT_R.NR1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[6]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgdel[6] - 
wires: BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_SE4C1 BRAM_L_X44Y100/BRAM_SE4C1_2 CLBLL_L_X42Y106/CLBLL_IMUX18 CLBLL_L_X42Y106/CLBLL_LL_B2 CLBLL_L_X42Y106/CLBLL_LL_BQ CLBLL_L_X42Y106/CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y103/CLBLL_EE2BEG1 CLBLM_L_X46Y103/CLBLM_EE2BEG1 CLBLM_R_X43Y102/CLBLM_SE4C1 CLBLM_R_X47Y103/CLBLM_IMUX15 CLBLM_R_X47Y103/CLBLM_M_B1 INT_L_X42Y106/IMUX_L18 INT_L_X42Y106/LOGIC_OUTS_L5 INT_L_X42Y106/SE6BEG1 INT_L_X44Y102/NE2BEG1 INT_L_X44Y102/SE6END1 INT_L_X44Y103/NE2A1 INT_L_X46Y103/EE2A1 INT_R_X43Y102/SE6E1 INT_R_X43Y103/SE6D1 INT_R_X43Y104/SE6C1 INT_R_X43Y105/SE6B1 INT_R_X43Y106/SE6A1 INT_R_X45Y103/EE2BEG1 INT_R_X45Y103/NE2END1 INT_R_X47Y103/BYP_ALT5 INT_R_X47Y103/BYP_BOUNCE5 INT_R_X47Y103/EE2END1 INT_R_X47Y103/IMUX15 VBRK_X113Y108/VBRK_EE2BEG1 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y106/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X42Y106/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X42Y106/INT_L.LOGIC_OUTS_L5->>SE6BEG1 INT_L_X44Y102/INT_L.SE6END1->>NE2BEG1 INT_R_X45Y103/INT_R.NE2END1->>EE2BEG1 INT_R_X47Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X47Y103/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X47Y103/INT_R.EE2END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[6] - 
wires: CLBLM_L_X46Y103/CLBLM_IMUX20 CLBLM_L_X46Y103/CLBLM_IMUX36 CLBLM_L_X46Y103/CLBLM_L_C2 CLBLM_L_X46Y103/CLBLM_L_D2 CLBLM_R_X47Y103/CLBLM_IMUX18 CLBLM_R_X47Y103/CLBLM_IMUX28 CLBLM_R_X47Y103/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y103/CLBLM_M_B2 CLBLM_R_X47Y103/CLBLM_M_BQ CLBLM_R_X47Y103/CLBLM_M_C4 INT_L_X46Y103/IMUX_L20 INT_L_X46Y103/IMUX_L36 INT_L_X46Y103/WR1END2 INT_R_X47Y103/BYP_ALT4 INT_R_X47Y103/BYP_BOUNCE4 INT_R_X47Y103/IMUX18 INT_R_X47Y103/IMUX28 INT_R_X47Y103/LOGIC_OUTS5 INT_R_X47Y103/WR1BEG2 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y103/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y103/INT_L.WR1END2->>IMUX_L20 INT_L_X46Y103/INT_L.WR1END2->>IMUX_L36 INT_R_X47Y103/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X47Y103/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X47Y103/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X47Y103/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X47Y103/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[6]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[6] - 
wires: BRKH_INT_X40Y99/BRKH_INT_SW6C3 CLBLL_L_X40Y100/CLBLL_IMUX13 CLBLL_L_X40Y100/CLBLL_L_B6 CLBLL_L_X40Y97/CLBLL_EE4BEG3 CLBLL_L_X40Y97/CLBLL_SW4END3 CLBLL_L_X42Y97/CLBLL_EE4B3 CLBLL_L_X42Y98/CLBLL_IMUX16 CLBLL_L_X42Y98/CLBLL_L_B3 CLBLM_R_X39Y97/CLBLM_EE4BEG3 CLBLM_R_X39Y97/CLBLM_SW4END3 CLBLM_R_X41Y100/CLBLM_IMUX14 CLBLM_R_X41Y100/CLBLM_L_B1 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y101/CLBLM_M_DQ CLBLM_R_X41Y97/CLBLM_EE4B3 INT_L_X40Y100/IMUX_L13 INT_L_X40Y100/SW6B3 INT_L_X40Y100/WL1END2 INT_L_X40Y101/SW6A3 INT_L_X40Y97/EE4A3 INT_L_X40Y97/SW6E3 INT_L_X40Y98/SW6D3 INT_L_X40Y99/SW6C3 INT_L_X42Y97/EE4C3 INT_L_X42Y97/WR1END_S1_0 INT_L_X42Y98/IMUX_L16 INT_L_X42Y98/WR1END0 INT_R_X39Y97/EE4BEG3 INT_R_X39Y97/SW6END3 INT_R_X39Y98/SW6END_N0_3 INT_R_X41Y100/IMUX14 INT_R_X41Y100/SL1END3 INT_R_X41Y100/WL1BEG2 INT_R_X41Y101/LOGIC_OUTS7 INT_R_X41Y101/SL1BEG3 INT_R_X41Y101/SW6BEG3 INT_R_X41Y97/EE4B3 INT_R_X43Y97/EE4END3 INT_R_X43Y97/WR1BEG_S0 INT_R_X43Y98/WR1BEG0 VBRK_X99Y101/VBRK_EE4BEG3 VBRK_X99Y101/VBRK_SW4END3 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X40Y100/INT_L.WL1END2->>IMUX_L13 INT_L_X42Y98/INT_L.WR1END0->>IMUX_L16 INT_R_X39Y97/INT_R.SW6END3->>EE4BEG3 INT_R_X41Y100/INT_R.SL1END3->>IMUX14 INT_R_X41Y100/INT_R.SL1END3->>WL1BEG2 INT_R_X41Y101/INT_R.LOGIC_OUTS7->>SL1BEG3 INT_R_X41Y101/INT_R.LOGIC_OUTS7->>SW6BEG3 INT_R_X43Y97/INT_R.EE4END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_5 - 
wires: BRKH_INT_X41Y99/BRKH_INT_NR1BEG0 BRKH_INT_X41Y99/BRKH_INT_NR1BEG0_SLOW CLBLM_R_X41Y100/CLBLM_IMUX25 CLBLM_R_X41Y100/CLBLM_L_B5 CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y99/CLBLM_M_CMUX INT_R_X41Y100/IMUX25 INT_R_X41Y100/NR1END0 INT_R_X41Y99/LOGIC_OUTS22 INT_R_X41Y99/NR1BEG0 
pips: BRKH_INT_X41Y99/BRKH_INT.BRKH_INT_NR1BEG0->>BRKH_INT_NR1BEG0_SLOW CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y99/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y100/INT_R.NR1END0->>IMUX25 INT_R_X41Y99/INT_R.LOGIC_OUTS22->>NR1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[6]_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[6] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WW2A3 BRAM_L_X44Y105/BRAM_WW2A3_1 CLBLL_L_X42Y106/CLBLL_IMUX7 CLBLL_L_X42Y106/CLBLL_LL_A1 CLBLL_R_X45Y106/CLBLL_WR1END3 CLBLM_L_X46Y105/CLBLM_IMUX39 CLBLM_L_X46Y105/CLBLM_L_D3 CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y106/CLBLM_M_CQ CLBLM_L_X46Y106/CLBLM_WR1END3 CLBLM_R_X43Y106/CLBLM_WW2A3 INT_L_X42Y106/IMUX_L7 INT_L_X42Y106/WW2END3 INT_L_X42Y107/WW2END_N0_3 INT_L_X44Y106/WR1END_S1_0 INT_L_X44Y106/WW2BEG3 INT_L_X44Y107/WR1END0 INT_L_X46Y105/IMUX_L39 INT_L_X46Y105/SR1END3 INT_L_X46Y106/LOGIC_OUTS_L6 INT_L_X46Y106/SR1BEG3 INT_L_X46Y106/SR1END_N3_3 INT_L_X46Y106/WR1BEG3 INT_R_X43Y106/WW2A3 INT_R_X45Y106/WR1BEG_S0 INT_R_X45Y106/WR1END3 INT_R_X45Y107/WR1BEG0 VBRK_X113Y111/VBRK_WR1END3 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y106/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X42Y106/INT_L.WW2END3->>IMUX_L7 INT_L_X44Y106/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X46Y105/INT_L.SR1END3->>IMUX_L39 INT_L_X46Y106/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X46Y106/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X45Y106/INT_R.WR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_5 - 
wires: CLBLL_R_X45Y104/CLBLL_EL1BEG3 CLBLL_R_X45Y105/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y105/CLBLL_L_CMUX CLBLM_L_X46Y104/CLBLM_EL1BEG3 CLBLM_L_X46Y105/CLBLM_IMUX46 CLBLM_L_X46Y105/CLBLM_L_D5 INT_L_X46Y104/EL1END3 INT_L_X46Y104/NR1BEG3 INT_L_X46Y105/IMUX_L46 INT_L_X46Y105/NR1END3 INT_R_X45Y104/EL1BEG3 INT_R_X45Y105/EL1BEG_N3 INT_R_X45Y105/LOGIC_OUTS18 VBRK_X113Y109/VBRK_EL1BEG3 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X46Y104/INT_L.EL1END3->>NR1BEG3 INT_L_X46Y105/INT_L.NR1END3->>IMUX_L46 INT_R_X45Y105/INT_R.LOGIC_OUTS18->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[7] - 
wires: CLBLL_L_X42Y98/CLBLL_ER1BEG3 CLBLL_L_X42Y98/CLBLL_SW2A2 CLBLL_L_X42Y99/CLBLL_LL_CQ CLBLL_L_X42Y99/CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y98/CLBLM_ER1BEG3 CLBLM_R_X41Y98/CLBLM_IMUX5 CLBLM_R_X41Y98/CLBLM_L_A6 CLBLM_R_X41Y98/CLBLM_SW2A2 CLBLM_R_X43Y99/CLBLM_IMUX45 CLBLM_R_X43Y99/CLBLM_M_D2 INT_L_X42Y98/ER1END3 INT_L_X42Y98/NE2BEG3 INT_L_X42Y98/SW2A2 INT_L_X42Y99/ER1END_N3_3 INT_L_X42Y99/LOGIC_OUTS_L6 INT_L_X42Y99/NE2A3 INT_L_X42Y99/SW2BEG2 INT_R_X41Y98/ER1BEG3 INT_R_X41Y98/IMUX5 INT_R_X41Y98/SW2END2 INT_R_X43Y99/IMUX45 INT_R_X43Y99/NE2END3 
pips: CLBLL_L_X42Y99/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X42Y98/INT_L.ER1END3->>NE2BEG3 INT_L_X42Y99/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_R_X41Y98/INT_R.SW2END2->>ER1BEG3 INT_R_X41Y98/INT_R.SW2END2->>IMUX5 INT_R_X43Y99/INT_R.NE2END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_4 - 
wires: BRKH_INT_X43Y99/BRKH_INT_FAN_BOUNCE_S3_2 CLBLM_R_X43Y100/CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y100/CLBLM_L_DMUX CLBLM_R_X43Y99/CLBLM_IMUX38 CLBLM_R_X43Y99/CLBLM_M_D3 INT_R_X43Y100/FAN_ALT2 INT_R_X43Y100/FAN_BOUNCE2 INT_R_X43Y100/LOGIC_OUTS19 INT_R_X43Y99/FAN_BOUNCE_S3_2 INT_R_X43Y99/IMUX38 
pips: CLBLM_R_X43Y100/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_R_X43Y100/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y100/INT_R.LOGIC_OUTS19->>FAN_ALT2 INT_R_X43Y99/INT_R.FAN_BOUNCE_S3_2->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/p_3_in[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thsync[7] - 
wires: CLBLM_R_X43Y107/CLBLM_IMUX16 CLBLM_R_X43Y107/CLBLM_L_B3 CLBLM_R_X43Y109/CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y109/CLBLM_L_DQ CLBLM_R_X43Y111/CLBLM_IMUX14 CLBLM_R_X43Y111/CLBLM_L_B1 INT_L_X42Y107/SE2A0 INT_L_X42Y108/SE2BEG0 INT_L_X42Y108/SW2END0 INT_R_X43Y107/IMUX16 INT_R_X43Y107/SE2END0 INT_R_X43Y108/SW2A0 INT_R_X43Y109/LOGIC_OUTS3 INT_R_X43Y109/NN2BEG3 INT_R_X43Y109/SR1BEG_S0 INT_R_X43Y109/SW2BEG0 INT_R_X43Y110/NN2A3 INT_R_X43Y111/IMUX14 INT_R_X43Y111/NN2END3 
pips: CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y109/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X42Y108/INT_L.SW2END0->>SE2BEG0 INT_R_X43Y107/INT_R.SE2END0->>IMUX16 INT_R_X43Y109/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X43Y109/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X43Y109/INT_R.SR1BEG_S0->>SW2BEG0 INT_R_X43Y111/INT_R.NN2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/Qi[7] - 
wires: CLBLM_R_X43Y111/CLBLM_IMUX19 CLBLM_R_X43Y111/CLBLM_IMUX23 CLBLM_R_X43Y111/CLBLM_IMUX37 CLBLM_R_X43Y111/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y111/CLBLM_L_B2 CLBLM_R_X43Y111/CLBLM_L_BQ CLBLM_R_X43Y111/CLBLM_L_C3 CLBLM_R_X43Y111/CLBLM_L_D4 INT_R_X43Y111/BYP_ALT5 INT_R_X43Y111/BYP_BOUNCE5 INT_R_X43Y111/IMUX19 INT_R_X43Y111/IMUX23 INT_R_X43Y111/IMUX37 INT_R_X43Y111/LOGIC_OUTS1 
pips: CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X43Y111/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X43Y111/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X43Y111/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X43Y111/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X43Y111/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X43Y111/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[7]_i_3__0_n_0 - 
wires: CLBLM_R_X43Y111/CLBLM_IMUX26 CLBLM_R_X43Y111/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y111/CLBLM_L_B4 CLBLM_R_X43Y111/CLBLM_M_D INT_R_X43Y111/IMUX26 INT_R_X43Y111/LOGIC_OUTS15 INT_R_X43Y111/SR1BEG_S0 
pips: CLBLM_R_X43Y111/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y111/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X43Y111/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X43Y111/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgdel[7] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WR1END2 BRAM_L_X44Y105/BRAM_WR1END2_0 CLBLL_R_X45Y105/CLBLL_LL_DMUX CLBLL_R_X45Y105/CLBLL_LOGIC_OUTS23 CLBLL_R_X45Y106/CLBLL_NE2A1 CLBLM_L_X46Y106/CLBLM_IMUX18 CLBLM_L_X46Y106/CLBLM_M_B2 CLBLM_L_X46Y106/CLBLM_NE2A1 CLBLM_R_X43Y105/CLBLM_IMUX27 CLBLM_R_X43Y105/CLBLM_M_B4 CLBLM_R_X43Y105/CLBLM_WR1END2 INT_L_X44Y105/WL1END0 INT_L_X44Y105/WR1BEG2 INT_L_X46Y106/IMUX_L18 INT_L_X46Y106/NE2END1 INT_R_X43Y105/IMUX27 INT_R_X43Y105/WR1END2 INT_R_X45Y105/LOGIC_OUTS23 INT_R_X45Y105/NE2BEG1 INT_R_X45Y105/WL1BEG0 INT_R_X45Y106/NE2A1 VBRK_X113Y111/VBRK_NE2A1 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X44Y105/INT_L.WL1END0->>WR1BEG2 INT_L_X46Y106/INT_L.NE2END1->>IMUX_L18 INT_R_X43Y105/INT_R.WR1END2->>IMUX27 INT_R_X45Y105/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X45Y105/INT_R.LOGIC_OUTS23->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[7]_i_3__1_n_0 - 
wires: CLBLL_L_X42Y105/CLBLL_EE2BEG3 CLBLM_R_X41Y105/CLBLM_EE2BEG3 CLBLM_R_X41Y105/CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y105/CLBLM_M_D CLBLM_R_X43Y105/CLBLM_IMUX15 CLBLM_R_X43Y105/CLBLM_M_B1 INT_L_X42Y105/EE2A3 INT_R_X41Y105/EE2BEG3 INT_R_X41Y105/LOGIC_OUTS15 INT_R_X43Y105/EE2END3 INT_R_X43Y105/IMUX15 
pips: CLBLM_R_X41Y105/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X41Y105/INT_R.LOGIC_OUTS15->>EE2BEG3 INT_R_X43Y105/INT_R.EE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[7] - 
wires: BRAM_INT_INTERFACE_L_X38Y99/INT_INTERFACE_WW2END2 BRAM_L_X38Y95/BRAM_WW2END2_4 BRKH_INT_X40Y99/BRKH_INT_ER1END3 CLBLL_L_X40Y99/CLBLL_ER1BEG3 CLBLL_L_X40Y99/CLBLL_WW2END2 CLBLM_R_X37Y99/CLBLM_IMUX22 CLBLM_R_X37Y99/CLBLM_M_C3 CLBLM_R_X37Y99/CLBLM_WW2END2 CLBLM_R_X39Y99/CLBLM_ER1BEG3 CLBLM_R_X39Y99/CLBLM_IMUX22 CLBLM_R_X39Y99/CLBLM_M_C3 CLBLM_R_X39Y99/CLBLM_WW2END2 CLBLM_R_X41Y98/CLBLM_IMUX14 CLBLM_R_X41Y98/CLBLM_L_B1 CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y99/CLBLM_M_CQ INT_L_X38Y99/WW2A2 INT_L_X40Y100/ER1END_N3_3 INT_L_X40Y98/SE2A3 INT_L_X40Y99/ER1END3 INT_L_X40Y99/SE2BEG3 INT_L_X40Y99/WW2A2 INT_R_X37Y99/IMUX22 INT_R_X37Y99/WW2END2 INT_R_X39Y99/ER1BEG3 INT_R_X39Y99/IMUX22 INT_R_X39Y99/WW2BEG2 INT_R_X39Y99/WW2END2 INT_R_X41Y98/IMUX14 INT_R_X41Y98/SE2END3 INT_R_X41Y99/LOGIC_OUTS6 INT_R_X41Y99/WW2BEG2 VBRK_X99Y103/VBRK_ER1BEG3 VBRK_X99Y103/VBRK_WW2END2 
pips: CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y99/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X40Y99/INT_L.ER1END3->>SE2BEG3 INT_R_X37Y99/INT_R.WW2END2->>IMUX22 INT_R_X39Y99/INT_R.WW2END2->>ER1BEG3 INT_R_X39Y99/INT_R.WW2END2->>IMUX22 INT_R_X39Y99/INT_R.WW2END2->>WW2BEG2 INT_R_X41Y98/INT_R.SE2END3->>IMUX14 INT_R_X41Y99/INT_R.LOGIC_OUTS6->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_4 - 
wires: CLBLM_R_X39Y98/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y98/CLBLM_L_DMUX CLBLM_R_X39Y99/CLBLM_IMUX32 CLBLM_R_X39Y99/CLBLM_M_C1 INT_R_X39Y98/LOGIC_OUTS19 INT_R_X39Y98/NL1BEG0 INT_R_X39Y98/NL1END_S3_0 INT_R_X39Y99/IMUX32 INT_R_X39Y99/NL1END0 
pips: CLBLM_R_X39Y98/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X39Y98/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X39Y99/INT_R.NL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[7] - 
wires: BRKH_INT_X40Y99/BRKH_INT_NN2A3 CLBLL_L_X40Y100/CLBLL_IMUX23 CLBLL_L_X40Y100/CLBLL_L_C3 CLBLM_R_X41Y98/CLBLM_IMUX26 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y98/CLBLM_L_B4 CLBLM_R_X41Y98/CLBLM_L_DQ CLBLM_R_X41Y99/CLBLM_IMUX20 CLBLM_R_X41Y99/CLBLM_L_C2 INT_L_X40Y100/IMUX_L23 INT_L_X40Y100/NN2END3 INT_L_X40Y98/NN2BEG3 INT_L_X40Y98/WL1END2 INT_L_X40Y99/NN2A3 INT_R_X41Y98/IMUX26 INT_R_X41Y98/LOGIC_OUTS3 INT_R_X41Y98/NL1BEG2 INT_R_X41Y98/SR1BEG_S0 INT_R_X41Y98/WL1BEG2 INT_R_X41Y99/IMUX20 INT_R_X41Y99/NL1END2 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y98/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X40Y100/INT_L.NN2END3->>IMUX_L23 INT_L_X40Y98/INT_L.WL1END2->>NN2BEG3 INT_R_X41Y98/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X41Y98/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X41Y98/INT_R.LOGIC_OUTS3->>WL1BEG2 INT_R_X41Y98/INT_R.SR1BEG_S0->>IMUX26 INT_R_X41Y99/INT_R.NL1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_4 - 
wires: CLBLM_R_X41Y99/CLBLM_IMUX21 CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS23 CLBLM_R_X41Y99/CLBLM_L_C4 CLBLM_R_X41Y99/CLBLM_M_DMUX INT_R_X41Y99/BYP_ALT5 INT_R_X41Y99/BYP_BOUNCE5 INT_R_X41Y99/IMUX21 INT_R_X41Y99/LOGIC_OUTS23 
pips: CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y99/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X41Y99/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y99/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X41Y99/INT_R.LOGIC_OUTS23->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[7] - 
wires: CLBLM_L_X46Y106/CLBLM_IMUX1 CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y106/CLBLM_M_A3 CLBLM_L_X46Y106/CLBLM_M_DQ CLBLM_R_X47Y106/CLBLM_IMUX13 CLBLM_R_X47Y106/CLBLM_L_B6 INT_L_X46Y106/EL1BEG2 INT_L_X46Y106/IMUX_L1 INT_L_X46Y106/LOGIC_OUTS_L7 INT_L_X46Y106/SR1BEG_S0 INT_R_X47Y106/EL1END2 INT_R_X47Y106/IMUX13 
pips: CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y106/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X46Y106/INT_L.LOGIC_OUTS_L7->>EL1BEG2 INT_L_X46Y106/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X46Y106/INT_L.SR1BEG_S0->>IMUX_L1 INT_R_X47Y106/INT_R.EL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_4 - 
wires: CLBLL_R_X45Y105/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y105/CLBLL_L_DMUX CLBLL_R_X45Y106/CLBLL_EE2BEG1 CLBLM_L_X46Y106/CLBLM_EE2BEG1 CLBLM_R_X47Y106/CLBLM_IMUX26 CLBLM_R_X47Y106/CLBLM_L_B4 INT_L_X46Y106/EE2A1 INT_R_X45Y105/LOGIC_OUTS19 INT_R_X45Y105/NR1BEG1 INT_R_X45Y106/EE2BEG1 INT_R_X45Y106/NR1END1 INT_R_X47Y106/EE2END1 INT_R_X47Y106/IMUX26 VBRK_X113Y111/VBRK_EE2BEG1 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X45Y105/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X45Y106/INT_R.NR1END1->>EE2BEG1 INT_R_X47Y106/INT_R.EE2END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7]_i_1__5_n_0 - 
wires: CLBLM_L_X46Y103/CLBLM_FAN7 CLBLM_L_X46Y103/CLBLM_M_CE CLBLM_R_X47Y103/CLBLM_FAN7 CLBLM_R_X47Y103/CLBLM_M_CE CLBLM_R_X47Y105/CLBLM_FAN7 CLBLM_R_X47Y105/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y105/CLBLM_M_C CLBLM_R_X47Y105/CLBLM_M_CE INT_L_X46Y103/FAN_ALT7 INT_L_X46Y103/FAN_L7 INT_L_X46Y103/WL1END1 INT_R_X47Y103/FAN7 INT_R_X47Y103/FAN_ALT7 INT_R_X47Y103/SL1END2 INT_R_X47Y103/WL1BEG1 INT_R_X47Y104/SL1BEG2 INT_R_X47Y104/SL1END2 INT_R_X47Y105/FAN7 INT_R_X47Y105/FAN_ALT7 INT_R_X47Y105/LOGIC_OUTS14 INT_R_X47Y105/SL1BEG2 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y103/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y105/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y105/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y103/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y103/INT_L.WL1END1->>FAN_ALT7 INT_R_X47Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X47Y103/INT_R.SL1END2->>FAN_ALT7 INT_R_X47Y103/INT_R.SL1END2->>WL1BEG1 INT_R_X47Y104/INT_R.SL1END2->>SL1BEG2 INT_R_X47Y105/INT_R.FAN_ALT7->>FAN7 INT_R_X47Y105/INT_R.LOGIC_OUTS14->>FAN_ALT7 INT_R_X47Y105/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

rci_i_2__0_n_0 - 
wires: CLBLM_L_X46Y102/CLBLM_IMUX3 CLBLM_L_X46Y102/CLBLM_L_A2 CLBLM_L_X46Y108/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y108/CLBLM_M_B CLBLM_R_X47Y104/CLBLM_IMUX27 CLBLM_R_X47Y104/CLBLM_M_B4 CLBLM_R_X47Y105/CLBLM_IMUX35 CLBLM_R_X47Y105/CLBLM_M_C6 INT_L_X46Y102/IMUX_L3 INT_L_X46Y102/SW2END1 INT_L_X46Y107/SE2A1 INT_L_X46Y108/LOGIC_OUTS_L13 INT_L_X46Y108/SE2BEG1 INT_R_X47Y102/SW2A1 INT_R_X47Y103/SL1END1 INT_R_X47Y103/SW2BEG1 INT_R_X47Y104/IMUX27 INT_R_X47Y104/SL1BEG1 INT_R_X47Y104/SL1END1 INT_R_X47Y105/IMUX35 INT_R_X47Y105/SL1BEG1 INT_R_X47Y105/SS2END1 INT_R_X47Y106/SS2A1 INT_R_X47Y107/SE2END1 INT_R_X47Y107/SS2BEG1 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y108/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X46Y102/INT_L.SW2END1->>IMUX_L3 INT_L_X46Y108/INT_L.LOGIC_OUTS_L13->>SE2BEG1 INT_R_X47Y103/INT_R.SL1END1->>SW2BEG1 INT_R_X47Y104/INT_R.SL1END1->>IMUX27 INT_R_X47Y104/INT_R.SL1END1->>SL1BEG1 INT_R_X47Y105/INT_R.SS2END1->>IMUX35 INT_R_X47Y105/INT_R.SS2END1->>SL1BEG1 INT_R_X47Y107/INT_R.SE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[7]_i_1__6_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_WW2END1 BRAM_L_X44Y100/BRAM_SW2A1_1 BRAM_L_X44Y95/BRAM_WW2END1_4 BRKH_INT_X45Y99/BRKH_INT_SS2END1 CLBLL_R_X45Y101/CLBLL_FAN7 CLBLL_R_X45Y101/CLBLL_LL_CE CLBLL_R_X45Y101/CLBLL_SW2A1 CLBLL_R_X45Y108/CLBLL_SE2A1 CLBLL_R_X45Y109/CLBLL_ER1BEG2 CLBLL_R_X45Y109/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y109/CLBLL_L_B CLBLL_R_X45Y110/CLBLL_FAN6 CLBLL_R_X45Y110/CLBLL_L_CE CLBLL_R_X45Y99/CLBLL_FAN7 CLBLL_R_X45Y99/CLBLL_LL_CE CLBLM_L_X46Y101/CLBLM_SW2A1 CLBLM_L_X46Y108/CLBLM_FAN6 CLBLM_L_X46Y108/CLBLM_L_CE CLBLM_L_X46Y108/CLBLM_SE2A1 CLBLM_L_X46Y109/CLBLM_ER1BEG2 CLBLM_L_X46Y110/CLBLM_FAN7 CLBLM_L_X46Y110/CLBLM_M_CE CLBLM_R_X43Y101/CLBLM_FAN7 CLBLM_R_X43Y101/CLBLM_M_CE CLBLM_R_X43Y101/CLBLM_SW2A1 CLBLM_R_X43Y102/CLBLM_FAN7 CLBLM_R_X43Y102/CLBLM_M_CE CLBLM_R_X43Y99/CLBLM_FAN7 CLBLM_R_X43Y99/CLBLM_M_CE CLBLM_R_X43Y99/CLBLM_WW2END1 CLBLM_R_X47Y108/CLBLM_FAN7 CLBLM_R_X47Y108/CLBLM_M_CE INT_L_X42Y102/NE2BEG2 INT_L_X42Y102/NW2END2 INT_L_X42Y103/NE2A2 INT_L_X44Y101/SW2A1 INT_L_X44Y102/NW2END2 INT_L_X44Y102/SW2BEG1 INT_L_X44Y99/WW2A1 INT_L_X46Y101/SW2A1 INT_L_X46Y102/SS6END1 INT_L_X46Y102/SW2BEG1 INT_L_X46Y103/SS6E1 INT_L_X46Y104/SS6D1 INT_L_X46Y105/SS6C1 INT_L_X46Y106/SS6B1 INT_L_X46Y107/SS6A1 INT_L_X46Y108/FAN_ALT6 INT_L_X46Y108/FAN_L6 INT_L_X46Y108/SE2A2 INT_L_X46Y108/SE2END1 INT_L_X46Y108/SS6BEG1 INT_L_X46Y109/ER1END2 INT_L_X46Y109/NR1BEG2 INT_L_X46Y109/SE2BEG2 INT_L_X46Y110/FAN_ALT7 INT_L_X46Y110/FAN_L7 INT_L_X46Y110/NR1END2 INT_R_X43Y101/FAN7 INT_R_X43Y101/FAN_ALT7 INT_R_X43Y101/NW2BEG2 INT_R_X43Y101/SW2END1 INT_R_X43Y102/FAN7 INT_R_X43Y102/FAN_ALT7 INT_R_X43Y102/NW2A2 INT_R_X43Y102/SL1END2 INT_R_X43Y103/NE2END2 INT_R_X43Y103/SL1BEG2 INT_R_X43Y99/FAN7 INT_R_X43Y99/FAN_ALT7 INT_R_X43Y99/WW2END1 INT_R_X45Y100/SS2A1 INT_R_X45Y101/FAN7 INT_R_X45Y101/FAN_ALT7 INT_R_X45Y101/NW2BEG2 INT_R_X45Y101/SS2BEG1 INT_R_X45Y101/SW2END1 INT_R_X45Y102/NW2A2 INT_R_X45Y108/SE2A1 INT_R_X45Y109/ER1BEG2 INT_R_X45Y109/LOGIC_OUTS9 INT_R_X45Y109/NR1BEG1 INT_R_X45Y109/SE2BEG1 INT_R_X45Y110/FAN6 INT_R_X45Y110/FAN_ALT6 INT_R_X45Y110/NR1END1 INT_R_X45Y99/FAN7 INT_R_X45Y99/FAN_ALT7 INT_R_X45Y99/SS2END1 INT_R_X45Y99/WW2BEG1 INT_R_X47Y108/FAN7 INT_R_X47Y108/FAN_ALT7 INT_R_X47Y108/SE2END2 VBRK_X113Y106/VBRK_SW2A1 VBRK_X113Y113/VBRK_SE2A1 VBRK_X113Y114/VBRK_ER1BEG2 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y109/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y110/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y99/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X46Y108/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y110/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y101/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y102/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y99/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y108/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X42Y102/INT_L.NW2END2->>NE2BEG2 INT_L_X44Y102/INT_L.NW2END2->>SW2BEG1 INT_L_X46Y102/INT_L.SS6END1->>SW2BEG1 INT_L_X46Y108/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y108/INT_L.SE2END1->>FAN_ALT6 INT_L_X46Y108/INT_L.SE2END1->>SS6BEG1 INT_L_X46Y109/INT_L.ER1END2->>NR1BEG2 INT_L_X46Y109/INT_L.ER1END2->>SE2BEG2 INT_L_X46Y110/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y110/INT_L.NR1END2->>FAN_ALT7 INT_R_X43Y101/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y101/INT_R.SW2END1->>FAN_ALT7 INT_R_X43Y101/INT_R.SW2END1->>NW2BEG2 INT_R_X43Y102/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y102/INT_R.SL1END2->>FAN_ALT7 INT_R_X43Y103/INT_R.NE2END2->>SL1BEG2 INT_R_X43Y99/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y99/INT_R.WW2END1->>FAN_ALT7 INT_R_X45Y101/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y101/INT_R.SW2END1->>FAN_ALT7 INT_R_X45Y101/INT_R.SW2END1->>NW2BEG2 INT_R_X45Y101/INT_R.SW2END1->>SS2BEG1 INT_R_X45Y109/INT_R.LOGIC_OUTS9->>ER1BEG2 INT_R_X45Y109/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X45Y109/INT_R.LOGIC_OUTS9->>SE2BEG1 INT_R_X45Y110/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y110/INT_R.NR1END1->>FAN_ALT6 INT_R_X45Y99/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y99/INT_R.SS2END1->>FAN_ALT7 INT_R_X45Y99/INT_R.SS2END1->>WW2BEG1 INT_R_X47Y108/INT_R.FAN_ALT7->>FAN7 INT_R_X47Y108/INT_R.SE2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

Qi[7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvsync[7] - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_SW2A0 BRAM_L_X44Y105/BRAM_SW2A0_2 CLBLL_R_X45Y108/CLBLL_WW2A0 CLBLM_L_X46Y108/CLBLM_IMUX34 CLBLM_L_X46Y108/CLBLM_L_C6 CLBLM_L_X46Y108/CLBLM_WW2A0 CLBLM_R_X43Y107/CLBLM_IMUX25 CLBLM_R_X43Y107/CLBLM_L_B5 CLBLM_R_X43Y107/CLBLM_SW2A0 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y106/CLBLM_M_AMUX INT_L_X44Y107/SW2A0 INT_L_X44Y108/SW2BEG0 INT_L_X44Y108/WW2END0 INT_L_X46Y108/IMUX_L34 INT_L_X46Y108/NW2END1 INT_L_X46Y108/WW2BEG0 INT_R_X43Y107/IMUX25 INT_R_X43Y107/SW2END0 INT_R_X45Y108/WW2A0 INT_R_X47Y106/LOGIC_OUTS20 INT_R_X47Y106/NL1BEG1 INT_R_X47Y107/NL1END1 INT_R_X47Y107/NW2BEG1 INT_R_X47Y108/NW2A1 VBRK_X113Y113/VBRK_WW2A0 
pips: CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y106/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X44Y108/INT_L.WW2END0->>SW2BEG0 INT_L_X46Y108/INT_L.NW2END1->>IMUX_L34 INT_L_X46Y108/INT_L.NW2END1->>WW2BEG0 INT_R_X43Y107/INT_R.SW2END0->>IMUX25 INT_R_X47Y106/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X47Y107/INT_R.NL1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/sync_cnt/cnt/Qi_reg_n_0_[7] - 
wires: CLBLM_L_X46Y108/CLBLM_IMUX12 CLBLM_L_X46Y108/CLBLM_IMUX20 CLBLM_L_X46Y108/CLBLM_IMUX4 CLBLM_L_X46Y108/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y108/CLBLM_L_C2 CLBLM_L_X46Y108/CLBLM_L_CQ CLBLM_L_X46Y108/CLBLM_M_A6 CLBLM_L_X46Y108/CLBLM_M_B6 INT_L_X46Y108/IMUX_L12 INT_L_X46Y108/IMUX_L20 INT_L_X46Y108/IMUX_L4 INT_L_X46Y108/LOGIC_OUTS_L2 
pips: CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X46Y108/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y108/INT_L.LOGIC_OUTS_L2->>IMUX_L12 INT_L_X46Y108/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X46Y108/INT_L.LOGIC_OUTS_L2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[7]_i_4_n_0 - 
wires: CLBLM_L_X46Y108/CLBLM_IMUX30 CLBLM_L_X46Y108/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y108/CLBLM_L_C5 CLBLM_L_X46Y108/CLBLM_L_D INT_L_X46Y108/IMUX_L30 INT_L_X46Y108/LOGIC_OUTS_L11 
pips: CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y108/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X46Y108/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7]_i_2__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgdel[7] - 
wires: CLBLM_L_X46Y106/CLBLM_IMUX27 CLBLM_L_X46Y106/CLBLM_M_B4 CLBLM_R_X47Y103/CLBLM_IMUX31 CLBLM_R_X47Y103/CLBLM_M_C5 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS6 CLBLM_R_X47Y106/CLBLM_M_CQ INT_L_X46Y106/IMUX_L27 INT_L_X46Y106/WL1END1 INT_R_X47Y103/IMUX31 INT_R_X47Y103/SS2END3 INT_R_X47Y104/SS2A3 INT_R_X47Y104/SS2END_N0_3 INT_R_X47Y105/SR1END3 INT_R_X47Y105/SS2BEG3 INT_R_X47Y106/LOGIC_OUTS6 INT_R_X47Y106/SR1BEG3 INT_R_X47Y106/SR1END_N3_3 INT_R_X47Y106/WL1BEG1 
pips: CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y106/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y106/INT_L.WL1END1->>IMUX_L27 INT_R_X47Y103/INT_R.SS2END3->>IMUX31 INT_R_X47Y105/INT_R.SR1END3->>SS2BEG3 INT_R_X47Y106/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X47Y106/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/gdel_cnt/cnt/Qi_reg_n_0_[7] - 
wires: CLBLM_L_X46Y103/CLBLM_IMUX23 CLBLM_L_X46Y103/CLBLM_IMUX37 CLBLM_L_X46Y103/CLBLM_L_C3 CLBLM_L_X46Y103/CLBLM_L_D4 CLBLM_R_X47Y103/CLBLM_IMUX29 CLBLM_R_X47Y103/CLBLM_LOGIC_OUTS6 CLBLM_R_X47Y103/CLBLM_M_C2 CLBLM_R_X47Y103/CLBLM_M_CQ INT_L_X46Y103/IMUX_L23 INT_L_X46Y103/IMUX_L37 INT_L_X46Y103/WR1END3 INT_R_X47Y103/IMUX29 INT_R_X47Y103/LOGIC_OUTS6 INT_R_X47Y103/WR1BEG3 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y103/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y103/INT_L.WR1END3->>IMUX_L23 INT_L_X46Y103/INT_L.WR1END3->>IMUX_L37 INT_R_X47Y103/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X47Y103/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[7]_i_3__2_n_0 - 
wires: CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y103/CLBLM_L_B CLBLM_R_X47Y103/CLBLM_IMUX32 CLBLM_R_X47Y103/CLBLM_M_C1 INT_L_X46Y103/EL1BEG0 INT_L_X46Y103/LOGIC_OUTS_L9 INT_R_X47Y102/EL1END_S3_0 INT_R_X47Y103/EL1END0 INT_R_X47Y103/IMUX32 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X47Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X46Y103/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_R_X47Y103/INT_R.EL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[8] - 
wires: CLBLM_R_X43Y100/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y100/CLBLM_M_DQ CLBLM_R_X43Y101/CLBLM_IMUX11 CLBLM_R_X43Y101/CLBLM_IMUX28 CLBLM_R_X43Y101/CLBLM_M_A4 CLBLM_R_X43Y101/CLBLM_M_C4 INT_R_X43Y100/LOGIC_OUTS7 INT_R_X43Y100/NL1BEG2 INT_R_X43Y101/IMUX11 INT_R_X43Y101/IMUX28 INT_R_X43Y101/NL1END2 
pips: CLBLM_R_X43Y100/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X43Y100/INT_R.LOGIC_OUTS7->>NL1BEG2 INT_R_X43Y101/INT_R.NL1END2->>IMUX11 INT_R_X43Y101/INT_R.NL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_7 - 
wires: CLBLM_R_X43Y101/CLBLM_IMUX29 CLBLM_R_X43Y101/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y101/CLBLM_L_AMUX CLBLM_R_X43Y101/CLBLM_M_C2 INT_R_X43Y101/IMUX29 INT_R_X43Y101/LOGIC_OUTS16 
pips: CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y101/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X43Y101/INT_R.LOGIC_OUTS16->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[8]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[8] - 
wires: BRAM_INT_INTERFACE_L_X38Y99/INT_INTERFACE_WW2END3 BRAM_L_X38Y95/BRAM_WW2END3_4 BRKH_INT_X37Y99/BRKH_INT_WW2END3 BRKH_INT_X39Y99/BRKH_INT_WW2END3 BRKH_INT_X41Y99/BRKH_INT_NE2BEG3 CLBLL_L_X40Y99/CLBLL_WW2END3 CLBLL_L_X42Y100/CLBLL_NE2A3 CLBLM_R_X37Y99/CLBLM_IMUX47 CLBLM_R_X37Y99/CLBLM_M_D5 CLBLM_R_X37Y99/CLBLM_WW2END3 CLBLM_R_X39Y99/CLBLM_IMUX31 CLBLM_R_X39Y99/CLBLM_M_C5 CLBLM_R_X39Y99/CLBLM_WW2END3 CLBLM_R_X41Y100/CLBLM_NE2A3 CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y99/CLBLM_M_DQ CLBLM_R_X43Y101/CLBLM_IMUX15 CLBLM_R_X43Y101/CLBLM_M_B1 INT_L_X38Y99/WW2A3 INT_L_X40Y99/WW2A3 INT_L_X42Y100/NE2BEG3 INT_L_X42Y100/NE2END3 INT_L_X42Y101/NE2A3 INT_R_X37Y100/WW2END_N0_3 INT_R_X37Y99/IMUX47 INT_R_X37Y99/WW2END3 INT_R_X39Y100/WW2END_N0_3 INT_R_X39Y99/IMUX31 INT_R_X39Y99/WW2BEG3 INT_R_X39Y99/WW2END3 INT_R_X41Y100/NE2A3 INT_R_X41Y99/LOGIC_OUTS7 INT_R_X41Y99/NE2BEG3 INT_R_X41Y99/WW2BEG3 INT_R_X43Y101/IMUX15 INT_R_X43Y101/NE2END3 VBRK_X99Y103/VBRK_WW2END3 
pips: CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y99/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X42Y100/INT_L.NE2END3->>NE2BEG3 INT_R_X37Y99/INT_R.WW2END3->>IMUX47 INT_R_X39Y99/INT_R.WW2END3->>IMUX31 INT_R_X39Y99/INT_R.WW2END3->>WW2BEG3 INT_R_X41Y99/INT_R.LOGIC_OUTS7->>NE2BEG3 INT_R_X41Y99/INT_R.LOGIC_OUTS7->>WW2BEG3 INT_R_X43Y101/INT_R.NE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_7 - 
wires: CLBLM_R_X39Y99/CLBLM_IMUX29 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y99/CLBLM_L_AMUX CLBLM_R_X39Y99/CLBLM_M_C2 INT_R_X39Y99/IMUX29 INT_R_X39Y99/LOGIC_OUTS16 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X39Y99/INT_R.LOGIC_OUTS16->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[8]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[8] - 
wires: BRKH_INT_X42Y99/BRKH_INT_SW2A1 CLBLL_L_X40Y100/CLBLL_IMUX37 CLBLL_L_X40Y100/CLBLL_L_D4 CLBLL_L_X42Y100/CLBLL_LL_CQ CLBLL_L_X42Y100/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y100/CLBLL_WW2A2 CLBLL_L_X42Y99/CLBLL_SW2A1 CLBLM_R_X41Y100/CLBLM_WW2A2 CLBLM_R_X41Y99/CLBLM_IMUX19 CLBLM_R_X41Y99/CLBLM_L_B2 CLBLM_R_X41Y99/CLBLM_SW2A1 CLBLM_R_X43Y101/CLBLM_IMUX12 CLBLM_R_X43Y101/CLBLM_M_B6 INT_L_X40Y100/IMUX_L37 INT_L_X40Y100/WW2END2 INT_L_X42Y100/LOGIC_OUTS_L6 INT_L_X42Y100/NE2BEG2 INT_L_X42Y100/SW2BEG1 INT_L_X42Y100/WL1END1 INT_L_X42Y100/WW2BEG2 INT_L_X42Y101/NE2A2 INT_L_X42Y99/SW2A1 INT_R_X41Y100/WW2A2 INT_R_X41Y99/IMUX19 INT_R_X41Y99/SW2END1 INT_R_X43Y100/SL1END2 INT_R_X43Y100/WL1BEG1 INT_R_X43Y101/IMUX12 INT_R_X43Y101/NE2END2 INT_R_X43Y101/SL1BEG2 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X42Y100/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X40Y100/INT_L.WW2END2->>IMUX_L37 INT_L_X42Y100/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_L_X42Y100/INT_L.LOGIC_OUTS_L6->>WW2BEG2 INT_L_X42Y100/INT_L.WL1END1->>SW2BEG1 INT_R_X41Y99/INT_R.SW2END1->>IMUX19 INT_R_X43Y100/INT_R.SL1END2->>WL1BEG1 INT_R_X43Y101/INT_R.NE2END2->>IMUX12 INT_R_X43Y101/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_7 - 
wires: BRKH_INT_X41Y99/BRKH_INT_SE2A2 CLBLL_L_X42Y99/CLBLL_SE2A2 CLBLL_L_X42Y99/CLBLL_WL1END1 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y100/CLBLM_M_AMUX CLBLM_R_X41Y99/CLBLM_IMUX26 CLBLM_R_X41Y99/CLBLM_L_B4 CLBLM_R_X41Y99/CLBLM_SE2A2 CLBLM_R_X41Y99/CLBLM_WL1END1 INT_L_X42Y99/SE2END2 INT_L_X42Y99/WL1BEG1 INT_R_X41Y100/LOGIC_OUTS20 INT_R_X41Y100/SE2BEG2 INT_R_X41Y99/IMUX26 INT_R_X41Y99/SE2A2 INT_R_X41Y99/WL1END1 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X42Y99/INT_L.SE2END2->>WL1BEG1 INT_R_X41Y100/INT_R.LOGIC_OUTS20->>SE2BEG2 INT_R_X41Y99/INT_R.WL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[8]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[8] - 
wires: CLBLM_L_X46Y106/CLBLM_IMUX25 CLBLM_L_X46Y106/CLBLM_L_B5 CLBLM_L_X46Y107/CLBLM_IMUX11 CLBLM_L_X46Y107/CLBLM_M_A4 CLBLM_R_X47Y107/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y107/CLBLM_M_AQ INT_L_X46Y106/IMUX_L25 INT_L_X46Y106/SW2END0 INT_L_X46Y107/IMUX_L11 INT_L_X46Y107/WR1END1 INT_R_X47Y106/SW2A0 INT_R_X47Y107/LOGIC_OUTS4 INT_R_X47Y107/SW2BEG0 INT_R_X47Y107/WR1BEG1 
pips: CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y107/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y106/INT_L.SW2END0->>IMUX_L25 INT_L_X46Y107/INT_L.WR1END1->>IMUX_L11 INT_R_X47Y107/INT_R.LOGIC_OUTS4->>SW2BEG0 INT_R_X47Y107/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_7 - 
wires: CLBLL_R_X45Y106/CLBLL_EL1BEG1 CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y106/CLBLL_L_AMUX CLBLM_L_X46Y106/CLBLM_EL1BEG1 CLBLM_L_X46Y106/CLBLM_IMUX19 CLBLM_L_X46Y106/CLBLM_L_B2 INT_L_X46Y106/EL1END1 INT_L_X46Y106/IMUX_L19 INT_R_X45Y106/EL1BEG1 INT_R_X45Y106/LOGIC_OUTS16 VBRK_X113Y111/VBRK_EL1BEG1 
pips: CLBLL_R_X45Y106/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X46Y106/INT_L.EL1END1->>IMUX_L19 INT_R_X45Y106/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvlen[9] - 
wires: CLBLM_R_X43Y100/CLBLM_IMUX8 CLBLM_R_X43Y100/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y100/CLBLM_M_A5 CLBLM_R_X43Y100/CLBLM_M_CMUX CLBLM_R_X43Y101/CLBLM_IMUX40 CLBLM_R_X43Y101/CLBLM_M_D1 INT_R_X43Y100/IMUX8 INT_R_X43Y100/LOGIC_OUTS22 INT_R_X43Y100/NR1BEG0 INT_R_X43Y101/IMUX40 INT_R_X43Y101/NR1END0 
pips: CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y100/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X43Y100/INT_R.LOGIC_OUTS22->>IMUX8 INT_R_X43Y100/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X43Y101/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_6 - 
wires: CLBLM_R_X43Y101/CLBLM_IMUX44 CLBLM_R_X43Y101/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y101/CLBLM_L_BMUX CLBLM_R_X43Y101/CLBLM_M_D4 INT_R_X43Y101/FAN_ALT1 INT_R_X43Y101/FAN_BOUNCE1 INT_R_X43Y101/IMUX44 INT_R_X43Y101/LOGIC_OUTS17 
pips: CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X43Y101/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X43Y101/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y101/INT_R.FAN_BOUNCE1->>IMUX44 INT_R_X43Y101/INT_R.LOGIC_OUTS17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[9]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thgate[9] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_WW2END3 BRAM_L_X38Y100/BRAM_WW2END3_0 BRKH_INT_X40Y99/BRKH_INT_SW2END3 BRKH_INT_X41Y99/BRKH_INT_SW2A3 CLBLL_L_X40Y100/CLBLL_WW2END3 CLBLL_L_X40Y98/CLBLL_SW2A3 CLBLL_L_X42Y100/CLBLL_EE2BEG3 CLBLM_R_X37Y100/CLBLM_IMUX47 CLBLM_R_X37Y100/CLBLM_M_D5 CLBLM_R_X37Y100/CLBLM_WW2END3 CLBLM_R_X39Y100/CLBLM_WW2END3 CLBLM_R_X39Y98/CLBLM_SW2A3 CLBLM_R_X39Y99/CLBLM_IMUX8 CLBLM_R_X39Y99/CLBLM_M_A5 CLBLM_R_X41Y100/CLBLM_EE2BEG3 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y100/CLBLM_M_DQ CLBLM_R_X43Y100/CLBLM_IMUX15 CLBLM_R_X43Y100/CLBLM_M_B1 INT_L_X38Y100/WW2A3 INT_L_X40Y100/SW2END_N0_3 INT_L_X40Y100/WW2A3 INT_L_X40Y98/SW2A3 INT_L_X40Y99/SW2BEG3 INT_L_X40Y99/SW2END3 INT_L_X42Y100/EE2A3 INT_R_X37Y100/IMUX47 INT_R_X37Y100/WW2END3 INT_R_X37Y101/WW2END_N0_3 INT_R_X39Y100/WW2BEG3 INT_R_X39Y100/WW2END3 INT_R_X39Y101/WW2END_N0_3 INT_R_X39Y98/SW2END3 INT_R_X39Y99/IMUX8 INT_R_X39Y99/SW2END_N0_3 INT_R_X41Y100/EE2BEG3 INT_R_X41Y100/LOGIC_OUTS7 INT_R_X41Y100/SW2BEG3 INT_R_X41Y100/WW2BEG3 INT_R_X41Y99/SW2A3 INT_R_X43Y100/EE2END3 INT_R_X43Y100/IMUX15 VBRK_X99Y102/VBRK_SW2A3 VBRK_X99Y105/VBRK_WW2END3 
pips: CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X40Y99/INT_L.SW2END3->>SW2BEG3 INT_R_X37Y100/INT_R.WW2END3->>IMUX47 INT_R_X39Y100/INT_R.WW2END3->>WW2BEG3 INT_R_X39Y99/INT_R.SW2END_N0_3->>IMUX8 INT_R_X41Y100/INT_R.LOGIC_OUTS7->>EE2BEG3 INT_R_X41Y100/INT_R.LOGIC_OUTS7->>SW2BEG3 INT_R_X41Y100/INT_R.LOGIC_OUTS7->>WW2BEG3 INT_R_X43Y100/INT_R.EE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_6 - 
wires: CLBLM_R_X39Y99/CLBLM_IMUX2 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y99/CLBLM_L_BMUX CLBLM_R_X39Y99/CLBLM_M_A2 INT_R_X39Y99/IMUX2 INT_R_X39Y99/LOGIC_OUTS17 INT_R_X39Y99/SR1BEG_S0 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X39Y99/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y99/INT_R.SR1BEG_S0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[9]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tvgate[9] - 
wires: BRKH_INT_X41Y99/BRKH_INT_SS2END0 CLBLL_L_X40Y101/CLBLL_IMUX46 CLBLL_L_X40Y101/CLBLL_L_D5 CLBLL_L_X42Y100/CLBLL_LL_DQ CLBLL_L_X42Y100/CLBLL_LOGIC_OUTS7 CLBLL_L_X42Y100/CLBLL_WL1END2 CLBLL_L_X42Y100/CLBLL_WW2A3 CLBLM_R_X41Y100/CLBLM_WL1END2 CLBLM_R_X41Y100/CLBLM_WW2A3 CLBLM_R_X41Y99/CLBLM_IMUX9 CLBLM_R_X41Y99/CLBLM_L_A5 CLBLM_R_X43Y100/CLBLM_IMUX27 CLBLM_R_X43Y100/CLBLM_M_B4 INT_L_X40Y100/ER1BEG_S0 INT_L_X40Y100/WW2END3 INT_L_X40Y101/ER1BEG0 INT_L_X40Y101/IMUX_L46 INT_L_X40Y101/NW2END3 INT_L_X40Y101/WW2END_N0_3 INT_L_X42Y100/EL1BEG2 INT_L_X42Y100/LOGIC_OUTS_L7 INT_L_X42Y100/WL1BEG2 INT_L_X42Y100/WW2BEG3 INT_R_X41Y100/NW2BEG3 INT_R_X41Y100/SS2A0 INT_R_X41Y100/WL1END2 INT_R_X41Y100/WW2A3 INT_R_X41Y101/ER1END0 INT_R_X41Y101/NW2A3 INT_R_X41Y101/SS2BEG0 INT_R_X41Y99/IMUX9 INT_R_X41Y99/SS2END0 INT_R_X43Y100/EL1END2 INT_R_X43Y100/IMUX27 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y100/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X40Y100/INT_L.WW2END3->>ER1BEG_S0 INT_L_X40Y101/INT_L.NW2END3->>IMUX_L46 INT_L_X42Y100/INT_L.LOGIC_OUTS_L7->>EL1BEG2 INT_L_X42Y100/INT_L.LOGIC_OUTS_L7->>WL1BEG2 INT_L_X42Y100/INT_L.LOGIC_OUTS_L7->>WW2BEG3 INT_R_X41Y100/INT_R.WL1END2->>NW2BEG3 INT_R_X41Y101/INT_R.ER1END0->>SS2BEG0 INT_R_X41Y99/INT_R.SS2END0->>IMUX9 INT_R_X43Y100/INT_R.EL1END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_6 - 
wires: BRKH_INT_X41Y99/BRKH_INT_SS2A3 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y100/CLBLM_M_BMUX CLBLM_R_X41Y99/CLBLM_IMUX0 CLBLM_R_X41Y99/CLBLM_L_A3 INT_R_X41Y100/LOGIC_OUTS21 INT_R_X41Y100/SS2BEG3 INT_R_X41Y98/SS2END3 INT_R_X41Y99/IMUX0 INT_R_X41Y99/SS2A3 INT_R_X41Y99/SS2END_N0_3 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X41Y100/INT_R.LOGIC_OUTS21->>SS2BEG3 INT_R_X41Y99/INT_R.SS2END_N0_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[9]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Thlen[9] - 
wires: BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_WW2A3 BRAM_L_X44Y105/BRAM_WW2A3_4 CLBLL_L_X42Y107/CLBLL_IMUX1 CLBLL_L_X42Y107/CLBLL_LL_A3 CLBLL_R_X45Y106/CLBLL_NW4A0 CLBLM_L_X46Y106/CLBLM_IMUX30 CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y106/CLBLM_L_C5 CLBLM_L_X46Y106/CLBLM_M_CMUX CLBLM_L_X46Y106/CLBLM_NW4A0 CLBLM_R_X43Y109/CLBLM_WW2A3 INT_L_X42Y107/IMUX_L1 INT_L_X42Y107/SS2END0 INT_L_X42Y108/SS2A0 INT_L_X42Y109/SR1BEG_S0 INT_L_X42Y109/SS2BEG0 INT_L_X42Y109/WW2END3 INT_L_X42Y110/WW2END_N0_3 INT_L_X44Y109/NW6END_S0_0 INT_L_X44Y109/WW2BEG3 INT_L_X44Y110/NW6END0 INT_L_X46Y106/IMUX_L30 INT_L_X46Y106/LOGIC_OUTS_L22 INT_L_X46Y106/NL1BEG_N3 INT_L_X46Y106/NW6BEG0 INT_R_X43Y109/WW2A3 INT_R_X45Y106/NW6A0 INT_R_X45Y107/NW6B0 INT_R_X45Y108/NW6C0 INT_R_X45Y109/NW6D0 INT_R_X45Y110/NW6E0 VBRK_X113Y111/VBRK_NW4A0 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y106/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X42Y107/INT_L.SS2END0->>IMUX_L1 INT_L_X42Y109/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X42Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X44Y109/INT_L.NW6END_S0_0->>WW2BEG3 INT_L_X46Y106/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X46Y106/INT_L.LOGIC_OUTS_L22->>NW6BEG0 INT_L_X46Y106/INT_L.NL1BEG_N3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_6 - 
wires: CLBLL_R_X45Y106/CLBLL_ER1BEG0 CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y106/CLBLL_L_BMUX CLBLM_L_X46Y106/CLBLM_ER1BEG0 CLBLM_L_X46Y106/CLBLM_IMUX33 CLBLM_L_X46Y106/CLBLM_L_C1 INT_L_X46Y106/ER1END0 INT_L_X46Y106/IMUX_L33 INT_R_X45Y105/ER1BEG_S0 INT_R_X45Y105/SL1END3 INT_R_X45Y106/ER1BEG0 INT_R_X45Y106/LOGIC_OUTS17 INT_R_X45Y106/SL1BEG3 VBRK_X113Y111/VBRK_ER1BEG0 
pips: CLBLL_R_X45Y106/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X46Y106/INT_L.ER1END0->>IMUX_L33 INT_R_X45Y105/INT_R.SL1END3->>ER1BEG_S0 INT_R_X45Y106/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/rreq0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_full_wr - 
wires: BRAM_INT_INTERFACE_L_X38Y105/INT_INTERFACE_EE2BEG0 BRAM_L_X38Y105/BRAM_EE2BEG0_0 CLBLM_R_X37Y103/CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y103/CLBLM_L_AQ CLBLM_R_X37Y105/CLBLM_EE2BEG0 CLBLM_R_X39Y105/CLBLM_IMUX17 CLBLM_R_X39Y105/CLBLM_M_B3 INT_L_X38Y105/EE2A0 INT_R_X37Y103/LOGIC_OUTS0 INT_R_X37Y103/NN2BEG0 INT_R_X37Y104/NN2A0 INT_R_X37Y104/NN2END_S2_0 INT_R_X37Y105/EE2BEG0 INT_R_X37Y105/NN2END0 INT_R_X39Y105/EE2END0 INT_R_X39Y105/IMUX17 
pips: CLBLM_R_X37Y103/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X37Y103/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X37Y105/INT_R.NN2END0->>EE2BEG0 INT_R_X39Y105/INT_R.EE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_wreq - 
wires: BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BRAM_IMUX21 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BRAM_IMUX22 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BRAM_IMUX34 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BRAM_IMUX37 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BRAM_IMUX38 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BRAM_IMUX5 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BRAM_IMUX6 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BYP3 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BYP6 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_WW2END1 BRAM_L_X38Y100/BRAM_BYP3_2 BRAM_L_X38Y100/BRAM_BYP6_2 BRAM_L_X38Y100/BRAM_FIFO18_ENBWREN BRAM_L_X38Y100/BRAM_FIFO18_WEBWE0 BRAM_L_X38Y100/BRAM_FIFO18_WEBWE1 BRAM_L_X38Y100/BRAM_FIFO18_WEBWE2 BRAM_L_X38Y100/BRAM_FIFO18_WEBWE3 BRAM_L_X38Y100/BRAM_FIFO18_WEBWE4 BRAM_L_X38Y100/BRAM_FIFO18_WEBWE5 BRAM_L_X38Y100/BRAM_FIFO18_WEBWE6 BRAM_L_X38Y100/BRAM_FIFO18_WEBWE7 BRAM_L_X38Y100/BRAM_IMUX21_2 BRAM_L_X38Y100/BRAM_IMUX22_2 BRAM_L_X38Y100/BRAM_IMUX34_2 BRAM_L_X38Y100/BRAM_IMUX37_2 BRAM_L_X38Y100/BRAM_IMUX38_2 BRAM_L_X38Y100/BRAM_IMUX5_2 BRAM_L_X38Y100/BRAM_IMUX6_2 BRAM_L_X38Y100/BRAM_WW2END1_2 CLBLM_R_X37Y102/CLBLM_FAN7 CLBLM_R_X37Y102/CLBLM_M_CE CLBLM_R_X37Y102/CLBLM_WW2END1 CLBLM_R_X39Y102/CLBLM_FAN7 CLBLM_R_X39Y102/CLBLM_M_CE CLBLM_R_X39Y103/CLBLM_IMUX26 CLBLM_R_X39Y103/CLBLM_IMUX3 CLBLM_R_X39Y103/CLBLM_IMUX34 CLBLM_R_X39Y103/CLBLM_L_A2 CLBLM_R_X39Y103/CLBLM_L_B4 CLBLM_R_X39Y103/CLBLM_L_C6 CLBLM_R_X39Y105/CLBLM_IMUX18 CLBLM_R_X39Y105/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y105/CLBLM_M_B2 CLBLM_R_X39Y105/CLBLM_M_BQ CLBLM_R_X39Y106/CLBLM_IMUX11 CLBLM_R_X39Y106/CLBLM_IMUX27 CLBLM_R_X39Y106/CLBLM_M_A4 CLBLM_R_X39Y106/CLBLM_M_B4 INT_L_X38Y102/BYP_ALT2 INT_L_X38Y102/BYP_ALT3 INT_L_X38Y102/BYP_ALT5 INT_L_X38Y102/BYP_ALT6 INT_L_X38Y102/BYP_BOUNCE2 INT_L_X38Y102/BYP_BOUNCE5 INT_L_X38Y102/BYP_L3 INT_L_X38Y102/BYP_L6 INT_L_X38Y102/FAN_ALT3 INT_L_X38Y102/FAN_BOUNCE3 INT_L_X38Y102/IMUX_L21 INT_L_X38Y102/IMUX_L22 INT_L_X38Y102/IMUX_L34 INT_L_X38Y102/IMUX_L37 INT_L_X38Y102/IMUX_L38 INT_L_X38Y102/IMUX_L5 INT_L_X38Y102/IMUX_L6 INT_L_X38Y102/SW2END1 INT_L_X38Y102/WW2A1 INT_L_X38Y103/BYP_BOUNCE_N3_2 INT_R_X37Y102/FAN7 INT_R_X37Y102/FAN_ALT7 INT_R_X37Y102/WW2END1 INT_R_X39Y102/FAN7 INT_R_X39Y102/FAN_ALT5 INT_R_X39Y102/FAN_ALT7 INT_R_X39Y102/FAN_BOUNCE5 INT_R_X39Y102/SL1END1 INT_R_X39Y102/SR1END2 INT_R_X39Y102/SW2A1 INT_R_X39Y102/WW2BEG1 INT_R_X39Y103/IMUX26 INT_R_X39Y103/IMUX3 INT_R_X39Y103/IMUX34 INT_R_X39Y103/SL1BEG1 INT_R_X39Y103/SR1BEG2 INT_R_X39Y103/SS2END1 INT_R_X39Y103/SW2BEG1 INT_R_X39Y104/SS2A1 INT_R_X39Y105/IMUX18 INT_R_X39Y105/LOGIC_OUTS5 INT_R_X39Y105/NR1BEG1 INT_R_X39Y105/SS2BEG1 INT_R_X39Y106/IMUX11 INT_R_X39Y106/IMUX27 INT_R_X39Y106/NR1END1 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_BYP3_2->BRAM_FIFO18_WEBWE3 BRAM_L_X38Y100/BRAM_L.BRAM_BYP6_2->BRAM_FIFO18_WEBWE7 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX21_2->BRAM_FIFO18_WEBWE1 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX22_2->BRAM_FIFO18_WEBWE5 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX34_2->BRAM_FIFO18_ENBWREN BRAM_L_X38Y100/BRAM_L.BRAM_IMUX37_2->BRAM_FIFO18_WEBWE2 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX38_2->BRAM_FIFO18_WEBWE6 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX5_2->BRAM_FIFO18_WEBWE0 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX6_2->BRAM_FIFO18_WEBWE4 CLBLM_R_X37Y102/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y102/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y105/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X38Y102/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X38Y102/INT_L.BYP_ALT3->>BYP_L3 INT_L_X38Y102/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X38Y102/INT_L.BYP_ALT6->>BYP_L6 INT_L_X38Y102/INT_L.BYP_BOUNCE2->>IMUX_L22 INT_L_X38Y102/INT_L.BYP_BOUNCE2->>IMUX_L38 INT_L_X38Y102/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X38Y102/INT_L.BYP_BOUNCE5->>BYP_ALT2 INT_L_X38Y102/INT_L.BYP_BOUNCE5->>BYP_ALT6 INT_L_X38Y102/INT_L.BYP_BOUNCE5->>FAN_ALT3 INT_L_X38Y102/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X38Y102/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X38Y102/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X38Y102/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X38Y102/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X38Y102/INT_L.SW2END1->>BYP_ALT5 INT_L_X38Y102/INT_L.SW2END1->>IMUX_L34 INT_R_X37Y102/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y102/INT_R.WW2END1->>FAN_ALT7 INT_R_X39Y102/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y102/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y102/INT_R.FAN_BOUNCE5->>FAN_ALT7 INT_R_X39Y102/INT_R.SL1END1->>WW2BEG1 INT_R_X39Y102/INT_R.SR1END2->>FAN_ALT5 INT_R_X39Y103/INT_R.SS2END1->>IMUX26 INT_R_X39Y103/INT_R.SS2END1->>IMUX3 INT_R_X39Y103/INT_R.SS2END1->>IMUX34 INT_R_X39Y103/INT_R.SS2END1->>SL1BEG1 INT_R_X39Y103/INT_R.SS2END1->>SR1BEG2 INT_R_X39Y103/INT_R.SS2END1->>SW2BEG1 INT_R_X39Y105/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X39Y105/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X39Y105/INT_R.LOGIC_OUTS5->>SS2BEG1 INT_R_X39Y106/INT_R.NR1END1->>IMUX11 INT_R_X39Y106/INT_R.NR1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

u2/RGB_buf/fifo_cnt_reg_n_0_[3] - 
wires: CLBLM_R_X39Y105/CLBLM_IMUX15 CLBLM_R_X39Y105/CLBLM_IMUX7 CLBLM_R_X39Y105/CLBLM_M_A1 CLBLM_R_X39Y105/CLBLM_M_B1 CLBLM_R_X39Y106/CLBLM_IMUX29 CLBLM_R_X39Y106/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y106/CLBLM_M_C2 CLBLM_R_X39Y106/CLBLM_M_CQ INT_R_X39Y105/IMUX15 INT_R_X39Y105/IMUX7 INT_R_X39Y105/SR1END3 INT_R_X39Y106/IMUX29 INT_R_X39Y106/LOGIC_OUTS6 INT_R_X39Y106/SR1BEG3 INT_R_X39Y106/SR1END_N3_3 
pips: CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y106/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X39Y105/INT_R.SR1END3->>IMUX15 INT_R_X39Y105/INT_R.SR1END3->>IMUX7 INT_R_X39Y106/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X39Y106/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u2/RGB_buf/fifo_cnt_reg_n_0_[0] - 
wires: CLBLM_R_X39Y103/CLBLM_IMUX0 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y103/CLBLM_L_A3 CLBLM_R_X39Y103/CLBLM_L_AQ CLBLM_R_X39Y105/CLBLM_IMUX24 CLBLM_R_X39Y105/CLBLM_IMUX8 CLBLM_R_X39Y105/CLBLM_M_A5 CLBLM_R_X39Y105/CLBLM_M_B5 CLBLM_R_X39Y106/CLBLM_IMUX24 CLBLM_R_X39Y106/CLBLM_IMUX8 CLBLM_R_X39Y106/CLBLM_M_A5 CLBLM_R_X39Y106/CLBLM_M_B5 INT_R_X39Y103/IMUX0 INT_R_X39Y103/LOGIC_OUTS0 INT_R_X39Y103/NN2BEG0 INT_R_X39Y104/NN2A0 INT_R_X39Y104/NN2END_S2_0 INT_R_X39Y105/IMUX24 INT_R_X39Y105/IMUX8 INT_R_X39Y105/NN2END0 INT_R_X39Y105/NR1BEG0 INT_R_X39Y106/IMUX24 INT_R_X39Y106/IMUX8 INT_R_X39Y106/NR1END0 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X39Y103/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X39Y103/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X39Y105/INT_R.NN2END0->>IMUX24 INT_R_X39Y105/INT_R.NN2END0->>IMUX8 INT_R_X39Y105/INT_R.NN2END0->>NR1BEG0 INT_R_X39Y106/INT_R.NR1END0->>IMUX24 INT_R_X39Y106/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u2/RGB_buf/fifo_cnt_reg_n_0_[1] - 
wires: CLBLM_R_X39Y105/CLBLM_IMUX12 CLBLM_R_X39Y105/CLBLM_IMUX2 CLBLM_R_X39Y105/CLBLM_M_A2 CLBLM_R_X39Y105/CLBLM_M_B6 CLBLM_R_X39Y106/CLBLM_IMUX1 CLBLM_R_X39Y106/CLBLM_IMUX17 CLBLM_R_X39Y106/CLBLM_IMUX22 CLBLM_R_X39Y106/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y106/CLBLM_M_A3 CLBLM_R_X39Y106/CLBLM_M_AQ CLBLM_R_X39Y106/CLBLM_M_B3 CLBLM_R_X39Y106/CLBLM_M_C3 INT_R_X39Y105/FAN_ALT7 INT_R_X39Y105/FAN_BOUNCE7 INT_R_X39Y105/IMUX12 INT_R_X39Y105/IMUX2 INT_R_X39Y105/SR1END1 INT_R_X39Y106/IMUX1 INT_R_X39Y106/IMUX17 INT_R_X39Y106/IMUX22 INT_R_X39Y106/LOGIC_OUTS4 INT_R_X39Y106/NL1BEG_N3 INT_R_X39Y106/SR1BEG1 
pips: CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y106/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y105/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y105/INT_R.FAN_BOUNCE7->>IMUX2 INT_R_X39Y105/INT_R.SR1END1->>FAN_ALT7 INT_R_X39Y105/INT_R.SR1END1->>IMUX12 INT_R_X39Y106/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X39Y106/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X39Y106/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X39Y106/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X39Y106/INT_R.NL1BEG_N3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

SDAT_O[0]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y98/CLBLL_EE2BEG2 CLBLM_R_X41Y98/CLBLM_EE2BEG2 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y98/CLBLM_L_C CLBLM_R_X43Y98/CLBLM_IMUX4 CLBLM_R_X43Y98/CLBLM_M_A6 INT_L_X42Y98/EE2A2 INT_R_X41Y98/EE2BEG2 INT_R_X41Y98/LOGIC_OUTS10 INT_R_X43Y98/EE2END2 INT_R_X43Y98/IMUX4 
pips: CLBLM_R_X41Y98/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y98/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X41Y98/INT_R.LOGIC_OUTS10->>EE2BEG2 INT_R_X43Y98/INT_R.EE2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[10]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[10]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[10] - 
wires: CLBLL_L_X42Y102/CLBLL_IMUX4 CLBLL_L_X42Y102/CLBLL_LL_A6 CLBLL_L_X42Y103/CLBLL_IMUX9 CLBLL_L_X42Y103/CLBLL_L_A5 CLBLL_L_X42Y105/CLBLL_LL_AQ CLBLL_L_X42Y105/CLBLL_LOGIC_OUTS4 INT_L_X42Y102/IMUX_L4 INT_L_X42Y102/SR1END1 INT_L_X42Y103/IMUX_L9 INT_L_X42Y103/SR1BEG1 INT_L_X42Y103/SS2END0 INT_L_X42Y104/SS2A0 INT_L_X42Y105/LOGIC_OUTS_L4 INT_L_X42Y105/SS2BEG0 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y105/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y102/INT_L.SR1END1->>IMUX_L4 INT_L_X42Y103/INT_L.SS2END0->>IMUX_L9 INT_L_X42Y103/INT_L.SS2END0->>SR1BEG1 INT_L_X42Y105/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[10] - 
wires: CLBLL_L_X42Y102/CLBLL_IMUX2 CLBLL_L_X42Y102/CLBLL_LL_A2 CLBLL_L_X42Y102/CLBLL_LL_BQ CLBLL_L_X42Y102/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y103/CLBLL_IMUX10 CLBLL_L_X42Y103/CLBLL_L_A4 INT_L_X42Y102/IMUX_L2 INT_L_X42Y102/LOGIC_OUTS_L5 INT_L_X42Y102/NR1BEG1 INT_L_X42Y103/IMUX_L10 INT_L_X42Y103/NR1END1 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y102/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X42Y102/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X42Y102/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X42Y103/INT_L.NR1END1->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[11]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[11]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[11] - 
wires: CLBLL_L_X42Y103/CLBLL_IMUX11 CLBLL_L_X42Y103/CLBLL_IMUX26 CLBLL_L_X42Y103/CLBLL_LL_A4 CLBLL_L_X42Y103/CLBLL_L_B4 CLBLM_R_X43Y103/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y103/CLBLM_M_AQ INT_L_X42Y103/IMUX_L11 INT_L_X42Y103/IMUX_L26 INT_L_X42Y103/WR1END1 INT_R_X43Y103/LOGIC_OUTS4 INT_R_X43Y103/WR1BEG1 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X43Y103/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X42Y103/INT_L.WR1END1->>IMUX_L11 INT_L_X42Y103/INT_L.WR1END1->>IMUX_L26 INT_R_X43Y103/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[11] - 
wires: CLBLL_L_X42Y103/CLBLL_IMUX1 CLBLL_L_X42Y103/CLBLL_IMUX25 CLBLL_L_X42Y103/CLBLL_LL_A3 CLBLL_L_X42Y103/CLBLL_L_B5 CLBLL_L_X42Y104/CLBLL_LL_AQ CLBLL_L_X42Y104/CLBLL_LOGIC_OUTS4 INT_L_X42Y103/IMUX_L1 INT_L_X42Y103/IMUX_L25 INT_L_X42Y103/SL1END0 INT_L_X42Y104/LOGIC_OUTS_L4 INT_L_X42Y104/SL1BEG0 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y104/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y103/INT_L.SL1END0->>IMUX_L1 INT_L_X42Y103/INT_L.SL1END0->>IMUX_L25 INT_L_X42Y104/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[12]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[12]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[12] - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_EL1BEG0 BRAM_L_X44Y100/BRAM_EL1BEG0_3 CLBLL_L_X42Y103/CLBLL_IMUX21 CLBLL_L_X42Y103/CLBLL_L_C4 CLBLL_R_X45Y102/CLBLL_IMUX1 CLBLL_R_X45Y102/CLBLL_LL_A3 CLBLM_R_X43Y103/CLBLM_EL1BEG0 CLBLM_R_X43Y103/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y103/CLBLM_M_BQ INT_L_X42Y103/IMUX_L21 INT_L_X42Y103/WR1END2 INT_L_X44Y102/EL1END_S3_0 INT_L_X44Y102/SE2A0 INT_L_X44Y103/EL1END0 INT_L_X44Y103/SE2BEG0 INT_R_X43Y103/EL1BEG0 INT_R_X43Y103/LOGIC_OUTS5 INT_R_X43Y103/WR1BEG2 INT_R_X45Y102/IMUX1 INT_R_X45Y102/SE2END0 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y102/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X43Y103/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y103/INT_L.WR1END2->>IMUX_L21 INT_L_X44Y103/INT_L.EL1END0->>SE2BEG0 INT_R_X43Y103/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X43Y103/INT_R.LOGIC_OUTS5->>WR1BEG2 INT_R_X45Y102/INT_R.SE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[12] - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_WW2A0 BRAM_L_X44Y100/BRAM_WW2A0_3 CLBLL_L_X42Y103/CLBLL_IMUX34 CLBLL_L_X42Y103/CLBLL_L_C6 CLBLL_R_X45Y102/CLBLL_IMUX11 CLBLL_R_X45Y102/CLBLL_LL_A4 CLBLL_R_X45Y103/CLBLL_LL_BQ CLBLL_R_X45Y103/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y103/CLBLM_WW2A0 INT_L_X42Y103/IMUX_L34 INT_L_X42Y103/WW2END0 INT_L_X44Y103/WL1END0 INT_L_X44Y103/WW2BEG0 INT_R_X43Y103/WW2A0 INT_R_X45Y102/IMUX11 INT_R_X45Y102/SL1END1 INT_R_X45Y103/LOGIC_OUTS5 INT_R_X45Y103/SL1BEG1 INT_R_X45Y103/WL1BEG0 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y102/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y103/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X42Y103/INT_L.WW2END0->>IMUX_L34 INT_L_X44Y103/INT_L.WL1END0->>WW2BEG0 INT_R_X45Y102/INT_R.SL1END1->>IMUX11 INT_R_X45Y103/INT_R.LOGIC_OUTS5->>SL1BEG1 INT_R_X45Y103/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[13]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[13]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl_vsl - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_NW2A0 BRAM_L_X44Y105/BRAM_NW2A0_0 CLBLL_R_X45Y102/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y102/CLBLL_L_BQ CLBLL_R_X45Y103/CLBLL_IMUX24 CLBLL_R_X45Y103/CLBLL_LL_B5 CLBLM_R_X43Y104/CLBLM_IMUX31 CLBLM_R_X43Y104/CLBLM_M_C5 CLBLM_R_X43Y105/CLBLM_NW2A0 INT_L_X44Y103/NW2END_S0_0 INT_L_X44Y104/NW2BEG0 INT_L_X44Y104/NW2END0 INT_L_X44Y105/NW2A0 INT_R_X43Y104/IMUX31 INT_R_X43Y104/NW2END_S0_0 INT_R_X43Y105/NW2END0 INT_R_X45Y102/LOGIC_OUTS1 INT_R_X45Y102/NL1BEG0 INT_R_X45Y102/NL1END_S3_0 INT_R_X45Y103/IMUX24 INT_R_X45Y103/NL1END0 INT_R_X45Y103/NW2BEG0 INT_R_X45Y104/NW2A0 
pips: CLBLL_R_X45Y102/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X43Y104/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X44Y104/INT_L.NW2END0->>NW2BEG0 INT_R_X43Y104/INT_R.NW2END_S0_0->>IMUX31 INT_R_X45Y102/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X45Y103/INT_R.NL1END0->>IMUX24 INT_R_X45Y103/INT_R.NL1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARb[13] - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_ER1BEG3 BRAM_L_X44Y100/BRAM_ER1BEG3_3 CLBLL_L_X42Y103/CLBLL_IMUX46 CLBLL_L_X42Y103/CLBLL_L_D5 CLBLL_R_X45Y103/CLBLL_IMUX4 CLBLL_R_X45Y103/CLBLL_LL_A6 CLBLM_R_X43Y103/CLBLM_ER1BEG3 CLBLM_R_X43Y103/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y103/CLBLM_M_CQ INT_L_X42Y103/IMUX_L46 INT_L_X42Y103/WR1END3 INT_L_X44Y103/EL1BEG2 INT_L_X44Y103/ER1END3 INT_L_X44Y104/ER1END_N3_3 INT_R_X43Y103/ER1BEG3 INT_R_X43Y103/LOGIC_OUTS6 INT_R_X43Y103/WR1BEG3 INT_R_X45Y103/EL1END2 INT_R_X45Y103/IMUX4 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X43Y103/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X42Y103/INT_L.WR1END3->>IMUX_L46 INT_L_X44Y103/INT_L.ER1END3->>EL1BEG2 INT_R_X43Y103/INT_R.LOGIC_OUTS6->>ER1BEG3 INT_R_X43Y103/INT_R.LOGIC_OUTS6->>WR1BEG3 INT_R_X45Y103/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[13] - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_WW2A2 BRAM_L_X44Y100/BRAM_WW2A2_3 CLBLL_L_X42Y103/CLBLL_IMUX37 CLBLL_L_X42Y103/CLBLL_L_D4 CLBLL_R_X45Y103/CLBLL_IMUX8 CLBLL_R_X45Y103/CLBLL_LL_A5 CLBLL_R_X45Y103/CLBLL_LL_CQ CLBLL_R_X45Y103/CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y103/CLBLM_WW2A2 INT_L_X42Y103/IMUX_L37 INT_L_X42Y103/WW2END2 INT_L_X44Y103/WR1END3 INT_L_X44Y103/WW2BEG2 INT_R_X43Y103/WW2A2 INT_R_X45Y102/SR1END3 INT_R_X45Y103/IMUX8 INT_R_X45Y103/LOGIC_OUTS6 INT_R_X45Y103/SR1BEG3 INT_R_X45Y103/SR1END_N3_3 INT_R_X45Y103/WR1BEG3 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y103/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X42Y103/INT_L.WW2END2->>IMUX_L37 INT_L_X44Y103/INT_L.WR1END3->>WW2BEG2 INT_R_X45Y103/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X45Y103/INT_R.LOGIC_OUTS6->>WR1BEG3 INT_R_X45Y103/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[14]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[14]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[14] - 
wires: CLBLL_L_X42Y104/CLBLL_IMUX5 CLBLL_L_X42Y104/CLBLL_L_A6 CLBLL_L_X42Y105/CLBLL_LL_BQ CLBLL_L_X42Y105/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y104/CLBLM_IMUX7 CLBLM_R_X43Y104/CLBLM_M_A1 INT_L_X42Y104/ER1BEG3 INT_L_X42Y104/IMUX_L5 INT_L_X42Y104/SR1END2 INT_L_X42Y105/LOGIC_OUTS_L5 INT_L_X42Y105/SR1BEG2 INT_R_X43Y104/ER1END3 INT_R_X43Y104/IMUX7 INT_R_X43Y105/ER1END_N3_3 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y105/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X42Y104/INT_L.SR1END2->>ER1BEG3 INT_L_X42Y104/INT_L.SR1END2->>IMUX_L5 INT_L_X42Y105/INT_L.LOGIC_OUTS_L5->>SR1BEG2 INT_R_X43Y104/INT_R.ER1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[14] - 
wires: CLBLL_L_X42Y104/CLBLL_IMUX10 CLBLL_L_X42Y104/CLBLL_LL_BQ CLBLL_L_X42Y104/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y104/CLBLL_L_A4 CLBLM_R_X43Y104/CLBLM_IMUX8 CLBLM_R_X43Y104/CLBLM_M_A5 INT_L_X42Y104/EL1BEG0 INT_L_X42Y104/IMUX_L10 INT_L_X42Y104/LOGIC_OUTS_L5 INT_R_X43Y103/EL1END_S3_0 INT_R_X43Y104/EL1END0 INT_R_X43Y104/IMUX8 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y104/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y104/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X42Y104/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X42Y104/INT_L.LOGIC_OUTS_L5->>IMUX_L10 INT_R_X43Y104/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[15]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[15]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[15] - 
wires: CLBLL_L_X42Y103/CLBLL_SE2A2 CLBLL_L_X42Y104/CLBLL_IMUX25 CLBLL_L_X42Y104/CLBLL_L_B5 CLBLL_L_X42Y104/CLBLL_SW2A2 CLBLL_L_X42Y105/CLBLL_LL_CQ CLBLL_L_X42Y105/CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y103/CLBLM_SE2A2 CLBLM_R_X41Y104/CLBLM_IMUX5 CLBLM_R_X41Y104/CLBLM_L_A6 CLBLM_R_X41Y104/CLBLM_SW2A2 INT_L_X42Y103/BYP_ALT3 INT_L_X42Y103/BYP_BOUNCE3 INT_L_X42Y103/SE2END2 INT_L_X42Y104/BYP_BOUNCE_N3_3 INT_L_X42Y104/IMUX_L25 INT_L_X42Y104/SW2A2 INT_L_X42Y105/LOGIC_OUTS_L6 INT_L_X42Y105/SW2BEG2 INT_R_X41Y103/SE2A2 INT_R_X41Y104/IMUX5 INT_R_X41Y104/SE2BEG2 INT_R_X41Y104/SW2END2 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y105/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X42Y103/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y103/INT_L.SE2END2->>BYP_ALT3 INT_L_X42Y104/INT_L.BYP_BOUNCE_N3_3->>IMUX_L25 INT_L_X42Y105/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_R_X41Y104/INT_R.SW2END2->>IMUX5 INT_R_X41Y104/INT_R.SW2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[15] - 
wires: CLBLL_L_X42Y104/CLBLL_IMUX13 CLBLL_L_X42Y104/CLBLL_LL_CQ CLBLL_L_X42Y104/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y104/CLBLL_L_B6 CLBLL_L_X42Y104/CLBLL_WW2A2 CLBLM_R_X41Y104/CLBLM_IMUX10 CLBLM_R_X41Y104/CLBLM_L_A4 CLBLM_R_X41Y104/CLBLM_WW2A2 INT_L_X40Y103/ER1BEG_S0 INT_L_X40Y103/SR1END3 INT_L_X40Y104/ER1BEG0 INT_L_X40Y104/SR1BEG3 INT_L_X40Y104/SR1END_N3_3 INT_L_X40Y104/WW2END2 INT_L_X42Y104/IMUX_L13 INT_L_X42Y104/LOGIC_OUTS_L6 INT_L_X42Y104/WW2BEG2 INT_R_X41Y104/ER1END0 INT_R_X41Y104/IMUX10 INT_R_X41Y104/WW2A2 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y104/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X40Y103/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y104/INT_L.WW2END2->>SR1BEG3 INT_L_X42Y104/INT_L.LOGIC_OUTS_L6->>IMUX_L13 INT_L_X42Y104/INT_L.LOGIC_OUTS_L6->>WW2BEG2 INT_R_X41Y104/INT_R.ER1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[16]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[16]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/stat_reg_n_0_[16] - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_EE2BEG3 BRAM_L_X44Y100/BRAM_EE2BEG3_3 CLBLL_L_X42Y103/CLBLL_LL_CQ CLBLL_L_X42Y103/CLBLL_LOGIC_OUTS6 CLBLL_R_X45Y103/CLBLL_IMUX14 CLBLL_R_X45Y103/CLBLL_L_B1 CLBLM_R_X43Y103/CLBLM_EE2BEG3 INT_L_X42Y103/ER1BEG3 INT_L_X42Y103/LOGIC_OUTS_L6 INT_L_X44Y103/EE2A3 INT_R_X43Y103/EE2BEG3 INT_R_X43Y103/ER1END3 INT_R_X43Y104/ER1END_N3_3 INT_R_X45Y103/EE2END3 INT_R_X45Y103/IMUX14 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X42Y103/INT_L.LOGIC_OUTS_L6->>ER1BEG3 INT_R_X43Y103/INT_R.ER1END3->>EE2BEG3 INT_R_X45Y103/INT_R.EE2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[16] - 
wires: CLBLL_R_X45Y103/CLBLL_IMUX19 CLBLL_R_X45Y103/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y103/CLBLL_L_B2 CLBLL_R_X45Y103/CLBLL_L_BQ INT_R_X45Y103/IMUX19 INT_R_X45Y103/LOGIC_OUTS1 
pips: CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X45Y103/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X45Y103/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[16] - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_EL1BEG2 BRAM_L_X44Y100/BRAM_EL1BEG2_3 CLBLL_L_X42Y104/CLBLL_IMUX21 CLBLL_L_X42Y104/CLBLL_L_C4 CLBLL_R_X45Y103/CLBLL_IMUX3 CLBLL_R_X45Y103/CLBLL_L_A2 CLBLM_R_X43Y103/CLBLM_EL1BEG2 CLBLM_R_X43Y103/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y103/CLBLM_M_DQ INT_L_X42Y104/IMUX_L21 INT_L_X42Y104/NW2END3 INT_L_X44Y103/EL1BEG1 INT_L_X44Y103/EL1END2 INT_R_X43Y103/EL1BEG2 INT_R_X43Y103/LOGIC_OUTS7 INT_R_X43Y103/NW2BEG3 INT_R_X43Y104/NW2A3 INT_R_X45Y103/EL1END1 INT_R_X45Y103/IMUX3 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X43Y103/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X42Y104/INT_L.NW2END3->>IMUX_L21 INT_L_X44Y103/INT_L.EL1END2->>EL1BEG1 INT_R_X43Y103/INT_R.LOGIC_OUTS7->>EL1BEG2 INT_R_X43Y103/INT_R.LOGIC_OUTS7->>NW2BEG3 INT_R_X45Y103/INT_R.EL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[16] - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_WW2END3 BRAM_L_X44Y100/BRAM_WW2END3_3 CLBLL_L_X42Y104/CLBLL_IMUX34 CLBLL_L_X42Y104/CLBLL_L_C6 CLBLL_R_X45Y103/CLBLL_IMUX6 CLBLL_R_X45Y103/CLBLL_LL_DQ CLBLL_R_X45Y103/CLBLL_LOGIC_OUTS7 CLBLL_R_X45Y103/CLBLL_L_A1 CLBLM_R_X43Y103/CLBLM_WW2END3 INT_L_X42Y104/IMUX_L34 INT_L_X42Y104/WR1END1 INT_L_X44Y103/WW2A3 INT_R_X43Y103/WW2END3 INT_R_X43Y104/WR1BEG1 INT_R_X43Y104/WW2END_N0_3 INT_R_X45Y103/IMUX6 INT_R_X45Y103/LOGIC_OUTS7 INT_R_X45Y103/WW2BEG3 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X45Y103/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X42Y104/INT_L.WR1END1->>IMUX_L34 INT_R_X43Y104/INT_R.WW2END_N0_3->>WR1BEG1 INT_R_X45Y103/INT_R.LOGIC_OUTS7->>IMUX6 INT_R_X45Y103/INT_R.LOGIC_OUTS7->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[17]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[17]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/stat_reg_n_0_[17] - 
wires: BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_EE2BEG1 BRAM_L_X44Y100/BRAM_EE2BEG1_4 CLBLL_L_X42Y103/CLBLL_LL_CMUX CLBLL_L_X42Y103/CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y104/CLBLL_IMUX27 CLBLL_R_X45Y104/CLBLL_LL_B4 CLBLM_R_X43Y104/CLBLM_EE2BEG1 INT_L_X42Y103/ER1BEG1 INT_L_X42Y103/LOGIC_OUTS_L22 INT_L_X44Y104/EE2A1 INT_R_X43Y103/ER1END1 INT_R_X43Y103/NR1BEG1 INT_R_X43Y104/EE2BEG1 INT_R_X43Y104/NR1END1 INT_R_X45Y104/EE2END1 INT_R_X45Y104/IMUX27 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X42Y103/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_R_X43Y103/INT_R.ER1END1->>NR1BEG1 INT_R_X43Y104/INT_R.NR1END1->>EE2BEG1 INT_R_X45Y104/INT_R.EE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[17] - 
wires: CLBLL_R_X45Y104/CLBLL_IMUX18 CLBLL_R_X45Y104/CLBLL_LL_B2 CLBLL_R_X45Y104/CLBLL_LL_BQ CLBLL_R_X45Y104/CLBLL_LOGIC_OUTS5 INT_R_X45Y104/IMUX18 INT_R_X45Y104/LOGIC_OUTS5 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X45Y104/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X45Y104/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[17] - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_EL1BEG1 BRAM_L_X44Y100/BRAM_EL1BEG1_3 CLBLL_L_X42Y104/CLBLL_IMUX36 CLBLL_L_X42Y104/CLBLL_L_D2 CLBLL_R_X45Y104/CLBLL_IMUX2 CLBLL_R_X45Y104/CLBLL_LL_A2 CLBLM_R_X43Y103/CLBLM_EL1BEG1 CLBLM_R_X43Y103/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y103/CLBLM_M_AMUX INT_L_X42Y104/IMUX_L36 INT_L_X42Y104/NW2END2 INT_L_X44Y103/EL1END1 INT_L_X44Y103/NE2BEG1 INT_L_X44Y104/NE2A1 INT_R_X43Y103/EL1BEG1 INT_R_X43Y103/LOGIC_OUTS20 INT_R_X43Y103/NW2BEG2 INT_R_X43Y104/NW2A2 INT_R_X45Y104/IMUX2 INT_R_X45Y104/NE2END1 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X43Y103/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y104/INT_L.NW2END2->>IMUX_L36 INT_L_X44Y103/INT_L.EL1END1->>NE2BEG1 INT_R_X43Y103/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X43Y103/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_R_X45Y104/INT_R.NE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[17] - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_WW2END0 BRAM_L_X44Y100/BRAM_WW2END0_3 CLBLL_L_X42Y104/CLBLL_IMUX42 CLBLL_L_X42Y104/CLBLL_L_D6 CLBLL_R_X45Y103/CLBLL_LL_CMUX CLBLL_R_X45Y103/CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y104/CLBLL_IMUX1 CLBLL_R_X45Y104/CLBLL_LL_A3 CLBLM_R_X43Y103/CLBLM_WW2END0 INT_L_X42Y104/IMUX_L42 INT_L_X42Y104/NW2END1 INT_L_X44Y103/WW2A0 INT_R_X43Y103/NW2BEG1 INT_R_X43Y103/WW2END0 INT_R_X43Y104/NW2A1 INT_R_X45Y103/LOGIC_OUTS22 INT_R_X45Y103/NR1BEG0 INT_R_X45Y103/WW2BEG0 INT_R_X45Y104/IMUX1 INT_R_X45Y104/NR1END0 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X45Y103/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X42Y104/INT_L.NW2END1->>IMUX_L42 INT_R_X43Y103/INT_R.WW2END0->>NW2BEG1 INT_R_X45Y103/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X45Y103/INT_R.LOGIC_OUTS22->>WW2BEG0 INT_R_X45Y104/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[18]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[18]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[18] - 
wires: CLBLM_L_X46Y104/CLBLM_IMUX18 CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y104/CLBLM_M_B2 CLBLM_L_X46Y104/CLBLM_M_BQ INT_L_X46Y104/IMUX_L18 INT_L_X46Y104/LOGIC_OUTS_L5 
pips: CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X46Y104/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y104/INT_L.LOGIC_OUTS_L5->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[18] - 
wires: BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_WW2END0 BRAM_L_X44Y100/BRAM_WW2END0_4 CLBLL_L_X42Y105/CLBLL_IMUX10 CLBLL_L_X42Y105/CLBLL_L_A4 CLBLL_R_X45Y103/CLBLL_SE2A0 CLBLL_R_X45Y106/CLBLL_LL_AQ CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS4 CLBLM_L_X46Y103/CLBLM_SE2A0 CLBLM_L_X46Y104/CLBLM_IMUX8 CLBLM_L_X46Y104/CLBLM_M_A5 CLBLM_R_X43Y104/CLBLM_WW2END0 INT_L_X42Y105/IMUX_L10 INT_L_X42Y105/NW2END1 INT_L_X44Y104/WW2A0 INT_L_X46Y103/NR1BEG0 INT_L_X46Y103/SE2END0 INT_L_X46Y104/IMUX_L8 INT_L_X46Y104/NR1END0 INT_R_X43Y104/NW2BEG1 INT_R_X43Y104/WW2END0 INT_R_X43Y105/NW2A1 INT_R_X45Y103/SE2A0 INT_R_X45Y104/SE2BEG0 INT_R_X45Y104/SS2END0 INT_R_X45Y104/WW2BEG0 INT_R_X45Y105/SS2A0 INT_R_X45Y106/LOGIC_OUTS4 INT_R_X45Y106/SS2BEG0 VBRK_X113Y108/VBRK_SE2A0 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y106/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X42Y105/INT_L.NW2END1->>IMUX_L10 INT_L_X46Y103/INT_L.SE2END0->>NR1BEG0 INT_L_X46Y104/INT_L.NR1END0->>IMUX_L8 INT_R_X43Y104/INT_R.WW2END0->>NW2BEG1 INT_R_X45Y104/INT_R.SS2END0->>SE2BEG0 INT_R_X45Y104/INT_R.SS2END0->>WW2BEG0 INT_R_X45Y106/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[18] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_NW2A1 BRAM_L_X44Y105/BRAM_NW2A1_0 CLBLL_L_X42Y105/CLBLL_IMUX5 CLBLL_L_X42Y105/CLBLL_L_A6 CLBLL_R_X45Y103/CLBLL_LL_DMUX CLBLL_R_X45Y103/CLBLL_LOGIC_OUTS23 CLBLL_R_X45Y104/CLBLL_NE2A1 CLBLM_L_X46Y104/CLBLM_IMUX11 CLBLM_L_X46Y104/CLBLM_M_A4 CLBLM_L_X46Y104/CLBLM_NE2A1 CLBLM_R_X43Y105/CLBLM_NW2A1 INT_L_X42Y105/IMUX_L5 INT_L_X42Y105/WR1END2 INT_L_X44Y104/NW2BEG1 INT_L_X44Y104/NW2END1 INT_L_X44Y105/NW2A1 INT_L_X46Y104/IMUX_L11 INT_L_X46Y104/NE2END1 INT_R_X43Y105/NW2END1 INT_R_X43Y105/WR1BEG2 INT_R_X45Y103/LOGIC_OUTS23 INT_R_X45Y103/NE2BEG1 INT_R_X45Y103/NW2BEG1 INT_R_X45Y104/NE2A1 INT_R_X45Y104/NW2A1 VBRK_X113Y109/VBRK_NE2A1 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X45Y103/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X42Y105/INT_L.WR1END2->>IMUX_L5 INT_L_X44Y104/INT_L.NW2END1->>NW2BEG1 INT_L_X46Y104/INT_L.NE2END1->>IMUX_L11 INT_R_X43Y105/INT_R.NW2END1->>WR1BEG2 INT_R_X45Y103/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X45Y103/INT_R.LOGIC_OUTS23->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[19]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[19]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[19] - 
wires: CLBLL_R_X45Y105/CLBLL_IMUX24 CLBLL_R_X45Y105/CLBLL_LL_B5 CLBLL_R_X45Y105/CLBLL_WL1END0 CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y105/CLBLM_M_BQ CLBLM_L_X46Y105/CLBLM_WL1END0 INT_L_X46Y105/LOGIC_OUTS_L5 INT_L_X46Y105/WL1BEG0 INT_R_X45Y105/IMUX24 INT_R_X45Y105/WL1END0 VBRK_X113Y110/VBRK_WL1END0 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X46Y105/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y105/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X45Y105/INT_R.WL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[19] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WW2END1 BRAM_L_X44Y105/BRAM_WW2END1_0 CLBLL_L_X42Y105/CLBLL_IMUX25 CLBLL_L_X42Y105/CLBLL_L_B5 CLBLL_R_X45Y105/CLBLL_IMUX2 CLBLL_R_X45Y105/CLBLL_LL_A2 CLBLL_R_X45Y106/CLBLL_LL_BQ CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y105/CLBLM_WW2END1 INT_L_X42Y105/IMUX_L25 INT_L_X42Y105/WL1END0 INT_L_X44Y105/WW2A1 INT_R_X43Y105/WL1BEG0 INT_R_X43Y105/WW2END1 INT_R_X45Y105/IMUX2 INT_R_X45Y105/SL1END1 INT_R_X45Y105/WW2BEG1 INT_R_X45Y106/LOGIC_OUTS5 INT_R_X45Y106/SL1BEG1 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X45Y106/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X42Y105/INT_L.WL1END0->>IMUX_L25 INT_R_X43Y105/INT_R.WW2END1->>WL1BEG0 INT_R_X45Y105/INT_R.SL1END1->>IMUX2 INT_R_X45Y105/INT_R.SL1END1->>WW2BEG1 INT_R_X45Y106/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[19] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WW4B0 BRAM_L_X44Y105/BRAM_WW4B0_1 CLBLL_L_X42Y105/CLBLL_ER1BEG1 CLBLL_L_X42Y105/CLBLL_IMUX26 CLBLL_L_X42Y105/CLBLL_L_B4 CLBLL_L_X42Y106/CLBLL_WW4END0 CLBLL_R_X45Y105/CLBLL_IMUX1 CLBLL_R_X45Y105/CLBLL_LL_A3 CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y106/CLBLL_L_AQ CLBLM_R_X41Y105/CLBLM_ER1BEG1 CLBLM_R_X41Y106/CLBLM_WW4END0 CLBLM_R_X43Y106/CLBLM_WW4B0 INT_L_X42Y105/ER1END1 INT_L_X42Y105/IMUX_L26 INT_L_X42Y106/WW4C0 INT_L_X44Y106/WW4A0 INT_R_X41Y105/ER1BEG1 INT_R_X41Y105/SR1BEG_S0 INT_R_X41Y105/WW4END_S0_0 INT_R_X41Y106/WW4END0 INT_R_X43Y106/WW4B0 INT_R_X45Y105/IMUX1 INT_R_X45Y105/SL1END0 INT_R_X45Y106/LOGIC_OUTS0 INT_R_X45Y106/SL1BEG0 INT_R_X45Y106/WW4BEG0 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y106/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y105/INT_L.ER1END1->>IMUX_L26 INT_R_X41Y105/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X41Y105/INT_R.WW4END_S0_0->>SR1BEG_S0 INT_R_X45Y105/INT_R.SL1END0->>IMUX1 INT_R_X45Y106/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X45Y106/INT_R.LOGIC_OUTS0->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[1]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y98/CLBLL_EL1BEG2 CLBLL_L_X42Y98/CLBLL_IMUX36 CLBLL_L_X42Y98/CLBLL_L_D2 CLBLM_R_X41Y98/CLBLM_EL1BEG2 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y98/CLBLM_L_D INT_L_X42Y98/EL1END2 INT_L_X42Y98/IMUX_L36 INT_R_X41Y98/EL1BEG2 INT_R_X41Y98/LOGIC_OUTS11 
pips: CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_R_X41Y98/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X42Y98/INT_L.EL1END2->>IMUX_L36 INT_R_X41Y98/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[20]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[20]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[20] - 
wires: CLBLM_R_X43Y105/CLBLM_IMUX19 CLBLM_R_X43Y105/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y105/CLBLM_L_B2 CLBLM_R_X43Y105/CLBLM_L_BQ INT_R_X43Y105/IMUX19 INT_R_X43Y105/LOGIC_OUTS1 
pips: CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y105/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X43Y105/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[20] - 
wires: CLBLL_L_X42Y105/CLBLL_IMUX30 CLBLL_L_X42Y105/CLBLL_LL_DQ CLBLL_L_X42Y105/CLBLL_LOGIC_OUTS7 CLBLL_L_X42Y105/CLBLL_L_C5 CLBLM_R_X43Y105/CLBLM_IMUX10 CLBLM_R_X43Y105/CLBLM_L_A4 INT_L_X42Y104/ER1BEG_S0 INT_L_X42Y104/SL1END3 INT_L_X42Y105/ER1BEG0 INT_L_X42Y105/IMUX_L30 INT_L_X42Y105/LOGIC_OUTS_L7 INT_L_X42Y105/SL1BEG3 INT_R_X43Y105/ER1END0 INT_R_X43Y105/IMUX10 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y105/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X42Y104/INT_L.SL1END3->>ER1BEG_S0 INT_L_X42Y105/INT_L.LOGIC_OUTS_L7->>IMUX_L30 INT_L_X42Y105/INT_L.LOGIC_OUTS_L7->>SL1BEG3 INT_R_X43Y105/INT_R.ER1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[20] - 
wires: CLBLL_L_X42Y105/CLBLL_IMUX34 CLBLL_L_X42Y105/CLBLL_L_C6 CLBLM_R_X43Y105/CLBLM_IMUX9 CLBLM_R_X43Y105/CLBLM_L_A5 CLBLM_R_X43Y107/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y107/CLBLM_M_AQ INT_L_X42Y105/IMUX_L34 INT_L_X42Y105/SR1BEG_S0 INT_L_X42Y105/WL1END3 INT_L_X42Y106/WL1END_N1_3 INT_R_X43Y105/IMUX9 INT_R_X43Y105/SS2END0 INT_R_X43Y105/WL1BEG3 INT_R_X43Y106/SL1END0 INT_R_X43Y106/SS2A0 INT_R_X43Y106/WL1BEG_N3 INT_R_X43Y107/LOGIC_OUTS4 INT_R_X43Y107/SL1BEG0 INT_R_X43Y107/SS2BEG0 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X43Y105/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y107/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X42Y105/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X42Y105/INT_L.WL1END3->>SR1BEG_S0 INT_R_X43Y105/INT_R.SS2END0->>IMUX9 INT_R_X43Y106/INT_R.SL1END0->>WL1BEG_N3 INT_R_X43Y107/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X43Y107/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[21]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[21]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[21] - 
wires: CLBLM_L_X46Y105/CLBLM_IMUX17 CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y105/CLBLM_M_B3 CLBLM_L_X46Y105/CLBLM_M_CQ INT_L_X46Y105/FAN_ALT5 INT_L_X46Y105/FAN_BOUNCE5 INT_L_X46Y105/IMUX_L17 INT_L_X46Y105/LOGIC_OUTS_L6 
pips: CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y105/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y105/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y105/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X46Y105/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[21] - 
wires: BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WW2A2 BRAM_L_X44Y105/BRAM_WW2A2_0 CLBLL_L_X42Y105/CLBLL_IMUX37 CLBLL_L_X42Y105/CLBLL_L_D4 CLBLL_R_X45Y105/CLBLL_SE2A2 CLBLL_R_X45Y106/CLBLL_LL_CQ CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS6 CLBLM_L_X46Y105/CLBLM_IMUX4 CLBLM_L_X46Y105/CLBLM_M_A6 CLBLM_L_X46Y105/CLBLM_SE2A2 CLBLM_R_X43Y105/CLBLM_WW2A2 INT_L_X42Y105/IMUX_L37 INT_L_X42Y105/WW2END2 INT_L_X44Y105/SW2END2 INT_L_X44Y105/WW2BEG2 INT_L_X46Y105/IMUX_L4 INT_L_X46Y105/SE2END2 INT_R_X43Y105/WW2A2 INT_R_X45Y105/SE2A2 INT_R_X45Y105/SW2A2 INT_R_X45Y106/LOGIC_OUTS6 INT_R_X45Y106/SE2BEG2 INT_R_X45Y106/SW2BEG2 VBRK_X113Y110/VBRK_SE2A2 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X45Y106/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X42Y105/INT_L.WW2END2->>IMUX_L37 INT_L_X44Y105/INT_L.SW2END2->>WW2BEG2 INT_L_X46Y105/INT_L.SE2END2->>IMUX_L4 INT_R_X45Y106/INT_R.LOGIC_OUTS6->>SE2BEG2 INT_R_X45Y106/INT_R.LOGIC_OUTS6->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[21] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WW2A1 BRAM_L_X44Y105/BRAM_WW2A1_1 CLBLL_L_X42Y105/CLBLL_IMUX46 CLBLL_L_X42Y105/CLBLL_L_D5 CLBLL_R_X45Y105/CLBLL_SE2A1 CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y106/CLBLL_L_BQ CLBLM_L_X46Y105/CLBLM_IMUX11 CLBLM_L_X46Y105/CLBLM_M_A4 CLBLM_L_X46Y105/CLBLM_SE2A1 CLBLM_R_X43Y106/CLBLM_WW2A1 INT_L_X42Y105/IMUX_L46 INT_L_X42Y105/SR1END2 INT_L_X42Y106/SR1BEG2 INT_L_X42Y106/WW2END1 INT_L_X44Y106/WR1END2 INT_L_X44Y106/WW2BEG1 INT_L_X46Y105/IMUX_L11 INT_L_X46Y105/SE2END1 INT_R_X43Y106/WW2A1 INT_R_X45Y105/SE2A1 INT_R_X45Y106/LOGIC_OUTS1 INT_R_X45Y106/SE2BEG1 INT_R_X45Y106/WR1BEG2 VBRK_X113Y110/VBRK_SE2A1 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y106/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X42Y105/INT_L.SR1END2->>IMUX_L46 INT_L_X42Y106/INT_L.WW2END1->>SR1BEG2 INT_L_X44Y106/INT_L.WR1END2->>WW2BEG1 INT_L_X46Y105/INT_L.SE2END1->>IMUX_L11 INT_R_X45Y106/INT_R.LOGIC_OUTS1->>SE2BEG1 INT_R_X45Y106/INT_R.LOGIC_OUTS1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[22]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[22]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[22] - 
wires: CLBLL_L_X42Y106/CLBLL_IMUX27 CLBLL_L_X42Y106/CLBLL_LL_B4 CLBLL_L_X42Y107/CLBLL_LL_BQ CLBLL_L_X42Y107/CLBLL_LOGIC_OUTS5 INT_L_X42Y106/FAN_ALT3 INT_L_X42Y106/FAN_BOUNCE3 INT_L_X42Y106/FAN_BOUNCE_S3_2 INT_L_X42Y106/IMUX_L27 INT_L_X42Y107/FAN_ALT2 INT_L_X42Y107/FAN_BOUNCE2 INT_L_X42Y107/LOGIC_OUTS_L5 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X42Y106/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y106/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X42Y106/INT_L.FAN_BOUNCE_S3_2->>FAN_ALT3 INT_L_X42Y107/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y107/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[22] - 
wires: CLBLL_L_X42Y105/CLBLL_LL_AMUX CLBLL_L_X42Y105/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y106/CLBLL_IMUX10 CLBLL_L_X42Y106/CLBLL_IMUX2 CLBLL_L_X42Y106/CLBLL_LL_A2 CLBLL_L_X42Y106/CLBLL_L_A4 INT_L_X42Y105/LOGIC_OUTS_L20 INT_L_X42Y105/NL1BEG1 INT_L_X42Y106/IMUX_L10 INT_L_X42Y106/IMUX_L2 INT_L_X42Y106/NL1END1 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X42Y105/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X42Y106/INT_L.NL1END1->>IMUX_L10 INT_L_X42Y106/INT_L.NL1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[22] - 
wires: CLBLL_L_X42Y106/CLBLL_IMUX11 CLBLL_L_X42Y106/CLBLL_IMUX3 CLBLL_L_X42Y106/CLBLL_LL_A4 CLBLL_L_X42Y106/CLBLL_L_A2 CLBLM_R_X43Y107/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y107/CLBLM_M_BQ INT_L_X42Y106/IMUX_L11 INT_L_X42Y106/IMUX_L3 INT_L_X42Y106/SR1END1 INT_L_X42Y107/SR1BEG1 INT_L_X42Y107/WL1END0 INT_R_X43Y107/LOGIC_OUTS5 INT_R_X43Y107/WL1BEG0 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X43Y107/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y106/INT_L.SR1END1->>IMUX_L11 INT_L_X42Y106/INT_L.SR1END1->>IMUX_L3 INT_L_X42Y107/INT_L.WL1END0->>SR1BEG1 INT_R_X43Y107/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[23]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[23]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[23] - 
wires: CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y105/CLBLM_M_DQ CLBLM_L_X46Y106/CLBLM_IMUX12 CLBLM_L_X46Y106/CLBLM_M_B6 INT_L_X46Y105/LOGIC_OUTS_L7 INT_L_X46Y105/NL1BEG2 INT_L_X46Y106/IMUX_L12 INT_L_X46Y106/NL1END2 
pips: CLBLM_L_X46Y105/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X46Y105/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X46Y106/INT_L.NL1END2->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[23] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WW2END3 BRAM_L_X44Y105/BRAM_WW2END3_1 CLBLL_L_X42Y106/CLBLL_IMUX13 CLBLL_L_X42Y106/CLBLL_L_B6 CLBLL_R_X45Y106/CLBLL_LL_DQ CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS7 CLBLL_R_X45Y107/CLBLL_EL1BEG1 CLBLM_L_X46Y106/CLBLM_IMUX11 CLBLM_L_X46Y106/CLBLM_M_A4 CLBLM_L_X46Y107/CLBLM_EL1BEG1 CLBLM_R_X43Y106/CLBLM_WW2END3 INT_L_X42Y106/IMUX_L13 INT_L_X42Y106/WL1END2 INT_L_X44Y106/WW2A3 INT_L_X46Y106/IMUX_L11 INT_L_X46Y106/SL1END1 INT_L_X46Y107/EL1END1 INT_L_X46Y107/SL1BEG1 INT_R_X43Y106/WL1BEG2 INT_R_X43Y106/WW2END3 INT_R_X43Y107/WW2END_N0_3 INT_R_X45Y106/LOGIC_OUTS7 INT_R_X45Y106/NL1BEG2 INT_R_X45Y106/WW2BEG3 INT_R_X45Y107/EL1BEG1 INT_R_X45Y107/NL1END2 VBRK_X113Y112/VBRK_EL1BEG1 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X45Y106/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X42Y106/INT_L.WL1END2->>IMUX_L13 INT_L_X46Y106/INT_L.SL1END1->>IMUX_L11 INT_L_X46Y107/INT_L.EL1END1->>SL1BEG1 INT_R_X43Y106/INT_R.WW2END3->>WL1BEG2 INT_R_X45Y106/INT_R.LOGIC_OUTS7->>NL1BEG2 INT_R_X45Y106/INT_R.LOGIC_OUTS7->>WW2BEG3 INT_R_X45Y107/INT_R.NL1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[23] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WW2END2 BRAM_L_X44Y105/BRAM_WW2END2_1 CLBLL_L_X42Y106/CLBLL_IMUX26 CLBLL_L_X42Y106/CLBLL_L_B4 CLBLL_R_X45Y106/CLBLL_ER1BEG3 CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y106/CLBLL_L_CQ CLBLM_L_X46Y106/CLBLM_ER1BEG3 CLBLM_L_X46Y106/CLBLM_IMUX7 CLBLM_L_X46Y106/CLBLM_M_A1 CLBLM_R_X43Y106/CLBLM_WW2END2 INT_L_X42Y106/IMUX_L26 INT_L_X42Y106/WL1END1 INT_L_X44Y106/WW2A2 INT_L_X46Y106/ER1END3 INT_L_X46Y106/IMUX_L7 INT_L_X46Y107/ER1END_N3_3 INT_R_X43Y106/WL1BEG1 INT_R_X43Y106/WW2END2 INT_R_X45Y106/ER1BEG3 INT_R_X45Y106/LOGIC_OUTS2 INT_R_X45Y106/WW2BEG2 VBRK_X113Y111/VBRK_ER1BEG3 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X45Y106/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X42Y106/INT_L.WL1END1->>IMUX_L26 INT_L_X46Y106/INT_L.ER1END3->>IMUX_L7 INT_R_X43Y106/INT_R.WW2END2->>WL1BEG1 INT_R_X45Y106/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X45Y106/INT_R.LOGIC_OUTS2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[24]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[24]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[24] - 
wires: CLBLM_L_X46Y107/CLBLM_IMUX18 CLBLM_L_X46Y107/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y107/CLBLM_M_B2 CLBLM_L_X46Y107/CLBLM_M_BQ INT_L_X46Y107/IMUX_L18 INT_L_X46Y107/LOGIC_OUTS_L5 
pips: CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X46Y107/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y107/INT_L.LOGIC_OUTS_L5->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[24] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y105/BRAM_EE2BEG0_1 CLBLL_L_X42Y106/CLBLL_IMUX34 CLBLL_L_X42Y106/CLBLL_L_C6 CLBLL_R_X45Y107/CLBLL_NE2A0 CLBLM_L_X46Y107/CLBLM_IMUX8 CLBLM_L_X46Y107/CLBLM_M_A5 CLBLM_L_X46Y107/CLBLM_NE2A0 CLBLM_R_X43Y106/CLBLM_EE2BEG0 CLBLM_R_X43Y106/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y106/CLBLM_L_AQ INT_L_X42Y106/IMUX_L34 INT_L_X42Y106/WR1END1 INT_L_X44Y106/EE2A0 INT_L_X46Y106/NE2END_S3_0 INT_L_X46Y107/IMUX_L8 INT_L_X46Y107/NE2END0 INT_R_X43Y106/EE2BEG0 INT_R_X43Y106/LOGIC_OUTS0 INT_R_X43Y106/WR1BEG1 INT_R_X45Y106/EE2END0 INT_R_X45Y106/NE2BEG0 INT_R_X45Y107/NE2A0 VBRK_X113Y112/VBRK_NE2A0 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y106/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y106/INT_L.WR1END1->>IMUX_L34 INT_L_X46Y107/INT_L.NE2END0->>IMUX_L8 INT_R_X43Y106/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X43Y106/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X45Y106/INT_R.EE2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[24] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WW2A2 BRAM_L_X44Y105/BRAM_WW2A2_1 CLBLL_L_X42Y106/CLBLL_IMUX30 CLBLL_L_X42Y106/CLBLL_L_C5 CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y106/CLBLL_L_DQ CLBLL_R_X45Y107/CLBLL_ER1BEG0 CLBLM_L_X46Y107/CLBLM_ER1BEG0 CLBLM_L_X46Y107/CLBLM_IMUX2 CLBLM_L_X46Y107/CLBLM_M_A2 CLBLM_R_X43Y106/CLBLM_WW2A2 INT_L_X42Y106/IMUX_L30 INT_L_X42Y106/WW2END2 INT_L_X44Y106/WL1END2 INT_L_X44Y106/WW2BEG2 INT_L_X46Y107/ER1END0 INT_L_X46Y107/IMUX_L2 INT_R_X43Y106/WW2A2 INT_R_X45Y106/ER1BEG_S0 INT_R_X45Y106/LOGIC_OUTS3 INT_R_X45Y106/WL1BEG2 INT_R_X45Y107/ER1BEG0 VBRK_X113Y112/VBRK_ER1BEG0 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y106/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X42Y106/INT_L.WW2END2->>IMUX_L30 INT_L_X44Y106/INT_L.WL1END2->>WW2BEG2 INT_L_X46Y107/INT_L.ER1END0->>IMUX_L2 INT_R_X45Y106/INT_R.LOGIC_OUTS3->>ER1BEG_S0 INT_R_X45Y106/INT_R.LOGIC_OUTS3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[25]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[25]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[25] - 
wires: CLBLL_L_X42Y107/CLBLL_IMUX27 CLBLL_L_X42Y107/CLBLL_LL_B4 CLBLL_L_X42Y107/CLBLL_LL_CQ CLBLL_L_X42Y107/CLBLL_LOGIC_OUTS6 INT_L_X42Y107/FAN_ALT5 INT_L_X42Y107/FAN_BOUNCE5 INT_L_X42Y107/IMUX_L27 INT_L_X42Y107/LOGIC_OUTS_L6 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X42Y107/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y107/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X42Y107/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[25] - 
wires: CLBLL_L_X42Y105/CLBLL_LL_BMUX CLBLL_L_X42Y105/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y106/CLBLL_IMUX46 CLBLL_L_X42Y106/CLBLL_L_D5 CLBLL_L_X42Y107/CLBLL_IMUX7 CLBLL_L_X42Y107/CLBLL_LL_A1 INT_L_X42Y105/LOGIC_OUTS_L21 INT_L_X42Y105/NN2BEG3 INT_L_X42Y105/NR1BEG3 INT_L_X42Y106/IMUX_L46 INT_L_X42Y106/NN2A3 INT_L_X42Y106/NR1END3 INT_L_X42Y107/IMUX_L7 INT_L_X42Y107/NN2END3 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X42Y105/INT_L.LOGIC_OUTS_L21->>NN2BEG3 INT_L_X42Y105/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X42Y106/INT_L.NR1END3->>IMUX_L46 INT_L_X42Y107/INT_L.NN2END3->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[25] - 
wires: CLBLL_L_X42Y106/CLBLL_IMUX36 CLBLL_L_X42Y106/CLBLL_L_D2 CLBLL_L_X42Y107/CLBLL_IMUX4 CLBLL_L_X42Y107/CLBLL_LL_A6 CLBLM_R_X43Y107/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y107/CLBLM_M_CQ INT_L_X42Y106/IMUX_L36 INT_L_X42Y106/SW2END2 INT_L_X42Y107/IMUX_L4 INT_L_X42Y107/WL1END1 INT_R_X43Y106/SW2A2 INT_R_X43Y107/LOGIC_OUTS6 INT_R_X43Y107/SW2BEG2 INT_R_X43Y107/WL1BEG1 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X43Y107/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X42Y106/INT_L.SW2END2->>IMUX_L36 INT_L_X42Y107/INT_L.WL1END1->>IMUX_L4 INT_R_X43Y107/INT_R.LOGIC_OUTS6->>SW2BEG2 INT_R_X43Y107/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[26]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[26]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[26] - 
wires: CLBLM_R_X43Y108/CLBLM_IMUX18 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y108/CLBLM_M_B2 CLBLM_R_X43Y108/CLBLM_M_BQ INT_R_X43Y108/IMUX18 INT_R_X43Y108/LOGIC_OUTS5 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y108/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X43Y108/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[26] - 
wires: CLBLL_L_X42Y107/CLBLL_IMUX10 CLBLL_L_X42Y107/CLBLL_L_A4 CLBLM_R_X43Y106/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y106/CLBLM_L_BQ CLBLM_R_X43Y108/CLBLM_IMUX2 CLBLM_R_X43Y108/CLBLM_M_A2 INT_L_X42Y107/IMUX_L10 INT_L_X42Y107/NW2END1 INT_R_X43Y106/LOGIC_OUTS1 INT_R_X43Y106/NN2BEG1 INT_R_X43Y106/NW2BEG1 INT_R_X43Y107/NN2A1 INT_R_X43Y107/NW2A1 INT_R_X43Y108/IMUX2 INT_R_X43Y108/NN2END1 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X43Y106/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X42Y107/INT_L.NW2END1->>IMUX_L10 INT_R_X43Y106/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X43Y106/INT_R.LOGIC_OUTS1->>NW2BEG1 INT_R_X43Y108/INT_R.NN2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[26] - 
wires: CLBLL_L_X42Y107/CLBLL_IMUX6 CLBLL_L_X42Y107/CLBLL_L_A1 CLBLM_R_X43Y107/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y107/CLBLM_M_DQ CLBLM_R_X43Y108/CLBLM_IMUX11 CLBLM_R_X43Y108/CLBLM_M_A4 INT_L_X42Y107/IMUX_L6 INT_L_X42Y107/WL1END2 INT_R_X43Y107/LOGIC_OUTS7 INT_R_X43Y107/NL1BEG2 INT_R_X43Y107/WL1BEG2 INT_R_X43Y108/IMUX11 INT_R_X43Y108/NL1END2 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X43Y107/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X42Y107/INT_L.WL1END2->>IMUX_L6 INT_R_X43Y107/INT_R.LOGIC_OUTS7->>NL1BEG2 INT_R_X43Y107/INT_R.LOGIC_OUTS7->>WL1BEG2 INT_R_X43Y108/INT_R.NL1END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[27]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[27]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[27] - 
wires: CLBLL_R_X45Y108/CLBLL_IMUX27 CLBLL_R_X45Y108/CLBLL_LL_B4 CLBLL_R_X45Y108/CLBLL_NW2A2 CLBLM_L_X46Y107/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y107/CLBLM_M_CQ CLBLM_L_X46Y108/CLBLM_NW2A2 INT_L_X46Y107/LOGIC_OUTS_L6 INT_L_X46Y107/NW2BEG2 INT_L_X46Y108/NW2A2 INT_R_X45Y108/IMUX27 INT_R_X45Y108/NW2END2 VBRK_X113Y113/VBRK_NW2A2 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X46Y107/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y107/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X45Y108/INT_R.NW2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[27] - 
wires: BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_WW2END2 BRAM_L_X44Y105/BRAM_WW2END2_3 CLBLL_L_X42Y107/CLBLL_IMUX14 CLBLL_L_X42Y107/CLBLL_L_B1 CLBLL_R_X45Y106/CLBLL_LL_BMUX CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS21 CLBLL_R_X45Y108/CLBLL_IMUX7 CLBLL_R_X45Y108/CLBLL_LL_A1 CLBLM_R_X43Y108/CLBLM_WW2END2 INT_L_X42Y107/IMUX_L14 INT_L_X42Y107/SW2END2 INT_L_X44Y108/WW2A2 INT_R_X43Y107/SW2A2 INT_R_X43Y108/SW2BEG2 INT_R_X43Y108/WW2END2 INT_R_X45Y106/LOGIC_OUTS21 INT_R_X45Y106/NN2BEG3 INT_R_X45Y107/NN2A3 INT_R_X45Y108/IMUX7 INT_R_X45Y108/NN2END3 INT_R_X45Y108/WW2BEG2 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X45Y106/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X42Y107/INT_L.SW2END2->>IMUX_L14 INT_R_X43Y108/INT_R.WW2END2->>SW2BEG2 INT_R_X45Y106/INT_R.LOGIC_OUTS21->>NN2BEG3 INT_R_X45Y108/INT_R.NN2END3->>IMUX7 INT_R_X45Y108/INT_R.NN2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[27] - 
wires: BRAM_INT_INTERFACE_L_X44Y112/INT_INTERFACE_NW4END1 BRAM_L_X44Y110/BRAM_NW4END1_2 CLBLL_L_X42Y107/CLBLL_IMUX16 CLBLL_L_X42Y107/CLBLL_L_B3 CLBLL_L_X42Y107/CLBLL_SE2A0 CLBLL_L_X42Y108/CLBLL_SW4END0 CLBLL_R_X45Y108/CLBLL_IMUX2 CLBLL_R_X45Y108/CLBLL_LL_A2 CLBLL_R_X45Y108/CLBLL_LL_BQ CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y107/CLBLM_SE2A0 CLBLM_R_X41Y108/CLBLM_SW4END0 CLBLM_R_X43Y112/CLBLM_NW4END1 INT_L_X42Y107/IMUX_L16 INT_L_X42Y107/SE2END0 INT_L_X42Y108/SW6E0 INT_L_X42Y109/SW6D0 INT_L_X42Y110/SW6C0 INT_L_X42Y111/SW6B0 INT_L_X42Y112/SW6A0 INT_L_X44Y108/NW6A1 INT_L_X44Y109/NW6B1 INT_L_X44Y110/NW6C1 INT_L_X44Y111/NW6D1 INT_L_X44Y112/NW6E1 INT_R_X41Y107/SE2A0 INT_R_X41Y108/SE2BEG0 INT_R_X41Y108/SW6END0 INT_R_X43Y112/NW6END1 INT_R_X43Y112/SW6BEG0 INT_R_X45Y108/IMUX2 INT_R_X45Y108/LOGIC_OUTS5 INT_R_X45Y108/NW6BEG1 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X45Y108/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X42Y107/INT_L.SE2END0->>IMUX_L16 INT_R_X41Y108/INT_R.SW6END0->>SE2BEG0 INT_R_X43Y112/INT_R.NW6END1->>SW6BEG0 INT_R_X45Y108/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X45Y108/INT_R.LOGIC_OUTS5->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[28]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[28]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[28] - 
wires: CLBLL_L_X42Y108/CLBLL_LL_AQ CLBLL_L_X42Y108/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y108/CLBLM_IMUX45 CLBLM_R_X43Y108/CLBLM_M_D2 INT_L_X42Y108/EL1BEG3 INT_L_X42Y108/LOGIC_OUTS_L4 INT_L_X42Y108/NR1BEG0 INT_L_X42Y109/EL1BEG_N3 INT_L_X42Y109/NR1END0 INT_R_X43Y108/EL1END3 INT_R_X43Y108/IMUX45 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X42Y108/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X42Y109/INT_L.NR1END0->>EL1BEG_N3 INT_R_X43Y108/INT_R.EL1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[28] - 
wires: BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_SE2A3 BRAM_L_X44Y105/BRAM_SE2A3_4 BRAM_L_X44Y105/BRAM_SW2A3_3 CLBLL_L_X42Y106/CLBLL_NE4BEG3 CLBLL_L_X42Y106/CLBLL_WW2END2 CLBLL_L_X42Y107/CLBLL_IMUX30 CLBLL_L_X42Y107/CLBLL_L_C5 CLBLM_R_X41Y106/CLBLM_NE4BEG3 CLBLM_R_X41Y106/CLBLM_WW2END2 CLBLM_R_X43Y106/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y106/CLBLM_L_CQ CLBLM_R_X43Y108/CLBLM_IMUX31 CLBLM_R_X43Y108/CLBLM_M_C5 CLBLM_R_X43Y108/CLBLM_SW2A3 CLBLM_R_X43Y109/CLBLM_SE2A3 INT_L_X42Y106/NE6A3 INT_L_X42Y106/WW2A2 INT_L_X42Y107/IMUX_L30 INT_L_X42Y107/NE6B3 INT_L_X42Y107/SW2END3 INT_L_X42Y108/NE6C3 INT_L_X42Y108/SW2END_N0_3 INT_L_X42Y109/NE6D3 INT_L_X42Y110/NE6E3 INT_L_X44Y108/SW2A3 INT_L_X44Y109/SE2END3 INT_L_X44Y109/SW2BEG3 INT_R_X41Y106/NE6BEG3 INT_R_X41Y106/WW2END2 INT_R_X43Y106/LOGIC_OUTS2 INT_R_X43Y106/WW2BEG2 INT_R_X43Y107/SW2A3 INT_R_X43Y108/IMUX31 INT_R_X43Y108/SW2BEG3 INT_R_X43Y108/SW2END3 INT_R_X43Y109/SE2A3 INT_R_X43Y109/SW2END_N0_3 INT_R_X43Y110/NE6END3 INT_R_X43Y110/SE2BEG3 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X43Y106/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X42Y107/INT_L.SW2END3->>IMUX_L30 INT_L_X44Y109/INT_L.SE2END3->>SW2BEG3 INT_R_X41Y106/INT_R.WW2END2->>NE6BEG3 INT_R_X43Y106/INT_R.LOGIC_OUTS2->>WW2BEG2 INT_R_X43Y108/INT_R.SW2END3->>IMUX31 INT_R_X43Y108/INT_R.SW2END3->>SW2BEG3 INT_R_X43Y110/INT_R.NE6END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[28] - 
wires: CLBLL_L_X42Y107/CLBLL_IMUX23 CLBLL_L_X42Y107/CLBLL_L_C3 CLBLM_R_X43Y107/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y107/CLBLM_M_AMUX CLBLM_R_X43Y108/CLBLM_IMUX29 CLBLM_R_X43Y108/CLBLM_M_C2 INT_L_X42Y107/IMUX_L23 INT_L_X42Y107/WR1END3 INT_R_X43Y107/LOGIC_OUTS20 INT_R_X43Y107/NR1BEG2 INT_R_X43Y107/WR1BEG3 INT_R_X43Y108/IMUX29 INT_R_X43Y108/NR1END2 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X43Y107/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X42Y107/INT_L.WR1END3->>IMUX_L23 INT_R_X43Y107/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X43Y107/INT_R.LOGIC_OUTS20->>WR1BEG3 INT_R_X43Y108/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[29]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[29]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[29] - 
wires: CLBLL_R_X45Y108/CLBLL_IMUX38 CLBLL_R_X45Y108/CLBLL_LL_D3 CLBLL_R_X45Y108/CLBLL_NW2A3 CLBLM_L_X46Y107/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y107/CLBLM_M_DQ CLBLM_L_X46Y108/CLBLM_NW2A3 INT_L_X46Y107/LOGIC_OUTS_L7 INT_L_X46Y107/NW2BEG3 INT_L_X46Y108/NW2A3 INT_R_X45Y108/IMUX38 INT_R_X45Y108/NW2END3 VBRK_X113Y113/VBRK_NW2A3 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X46Y107/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X46Y107/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_R_X45Y108/INT_R.NW2END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[29] - 
wires: BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_EL1BEG3 BRAM_INT_INTERFACE_L_X44Y110/INT_INTERFACE_NW4END0 BRAM_L_X44Y105/BRAM_EL1BEG3_4 BRAM_L_X44Y110/BRAM_NW4END0_0 CLBLL_L_X42Y107/CLBLL_IMUX46 CLBLL_L_X42Y107/CLBLL_L_D5 CLBLL_R_X45Y106/CLBLL_LL_CMUX CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y108/CLBLL_IMUX31 CLBLL_R_X45Y108/CLBLL_LL_C5 CLBLM_R_X43Y109/CLBLM_EL1BEG3 CLBLM_R_X43Y110/CLBLM_NW4END0 INT_L_X42Y107/IMUX_L46 INT_L_X42Y107/SL1END3 INT_L_X42Y108/SL1BEG3 INT_L_X42Y108/SW2END3 INT_L_X42Y109/SW2END_N0_3 INT_L_X44Y106/NW6A0 INT_L_X44Y107/NW6B0 INT_L_X44Y108/NW6C0 INT_L_X44Y108/SE2A3 INT_L_X44Y109/EL1END3 INT_L_X44Y109/NW6D0 INT_L_X44Y109/SE2BEG3 INT_L_X44Y110/NW6E0 INT_R_X43Y108/SW2A3 INT_R_X43Y109/EL1BEG3 INT_R_X43Y109/NW6END_S0_0 INT_R_X43Y109/SW2BEG3 INT_R_X43Y110/EL1BEG_N3 INT_R_X43Y110/NW6END0 INT_R_X45Y106/LOGIC_OUTS22 INT_R_X45Y106/NW6BEG0 INT_R_X45Y108/IMUX31 INT_R_X45Y108/SE2END3 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y106/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X42Y107/INT_L.SL1END3->>IMUX_L46 INT_L_X42Y108/INT_L.SW2END3->>SL1BEG3 INT_L_X44Y109/INT_L.EL1END3->>SE2BEG3 INT_R_X43Y109/INT_R.NW6END_S0_0->>SW2BEG3 INT_R_X43Y110/INT_R.NW6END0->>EL1BEG_N3 INT_R_X45Y106/INT_R.LOGIC_OUTS22->>NW6BEG0 INT_R_X45Y108/INT_R.SE2END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[29] - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_WW2A3 BRAM_L_X44Y105/BRAM_WW2A3_2 CLBLL_L_X42Y107/CLBLL_IMUX39 CLBLL_L_X42Y107/CLBLL_L_D3 CLBLL_R_X45Y108/CLBLL_IMUX22 CLBLL_R_X45Y108/CLBLL_LL_C3 CLBLL_R_X45Y108/CLBLL_LL_DQ CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y107/CLBLM_WW2A3 INT_L_X42Y107/IMUX_L39 INT_L_X42Y107/WW2END3 INT_L_X42Y108/WW2END_N0_3 INT_L_X44Y107/SW2END3 INT_L_X44Y107/WW2BEG3 INT_L_X44Y108/SW2END_N0_3 INT_R_X43Y107/WW2A3 INT_R_X45Y107/SW2A3 INT_R_X45Y108/IMUX22 INT_R_X45Y108/LOGIC_OUTS7 INT_R_X45Y108/SW2BEG3 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y108/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X42Y107/INT_L.WW2END3->>IMUX_L39 INT_L_X44Y107/INT_L.SW2END3->>WW2BEG3 INT_R_X45Y108/INT_R.LOGIC_OUTS7->>IMUX22 INT_R_X45Y108/INT_R.LOGIC_OUTS7->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[2]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[2]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[2] - 
wires: BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_EE2BEG3 BRAM_L_X44Y95/BRAM_EE2BEG3_4 BRKH_INT_X42Y99/BRKH_INT_EL1BEG3 CLBLL_L_X42Y100/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y100/CLBLL_L_AQ CLBLL_L_X42Y101/CLBLL_IMUX0 CLBLL_L_X42Y101/CLBLL_L_A3 CLBLL_R_X45Y99/CLBLL_IMUX6 CLBLL_R_X45Y99/CLBLL_L_A1 CLBLM_R_X43Y99/CLBLM_EE2BEG3 INT_L_X42Y100/EL1BEG_N3 INT_L_X42Y100/LOGIC_OUTS_L0 INT_L_X42Y100/NR1BEG0 INT_L_X42Y101/IMUX_L0 INT_L_X42Y101/NR1END0 INT_L_X42Y99/EL1BEG3 INT_L_X44Y99/EE2A3 INT_R_X43Y99/EE2BEG3 INT_R_X43Y99/EL1END3 INT_R_X45Y99/EE2END3 INT_R_X45Y99/IMUX6 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X42Y100/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X42Y100/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X42Y101/INT_L.NR1END0->>IMUX_L0 INT_R_X43Y99/INT_R.EL1END3->>EE2BEG3 INT_R_X45Y99/INT_R.EE2END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[2] - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_EL1BEG2 BRAM_L_X44Y100/BRAM_EL1BEG2_0 BRKH_INT_X44Y99/BRKH_INT_SE2A2 CLBLL_L_X42Y101/CLBLL_IMUX9 CLBLL_L_X42Y101/CLBLL_LL_AQ CLBLL_L_X42Y101/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y101/CLBLL_L_A5 CLBLL_R_X45Y99/CLBLL_IMUX5 CLBLL_R_X45Y99/CLBLL_L_A6 CLBLM_R_X43Y100/CLBLM_EL1BEG2 INT_L_X42Y100/EL1BEG3 INT_L_X42Y101/EL1BEG_N3 INT_L_X42Y101/IMUX_L9 INT_L_X42Y101/LOGIC_OUTS_L4 INT_L_X44Y100/EL1END2 INT_L_X44Y100/SE2BEG2 INT_L_X44Y99/SE2A2 INT_R_X43Y100/EL1BEG2 INT_R_X43Y100/EL1END3 INT_R_X45Y99/IMUX5 INT_R_X45Y99/SE2END2 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y101/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X42Y101/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X42Y101/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X44Y100/INT_L.EL1END2->>SE2BEG2 INT_R_X43Y100/INT_R.EL1END3->>EL1BEG2 INT_R_X45Y99/INT_R.SE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[30]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[30]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[30] - 
wires: CLBLM_R_X43Y108/CLBLM_IMUX19 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y108/CLBLM_L_B2 CLBLM_R_X43Y108/CLBLM_L_BQ INT_R_X43Y108/IMUX19 INT_R_X43Y108/LOGIC_OUTS1 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y108/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X43Y108/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[30] - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_NE2A3 BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_WR1END0 BRAM_L_X44Y105/BRAM_NE2A3_2 BRAM_L_X44Y105/BRAM_WR1END0_3 CLBLL_L_X42Y108/CLBLL_IMUX3 CLBLL_L_X42Y108/CLBLL_L_A2 CLBLM_R_X43Y106/CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y106/CLBLM_L_DQ CLBLM_R_X43Y107/CLBLM_NE2A3 CLBLM_R_X43Y108/CLBLM_IMUX9 CLBLM_R_X43Y108/CLBLM_L_A5 CLBLM_R_X43Y108/CLBLM_WR1END0 INT_L_X42Y107/NL1BEG2 INT_L_X42Y107/NW2END3 INT_L_X42Y108/IMUX_L3 INT_L_X42Y108/NL1END2 INT_L_X44Y107/NE2END3 INT_L_X44Y107/WR1BEG_S0 INT_L_X44Y108/WR1BEG0 INT_R_X43Y106/LOGIC_OUTS3 INT_R_X43Y106/NE2BEG3 INT_R_X43Y106/NW2BEG3 INT_R_X43Y107/NE2A3 INT_R_X43Y107/NW2A3 INT_R_X43Y107/WR1END_S1_0 INT_R_X43Y108/IMUX9 INT_R_X43Y108/WR1END0 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X43Y106/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X42Y107/INT_L.NW2END3->>NL1BEG2 INT_L_X42Y108/INT_L.NL1END2->>IMUX_L3 INT_L_X44Y107/INT_L.NE2END3->>WR1BEG_S0 INT_R_X43Y106/INT_R.LOGIC_OUTS3->>NE2BEG3 INT_R_X43Y106/INT_R.LOGIC_OUTS3->>NW2BEG3 INT_R_X43Y108/INT_R.WR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[30] - 
wires: BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_NE2A3 BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_WR1END0 BRAM_L_X44Y105/BRAM_NE2A3_3 BRAM_L_X44Y105/BRAM_WR1END0_4 CLBLL_L_X42Y108/CLBLL_IMUX9 CLBLL_L_X42Y108/CLBLL_L_A5 CLBLM_R_X43Y107/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y107/CLBLM_M_BMUX CLBLM_R_X43Y108/CLBLM_IMUX10 CLBLM_R_X43Y108/CLBLM_L_A4 CLBLM_R_X43Y108/CLBLM_NE2A3 CLBLM_R_X43Y109/CLBLM_WR1END0 INT_L_X42Y107/WR1END_S1_0 INT_L_X42Y108/IMUX_L9 INT_L_X42Y108/WR1END0 INT_L_X44Y108/NE2END3 INT_L_X44Y108/WR1BEG_S0 INT_L_X44Y109/WR1BEG0 INT_R_X43Y107/LOGIC_OUTS21 INT_R_X43Y107/NE2BEG3 INT_R_X43Y107/WR1BEG_S0 INT_R_X43Y108/IMUX10 INT_R_X43Y108/NE2A3 INT_R_X43Y108/SR1BEG_S0 INT_R_X43Y108/WR1BEG0 INT_R_X43Y108/WR1END_S1_0 INT_R_X43Y109/WR1END0 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X43Y107/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X42Y108/INT_L.WR1END0->>IMUX_L9 INT_L_X44Y108/INT_L.NE2END3->>WR1BEG_S0 INT_R_X43Y107/INT_R.LOGIC_OUTS21->>NE2BEG3 INT_R_X43Y107/INT_R.LOGIC_OUTS21->>WR1BEG_S0 INT_R_X43Y108/INT_R.SR1BEG_S0->>IMUX10 INT_R_X43Y108/INT_R.WR1END_S1_0->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[31]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[31]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[31] - 
wires: CLBLM_R_X43Y107/CLBLM_IMUX19 CLBLM_R_X43Y107/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y107/CLBLM_L_B2 CLBLM_R_X43Y107/CLBLM_L_BQ INT_R_X43Y107/IMUX19 INT_R_X43Y107/LOGIC_OUTS1 
pips: CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y107/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X43Y107/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[31] - 
wires: CLBLL_L_X42Y108/CLBLL_IMUX25 CLBLL_L_X42Y108/CLBLL_L_B5 CLBLM_R_X43Y106/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y106/CLBLM_L_AMUX CLBLM_R_X43Y107/CLBLM_IMUX9 CLBLM_R_X43Y107/CLBLM_L_A5 INT_L_X42Y108/IMUX_L25 INT_L_X42Y108/NW2END1 INT_R_X43Y106/LOGIC_OUTS16 INT_R_X43Y106/NL1BEG1 INT_R_X43Y107/IMUX9 INT_R_X43Y107/NL1END1 INT_R_X43Y107/NW2BEG1 INT_R_X43Y108/NW2A1 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X43Y106/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X42Y108/INT_L.NW2END1->>IMUX_L25 INT_R_X43Y106/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X43Y107/INT_R.NL1END1->>IMUX9 INT_R_X43Y107/INT_R.NL1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[31] - 
wires: CLBLL_L_X42Y108/CLBLL_IMUX16 CLBLL_L_X42Y108/CLBLL_L_B3 CLBLM_R_X43Y107/CLBLM_IMUX0 CLBLM_R_X43Y107/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y107/CLBLM_L_A3 CLBLM_R_X43Y107/CLBLM_M_CMUX INT_L_X42Y107/NW2END_S0_0 INT_L_X42Y108/IMUX_L16 INT_L_X42Y108/NW2END0 INT_R_X43Y107/IMUX0 INT_R_X43Y107/LOGIC_OUTS22 INT_R_X43Y107/NW2BEG0 INT_R_X43Y108/NW2A0 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y107/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X42Y108/INT_L.NW2END0->>IMUX_L16 INT_R_X43Y107/INT_R.LOGIC_OUTS22->>IMUX0 INT_R_X43Y107/INT_R.LOGIC_OUTS22->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[3]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[3]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[3] - 
wires: BRKH_INT_X42Y99/BRKH_INT_SS2A1 CLBLL_L_X42Y100/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y100/CLBLL_L_BQ CLBLL_L_X42Y101/CLBLL_IMUX26 CLBLL_L_X42Y101/CLBLL_L_B4 CLBLL_L_X42Y98/CLBLL_IMUX4 CLBLL_L_X42Y98/CLBLL_LL_A6 INT_L_X42Y100/LOGIC_OUTS_L1 INT_L_X42Y100/NR1BEG1 INT_L_X42Y100/SS2BEG1 INT_L_X42Y101/IMUX_L26 INT_L_X42Y101/NR1END1 INT_L_X42Y98/IMUX_L4 INT_L_X42Y98/SS2END1 INT_L_X42Y99/SS2A1 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X42Y100/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X42Y100/INT_L.LOGIC_OUTS_L1->>SS2BEG1 INT_L_X42Y101/INT_L.NR1END1->>IMUX_L26 INT_L_X42Y98/INT_L.SS2END1->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[3] - 
wires: BRKH_INT_X42Y99/BRKH_INT_NN2BEG0 CLBLL_L_X42Y101/CLBLL_IMUX16 CLBLL_L_X42Y101/CLBLL_L_B3 CLBLL_L_X42Y98/CLBLL_IMUX7 CLBLL_L_X42Y98/CLBLL_LL_A1 CLBLL_L_X42Y98/CLBLL_LL_BQ CLBLL_L_X42Y98/CLBLL_LOGIC_OUTS5 INT_L_X42Y100/NN2A0 INT_L_X42Y100/NN2END_S2_0 INT_L_X42Y101/IMUX_L16 INT_L_X42Y101/NN2END0 INT_L_X42Y98/IMUX_L7 INT_L_X42Y98/LOGIC_OUTS_L5 INT_L_X42Y98/NL1BEG0 INT_L_X42Y98/NL1END_S3_0 INT_L_X42Y99/NL1END0 INT_L_X42Y99/NN2BEG0 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y98/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X42Y101/INT_L.NN2END0->>IMUX_L16 INT_L_X42Y98/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X42Y98/INT_L.NL1END_S3_0->>IMUX_L7 INT_L_X42Y99/INT_L.NL1END0->>NN2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[4]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[4]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl_vbsw - 
wires: BRAM_INT_INTERFACE_L_X44Y97/INT_INTERFACE_WW4B3 BRAM_L_X44Y95/BRAM_WW4B3_2 CLBLL_L_X42Y97/CLBLL_WW4END3 CLBLL_R_X45Y97/CLBLL_SW2A2 CLBLL_R_X45Y98/CLBLL_SE2A2 CLBLL_R_X45Y99/CLBLL_IMUX12 CLBLL_R_X45Y99/CLBLL_LL_B6 CLBLL_R_X45Y99/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y99/CLBLL_L_CQ CLBLM_L_X46Y97/CLBLM_SW2A2 CLBLM_L_X46Y98/CLBLM_SE2A2 CLBLM_R_X41Y97/CLBLM_WW4END3 CLBLM_R_X41Y99/CLBLM_IMUX46 CLBLM_R_X41Y99/CLBLM_L_D5 CLBLM_R_X43Y97/CLBLM_WW4B3 INT_L_X42Y97/WW4C3 INT_L_X44Y97/WW4A3 INT_L_X46Y97/SW2A2 INT_L_X46Y98/SE2END2 INT_L_X46Y98/SW2BEG2 INT_R_X41Y97/NN2BEG3 INT_R_X41Y97/WW4END3 INT_R_X41Y98/NN2A3 INT_R_X41Y99/IMUX46 INT_R_X41Y99/NN2END3 INT_R_X43Y97/WW4B3 INT_R_X45Y97/SW2END2 INT_R_X45Y97/WW4BEG3 INT_R_X45Y98/SE2A2 INT_R_X45Y99/IMUX12 INT_R_X45Y99/LOGIC_OUTS2 INT_R_X45Y99/SE2BEG2 VBRK_X113Y101/VBRK_SW2A2 VBRK_X113Y102/VBRK_SE2A2 
pips: CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X45Y99/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X46Y98/INT_L.SE2END2->>SW2BEG2 INT_R_X41Y97/INT_R.WW4END3->>NN2BEG3 INT_R_X41Y99/INT_R.NN2END3->>IMUX46 INT_R_X45Y97/INT_R.SW2END2->>WW4BEG3 INT_R_X45Y99/INT_R.LOGIC_OUTS2->>IMUX12 INT_R_X45Y99/INT_R.LOGIC_OUTS2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARb[4] - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_SE2A1 BRAM_L_X44Y100/BRAM_SE2A1_0 BRKH_INT_X44Y99/BRKH_INT_SE2A1 CLBLL_L_X42Y100/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y100/CLBLL_L_CQ CLBLL_L_X42Y101/CLBLL_IMUX21 CLBLL_L_X42Y101/CLBLL_L_C4 CLBLL_R_X45Y99/CLBLL_IMUX2 CLBLL_R_X45Y99/CLBLL_LL_A2 CLBLM_R_X43Y100/CLBLM_SE2A1 INT_L_X42Y100/LOGIC_OUTS_L2 INT_L_X42Y100/NR1BEG2 INT_L_X42Y101/EL1BEG1 INT_L_X42Y101/IMUX_L21 INT_L_X42Y101/NR1END2 INT_L_X44Y100/SE2BEG1 INT_L_X44Y100/SE2END1 INT_L_X44Y99/SE2A1 INT_R_X43Y100/SE2A1 INT_R_X43Y101/EL1END1 INT_R_X43Y101/SE2BEG1 INT_R_X45Y99/IMUX2 INT_R_X45Y99/SE2END1 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X42Y100/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X42Y101/INT_L.NR1END2->>EL1BEG1 INT_L_X42Y101/INT_L.NR1END2->>IMUX_L21 INT_L_X44Y100/INT_L.SE2END1->>SE2BEG1 INT_R_X43Y101/INT_R.EL1END1->>SE2BEG1 INT_R_X45Y99/INT_R.SE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[4] - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_EE4A1 BRAM_L_X44Y100/BRAM_EE4A1_1 BRKH_INT_X46Y99/BRKH_INT_SW2A1 CLBLL_L_X42Y101/CLBLL_IMUX34 CLBLL_L_X42Y101/CLBLL_LL_BQ CLBLL_L_X42Y101/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y101/CLBLL_L_C6 CLBLL_R_X45Y101/CLBLL_EE4C1 CLBLL_R_X45Y99/CLBLL_IMUX11 CLBLL_R_X45Y99/CLBLL_LL_A4 CLBLL_R_X45Y99/CLBLL_SW2A1 CLBLM_L_X46Y101/CLBLM_EE4C1 CLBLM_L_X46Y99/CLBLM_SW2A1 CLBLM_R_X43Y101/CLBLM_EE4A1 INT_L_X42Y101/EE4BEG1 INT_L_X42Y101/IMUX_L34 INT_L_X42Y101/LOGIC_OUTS_L5 INT_L_X44Y101/EE4B1 INT_L_X46Y100/SL1END1 INT_L_X46Y100/SW2BEG1 INT_L_X46Y101/EE4END1 INT_L_X46Y101/SL1BEG1 INT_L_X46Y99/SW2A1 INT_R_X43Y101/EE4A1 INT_R_X45Y101/EE4C1 INT_R_X45Y99/IMUX11 INT_R_X45Y99/SW2END1 VBRK_X113Y103/VBRK_SW2A1 VBRK_X113Y106/VBRK_EE4C1 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X42Y101/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y99/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X42Y101/INT_L.LOGIC_OUTS_L5->>EE4BEG1 INT_L_X42Y101/INT_L.LOGIC_OUTS_L5->>IMUX_L34 INT_L_X46Y100/INT_L.SL1END1->>SW2BEG1 INT_L_X46Y101/INT_L.EE4END1->>SL1BEG1 INT_R_X45Y99/INT_R.SW2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[5]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[5]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl_cbsw - 
wires: CLBLL_L_X42Y100/CLBLL_ER1BEG1 CLBLL_L_X42Y100/CLBLL_IMUX27 CLBLL_L_X42Y100/CLBLL_LL_B4 CLBLL_L_X42Y100/CLBLL_WW2END0 CLBLL_L_X42Y102/CLBLL_NW2A0 CLBLM_R_X41Y100/CLBLM_ER1BEG1 CLBLM_R_X41Y100/CLBLM_WW2END0 CLBLM_R_X41Y102/CLBLM_IMUX0 CLBLM_R_X41Y102/CLBLM_L_A3 CLBLM_R_X41Y102/CLBLM_NW2A0 CLBLM_R_X43Y100/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y100/CLBLM_L_AQ INT_L_X42Y100/ER1END1 INT_L_X42Y100/IMUX_L27 INT_L_X42Y100/NW2END_S0_0 INT_L_X42Y100/WW2A0 INT_L_X42Y101/NW2BEG0 INT_L_X42Y101/NW2END0 INT_L_X42Y102/NW2A0 INT_R_X41Y100/ER1BEG1 INT_R_X41Y100/WW2END0 INT_R_X41Y101/NW2END_S0_0 INT_R_X41Y102/IMUX0 INT_R_X41Y102/NW2END0 INT_R_X43Y100/LOGIC_OUTS0 INT_R_X43Y100/NW2BEG0 INT_R_X43Y100/WW2BEG0 INT_R_X43Y101/NW2A0 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y100/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y100/INT_L.ER1END1->>IMUX_L27 INT_L_X42Y101/INT_L.NW2END0->>NW2BEG0 INT_R_X41Y100/INT_R.WW2END0->>ER1BEG1 INT_R_X41Y102/INT_R.NW2END0->>IMUX0 INT_R_X43Y100/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X43Y100/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARb[5] - 
wires: CLBLL_L_X42Y100/CLBLL_IMUX11 CLBLL_L_X42Y100/CLBLL_LL_A4 CLBLL_L_X42Y100/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y100/CLBLL_L_DQ CLBLL_L_X42Y101/CLBLL_IMUX36 CLBLL_L_X42Y101/CLBLL_L_D2 INT_L_X42Y100/FAN_ALT3 INT_L_X42Y100/FAN_BOUNCE3 INT_L_X42Y100/IMUX_L11 INT_L_X42Y100/LOGIC_OUTS_L3 INT_L_X42Y100/NL1BEG2 INT_L_X42Y101/IMUX_L36 INT_L_X42Y101/NL1END2 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y100/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 INT_L_X42Y100/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y100/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X42Y100/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 INT_L_X42Y100/INT_L.LOGIC_OUTS_L3->>NL1BEG2 INT_L_X42Y101/INT_L.NL1END2->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[5] - 
wires: CLBLL_L_X42Y100/CLBLL_IMUX4 CLBLL_L_X42Y100/CLBLL_LL_A6 CLBLL_L_X42Y101/CLBLL_IMUX37 CLBLL_L_X42Y101/CLBLL_LL_CQ CLBLL_L_X42Y101/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y101/CLBLL_L_D4 INT_L_X42Y100/IMUX_L4 INT_L_X42Y100/SL1END2 INT_L_X42Y101/IMUX_L37 INT_L_X42Y101/LOGIC_OUTS_L6 INT_L_X42Y101/SL1BEG2 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X42Y101/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X42Y100/INT_L.SL1END2->>IMUX_L4 INT_L_X42Y101/INT_L.LOGIC_OUTS_L6->>IMUX_L37 INT_L_X42Y101/INT_L.LOGIC_OUTS_L6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[6]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[6]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl_reg_n_0_[6] - 
wires: CLBLL_L_X42Y98/CLBLL_IMUX14 CLBLL_L_X42Y98/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y98/CLBLL_L_B1 CLBLL_L_X42Y98/CLBLL_L_CQ INT_L_X42Y98/BYP_ALT2 INT_L_X42Y98/BYP_BOUNCE2 INT_L_X42Y98/IMUX_L14 INT_L_X42Y98/LOGIC_OUTS_L2 INT_L_X42Y99/BYP_BOUNCE_N3_2 
pips: CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y98/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X42Y98/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X42Y98/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X42Y98/INT_L.LOGIC_OUTS_L2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[6] - 
wires: BRKH_INT_X42Y99/BRKH_INT_SS2A2 CLBLL_L_X42Y100/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y100/CLBLL_L_AMUX CLBLL_L_X42Y102/CLBLL_IMUX5 CLBLL_L_X42Y102/CLBLL_L_A6 CLBLL_L_X42Y98/CLBLL_IMUX6 CLBLL_L_X42Y98/CLBLL_L_A1 INT_L_X42Y100/LOGIC_OUTS_L16 INT_L_X42Y100/NN2BEG2 INT_L_X42Y100/SS2BEG2 INT_L_X42Y101/NN2A2 INT_L_X42Y102/IMUX_L5 INT_L_X42Y102/NN2END2 INT_L_X42Y98/IMUX_L6 INT_L_X42Y98/SS2END2 INT_L_X42Y99/SS2A2 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X42Y100/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X42Y100/INT_L.LOGIC_OUTS_L16->>SS2BEG2 INT_L_X42Y102/INT_L.NN2END2->>IMUX_L5 INT_L_X42Y98/INT_L.SS2END2->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[6] - 
wires: BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_NE4C2 BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_WR1END3 BRAM_L_X44Y100/BRAM_NE4C2_2 BRAM_L_X44Y100/BRAM_WR1END3_2 BRKH_INT_X43Y99/BRKH_INT_NE6B2 CLBLL_L_X42Y102/CLBLL_IMUX3 CLBLL_L_X42Y102/CLBLL_L_A2 CLBLL_L_X42Y98/CLBLL_IMUX5 CLBLL_L_X42Y98/CLBLL_LL_CQ CLBLL_L_X42Y98/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y98/CLBLL_L_A6 CLBLM_R_X43Y102/CLBLM_NE4C2 CLBLM_R_X43Y102/CLBLM_WR1END3 INT_L_X42Y102/IMUX_L3 INT_L_X42Y102/WL1END1 INT_L_X42Y98/IMUX_L5 INT_L_X42Y98/LOGIC_OUTS_L6 INT_L_X42Y98/NE6BEG2 INT_L_X44Y102/NE6END2 INT_L_X44Y102/WR1BEG3 INT_R_X43Y100/NE6C2 INT_R_X43Y101/NE6D2 INT_R_X43Y102/NE6E2 INT_R_X43Y102/WL1BEG1 INT_R_X43Y102/WR1END3 INT_R_X43Y98/NE6A2 INT_R_X43Y99/NE6B2 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y98/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y98/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X42Y102/INT_L.WL1END1->>IMUX_L3 INT_L_X42Y98/INT_L.LOGIC_OUTS_L6->>IMUX_L5 INT_L_X42Y98/INT_L.LOGIC_OUTS_L6->>NE6BEG2 INT_L_X44Y102/INT_L.NE6END2->>WR1BEG3 INT_R_X43Y102/INT_R.WR1END3->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[7]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[7]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl_vbl[0] - 
wires: BRKH_INT_X41Y99/BRKH_INT_NW6B3 CLBLL_L_X42Y98/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y98/CLBLL_L_DQ CLBLL_L_X42Y98/CLBLL_NW4A3 CLBLL_L_X42Y98/CLBLL_WL1END2 CLBLM_R_X41Y103/CLBLM_IMUX23 CLBLM_R_X41Y103/CLBLM_IMUX6 CLBLM_R_X41Y103/CLBLM_L_A1 CLBLM_R_X41Y103/CLBLM_L_C3 CLBLM_R_X41Y98/CLBLM_IMUX13 CLBLM_R_X41Y98/CLBLM_L_B6 CLBLM_R_X41Y98/CLBLM_NW4A3 CLBLM_R_X41Y98/CLBLM_WL1END2 INT_L_X40Y102/NE2BEG3 INT_L_X40Y102/NW6END3 INT_L_X40Y103/NE2A3 INT_L_X42Y98/LOGIC_OUTS_L3 INT_L_X42Y98/NW6BEG3 INT_L_X42Y98/WL1BEG2 INT_R_X41Y100/NW6C3 INT_R_X41Y101/NW6D3 INT_R_X41Y102/NW6E3 INT_R_X41Y103/IMUX23 INT_R_X41Y103/IMUX6 INT_R_X41Y103/NE2END3 INT_R_X41Y98/IMUX13 INT_R_X41Y98/NW6A3 INT_R_X41Y98/WL1END2 INT_R_X41Y99/NW6B3 
pips: CLBLL_L_X42Y98/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X40Y102/INT_L.NW6END3->>NE2BEG3 INT_L_X42Y98/INT_L.LOGIC_OUTS_L3->>NW6BEG3 INT_L_X42Y98/INT_L.LOGIC_OUTS_L3->>WL1BEG2 INT_R_X41Y103/INT_R.NE2END3->>IMUX23 INT_R_X41Y103/INT_R.NE2END3->>IMUX6 INT_R_X41Y98/INT_R.WL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

VBARb[7] - 
wires: BRKH_INT_X41Y99/BRKH_INT_SW6B3 CLBLL_L_X42Y100/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y100/CLBLL_L_BMUX CLBLL_L_X42Y100/CLBLL_SW4A3 CLBLL_L_X42Y101/CLBLL_NW2A3 CLBLL_L_X42Y102/CLBLL_IMUX14 CLBLL_L_X42Y102/CLBLL_L_B1 CLBLL_L_X42Y102/CLBLL_NE2A3 CLBLM_R_X41Y100/CLBLM_SW4A3 CLBLM_R_X41Y101/CLBLM_NW2A3 CLBLM_R_X41Y102/CLBLM_NE2A3 CLBLM_R_X41Y98/CLBLM_IMUX9 CLBLM_R_X41Y98/CLBLM_L_A5 INT_L_X40Y96/ER1BEG_S0 INT_L_X40Y96/SW6END3 INT_L_X40Y97/ER1BEG0 INT_L_X40Y97/SW6END_N0_3 INT_L_X42Y100/LOGIC_OUTS_L17 INT_L_X42Y100/NW2BEG3 INT_L_X42Y100/SW6BEG3 INT_L_X42Y101/NW2A3 INT_L_X42Y102/IMUX_L14 INT_L_X42Y102/NE2END3 INT_R_X41Y100/SW6A3 INT_R_X41Y101/NE2BEG3 INT_R_X41Y101/NW2END3 INT_R_X41Y102/NE2A3 INT_R_X41Y96/SW6E3 INT_R_X41Y97/ER1END0 INT_R_X41Y97/NR1BEG0 INT_R_X41Y97/SW6D3 INT_R_X41Y98/IMUX9 INT_R_X41Y98/NR1END0 INT_R_X41Y98/SW6C3 INT_R_X41Y99/SW6B3 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X40Y96/INT_L.SW6END3->>ER1BEG_S0 INT_L_X42Y100/INT_L.LOGIC_OUTS_L17->>NW2BEG3 INT_L_X42Y100/INT_L.LOGIC_OUTS_L17->>SW6BEG3 INT_L_X42Y102/INT_L.NE2END3->>IMUX_L14 INT_R_X41Y101/INT_R.NW2END3->>NE2BEG3 INT_R_X41Y97/INT_R.ER1END0->>NR1BEG0 INT_R_X41Y98/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[7] - 
wires: BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_NE4C3 BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_WR1END0 BRAM_L_X44Y100/BRAM_NE4C3_2 BRAM_L_X44Y100/BRAM_WR1END0_3 BRKH_INT_X43Y99/BRKH_INT_NE6B3 CLBLL_L_X42Y102/CLBLL_IMUX13 CLBLL_L_X42Y102/CLBLL_L_B6 CLBLL_L_X42Y97/CLBLL_SW2A3 CLBLL_L_X42Y98/CLBLL_LL_DQ CLBLL_L_X42Y98/CLBLL_LOGIC_OUTS7 CLBLM_R_X41Y97/CLBLM_SW2A3 CLBLM_R_X41Y98/CLBLM_IMUX0 CLBLM_R_X41Y98/CLBLM_L_A3 CLBLM_R_X43Y102/CLBLM_NE4C3 CLBLM_R_X43Y103/CLBLM_WR1END0 INT_L_X42Y102/IMUX_L13 INT_L_X42Y102/WL1END2 INT_L_X42Y97/SW2A3 INT_L_X42Y98/LOGIC_OUTS_L7 INT_L_X42Y98/NE6BEG3 INT_L_X42Y98/SW2BEG3 INT_L_X44Y102/NE6END3 INT_L_X44Y102/WR1BEG_S0 INT_L_X44Y103/WR1BEG0 INT_R_X41Y97/SW2END3 INT_R_X41Y98/IMUX0 INT_R_X41Y98/SW2END_N0_3 INT_R_X43Y100/NE6C3 INT_R_X43Y101/NE6D3 INT_R_X43Y102/NE6E3 INT_R_X43Y102/WL1BEG2 INT_R_X43Y102/WR1END_S1_0 INT_R_X43Y103/WR1END0 INT_R_X43Y98/NE6A3 INT_R_X43Y99/NE6B3 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y98/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X42Y102/INT_L.WL1END2->>IMUX_L13 INT_L_X42Y98/INT_L.LOGIC_OUTS_L7->>NE6BEG3 INT_L_X42Y98/INT_L.LOGIC_OUTS_L7->>SW2BEG3 INT_L_X44Y102/INT_L.NE6END3->>WR1BEG_S0 INT_R_X41Y98/INT_R.SW2END_N0_3->>IMUX0 INT_R_X43Y102/INT_R.WR1END_S1_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[8]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[8]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl_vbl[1] - 
wires: CLBLL_L_X42Y103/CLBLL_NW2A1 CLBLM_R_X41Y103/CLBLM_IMUX25 CLBLM_R_X41Y103/CLBLM_IMUX33 CLBLM_R_X41Y103/CLBLM_IMUX9 CLBLM_R_X41Y103/CLBLM_L_A5 CLBLM_R_X41Y103/CLBLM_L_B5 CLBLM_R_X41Y103/CLBLM_L_C1 CLBLM_R_X41Y103/CLBLM_NW2A1 CLBLM_R_X43Y100/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y100/CLBLM_L_BQ CLBLM_R_X43Y101/CLBLM_IMUX27 CLBLM_R_X43Y101/CLBLM_M_B4 INT_L_X42Y102/NW2BEG1 INT_L_X42Y102/NW2END1 INT_L_X42Y103/NW2A1 INT_R_X41Y103/IMUX25 INT_R_X41Y103/IMUX33 INT_R_X41Y103/IMUX9 INT_R_X41Y103/NW2END1 INT_R_X43Y100/LOGIC_OUTS1 INT_R_X43Y100/NR1BEG1 INT_R_X43Y101/IMUX27 INT_R_X43Y101/NR1END1 INT_R_X43Y101/NW2BEG1 INT_R_X43Y102/NW2A1 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y100/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X42Y102/INT_L.NW2END1->>NW2BEG1 INT_R_X41Y103/INT_R.NW2END1->>IMUX25 INT_R_X41Y103/INT_R.NW2END1->>IMUX33 INT_R_X41Y103/INT_R.NW2END1->>IMUX9 INT_R_X43Y100/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X43Y101/INT_R.NR1END1->>IMUX27 INT_R_X43Y101/INT_R.NR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

VBARb[8] - 
wires: CLBLL_L_X42Y100/CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y100/CLBLL_L_CMUX CLBLL_L_X42Y102/CLBLL_EL1BEG3 CLBLL_L_X42Y102/CLBLL_IMUX23 CLBLL_L_X42Y102/CLBLL_L_C3 CLBLL_L_X42Y103/CLBLL_NW2A0 CLBLM_R_X41Y102/CLBLM_EL1BEG3 CLBLM_R_X41Y103/CLBLM_NW2A0 CLBLM_R_X43Y101/CLBLM_IMUX7 CLBLM_R_X43Y101/CLBLM_M_A1 INT_L_X42Y100/LOGIC_OUTS_L18 INT_L_X42Y100/NN2BEG0 INT_L_X42Y101/EL1BEG3 INT_L_X42Y101/NN2A0 INT_L_X42Y101/NN2END_S2_0 INT_L_X42Y102/EL1BEG_N3 INT_L_X42Y102/EL1END3 INT_L_X42Y102/IMUX_L23 INT_L_X42Y102/NN2END0 INT_L_X42Y102/NW2BEG0 INT_L_X42Y103/NW2A0 INT_R_X41Y102/EL1BEG3 INT_R_X41Y102/NW2END_S0_0 INT_R_X41Y103/EL1BEG_N3 INT_R_X41Y103/NW2END0 INT_R_X43Y101/EL1END3 INT_R_X43Y101/IMUX7 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X42Y100/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X42Y102/INT_L.EL1END3->>IMUX_L23 INT_L_X42Y102/INT_L.NN2END0->>EL1BEG_N3 INT_L_X42Y102/INT_L.NN2END0->>NW2BEG0 INT_R_X41Y103/INT_R.NW2END0->>EL1BEG_N3 INT_R_X43Y101/INT_R.EL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[8] - 
wires: CLBLL_L_X42Y101/CLBLL_LL_DQ CLBLL_L_X42Y101/CLBLL_LOGIC_OUTS7 CLBLL_L_X42Y102/CLBLL_IMUX30 CLBLL_L_X42Y102/CLBLL_L_C5 CLBLM_R_X43Y101/CLBLM_IMUX4 CLBLM_R_X43Y101/CLBLM_M_A6 INT_L_X42Y101/EL1BEG2 INT_L_X42Y101/LOGIC_OUTS_L7 INT_L_X42Y101/NR1BEG3 INT_L_X42Y102/IMUX_L30 INT_L_X42Y102/NR1END3 INT_R_X43Y101/EL1END2 INT_R_X43Y101/IMUX4 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X42Y101/INT_L.LOGIC_OUTS_L7->>EL1BEG2 INT_L_X42Y101/INT_L.LOGIC_OUTS_L7->>NR1BEG3 INT_L_X42Y102/INT_L.NR1END3->>IMUX_L30 INT_R_X43Y101/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SDAT_O[9]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

SDAT_O[9]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VBARb[9] - 
wires: CLBLL_L_X42Y100/CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y100/CLBLL_L_DMUX CLBLL_L_X42Y102/CLBLL_IMUX41 CLBLL_L_X42Y102/CLBLL_L_D1 CLBLM_R_X43Y100/CLBLM_IMUX2 CLBLM_R_X43Y100/CLBLM_M_A2 INT_L_X42Y100/LOGIC_OUTS_L19 INT_L_X42Y100/NN2BEG1 INT_L_X42Y101/NN2A1 INT_L_X42Y102/EL1BEG0 INT_L_X42Y102/IMUX_L41 INT_L_X42Y102/NN2END1 INT_R_X43Y100/IMUX2 INT_R_X43Y100/SS2END0 INT_R_X43Y101/EL1END_S3_0 INT_R_X43Y101/SS2A0 INT_R_X43Y102/EL1END0 INT_R_X43Y102/SS2BEG0 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X42Y100/INT_L.LOGIC_OUTS_L19->>NN2BEG1 INT_L_X42Y102/INT_L.NN2END1->>EL1BEG0 INT_L_X42Y102/INT_L.NN2END1->>IMUX_L41 INT_R_X43Y100/INT_R.SS2END0->>IMUX2 INT_R_X43Y102/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[9] - 
wires: CLBLL_L_X42Y101/CLBLL_LL_AMUX CLBLL_L_X42Y101/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y102/CLBLL_IMUX37 CLBLL_L_X42Y102/CLBLL_L_D4 CLBLM_R_X43Y100/CLBLM_IMUX4 CLBLM_R_X43Y100/CLBLM_M_A6 INT_L_X42Y100/SE2A2 INT_L_X42Y101/LOGIC_OUTS_L20 INT_L_X42Y101/NE2BEG2 INT_L_X42Y101/SE2BEG2 INT_L_X42Y102/IMUX_L37 INT_L_X42Y102/NE2A2 INT_L_X42Y102/WR1END3 INT_R_X43Y100/IMUX4 INT_R_X43Y100/SE2END2 INT_R_X43Y102/NE2END2 INT_R_X43Y102/WR1BEG3 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X42Y101/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_L_X42Y101/INT_L.LOGIC_OUTS_L20->>SE2BEG2 INT_L_X42Y102/INT_L.WR1END3->>IMUX_L37 INT_R_X43Y100/INT_R.SE2END2->>IMUX4 INT_R_X43Y102/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

VBARa[31]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_EE2A2 BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_NE4BEG2 BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_EL1BEG1 BRAM_L_X44Y100/BRAM_EE2A2_2 BRAM_L_X44Y105/BRAM_EL1BEG1_2 BRAM_L_X44Y105/BRAM_NE4BEG2_0 BRKH_INT_X42Y99/BRKH_INT_NW6D2 CLBLL_L_X42Y100/CLBLL_NW4END2 CLBLL_L_X42Y101/CLBLL_FAN7 CLBLL_L_X42Y101/CLBLL_LL_CE CLBLL_L_X42Y101/CLBLL_NE2A2 CLBLL_L_X42Y102/CLBLL_FAN7 CLBLL_L_X42Y102/CLBLL_LL_CE CLBLL_L_X42Y104/CLBLL_FAN7 CLBLL_L_X42Y104/CLBLL_LL_CE CLBLL_L_X42Y98/CLBLL_FAN7 CLBLL_L_X42Y98/CLBLL_LL_CE CLBLL_R_X45Y103/CLBLL_FAN7 CLBLL_R_X45Y103/CLBLL_LL_CE CLBLL_R_X45Y106/CLBLL_FAN6 CLBLL_R_X45Y106/CLBLL_L_CE CLBLL_R_X45Y108/CLBLL_FAN7 CLBLL_R_X45Y108/CLBLL_LL_CE CLBLM_R_X41Y100/CLBLM_NW4END2 CLBLM_R_X41Y101/CLBLM_NE2A2 CLBLM_R_X43Y102/CLBLM_EE2A2 CLBLM_R_X43Y105/CLBLM_NE4BEG2 CLBLM_R_X43Y107/CLBLM_EL1BEG1 CLBLM_R_X43Y107/CLBLM_FAN7 CLBLM_R_X43Y107/CLBLM_M_CE CLBLM_R_X43Y98/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y98/CLBLM_M_B INT_L_X42Y100/NW6E2 INT_L_X42Y101/FAN_ALT7 INT_L_X42Y101/FAN_L7 INT_L_X42Y101/NE2END2 INT_L_X42Y101/NR1BEG2 INT_L_X42Y102/EE2BEG2 INT_L_X42Y102/FAN_ALT7 INT_L_X42Y102/FAN_L7 INT_L_X42Y102/NN2BEG2 INT_L_X42Y102/NR1END2 INT_L_X42Y103/NN2A2 INT_L_X42Y104/FAN_ALT7 INT_L_X42Y104/FAN_L7 INT_L_X42Y104/NE2BEG2 INT_L_X42Y104/NN2END2 INT_L_X42Y105/NE2A2 INT_L_X42Y96/NW6A2 INT_L_X42Y97/NW6B2 INT_L_X42Y98/FAN_ALT7 INT_L_X42Y98/FAN_L7 INT_L_X42Y98/NW6C2 INT_L_X42Y98/WR1END2 INT_L_X42Y99/NW6D2 INT_L_X44Y102/EE2END2 INT_L_X44Y102/NE2BEG2 INT_L_X44Y103/NE2A2 INT_L_X44Y105/NE6A2 INT_L_X44Y106/NE6B2 INT_L_X44Y106/SE2A1 INT_L_X44Y107/EL1END1 INT_L_X44Y107/NE6C2 INT_L_X44Y107/SE2BEG1 INT_L_X44Y108/NE6D2 INT_L_X44Y109/NE6E2 INT_R_X41Y100/NE2BEG2 INT_R_X41Y100/NW6END2 INT_R_X41Y101/NE2A2 INT_R_X43Y102/EE2A2 INT_R_X43Y105/NE2END2 INT_R_X43Y105/NE6BEG2 INT_R_X43Y105/NN2BEG2 INT_R_X43Y106/NN2A2 INT_R_X43Y107/EL1BEG1 INT_R_X43Y107/FAN7 INT_R_X43Y107/FAN_ALT7 INT_R_X43Y107/NN2END2 INT_R_X43Y96/NW6BEG2 INT_R_X43Y96/SS2END1 INT_R_X43Y97/SS2A1 INT_R_X43Y98/LOGIC_OUTS13 INT_R_X43Y98/SS2BEG1 INT_R_X43Y98/WR1BEG2 INT_R_X45Y103/FAN7 INT_R_X45Y103/FAN_ALT7 INT_R_X45Y103/NE2END2 INT_R_X45Y106/FAN6 INT_R_X45Y106/FAN_ALT6 INT_R_X45Y106/SE2END1 INT_R_X45Y108/FAN7 INT_R_X45Y108/FAN_ALT7 INT_R_X45Y108/SL1END2 INT_R_X45Y109/NE6END2 INT_R_X45Y109/SL1BEG2 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y102/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y104/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y98/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y103/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y106/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y108/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X43Y107/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y98/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X42Y101/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y101/INT_L.NE2END2->>FAN_ALT7 INT_L_X42Y101/INT_L.NE2END2->>NR1BEG2 INT_L_X42Y102/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y102/INT_L.NR1END2->>EE2BEG2 INT_L_X42Y102/INT_L.NR1END2->>FAN_ALT7 INT_L_X42Y102/INT_L.NR1END2->>NN2BEG2 INT_L_X42Y104/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y104/INT_L.NN2END2->>FAN_ALT7 INT_L_X42Y104/INT_L.NN2END2->>NE2BEG2 INT_L_X42Y98/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y98/INT_L.WR1END2->>FAN_ALT7 INT_L_X44Y102/INT_L.EE2END2->>NE2BEG2 INT_L_X44Y107/INT_L.EL1END1->>SE2BEG1 INT_R_X41Y100/INT_R.NW6END2->>NE2BEG2 INT_R_X43Y105/INT_R.NE2END2->>NE6BEG2 INT_R_X43Y105/INT_R.NE2END2->>NN2BEG2 INT_R_X43Y107/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y107/INT_R.NN2END2->>EL1BEG1 INT_R_X43Y107/INT_R.NN2END2->>FAN_ALT7 INT_R_X43Y96/INT_R.SS2END1->>NW6BEG2 INT_R_X43Y98/INT_R.LOGIC_OUTS13->>SS2BEG1 INT_R_X43Y98/INT_R.LOGIC_OUTS13->>WR1BEG2 INT_R_X45Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y103/INT_R.NE2END2->>FAN_ALT7 INT_R_X45Y106/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y106/INT_R.SE2END1->>FAN_ALT6 INT_R_X45Y108/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y108/INT_R.SL1END2->>FAN_ALT7 INT_R_X45Y109/INT_R.NE6END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

VBARb[31]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_NE4C2 BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_NW4A2 BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WR1END3 BRAM_L_X44Y100/BRAM_NE4C2_4 BRAM_L_X44Y100/BRAM_NW4A2_4 BRAM_L_X44Y100/BRAM_WL1END1_3 BRAM_L_X44Y105/BRAM_WR1END3_0 CLBLL_L_X42Y100/CLBLL_FAN6 CLBLL_L_X42Y100/CLBLL_LL_C CLBLL_L_X42Y100/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y100/CLBLL_L_CE CLBLL_L_X42Y105/CLBLL_FAN7 CLBLL_L_X42Y105/CLBLL_LL_CE CLBLL_R_X45Y106/CLBLL_FAN7 CLBLL_R_X45Y106/CLBLL_LL_CE CLBLM_R_X43Y103/CLBLM_FAN7 CLBLM_R_X43Y103/CLBLM_M_CE CLBLM_R_X43Y103/CLBLM_WL1END1 CLBLM_R_X43Y104/CLBLM_NE4C2 CLBLM_R_X43Y104/CLBLM_NW4A2 CLBLM_R_X43Y105/CLBLM_WR1END3 CLBLM_R_X43Y106/CLBLM_FAN6 CLBLM_R_X43Y106/CLBLM_L_CE INT_L_X42Y100/FAN_ALT6 INT_L_X42Y100/FAN_L6 INT_L_X42Y100/LOGIC_OUTS_L14 INT_L_X42Y100/NE6BEG2 INT_L_X42Y100/SS2END1 INT_L_X42Y101/SS2A1 INT_L_X42Y102/SS2BEG1 INT_L_X42Y102/SS6END1 INT_L_X42Y103/SS6E1 INT_L_X42Y104/SS6D1 INT_L_X42Y105/FAN_ALT7 INT_L_X42Y105/FAN_L7 INT_L_X42Y105/SS6C1 INT_L_X42Y105/WL1END1 INT_L_X42Y106/SS6B1 INT_L_X42Y107/SS6A1 INT_L_X42Y108/NW6END2 INT_L_X42Y108/SS6BEG1 INT_L_X44Y103/SL1END2 INT_L_X44Y103/WL1BEG1 INT_L_X44Y104/NE6END2 INT_L_X44Y104/NR1BEG2 INT_L_X44Y104/NW6BEG2 INT_L_X44Y104/SL1BEG2 INT_L_X44Y105/NE2BEG2 INT_L_X44Y105/NR1END2 INT_L_X44Y105/WR1BEG3 INT_L_X44Y106/NE2A2 INT_R_X43Y100/NE6A2 INT_R_X43Y101/NE6B2 INT_R_X43Y102/NE6C2 INT_R_X43Y103/FAN7 INT_R_X43Y103/FAN_ALT7 INT_R_X43Y103/NE6D2 INT_R_X43Y103/NL1BEG1 INT_R_X43Y103/WL1END1 INT_R_X43Y104/NE6E2 INT_R_X43Y104/NL1END1 INT_R_X43Y104/NN2BEG1 INT_R_X43Y104/NW6A2 INT_R_X43Y105/NN2A1 INT_R_X43Y105/NW6B2 INT_R_X43Y105/WL1BEG1 INT_R_X43Y105/WR1END3 INT_R_X43Y106/FAN6 INT_R_X43Y106/FAN_ALT6 INT_R_X43Y106/NN2END1 INT_R_X43Y106/NW6C2 INT_R_X43Y107/NW6D2 INT_R_X43Y108/NW6E2 INT_R_X45Y106/FAN7 INT_R_X45Y106/FAN_ALT7 INT_R_X45Y106/NE2END2 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y100/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y105/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y106/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X43Y103/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y106/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X42Y100/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y100/INT_L.LOGIC_OUTS_L14->>NE6BEG2 INT_L_X42Y100/INT_L.SS2END1->>FAN_ALT6 INT_L_X42Y102/INT_L.SS6END1->>SS2BEG1 INT_L_X42Y105/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y105/INT_L.WL1END1->>FAN_ALT7 INT_L_X42Y108/INT_L.NW6END2->>SS6BEG1 INT_L_X44Y103/INT_L.SL1END2->>WL1BEG1 INT_L_X44Y104/INT_L.NE6END2->>NR1BEG2 INT_L_X44Y104/INT_L.NE6END2->>NW6BEG2 INT_L_X44Y104/INT_L.NE6END2->>SL1BEG2 INT_L_X44Y105/INT_L.NR1END2->>NE2BEG2 INT_L_X44Y105/INT_L.NR1END2->>WR1BEG3 INT_R_X43Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y103/INT_R.WL1END1->>FAN_ALT7 INT_R_X43Y103/INT_R.WL1END1->>NL1BEG1 INT_R_X43Y104/INT_R.NL1END1->>NN2BEG1 INT_R_X43Y105/INT_R.WR1END3->>WL1BEG1 INT_R_X43Y106/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y106/INT_R.NN2END1->>FAN_ALT6 INT_R_X45Y106/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y106/INT_R.NE2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

ivsync - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.CAB_O_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDoneStrb - 
wires: BRKH_INT_X41Y99/BRKH_INT_NN2BEG1 BRKH_INT_X42Y99/BRKH_INT_NE2BEG2 CLBLL_L_X40Y103/CLBLL_IMUX13 CLBLL_L_X40Y103/CLBLL_L_B6 CLBLL_L_X40Y104/CLBLL_IMUX28 CLBLL_L_X40Y104/CLBLL_LL_C4 CLBLL_L_X42Y99/CLBLL_ER1BEG2 CLBLL_L_X42Y99/CLBLL_IMUX5 CLBLL_L_X42Y99/CLBLL_L_A6 CLBLM_R_X41Y99/CLBLM_ER1BEG2 CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y99/CLBLM_L_DMUX CLBLM_R_X43Y101/CLBLM_IMUX10 CLBLM_R_X43Y101/CLBLM_L_A4 INT_L_X40Y101/NN2BEG2 INT_L_X40Y101/WR1END2 INT_L_X40Y102/NN2A2 INT_L_X40Y103/IMUX_L13 INT_L_X40Y103/NN2END2 INT_L_X40Y103/NR1BEG2 INT_L_X40Y104/IMUX_L28 INT_L_X40Y104/NR1END2 INT_L_X42Y100/NE2A2 INT_L_X42Y99/ER1END2 INT_L_X42Y99/IMUX_L5 INT_L_X42Y99/NE2BEG2 INT_R_X41Y100/NN2A1 INT_R_X41Y101/NN2END1 INT_R_X41Y101/WR1BEG2 INT_R_X41Y99/ER1BEG2 INT_R_X41Y99/LOGIC_OUTS19 INT_R_X41Y99/NN2BEG1 INT_R_X43Y100/NE2END2 INT_R_X43Y100/NL1BEG1 INT_R_X43Y101/IMUX10 INT_R_X43Y101/NL1END1 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X41Y99/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X40Y101/INT_L.WR1END2->>NN2BEG2 INT_L_X40Y103/INT_L.NN2END2->>IMUX_L13 INT_L_X40Y103/INT_L.NN2END2->>NR1BEG2 INT_L_X40Y104/INT_L.NR1END2->>IMUX_L28 INT_L_X42Y99/INT_L.ER1END2->>IMUX_L5 INT_L_X42Y99/INT_L.ER1END2->>NE2BEG2 INT_R_X41Y101/INT_R.NN2END1->>WR1BEG2 INT_R_X41Y99/INT_R.LOGIC_OUTS19->>ER1BEG2 INT_R_X41Y99/INT_R.LOGIC_OUTS19->>NN2BEG1 INT_R_X43Y100/INT_R.NE2END2->>NL1BEG1 INT_R_X43Y101/INT_R.NL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/hfull - 
wires: CLBLL_L_X40Y103/CLBLL_IMUX20 CLBLL_L_X40Y103/CLBLL_IMUX26 CLBLL_L_X40Y103/CLBLL_L_B4 CLBLL_L_X40Y103/CLBLL_L_C2 CLBLL_L_X40Y104/CLBLL_IMUX12 CLBLL_L_X40Y104/CLBLL_IMUX32 CLBLL_L_X40Y104/CLBLL_LL_B6 CLBLL_L_X40Y104/CLBLL_LL_C1 CLBLL_L_X40Y105/CLBLL_IMUX0 CLBLL_L_X40Y105/CLBLL_IMUX40 CLBLL_L_X40Y105/CLBLL_IMUX8 CLBLL_L_X40Y105/CLBLL_LL_A5 CLBLL_L_X40Y105/CLBLL_LL_D1 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y105/CLBLL_L_A3 CLBLL_L_X40Y105/CLBLL_L_AQ INT_L_X40Y103/BYP_ALT0 INT_L_X40Y103/BYP_BOUNCE0 INT_L_X40Y103/IMUX_L20 INT_L_X40Y103/IMUX_L26 INT_L_X40Y103/NR1BEG0 INT_L_X40Y103/SS2END0 INT_L_X40Y104/IMUX_L12 INT_L_X40Y104/IMUX_L32 INT_L_X40Y104/NR1END0 INT_L_X40Y104/SR1END1 INT_L_X40Y104/SS2A0 INT_L_X40Y105/IMUX_L0 INT_L_X40Y105/IMUX_L40 INT_L_X40Y105/IMUX_L8 INT_L_X40Y105/LOGIC_OUTS_L0 INT_L_X40Y105/SR1BEG1 INT_L_X40Y105/SS2BEG0 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y103/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X40Y103/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X40Y103/INT_L.BYP_BOUNCE0->>IMUX_L26 INT_L_X40Y103/INT_L.SS2END0->>BYP_ALT0 INT_L_X40Y103/INT_L.SS2END0->>NR1BEG0 INT_L_X40Y104/INT_L.NR1END0->>IMUX_L32 INT_L_X40Y104/INT_L.SR1END1->>IMUX_L12 INT_L_X40Y105/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X40Y105/INT_L.LOGIC_OUTS_L0->>IMUX_L40 INT_L_X40Y105/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X40Y105/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X40Y105/INT_L.LOGIC_OUTS_L0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

WB_block.CAB_O_i_2_n_0 - 
wires: CLBLL_L_X40Y103/CLBLL_IMUX25 CLBLL_L_X40Y103/CLBLL_IMUX33 CLBLL_L_X40Y103/CLBLL_L_B5 CLBLL_L_X40Y103/CLBLL_L_C1 CLBLL_L_X40Y104/CLBLL_IMUX17 CLBLL_L_X40Y104/CLBLL_LL_B3 CLBLM_R_X41Y103/CLBLM_IMUX10 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y103/CLBLM_L_A4 CLBLM_R_X41Y103/CLBLM_L_DMUX INT_L_X40Y103/IMUX_L25 INT_L_X40Y103/IMUX_L33 INT_L_X40Y103/WL1END0 INT_L_X40Y104/IMUX_L17 INT_L_X40Y104/NW2END1 INT_R_X41Y103/IMUX10 INT_R_X41Y103/LOGIC_OUTS19 INT_R_X41Y103/NW2BEG1 INT_R_X41Y103/WL1BEG0 INT_R_X41Y104/NW2A1 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y103/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y103/INT_L.WL1END0->>IMUX_L25 INT_L_X40Y103/INT_L.WL1END0->>IMUX_L33 INT_L_X40Y104/INT_L.NW2END1->>IMUX_L17 INT_R_X41Y103/INT_R.LOGIC_OUTS19->>IMUX10 INT_R_X41Y103/INT_R.LOGIC_OUTS19->>NW2BEG1 INT_R_X41Y103/INT_R.LOGIC_OUTS19->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u2/WB_block.burst_cnt_reg_n_0_[2] - 
wires: CLBLM_R_X41Y103/CLBLM_IMUX14 CLBLM_R_X41Y103/CLBLM_IMUX20 CLBLM_R_X41Y103/CLBLM_IMUX36 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y103/CLBLM_L_B1 CLBLM_R_X41Y103/CLBLM_L_C2 CLBLM_R_X41Y103/CLBLM_L_CQ CLBLM_R_X41Y103/CLBLM_L_D2 INT_R_X41Y103/BYP_ALT2 INT_R_X41Y103/BYP_BOUNCE2 INT_R_X41Y103/IMUX14 INT_R_X41Y103/IMUX20 INT_R_X41Y103/IMUX36 INT_R_X41Y103/LOGIC_OUTS2 INT_R_X41Y104/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X41Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X41Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X41Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X41Y103/INT_R.LOGIC_OUTS2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u2/WB_block.burst_cnt_reg_n_0_[1] - 
wires: CLBLM_R_X41Y103/CLBLM_IMUX19 CLBLM_R_X41Y103/CLBLM_IMUX41 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y103/CLBLM_L_B2 CLBLM_R_X41Y103/CLBLM_L_BQ CLBLM_R_X41Y103/CLBLM_L_D1 INT_R_X41Y102/FAN_BOUNCE_S3_6 INT_R_X41Y103/FAN_ALT6 INT_R_X41Y103/FAN_BOUNCE6 INT_R_X41Y103/IMUX19 INT_R_X41Y103/IMUX41 INT_R_X41Y103/LOGIC_OUTS1 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y103/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X41Y103/INT_R.FAN_BOUNCE6->>IMUX41 INT_R_X41Y103/INT_R.LOGIC_OUTS1->>FAN_ALT6 INT_R_X41Y103/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u2/WB_block.burst_cnt_reg_n_0_[0] - 
wires: CLBLM_R_X41Y103/CLBLM_IMUX0 CLBLM_R_X41Y103/CLBLM_IMUX16 CLBLM_R_X41Y103/CLBLM_IMUX46 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y103/CLBLM_L_A3 CLBLM_R_X41Y103/CLBLM_L_AQ CLBLM_R_X41Y103/CLBLM_L_B3 CLBLM_R_X41Y103/CLBLM_L_D5 INT_R_X41Y103/IMUX0 INT_R_X41Y103/IMUX16 INT_R_X41Y103/IMUX46 INT_R_X41Y103/LOGIC_OUTS0 INT_R_X41Y103/NL1BEG_N3 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y103/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y103/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X41Y103/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y103/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y103/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

WB_block.CYC_O_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/clut_req - 
wires: CLBLL_L_X40Y103/CLBLL_IMUX9 CLBLL_L_X40Y103/CLBLL_L_A5 CLBLL_L_X40Y103/CLBLL_SE2A0 CLBLL_L_X40Y104/CLBLL_ER1BEG1 CLBLL_L_X40Y104/CLBLL_IMUX35 CLBLL_L_X40Y104/CLBLL_LL_C6 CLBLM_R_X39Y103/CLBLM_SE2A0 CLBLM_R_X39Y104/CLBLM_ER1BEG1 CLBLM_R_X39Y104/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y104/CLBLM_L_AQ INT_L_X40Y103/IMUX_L9 INT_L_X40Y103/SE2END0 INT_L_X40Y104/ER1END1 INT_L_X40Y104/IMUX_L35 INT_R_X39Y103/SE2A0 INT_R_X39Y104/ER1BEG1 INT_R_X39Y104/LOGIC_OUTS0 INT_R_X39Y104/SE2BEG0 VBRK_X99Y108/VBRK_SE2A0 VBRK_X99Y109/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X39Y104/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y103/INT_L.SE2END0->>IMUX_L9 INT_L_X40Y104/INT_L.ER1END1->>IMUX_L35 INT_R_X39Y104/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X39Y104/INT_R.LOGIC_OUTS0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

WB_block.CYC_O_i_3_n_0 - 
wires: CLBLL_L_X40Y103/CLBLL_IMUX5 CLBLL_L_X40Y103/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y103/CLBLL_L_A6 CLBLL_L_X40Y103/CLBLL_L_C INT_L_X40Y103/IMUX_L5 INT_L_X40Y103/LOGIC_OUTS_L10 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y103/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X40Y103/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.CYC_O_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_WW4C2 BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_EL1BEG1 BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_EE4A2 BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WW4END1 BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_EE4BEG2 BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y98/INT_INTERFACE_SW4END1 BRAM_L_X44Y100/BRAM_EL1BEG1_4 BRAM_L_X44Y100/BRAM_WW4C2_1 BRAM_L_X44Y105/BRAM_EE4A2_0 BRAM_L_X44Y105/BRAM_EE4BEG2_1 BRAM_L_X44Y105/BRAM_WR1END2_1 BRAM_L_X44Y105/BRAM_WR1END2_4 BRAM_L_X44Y105/BRAM_WW4END1_0 BRAM_L_X44Y95/BRAM_SW4END1_3 BRKH_INT_X43Y99/BRKH_INT_SS6E2 BRKH_INT_X43Y99/BRKH_INT_SW2A2 BRKH_INT_X44Y99/BRKH_INT_SW6D1 BRKH_INT_X46Y99/BRKH_INT_SS6END2 CLBLL_L_X40Y103/CLBLL_CTRL0 CLBLL_L_X40Y103/CLBLL_L_SR CLBLL_L_X40Y98/CLBLL_CTRL0 CLBLL_L_X40Y98/CLBLL_L_SR CLBLL_L_X42Y100/CLBLL_CTRL0 CLBLL_L_X42Y100/CLBLL_L_SR CLBLL_L_X42Y103/CLBLL_CTRL1 CLBLL_L_X42Y103/CLBLL_LL_SR CLBLL_L_X42Y105/CLBLL_CTRL1 CLBLL_L_X42Y105/CLBLL_LL_SR CLBLL_L_X42Y105/CLBLL_WL1END1 CLBLL_L_X42Y106/CLBLL_CTRL1 CLBLL_L_X42Y106/CLBLL_ER1BEG2 CLBLL_L_X42Y106/CLBLL_LL_SR CLBLL_L_X42Y106/CLBLL_WW2END1 CLBLL_L_X42Y107/CLBLL_CTRL1 CLBLL_L_X42Y107/CLBLL_LL_SR CLBLL_L_X42Y108/CLBLL_CTRL1 CLBLL_L_X42Y108/CLBLL_LL_SR CLBLL_L_X42Y97/CLBLL_CTRL0 CLBLL_L_X42Y97/CLBLL_L_SR CLBLL_L_X42Y99/CLBLL_CTRL1 CLBLL_L_X42Y99/CLBLL_LL_SR CLBLL_L_X42Y99/CLBLL_WW2A2 CLBLL_R_X45Y100/CLBLL_CTRL0 CLBLL_R_X45Y100/CLBLL_L_SR CLBLL_R_X45Y101/CLBLL_WW4A2 CLBLL_R_X45Y102/CLBLL_CTRL1 CLBLL_R_X45Y102/CLBLL_LL_SR CLBLL_R_X45Y102/CLBLL_WR1END2 CLBLL_R_X45Y103/CLBLL_CTRL0 CLBLL_R_X45Y103/CLBLL_EL1BEG1 CLBLL_R_X45Y103/CLBLL_L_SR CLBLL_R_X45Y104/CLBLL_CTRL1 CLBLL_R_X45Y104/CLBLL_LL_SR CLBLL_R_X45Y105/CLBLL_CTRL1 CLBLL_R_X45Y105/CLBLL_EE4C2 CLBLL_R_X45Y105/CLBLL_LL_SR CLBLL_R_X45Y105/CLBLL_WW4B1 CLBLL_R_X45Y106/CLBLL_CTRL1 CLBLL_R_X45Y106/CLBLL_EE4B2 CLBLL_R_X45Y106/CLBLL_LL_SR CLBLL_R_X45Y106/CLBLL_WR1END2 CLBLL_R_X45Y109/CLBLL_CTRL0 CLBLL_R_X45Y109/CLBLL_L_SR CLBLL_R_X45Y109/CLBLL_WL1END1 CLBLM_L_X46Y101/CLBLM_WW4A2 CLBLM_L_X46Y102/CLBLM_CTRL1 CLBLM_L_X46Y102/CLBLM_M_SR CLBLM_L_X46Y102/CLBLM_WR1END2 CLBLM_L_X46Y103/CLBLM_CTRL0 CLBLM_L_X46Y103/CLBLM_EL1BEG1 CLBLM_L_X46Y103/CLBLM_L_SR CLBLM_L_X46Y104/CLBLM_CTRL1 CLBLM_L_X46Y104/CLBLM_M_SR CLBLM_L_X46Y105/CLBLM_CTRL1 CLBLM_L_X46Y105/CLBLM_EE4C2 CLBLM_L_X46Y105/CLBLM_M_SR CLBLM_L_X46Y105/CLBLM_WW4B1 CLBLM_L_X46Y106/CLBLM_CTRL1 CLBLM_L_X46Y106/CLBLM_EE4B2 CLBLM_L_X46Y106/CLBLM_M_SR CLBLM_L_X46Y106/CLBLM_WR1END2 CLBLM_L_X46Y107/CLBLM_CTRL1 CLBLM_L_X46Y107/CLBLM_M_SR CLBLM_L_X46Y109/CLBLM_CTRL0 CLBLM_L_X46Y109/CLBLM_CTRL1 CLBLM_L_X46Y109/CLBLM_L_SR CLBLM_L_X46Y109/CLBLM_M_SR CLBLM_L_X46Y109/CLBLM_WL1END1 CLBLM_L_X46Y111/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y111/CLBLM_M_A CLBLM_L_X46Y99/CLBLM_CTRL1 CLBLM_L_X46Y99/CLBLM_M_SR CLBLM_R_X41Y104/CLBLM_CTRL0 CLBLM_R_X41Y104/CLBLM_L_SR CLBLM_R_X41Y105/CLBLM_WL1END1 CLBLM_R_X41Y106/CLBLM_ER1BEG2 CLBLM_R_X41Y106/CLBLM_WW2END1 CLBLM_R_X41Y99/CLBLM_WW2A2 CLBLM_R_X43Y100/CLBLM_CTRL1 CLBLM_R_X43Y100/CLBLM_M_SR CLBLM_R_X43Y101/CLBLM_WW4C2 CLBLM_R_X43Y103/CLBLM_CTRL1 CLBLM_R_X43Y103/CLBLM_M_SR CLBLM_R_X43Y104/CLBLM_EL1BEG1 CLBLM_R_X43Y105/CLBLM_CTRL0 CLBLM_R_X43Y105/CLBLM_EE4A2 CLBLM_R_X43Y105/CLBLM_L_SR CLBLM_R_X43Y105/CLBLM_WW4END1 CLBLM_R_X43Y106/CLBLM_CTRL0 CLBLM_R_X43Y106/CLBLM_EE4BEG2 CLBLM_R_X43Y106/CLBLM_L_SR CLBLM_R_X43Y106/CLBLM_WR1END2 CLBLM_R_X43Y107/CLBLM_CTRL0 CLBLM_R_X43Y107/CLBLM_L_SR CLBLM_R_X43Y108/CLBLM_CTRL0 CLBLM_R_X43Y108/CLBLM_CTRL1 CLBLM_R_X43Y108/CLBLM_L_SR CLBLM_R_X43Y108/CLBLM_M_SR CLBLM_R_X43Y109/CLBLM_CTRL0 CLBLM_R_X43Y109/CLBLM_CTRL1 CLBLM_R_X43Y109/CLBLM_L_SR CLBLM_R_X43Y109/CLBLM_M_SR CLBLM_R_X43Y109/CLBLM_WR1END2 CLBLM_R_X43Y98/CLBLM_CTRL1 CLBLM_R_X43Y98/CLBLM_M_SR CLBLM_R_X43Y98/CLBLM_SW4END1 CLBLM_R_X47Y104/CLBLM_CTRL0 CLBLM_R_X47Y104/CLBLM_L_SR CLBLM_R_X47Y105/CLBLM_CTRL0 CLBLM_R_X47Y105/CLBLM_L_SR CLBLM_R_X47Y106/CLBLM_CTRL1 CLBLM_R_X47Y106/CLBLM_M_SR CLBLM_R_X47Y107/CLBLM_CTRL1 CLBLM_R_X47Y107/CLBLM_M_SR INT_L_X40Y103/CTRL_L0 INT_L_X40Y103/SR1END2 INT_L_X40Y104/ER1BEG2 INT_L_X40Y104/SR1BEG2 INT_L_X40Y104/SW2END1 INT_L_X40Y97/NR1BEG2 INT_L_X40Y97/SS2END2 INT_L_X40Y98/CTRL_L0 INT_L_X40Y98/NR1END2 INT_L_X40Y98/SS2A2 INT_L_X40Y99/SS2BEG2 INT_L_X40Y99/WW2END2 INT_L_X42Y100/CTRL_L0 INT_L_X42Y100/SR1END2 INT_L_X42Y101/SR1BEG2 INT_L_X42Y101/WW4END2 INT_L_X42Y102/SE2A2 INT_L_X42Y103/CTRL_L1 INT_L_X42Y103/FAN_ALT1 INT_L_X42Y103/FAN_BOUNCE1 INT_L_X42Y103/SE2BEG2 INT_L_X42Y103/SW2END2 INT_L_X42Y104/SE2A2 INT_L_X42Y105/CTRL_L1 INT_L_X42Y105/EE4BEG2 INT_L_X42Y105/FAN_ALT1 INT_L_X42Y105/FAN_BOUNCE1 INT_L_X42Y105/SE2BEG2 INT_L_X42Y105/SS2END2 INT_L_X42Y105/WL1BEG1 INT_L_X42Y106/CTRL_L1 INT_L_X42Y106/ER1END2 INT_L_X42Y106/SE2A2 INT_L_X42Y106/SS2A2 INT_L_X42Y106/WW2A1 INT_L_X42Y107/CTRL_L1 INT_L_X42Y107/SE2BEG2 INT_L_X42Y107/SR1END2 INT_L_X42Y107/SS2BEG2 INT_L_X42Y108/BYP_ALT4 INT_L_X42Y108/BYP_BOUNCE4 INT_L_X42Y108/CTRL_L1 INT_L_X42Y108/SR1BEG2 INT_L_X42Y108/WL1END1 INT_L_X42Y97/CTRL_L0 INT_L_X42Y97/FAN_ALT1 INT_L_X42Y97/FAN_BOUNCE1 INT_L_X42Y97/SW2END2 INT_L_X42Y99/CTRL_L1 INT_L_X42Y99/SW2END2 INT_L_X42Y99/WR1END2 INT_L_X42Y99/WW2BEG2 INT_L_X44Y100/SW6C1 INT_L_X44Y101/SW6B1 INT_L_X44Y101/WW4B2 INT_L_X44Y102/SE2A1 INT_L_X44Y102/SW6A1 INT_L_X44Y103/ER1BEG2 INT_L_X44Y103/SE2BEG1 INT_L_X44Y103/SL1END1 INT_L_X44Y104/EL1END1 INT_L_X44Y104/ER1BEG2 INT_L_X44Y104/NR1BEG1 INT_L_X44Y104/SL1BEG1 INT_L_X44Y105/EE4B2 INT_L_X44Y105/NR1BEG1 INT_L_X44Y105/NR1END1 INT_L_X44Y105/WW4C1 INT_L_X44Y106/EE4A2 INT_L_X44Y106/NR1END1 INT_L_X44Y106/WR1BEG2 INT_L_X44Y109/WL1END0 INT_L_X44Y109/WR1BEG2 INT_L_X44Y98/SW6E1 INT_L_X44Y99/SW6D1 INT_L_X46Y100/SS6E2 INT_L_X46Y101/NR1BEG1 INT_L_X46Y101/SS2END1 INT_L_X46Y101/SS6D2 INT_L_X46Y101/WW4BEG2 INT_L_X46Y102/CTRL_L1 INT_L_X46Y102/GFAN0 INT_L_X46Y102/NR1END1 INT_L_X46Y102/SS2A1 INT_L_X46Y102/SS6C2 INT_L_X46Y102/WR1BEG2 INT_L_X46Y103/BYP_ALT4 INT_L_X46Y103/BYP_BOUNCE4 INT_L_X46Y103/CTRL_L0 INT_L_X46Y103/EL1END1 INT_L_X46Y103/NE2BEG1 INT_L_X46Y103/NR1BEG1 INT_L_X46Y103/SS2BEG1 INT_L_X46Y103/SS6B2 INT_L_X46Y104/CTRL_L1 INT_L_X46Y104/GFAN0 INT_L_X46Y104/NE2A1 INT_L_X46Y104/NE2BEG1 INT_L_X46Y104/NR1BEG1 INT_L_X46Y104/NR1END1 INT_L_X46Y104/SS6A2 INT_L_X46Y105/CTRL_L1 INT_L_X46Y105/EE4END2 INT_L_X46Y105/NE2A1 INT_L_X46Y105/NR1BEG1 INT_L_X46Y105/NR1END1 INT_L_X46Y105/SS6BEG2 INT_L_X46Y105/WW4A1 INT_L_X46Y106/CTRL_L1 INT_L_X46Y106/EE4C2 INT_L_X46Y106/GFAN0 INT_L_X46Y106/NR1END1 INT_L_X46Y106/WR1BEG2 INT_L_X46Y107/CTRL_L1 INT_L_X46Y107/FAN_ALT1 INT_L_X46Y107/FAN_BOUNCE1 INT_L_X46Y107/SS2END2 INT_L_X46Y108/SS2A2 INT_L_X46Y109/CTRL_L0 INT_L_X46Y109/CTRL_L1 INT_L_X46Y109/SR1END2 INT_L_X46Y109/SS2BEG2 INT_L_X46Y109/WL1BEG1 INT_L_X46Y110/SR1BEG2 INT_L_X46Y110/SR1END1 INT_L_X46Y111/LOGIC_OUTS_L12 INT_L_X46Y111/SR1BEG1 INT_L_X46Y99/CTRL_L1 INT_L_X46Y99/SS6END2 INT_R_X41Y104/CTRL0 INT_R_X41Y104/ER1END2 INT_R_X41Y104/SW2A1 INT_R_X41Y105/SW2BEG1 INT_R_X41Y105/WL1END1 INT_R_X41Y106/ER1BEG2 INT_R_X41Y106/WW2END1 INT_R_X41Y99/WW2A2 INT_R_X43Y100/CTRL1 INT_R_X43Y100/SS6D2 INT_R_X43Y100/SS6END2 INT_R_X43Y100/SW2BEG2 INT_R_X43Y101/SS6C2 INT_R_X43Y101/SS6E2 INT_R_X43Y101/WW4C2 INT_R_X43Y102/NR1BEG2 INT_R_X43Y102/SE2END2 INT_R_X43Y102/SS6B2 INT_R_X43Y102/SS6D2 INT_R_X43Y103/CTRL1 INT_R_X43Y103/NR1END2 INT_R_X43Y103/SS6A2 INT_R_X43Y103/SS6C2 INT_R_X43Y103/SW2A2 INT_R_X43Y104/EL1BEG1 INT_R_X43Y104/SE2END2 INT_R_X43Y104/SS6B2 INT_R_X43Y104/SS6BEG2 INT_R_X43Y104/SW2BEG2 INT_R_X43Y105/CTRL0 INT_R_X43Y105/EE4A2 INT_R_X43Y105/GFAN0 INT_R_X43Y105/SS6A2 INT_R_X43Y105/WW4END1 INT_R_X43Y106/CTRL0 INT_R_X43Y106/EE4BEG2 INT_R_X43Y106/NR1BEG2 INT_R_X43Y106/SE2END2 INT_R_X43Y106/SS6BEG2 INT_R_X43Y106/WR1END2 INT_R_X43Y106/WW2BEG1 INT_R_X43Y107/CTRL0 INT_R_X43Y107/NR1END2 INT_R_X43Y108/CTRL0 INT_R_X43Y108/CTRL1 INT_R_X43Y108/SR1END2 INT_R_X43Y108/WL1BEG1 INT_R_X43Y109/CTRL0 INT_R_X43Y109/CTRL1 INT_R_X43Y109/SR1BEG2 INT_R_X43Y109/WR1END2 INT_R_X43Y97/SW2A2 INT_R_X43Y98/CTRL1 INT_R_X43Y98/NL1BEG1 INT_R_X43Y98/SS6END2 INT_R_X43Y98/SW2BEG2 INT_R_X43Y98/SW6END1 INT_R_X43Y99/NL1END1 INT_R_X43Y99/SS6E2 INT_R_X43Y99/SW2A2 INT_R_X43Y99/WR1BEG2 INT_R_X45Y100/CTRL0 INT_R_X45Y100/SR1END2 INT_R_X45Y101/SL1END1 INT_R_X45Y101/SR1BEG2 INT_R_X45Y101/WW4A2 INT_R_X45Y102/CTRL1 INT_R_X45Y102/SE2END1 INT_R_X45Y102/SL1BEG1 INT_R_X45Y102/SW6BEG1 INT_R_X45Y102/WR1END2 INT_R_X45Y103/CTRL0 INT_R_X45Y103/EL1BEG1 INT_R_X45Y103/ER1END2 INT_R_X45Y104/CTRL1 INT_R_X45Y104/ER1END2 INT_R_X45Y104/NR1BEG2 INT_R_X45Y105/CTRL1 INT_R_X45Y105/EE4C2 INT_R_X45Y105/NR1END2 INT_R_X45Y105/WW4B1 INT_R_X45Y106/CTRL1 INT_R_X45Y106/EE4B2 INT_R_X45Y106/WR1END2 INT_R_X45Y109/BYP_ALT4 INT_R_X45Y109/BYP_BOUNCE4 INT_R_X45Y109/CTRL0 INT_R_X45Y109/WL1BEG0 INT_R_X45Y109/WL1END1 INT_R_X47Y104/BYP_ALT4 INT_R_X47Y104/BYP_BOUNCE4 INT_R_X47Y104/CTRL0 INT_R_X47Y104/NE2END1 INT_R_X47Y105/BYP_ALT4 INT_R_X47Y105/BYP_BOUNCE4 INT_R_X47Y105/CTRL0 INT_R_X47Y105/NE2END1 INT_R_X47Y105/WW4BEG1 INT_R_X47Y106/CTRL1 INT_R_X47Y106/EE4END2 INT_R_X47Y106/NR1BEG2 INT_R_X47Y107/CTRL1 INT_R_X47Y107/NR1END2 VBRK_X113Y106/VBRK_WW4A2 VBRK_X113Y107/VBRK_WR1END2 VBRK_X113Y108/VBRK_EL1BEG1 VBRK_X113Y110/VBRK_EE4C2 VBRK_X113Y110/VBRK_WW4B1 VBRK_X113Y111/VBRK_EE4B2 VBRK_X113Y111/VBRK_WR1END2 VBRK_X113Y114/VBRK_WL1END1 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y98/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y100/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y103/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y105/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y106/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y107/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y108/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y97/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y99/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y100/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y102/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y103/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y104/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y105/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y106/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y109/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLM_L_X46Y102/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y103/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X46Y104/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y105/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y106/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y107/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y109/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X46Y109/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y111/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y99/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y104/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y100/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y103/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y105/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y106/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y107/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y108/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y108/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y109/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y109/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y98/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X47Y104/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y105/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y106/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X47Y107/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X40Y103/INT_L.SR1END2->>CTRL_L0 INT_L_X40Y104/INT_L.SW2END1->>ER1BEG2 INT_L_X40Y104/INT_L.SW2END1->>SR1BEG2 INT_L_X40Y97/INT_L.SS2END2->>NR1BEG2 INT_L_X40Y98/INT_L.NR1END2->>CTRL_L0 INT_L_X40Y99/INT_L.WW2END2->>SS2BEG2 INT_L_X42Y100/INT_L.SR1END2->>CTRL_L0 INT_L_X42Y101/INT_L.WW4END2->>SR1BEG2 INT_L_X42Y103/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y103/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X42Y103/INT_L.SW2END2->>FAN_ALT1 INT_L_X42Y103/INT_L.SW2END2->>SE2BEG2 INT_L_X42Y105/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y105/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X42Y105/INT_L.SS2END2->>EE4BEG2 INT_L_X42Y105/INT_L.SS2END2->>FAN_ALT1 INT_L_X42Y105/INT_L.SS2END2->>SE2BEG2 INT_L_X42Y105/INT_L.SS2END2->>WL1BEG1 INT_L_X42Y106/INT_L.ER1END2->>CTRL_L1 INT_L_X42Y107/INT_L.SR1END2->>CTRL_L1 INT_L_X42Y107/INT_L.SR1END2->>SE2BEG2 INT_L_X42Y107/INT_L.SR1END2->>SS2BEG2 INT_L_X42Y108/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y108/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X42Y108/INT_L.WL1END1->>BYP_ALT4 INT_L_X42Y108/INT_L.WL1END1->>SR1BEG2 INT_L_X42Y97/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y97/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X42Y97/INT_L.SW2END2->>FAN_ALT1 INT_L_X42Y99/INT_L.SW2END2->>WW2BEG2 INT_L_X42Y99/INT_L.WR1END2->>CTRL_L1 INT_L_X44Y103/INT_L.SL1END1->>ER1BEG2 INT_L_X44Y103/INT_L.SL1END1->>SE2BEG1 INT_L_X44Y104/INT_L.EL1END1->>ER1BEG2 INT_L_X44Y104/INT_L.EL1END1->>NR1BEG1 INT_L_X44Y104/INT_L.EL1END1->>SL1BEG1 INT_L_X44Y105/INT_L.NR1END1->>NR1BEG1 INT_L_X44Y106/INT_L.NR1END1->>WR1BEG2 INT_L_X44Y109/INT_L.WL1END0->>WR1BEG2 INT_L_X46Y101/INT_L.SS2END1->>NR1BEG1 INT_L_X46Y101/INT_L.SS2END1->>WW4BEG2 INT_L_X46Y102/INT_L.GFAN0->>CTRL_L1 INT_L_X46Y102/INT_L.NR1END1->>GFAN0 INT_L_X46Y102/INT_L.NR1END1->>WR1BEG2 INT_L_X46Y103/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X46Y103/INT_L.BYP_BOUNCE4->>CTRL_L0 INT_L_X46Y103/INT_L.EL1END1->>BYP_ALT4 INT_L_X46Y103/INT_L.EL1END1->>NE2BEG1 INT_L_X46Y103/INT_L.EL1END1->>NR1BEG1 INT_L_X46Y103/INT_L.EL1END1->>SS2BEG1 INT_L_X46Y104/INT_L.GFAN0->>CTRL_L1 INT_L_X46Y104/INT_L.NR1END1->>GFAN0 INT_L_X46Y104/INT_L.NR1END1->>NE2BEG1 INT_L_X46Y104/INT_L.NR1END1->>NR1BEG1 INT_L_X46Y105/INT_L.EE4END2->>CTRL_L1 INT_L_X46Y105/INT_L.EE4END2->>SS6BEG2 INT_L_X46Y105/INT_L.NR1END1->>NR1BEG1 INT_L_X46Y106/INT_L.GFAN0->>CTRL_L1 INT_L_X46Y106/INT_L.NR1END1->>GFAN0 INT_L_X46Y106/INT_L.NR1END1->>WR1BEG2 INT_L_X46Y107/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y107/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X46Y107/INT_L.SS2END2->>FAN_ALT1 INT_L_X46Y109/INT_L.SR1END2->>CTRL_L0 INT_L_X46Y109/INT_L.SR1END2->>CTRL_L1 INT_L_X46Y109/INT_L.SR1END2->>SS2BEG2 INT_L_X46Y109/INT_L.SR1END2->>WL1BEG1 INT_L_X46Y110/INT_L.SR1END1->>SR1BEG2 INT_L_X46Y111/INT_L.LOGIC_OUTS_L12->>SR1BEG1 INT_L_X46Y99/INT_L.SS6END2->>CTRL_L1 INT_R_X41Y104/INT_R.ER1END2->>CTRL0 INT_R_X41Y105/INT_R.WL1END1->>SW2BEG1 INT_R_X41Y106/INT_R.WW2END1->>ER1BEG2 INT_R_X43Y100/INT_R.SS6END2->>CTRL1 INT_R_X43Y100/INT_R.SS6END2->>SW2BEG2 INT_R_X43Y102/INT_R.SE2END2->>NR1BEG2 INT_R_X43Y103/INT_R.NR1END2->>CTRL1 INT_R_X43Y104/INT_R.SE2END2->>EL1BEG1 INT_R_X43Y104/INT_R.SE2END2->>SS6BEG2 INT_R_X43Y104/INT_R.SE2END2->>SW2BEG2 INT_R_X43Y105/INT_R.GFAN0->>CTRL0 INT_R_X43Y105/INT_R.WW4END1->>GFAN0 INT_R_X43Y106/INT_R.SE2END2->>EE4BEG2 INT_R_X43Y106/INT_R.SE2END2->>NR1BEG2 INT_R_X43Y106/INT_R.SE2END2->>SS6BEG2 INT_R_X43Y106/INT_R.WR1END2->>CTRL0 INT_R_X43Y106/INT_R.WR1END2->>WW2BEG1 INT_R_X43Y107/INT_R.NR1END2->>CTRL0 INT_R_X43Y108/INT_R.SR1END2->>CTRL0 INT_R_X43Y108/INT_R.SR1END2->>CTRL1 INT_R_X43Y108/INT_R.SR1END2->>WL1BEG1 INT_R_X43Y109/INT_R.WR1END2->>CTRL0 INT_R_X43Y109/INT_R.WR1END2->>CTRL1 INT_R_X43Y109/INT_R.WR1END2->>SR1BEG2 INT_R_X43Y98/INT_R.SS6END2->>CTRL1 INT_R_X43Y98/INT_R.SS6END2->>SW2BEG2 INT_R_X43Y98/INT_R.SW6END1->>NL1BEG1 INT_R_X43Y99/INT_R.NL1END1->>WR1BEG2 INT_R_X45Y100/INT_R.SR1END2->>CTRL0 INT_R_X45Y101/INT_R.SL1END1->>SR1BEG2 INT_R_X45Y102/INT_R.SE2END1->>SL1BEG1 INT_R_X45Y102/INT_R.SE2END1->>SW6BEG1 INT_R_X45Y102/INT_R.WR1END2->>CTRL1 INT_R_X45Y103/INT_R.ER1END2->>CTRL0 INT_R_X45Y103/INT_R.ER1END2->>EL1BEG1 INT_R_X45Y104/INT_R.ER1END2->>CTRL1 INT_R_X45Y104/INT_R.ER1END2->>NR1BEG2 INT_R_X45Y105/INT_R.NR1END2->>CTRL1 INT_R_X45Y106/INT_R.WR1END2->>CTRL1 INT_R_X45Y109/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y109/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X45Y109/INT_R.WL1END1->>BYP_ALT4 INT_R_X45Y109/INT_R.WL1END1->>WL1BEG0 INT_R_X47Y104/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X47Y104/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X47Y104/INT_R.NE2END1->>BYP_ALT4 INT_R_X47Y105/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X47Y105/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X47Y105/INT_R.NE2END1->>BYP_ALT4 INT_R_X47Y105/INT_R.NE2END1->>WW4BEG1 INT_R_X47Y106/INT_R.EE4END2->>CTRL1 INT_R_X47Y106/INT_R.EE4END2->>NR1BEG2 INT_R_X47Y107/INT_R.NR1END2->>CTRL1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 111, 

u2/dImDone - 
wires: BRKH_INT_X41Y99/BRKH_INT_WL1END3 BRKH_INT_X42Y99/BRKH_INT_WL1BEG3 CLBLL_L_X40Y103/CLBLL_IMUX30 CLBLL_L_X40Y103/CLBLL_L_C5 CLBLL_L_X40Y104/CLBLL_IMUX15 CLBLL_L_X40Y104/CLBLL_LL_B1 CLBLL_L_X40Y105/CLBLL_IMUX20 CLBLL_L_X40Y105/CLBLL_L_C2 CLBLL_L_X40Y105/CLBLL_WR1END3 CLBLL_L_X40Y106/CLBLL_IMUX28 CLBLL_L_X40Y106/CLBLL_IMUX44 CLBLL_L_X40Y106/CLBLL_LL_C4 CLBLL_L_X40Y106/CLBLL_LL_D4 CLBLL_L_X40Y107/CLBLL_IMUX27 CLBLL_L_X40Y107/CLBLL_IMUX35 CLBLL_L_X40Y107/CLBLL_LL_B4 CLBLL_L_X40Y107/CLBLL_LL_C6 CLBLL_L_X40Y107/CLBLL_WR1END3 CLBLL_L_X42Y100/CLBLL_SE2A0 CLBLL_L_X42Y99/CLBLL_WL1END3 CLBLM_R_X39Y105/CLBLM_IMUX46 CLBLM_R_X39Y105/CLBLM_L_D5 CLBLM_R_X39Y105/CLBLM_WR1END3 CLBLM_R_X39Y107/CLBLM_IMUX23 CLBLM_R_X39Y107/CLBLM_L_C3 CLBLM_R_X39Y107/CLBLM_WR1END3 CLBLM_R_X41Y100/CLBLM_SE2A0 CLBLM_R_X41Y102/CLBLM_IMUX6 CLBLM_R_X41Y102/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y102/CLBLM_L_A1 CLBLM_R_X41Y102/CLBLM_L_AQ CLBLM_R_X41Y99/CLBLM_IMUX39 CLBLM_R_X41Y99/CLBLM_L_D3 CLBLM_R_X41Y99/CLBLM_WL1END3 INT_L_X40Y102/NW2END_S0_0 INT_L_X40Y103/IMUX_L30 INT_L_X40Y103/NL1BEG_N3 INT_L_X40Y103/NR1BEG3 INT_L_X40Y103/NW2END0 INT_L_X40Y104/IMUX_L15 INT_L_X40Y104/NL1BEG2 INT_L_X40Y104/NR1END3 INT_L_X40Y105/IMUX_L20 INT_L_X40Y105/NL1END2 INT_L_X40Y105/NN2BEG2 INT_L_X40Y105/NR1BEG2 INT_L_X40Y105/WR1BEG3 INT_L_X40Y106/IMUX_L28 INT_L_X40Y106/IMUX_L44 INT_L_X40Y106/NN2A2 INT_L_X40Y106/NR1END2 INT_L_X40Y107/IMUX_L27 INT_L_X40Y107/IMUX_L35 INT_L_X40Y107/NN2END2 INT_L_X40Y107/WR1BEG3 INT_L_X42Y100/SE2END0 INT_L_X42Y100/WL1BEG_N3 INT_L_X42Y99/WL1BEG3 INT_R_X39Y105/IMUX46 INT_R_X39Y105/WR1END3 INT_R_X39Y107/IMUX23 INT_R_X39Y107/WR1END3 INT_R_X41Y100/SE2A0 INT_R_X41Y100/WL1END_N1_3 INT_R_X41Y101/SE2BEG0 INT_R_X41Y101/SL1END0 INT_R_X41Y102/IMUX6 INT_R_X41Y102/LOGIC_OUTS0 INT_R_X41Y102/NL1BEG_N3 INT_R_X41Y102/NW2BEG0 INT_R_X41Y102/SL1BEG0 INT_R_X41Y103/NW2A0 INT_R_X41Y99/IMUX39 INT_R_X41Y99/WL1END3 VBRK_X99Y110/VBRK_WR1END3 VBRK_X99Y112/VBRK_WR1END3 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y102/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X40Y103/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X40Y103/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X40Y103/INT_L.NW2END0->>NL1BEG_N3 INT_L_X40Y104/INT_L.NR1END3->>IMUX_L15 INT_L_X40Y104/INT_L.NR1END3->>NL1BEG2 INT_L_X40Y105/INT_L.NL1END2->>IMUX_L20 INT_L_X40Y105/INT_L.NL1END2->>NN2BEG2 INT_L_X40Y105/INT_L.NL1END2->>NR1BEG2 INT_L_X40Y105/INT_L.NL1END2->>WR1BEG3 INT_L_X40Y106/INT_L.NR1END2->>IMUX_L28 INT_L_X40Y106/INT_L.NR1END2->>IMUX_L44 INT_L_X40Y107/INT_L.NN2END2->>IMUX_L27 INT_L_X40Y107/INT_L.NN2END2->>IMUX_L35 INT_L_X40Y107/INT_L.NN2END2->>WR1BEG3 INT_L_X42Y100/INT_L.SE2END0->>WL1BEG_N3 INT_R_X39Y105/INT_R.WR1END3->>IMUX46 INT_R_X39Y107/INT_R.WR1END3->>IMUX23 INT_R_X41Y101/INT_R.SL1END0->>SE2BEG0 INT_R_X41Y102/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y102/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X41Y102/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X41Y102/INT_R.NL1BEG_N3->>IMUX6 INT_R_X41Y99/INT_R.WL1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

u2/ImDone0_carry__2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X38Y99/INT_INTERFACE_EE2BEG1 BRAM_L_X38Y100/BRAM_EE2BEG1_1 BRAM_L_X38Y100/BRAM_EE2BEG1_2 BRAM_L_X38Y95/BRAM_EE2BEG1_4 BRKH_INT_X37Y99/BRKH_INT_SS2END1 BRKH_INT_X39Y99/BRKH_INT_NE2BEG1 CLBLL_L_X40Y100/CLBLL_IMUX10 CLBLL_L_X40Y100/CLBLL_IMUX25 CLBLL_L_X40Y100/CLBLL_IMUX33 CLBLL_L_X40Y100/CLBLL_IMUX41 CLBLL_L_X40Y100/CLBLL_L_A4 CLBLL_L_X40Y100/CLBLL_L_B5 CLBLL_L_X40Y100/CLBLL_L_C1 CLBLL_L_X40Y100/CLBLL_L_D1 CLBLL_L_X40Y100/CLBLL_NE2A1 CLBLL_L_X40Y101/CLBLL_ER1BEG2 CLBLL_L_X40Y101/CLBLL_IMUX10 CLBLL_L_X40Y101/CLBLL_IMUX21 CLBLL_L_X40Y101/CLBLL_IMUX26 CLBLL_L_X40Y101/CLBLL_IMUX37 CLBLL_L_X40Y101/CLBLL_L_A4 CLBLL_L_X40Y101/CLBLL_L_B4 CLBLL_L_X40Y101/CLBLL_L_C4 CLBLL_L_X40Y101/CLBLL_L_D4 CLBLL_L_X40Y101/CLBLL_SE2A1 CLBLL_L_X40Y102/CLBLL_EE2BEG1 CLBLL_L_X40Y102/CLBLL_IMUX13 CLBLL_L_X40Y102/CLBLL_IMUX20 CLBLL_L_X40Y102/CLBLL_IMUX36 CLBLL_L_X40Y102/CLBLL_IMUX5 CLBLL_L_X40Y102/CLBLL_L_A6 CLBLL_L_X40Y102/CLBLL_L_B6 CLBLL_L_X40Y102/CLBLL_L_C2 CLBLL_L_X40Y102/CLBLL_L_D2 CLBLL_L_X40Y103/CLBLL_ER1BEG2 CLBLL_L_X40Y103/CLBLL_IMUX21 CLBLL_L_X40Y103/CLBLL_L_C4 CLBLL_L_X40Y104/CLBLL_EL1BEG0 CLBLL_L_X40Y104/CLBLL_IMUX24 CLBLL_L_X40Y104/CLBLL_LL_B5 CLBLL_L_X40Y105/CLBLL_IMUX33 CLBLL_L_X40Y105/CLBLL_L_C1 CLBLL_L_X40Y106/CLBLL_IMUX31 CLBLL_L_X40Y106/CLBLL_IMUX47 CLBLL_L_X40Y106/CLBLL_LL_C5 CLBLL_L_X40Y106/CLBLL_LL_D5 CLBLL_L_X40Y107/CLBLL_IMUX18 CLBLL_L_X40Y107/CLBLL_IMUX28 CLBLL_L_X40Y107/CLBLL_LL_B2 CLBLL_L_X40Y107/CLBLL_LL_C4 CLBLL_L_X40Y99/CLBLL_ER1BEG2 CLBLL_L_X40Y99/CLBLL_IMUX14 CLBLL_L_X40Y99/CLBLL_IMUX21 CLBLL_L_X40Y99/CLBLL_IMUX36 CLBLL_L_X40Y99/CLBLL_IMUX6 CLBLL_L_X40Y99/CLBLL_L_A1 CLBLL_L_X40Y99/CLBLL_L_B1 CLBLL_L_X40Y99/CLBLL_L_C4 CLBLL_L_X40Y99/CLBLL_L_D2 CLBLM_R_X37Y100/CLBLM_IMUX11 CLBLM_R_X37Y100/CLBLM_IMUX27 CLBLM_R_X37Y100/CLBLM_IMUX35 CLBLM_R_X37Y100/CLBLM_IMUX43 CLBLM_R_X37Y100/CLBLM_M_A4 CLBLM_R_X37Y100/CLBLM_M_B4 CLBLM_R_X37Y100/CLBLM_M_C6 CLBLM_R_X37Y100/CLBLM_M_D6 CLBLM_R_X37Y101/CLBLM_EE2BEG1 CLBLM_R_X37Y101/CLBLM_LOGIC_OUTS19 CLBLM_R_X37Y101/CLBLM_L_COUT CLBLM_R_X37Y101/CLBLM_L_DMUX CLBLM_R_X37Y102/CLBLM_EE2BEG1 CLBLM_R_X37Y102/CLBLM_IMUX26 CLBLM_R_X37Y102/CLBLM_IMUX3 CLBLM_R_X37Y102/CLBLM_IMUX34 CLBLM_R_X37Y102/CLBLM_L_A2 CLBLM_R_X37Y102/CLBLM_L_B4 CLBLM_R_X37Y102/CLBLM_L_C6 CLBLM_R_X37Y98/CLBLM_IMUX11 CLBLM_R_X37Y98/CLBLM_IMUX18 CLBLM_R_X37Y98/CLBLM_IMUX35 CLBLM_R_X37Y98/CLBLM_IMUX43 CLBLM_R_X37Y98/CLBLM_M_A4 CLBLM_R_X37Y98/CLBLM_M_B2 CLBLM_R_X37Y98/CLBLM_M_C6 CLBLM_R_X37Y98/CLBLM_M_D6 CLBLM_R_X37Y99/CLBLM_EE2BEG1 CLBLM_R_X37Y99/CLBLM_IMUX12 CLBLM_R_X37Y99/CLBLM_IMUX35 CLBLM_R_X37Y99/CLBLM_IMUX4 CLBLM_R_X37Y99/CLBLM_IMUX43 CLBLM_R_X37Y99/CLBLM_M_A6 CLBLM_R_X37Y99/CLBLM_M_B6 CLBLM_R_X37Y99/CLBLM_M_C6 CLBLM_R_X37Y99/CLBLM_M_D6 CLBLM_R_X39Y100/CLBLM_NE2A1 CLBLM_R_X39Y101/CLBLM_ER1BEG2 CLBLM_R_X39Y101/CLBLM_SE2A1 CLBLM_R_X39Y102/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG2 CLBLM_R_X39Y104/CLBLM_EL1BEG0 CLBLM_R_X39Y105/CLBLM_IMUX42 CLBLM_R_X39Y105/CLBLM_L_D6 CLBLM_R_X39Y107/CLBLM_IMUX34 CLBLM_R_X39Y107/CLBLM_L_C6 CLBLM_R_X39Y98/CLBLM_IMUX11 CLBLM_R_X39Y98/CLBLM_M_A4 CLBLM_R_X39Y99/CLBLM_ER1BEG2 CLBLM_R_X41Y102/CLBLM_IMUX10 CLBLM_R_X41Y102/CLBLM_IMUX34 CLBLM_R_X41Y102/CLBLM_L_A4 CLBLM_R_X41Y102/CLBLM_L_C6 CLBLM_R_X41Y99/CLBLM_IMUX41 CLBLM_R_X41Y99/CLBLM_L_D1 INT_L_X38Y101/EE2A1 INT_L_X38Y102/EE2A1 INT_L_X38Y99/EE2A1 INT_L_X40Y100/IMUX_L10 INT_L_X40Y100/IMUX_L25 INT_L_X40Y100/IMUX_L33 INT_L_X40Y100/IMUX_L41 INT_L_X40Y100/NE2END1 INT_L_X40Y101/ER1END2 INT_L_X40Y101/IMUX_L10 INT_L_X40Y101/IMUX_L21 INT_L_X40Y101/IMUX_L26 INT_L_X40Y101/IMUX_L37 INT_L_X40Y101/SE2END1 INT_L_X40Y102/EE2A1 INT_L_X40Y102/IMUX_L13 INT_L_X40Y102/IMUX_L20 INT_L_X40Y102/IMUX_L36 INT_L_X40Y102/IMUX_L5 INT_L_X40Y102/WR1END2 INT_L_X40Y103/EL1END_S3_0 INT_L_X40Y103/ER1END2 INT_L_X40Y103/IMUX_L21 INT_L_X40Y104/EL1END0 INT_L_X40Y104/IMUX_L24 INT_L_X40Y104/NR1BEG0 INT_L_X40Y105/IMUX_L33 INT_L_X40Y105/NN2BEG0 INT_L_X40Y105/NR1END0 INT_L_X40Y106/IMUX_L31 INT_L_X40Y106/IMUX_L47 INT_L_X40Y106/NN2A0 INT_L_X40Y106/NN2END_S2_0 INT_L_X40Y107/BYP_ALT0 INT_L_X40Y107/BYP_BOUNCE0 INT_L_X40Y107/IMUX_L18 INT_L_X40Y107/IMUX_L28 INT_L_X40Y107/NN2END0 INT_L_X40Y99/EL1BEG1 INT_L_X40Y99/ER1END2 INT_L_X40Y99/IMUX_L14 INT_L_X40Y99/IMUX_L21 INT_L_X40Y99/IMUX_L36 INT_L_X40Y99/IMUX_L6 INT_R_X37Y100/IMUX11 INT_R_X37Y100/IMUX27 INT_R_X37Y100/IMUX35 INT_R_X37Y100/IMUX43 INT_R_X37Y100/SL1END1 INT_R_X37Y100/SS2A1 INT_R_X37Y101/EE2BEG1 INT_R_X37Y101/LOGIC_OUTS19 INT_R_X37Y101/NR1BEG1 INT_R_X37Y101/SL1BEG1 INT_R_X37Y101/SS2BEG1 INT_R_X37Y102/EE2BEG1 INT_R_X37Y102/IMUX26 INT_R_X37Y102/IMUX3 INT_R_X37Y102/IMUX34 INT_R_X37Y102/NR1END1 INT_R_X37Y98/IMUX11 INT_R_X37Y98/IMUX18 INT_R_X37Y98/IMUX35 INT_R_X37Y98/IMUX43 INT_R_X37Y98/SL1END1 INT_R_X37Y99/EE2BEG1 INT_R_X37Y99/IMUX12 INT_R_X37Y99/IMUX35 INT_R_X37Y99/IMUX4 INT_R_X37Y99/IMUX43 INT_R_X37Y99/SL1BEG1 INT_R_X37Y99/SS2END1 INT_R_X39Y100/NE2A1 INT_R_X39Y101/EE2END1 INT_R_X39Y101/ER1BEG2 INT_R_X39Y101/SE2A1 INT_R_X39Y102/EE2BEG1 INT_R_X39Y102/EE2END1 INT_R_X39Y102/NN2BEG1 INT_R_X39Y102/SE2BEG1 INT_R_X39Y103/ER1BEG2 INT_R_X39Y103/NN2A1 INT_R_X39Y103/SR1END1 INT_R_X39Y104/EL1BEG0 INT_R_X39Y104/NN2END1 INT_R_X39Y104/NR1BEG1 INT_R_X39Y104/SR1BEG1 INT_R_X39Y105/IMUX42 INT_R_X39Y105/NN2BEG1 INT_R_X39Y105/NR1END1 INT_R_X39Y106/NN2A1 INT_R_X39Y107/IMUX34 INT_R_X39Y107/NN2END1 INT_R_X39Y98/IMUX11 INT_R_X39Y98/SL1END1 INT_R_X39Y99/EE2END1 INT_R_X39Y99/ER1BEG2 INT_R_X39Y99/NE2BEG1 INT_R_X39Y99/SL1BEG1 INT_R_X41Y102/EE2END1 INT_R_X41Y102/IMUX10 INT_R_X41Y102/IMUX34 INT_R_X41Y102/WR1BEG2 INT_R_X41Y99/EL1END1 INT_R_X41Y99/IMUX41 VBRK_X99Y103/VBRK_ER1BEG2 VBRK_X99Y105/VBRK_NE2A1 VBRK_X99Y106/VBRK_ER1BEG2 VBRK_X99Y106/VBRK_SE2A1 VBRK_X99Y107/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_ER1BEG2 VBRK_X99Y109/VBRK_EL1BEG0 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X37Y101/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X37Y101/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X39Y98/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X40Y100/INT_L.NE2END1->>IMUX_L10 INT_L_X40Y100/INT_L.NE2END1->>IMUX_L25 INT_L_X40Y100/INT_L.NE2END1->>IMUX_L33 INT_L_X40Y100/INT_L.NE2END1->>IMUX_L41 INT_L_X40Y101/INT_L.ER1END2->>IMUX_L21 INT_L_X40Y101/INT_L.ER1END2->>IMUX_L37 INT_L_X40Y101/INT_L.SE2END1->>IMUX_L10 INT_L_X40Y101/INT_L.SE2END1->>IMUX_L26 INT_L_X40Y102/INT_L.WR1END2->>IMUX_L13 INT_L_X40Y102/INT_L.WR1END2->>IMUX_L20 INT_L_X40Y102/INT_L.WR1END2->>IMUX_L36 INT_L_X40Y102/INT_L.WR1END2->>IMUX_L5 INT_L_X40Y103/INT_L.ER1END2->>IMUX_L21 INT_L_X40Y104/INT_L.EL1END0->>IMUX_L24 INT_L_X40Y104/INT_L.EL1END0->>NR1BEG0 INT_L_X40Y105/INT_L.NR1END0->>IMUX_L33 INT_L_X40Y105/INT_L.NR1END0->>NN2BEG0 INT_L_X40Y106/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X40Y106/INT_L.NN2END_S2_0->>IMUX_L47 INT_L_X40Y107/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X40Y107/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X40Y107/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X40Y107/INT_L.NN2END0->>BYP_ALT0 INT_L_X40Y99/INT_L.ER1END2->>EL1BEG1 INT_L_X40Y99/INT_L.ER1END2->>IMUX_L14 INT_L_X40Y99/INT_L.ER1END2->>IMUX_L21 INT_L_X40Y99/INT_L.ER1END2->>IMUX_L36 INT_L_X40Y99/INT_L.ER1END2->>IMUX_L6 INT_R_X37Y100/INT_R.SL1END1->>IMUX11 INT_R_X37Y100/INT_R.SL1END1->>IMUX27 INT_R_X37Y100/INT_R.SL1END1->>IMUX35 INT_R_X37Y100/INT_R.SL1END1->>IMUX43 INT_R_X37Y101/INT_R.LOGIC_OUTS19->>EE2BEG1 INT_R_X37Y101/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X37Y101/INT_R.LOGIC_OUTS19->>SL1BEG1 INT_R_X37Y101/INT_R.LOGIC_OUTS19->>SS2BEG1 INT_R_X37Y102/INT_R.NR1END1->>EE2BEG1 INT_R_X37Y102/INT_R.NR1END1->>IMUX26 INT_R_X37Y102/INT_R.NR1END1->>IMUX3 INT_R_X37Y102/INT_R.NR1END1->>IMUX34 INT_R_X37Y98/INT_R.SL1END1->>IMUX11 INT_R_X37Y98/INT_R.SL1END1->>IMUX18 INT_R_X37Y98/INT_R.SL1END1->>IMUX35 INT_R_X37Y98/INT_R.SL1END1->>IMUX43 INT_R_X37Y99/INT_R.SS2END1->>EE2BEG1 INT_R_X37Y99/INT_R.SS2END1->>IMUX12 INT_R_X37Y99/INT_R.SS2END1->>IMUX35 INT_R_X37Y99/INT_R.SS2END1->>IMUX4 INT_R_X37Y99/INT_R.SS2END1->>IMUX43 INT_R_X37Y99/INT_R.SS2END1->>SL1BEG1 INT_R_X39Y101/INT_R.EE2END1->>ER1BEG2 INT_R_X39Y102/INT_R.EE2END1->>EE2BEG1 INT_R_X39Y102/INT_R.EE2END1->>NN2BEG1 INT_R_X39Y102/INT_R.EE2END1->>SE2BEG1 INT_R_X39Y103/INT_R.SR1END1->>ER1BEG2 INT_R_X39Y104/INT_R.NN2END1->>EL1BEG0 INT_R_X39Y104/INT_R.NN2END1->>NR1BEG1 INT_R_X39Y104/INT_R.NN2END1->>SR1BEG1 INT_R_X39Y105/INT_R.NR1END1->>IMUX42 INT_R_X39Y105/INT_R.NR1END1->>NN2BEG1 INT_R_X39Y107/INT_R.NN2END1->>IMUX34 INT_R_X39Y98/INT_R.SL1END1->>IMUX11 INT_R_X39Y99/INT_R.EE2END1->>ER1BEG2 INT_R_X39Y99/INT_R.EE2END1->>NE2BEG1 INT_R_X39Y99/INT_R.EE2END1->>SL1BEG1 INT_R_X41Y102/INT_R.EE2END1->>IMUX10 INT_R_X41Y102/INT_R.EE2END1->>IMUX34 INT_R_X41Y102/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y99/INT_R.EL1END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 48, 

u2/ImDone0_inferred__0_carry__2_n_0 - 
wires: BRKH_INT_X40Y99/BRKH_INT_NN2BEG3 BRKH_INT_X40Y99/BRKH_INT_SS2END1 CLBLL_L_X40Y100/CLBLL_IMUX19 CLBLL_L_X40Y100/CLBLL_IMUX20 CLBLL_L_X40Y100/CLBLL_IMUX3 CLBLL_L_X40Y100/CLBLL_IMUX42 CLBLL_L_X40Y100/CLBLL_L_A2 CLBLL_L_X40Y100/CLBLL_L_B2 CLBLL_L_X40Y100/CLBLL_L_C2 CLBLL_L_X40Y100/CLBLL_L_D6 CLBLL_L_X40Y101/CLBLL_IMUX14 CLBLL_L_X40Y101/CLBLL_IMUX3 CLBLL_L_X40Y101/CLBLL_IMUX34 CLBLL_L_X40Y101/CLBLL_IMUX42 CLBLL_L_X40Y101/CLBLL_L_A2 CLBLL_L_X40Y101/CLBLL_L_B1 CLBLL_L_X40Y101/CLBLL_L_C6 CLBLL_L_X40Y101/CLBLL_L_D6 CLBLL_L_X40Y102/CLBLL_IMUX19 CLBLL_L_X40Y102/CLBLL_IMUX21 CLBLL_L_X40Y102/CLBLL_IMUX3 CLBLL_L_X40Y102/CLBLL_IMUX39 CLBLL_L_X40Y102/CLBLL_LL_COUT CLBLL_L_X40Y102/CLBLL_LL_DMUX CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS23 CLBLL_L_X40Y102/CLBLL_L_A2 CLBLL_L_X40Y102/CLBLL_L_B2 CLBLL_L_X40Y102/CLBLL_L_C4 CLBLL_L_X40Y102/CLBLL_L_D3 CLBLL_L_X40Y103/CLBLL_IMUX34 CLBLL_L_X40Y103/CLBLL_L_C6 CLBLL_L_X40Y104/CLBLL_IMUX18 CLBLL_L_X40Y104/CLBLL_LL_B2 CLBLL_L_X40Y105/CLBLL_IMUX34 CLBLL_L_X40Y105/CLBLL_L_C6 CLBLL_L_X40Y105/CLBLL_NW2A1 CLBLL_L_X40Y105/CLBLL_WR1END2 CLBLL_L_X40Y106/CLBLL_IMUX35 CLBLL_L_X40Y106/CLBLL_IMUX43 CLBLL_L_X40Y106/CLBLL_LL_C6 CLBLL_L_X40Y106/CLBLL_LL_D6 CLBLL_L_X40Y107/CLBLL_IMUX24 CLBLL_L_X40Y107/CLBLL_IMUX32 CLBLL_L_X40Y107/CLBLL_LL_B5 CLBLL_L_X40Y107/CLBLL_LL_C1 CLBLL_L_X40Y99/CLBLL_IMUX19 CLBLL_L_X40Y99/CLBLL_IMUX20 CLBLL_L_X40Y99/CLBLL_IMUX3 CLBLL_L_X40Y99/CLBLL_IMUX37 CLBLL_L_X40Y99/CLBLL_L_A2 CLBLL_L_X40Y99/CLBLL_L_B2 CLBLL_L_X40Y99/CLBLL_L_C2 CLBLL_L_X40Y99/CLBLL_L_D4 CLBLL_L_X42Y99/CLBLL_EE2A1 CLBLL_L_X42Y99/CLBLL_WR1END2 CLBLM_R_X39Y105/CLBLM_IMUX41 CLBLM_R_X39Y105/CLBLM_L_D1 CLBLM_R_X39Y105/CLBLM_NW2A1 CLBLM_R_X39Y105/CLBLM_WR1END2 CLBLM_R_X39Y107/CLBLM_IMUX20 CLBLM_R_X39Y107/CLBLM_L_C2 CLBLM_R_X41Y102/CLBLM_IMUX9 CLBLM_R_X41Y102/CLBLM_L_A5 CLBLM_R_X41Y99/CLBLM_EE2A1 CLBLM_R_X41Y99/CLBLM_IMUX36 CLBLM_R_X41Y99/CLBLM_L_D2 CLBLM_R_X41Y99/CLBLM_WR1END2 INT_L_X40Y100/IMUX_L19 INT_L_X40Y100/IMUX_L20 INT_L_X40Y100/IMUX_L3 INT_L_X40Y100/IMUX_L42 INT_L_X40Y100/NN2A3 INT_L_X40Y100/SS2A1 INT_L_X40Y100/SS2END1 INT_L_X40Y101/IMUX_L14 INT_L_X40Y101/IMUX_L3 INT_L_X40Y101/IMUX_L34 INT_L_X40Y101/IMUX_L42 INT_L_X40Y101/NN2END3 INT_L_X40Y101/SL1END1 INT_L_X40Y101/SS2A1 INT_L_X40Y101/SS2BEG1 INT_L_X40Y102/BYP_ALT5 INT_L_X40Y102/BYP_BOUNCE5 INT_L_X40Y102/EL1BEG0 INT_L_X40Y102/IMUX_L19 INT_L_X40Y102/IMUX_L21 INT_L_X40Y102/IMUX_L3 INT_L_X40Y102/IMUX_L39 INT_L_X40Y102/LOGIC_OUTS_L23 INT_L_X40Y102/NR1BEG1 INT_L_X40Y102/SL1BEG1 INT_L_X40Y102/SS2BEG1 INT_L_X40Y103/IMUX_L34 INT_L_X40Y103/NN2BEG1 INT_L_X40Y103/NR1BEG1 INT_L_X40Y103/NR1END1 INT_L_X40Y104/IMUX_L18 INT_L_X40Y104/NN2A1 INT_L_X40Y104/NR1END1 INT_L_X40Y104/NW2BEG1 INT_L_X40Y105/IMUX_L34 INT_L_X40Y105/NN2END1 INT_L_X40Y105/NR1BEG1 INT_L_X40Y105/NW2A1 INT_L_X40Y105/WR1BEG2 INT_L_X40Y106/IMUX_L35 INT_L_X40Y106/IMUX_L43 INT_L_X40Y106/NL1BEG0 INT_L_X40Y106/NL1END_S3_0 INT_L_X40Y106/NR1END1 INT_L_X40Y107/IMUX_L24 INT_L_X40Y107/IMUX_L32 INT_L_X40Y107/NL1END0 INT_L_X40Y99/EE2BEG1 INT_L_X40Y99/IMUX_L19 INT_L_X40Y99/IMUX_L20 INT_L_X40Y99/IMUX_L3 INT_L_X40Y99/IMUX_L37 INT_L_X40Y99/NN2BEG3 INT_L_X40Y99/SS2END1 INT_L_X40Y99/WR1END3 INT_L_X42Y99/EE2END1 INT_L_X42Y99/WR1BEG2 INT_R_X39Y105/IMUX41 INT_R_X39Y105/NN2BEG2 INT_R_X39Y105/NW2END1 INT_R_X39Y105/WR1END2 INT_R_X39Y106/NN2A2 INT_R_X39Y107/IMUX20 INT_R_X39Y107/NN2END2 INT_R_X41Y101/EL1END_S3_0 INT_R_X41Y102/EL1END0 INT_R_X41Y102/IMUX9 INT_R_X41Y99/EE2A1 INT_R_X41Y99/IMUX36 INT_R_X41Y99/WR1BEG3 INT_R_X41Y99/WR1END2 VBRK_X99Y110/VBRK_NW2A1 VBRK_X99Y110/VBRK_WR1END2 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y102/CLBLL_L.CLBLL_LL_COUT->>CLBLL_LL_DMUX CLBLL_L_X40Y102/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y104/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X40Y100/INT_L.SS2END1->>IMUX_L19 INT_L_X40Y100/INT_L.SS2END1->>IMUX_L20 INT_L_X40Y100/INT_L.SS2END1->>IMUX_L3 INT_L_X40Y100/INT_L.SS2END1->>IMUX_L42 INT_L_X40Y101/INT_L.NN2END3->>IMUX_L14 INT_L_X40Y101/INT_L.SL1END1->>IMUX_L3 INT_L_X40Y101/INT_L.SL1END1->>IMUX_L34 INT_L_X40Y101/INT_L.SL1END1->>IMUX_L42 INT_L_X40Y101/INT_L.SL1END1->>SS2BEG1 INT_L_X40Y102/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y102/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X40Y102/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X40Y102/INT_L.LOGIC_OUTS_L23->>BYP_ALT5 INT_L_X40Y102/INT_L.LOGIC_OUTS_L23->>EL1BEG0 INT_L_X40Y102/INT_L.LOGIC_OUTS_L23->>IMUX_L19 INT_L_X40Y102/INT_L.LOGIC_OUTS_L23->>IMUX_L3 INT_L_X40Y102/INT_L.LOGIC_OUTS_L23->>NR1BEG1 INT_L_X40Y102/INT_L.LOGIC_OUTS_L23->>SL1BEG1 INT_L_X40Y102/INT_L.LOGIC_OUTS_L23->>SS2BEG1 INT_L_X40Y103/INT_L.NR1END1->>IMUX_L34 INT_L_X40Y103/INT_L.NR1END1->>NN2BEG1 INT_L_X40Y103/INT_L.NR1END1->>NR1BEG1 INT_L_X40Y104/INT_L.NR1END1->>IMUX_L18 INT_L_X40Y104/INT_L.NR1END1->>NW2BEG1 INT_L_X40Y105/INT_L.NN2END1->>IMUX_L34 INT_L_X40Y105/INT_L.NN2END1->>NR1BEG1 INT_L_X40Y105/INT_L.NN2END1->>WR1BEG2 INT_L_X40Y106/INT_L.NR1END1->>IMUX_L35 INT_L_X40Y106/INT_L.NR1END1->>IMUX_L43 INT_L_X40Y106/INT_L.NR1END1->>NL1BEG0 INT_L_X40Y107/INT_L.NL1END0->>IMUX_L24 INT_L_X40Y107/INT_L.NL1END0->>IMUX_L32 INT_L_X40Y99/INT_L.SS2END1->>EE2BEG1 INT_L_X40Y99/INT_L.SS2END1->>IMUX_L19 INT_L_X40Y99/INT_L.SS2END1->>IMUX_L20 INT_L_X40Y99/INT_L.SS2END1->>IMUX_L3 INT_L_X40Y99/INT_L.WR1END3->>IMUX_L37 INT_L_X40Y99/INT_L.WR1END3->>NN2BEG3 INT_L_X42Y99/INT_L.EE2END1->>WR1BEG2 INT_R_X39Y105/INT_R.NW2END1->>IMUX41 INT_R_X39Y105/INT_R.WR1END2->>NN2BEG2 INT_R_X39Y107/INT_R.NN2END2->>IMUX20 INT_R_X41Y102/INT_R.EL1END0->>IMUX9 INT_R_X41Y99/INT_R.WR1END2->>IMUX36 INT_R_X41Y99/INT_R.WR1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

WB_block.burst_cnt[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.burst_cnt[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.burst_cnt[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.burst_cnt[2]_i_2_n_0 - 
wires: CLBLM_R_X41Y103/CLBLM_IMUX30 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y103/CLBLM_L_C5 CLBLM_R_X41Y103/CLBLM_L_D INT_R_X41Y103/IMUX30 INT_R_X41Y103/LOGIC_OUTS11 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y103/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X41Y103/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/clut_acc0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/p_11_in - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/hgate_cnt[0] - 
wires: BRAM_INT_INTERFACE_L_X38Y98/INT_INTERFACE_WW2END0 BRAM_L_X38Y95/BRAM_WW2END0_3 CLBLM_R_X37Y98/CLBLM_BYP0 CLBLM_R_X37Y98/CLBLM_L_AX CLBLM_R_X37Y98/CLBLM_WW2END0 CLBLM_R_X39Y98/CLBLM_IMUX1 CLBLM_R_X39Y98/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y98/CLBLM_M_A3 CLBLM_R_X39Y98/CLBLM_M_AQ INT_L_X38Y98/WW2A0 INT_R_X37Y97/FAN_BOUNCE_S3_2 INT_R_X37Y98/BYP0 INT_R_X37Y98/BYP_ALT0 INT_R_X37Y98/FAN_ALT2 INT_R_X37Y98/FAN_BOUNCE2 INT_R_X37Y98/WW2END0 INT_R_X39Y98/IMUX1 INT_R_X39Y98/LOGIC_OUTS4 INT_R_X39Y98/WW2BEG0 
pips: CLBLM_R_X37Y98/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y98/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y98/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X37Y98/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y98/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X37Y98/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X37Y98/INT_R.WW2END0->>FAN_ALT2 INT_R_X39Y98/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X39Y98/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

WB_block.hgate_cnt[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[10] - 
wires: CLBLM_R_X37Y100/CLBLM_IMUX2 CLBLM_R_X37Y100/CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y100/CLBLM_L_BMUX CLBLM_R_X37Y100/CLBLM_M_A2 INT_R_X37Y100/IMUX2 INT_R_X37Y100/LOGIC_OUTS17 INT_R_X37Y100/SR1BEG_S0 
pips: CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y100/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X37Y100/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X37Y100/INT_R.SR1BEG_S0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[11] - 
wires: CLBLM_R_X37Y100/CLBLM_IMUX17 CLBLM_R_X37Y100/CLBLM_LOGIC_OUTS18 CLBLM_R_X37Y100/CLBLM_L_CMUX CLBLM_R_X37Y100/CLBLM_M_B3 INT_R_X37Y100/IMUX17 INT_R_X37Y100/LOGIC_OUTS18 
pips: CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y100/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X37Y100/INT_R.LOGIC_OUTS18->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[12] - 
wires: CLBLM_R_X37Y100/CLBLM_IMUX31 CLBLM_R_X37Y100/CLBLM_LOGIC_OUTS19 CLBLM_R_X37Y100/CLBLM_L_DMUX CLBLM_R_X37Y100/CLBLM_M_C5 INT_R_X37Y100/IMUX31 INT_R_X37Y100/LOGIC_OUTS19 INT_R_X37Y100/NL1BEG0 INT_R_X37Y100/NL1END_S3_0 INT_R_X37Y101/NL1END0 
pips: CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y100/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X37Y100/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X37Y100/INT_R.NL1END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[13] - 
wires: CLBLM_R_X37Y101/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y101/CLBLM_L_AMUX CLBLM_R_X37Y102/CLBLM_IMUX9 CLBLM_R_X37Y102/CLBLM_L_A5 INT_R_X37Y101/LOGIC_OUTS16 INT_R_X37Y101/NL1BEG1 INT_R_X37Y102/IMUX9 INT_R_X37Y102/NL1END1 
pips: CLBLM_R_X37Y101/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X37Y101/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X37Y102/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[14] - 
wires: CLBLM_R_X37Y101/CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y101/CLBLM_L_BMUX CLBLM_R_X37Y102/CLBLM_IMUX19 CLBLM_R_X37Y102/CLBLM_L_B2 INT_R_X37Y101/LOGIC_OUTS17 INT_R_X37Y101/NL1BEG2 INT_R_X37Y102/IMUX19 INT_R_X37Y102/NL1END2 
pips: CLBLM_R_X37Y101/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X37Y101/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X37Y102/INT_R.NL1END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[15]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X38Y98/INT_INTERFACE_EE2BEG2 BRAM_L_X38Y100/BRAM_SW2A2_1 BRAM_L_X38Y100/BRAM_WL1END1_2 BRAM_L_X38Y95/BRAM_EE2BEG2_3 BRKH_INT_X37Y99/BRKH_INT_SS2A2 CLBLM_R_X37Y100/CLBLM_FAN7 CLBLM_R_X37Y100/CLBLM_M_CE CLBLM_R_X37Y101/CLBLM_SW2A2 CLBLM_R_X37Y102/CLBLM_FAN6 CLBLM_R_X37Y102/CLBLM_L_CE CLBLM_R_X37Y102/CLBLM_WL1END1 CLBLM_R_X37Y98/CLBLM_EE2BEG2 CLBLM_R_X37Y98/CLBLM_FAN7 CLBLM_R_X37Y98/CLBLM_M_CE CLBLM_R_X37Y99/CLBLM_FAN7 CLBLM_R_X37Y99/CLBLM_M_CE CLBLM_R_X39Y102/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y102/CLBLM_M_D CLBLM_R_X39Y98/CLBLM_FAN7 CLBLM_R_X39Y98/CLBLM_M_CE INT_L_X38Y101/SW2A2 INT_L_X38Y102/SW2BEG2 INT_L_X38Y102/WL1BEG1 INT_L_X38Y102/WL1END2 INT_L_X38Y98/EE2A2 INT_R_X37Y100/FAN7 INT_R_X37Y100/FAN_ALT7 INT_R_X37Y100/SL1END2 INT_R_X37Y100/SS2BEG2 INT_R_X37Y101/SL1BEG2 INT_R_X37Y101/SW2END2 INT_R_X37Y102/FAN6 INT_R_X37Y102/FAN_ALT6 INT_R_X37Y102/WL1END1 INT_R_X37Y98/EE2BEG2 INT_R_X37Y98/FAN7 INT_R_X37Y98/FAN_ALT5 INT_R_X37Y98/FAN_ALT7 INT_R_X37Y98/FAN_BOUNCE5 INT_R_X37Y98/NR1BEG2 INT_R_X37Y98/SS2END2 INT_R_X37Y99/FAN7 INT_R_X37Y99/FAN_ALT7 INT_R_X37Y99/NR1END2 INT_R_X37Y99/SS2A2 INT_R_X39Y102/LOGIC_OUTS15 INT_R_X39Y102/WL1BEG2 INT_R_X39Y98/EE2END2 INT_R_X39Y98/FAN7 INT_R_X39Y98/FAN_ALT7 
pips: CLBLM_R_X37Y100/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X37Y102/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y98/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X37Y99/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y102/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y98/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X38Y102/INT_L.WL1END2->>SW2BEG2 INT_L_X38Y102/INT_L.WL1END2->>WL1BEG1 INT_R_X37Y100/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y100/INT_R.SL1END2->>FAN_ALT7 INT_R_X37Y100/INT_R.SL1END2->>SS2BEG2 INT_R_X37Y101/INT_R.SW2END2->>SL1BEG2 INT_R_X37Y102/INT_R.FAN_ALT6->>FAN6 INT_R_X37Y102/INT_R.WL1END1->>FAN_ALT6 INT_R_X37Y98/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X37Y98/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y98/INT_R.FAN_BOUNCE5->>FAN_ALT7 INT_R_X37Y98/INT_R.SS2END2->>EE2BEG2 INT_R_X37Y98/INT_R.SS2END2->>FAN_ALT5 INT_R_X37Y98/INT_R.SS2END2->>NR1BEG2 INT_R_X37Y99/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y99/INT_R.NR1END2->>FAN_ALT7 INT_R_X39Y102/INT_R.LOGIC_OUTS15->>WL1BEG2 INT_R_X39Y98/INT_R.EE2END2->>FAN_ALT7 INT_R_X39Y98/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

u2/RGBbuf_wreq - 
wires: CLBLL_L_X40Y102/CLBLL_WW2END1 CLBLL_L_X40Y103/CLBLL_SW2A2 CLBLL_L_X40Y103/CLBLL_WL1END1 CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y104/CLBLL_L_AMUX CLBLL_L_X40Y106/CLBLL_WR1END3 CLBLL_L_X42Y102/CLBLL_SE2A2 CLBLL_L_X42Y102/CLBLL_WL1END1 CLBLM_R_X39Y102/CLBLM_IMUX44 CLBLM_R_X39Y102/CLBLM_M_D4 CLBLM_R_X39Y102/CLBLM_WW2END1 CLBLM_R_X39Y103/CLBLM_FAN7 CLBLM_R_X39Y103/CLBLM_IMUX10 CLBLM_R_X39Y103/CLBLM_IMUX36 CLBLM_R_X39Y103/CLBLM_L_A4 CLBLM_R_X39Y103/CLBLM_L_D2 CLBLM_R_X39Y103/CLBLM_M_CE CLBLM_R_X39Y103/CLBLM_SW2A2 CLBLM_R_X39Y103/CLBLM_WL1END1 CLBLM_R_X39Y104/CLBLM_FAN7 CLBLM_R_X39Y104/CLBLM_M_CE CLBLM_R_X39Y106/CLBLM_IMUX12 CLBLM_R_X39Y106/CLBLM_IMUX7 CLBLM_R_X39Y106/CLBLM_M_A1 CLBLM_R_X39Y106/CLBLM_M_B6 CLBLM_R_X39Y106/CLBLM_WR1END3 CLBLM_R_X41Y102/CLBLM_IMUX20 CLBLM_R_X41Y102/CLBLM_L_C2 CLBLM_R_X41Y102/CLBLM_SE2A2 CLBLM_R_X41Y102/CLBLM_WL1END1 CLBLM_R_X41Y103/CLBLM_FAN7 CLBLM_R_X41Y103/CLBLM_M_CE CLBLM_R_X41Y104/CLBLM_FAN7 CLBLM_R_X41Y104/CLBLM_M_CE INT_L_X40Y102/WW2A1 INT_L_X40Y103/SE2A2 INT_L_X40Y103/SW2A2 INT_L_X40Y103/SW2END2 INT_L_X40Y103/WL1BEG1 INT_L_X40Y104/LOGIC_OUTS_L16 INT_L_X40Y104/NE2BEG2 INT_L_X40Y104/SE2BEG2 INT_L_X40Y104/SW2BEG2 INT_L_X40Y105/NE2A2 INT_L_X40Y106/NW2END2 INT_L_X40Y106/WR1BEG3 INT_L_X42Y102/SE2END2 INT_L_X42Y102/WL1BEG1 INT_R_X39Y102/IMUX44 INT_R_X39Y102/NL1BEG1 INT_R_X39Y102/NN2BEG2 INT_R_X39Y102/SL1END2 INT_R_X39Y102/WW2END1 INT_R_X39Y103/FAN7 INT_R_X39Y103/FAN_ALT7 INT_R_X39Y103/IMUX10 INT_R_X39Y103/IMUX36 INT_R_X39Y103/NL1END1 INT_R_X39Y103/NN2A2 INT_R_X39Y103/SL1BEG2 INT_R_X39Y103/SW2END2 INT_R_X39Y103/WL1END1 INT_R_X39Y104/FAN7 INT_R_X39Y104/FAN_ALT7 INT_R_X39Y104/NN2BEG2 INT_R_X39Y104/NN2END2 INT_R_X39Y105/NN2A2 INT_R_X39Y106/IMUX12 INT_R_X39Y106/IMUX7 INT_R_X39Y106/NN2END2 INT_R_X39Y106/WR1END3 INT_R_X41Y102/IMUX20 INT_R_X41Y102/SE2A2 INT_R_X41Y102/WL1END1 INT_R_X41Y102/WW2BEG1 INT_R_X41Y103/FAN7 INT_R_X41Y103/FAN_ALT7 INT_R_X41Y103/SE2BEG2 INT_R_X41Y103/SE2END2 INT_R_X41Y103/SW2A2 INT_R_X41Y104/FAN7 INT_R_X41Y104/FAN_ALT7 INT_R_X41Y104/SL1END2 INT_R_X41Y104/SW2BEG2 INT_R_X41Y105/NE2END2 INT_R_X41Y105/NW2BEG2 INT_R_X41Y105/SL1BEG2 INT_R_X41Y106/NW2A2 VBRK_X99Y107/VBRK_WW2END1 VBRK_X99Y108/VBRK_SW2A2 VBRK_X99Y108/VBRK_WL1END1 VBRK_X99Y111/VBRK_WR1END3 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y104/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y103/INT_L.SW2END2->>WL1BEG1 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_L_X40Y106/INT_L.NW2END2->>WR1BEG3 INT_L_X42Y102/INT_L.SE2END2->>WL1BEG1 INT_R_X39Y102/INT_R.SL1END2->>IMUX44 INT_R_X39Y102/INT_R.WW2END1->>NL1BEG1 INT_R_X39Y102/INT_R.WW2END1->>NN2BEG2 INT_R_X39Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y103/INT_R.NL1END1->>IMUX10 INT_R_X39Y103/INT_R.SW2END2->>IMUX36 INT_R_X39Y103/INT_R.SW2END2->>SL1BEG2 INT_R_X39Y103/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y104/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y104/INT_R.NN2END2->>FAN_ALT7 INT_R_X39Y104/INT_R.NN2END2->>NN2BEG2 INT_R_X39Y106/INT_R.NN2END2->>IMUX12 INT_R_X39Y106/INT_R.WR1END3->>IMUX7 INT_R_X41Y102/INT_R.WL1END1->>IMUX20 INT_R_X41Y102/INT_R.WL1END1->>WW2BEG1 INT_R_X41Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y103/INT_R.SE2END2->>FAN_ALT7 INT_R_X41Y103/INT_R.SE2END2->>SE2BEG2 INT_R_X41Y104/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y104/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y104/INT_R.SL1END2->>SW2BEG2 INT_R_X41Y105/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y105/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

WB_block.hgate_cnt[15]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[15] - 
wires: CLBLM_R_X37Y101/CLBLM_LOGIC_OUTS18 CLBLM_R_X37Y101/CLBLM_L_CMUX CLBLM_R_X37Y102/CLBLM_IMUX33 CLBLM_R_X37Y102/CLBLM_L_C1 INT_R_X37Y101/LOGIC_OUTS18 INT_R_X37Y101/NR1BEG0 INT_R_X37Y102/IMUX33 INT_R_X37Y102/NR1END0 
pips: CLBLM_R_X37Y101/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X37Y101/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X37Y102/INT_R.NR1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[1] - 
wires: CLBLM_R_X37Y98/CLBLM_IMUX7 CLBLM_R_X37Y98/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y98/CLBLM_L_AMUX CLBLM_R_X37Y98/CLBLM_M_A1 INT_R_X37Y98/BYP_ALT3 INT_R_X37Y98/BYP_BOUNCE3 INT_R_X37Y98/IMUX7 INT_R_X37Y98/LOGIC_OUTS16 INT_R_X37Y99/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X37Y98/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X37Y98/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X37Y98/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X37Y98/INT_R.LOGIC_OUTS16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[2] - 
wires: CLBLM_R_X37Y98/CLBLM_IMUX12 CLBLM_R_X37Y98/CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y98/CLBLM_L_BMUX CLBLM_R_X37Y98/CLBLM_M_B6 INT_R_X37Y98/FAN_ALT1 INT_R_X37Y98/FAN_BOUNCE1 INT_R_X37Y98/IMUX12 INT_R_X37Y98/LOGIC_OUTS17 
pips: CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X37Y98/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X37Y98/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X37Y98/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X37Y98/INT_R.LOGIC_OUTS17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[3] - 
wires: CLBLM_R_X37Y98/CLBLM_IMUX29 CLBLM_R_X37Y98/CLBLM_LOGIC_OUTS18 CLBLM_R_X37Y98/CLBLM_L_CMUX CLBLM_R_X37Y98/CLBLM_M_C2 INT_R_X37Y98/IMUX29 INT_R_X37Y98/LOGIC_OUTS18 INT_R_X37Y98/NL1BEG_N3 
pips: CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X37Y98/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X37Y98/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X37Y98/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[4] - 
wires: CLBLM_R_X37Y98/CLBLM_IMUX47 CLBLM_R_X37Y98/CLBLM_LOGIC_OUTS19 CLBLM_R_X37Y98/CLBLM_L_DMUX CLBLM_R_X37Y98/CLBLM_M_D5 INT_R_X37Y98/IMUX47 INT_R_X37Y98/LOGIC_OUTS19 INT_R_X37Y98/NL1BEG0 INT_R_X37Y98/NL1END_S3_0 INT_R_X37Y99/NL1END0 
pips: CLBLM_R_X37Y98/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y98/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X37Y98/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X37Y98/INT_R.NL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[5] - 
wires: CLBLM_R_X37Y99/CLBLM_IMUX11 CLBLM_R_X37Y99/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y99/CLBLM_L_AMUX CLBLM_R_X37Y99/CLBLM_M_A4 INT_R_X37Y99/FAN_ALT5 INT_R_X37Y99/FAN_BOUNCE5 INT_R_X37Y99/IMUX11 INT_R_X37Y99/LOGIC_OUTS16 
pips: CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X37Y99/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X37Y99/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X37Y99/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X37Y99/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[6] - 
wires: CLBLM_R_X37Y99/CLBLM_IMUX18 CLBLM_R_X37Y99/CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y99/CLBLM_L_BMUX CLBLM_R_X37Y99/CLBLM_M_B2 INT_R_X37Y99/IMUX18 INT_R_X37Y99/LOGIC_OUTS17 INT_R_X37Y99/SR1BEG_S0 
pips: CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X37Y99/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X37Y99/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X37Y99/INT_R.SR1BEG_S0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[7] - 
wires: CLBLM_R_X37Y99/CLBLM_IMUX29 CLBLM_R_X37Y99/CLBLM_LOGIC_OUTS18 CLBLM_R_X37Y99/CLBLM_L_CMUX CLBLM_R_X37Y99/CLBLM_M_C2 INT_R_X37Y99/IMUX29 INT_R_X37Y99/LOGIC_OUTS18 INT_R_X37Y99/NL1BEG_N3 
pips: CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X37Y99/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X37Y99/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X37Y99/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[8] - 
wires: CLBLM_R_X37Y99/CLBLM_IMUX40 CLBLM_R_X37Y99/CLBLM_LOGIC_OUTS19 CLBLM_R_X37Y99/CLBLM_L_DMUX CLBLM_R_X37Y99/CLBLM_M_D1 INT_R_X37Y98/FAN_BOUNCE_S3_2 INT_R_X37Y99/FAN_ALT2 INT_R_X37Y99/FAN_BOUNCE2 INT_R_X37Y99/IMUX40 INT_R_X37Y99/LOGIC_OUTS19 
pips: CLBLM_R_X37Y99/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X37Y99/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X37Y99/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X37Y99/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X37Y99/INT_R.LOGIC_OUTS19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.hgate_cnt[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__29[9] - 
wires: CLBLM_R_X37Y100/CLBLM_IMUX45 CLBLM_R_X37Y100/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y100/CLBLM_L_AMUX CLBLM_R_X37Y100/CLBLM_M_D2 INT_R_X37Y100/IMUX45 INT_R_X37Y100/LOGIC_OUTS16 
pips: CLBLM_R_X37Y100/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X37Y100/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X37Y100/INT_R.LOGIC_OUTS16->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.sel_CBA_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.sel_VBA_i_1_n_0 - 
wires: CLBLL_L_X40Y99/CLBLL_IMUX18 CLBLL_L_X40Y99/CLBLL_LL_B2 CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y99/CLBLM_L_D INT_L_X40Y99/FAN_ALT1 INT_L_X40Y99/FAN_BOUNCE1 INT_L_X40Y99/IMUX_L18 INT_L_X40Y99/WL1END2 INT_R_X41Y99/LOGIC_OUTS11 INT_R_X41Y99/WL1BEG2 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X41Y99/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X40Y99/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y99/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X40Y99/INT_L.WL1END2->>FAN_ALT1 INT_R_X41Y99/INT_R.LOGIC_OUTS11->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

stat_avmp - 
wires: BRKH_INT_X40Y99/BRKH_INT_NE2BEG1 CLBLL_L_X40Y99/CLBLL_LL_BQ CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y101/CLBLL_IMUX10 CLBLL_L_X42Y101/CLBLL_IMUX14 CLBLL_L_X42Y101/CLBLL_IMUX33 CLBLL_L_X42Y101/CLBLL_IMUX41 CLBLL_L_X42Y101/CLBLL_L_A4 CLBLL_L_X42Y101/CLBLL_L_B1 CLBLL_L_X42Y101/CLBLL_L_C1 CLBLL_L_X42Y101/CLBLL_L_D1 CLBLL_L_X42Y101/CLBLL_NE2A1 CLBLL_L_X42Y102/CLBLL_IMUX10 CLBLL_L_X42Y102/CLBLL_IMUX26 CLBLL_L_X42Y102/CLBLL_IMUX34 CLBLL_L_X42Y102/CLBLL_IMUX42 CLBLL_L_X42Y102/CLBLL_L_A4 CLBLL_L_X42Y102/CLBLL_L_B4 CLBLL_L_X42Y102/CLBLL_L_C6 CLBLL_L_X42Y102/CLBLL_L_D6 CLBLL_L_X42Y103/CLBLL_IMUX13 CLBLL_L_X42Y103/CLBLL_IMUX30 CLBLL_L_X42Y103/CLBLL_IMUX32 CLBLL_L_X42Y103/CLBLL_IMUX41 CLBLL_L_X42Y103/CLBLL_IMUX5 CLBLL_L_X42Y103/CLBLL_LL_C1 CLBLL_L_X42Y103/CLBLL_L_A6 CLBLL_L_X42Y103/CLBLL_L_B6 CLBLL_L_X42Y103/CLBLL_L_C5 CLBLL_L_X42Y103/CLBLL_L_D1 CLBLL_L_X42Y104/CLBLL_IMUX16 CLBLL_L_X42Y104/CLBLL_IMUX33 CLBLL_L_X42Y104/CLBLL_IMUX41 CLBLL_L_X42Y104/CLBLL_IMUX9 CLBLL_L_X42Y104/CLBLL_L_A5 CLBLL_L_X42Y104/CLBLL_L_B3 CLBLL_L_X42Y104/CLBLL_L_C1 CLBLL_L_X42Y104/CLBLL_L_D1 CLBLL_L_X42Y105/CLBLL_IMUX16 CLBLL_L_X42Y105/CLBLL_IMUX33 CLBLL_L_X42Y105/CLBLL_IMUX41 CLBLL_L_X42Y105/CLBLL_IMUX9 CLBLL_L_X42Y105/CLBLL_L_A5 CLBLL_L_X42Y105/CLBLL_L_B3 CLBLL_L_X42Y105/CLBLL_L_C1 CLBLL_L_X42Y105/CLBLL_L_D1 CLBLL_L_X42Y106/CLBLL_IMUX25 CLBLL_L_X42Y106/CLBLL_IMUX33 CLBLL_L_X42Y106/CLBLL_IMUX41 CLBLL_L_X42Y106/CLBLL_IMUX9 CLBLL_L_X42Y106/CLBLL_L_A5 CLBLL_L_X42Y106/CLBLL_L_B5 CLBLL_L_X42Y106/CLBLL_L_C1 CLBLL_L_X42Y106/CLBLL_L_D1 CLBLL_L_X42Y107/CLBLL_IMUX25 CLBLL_L_X42Y107/CLBLL_IMUX33 CLBLL_L_X42Y107/CLBLL_IMUX41 CLBLL_L_X42Y107/CLBLL_IMUX9 CLBLL_L_X42Y107/CLBLL_L_A5 CLBLL_L_X42Y107/CLBLL_L_B5 CLBLL_L_X42Y107/CLBLL_L_C1 CLBLL_L_X42Y107/CLBLL_L_D1 CLBLL_L_X42Y108/CLBLL_IMUX10 CLBLL_L_X42Y108/CLBLL_IMUX26 CLBLL_L_X42Y108/CLBLL_L_A4 CLBLL_L_X42Y108/CLBLL_L_B4 CLBLM_R_X41Y101/CLBLM_NE2A1 CLBLM_R_X41Y99/CLBLM_IMUX37 CLBLM_R_X41Y99/CLBLM_L_D4 INT_L_X40Y100/NE2A1 INT_L_X40Y99/ER1BEG2 INT_L_X40Y99/LOGIC_OUTS_L5 INT_L_X40Y99/NE2BEG1 INT_L_X42Y101/FAN_BOUNCE_S3_2 INT_L_X42Y101/IMUX_L10 INT_L_X42Y101/IMUX_L14 INT_L_X42Y101/IMUX_L33 INT_L_X42Y101/IMUX_L41 INT_L_X42Y101/NE2END1 INT_L_X42Y101/NR1BEG1 INT_L_X42Y102/FAN_ALT2 INT_L_X42Y102/FAN_BOUNCE2 INT_L_X42Y102/IMUX_L10 INT_L_X42Y102/IMUX_L26 INT_L_X42Y102/IMUX_L34 INT_L_X42Y102/IMUX_L42 INT_L_X42Y102/NL1BEG0 INT_L_X42Y102/NL1END_S3_0 INT_L_X42Y102/NR1END1 INT_L_X42Y103/FAN_ALT5 INT_L_X42Y103/FAN_BOUNCE5 INT_L_X42Y103/IMUX_L13 INT_L_X42Y103/IMUX_L30 INT_L_X42Y103/IMUX_L32 INT_L_X42Y103/IMUX_L41 INT_L_X42Y103/IMUX_L5 INT_L_X42Y103/NL1BEG_N3 INT_L_X42Y103/NL1END0 INT_L_X42Y103/NR1BEG0 INT_L_X42Y104/IMUX_L16 INT_L_X42Y104/IMUX_L33 INT_L_X42Y104/IMUX_L41 INT_L_X42Y104/IMUX_L9 INT_L_X42Y104/NR1BEG0 INT_L_X42Y104/NR1END0 INT_L_X42Y105/IMUX_L16 INT_L_X42Y105/IMUX_L33 INT_L_X42Y105/IMUX_L41 INT_L_X42Y105/IMUX_L9 INT_L_X42Y105/NR1BEG0 INT_L_X42Y105/NR1END0 INT_L_X42Y106/IMUX_L25 INT_L_X42Y106/IMUX_L33 INT_L_X42Y106/IMUX_L41 INT_L_X42Y106/IMUX_L9 INT_L_X42Y106/NR1BEG0 INT_L_X42Y106/NR1END0 INT_L_X42Y107/IMUX_L25 INT_L_X42Y107/IMUX_L33 INT_L_X42Y107/IMUX_L41 INT_L_X42Y107/IMUX_L9 INT_L_X42Y107/NE2BEG0 INT_L_X42Y107/NR1END0 INT_L_X42Y108/IMUX_L10 INT_L_X42Y108/IMUX_L26 INT_L_X42Y108/NE2A0 INT_L_X42Y108/WR1END1 INT_R_X41Y100/NE2BEG1 INT_R_X41Y100/NE2END1 INT_R_X41Y101/NE2A1 INT_R_X41Y99/ER1END2 INT_R_X41Y99/IMUX37 INT_R_X43Y107/NE2END_S3_0 INT_R_X43Y108/NE2END0 INT_R_X43Y108/WR1BEG1 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X40Y99/INT_L.LOGIC_OUTS_L5->>ER1BEG2 INT_L_X40Y99/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_L_X42Y101/INT_L.FAN_BOUNCE_S3_2->>IMUX_L14 INT_L_X42Y101/INT_L.NE2END1->>IMUX_L10 INT_L_X42Y101/INT_L.NE2END1->>IMUX_L33 INT_L_X42Y101/INT_L.NE2END1->>IMUX_L41 INT_L_X42Y101/INT_L.NE2END1->>NR1BEG1 INT_L_X42Y102/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y102/INT_L.NR1END1->>FAN_ALT2 INT_L_X42Y102/INT_L.NR1END1->>IMUX_L10 INT_L_X42Y102/INT_L.NR1END1->>IMUX_L26 INT_L_X42Y102/INT_L.NR1END1->>IMUX_L34 INT_L_X42Y102/INT_L.NR1END1->>IMUX_L42 INT_L_X42Y102/INT_L.NR1END1->>NL1BEG0 INT_L_X42Y103/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y103/INT_L.FAN_BOUNCE5->>IMUX_L41 INT_L_X42Y103/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X42Y103/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X42Y103/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X42Y103/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X42Y103/INT_L.NL1END0->>IMUX_L32 INT_L_X42Y103/INT_L.NL1END0->>NL1BEG_N3 INT_L_X42Y103/INT_L.NL1END0->>NR1BEG0 INT_L_X42Y104/INT_L.NR1END0->>IMUX_L16 INT_L_X42Y104/INT_L.NR1END0->>IMUX_L33 INT_L_X42Y104/INT_L.NR1END0->>IMUX_L41 INT_L_X42Y104/INT_L.NR1END0->>IMUX_L9 INT_L_X42Y104/INT_L.NR1END0->>NR1BEG0 INT_L_X42Y105/INT_L.NR1END0->>IMUX_L16 INT_L_X42Y105/INT_L.NR1END0->>IMUX_L33 INT_L_X42Y105/INT_L.NR1END0->>IMUX_L41 INT_L_X42Y105/INT_L.NR1END0->>IMUX_L9 INT_L_X42Y105/INT_L.NR1END0->>NR1BEG0 INT_L_X42Y106/INT_L.NR1END0->>IMUX_L25 INT_L_X42Y106/INT_L.NR1END0->>IMUX_L33 INT_L_X42Y106/INT_L.NR1END0->>IMUX_L41 INT_L_X42Y106/INT_L.NR1END0->>IMUX_L9 INT_L_X42Y106/INT_L.NR1END0->>NR1BEG0 INT_L_X42Y107/INT_L.NR1END0->>IMUX_L25 INT_L_X42Y107/INT_L.NR1END0->>IMUX_L33 INT_L_X42Y107/INT_L.NR1END0->>IMUX_L41 INT_L_X42Y107/INT_L.NR1END0->>IMUX_L9 INT_L_X42Y107/INT_L.NR1END0->>NE2BEG0 INT_L_X42Y108/INT_L.WR1END1->>IMUX_L10 INT_L_X42Y108/INT_L.WR1END1->>IMUX_L26 INT_R_X41Y100/INT_R.NE2END1->>NE2BEG1 INT_R_X41Y99/INT_R.ER1END2->>IMUX37 INT_R_X43Y108/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

WB_block.vgate_cnt[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vgate_cnt[0] - 
wires: CLBLL_L_X40Y99/CLBLL_BYP1 CLBLL_L_X40Y99/CLBLL_IMUX39 CLBLL_L_X40Y99/CLBLL_LL_AX CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y99/CLBLL_L_D3 CLBLL_L_X40Y99/CLBLL_L_DQ INT_L_X40Y99/BYP_ALT1 INT_L_X40Y99/BYP_L1 INT_L_X40Y99/IMUX_L39 INT_L_X40Y99/LOGIC_OUTS_L3 INT_L_X40Y99/SR1BEG_S0 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y99/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X40Y99/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y99/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X40Y99/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X40Y99/INT_L.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

WB_block.vgate_cnt[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[10] - 
wires: CLBLL_L_X40Y101/CLBLL_LL_BMUX CLBLL_L_X40Y101/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y102/CLBLL_IMUX6 CLBLL_L_X40Y102/CLBLL_L_A1 INT_L_X40Y101/LOGIC_OUTS_L21 INT_L_X40Y101/NR1BEG3 INT_L_X40Y102/IMUX_L6 INT_L_X40Y102/NR1END3 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X40Y101/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X40Y102/INT_L.NR1END3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[11] - 
wires: CLBLL_L_X40Y101/CLBLL_IMUX0 CLBLL_L_X40Y101/CLBLL_LL_CMUX CLBLL_L_X40Y101/CLBLL_LOGIC_OUTS22 CLBLL_L_X40Y101/CLBLL_L_A3 INT_L_X40Y101/IMUX_L0 INT_L_X40Y101/LOGIC_OUTS_L22 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y101/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X40Y101/INT_L.LOGIC_OUTS_L22->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[12] - 
wires: CLBLL_L_X40Y101/CLBLL_IMUX19 CLBLL_L_X40Y101/CLBLL_LL_DMUX CLBLL_L_X40Y101/CLBLL_LOGIC_OUTS23 CLBLL_L_X40Y101/CLBLL_L_B2 INT_L_X40Y101/IMUX_L19 INT_L_X40Y101/LOGIC_OUTS_L23 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y101/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X40Y101/INT_L.LOGIC_OUTS_L23->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[13] - 
wires: CLBLL_L_X40Y102/CLBLL_IMUX14 CLBLL_L_X40Y102/CLBLL_LL_AMUX CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y102/CLBLL_L_B1 INT_L_X40Y102/BYP_ALT2 INT_L_X40Y102/BYP_BOUNCE2 INT_L_X40Y102/IMUX_L14 INT_L_X40Y102/LOGIC_OUTS_L20 INT_L_X40Y103/BYP_BOUNCE_N3_2 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y102/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y102/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X40Y102/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X40Y102/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[14] - 
wires: CLBLL_L_X40Y102/CLBLL_IMUX23 CLBLL_L_X40Y102/CLBLL_LL_BMUX CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y102/CLBLL_L_C3 INT_L_X40Y102/IMUX_L23 INT_L_X40Y102/LOGIC_OUTS_L21 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y102/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X40Y102/INT_L.LOGIC_OUTS_L21->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[15]_i_1_n_0 - 
wires: BRKH_INT_X39Y99/BRKH_INT_SE2A1 CLBLL_L_X40Y100/CLBLL_FAN6 CLBLL_L_X40Y100/CLBLL_L_CE CLBLL_L_X40Y100/CLBLL_SE2A1 CLBLL_L_X40Y101/CLBLL_FAN6 CLBLL_L_X40Y101/CLBLL_L_CE CLBLL_L_X40Y101/CLBLL_SW2A1 CLBLL_L_X40Y102/CLBLL_FAN6 CLBLL_L_X40Y102/CLBLL_L_CE CLBLL_L_X40Y99/CLBLL_FAN6 CLBLL_L_X40Y99/CLBLL_L_CE CLBLL_L_X40Y99/CLBLL_SE2A1 CLBLM_R_X39Y100/CLBLM_SE2A1 CLBLM_R_X39Y101/CLBLM_SW2A1 CLBLM_R_X39Y99/CLBLM_SE2A1 CLBLM_R_X41Y102/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y102/CLBLM_L_C INT_L_X40Y100/FAN_ALT6 INT_L_X40Y100/FAN_L6 INT_L_X40Y100/SE2END1 INT_L_X40Y101/FAN_ALT1 INT_L_X40Y101/FAN_ALT6 INT_L_X40Y101/FAN_BOUNCE1 INT_L_X40Y101/FAN_L6 INT_L_X40Y101/SR1END2 INT_L_X40Y101/SW2A1 INT_L_X40Y102/FAN_ALT6 INT_L_X40Y102/FAN_L6 INT_L_X40Y102/SR1BEG2 INT_L_X40Y102/SW2BEG1 INT_L_X40Y102/WL1END1 INT_L_X40Y99/FAN_ALT6 INT_L_X40Y99/FAN_L6 INT_L_X40Y99/SE2END1 INT_R_X39Y100/SE2A1 INT_R_X39Y100/SE2BEG1 INT_R_X39Y100/SL1END1 INT_R_X39Y101/SE2BEG1 INT_R_X39Y101/SL1BEG1 INT_R_X39Y101/SW2END1 INT_R_X39Y99/SE2A1 INT_R_X41Y102/LOGIC_OUTS10 INT_R_X41Y102/WL1BEG1 VBRK_X99Y103/VBRK_SE2A1 VBRK_X99Y105/VBRK_SE2A1 VBRK_X99Y106/VBRK_SW2A1 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y101/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y102/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y99/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X41Y102/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X40Y100/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y100/INT_L.SE2END1->>FAN_ALT6 INT_L_X40Y101/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y101/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y101/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X40Y101/INT_L.SR1END2->>FAN_ALT1 INT_L_X40Y102/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y102/INT_L.WL1END1->>FAN_ALT6 INT_L_X40Y102/INT_L.WL1END1->>SR1BEG2 INT_L_X40Y102/INT_L.WL1END1->>SW2BEG1 INT_L_X40Y99/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y99/INT_L.SE2END1->>FAN_ALT6 INT_R_X39Y100/INT_R.SL1END1->>SE2BEG1 INT_R_X39Y101/INT_R.SW2END1->>SE2BEG1 INT_R_X39Y101/INT_R.SW2END1->>SL1BEG1 INT_R_X41Y102/INT_R.LOGIC_OUTS10->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

WB_block.vgate_cnt[15]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[15] - 
wires: CLBLL_L_X40Y102/CLBLL_IMUX46 CLBLL_L_X40Y102/CLBLL_LL_CMUX CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS22 CLBLL_L_X40Y102/CLBLL_L_D5 INT_L_X40Y102/IMUX_L46 INT_L_X40Y102/LOGIC_OUTS_L22 INT_L_X40Y102/NL1BEG_N3 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y102/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X40Y102/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X40Y102/INT_L.NL1BEG_N3->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[1] - 
wires: CLBLL_L_X40Y99/CLBLL_IMUX10 CLBLL_L_X40Y99/CLBLL_LL_AMUX CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y99/CLBLL_L_A4 INT_L_X40Y99/FAN_ALT7 INT_L_X40Y99/FAN_BOUNCE7 INT_L_X40Y99/IMUX_L10 INT_L_X40Y99/LOGIC_OUTS_L20 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y99/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y99/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y99/INT_L.FAN_BOUNCE7->>IMUX_L10 INT_L_X40Y99/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[2] - 
wires: CLBLL_L_X40Y99/CLBLL_IMUX13 CLBLL_L_X40Y99/CLBLL_LL_BMUX CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y99/CLBLL_L_B6 INT_L_X40Y99/FAN_ALT3 INT_L_X40Y99/FAN_BOUNCE3 INT_L_X40Y99/IMUX_L13 INT_L_X40Y99/LOGIC_OUTS_L21 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X40Y99/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X40Y99/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y99/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X40Y99/INT_L.LOGIC_OUTS_L21->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[3] - 
wires: CLBLL_L_X40Y99/CLBLL_IMUX30 CLBLL_L_X40Y99/CLBLL_LL_CMUX CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS22 CLBLL_L_X40Y99/CLBLL_L_C5 INT_L_X40Y99/IMUX_L30 INT_L_X40Y99/LOGIC_OUTS_L22 INT_L_X40Y99/NL1BEG_N3 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y99/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X40Y99/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X40Y99/INT_L.NL1BEG_N3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[4] - 
wires: BRKH_INT_X40Y99/BRKH_INT_NN2BEG1 CLBLL_L_X40Y101/CLBLL_IMUX33 CLBLL_L_X40Y101/CLBLL_L_C1 CLBLL_L_X40Y99/CLBLL_LL_DMUX CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS23 INT_L_X40Y100/NN2A1 INT_L_X40Y101/IMUX_L33 INT_L_X40Y101/NN2END1 INT_L_X40Y99/LOGIC_OUTS_L23 INT_L_X40Y99/NN2BEG1 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y99/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X40Y101/INT_L.NN2END1->>IMUX_L33 INT_L_X40Y99/INT_L.LOGIC_OUTS_L23->>NN2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[5] - 
wires: BRKH_INT_X40Y99/BRKH_INT_SR1END3 BRKH_INT_X40Y99/BRKH_INT_SR1END3_SLOW BRKH_INT_X40Y99/BRKH_INT_SR1END_N3_3 CLBLL_L_X40Y100/CLBLL_IMUX0 CLBLL_L_X40Y100/CLBLL_LL_AMUX CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y100/CLBLL_L_A3 INT_L_X40Y100/IMUX_L0 INT_L_X40Y100/LOGIC_OUTS_L20 INT_L_X40Y100/SR1BEG3 INT_L_X40Y100/SR1END_N3_3 INT_L_X40Y99/SR1END3 
pips: BRKH_INT_X40Y99/BRKH_INT.BRKH_INT_SR1END3_SLOW->>BRKH_INT_SR1END3 CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y100/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y100/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X40Y100/INT_L.SR1END_N3_3->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[6] - 
wires: CLBLL_L_X40Y100/CLBLL_IMUX26 CLBLL_L_X40Y100/CLBLL_LL_BMUX CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y100/CLBLL_L_B4 INT_L_X40Y100/IMUX_L26 INT_L_X40Y100/LOGIC_OUTS_L21 INT_L_X40Y100/SR1BEG_S0 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y100/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X40Y100/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X40Y100/INT_L.SR1BEG_S0->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[7] - 
wires: CLBLL_L_X40Y100/CLBLL_IMUX30 CLBLL_L_X40Y100/CLBLL_LL_CMUX CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS22 CLBLL_L_X40Y100/CLBLL_L_C5 INT_L_X40Y100/IMUX_L30 INT_L_X40Y100/LOGIC_OUTS_L22 INT_L_X40Y100/NL1BEG_N3 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y100/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X40Y100/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X40Y100/INT_L.NL1BEG_N3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[8] - 
wires: CLBLL_L_X40Y100/CLBLL_IMUX39 CLBLL_L_X40Y100/CLBLL_LL_DMUX CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS23 CLBLL_L_X40Y100/CLBLL_L_D3 INT_L_X40Y100/IMUX_L39 INT_L_X40Y100/LOGIC_OUTS_L23 INT_L_X40Y100/NL1BEG0 INT_L_X40Y100/NL1END_S3_0 INT_L_X40Y101/NL1END0 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y100/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X40Y100/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X40Y100/INT_L.NL1END_S3_0->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vgate_cnt[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0__30[9] - 
wires: CLBLL_L_X40Y101/CLBLL_IMUX36 CLBLL_L_X40Y101/CLBLL_LL_AMUX CLBLL_L_X40Y101/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y101/CLBLL_L_D2 INT_L_X40Y101/IMUX_L36 INT_L_X40Y101/LOGIC_OUTS_L20 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X40Y101/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y101/INT_L.LOGIC_OUTS_L20->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[10]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/dImDoneStrb - 
wires: CLBLL_L_X42Y101/CLBLL_IMUX23 CLBLL_L_X42Y101/CLBLL_IMUX25 CLBLL_L_X42Y101/CLBLL_IMUX3 CLBLL_L_X42Y101/CLBLL_IMUX42 CLBLL_L_X42Y101/CLBLL_IMUX47 CLBLL_L_X42Y101/CLBLL_LL_D5 CLBLL_L_X42Y101/CLBLL_L_A2 CLBLL_L_X42Y101/CLBLL_L_B5 CLBLL_L_X42Y101/CLBLL_L_C3 CLBLL_L_X42Y101/CLBLL_L_D6 CLBLL_L_X42Y102/CLBLL_IMUX16 CLBLL_L_X42Y102/CLBLL_IMUX21 CLBLL_L_X42Y102/CLBLL_IMUX46 CLBLL_L_X42Y102/CLBLL_IMUX6 CLBLL_L_X42Y102/CLBLL_L_A1 CLBLL_L_X42Y102/CLBLL_L_B3 CLBLL_L_X42Y102/CLBLL_L_C4 CLBLL_L_X42Y102/CLBLL_L_D5 CLBLL_L_X42Y103/CLBLL_IMUX16 CLBLL_L_X42Y103/CLBLL_IMUX3 CLBLL_L_X42Y103/CLBLL_IMUX33 CLBLL_L_X42Y103/CLBLL_IMUX36 CLBLL_L_X42Y103/CLBLL_L_A2 CLBLL_L_X42Y103/CLBLL_L_B3 CLBLL_L_X42Y103/CLBLL_L_C1 CLBLL_L_X42Y103/CLBLL_L_D2 CLBLL_L_X42Y104/CLBLL_IMUX14 CLBLL_L_X42Y104/CLBLL_IMUX23 CLBLL_L_X42Y104/CLBLL_IMUX37 CLBLL_L_X42Y104/CLBLL_IMUX6 CLBLL_L_X42Y104/CLBLL_L_A1 CLBLL_L_X42Y104/CLBLL_L_B1 CLBLL_L_X42Y104/CLBLL_L_C3 CLBLL_L_X42Y104/CLBLL_L_D4 CLBLL_L_X42Y105/CLBLL_IMUX13 CLBLL_L_X42Y105/CLBLL_IMUX21 CLBLL_L_X42Y105/CLBLL_IMUX3 CLBLL_L_X42Y105/CLBLL_IMUX36 CLBLL_L_X42Y105/CLBLL_L_A2 CLBLL_L_X42Y105/CLBLL_L_B6 CLBLL_L_X42Y105/CLBLL_L_C4 CLBLL_L_X42Y105/CLBLL_L_D2 CLBLL_L_X42Y105/CLBLL_WR1END3 CLBLL_L_X42Y106/CLBLL_IMUX14 CLBLL_L_X42Y106/CLBLL_IMUX23 CLBLL_L_X42Y106/CLBLL_IMUX37 CLBLL_L_X42Y106/CLBLL_IMUX6 CLBLL_L_X42Y106/CLBLL_L_A1 CLBLL_L_X42Y106/CLBLL_L_B1 CLBLL_L_X42Y106/CLBLL_L_C3 CLBLL_L_X42Y106/CLBLL_L_D4 CLBLL_L_X42Y107/CLBLL_EL1BEG2 CLBLL_L_X42Y107/CLBLL_IMUX13 CLBLL_L_X42Y107/CLBLL_IMUX21 CLBLL_L_X42Y107/CLBLL_IMUX36 CLBLL_L_X42Y107/CLBLL_IMUX5 CLBLL_L_X42Y107/CLBLL_L_A6 CLBLL_L_X42Y107/CLBLL_L_B6 CLBLL_L_X42Y107/CLBLL_L_C4 CLBLL_L_X42Y107/CLBLL_L_D2 CLBLL_L_X42Y108/CLBLL_IMUX14 CLBLL_L_X42Y108/CLBLL_IMUX6 CLBLL_L_X42Y108/CLBLL_L_A1 CLBLL_L_X42Y108/CLBLL_L_B1 CLBLM_R_X41Y105/CLBLM_WR1END3 CLBLM_R_X41Y107/CLBLM_EL1BEG2 CLBLM_R_X41Y107/CLBLM_IMUX6 CLBLM_R_X41Y107/CLBLM_L_A1 CLBLM_R_X43Y101/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y101/CLBLM_L_AQ INT_L_X42Y101/IMUX_L23 INT_L_X42Y101/IMUX_L25 INT_L_X42Y101/IMUX_L3 INT_L_X42Y101/IMUX_L42 INT_L_X42Y101/IMUX_L47 INT_L_X42Y101/NL1BEG0 INT_L_X42Y101/NL1END_S3_0 INT_L_X42Y101/WR1END1 INT_L_X42Y102/IMUX_L16 INT_L_X42Y102/IMUX_L21 INT_L_X42Y102/IMUX_L46 INT_L_X42Y102/IMUX_L6 INT_L_X42Y102/NL1BEG2 INT_L_X42Y102/NL1BEG_N3 INT_L_X42Y102/NL1END0 INT_L_X42Y102/NN2BEG3 INT_L_X42Y102/NR1BEG0 INT_L_X42Y103/IMUX_L16 INT_L_X42Y103/IMUX_L3 INT_L_X42Y103/IMUX_L33 INT_L_X42Y103/IMUX_L36 INT_L_X42Y103/NL1END2 INT_L_X42Y103/NN2A3 INT_L_X42Y103/NN2BEG2 INT_L_X42Y103/NR1END0 INT_L_X42Y104/IMUX_L14 INT_L_X42Y104/IMUX_L23 INT_L_X42Y104/IMUX_L37 INT_L_X42Y104/IMUX_L6 INT_L_X42Y104/NL1BEG2 INT_L_X42Y104/NN2A2 INT_L_X42Y104/NN2BEG3 INT_L_X42Y104/NN2END3 INT_L_X42Y105/IMUX_L13 INT_L_X42Y105/IMUX_L21 INT_L_X42Y105/IMUX_L3 INT_L_X42Y105/IMUX_L36 INT_L_X42Y105/NL1END2 INT_L_X42Y105/NN2A3 INT_L_X42Y105/NN2END2 INT_L_X42Y105/WR1BEG3 INT_L_X42Y106/IMUX_L14 INT_L_X42Y106/IMUX_L23 INT_L_X42Y106/IMUX_L37 INT_L_X42Y106/IMUX_L6 INT_L_X42Y106/NN2BEG3 INT_L_X42Y106/NN2END3 INT_L_X42Y107/EL1END2 INT_L_X42Y107/IMUX_L13 INT_L_X42Y107/IMUX_L21 INT_L_X42Y107/IMUX_L36 INT_L_X42Y107/IMUX_L5 INT_L_X42Y107/NN2A3 INT_L_X42Y108/IMUX_L14 INT_L_X42Y108/IMUX_L6 INT_L_X42Y108/NN2END3 INT_R_X41Y105/NN2BEG3 INT_R_X41Y105/WR1END3 INT_R_X41Y106/NN2A3 INT_R_X41Y107/EL1BEG2 INT_R_X41Y107/IMUX6 INT_R_X41Y107/NN2END3 INT_R_X43Y101/LOGIC_OUTS0 INT_R_X43Y101/WR1BEG1 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y102/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X42Y104/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X42Y106/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y107/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y101/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y101/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X42Y101/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X42Y101/INT_L.WR1END1->>IMUX_L25 INT_L_X42Y101/INT_L.WR1END1->>IMUX_L3 INT_L_X42Y101/INT_L.WR1END1->>IMUX_L42 INT_L_X42Y101/INT_L.WR1END1->>NL1BEG0 INT_L_X42Y102/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X42Y102/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X42Y102/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X42Y102/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X42Y102/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X42Y102/INT_L.NL1END0->>IMUX_L16 INT_L_X42Y102/INT_L.NL1END0->>NL1BEG_N3 INT_L_X42Y102/INT_L.NL1END0->>NR1BEG0 INT_L_X42Y103/INT_L.NL1END2->>IMUX_L3 INT_L_X42Y103/INT_L.NL1END2->>IMUX_L36 INT_L_X42Y103/INT_L.NL1END2->>NN2BEG2 INT_L_X42Y103/INT_L.NR1END0->>IMUX_L16 INT_L_X42Y103/INT_L.NR1END0->>IMUX_L33 INT_L_X42Y104/INT_L.NN2END3->>IMUX_L14 INT_L_X42Y104/INT_L.NN2END3->>IMUX_L23 INT_L_X42Y104/INT_L.NN2END3->>IMUX_L37 INT_L_X42Y104/INT_L.NN2END3->>IMUX_L6 INT_L_X42Y104/INT_L.NN2END3->>NL1BEG2 INT_L_X42Y104/INT_L.NN2END3->>NN2BEG3 INT_L_X42Y105/INT_L.NL1END2->>IMUX_L3 INT_L_X42Y105/INT_L.NL1END2->>IMUX_L36 INT_L_X42Y105/INT_L.NL1END2->>WR1BEG3 INT_L_X42Y105/INT_L.NN2END2->>IMUX_L13 INT_L_X42Y105/INT_L.NN2END2->>IMUX_L21 INT_L_X42Y106/INT_L.NN2END3->>IMUX_L14 INT_L_X42Y106/INT_L.NN2END3->>IMUX_L23 INT_L_X42Y106/INT_L.NN2END3->>IMUX_L37 INT_L_X42Y106/INT_L.NN2END3->>IMUX_L6 INT_L_X42Y106/INT_L.NN2END3->>NN2BEG3 INT_L_X42Y107/INT_L.EL1END2->>IMUX_L13 INT_L_X42Y107/INT_L.EL1END2->>IMUX_L21 INT_L_X42Y107/INT_L.EL1END2->>IMUX_L36 INT_L_X42Y107/INT_L.EL1END2->>IMUX_L5 INT_L_X42Y108/INT_L.NN2END3->>IMUX_L14 INT_L_X42Y108/INT_L.NN2END3->>IMUX_L6 INT_R_X41Y105/INT_R.WR1END3->>NN2BEG3 INT_R_X41Y107/INT_R.NN2END3->>EL1BEG2 INT_R_X41Y107/INT_R.NN2END3->>IMUX6 INT_R_X43Y101/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

WB_block.vmemA[10]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[10]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[10]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[14]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[14]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[14]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[14]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[18]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[18]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[18]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[18]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[22]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[22]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[22]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[22]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[26]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[26]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[26]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[26]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[2]_i_1_n_0 - 
wires: CLBLL_L_X42Y101/CLBLL_FAN6 CLBLL_L_X42Y101/CLBLL_L_CE CLBLL_L_X42Y102/CLBLL_FAN6 CLBLL_L_X42Y102/CLBLL_L_CE CLBLL_L_X42Y103/CLBLL_FAN6 CLBLL_L_X42Y103/CLBLL_L_CE CLBLL_L_X42Y104/CLBLL_FAN6 CLBLL_L_X42Y104/CLBLL_L_CE CLBLL_L_X42Y105/CLBLL_FAN6 CLBLL_L_X42Y105/CLBLL_L_CE CLBLL_L_X42Y106/CLBLL_ER1BEG1 CLBLL_L_X42Y106/CLBLL_FAN6 CLBLL_L_X42Y106/CLBLL_L_CE CLBLL_L_X42Y107/CLBLL_ER1BEG1 CLBLL_L_X42Y107/CLBLL_FAN6 CLBLL_L_X42Y107/CLBLL_L_CE CLBLL_L_X42Y108/CLBLL_FAN6 CLBLL_L_X42Y108/CLBLL_L_CE CLBLM_R_X41Y106/CLBLM_ER1BEG1 CLBLM_R_X41Y107/CLBLM_ER1BEG1 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y107/CLBLM_L_A INT_L_X42Y101/FAN_ALT6 INT_L_X42Y101/FAN_L6 INT_L_X42Y101/SL1END1 INT_L_X42Y102/FAN_ALT6 INT_L_X42Y102/FAN_L6 INT_L_X42Y102/SL1BEG1 INT_L_X42Y102/SL1END1 INT_L_X42Y103/FAN_ALT6 INT_L_X42Y103/FAN_L6 INT_L_X42Y103/SL1BEG1 INT_L_X42Y103/SL1END1 INT_L_X42Y104/FAN_ALT6 INT_L_X42Y104/FAN_L6 INT_L_X42Y104/SL1BEG1 INT_L_X42Y104/SS2END1 INT_L_X42Y105/FAN_ALT6 INT_L_X42Y105/FAN_L6 INT_L_X42Y105/SL1END1 INT_L_X42Y105/SS2A1 INT_L_X42Y106/ER1END1 INT_L_X42Y106/FAN_ALT6 INT_L_X42Y106/FAN_L6 INT_L_X42Y106/SL1BEG1 INT_L_X42Y106/SS2BEG1 INT_L_X42Y107/ER1END1 INT_L_X42Y107/FAN_ALT6 INT_L_X42Y107/FAN_L6 INT_L_X42Y107/NR1BEG1 INT_L_X42Y108/FAN_ALT6 INT_L_X42Y108/FAN_L6 INT_L_X42Y108/NR1END1 INT_R_X41Y106/ER1BEG1 INT_R_X41Y106/SL1END0 INT_R_X41Y107/ER1BEG1 INT_R_X41Y107/LOGIC_OUTS8 INT_R_X41Y107/SL1BEG0 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y102/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y103/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y104/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y105/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y106/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y107/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y108/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X41Y107/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X42Y101/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y101/INT_L.SL1END1->>FAN_ALT6 INT_L_X42Y102/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y102/INT_L.SL1END1->>FAN_ALT6 INT_L_X42Y102/INT_L.SL1END1->>SL1BEG1 INT_L_X42Y103/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y103/INT_L.SL1END1->>FAN_ALT6 INT_L_X42Y103/INT_L.SL1END1->>SL1BEG1 INT_L_X42Y104/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y104/INT_L.SS2END1->>FAN_ALT6 INT_L_X42Y104/INT_L.SS2END1->>SL1BEG1 INT_L_X42Y105/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y105/INT_L.SL1END1->>FAN_ALT6 INT_L_X42Y106/INT_L.ER1END1->>FAN_ALT6 INT_L_X42Y106/INT_L.ER1END1->>SL1BEG1 INT_L_X42Y106/INT_L.ER1END1->>SS2BEG1 INT_L_X42Y106/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y107/INT_L.ER1END1->>FAN_ALT6 INT_L_X42Y107/INT_L.ER1END1->>NR1BEG1 INT_L_X42Y107/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y108/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y108/INT_L.NR1END1->>FAN_ALT6 INT_R_X41Y106/INT_R.SL1END0->>ER1BEG1 INT_R_X41Y107/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X41Y107/INT_R.LOGIC_OUTS8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

WB_block.vmemA[2]_i_3_n_0 - 
wires: CLBLL_L_X42Y100/CLBLL_SW2A3 CLBLL_L_X42Y101/CLBLL_BYP0 CLBLL_L_X42Y101/CLBLL_ER1BEG0 CLBLL_L_X42Y101/CLBLL_LL_D CLBLL_L_X42Y101/CLBLL_LOGIC_OUTS15 CLBLL_L_X42Y101/CLBLL_L_AX CLBLM_R_X41Y100/CLBLM_SW2A3 CLBLM_R_X41Y101/CLBLM_ER1BEG0 INT_L_X42Y100/SW2A3 INT_L_X42Y101/BYP_ALT0 INT_L_X42Y101/BYP_L0 INT_L_X42Y101/ER1END0 INT_L_X42Y101/LOGIC_OUTS_L15 INT_L_X42Y101/SW2BEG3 INT_R_X41Y100/ER1BEG_S0 INT_R_X41Y100/SW2END3 INT_R_X41Y101/ER1BEG0 INT_R_X41Y101/SW2END_N0_3 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y101/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X42Y101/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y101/INT_L.ER1END0->>BYP_ALT0 INT_L_X42Y101/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X41Y100/INT_R.SW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[2]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[2]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[2]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[2]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[30]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[30]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[6]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[6]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[6]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA[6]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[10]_i_1_n_0 - 
wires: CLBLL_L_X42Y103/CLBLL_L_COUT CLBLL_L_X42Y103/CLBLL_L_COUT_N CLBLL_L_X42Y104/CLBLL_L_CIN 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[10]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[10]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[10]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[10]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[6]_i_1_n_0 - 
wires: CLBLL_L_X42Y102/CLBLL_L_COUT CLBLL_L_X42Y102/CLBLL_L_COUT_N CLBLL_L_X42Y103/CLBLL_L_CIN 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[14]_i_1_n_0 - 
wires: CLBLL_L_X42Y104/CLBLL_L_COUT CLBLL_L_X42Y104/CLBLL_L_COUT_N CLBLL_L_X42Y105/CLBLL_L_CIN 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[14]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[14]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[14]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[14]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[18]_i_1_n_0 - 
wires: CLBLL_L_X42Y105/CLBLL_L_COUT CLBLL_L_X42Y105/CLBLL_L_COUT_N CLBLL_L_X42Y106/CLBLL_L_CIN 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[18]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[18]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[18]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[18]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[22]_i_1_n_0 - 
wires: CLBLL_L_X42Y106/CLBLL_L_COUT CLBLL_L_X42Y106/CLBLL_L_COUT_N CLBLL_L_X42Y107/CLBLL_L_CIN 
pips: CLBLL_L_X42Y106/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[22]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[22]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[22]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[22]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[26]_i_1_n_0 - 
wires: CLBLL_L_X42Y107/CLBLL_L_COUT CLBLL_L_X42Y107/CLBLL_L_COUT_N CLBLL_L_X42Y108/CLBLL_L_CIN 
pips: CLBLL_L_X42Y107/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[26]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[26]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[26]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[26]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[2]_i_2_n_0 - 
wires: CLBLL_L_X42Y101/CLBLL_L_COUT CLBLL_L_X42Y101/CLBLL_L_COUT_N CLBLL_L_X42Y102/CLBLL_L_CIN 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[2]_i_2_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[2]_i_2_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[2]_i_2_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[2]_i_2_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[30]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[30]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[6]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[6]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[6]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

WB_block.vmemA_reg[6]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/vmem_acc0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_inferred__0_carry__0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[7] - 
wires: CLBLL_R_X45Y105/CLBLL_BYP7 CLBLL_R_X45Y105/CLBLL_IMUX39 CLBLL_R_X45Y105/CLBLL_L_D3 CLBLL_R_X45Y105/CLBLL_L_DX CLBLL_R_X45Y105/CLBLL_WL1END3 CLBLM_L_X46Y105/CLBLM_WL1END3 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y106/CLBLM_L_BQ INT_L_X46Y105/WL1BEG3 INT_L_X46Y106/WL1BEG_N3 INT_L_X46Y106/WL1END0 INT_R_X45Y105/BYP7 INT_R_X45Y105/BYP_ALT7 INT_R_X45Y105/IMUX39 INT_R_X45Y105/WL1END3 INT_R_X45Y106/WL1END_N1_3 INT_R_X47Y106/LOGIC_OUTS1 INT_R_X47Y106/WL1BEG0 VBRK_X113Y110/VBRK_WL1END3 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_R_X47Y106/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y106/INT_L.WL1END0->>WL1BEG_N3 INT_R_X45Y105/INT_R.BYP_ALT7->>BYP7 INT_R_X45Y105/INT_R.WL1END3->>BYP_ALT7 INT_R_X45Y105/INT_R.WL1END3->>IMUX39 INT_R_X47Y106/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[7] - 
wires: CLBLM_R_X39Y98/CLBLM_BYP7 CLBLM_R_X39Y98/CLBLM_IMUX36 CLBLM_R_X39Y98/CLBLM_L_D2 CLBLM_R_X39Y98/CLBLM_L_DX CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y99/CLBLM_M_CQ INT_R_X39Y98/BYP7 INT_R_X39Y98/BYP_ALT7 INT_R_X39Y98/IMUX36 INT_R_X39Y98/SL1END2 INT_R_X39Y98/SR1END3 INT_R_X39Y99/LOGIC_OUTS6 INT_R_X39Y99/SL1BEG2 INT_R_X39Y99/SR1BEG3 INT_R_X39Y99/SR1END_N3_3 
pips: CLBLM_R_X39Y98/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X39Y98/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X39Y99/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X39Y98/INT_R.BYP_ALT7->>BYP7 INT_R_X39Y98/INT_R.SL1END2->>IMUX36 INT_R_X39Y98/INT_R.SR1END3->>BYP_ALT7 INT_R_X39Y99/INT_R.LOGIC_OUTS6->>SL1BEG2 INT_R_X39Y99/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[7] - 
wires: BRKH_INT_X43Y99/BRKH_INT_NN2BEG3 CLBLM_R_X43Y100/CLBLM_BYP7 CLBLM_R_X43Y100/CLBLM_IMUX39 CLBLM_R_X43Y100/CLBLM_L_D3 CLBLM_R_X43Y100/CLBLM_L_DX CLBLM_R_X43Y99/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y99/CLBLM_M_DQ INT_R_X43Y100/BYP7 INT_R_X43Y100/BYP_ALT7 INT_R_X43Y100/IMUX39 INT_R_X43Y100/NN2A3 INT_R_X43Y100/SR1END3 INT_R_X43Y101/NN2END3 INT_R_X43Y101/SR1BEG3 INT_R_X43Y101/SR1END_N3_3 INT_R_X43Y99/LOGIC_OUTS7 INT_R_X43Y99/NN2BEG3 
pips: CLBLM_R_X43Y100/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X43Y99/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X43Y100/INT_R.BYP_ALT7->>BYP7 INT_R_X43Y100/INT_R.SR1END3->>BYP_ALT7 INT_R_X43Y100/INT_R.SR1END3->>IMUX39 INT_R_X43Y101/INT_R.NN2END3->>SR1BEG3 INT_R_X43Y99/INT_R.LOGIC_OUTS7->>NN2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[7] - 
wires: CLBLM_R_X41Y99/CLBLM_BYP6 CLBLM_R_X41Y99/CLBLM_IMUX45 CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y99/CLBLM_L_CMUX CLBLM_R_X41Y99/CLBLM_M_D2 CLBLM_R_X41Y99/CLBLM_M_DX INT_R_X41Y99/BYP6 INT_R_X41Y99/BYP_ALT6 INT_R_X41Y99/IMUX45 INT_R_X41Y99/LOGIC_OUTS18 INT_R_X41Y99/NL1BEG_N3 
pips: CLBLM_R_X41Y99/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y99/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X41Y99/INT_R.BYP_ALT6->>BYP6 INT_R_X41Y99/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X41Y99/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X41Y99/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[6] - 
wires: CLBLL_R_X45Y105/CLBLL_BYP2 CLBLL_R_X45Y105/CLBLL_IMUX21 CLBLL_R_X45Y105/CLBLL_L_C4 CLBLL_R_X45Y105/CLBLL_L_CX CLBLL_R_X45Y105/CLBLL_WL1END2 CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y105/CLBLM_L_DQ CLBLM_L_X46Y105/CLBLM_WL1END2 INT_L_X46Y105/LOGIC_OUTS_L3 INT_L_X46Y105/WL1BEG2 INT_R_X45Y105/BYP2 INT_R_X45Y105/BYP_ALT2 INT_R_X45Y105/IMUX21 INT_R_X45Y105/WL1END2 VBRK_X113Y110/VBRK_WL1END2 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X46Y105/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X46Y105/INT_L.LOGIC_OUTS_L3->>WL1BEG2 INT_R_X45Y105/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y105/INT_R.WL1END2->>BYP_ALT2 INT_R_X45Y105/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[6] - 
wires: CLBLM_R_X39Y98/CLBLM_BYP2 CLBLM_R_X39Y98/CLBLM_IMUX23 CLBLM_R_X39Y98/CLBLM_L_C3 CLBLM_R_X39Y98/CLBLM_L_CX CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y99/CLBLM_M_BMUX INT_R_X39Y98/BYP2 INT_R_X39Y98/BYP_ALT2 INT_R_X39Y98/FAN_ALT1 INT_R_X39Y98/FAN_BOUNCE1 INT_R_X39Y98/IMUX23 INT_R_X39Y98/SL1END3 INT_R_X39Y99/LOGIC_OUTS21 INT_R_X39Y99/SL1BEG3 
pips: CLBLM_R_X39Y98/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y98/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y99/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X39Y98/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y98/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y98/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X39Y98/INT_R.SL1END3->>FAN_ALT1 INT_R_X39Y98/INT_R.SL1END3->>IMUX23 INT_R_X39Y99/INT_R.LOGIC_OUTS21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_2__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[6] - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_NE2A2 BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_WR1END3 BRAM_L_X44Y100/BRAM_NE2A2_0 BRAM_L_X44Y100/BRAM_WR1END3_0 BRKH_INT_X43Y99/BRKH_INT_NE2BEG2 CLBLM_R_X43Y100/CLBLM_BYP2 CLBLM_R_X43Y100/CLBLM_IMUX23 CLBLM_R_X43Y100/CLBLM_L_C3 CLBLM_R_X43Y100/CLBLM_L_CX CLBLM_R_X43Y100/CLBLM_NE2A2 CLBLM_R_X43Y100/CLBLM_WR1END3 CLBLM_R_X43Y99/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y99/CLBLM_M_CQ INT_L_X44Y100/NE2END2 INT_L_X44Y100/WR1BEG3 INT_R_X43Y100/BYP2 INT_R_X43Y100/BYP_ALT2 INT_R_X43Y100/FAN_ALT1 INT_R_X43Y100/FAN_BOUNCE1 INT_R_X43Y100/IMUX23 INT_R_X43Y100/NE2A2 INT_R_X43Y100/WR1END3 INT_R_X43Y99/LOGIC_OUTS6 INT_R_X43Y99/NE2BEG2 
pips: CLBLM_R_X43Y100/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y99/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X44Y100/INT_L.NE2END2->>WR1BEG3 INT_R_X43Y100/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y100/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y100/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X43Y100/INT_R.WR1END3->>FAN_ALT1 INT_R_X43Y100/INT_R.WR1END3->>IMUX23 INT_R_X43Y99/INT_R.LOGIC_OUTS6->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_2__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[6] - 
wires: BRKH_INT_X41Y99/BRKH_INT_SE2A3 CLBLL_L_X42Y99/CLBLL_SE2A3 CLBLL_L_X42Y99/CLBLL_WL1END2 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y100/CLBLM_L_BMUX CLBLM_R_X41Y99/CLBLM_BYP3 CLBLM_R_X41Y99/CLBLM_IMUX22 CLBLM_R_X41Y99/CLBLM_M_C3 CLBLM_R_X41Y99/CLBLM_M_CX CLBLM_R_X41Y99/CLBLM_SE2A3 CLBLM_R_X41Y99/CLBLM_WL1END2 INT_L_X42Y99/SE2END3 INT_L_X42Y99/WL1BEG2 INT_R_X41Y100/LOGIC_OUTS17 INT_R_X41Y100/SE2BEG3 INT_R_X41Y99/BYP3 INT_R_X41Y99/BYP_ALT3 INT_R_X41Y99/IMUX22 INT_R_X41Y99/SE2A3 INT_R_X41Y99/WL1END2 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y99/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X42Y99/INT_L.SE2END3->>WL1BEG2 INT_R_X41Y100/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X41Y99/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y99/INT_R.WL1END2->>BYP_ALT3 INT_R_X41Y99/INT_R.WL1END2->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[5] - 
wires: CLBLL_R_X45Y105/CLBLL_BYP5 CLBLL_R_X45Y105/CLBLL_IMUX19 CLBLL_R_X45Y105/CLBLL_L_B2 CLBLL_R_X45Y105/CLBLL_L_BX CLBLL_R_X45Y105/CLBLL_WL1END1 CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y105/CLBLM_L_CQ CLBLM_L_X46Y105/CLBLM_WL1END1 INT_L_X46Y105/LOGIC_OUTS_L2 INT_L_X46Y105/WL1BEG1 INT_R_X45Y105/BYP5 INT_R_X45Y105/BYP_ALT5 INT_R_X45Y105/IMUX19 INT_R_X45Y105/WL1END1 VBRK_X113Y110/VBRK_WL1END1 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X46Y105/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y105/INT_L.LOGIC_OUTS_L2->>WL1BEG1 INT_R_X45Y105/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y105/INT_R.WL1END1->>BYP_ALT5 INT_R_X45Y105/INT_R.WL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[5] - 
wires: CLBLM_R_X39Y98/CLBLM_BYP5 CLBLM_R_X39Y98/CLBLM_IMUX13 CLBLM_R_X39Y98/CLBLM_L_B6 CLBLM_R_X39Y98/CLBLM_L_BX CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y99/CLBLM_M_BQ INT_R_X39Y98/BYP5 INT_R_X39Y98/BYP_ALT5 INT_R_X39Y98/FAN_ALT5 INT_R_X39Y98/FAN_BOUNCE5 INT_R_X39Y98/IMUX13 INT_R_X39Y98/SR1END2 INT_R_X39Y99/LOGIC_OUTS5 INT_R_X39Y99/SR1BEG2 
pips: CLBLM_R_X39Y98/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y98/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X39Y99/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y98/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y98/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y98/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X39Y98/INT_R.SR1END2->>FAN_ALT5 INT_R_X39Y98/INT_R.SR1END2->>IMUX13 INT_R_X39Y99/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_3__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[5] - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_SW2A2 BRAM_L_X44Y100/BRAM_SW2A2_0 CLBLL_R_X45Y101/CLBLL_LL_DQ CLBLL_R_X45Y101/CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y100/CLBLM_BYP5 CLBLM_R_X43Y100/CLBLM_IMUX14 CLBLM_R_X43Y100/CLBLM_L_B1 CLBLM_R_X43Y100/CLBLM_L_BX CLBLM_R_X43Y100/CLBLM_SW2A2 INT_L_X44Y100/SW2A2 INT_L_X44Y101/SW2BEG2 INT_L_X44Y101/WL1END2 INT_R_X43Y100/BYP5 INT_R_X43Y100/BYP_ALT5 INT_R_X43Y100/FAN_ALT5 INT_R_X43Y100/FAN_BOUNCE5 INT_R_X43Y100/IMUX14 INT_R_X43Y100/SW2END2 INT_R_X45Y101/LOGIC_OUTS7 INT_R_X45Y101/WL1BEG2 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y100/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X44Y101/INT_L.WL1END2->>SW2BEG2 INT_R_X43Y100/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y100/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y100/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X43Y100/INT_R.SW2END2->>FAN_ALT5 INT_R_X43Y100/INT_R.SW2END2->>IMUX14 INT_R_X45Y101/INT_R.LOGIC_OUTS7->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_3__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[5] - 
wires: BRKH_INT_X41Y99/BRKH_INT_ER1END3 BRKH_INT_X41Y99/BRKH_INT_SW2A2 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y100/CLBLM_L_AMUX CLBLM_R_X41Y99/CLBLM_BYP4 CLBLM_R_X41Y99/CLBLM_IMUX15 CLBLM_R_X41Y99/CLBLM_M_B1 CLBLM_R_X41Y99/CLBLM_M_BX INT_L_X40Y99/ER1BEG3 INT_L_X40Y99/SW2END2 INT_R_X41Y100/ER1END_N3_3 INT_R_X41Y100/LOGIC_OUTS16 INT_R_X41Y100/SW2BEG2 INT_R_X41Y99/BYP4 INT_R_X41Y99/BYP_ALT4 INT_R_X41Y99/ER1END3 INT_R_X41Y99/FAN_ALT1 INT_R_X41Y99/FAN_ALT3 INT_R_X41Y99/FAN_BOUNCE1 INT_R_X41Y99/FAN_BOUNCE3 INT_R_X41Y99/IMUX15 INT_R_X41Y99/SW2A2 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y99/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X40Y99/INT_L.SW2END2->>ER1BEG3 INT_R_X41Y100/INT_R.LOGIC_OUTS16->>SW2BEG2 INT_R_X41Y99/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y99/INT_R.ER1END3->>FAN_ALT3 INT_R_X41Y99/INT_R.ER1END3->>IMUX15 INT_R_X41Y99/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y99/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X41Y99/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X41Y99/INT_R.FAN_BOUNCE3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[4] - 
wires: CLBLL_R_X45Y105/CLBLL_BYP0 CLBLL_R_X45Y105/CLBLL_IMUX10 CLBLL_R_X45Y105/CLBLL_L_A4 CLBLL_R_X45Y105/CLBLL_L_AX CLBLL_R_X45Y105/CLBLL_SW2A0 CLBLM_L_X46Y105/CLBLM_SW2A0 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y106/CLBLM_L_AQ INT_L_X46Y105/SW2A0 INT_L_X46Y106/SW2BEG0 INT_L_X46Y106/WR1END1 INT_R_X45Y105/BYP0 INT_R_X45Y105/BYP_ALT0 INT_R_X45Y105/IMUX10 INT_R_X45Y105/SW2END0 INT_R_X47Y106/LOGIC_OUTS0 INT_R_X47Y106/WR1BEG1 VBRK_X113Y110/VBRK_SW2A0 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X47Y106/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y106/INT_L.WR1END1->>SW2BEG0 INT_R_X45Y105/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y105/INT_R.SW2END0->>BYP_ALT0 INT_R_X45Y105/INT_R.SW2END0->>IMUX10 INT_R_X47Y106/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[4] - 
wires: CLBLM_R_X39Y97/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y97/CLBLM_M_BMUX CLBLM_R_X39Y98/CLBLM_BYP0 CLBLM_R_X39Y98/CLBLM_IMUX3 CLBLM_R_X39Y98/CLBLM_L_A2 CLBLM_R_X39Y98/CLBLM_L_AX INT_R_X39Y97/FAN_BOUNCE_S3_2 INT_R_X39Y97/FAN_BOUNCE_S3_6 INT_R_X39Y97/LOGIC_OUTS21 INT_R_X39Y97/NL1BEG2 INT_R_X39Y98/BYP0 INT_R_X39Y98/BYP_ALT0 INT_R_X39Y98/FAN_ALT2 INT_R_X39Y98/FAN_ALT6 INT_R_X39Y98/FAN_BOUNCE2 INT_R_X39Y98/FAN_BOUNCE6 INT_R_X39Y98/IMUX3 INT_R_X39Y98/NL1END2 
pips: CLBLM_R_X39Y97/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y98/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y98/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X39Y97/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X39Y98/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y98/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y98/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y98/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X39Y98/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X39Y98/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y98/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_4__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[4] - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_WL1END0 BRAM_L_X44Y100/BRAM_SW2A1_0 BRAM_L_X44Y100/BRAM_WL1END0_0 CLBLL_R_X45Y101/CLBLL_LL_CQ CLBLL_R_X45Y101/CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y100/CLBLM_BYP0 CLBLM_R_X43Y100/CLBLM_IMUX3 CLBLM_R_X43Y100/CLBLM_L_A2 CLBLM_R_X43Y100/CLBLM_L_AX CLBLM_R_X43Y100/CLBLM_SW2A1 CLBLM_R_X43Y100/CLBLM_WL1END0 INT_L_X44Y100/SW2A1 INT_L_X44Y100/WL1BEG0 INT_L_X44Y100/WL1END1 INT_L_X44Y101/SW2BEG1 INT_L_X44Y101/WL1END1 INT_R_X43Y100/BYP0 INT_R_X43Y100/BYP_ALT0 INT_R_X43Y100/IMUX3 INT_R_X43Y100/SW2END1 INT_R_X43Y100/WL1END0 INT_R_X45Y100/SL1END2 INT_R_X45Y100/WL1BEG1 INT_R_X45Y101/LOGIC_OUTS6 INT_R_X45Y101/SL1BEG2 INT_R_X45Y101/WL1BEG1 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y100/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X44Y100/INT_L.WL1END1->>WL1BEG0 INT_L_X44Y101/INT_L.WL1END1->>SW2BEG1 INT_R_X43Y100/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y100/INT_R.SW2END1->>IMUX3 INT_R_X43Y100/INT_R.WL1END0->>BYP_ALT0 INT_R_X45Y100/INT_R.SL1END2->>WL1BEG1 INT_R_X45Y101/INT_R.LOGIC_OUTS6->>SL1BEG2 INT_R_X45Y101/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__0_i_4__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[4] - 
wires: BRKH_INT_X41Y99/BRKH_INT_SS2END3 BRKH_INT_X41Y99/BRKH_INT_SS2END_N0_3 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y101/CLBLM_L_BMUX CLBLM_R_X41Y99/CLBLM_BYP1 CLBLM_R_X41Y99/CLBLM_IMUX7 CLBLM_R_X41Y99/CLBLM_M_A1 CLBLM_R_X41Y99/CLBLM_M_AX INT_R_X41Y100/SS2A3 INT_R_X41Y100/SS2END_N0_3 INT_R_X41Y101/LOGIC_OUTS17 INT_R_X41Y101/SS2BEG3 INT_R_X41Y99/BYP1 INT_R_X41Y99/BYP_ALT1 INT_R_X41Y99/IMUX7 INT_R_X41Y99/SR1BEG_S0 INT_R_X41Y99/SS2END3 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y99/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X41Y101/INT_R.LOGIC_OUTS17->>SS2BEG3 INT_R_X41Y99/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y99/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X41Y99/INT_R.SS2END3->>IMUX7 INT_R_X41Y99/INT_R.SS2END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[11] - 
wires: CLBLL_R_X45Y106/CLBLL_BYP7 CLBLL_R_X45Y106/CLBLL_IMUX41 CLBLL_R_X45Y106/CLBLL_L_D1 CLBLL_R_X45Y106/CLBLL_L_DX CLBLL_R_X45Y109/CLBLL_LL_AQ CLBLL_R_X45Y109/CLBLL_LOGIC_OUTS4 INT_R_X45Y106/BYP7 INT_R_X45Y106/BYP_ALT7 INT_R_X45Y106/FAN_BOUNCE_S3_4 INT_R_X45Y106/IMUX41 INT_R_X45Y106/SL1END0 INT_R_X45Y107/FAN_ALT4 INT_R_X45Y107/FAN_BOUNCE4 INT_R_X45Y107/SL1BEG0 INT_R_X45Y107/SS2END0 INT_R_X45Y108/SS2A0 INT_R_X45Y109/LOGIC_OUTS4 INT_R_X45Y109/SS2BEG0 
pips: CLBLL_R_X45Y106/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X45Y106/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X45Y109/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X45Y106/INT_R.BYP_ALT7->>BYP7 INT_R_X45Y106/INT_R.FAN_BOUNCE_S3_4->>BYP_ALT7 INT_R_X45Y106/INT_R.SL1END0->>IMUX41 INT_R_X45Y107/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X45Y107/INT_R.SS2END0->>FAN_ALT4 INT_R_X45Y107/INT_R.SS2END0->>SL1BEG0 INT_R_X45Y109/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[11] - 
wires: BRKH_INT_X39Y99/BRKH_INT_FAN_BOUNCE_S3_4 CLBLM_R_X39Y100/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y100/CLBLM_M_AQ CLBLM_R_X39Y99/CLBLM_BYP7 CLBLM_R_X39Y99/CLBLM_IMUX37 CLBLM_R_X39Y99/CLBLM_L_D4 CLBLM_R_X39Y99/CLBLM_L_DX INT_R_X39Y100/FAN_ALT4 INT_R_X39Y100/FAN_BOUNCE4 INT_R_X39Y100/LOGIC_OUTS4 INT_R_X39Y99/BYP7 INT_R_X39Y99/BYP_ALT7 INT_R_X39Y99/FAN_BOUNCE_S3_4 INT_R_X39Y99/IMUX37 
pips: CLBLM_R_X39Y100/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y99/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_R_X39Y100/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X39Y100/INT_R.LOGIC_OUTS4->>FAN_ALT4 INT_R_X39Y99/INT_R.BYP_ALT7->>BYP7 INT_R_X39Y99/INT_R.FAN_BOUNCE_S3_4->>BYP_ALT7 INT_R_X39Y99/INT_R.FAN_BOUNCE_S3_4->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[11] - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_WL1END3 BRAM_L_X44Y100/BRAM_WL1END3_1 CLBLL_R_X45Y101/CLBLL_LL_BQ CLBLL_R_X45Y101/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y101/CLBLM_BYP7 CLBLM_R_X43Y101/CLBLM_IMUX39 CLBLM_R_X43Y101/CLBLM_L_D3 CLBLM_R_X43Y101/CLBLM_L_DX CLBLM_R_X43Y101/CLBLM_WL1END3 INT_L_X44Y101/WL1BEG3 INT_L_X44Y102/NW2END1 INT_L_X44Y102/WL1BEG_N3 INT_R_X43Y101/BYP7 INT_R_X43Y101/BYP_ALT7 INT_R_X43Y101/IMUX39 INT_R_X43Y101/WL1END3 INT_R_X43Y102/WL1END_N1_3 INT_R_X45Y101/LOGIC_OUTS5 INT_R_X45Y101/NW2BEG1 INT_R_X45Y102/NW2A1 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y101/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X44Y102/INT_L.NW2END1->>WL1BEG_N3 INT_R_X43Y101/INT_R.BYP_ALT7->>BYP7 INT_R_X43Y101/INT_R.WL1END3->>BYP_ALT7 INT_R_X43Y101/INT_R.WL1END3->>IMUX39 INT_R_X45Y101/INT_R.LOGIC_OUTS5->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[11] - 
wires: CLBLM_R_X41Y100/CLBLM_BYP6 CLBLM_R_X41Y100/CLBLM_IMUX45 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y100/CLBLM_L_BQ CLBLM_R_X41Y100/CLBLM_M_D2 CLBLM_R_X41Y100/CLBLM_M_DX INT_R_X41Y100/BYP6 INT_R_X41Y100/BYP_ALT5 INT_R_X41Y100/BYP_ALT6 INT_R_X41Y100/BYP_BOUNCE5 INT_R_X41Y100/IMUX45 INT_R_X41Y100/LOGIC_OUTS1 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y100/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y100/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y100/INT_R.BYP_ALT6->>BYP6 INT_R_X41Y100/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X41Y100/INT_R.BYP_BOUNCE5->>IMUX45 INT_R_X41Y100/INT_R.LOGIC_OUTS1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[10] - 
wires: CLBLL_R_X45Y106/CLBLL_BYP2 CLBLL_R_X45Y106/CLBLL_IMUX33 CLBLL_R_X45Y106/CLBLL_L_C1 CLBLL_R_X45Y106/CLBLL_L_CX CLBLL_R_X45Y106/CLBLL_WR1END1 CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y106/CLBLM_L_AQ CLBLM_L_X46Y106/CLBLM_WR1END1 INT_L_X46Y106/LOGIC_OUTS_L0 INT_L_X46Y106/WR1BEG1 INT_R_X45Y106/BYP2 INT_R_X45Y106/BYP_ALT2 INT_R_X45Y106/FAN_BOUNCE_S3_0 INT_R_X45Y106/IMUX33 INT_R_X45Y106/NL1BEG0 INT_R_X45Y106/NL1END_S3_0 INT_R_X45Y106/WR1END1 INT_R_X45Y107/FAN_ALT0 INT_R_X45Y107/FAN_BOUNCE0 INT_R_X45Y107/NL1END0 VBRK_X113Y111/VBRK_WR1END1 
pips: CLBLL_R_X45Y106/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y106/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X46Y106/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y106/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X45Y106/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y106/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT2 INT_R_X45Y106/INT_R.WR1END1->>IMUX33 INT_R_X45Y106/INT_R.WR1END1->>NL1BEG0 INT_R_X45Y107/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X45Y107/INT_R.NL1END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[10] - 
wires: CLBLM_R_X39Y99/CLBLM_BYP2 CLBLM_R_X39Y99/CLBLM_IMUX33 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y99/CLBLM_L_C1 CLBLM_R_X39Y99/CLBLM_L_CX CLBLM_R_X39Y99/CLBLM_M_AQ INT_R_X39Y99/BYP2 INT_R_X39Y99/BYP_ALT1 INT_R_X39Y99/BYP_ALT2 INT_R_X39Y99/BYP_BOUNCE1 INT_R_X39Y99/IMUX33 INT_R_X39Y99/LOGIC_OUTS4 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X39Y99/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y99/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X39Y99/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y99/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X39Y99/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X39Y99/INT_R.LOGIC_OUTS4->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_2__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[10] - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_WW2END0 BRAM_L_X44Y100/BRAM_WR1END2_1 BRAM_L_X44Y100/BRAM_WW2END0_1 CLBLL_R_X45Y101/CLBLL_LL_AQ CLBLL_R_X45Y101/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y101/CLBLM_BYP2 CLBLM_R_X43Y101/CLBLM_IMUX33 CLBLM_R_X43Y101/CLBLM_L_C1 CLBLM_R_X43Y101/CLBLM_L_CX CLBLM_R_X43Y101/CLBLM_WR1END2 CLBLM_R_X43Y101/CLBLM_WW2END0 INT_L_X44Y101/WR1BEG2 INT_L_X44Y101/WR1END1 INT_L_X44Y101/WW2A0 INT_R_X43Y101/BYP2 INT_R_X43Y101/BYP_ALT2 INT_R_X43Y101/IMUX33 INT_R_X43Y101/WR1END2 INT_R_X43Y101/WW2END0 INT_R_X45Y101/LOGIC_OUTS4 INT_R_X45Y101/WR1BEG1 INT_R_X45Y101/WW2BEG0 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y101/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X44Y101/INT_L.WR1END1->>WR1BEG2 INT_R_X43Y101/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y101/INT_R.WR1END2->>BYP_ALT2 INT_R_X43Y101/INT_R.WW2END0->>IMUX33 INT_R_X45Y101/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X45Y101/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_2__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[10] - 
wires: CLBLM_R_X41Y100/CLBLM_BYP3 CLBLM_R_X41Y100/CLBLM_IMUX32 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y100/CLBLM_L_AQ CLBLM_R_X41Y100/CLBLM_M_C1 CLBLM_R_X41Y100/CLBLM_M_CX INT_R_X41Y100/BYP3 INT_R_X41Y100/BYP_ALT3 INT_R_X41Y100/IMUX32 INT_R_X41Y100/LOGIC_OUTS0 INT_R_X41Y100/NL1BEG_N3 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y100/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y100/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y100/INT_R.LOGIC_OUTS0->>IMUX32 INT_R_X41Y100/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y100/INT_R.NL1BEG_N3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[9] - 
wires: CLBLL_R_X45Y106/CLBLL_BYP5 CLBLL_R_X45Y106/CLBLL_IMUX19 CLBLL_R_X45Y106/CLBLL_L_B2 CLBLL_R_X45Y106/CLBLL_L_BX CLBLL_R_X45Y106/CLBLL_WL1END1 CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y106/CLBLM_L_CQ CLBLM_L_X46Y106/CLBLM_WL1END1 INT_L_X46Y106/LOGIC_OUTS_L2 INT_L_X46Y106/WL1BEG1 INT_R_X45Y106/BYP5 INT_R_X45Y106/BYP_ALT5 INT_R_X45Y106/IMUX19 INT_R_X45Y106/WL1END1 VBRK_X113Y111/VBRK_WL1END1 
pips: CLBLL_R_X45Y106/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y106/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X46Y106/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y106/INT_L.LOGIC_OUTS_L2->>WL1BEG1 INT_R_X45Y106/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y106/INT_R.WL1END1->>BYP_ALT5 INT_R_X45Y106/INT_R.WL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[9] - 
wires: CLBLM_R_X39Y99/CLBLM_BYP5 CLBLM_R_X39Y99/CLBLM_IMUX16 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y99/CLBLM_L_B3 CLBLM_R_X39Y99/CLBLM_L_BX CLBLM_R_X39Y99/CLBLM_M_AMUX INT_R_X39Y99/BYP5 INT_R_X39Y99/BYP_ALT4 INT_R_X39Y99/BYP_ALT5 INT_R_X39Y99/BYP_BOUNCE4 INT_R_X39Y99/FAN_ALT7 INT_R_X39Y99/FAN_BOUNCE7 INT_R_X39Y99/IMUX16 INT_R_X39Y99/LOGIC_OUTS20 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y99/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X39Y99/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y99/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y99/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X39Y99/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y99/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X39Y99/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X39Y99/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_3__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[9] - 
wires: CLBLM_R_X43Y101/CLBLM_BYP5 CLBLM_R_X43Y101/CLBLM_IMUX14 CLBLM_R_X43Y101/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y101/CLBLM_L_B1 CLBLM_R_X43Y101/CLBLM_L_BX CLBLM_R_X43Y101/CLBLM_M_DQ INT_R_X43Y101/BYP5 INT_R_X43Y101/BYP_ALT4 INT_R_X43Y101/BYP_ALT5 INT_R_X43Y101/BYP_BOUNCE4 INT_R_X43Y101/IMUX14 INT_R_X43Y101/LOGIC_OUTS7 INT_R_X43Y101/SR1BEG_S0 
pips: CLBLM_R_X43Y101/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X43Y101/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X43Y101/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y101/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y101/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X43Y101/INT_R.LOGIC_OUTS7->>IMUX14 INT_R_X43Y101/INT_R.LOGIC_OUTS7->>SR1BEG_S0 INT_R_X43Y101/INT_R.SR1BEG_S0->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_3__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[9] - 
wires: BRKH_INT_X41Y99/BRKH_INT_NW2BEG2 CLBLM_R_X41Y100/CLBLM_BYP4 CLBLM_R_X41Y100/CLBLM_IMUX18 CLBLM_R_X41Y100/CLBLM_M_B2 CLBLM_R_X41Y100/CLBLM_M_BX CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y99/CLBLM_L_AMUX INT_L_X40Y100/EL1BEG1 INT_L_X40Y100/NW2END2 INT_R_X41Y100/BYP4 INT_R_X41Y100/BYP_ALT4 INT_R_X41Y100/EL1END1 INT_R_X41Y100/IMUX18 INT_R_X41Y100/NW2A2 INT_R_X41Y99/LOGIC_OUTS16 INT_R_X41Y99/NW2BEG2 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y99/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y100/INT_L.NW2END2->>EL1BEG1 INT_R_X41Y100/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y100/INT_R.EL1END1->>BYP_ALT4 INT_R_X41Y100/INT_R.EL1END1->>IMUX18 INT_R_X41Y99/INT_R.LOGIC_OUTS16->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[8] - 
wires: CLBLL_R_X45Y106/CLBLL_BYP0 CLBLL_R_X45Y106/CLBLL_IMUX10 CLBLL_R_X45Y106/CLBLL_L_A4 CLBLL_R_X45Y106/CLBLL_L_AX CLBLL_R_X45Y106/CLBLL_WL1END0 CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y106/CLBLM_L_BQ CLBLM_L_X46Y106/CLBLM_WL1END0 INT_L_X46Y106/LOGIC_OUTS_L1 INT_L_X46Y106/WL1BEG0 INT_R_X45Y106/BYP0 INT_R_X45Y106/BYP_ALT0 INT_R_X45Y106/IMUX10 INT_R_X45Y106/WL1END0 VBRK_X113Y111/VBRK_WL1END0 
pips: CLBLL_R_X45Y106/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y106/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X46Y106/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y106/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_R_X45Y106/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y106/INT_R.WL1END0->>BYP_ALT0 INT_R_X45Y106/INT_R.WL1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[8] - 
wires: CLBLM_R_X39Y99/CLBLM_BYP0 CLBLM_R_X39Y99/CLBLM_IMUX0 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y99/CLBLM_L_A3 CLBLM_R_X39Y99/CLBLM_L_AX CLBLM_R_X39Y99/CLBLM_M_CMUX INT_R_X39Y99/BYP0 INT_R_X39Y99/BYP_ALT0 INT_R_X39Y99/IMUX0 INT_R_X39Y99/LOGIC_OUTS22 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y99/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X39Y99/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y99/INT_R.LOGIC_OUTS22->>BYP_ALT0 INT_R_X39Y99/INT_R.LOGIC_OUTS22->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_4__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[8] - 
wires: CLBLM_R_X43Y101/CLBLM_BYP0 CLBLM_R_X43Y101/CLBLM_IMUX3 CLBLM_R_X43Y101/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y101/CLBLM_L_A2 CLBLM_R_X43Y101/CLBLM_L_AX CLBLM_R_X43Y101/CLBLM_M_CQ INT_R_X43Y100/FAN_BOUNCE_S3_2 INT_R_X43Y101/BYP0 INT_R_X43Y101/BYP_ALT0 INT_R_X43Y101/FAN_ALT2 INT_R_X43Y101/FAN_ALT5 INT_R_X43Y101/FAN_BOUNCE2 INT_R_X43Y101/FAN_BOUNCE5 INT_R_X43Y101/IMUX3 INT_R_X43Y101/LOGIC_OUTS6 
pips: CLBLM_R_X43Y101/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y101/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y101/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X43Y101/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y101/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y101/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y101/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X43Y101/INT_R.FAN_BOUNCE5->>FAN_ALT2 INT_R_X43Y101/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X43Y101/INT_R.LOGIC_OUTS6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__1_i_4__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[8] - 
wires: BRKH_INT_X41Y99/BRKH_INT_NN2BEG3 CLBLM_R_X41Y100/CLBLM_BYP1 CLBLM_R_X41Y100/CLBLM_IMUX7 CLBLM_R_X41Y100/CLBLM_M_A1 CLBLM_R_X41Y100/CLBLM_M_AX CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y99/CLBLM_L_BMUX INT_R_X41Y100/BYP1 INT_R_X41Y100/BYP_ALT1 INT_R_X41Y100/IMUX7 INT_R_X41Y100/NN2A3 INT_R_X41Y100/SR1BEG_S0 INT_R_X41Y100/SR1END3 INT_R_X41Y101/NN2END3 INT_R_X41Y101/SR1BEG3 INT_R_X41Y101/SR1END_N3_3 INT_R_X41Y99/LOGIC_OUTS17 INT_R_X41Y99/NN2BEG3 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y99/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X41Y100/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y100/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X41Y100/INT_R.SR1END3->>IMUX7 INT_R_X41Y100/INT_R.SR1END3->>SR1BEG_S0 INT_R_X41Y101/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y99/INT_R.LOGIC_OUTS17->>NN2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[15] - 
wires: CLBLL_R_X45Y107/CLBLL_BYP7 CLBLL_R_X45Y107/CLBLL_IMUX42 CLBLL_R_X45Y107/CLBLL_LL_BQ CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y107/CLBLL_L_D6 CLBLL_R_X45Y107/CLBLL_L_DX INT_R_X45Y107/BYP7 INT_R_X45Y107/BYP_ALT7 INT_R_X45Y107/IMUX42 INT_R_X45Y107/LOGIC_OUTS5 INT_R_X45Y107/NL1BEG0 INT_R_X45Y107/NL1END_S3_0 INT_R_X45Y108/NL1END0 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X45Y107/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X45Y107/INT_R.BYP_ALT7->>BYP7 INT_R_X45Y107/INT_R.LOGIC_OUTS5->>IMUX42 INT_R_X45Y107/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X45Y107/INT_R.NL1END_S3_0->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[15] - 
wires: CLBLM_R_X39Y100/CLBLM_BYP7 CLBLM_R_X39Y100/CLBLM_IMUX37 CLBLM_R_X39Y100/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y100/CLBLM_L_D4 CLBLM_R_X39Y100/CLBLM_L_DX CLBLM_R_X39Y100/CLBLM_M_CQ INT_R_X39Y100/BYP7 INT_R_X39Y100/BYP_ALT3 INT_R_X39Y100/BYP_ALT6 INT_R_X39Y100/BYP_ALT7 INT_R_X39Y100/BYP_BOUNCE3 INT_R_X39Y100/BYP_BOUNCE6 INT_R_X39Y100/IMUX37 INT_R_X39Y100/LOGIC_OUTS6 INT_R_X39Y101/BYP_BOUNCE_N3_3 INT_R_X39Y101/BYP_BOUNCE_N3_6 
pips: CLBLM_R_X39Y100/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X39Y100/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X39Y100/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X39Y100/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X39Y100/INT_R.BYP_ALT7->>BYP7 INT_R_X39Y100/INT_R.BYP_BOUNCE3->>BYP_ALT6 INT_R_X39Y100/INT_R.BYP_BOUNCE6->>BYP_ALT7 INT_R_X39Y100/INT_R.LOGIC_OUTS6->>BYP_ALT3 INT_R_X39Y100/INT_R.LOGIC_OUTS6->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[15] - 
wires: CLBLM_R_X43Y102/CLBLM_BYP7 CLBLM_R_X43Y102/CLBLM_IMUX46 CLBLM_R_X43Y102/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y102/CLBLM_L_D5 CLBLM_R_X43Y102/CLBLM_L_DX CLBLM_R_X43Y102/CLBLM_M_DQ INT_R_X43Y102/BYP7 INT_R_X43Y102/BYP_ALT6 INT_R_X43Y102/BYP_ALT7 INT_R_X43Y102/BYP_BOUNCE6 INT_R_X43Y102/IMUX46 INT_R_X43Y102/LOGIC_OUTS7 INT_R_X43Y103/BYP_BOUNCE_N3_6 
pips: CLBLM_R_X43Y102/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y102/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X43Y102/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X43Y102/INT_R.BYP_ALT7->>BYP7 INT_R_X43Y102/INT_R.BYP_BOUNCE6->>BYP_ALT7 INT_R_X43Y102/INT_R.LOGIC_OUTS7->>BYP_ALT6 INT_R_X43Y102/INT_R.LOGIC_OUTS7->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[15] - 
wires: CLBLM_R_X41Y101/CLBLM_BYP6 CLBLM_R_X41Y101/CLBLM_IMUX44 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y101/CLBLM_L_CQ CLBLM_R_X41Y101/CLBLM_M_D4 CLBLM_R_X41Y101/CLBLM_M_DX INT_R_X41Y101/BYP6 INT_R_X41Y101/BYP_ALT6 INT_R_X41Y101/FAN_BOUNCE_S3_2 INT_R_X41Y101/IMUX44 INT_R_X41Y101/LOGIC_OUTS2 INT_R_X41Y101/NL1BEG1 INT_R_X41Y102/FAN_ALT2 INT_R_X41Y102/FAN_BOUNCE2 INT_R_X41Y102/NL1END1 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y101/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X41Y101/INT_R.BYP_ALT6->>BYP6 INT_R_X41Y101/INT_R.FAN_BOUNCE_S3_2->>BYP_ALT6 INT_R_X41Y101/INT_R.LOGIC_OUTS2->>IMUX44 INT_R_X41Y101/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X41Y102/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X41Y102/INT_R.NL1END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[14] - 
wires: CLBLL_R_X45Y107/CLBLL_BYP2 CLBLL_R_X45Y107/CLBLL_IMUX33 CLBLL_R_X45Y107/CLBLL_LL_AQ CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS4 CLBLL_R_X45Y107/CLBLL_L_C1 CLBLL_R_X45Y107/CLBLL_L_CX INT_R_X45Y107/BYP2 INT_R_X45Y107/BYP_ALT1 INT_R_X45Y107/BYP_ALT2 INT_R_X45Y107/BYP_BOUNCE1 INT_R_X45Y107/IMUX33 INT_R_X45Y107/LOGIC_OUTS4 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X45Y107/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X45Y107/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X45Y107/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y107/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X45Y107/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X45Y107/INT_R.LOGIC_OUTS4->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[14] - 
wires: CLBLM_R_X39Y100/CLBLM_BYP2 CLBLM_R_X39Y100/CLBLM_IMUX23 CLBLM_R_X39Y100/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y100/CLBLM_L_C3 CLBLM_R_X39Y100/CLBLM_L_CX CLBLM_R_X39Y100/CLBLM_M_BMUX INT_R_X39Y100/BYP2 INT_R_X39Y100/BYP_ALT2 INT_R_X39Y100/FAN_ALT1 INT_R_X39Y100/FAN_ALT3 INT_R_X39Y100/FAN_BOUNCE1 INT_R_X39Y100/FAN_BOUNCE3 INT_R_X39Y100/IMUX23 INT_R_X39Y100/LOGIC_OUTS21 
pips: CLBLM_R_X39Y100/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y100/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X39Y100/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y100/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y100/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X39Y100/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X39Y100/INT_R.FAN_BOUNCE3->>FAN_ALT1 INT_R_X39Y100/INT_R.LOGIC_OUTS21->>FAN_ALT3 INT_R_X39Y100/INT_R.LOGIC_OUTS21->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_2__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[14] - 
wires: CLBLM_R_X43Y102/CLBLM_BYP2 CLBLM_R_X43Y102/CLBLM_IMUX21 CLBLM_R_X43Y102/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y102/CLBLM_L_C4 CLBLM_R_X43Y102/CLBLM_L_CX CLBLM_R_X43Y102/CLBLM_M_CQ INT_R_X43Y100/NR1BEG2 INT_R_X43Y100/SS2END2 INT_R_X43Y101/NR1BEG2 INT_R_X43Y101/NR1END2 INT_R_X43Y101/SS2A2 INT_R_X43Y102/BYP2 INT_R_X43Y102/BYP_ALT2 INT_R_X43Y102/IMUX21 INT_R_X43Y102/LOGIC_OUTS6 INT_R_X43Y102/NR1END2 INT_R_X43Y102/SS2BEG2 
pips: CLBLM_R_X43Y102/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X43Y102/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X43Y100/INT_R.SS2END2->>NR1BEG2 INT_R_X43Y101/INT_R.NR1END2->>NR1BEG2 INT_R_X43Y102/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y102/INT_R.LOGIC_OUTS6->>IMUX21 INT_R_X43Y102/INT_R.LOGIC_OUTS6->>SS2BEG2 INT_R_X43Y102/INT_R.NR1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_2__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[14] - 
wires: CLBLM_R_X41Y101/CLBLM_BYP3 CLBLM_R_X41Y101/CLBLM_IMUX29 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y101/CLBLM_L_BQ CLBLM_R_X41Y101/CLBLM_M_C2 CLBLM_R_X41Y101/CLBLM_M_CX INT_R_X41Y101/BYP3 INT_R_X41Y101/BYP_ALT3 INT_R_X41Y101/BYP_ALT5 INT_R_X41Y101/BYP_BOUNCE5 INT_R_X41Y101/FAN_ALT3 INT_R_X41Y101/FAN_BOUNCE3 INT_R_X41Y101/IMUX29 INT_R_X41Y101/LOGIC_OUTS1 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y101/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y101/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y101/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y101/INT_R.BYP_BOUNCE5->>FAN_ALT3 INT_R_X41Y101/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y101/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X41Y101/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X41Y101/INT_R.LOGIC_OUTS1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[13] - 
wires: CLBLL_R_X45Y107/CLBLL_BYP5 CLBLL_R_X45Y107/CLBLL_IMUX13 CLBLL_R_X45Y107/CLBLL_L_B6 CLBLL_R_X45Y107/CLBLL_L_BX CLBLL_R_X45Y109/CLBLL_LL_CQ CLBLL_R_X45Y109/CLBLL_LOGIC_OUTS6 INT_L_X44Y107/SE2A2 INT_L_X44Y108/SE2BEG2 INT_L_X44Y108/SW2END2 INT_R_X45Y107/BYP5 INT_R_X45Y107/BYP_ALT5 INT_R_X45Y107/FAN_ALT5 INT_R_X45Y107/FAN_BOUNCE5 INT_R_X45Y107/IMUX13 INT_R_X45Y107/SE2END2 INT_R_X45Y108/SW2A2 INT_R_X45Y109/LOGIC_OUTS6 INT_R_X45Y109/SW2BEG2 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X45Y109/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X44Y108/INT_L.SW2END2->>SE2BEG2 INT_R_X45Y107/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y107/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y107/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X45Y107/INT_R.SE2END2->>FAN_ALT5 INT_R_X45Y107/INT_R.SE2END2->>IMUX13 INT_R_X45Y109/INT_R.LOGIC_OUTS6->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[13] - 
wires: CLBLM_R_X39Y100/CLBLM_BYP5 CLBLM_R_X39Y100/CLBLM_IMUX26 CLBLM_R_X39Y100/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y100/CLBLM_L_B4 CLBLM_R_X39Y100/CLBLM_L_BX CLBLM_R_X39Y100/CLBLM_M_BQ INT_R_X39Y100/BYP5 INT_R_X39Y100/BYP_ALT4 INT_R_X39Y100/BYP_ALT5 INT_R_X39Y100/BYP_BOUNCE4 INT_R_X39Y100/IMUX26 INT_R_X39Y100/LOGIC_OUTS5 
pips: CLBLM_R_X39Y100/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y100/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y100/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y100/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y100/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X39Y100/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X39Y100/INT_R.LOGIC_OUTS5->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_3__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[13] - 
wires: CLBLM_R_X43Y102/CLBLM_BYP5 CLBLM_R_X43Y102/CLBLM_IMUX26 CLBLM_R_X43Y102/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y102/CLBLM_L_B4 CLBLM_R_X43Y102/CLBLM_L_BX CLBLM_R_X43Y102/CLBLM_M_BQ INT_R_X43Y102/BYP5 INT_R_X43Y102/BYP_ALT4 INT_R_X43Y102/BYP_ALT5 INT_R_X43Y102/BYP_BOUNCE4 INT_R_X43Y102/IMUX26 INT_R_X43Y102/LOGIC_OUTS5 
pips: CLBLM_R_X43Y102/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y102/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X43Y102/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y102/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y102/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X43Y102/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X43Y102/INT_R.LOGIC_OUTS5->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_3__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[13] - 
wires: CLBLL_L_X42Y101/CLBLL_EE2BEG2 CLBLL_L_X42Y101/CLBLL_WL1END1 CLBLM_R_X41Y101/CLBLM_BYP4 CLBLM_R_X41Y101/CLBLM_EE2BEG2 CLBLM_R_X41Y101/CLBLM_IMUX27 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y101/CLBLM_L_AMUX CLBLM_R_X41Y101/CLBLM_M_B4 CLBLM_R_X41Y101/CLBLM_M_BX CLBLM_R_X41Y101/CLBLM_WL1END1 INT_L_X42Y101/EE2A2 INT_L_X42Y101/WL1BEG1 INT_L_X42Y101/WR1END3 INT_R_X41Y101/BYP4 INT_R_X41Y101/BYP_ALT4 INT_R_X41Y101/EE2BEG2 INT_R_X41Y101/FAN_ALT5 INT_R_X41Y101/FAN_BOUNCE5 INT_R_X41Y101/IMUX27 INT_R_X41Y101/LOGIC_OUTS16 INT_R_X41Y101/WL1END1 INT_R_X43Y101/EE2END2 INT_R_X43Y101/WR1BEG3 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y101/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X42Y101/INT_L.WR1END3->>WL1BEG1 INT_R_X41Y101/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y101/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y101/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X41Y101/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X41Y101/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X41Y101/INT_R.WL1END1->>BYP_ALT4 INT_R_X43Y101/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[12] - 
wires: CLBLL_R_X45Y107/CLBLL_BYP0 CLBLL_R_X45Y107/CLBLL_IMUX3 CLBLL_R_X45Y107/CLBLL_L_A2 CLBLL_R_X45Y107/CLBLL_L_AX CLBLL_R_X45Y109/CLBLL_LL_BQ CLBLL_R_X45Y109/CLBLL_LOGIC_OUTS5 INT_R_X45Y107/BYP0 INT_R_X45Y107/BYP_ALT0 INT_R_X45Y107/FAN_ALT7 INT_R_X45Y107/FAN_BOUNCE7 INT_R_X45Y107/IMUX3 INT_R_X45Y107/SS2END1 INT_R_X45Y108/SS2A1 INT_R_X45Y109/LOGIC_OUTS5 INT_R_X45Y109/SS2BEG1 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X45Y109/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X45Y107/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y107/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X45Y107/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X45Y107/INT_R.SS2END1->>FAN_ALT7 INT_R_X45Y107/INT_R.SS2END1->>IMUX3 INT_R_X45Y109/INT_R.LOGIC_OUTS5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[12] - 
wires: CLBLM_R_X39Y100/CLBLM_BYP0 CLBLM_R_X39Y100/CLBLM_IMUX0 CLBLM_R_X39Y100/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y100/CLBLM_L_A3 CLBLM_R_X39Y100/CLBLM_L_AX CLBLM_R_X39Y100/CLBLM_M_AMUX INT_R_X39Y100/BYP0 INT_R_X39Y100/BYP_ALT0 INT_R_X39Y100/FAN_ALT7 INT_R_X39Y100/FAN_BOUNCE7 INT_R_X39Y100/IMUX0 INT_R_X39Y100/LOGIC_OUTS20 
pips: CLBLM_R_X39Y100/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y100/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X39Y100/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y100/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y100/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X39Y100/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X39Y100/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_4__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[12] - 
wires: CLBLM_R_X43Y102/CLBLM_BYP0 CLBLM_R_X43Y102/CLBLM_IMUX9 CLBLM_R_X43Y102/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y102/CLBLM_L_A5 CLBLM_R_X43Y102/CLBLM_L_AX CLBLM_R_X43Y102/CLBLM_M_AQ INT_R_X43Y102/BYP0 INT_R_X43Y102/BYP_ALT0 INT_R_X43Y102/BYP_ALT1 INT_R_X43Y102/BYP_BOUNCE1 INT_R_X43Y102/GFAN0 INT_R_X43Y102/IMUX9 INT_R_X43Y102/LOGIC_OUTS4 
pips: CLBLM_R_X43Y102/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y102/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y102/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y102/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X43Y102/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X43Y102/INT_R.GFAN0->>BYP_ALT0 INT_R_X43Y102/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X43Y102/INT_R.LOGIC_OUTS4->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry__2_i_4__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[12] - 
wires: CLBLM_R_X41Y101/CLBLM_BYP1 CLBLM_R_X41Y101/CLBLM_IMUX8 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y101/CLBLM_L_AQ CLBLM_R_X41Y101/CLBLM_M_A5 CLBLM_R_X41Y101/CLBLM_M_AX INT_R_X41Y101/BYP1 INT_R_X41Y101/BYP_ALT0 INT_R_X41Y101/BYP_ALT1 INT_R_X41Y101/BYP_BOUNCE0 INT_R_X41Y101/IMUX8 INT_R_X41Y101/LOGIC_OUTS0 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y101/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y101/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X41Y101/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y101/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X41Y101/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X41Y101/INT_R.LOGIC_OUTS0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[3] - 
wires: CLBLL_R_X45Y104/CLBLL_BYP7 CLBLL_R_X45Y104/CLBLL_IMUX41 CLBLL_R_X45Y104/CLBLL_L_D1 CLBLL_R_X45Y104/CLBLL_L_DX CLBLL_R_X45Y104/CLBLL_WL1END0 CLBLM_L_X46Y104/CLBLM_WL1END0 CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y105/CLBLM_L_BQ INT_L_X46Y104/SL1END1 INT_L_X46Y104/WL1BEG0 INT_L_X46Y105/LOGIC_OUTS_L1 INT_L_X46Y105/SL1BEG1 INT_R_X45Y104/BYP7 INT_R_X45Y104/BYP_ALT7 INT_R_X45Y104/IMUX41 INT_R_X45Y104/NL1BEG0 INT_R_X45Y104/NL1END_S3_0 INT_R_X45Y104/WL1END0 INT_R_X45Y105/NL1END0 VBRK_X113Y109/VBRK_WL1END0 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X46Y105/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y104/INT_L.SL1END1->>WL1BEG0 INT_L_X46Y105/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_R_X45Y104/INT_R.BYP_ALT7->>BYP7 INT_R_X45Y104/INT_R.NL1END_S3_0->>BYP_ALT7 INT_R_X45Y104/INT_R.WL1END0->>IMUX41 INT_R_X45Y104/INT_R.WL1END0->>NL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[3] - 
wires: CLBLM_R_X39Y97/CLBLM_BYP7 CLBLM_R_X39Y97/CLBLM_IMUX42 CLBLM_R_X39Y97/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y97/CLBLM_L_D6 CLBLM_R_X39Y97/CLBLM_L_DX CLBLM_R_X39Y97/CLBLM_M_BQ INT_R_X39Y97/BYP7 INT_R_X39Y97/BYP_ALT7 INT_R_X39Y97/IMUX42 INT_R_X39Y97/LOGIC_OUTS5 INT_R_X39Y97/NL1BEG0 INT_R_X39Y97/NL1END_S3_0 INT_R_X39Y98/NL1END0 
pips: CLBLM_R_X39Y97/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X39Y97/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y97/INT_R.BYP_ALT7->>BYP7 INT_R_X39Y97/INT_R.LOGIC_OUTS5->>IMUX42 INT_R_X39Y97/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X39Y97/INT_R.NL1END_S3_0->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[3] - 
wires: BRKH_INT_X43Y99/BRKH_INT_EL1END_S3_0 BRKH_INT_X43Y99/BRKH_INT_NW2BEG1 CLBLM_R_X43Y99/CLBLM_BYP7 CLBLM_R_X43Y99/CLBLM_IMUX42 CLBLM_R_X43Y99/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y99/CLBLM_L_D6 CLBLM_R_X43Y99/CLBLM_L_DX CLBLM_R_X43Y99/CLBLM_M_BQ INT_L_X42Y100/EL1BEG0 INT_L_X42Y100/NW2END1 INT_R_X43Y100/EL1END0 INT_R_X43Y100/NW2A1 INT_R_X43Y99/BYP7 INT_R_X43Y99/BYP_ALT7 INT_R_X43Y99/EL1END_S3_0 INT_R_X43Y99/IMUX42 INT_R_X43Y99/LOGIC_OUTS5 INT_R_X43Y99/NW2BEG1 
pips: CLBLM_R_X43Y99/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X43Y99/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y100/INT_L.NW2END1->>EL1BEG0 INT_R_X43Y99/INT_R.BYP_ALT7->>BYP7 INT_R_X43Y99/INT_R.EL1END_S3_0->>BYP_ALT7 INT_R_X43Y99/INT_R.LOGIC_OUTS5->>IMUX42 INT_R_X43Y99/INT_R.LOGIC_OUTS5->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[3] - 
wires: BRKH_INT_X41Y99/BRKH_INT_SS2A1 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y101/CLBLM_L_CMUX CLBLM_R_X41Y98/CLBLM_BYP6 CLBLM_R_X41Y98/CLBLM_IMUX43 CLBLM_R_X41Y98/CLBLM_M_D6 CLBLM_R_X41Y98/CLBLM_M_DX INT_R_X41Y100/SR1END1 INT_R_X41Y100/SS2BEG1 INT_R_X41Y101/LOGIC_OUTS18 INT_R_X41Y101/SR1BEG1 INT_R_X41Y98/BYP6 INT_R_X41Y98/BYP_ALT6 INT_R_X41Y98/FAN_BOUNCE_S3_2 INT_R_X41Y98/IMUX43 INT_R_X41Y98/NR1BEG1 INT_R_X41Y98/SS2END1 INT_R_X41Y99/FAN_ALT2 INT_R_X41Y99/FAN_BOUNCE2 INT_R_X41Y99/NR1END1 INT_R_X41Y99/SS2A1 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y98/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X41Y100/INT_R.SR1END1->>SS2BEG1 INT_R_X41Y101/INT_R.LOGIC_OUTS18->>SR1BEG1 INT_R_X41Y98/INT_R.BYP_ALT6->>BYP6 INT_R_X41Y98/INT_R.FAN_BOUNCE_S3_2->>BYP_ALT6 INT_R_X41Y98/INT_R.SS2END1->>IMUX43 INT_R_X41Y98/INT_R.SS2END1->>NR1BEG1 INT_R_X41Y99/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X41Y99/INT_R.NR1END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[2] - 
wires: CLBLL_R_X45Y104/CLBLL_BYP2 CLBLL_R_X45Y104/CLBLL_IMUX20 CLBLL_R_X45Y104/CLBLL_L_C2 CLBLL_R_X45Y104/CLBLL_L_CX CLBLL_R_X45Y104/CLBLL_WR1END2 CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y104/CLBLM_L_BQ CLBLM_L_X46Y104/CLBLM_WR1END2 INT_L_X46Y104/LOGIC_OUTS_L1 INT_L_X46Y104/WR1BEG2 INT_R_X45Y104/BYP2 INT_R_X45Y104/BYP_ALT2 INT_R_X45Y104/IMUX20 INT_R_X45Y104/WR1END2 VBRK_X113Y109/VBRK_WR1END2 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X46Y104/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y104/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_R_X45Y104/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y104/INT_R.WR1END2->>BYP_ALT2 INT_R_X45Y104/INT_R.WR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[2] - 
wires: CLBLM_R_X39Y97/CLBLM_BYP2 CLBLM_R_X39Y97/CLBLM_IMUX20 CLBLM_R_X39Y97/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y97/CLBLM_L_C2 CLBLM_R_X39Y97/CLBLM_L_CX CLBLM_R_X39Y97/CLBLM_M_AMUX INT_R_X39Y97/BYP2 INT_R_X39Y97/BYP_ALT2 INT_R_X39Y97/IMUX20 INT_R_X39Y97/LOGIC_OUTS20 
pips: CLBLM_R_X39Y97/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y97/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X39Y97/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y97/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X39Y97/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_2__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[2] - 
wires: BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_WW2END2 BRAM_L_X44Y95/BRAM_WW2END2_4 CLBLL_R_X45Y99/CLBLL_LL_CQ CLBLL_R_X45Y99/CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y99/CLBLM_BYP2 CLBLM_R_X43Y99/CLBLM_IMUX21 CLBLM_R_X43Y99/CLBLM_L_C4 CLBLM_R_X43Y99/CLBLM_L_CX CLBLM_R_X43Y99/CLBLM_WW2END2 INT_L_X44Y99/WW2A2 INT_R_X43Y99/BYP2 INT_R_X43Y99/BYP_ALT2 INT_R_X43Y99/FAN_ALT1 INT_R_X43Y99/FAN_BOUNCE1 INT_R_X43Y99/IMUX21 INT_R_X43Y99/WW2END2 INT_R_X45Y99/LOGIC_OUTS6 INT_R_X45Y99/WW2BEG2 
pips: CLBLL_R_X45Y99/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y99/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X43Y99/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y99/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y99/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X43Y99/INT_R.WW2END2->>FAN_ALT1 INT_R_X43Y99/INT_R.WW2END2->>IMUX21 INT_R_X45Y99/INT_R.LOGIC_OUTS6->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_2__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[2] - 
wires: CLBLM_R_X41Y98/CLBLM_BYP3 CLBLM_R_X41Y98/CLBLM_IMUX28 CLBLM_R_X41Y98/CLBLM_M_C4 CLBLM_R_X41Y98/CLBLM_M_CX CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y99/CLBLM_L_CQ INT_R_X41Y98/BYP3 INT_R_X41Y98/BYP_ALT3 INT_R_X41Y98/IMUX28 INT_R_X41Y98/SL1END2 INT_R_X41Y99/LOGIC_OUTS2 INT_R_X41Y99/SL1BEG2 
pips: CLBLM_R_X41Y98/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y99/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X41Y98/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y98/INT_R.SL1END2->>BYP_ALT3 INT_R_X41Y98/INT_R.SL1END2->>IMUX28 INT_R_X41Y99/INT_R.LOGIC_OUTS2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[1] - 
wires: CLBLL_R_X45Y104/CLBLL_BYP5 CLBLL_R_X45Y104/CLBLL_IMUX19 CLBLL_R_X45Y104/CLBLL_L_B2 CLBLL_R_X45Y104/CLBLL_L_BX CLBLL_R_X45Y104/CLBLL_WL1END3 CLBLM_L_X46Y104/CLBLM_WL1END3 CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y105/CLBLM_L_AQ INT_L_X46Y104/WL1BEG3 INT_L_X46Y105/LOGIC_OUTS_L0 INT_L_X46Y105/WL1BEG_N3 INT_R_X45Y104/BYP5 INT_R_X45Y104/BYP_ALT5 INT_R_X45Y104/FAN_ALT3 INT_R_X45Y104/FAN_BOUNCE3 INT_R_X45Y104/IMUX19 INT_R_X45Y104/WL1END3 INT_R_X45Y105/WL1END_N1_3 VBRK_X113Y109/VBRK_WL1END3 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X46Y105/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y105/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X45Y104/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y104/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y104/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X45Y104/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X45Y104/INT_R.WL1END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[1] - 
wires: CLBLM_R_X39Y97/CLBLM_BYP5 CLBLM_R_X39Y97/CLBLM_IMUX25 CLBLM_R_X39Y97/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y97/CLBLM_L_B5 CLBLM_R_X39Y97/CLBLM_L_BX CLBLM_R_X39Y97/CLBLM_M_AQ INT_R_X39Y97/BYP5 INT_R_X39Y97/BYP_ALT5 INT_R_X39Y97/FAN_ALT5 INT_R_X39Y97/FAN_BOUNCE5 INT_R_X39Y97/IMUX25 INT_R_X39Y97/LOGIC_OUTS4 INT_R_X39Y97/NL1BEG_N3 
pips: CLBLM_R_X39Y97/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y97/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y97/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y97/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y97/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X39Y97/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X39Y97/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X39Y97/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_3__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[1] - 
wires: CLBLM_R_X43Y99/CLBLM_BYP5 CLBLM_R_X43Y99/CLBLM_IMUX25 CLBLM_R_X43Y99/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y99/CLBLM_L_B5 CLBLM_R_X43Y99/CLBLM_L_BX CLBLM_R_X43Y99/CLBLM_M_AQ INT_R_X43Y99/BYP5 INT_R_X43Y99/BYP_ALT5 INT_R_X43Y99/FAN_ALT5 INT_R_X43Y99/FAN_BOUNCE5 INT_R_X43Y99/IMUX25 INT_R_X43Y99/LOGIC_OUTS4 INT_R_X43Y99/NL1BEG_N3 
pips: CLBLM_R_X43Y99/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y99/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y99/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y99/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y99/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X43Y99/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X43Y99/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X43Y99/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_3__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[1] - 
wires: CLBLM_R_X41Y98/CLBLM_BYP4 CLBLM_R_X41Y98/CLBLM_IMUX18 CLBLM_R_X41Y98/CLBLM_M_B2 CLBLM_R_X41Y98/CLBLM_M_BX CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y99/CLBLM_L_BQ INT_R_X41Y98/BYP4 INT_R_X41Y98/BYP_ALT4 INT_R_X41Y98/IMUX18 INT_R_X41Y98/SL1END1 INT_R_X41Y99/LOGIC_OUTS1 INT_R_X41Y99/SL1BEG1 
pips: CLBLM_R_X41Y98/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y99/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y98/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y98/INT_R.SL1END1->>BYP_ALT4 INT_R_X41Y98/INT_R.SL1END1->>IMUX18 INT_R_X41Y99/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/rci_reg_n_0 - 
wires: CLBLL_R_X45Y104/CLBLL_IMUX3 CLBLL_R_X45Y104/CLBLL_L_A2 CLBLL_R_X45Y104/CLBLL_WL1END1 CLBLM_L_X46Y104/CLBLM_IMUX20 CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y104/CLBLM_L_C2 CLBLM_L_X46Y104/CLBLM_L_CQ CLBLM_L_X46Y104/CLBLM_WL1END1 INT_L_X46Y104/IMUX_L20 INT_L_X46Y104/LOGIC_OUTS_L2 INT_L_X46Y104/WL1BEG1 INT_R_X45Y104/IMUX3 INT_R_X45Y104/WL1END1 VBRK_X113Y109/VBRK_WL1END1 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y104/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y104/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X46Y104/INT_L.LOGIC_OUTS_L2->>WL1BEG1 INT_R_X45Y104/INT_R.WL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/Qi_reg_n_0_[0] - 
wires: CLBLL_R_X45Y103/CLBLL_WL1END3 CLBLL_R_X45Y104/CLBLL_BYP0 CLBLL_R_X45Y104/CLBLL_IMUX0 CLBLL_R_X45Y104/CLBLL_L_A3 CLBLL_R_X45Y104/CLBLL_L_AX CLBLM_L_X46Y103/CLBLM_WL1END3 CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y104/CLBLM_L_AQ INT_L_X46Y103/WL1BEG3 INT_L_X46Y104/LOGIC_OUTS_L0 INT_L_X46Y104/WL1BEG_N3 INT_R_X45Y103/BYP_ALT7 INT_R_X45Y103/BYP_BOUNCE7 INT_R_X45Y103/WL1END3 INT_R_X45Y104/BYP0 INT_R_X45Y104/BYP_ALT0 INT_R_X45Y104/BYP_BOUNCE_N3_7 INT_R_X45Y104/IMUX0 INT_R_X45Y104/WL1END_N1_3 VBRK_X113Y108/VBRK_WL1END3 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X46Y104/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y104/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X45Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X45Y103/INT_R.WL1END3->>BYP_ALT7 INT_R_X45Y104/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y104/INT_R.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_R_X45Y104/INT_R.WL1END_N1_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/rci_reg_n_0 - 
wires: CLBLL_L_X40Y97/CLBLL_WL1END2 CLBLL_L_X40Y98/CLBLL_SE2A3 CLBLM_R_X39Y97/CLBLM_IMUX5 CLBLM_R_X39Y97/CLBLM_L_A6 CLBLM_R_X39Y97/CLBLM_WL1END2 CLBLM_R_X39Y98/CLBLM_SE2A3 CLBLM_R_X39Y99/CLBLM_IMUX38 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS7 CLBLM_R_X39Y99/CLBLM_M_D3 CLBLM_R_X39Y99/CLBLM_M_DQ INT_L_X40Y97/SL1END3 INT_L_X40Y97/WL1BEG2 INT_L_X40Y98/SE2END3 INT_L_X40Y98/SL1BEG3 INT_R_X39Y97/IMUX5 INT_R_X39Y97/WL1END2 INT_R_X39Y98/SE2A3 INT_R_X39Y99/IMUX38 INT_R_X39Y99/LOGIC_OUTS7 INT_R_X39Y99/SE2BEG3 VBRK_X99Y101/VBRK_WL1END2 VBRK_X99Y102/VBRK_SE2A3 
pips: CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y99/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X40Y97/INT_L.SL1END3->>WL1BEG2 INT_L_X40Y98/INT_L.SE2END3->>SL1BEG3 INT_R_X39Y97/INT_R.WL1END2->>IMUX5 INT_R_X39Y99/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X39Y99/INT_R.LOGIC_OUTS7->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/Qi_reg_n_0_[0] - 
wires: CLBLL_L_X40Y97/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y97/CLBLL_L_AQ CLBLL_L_X40Y97/CLBLL_WR1END1 CLBLM_R_X39Y97/CLBLM_BYP0 CLBLM_R_X39Y97/CLBLM_IMUX10 CLBLM_R_X39Y97/CLBLM_L_A4 CLBLM_R_X39Y97/CLBLM_L_AX CLBLM_R_X39Y97/CLBLM_WR1END1 INT_L_X40Y97/LOGIC_OUTS_L0 INT_L_X40Y97/WR1BEG1 INT_R_X39Y96/FAN_BOUNCE_S3_2 INT_R_X39Y97/BYP0 INT_R_X39Y97/BYP_ALT0 INT_R_X39Y97/FAN_ALT2 INT_R_X39Y97/FAN_BOUNCE2 INT_R_X39Y97/IMUX10 INT_R_X39Y97/WR1END1 VBRK_X99Y101/VBRK_WR1END1 
pips: CLBLL_L_X40Y97/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X39Y97/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y97/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X40Y97/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X39Y97/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y97/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y97/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X39Y97/INT_R.WR1END1->>FAN_ALT2 INT_R_X39Y97/INT_R.WR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_4__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/rci_reg_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_SW2A0 BRAM_L_X44Y95/BRAM_SW2A0_4 BRKH_INT_X44Y99/BRKH_INT_SW2A0 CLBLL_R_X45Y100/CLBLL_WW2A0 CLBLM_L_X46Y100/CLBLM_IMUX1 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y100/CLBLM_M_A3 CLBLM_L_X46Y100/CLBLM_M_AQ CLBLM_L_X46Y100/CLBLM_WW2A0 CLBLM_R_X43Y99/CLBLM_IMUX10 CLBLM_R_X43Y99/CLBLM_L_A4 CLBLM_R_X43Y99/CLBLM_SW2A0 INT_L_X44Y100/SW2BEG0 INT_L_X44Y100/WW2END0 INT_L_X44Y99/SW2A0 INT_L_X46Y100/IMUX_L1 INT_L_X46Y100/LOGIC_OUTS_L4 INT_L_X46Y100/WW2BEG0 INT_R_X43Y99/IMUX10 INT_R_X43Y99/SW2END0 INT_R_X45Y100/WW2A0 VBRK_X113Y105/VBRK_WW2A0 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y100/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X44Y100/INT_L.WW2END0->>SW2BEG0 INT_L_X46Y100/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X46Y100/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_R_X43Y99/INT_R.SW2END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/Qi_reg_n_0_[0] - 
wires: BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_SW2A2 BRAM_L_X44Y95/BRAM_SW2A2_4 BRKH_INT_X44Y99/BRKH_INT_SW2A2 BRKH_INT_X45Y99/BRKH_INT_NW2BEG3 CLBLL_R_X45Y99/CLBLL_LL_DQ CLBLL_R_X45Y99/CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y99/CLBLM_BYP0 CLBLM_R_X43Y99/CLBLM_IMUX5 CLBLM_R_X43Y99/CLBLM_L_A6 CLBLM_R_X43Y99/CLBLM_L_AX CLBLM_R_X43Y99/CLBLM_SW2A2 INT_L_X44Y100/NW2END3 INT_L_X44Y100/SW2BEG2 INT_L_X44Y99/SW2A2 INT_R_X43Y98/SR1END3 INT_R_X43Y99/BYP0 INT_R_X43Y99/BYP_ALT0 INT_R_X43Y99/IMUX5 INT_R_X43Y99/SR1BEG3 INT_R_X43Y99/SR1END_N3_3 INT_R_X43Y99/SW2END2 INT_R_X45Y100/NW2A3 INT_R_X45Y99/LOGIC_OUTS7 INT_R_X45Y99/NW2BEG3 
pips: CLBLL_R_X45Y99/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y99/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y99/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X44Y100/INT_L.NW2END3->>SW2BEG2 INT_R_X43Y99/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y99/INT_R.SR1END_N3_3->>BYP_ALT0 INT_R_X43Y99/INT_R.SW2END2->>IMUX5 INT_R_X43Y99/INT_R.SW2END2->>SR1BEG3 INT_R_X45Y99/INT_R.LOGIC_OUTS7->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

_inferred__0_carry_i_4__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/rci_reg_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y98/INT_INTERFACE_WW4C0 BRAM_L_X44Y95/BRAM_WW4C0_3 CLBLL_L_X42Y98/CLBLL_WR1END1 CLBLL_R_X45Y98/CLBLL_WW4A0 CLBLM_L_X46Y98/CLBLM_IMUX0 CLBLM_L_X46Y98/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y98/CLBLM_L_A3 CLBLM_L_X46Y98/CLBLM_L_AQ CLBLM_L_X46Y98/CLBLM_WW4A0 CLBLM_R_X41Y98/CLBLM_IMUX11 CLBLM_R_X41Y98/CLBLM_M_A4 CLBLM_R_X41Y98/CLBLM_WR1END1 CLBLM_R_X43Y98/CLBLM_WW4C0 INT_L_X42Y97/WW4END_S0_0 INT_L_X42Y98/WR1BEG1 INT_L_X42Y98/WW4END0 INT_L_X44Y98/WW4B0 INT_L_X46Y98/IMUX_L0 INT_L_X46Y98/LOGIC_OUTS_L0 INT_L_X46Y98/WW4BEG0 INT_R_X41Y98/IMUX11 INT_R_X41Y98/WR1END1 INT_R_X43Y98/WW4C0 INT_R_X45Y98/WW4A0 VBRK_X113Y102/VBRK_WW4A0 
pips: CLBLM_L_X46Y98/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y98/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X42Y98/INT_L.WW4END0->>WR1BEG1 INT_L_X46Y98/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X46Y98/INT_L.LOGIC_OUTS_L0->>WW4BEG0 INT_R_X41Y98/INT_R.WR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/Qi_reg_n_0_[0] - 
wires: CLBLM_R_X41Y98/CLBLM_BYP1 CLBLM_R_X41Y98/CLBLM_IMUX8 CLBLM_R_X41Y98/CLBLM_M_A5 CLBLM_R_X41Y98/CLBLM_M_AX CLBLM_R_X41Y99/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y99/CLBLM_L_AQ INT_R_X41Y98/BYP1 INT_R_X41Y98/BYP_ALT1 INT_R_X41Y98/IMUX8 INT_R_X41Y98/SL1END0 INT_R_X41Y99/LOGIC_OUTS0 INT_R_X41Y99/SL1BEG0 
pips: CLBLM_R_X41Y98/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y99/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y98/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y98/INT_R.SL1END0->>BYP_ALT1 INT_R_X41Y98/INT_R.SL1END0->>IMUX8 INT_R_X41Y99/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

color_proc/colcnt[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/RGBbuf_wreq - 
wires: CLBLL_L_X40Y104/CLBLL_BYP0 CLBLL_L_X40Y104/CLBLL_L_AX CLBLL_L_X40Y105/CLBLL_ER1BEG0 CLBLL_L_X40Y105/CLBLL_NE4BEG3 CLBLL_L_X40Y108/CLBLL_FAN6 CLBLL_L_X40Y108/CLBLL_L_CE CLBLL_L_X40Y110/CLBLL_FAN6 CLBLL_L_X40Y110/CLBLL_L_CE CLBLL_L_X40Y111/CLBLL_FAN7 CLBLL_L_X40Y111/CLBLL_LL_CE CLBLL_L_X40Y111/CLBLL_WW2A0 CLBLL_L_X40Y112/CLBLL_FAN7 CLBLL_L_X40Y112/CLBLL_LL_CE CLBLL_L_X40Y112/CLBLL_WR1END1 CLBLL_L_X42Y108/CLBLL_WL1END1 CLBLL_L_X42Y109/CLBLL_EL1BEG2 CLBLL_L_X42Y109/CLBLL_FAN6 CLBLL_L_X42Y109/CLBLL_FAN7 CLBLL_L_X42Y109/CLBLL_LL_CE CLBLL_L_X42Y109/CLBLL_L_CE CLBLM_R_X39Y104/CLBLM_IMUX25 CLBLM_R_X39Y104/CLBLM_IMUX30 CLBLM_R_X39Y104/CLBLM_L_B5 CLBLM_R_X39Y104/CLBLM_L_C5 CLBLM_R_X39Y105/CLBLM_ER1BEG0 CLBLM_R_X39Y105/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y105/CLBLM_M_D CLBLM_R_X39Y105/CLBLM_NE4BEG3 CLBLM_R_X39Y111/CLBLM_FAN6 CLBLM_R_X39Y111/CLBLM_L_CE CLBLM_R_X39Y111/CLBLM_WW2A0 CLBLM_R_X39Y112/CLBLM_FAN6 CLBLM_R_X39Y112/CLBLM_L_CE CLBLM_R_X39Y112/CLBLM_WR1END1 CLBLM_R_X41Y108/CLBLM_FAN6 CLBLM_R_X41Y108/CLBLM_L_CE CLBLM_R_X41Y108/CLBLM_WL1END1 CLBLM_R_X41Y109/CLBLM_EL1BEG2 CLBLM_R_X41Y111/CLBLM_FAN6 CLBLM_R_X41Y111/CLBLM_IMUX46 CLBLM_R_X41Y111/CLBLM_L_CE CLBLM_R_X41Y111/CLBLM_L_D5 INT_L_X38Y111/ER1BEG1 INT_L_X38Y111/WW2END0 INT_L_X40Y104/BYP_ALT0 INT_L_X40Y104/BYP_L0 INT_L_X40Y104/SL1END0 INT_L_X40Y105/ER1END0 INT_L_X40Y105/NE6A3 INT_L_X40Y105/SL1BEG0 INT_L_X40Y106/NE6B3 INT_L_X40Y107/NE6C3 INT_L_X40Y108/FAN_ALT6 INT_L_X40Y108/FAN_L6 INT_L_X40Y108/NE6D3 INT_L_X40Y108/SS2END1 INT_L_X40Y109/NE6E3 INT_L_X40Y109/SS2A1 INT_L_X40Y110/FAN_ALT6 INT_L_X40Y110/FAN_L6 INT_L_X40Y110/SR1END1 INT_L_X40Y110/SS2BEG1 INT_L_X40Y111/BYP_ALT4 INT_L_X40Y111/BYP_BOUNCE4 INT_L_X40Y111/ER1BEG1 INT_L_X40Y111/FAN_ALT7 INT_L_X40Y111/FAN_L7 INT_L_X40Y111/SR1BEG1 INT_L_X40Y111/SR1BEG_S0 INT_L_X40Y111/WR1END_S1_0 INT_L_X40Y111/WW2BEG0 INT_L_X40Y112/BYP_ALT0 INT_L_X40Y112/BYP_BOUNCE0 INT_L_X40Y112/FAN_ALT7 INT_L_X40Y112/FAN_L7 INT_L_X40Y112/WR1BEG1 INT_L_X40Y112/WR1END0 INT_L_X42Y108/SL1END2 INT_L_X42Y108/WL1BEG1 INT_L_X42Y109/EL1END2 INT_L_X42Y109/FAN_ALT6 INT_L_X42Y109/FAN_ALT7 INT_L_X42Y109/FAN_BOUNCE7 INT_L_X42Y109/FAN_L6 INT_L_X42Y109/FAN_L7 INT_L_X42Y109/SL1BEG2 INT_R_X39Y104/ER1BEG_S0 INT_R_X39Y104/IMUX25 INT_R_X39Y104/IMUX30 INT_R_X39Y104/SL1END3 INT_R_X39Y104/SR1BEG_S0 INT_R_X39Y105/ER1BEG0 INT_R_X39Y105/LOGIC_OUTS15 INT_R_X39Y105/NE6BEG3 INT_R_X39Y105/SL1BEG3 INT_R_X39Y111/ER1END1 INT_R_X39Y111/FAN6 INT_R_X39Y111/FAN_ALT6 INT_R_X39Y111/WW2A0 INT_R_X39Y112/FAN6 INT_R_X39Y112/FAN_ALT6 INT_R_X39Y112/WR1END1 INT_R_X41Y108/FAN6 INT_R_X41Y108/FAN_ALT6 INT_R_X41Y108/WL1END1 INT_R_X41Y109/EL1BEG2 INT_R_X41Y109/NE6END3 INT_R_X41Y109/NN2BEG3 INT_R_X41Y110/NN2A3 INT_R_X41Y111/ER1END1 INT_R_X41Y111/FAN6 INT_R_X41Y111/FAN_ALT6 INT_R_X41Y111/IMUX46 INT_R_X41Y111/NN2END3 INT_R_X41Y111/WR1BEG_S0 INT_R_X41Y112/WR1BEG0 VBRK_X99Y110/VBRK_ER1BEG0 VBRK_X99Y110/VBRK_NE4BEG3 VBRK_X99Y116/VBRK_WW2A0 VBRK_X99Y117/VBRK_WR1END1 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y108/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y110/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y111/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X40Y112/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y109/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y109/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y105/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y111/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y112/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y108/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y111/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X38Y111/INT_L.WW2END0->>ER1BEG1 INT_L_X40Y104/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y104/INT_L.SL1END0->>BYP_ALT0 INT_L_X40Y105/INT_L.ER1END0->>SL1BEG0 INT_L_X40Y108/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y108/INT_L.SS2END1->>FAN_ALT6 INT_L_X40Y110/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y110/INT_L.SR1END1->>FAN_ALT6 INT_L_X40Y110/INT_L.SR1END1->>SS2BEG1 INT_L_X40Y111/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y111/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X40Y111/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y111/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X40Y111/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X40Y111/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X40Y111/INT_L.SR1BEG_S0->>WW2BEG0 INT_L_X40Y111/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X40Y112/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X40Y112/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X40Y112/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y112/INT_L.WR1END0->>BYP_ALT0 INT_L_X40Y112/INT_L.WR1END0->>WR1BEG1 INT_L_X42Y108/INT_L.SL1END2->>WL1BEG1 INT_L_X42Y109/INT_L.EL1END2->>FAN_ALT7 INT_L_X42Y109/INT_L.EL1END2->>SL1BEG2 INT_L_X42Y109/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y109/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y109/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y109/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_R_X39Y104/INT_R.SL1END3->>ER1BEG_S0 INT_R_X39Y104/INT_R.SL1END3->>IMUX30 INT_R_X39Y104/INT_R.SL1END3->>SR1BEG_S0 INT_R_X39Y104/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y105/INT_R.LOGIC_OUTS15->>NE6BEG3 INT_R_X39Y105/INT_R.LOGIC_OUTS15->>SL1BEG3 INT_R_X39Y111/INT_R.ER1END1->>FAN_ALT6 INT_R_X39Y111/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y112/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y112/INT_R.WR1END1->>FAN_ALT6 INT_R_X41Y108/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y108/INT_R.WL1END1->>FAN_ALT6 INT_R_X41Y109/INT_R.NE6END3->>EL1BEG2 INT_R_X41Y109/INT_R.NE6END3->>NN2BEG3 INT_R_X41Y111/INT_R.ER1END1->>FAN_ALT6 INT_R_X41Y111/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y111/INT_R.NN2END3->>IMUX46 INT_R_X41Y111/INT_R.NN2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 29, 

color_proc/colcnt[1]_i_1_n_0 - 
wires: CLBLM_R_X39Y104/CLBLM_BYP0 CLBLM_R_X39Y104/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_L_AX CLBLM_R_X39Y104/CLBLM_L_BMUX INT_L_X38Y103/ER1BEG_S0 INT_L_X38Y103/SW2END3 INT_L_X38Y104/ER1BEG0 INT_L_X38Y104/SW2END_N0_3 INT_R_X39Y103/SW2A3 INT_R_X39Y104/BYP0 INT_R_X39Y104/BYP_ALT0 INT_R_X39Y104/ER1END0 INT_R_X39Y104/LOGIC_OUTS17 INT_R_X39Y104/SW2BEG3 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y104/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X38Y103/INT_L.SW2END3->>ER1BEG_S0 INT_R_X39Y104/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y104/INT_R.ER1END0->>BYP_ALT0 INT_R_X39Y104/INT_R.LOGIC_OUTS17->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl[0] - 
wires: CLBLL_L_X40Y98/CLBLL_BYP1 CLBLL_L_X40Y98/CLBLL_LL_AX CLBLL_L_X42Y97/CLBLL_EE2BEG0 CLBLM_R_X41Y97/CLBLM_EE2BEG0 CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y97/CLBLM_M_A CLBLM_R_X41Y98/CLBLM_BYP5 CLBLM_R_X41Y98/CLBLM_L_BX CLBLM_R_X43Y98/CLBLM_BYP1 CLBLM_R_X43Y98/CLBLM_M_AX INT_L_X40Y98/BYP_ALT1 INT_L_X40Y98/BYP_L1 INT_L_X40Y98/EL1BEG2 INT_L_X40Y98/FAN_ALT5 INT_L_X40Y98/FAN_BOUNCE5 INT_L_X40Y98/NW2END3 INT_L_X42Y97/EE2A0 INT_R_X41Y97/EE2BEG0 INT_R_X41Y97/LOGIC_OUTS12 INT_R_X41Y97/NL1BEG_N3 INT_R_X41Y97/NW2BEG3 INT_R_X41Y98/BYP5 INT_R_X41Y98/BYP_ALT5 INT_R_X41Y98/EL1END2 INT_R_X41Y98/NW2A3 INT_R_X43Y97/EE2END0 INT_R_X43Y97/NR1BEG0 INT_R_X43Y98/BYP1 INT_R_X43Y98/BYP_ALT1 INT_R_X43Y98/NR1END0 
pips: CLBLL_L_X40Y98/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLM_R_X41Y97/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y98/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y98/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X40Y98/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y98/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y98/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X40Y98/INT_L.NW2END3->>EL1BEG2 INT_L_X40Y98/INT_L.NW2END3->>FAN_ALT5 INT_R_X41Y97/INT_R.LOGIC_OUTS12->>EE2BEG0 INT_R_X41Y97/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X41Y97/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X41Y98/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y98/INT_R.EL1END2->>BYP_ALT5 INT_R_X43Y97/INT_R.EE2END0->>NR1BEG0 INT_R_X43Y98/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y98/INT_R.NR1END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u1/ctrl[10] - 
wires: CLBLL_L_X42Y102/CLBLL_BYP4 CLBLL_L_X42Y102/CLBLL_LL_BX CLBLL_L_X42Y103/CLBLL_SW2A2 CLBLL_L_X42Y104/CLBLL_LL_AMUX CLBLL_L_X42Y104/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y105/CLBLL_IMUX2 CLBLL_L_X42Y105/CLBLL_LL_A2 CLBLM_R_X41Y101/CLBLM_IMUX7 CLBLM_R_X41Y101/CLBLM_M_A1 CLBLM_R_X41Y102/CLBLM_IMUX7 CLBLM_R_X41Y102/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_SW2A2 CLBLM_R_X43Y100/CLBLM_BYP4 CLBLM_R_X43Y100/CLBLM_M_BX CLBLM_R_X43Y102/CLBLM_IMUX3 CLBLM_R_X43Y102/CLBLM_L_A2 INT_L_X42Y102/BYP_ALT4 INT_L_X42Y102/BYP_L4 INT_L_X42Y102/ER1BEG1 INT_L_X42Y102/SR1BEG_S0 INT_L_X42Y102/SR1END3 INT_L_X42Y103/SL1END2 INT_L_X42Y103/SR1BEG3 INT_L_X42Y103/SR1END_N3_3 INT_L_X42Y103/SW2A2 INT_L_X42Y104/LOGIC_OUTS_L20 INT_L_X42Y104/NL1BEG1 INT_L_X42Y104/SL1BEG2 INT_L_X42Y104/SW2BEG2 INT_L_X42Y105/IMUX_L2 INT_L_X42Y105/NL1END1 INT_R_X41Y101/IMUX7 INT_R_X41Y101/SL1END3 INT_R_X41Y102/IMUX7 INT_R_X41Y102/SL1BEG3 INT_R_X41Y102/SR1END3 INT_R_X41Y103/SR1BEG3 INT_R_X41Y103/SR1END_N3_3 INT_R_X41Y103/SW2END2 INT_R_X43Y100/BYP4 INT_R_X43Y100/BYP_ALT4 INT_R_X43Y100/SS2END1 INT_R_X43Y101/SS2A1 INT_R_X43Y102/ER1END1 INT_R_X43Y102/IMUX3 INT_R_X43Y102/SS2BEG1 
pips: CLBLL_L_X42Y102/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y104/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y100/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X42Y102/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y102/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X42Y102/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X42Y102/INT_L.SR1END3->>SR1BEG_S0 INT_L_X42Y103/INT_L.SL1END2->>SR1BEG3 INT_L_X42Y104/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X42Y104/INT_L.LOGIC_OUTS_L20->>SL1BEG2 INT_L_X42Y104/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_L_X42Y105/INT_L.NL1END1->>IMUX_L2 INT_R_X41Y101/INT_R.SL1END3->>IMUX7 INT_R_X41Y102/INT_R.SR1END3->>IMUX7 INT_R_X41Y102/INT_R.SR1END3->>SL1BEG3 INT_R_X41Y103/INT_R.SW2END2->>SR1BEG3 INT_R_X43Y100/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y100/INT_R.SS2END1->>BYP_ALT4 INT_R_X43Y102/INT_R.ER1END1->>IMUX3 INT_R_X43Y102/INT_R.ER1END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/ctrl[11] - 
wires: CLBLL_L_X42Y100/CLBLL_EE2BEG1 CLBLL_L_X42Y102/CLBLL_SW2A1 CLBLL_L_X42Y104/CLBLL_LL_A CLBLL_L_X42Y104/CLBLL_LOGIC_OUTS12 CLBLM_R_X41Y100/CLBLM_EE2BEG1 CLBLM_R_X41Y100/CLBLM_IMUX11 CLBLM_R_X41Y100/CLBLM_M_A4 CLBLM_R_X41Y102/CLBLM_IMUX27 CLBLM_R_X41Y102/CLBLM_M_B4 CLBLM_R_X41Y102/CLBLM_SW2A1 CLBLM_R_X43Y100/CLBLM_IMUX35 CLBLM_R_X43Y100/CLBLM_M_C6 CLBLM_R_X43Y103/CLBLM_IMUX4 CLBLM_R_X43Y103/CLBLM_IMUX6 CLBLM_R_X43Y103/CLBLM_L_A1 CLBLM_R_X43Y103/CLBLM_M_A6 CLBLM_R_X43Y104/CLBLM_BYP0 CLBLM_R_X43Y104/CLBLM_L_AX INT_L_X42Y100/EE2A1 INT_L_X42Y102/SW2A1 INT_L_X42Y103/EL1BEG3 INT_L_X42Y103/SR1END1 INT_L_X42Y103/SW2BEG1 INT_L_X42Y104/EL1BEG_N3 INT_L_X42Y104/LOGIC_OUTS_L12 INT_L_X42Y104/NE2BEG0 INT_L_X42Y104/SR1BEG1 INT_L_X42Y105/NE2A0 INT_R_X41Y100/EE2BEG1 INT_R_X41Y100/IMUX11 INT_R_X41Y100/SS2END1 INT_R_X41Y101/SS2A1 INT_R_X41Y102/IMUX27 INT_R_X41Y102/SS2BEG1 INT_R_X41Y102/SW2END1 INT_R_X43Y100/EE2END1 INT_R_X43Y100/IMUX35 INT_R_X43Y103/EL1END3 INT_R_X43Y103/IMUX4 INT_R_X43Y103/IMUX6 INT_R_X43Y103/SR1END1 INT_R_X43Y104/BYP0 INT_R_X43Y104/BYP_ALT0 INT_R_X43Y104/NE2END_S3_0 INT_R_X43Y104/SL1END0 INT_R_X43Y104/SR1BEG1 INT_R_X43Y105/NE2END0 INT_R_X43Y105/SL1BEG0 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y103/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y103/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y104/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X42Y103/INT_L.SR1END1->>SW2BEG1 INT_L_X42Y104/INT_L.LOGIC_OUTS_L12->>EL1BEG_N3 INT_L_X42Y104/INT_L.LOGIC_OUTS_L12->>NE2BEG0 INT_L_X42Y104/INT_L.LOGIC_OUTS_L12->>SR1BEG1 INT_R_X41Y100/INT_R.SS2END1->>EE2BEG1 INT_R_X41Y100/INT_R.SS2END1->>IMUX11 INT_R_X41Y102/INT_R.SW2END1->>IMUX27 INT_R_X41Y102/INT_R.SW2END1->>SS2BEG1 INT_R_X43Y100/INT_R.EE2END1->>IMUX35 INT_R_X43Y103/INT_R.EL1END3->>IMUX6 INT_R_X43Y103/INT_R.SR1END1->>IMUX4 INT_R_X43Y104/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y104/INT_R.SL1END0->>BYP_ALT0 INT_R_X43Y104/INT_R.SL1END0->>SR1BEG1 INT_R_X43Y105/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[12] - 
wires: BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_SW2A1 BRAM_L_X44Y100/BRAM_SW2A1_2 BRKH_INT_X45Y99/BRKH_INT_SS2A0 CLBLL_R_X45Y100/CLBLL_BYP1 CLBLL_R_X45Y100/CLBLL_LL_AX CLBLL_R_X45Y101/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y101/CLBLL_L_AMUX CLBLL_R_X45Y102/CLBLL_BYP0 CLBLL_R_X45Y102/CLBLL_BYP4 CLBLL_R_X45Y102/CLBLL_LL_BX CLBLL_R_X45Y102/CLBLL_L_AX CLBLL_R_X45Y103/CLBLL_BYP4 CLBLL_R_X45Y103/CLBLL_LL_BX CLBLL_R_X45Y104/CLBLL_IMUX10 CLBLL_R_X45Y104/CLBLL_L_A4 CLBLL_R_X45Y98/CLBLL_BYP1 CLBLL_R_X45Y98/CLBLL_LL_AX CLBLM_R_X43Y102/CLBLM_SW2A1 CLBLM_R_X43Y103/CLBLM_BYP4 CLBLM_R_X43Y103/CLBLM_M_BX INT_L_X44Y102/SW2A1 INT_L_X44Y103/SW2BEG1 INT_L_X44Y103/WR1END2 INT_R_X43Y102/NL1BEG1 INT_R_X43Y102/SW2END1 INT_R_X43Y103/BYP4 INT_R_X43Y103/BYP_ALT4 INT_R_X43Y103/NL1END1 INT_R_X45Y100/BYP1 INT_R_X45Y100/BYP_ALT1 INT_R_X45Y100/SR1BEG_S0 INT_R_X45Y100/SR1END3 INT_R_X45Y100/SS2BEG0 INT_R_X45Y101/FAN_BOUNCE_S3_2 INT_R_X45Y101/LOGIC_OUTS16 INT_R_X45Y101/NL1BEG1 INT_R_X45Y101/SR1BEG3 INT_R_X45Y101/SR1END_N3_3 INT_R_X45Y102/BYP0 INT_R_X45Y102/BYP4 INT_R_X45Y102/BYP_ALT0 INT_R_X45Y102/BYP_ALT4 INT_R_X45Y102/FAN_ALT2 INT_R_X45Y102/FAN_BOUNCE2 INT_R_X45Y102/NL1END1 INT_R_X45Y102/NR1BEG1 INT_R_X45Y103/BYP4 INT_R_X45Y103/BYP_ALT4 INT_R_X45Y103/NR1BEG1 INT_R_X45Y103/NR1END1 INT_R_X45Y103/WR1BEG2 INT_R_X45Y104/IMUX10 INT_R_X45Y104/NR1END1 INT_R_X45Y98/BYP1 INT_R_X45Y98/BYP_ALT1 INT_R_X45Y98/SS2END0 INT_R_X45Y99/SS2A0 
pips: CLBLL_R_X45Y100/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y101/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y102/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y102/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y103/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y98/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLM_R_X43Y103/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X44Y103/INT_L.WR1END2->>SW2BEG1 INT_R_X43Y102/INT_R.SW2END1->>NL1BEG1 INT_R_X43Y103/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y103/INT_R.NL1END1->>BYP_ALT4 INT_R_X45Y100/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y100/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X45Y100/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X45Y100/INT_R.SR1END3->>SR1BEG_S0 INT_R_X45Y101/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X45Y101/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X45Y102/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y102/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y102/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y102/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X45Y102/INT_R.NL1END1->>BYP_ALT4 INT_R_X45Y102/INT_R.NL1END1->>FAN_ALT2 INT_R_X45Y102/INT_R.NL1END1->>NR1BEG1 INT_R_X45Y103/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y103/INT_R.NR1END1->>BYP_ALT4 INT_R_X45Y103/INT_R.NR1END1->>NR1BEG1 INT_R_X45Y103/INT_R.NR1END1->>WR1BEG2 INT_R_X45Y104/INT_R.NR1END1->>IMUX10 INT_R_X45Y98/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y98/INT_R.SS2END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[13] - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_WR1END3 BRAM_L_X44Y100/BRAM_WR1END3_3 CLBLL_L_X42Y100/CLBLL_WW2END3 CLBLL_L_X42Y101/CLBLL_WW2END3 CLBLL_R_X45Y102/CLBLL_BYP5 CLBLL_R_X45Y102/CLBLL_IMUX35 CLBLL_R_X45Y102/CLBLL_LL_C6 CLBLL_R_X45Y102/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y102/CLBLL_L_AMUX CLBLL_R_X45Y102/CLBLL_L_BX CLBLL_R_X45Y103/CLBLL_IMUX28 CLBLL_R_X45Y103/CLBLL_LL_C4 CLBLL_R_X45Y104/CLBLL_IMUX26 CLBLL_R_X45Y104/CLBLL_L_B4 CLBLM_R_X41Y100/CLBLM_IMUX15 CLBLM_R_X41Y100/CLBLM_M_B1 CLBLM_R_X41Y100/CLBLM_WW2END3 CLBLM_R_X41Y101/CLBLM_IMUX15 CLBLM_R_X41Y101/CLBLM_M_B1 CLBLM_R_X41Y101/CLBLM_WW2END3 CLBLM_R_X43Y103/CLBLM_BYP3 CLBLM_R_X43Y103/CLBLM_M_CX CLBLM_R_X43Y103/CLBLM_WR1END3 INT_L_X42Y100/WW2A3 INT_L_X42Y101/WW2A3 INT_L_X44Y103/NW2END2 INT_L_X44Y103/WR1BEG3 INT_R_X41Y100/IMUX15 INT_R_X41Y100/WW2END3 INT_R_X41Y101/IMUX15 INT_R_X41Y101/WW2END3 INT_R_X41Y101/WW2END_N0_3 INT_R_X41Y102/WW2END_N0_3 INT_R_X43Y100/SL1END3 INT_R_X43Y100/WW2BEG3 INT_R_X43Y101/SL1BEG3 INT_R_X43Y101/SL1END3 INT_R_X43Y101/WW2BEG3 INT_R_X43Y102/SL1BEG3 INT_R_X43Y102/SR1END3 INT_R_X43Y103/BYP3 INT_R_X43Y103/BYP_ALT3 INT_R_X43Y103/SR1BEG3 INT_R_X43Y103/SR1END_N3_3 INT_R_X43Y103/WR1END3 INT_R_X45Y102/BYP5 INT_R_X45Y102/BYP_ALT5 INT_R_X45Y102/FAN_ALT5 INT_R_X45Y102/FAN_BOUNCE5 INT_R_X45Y102/IMUX35 INT_R_X45Y102/LOGIC_OUTS16 INT_R_X45Y102/NR1BEG2 INT_R_X45Y102/NW2BEG2 INT_R_X45Y103/IMUX28 INT_R_X45Y103/NL1BEG1 INT_R_X45Y103/NR1END2 INT_R_X45Y103/NW2A2 INT_R_X45Y104/IMUX26 INT_R_X45Y104/NL1END1 
pips: CLBLL_R_X45Y102/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y102/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y102/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y103/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X44Y103/INT_L.NW2END2->>WR1BEG3 INT_R_X41Y100/INT_R.WW2END3->>IMUX15 INT_R_X41Y101/INT_R.WW2END3->>IMUX15 INT_R_X43Y100/INT_R.SL1END3->>WW2BEG3 INT_R_X43Y101/INT_R.SL1END3->>SL1BEG3 INT_R_X43Y101/INT_R.SL1END3->>WW2BEG3 INT_R_X43Y102/INT_R.SR1END3->>SL1BEG3 INT_R_X43Y103/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y103/INT_R.WR1END3->>BYP_ALT3 INT_R_X43Y103/INT_R.WR1END3->>SR1BEG3 INT_R_X45Y102/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y102/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y102/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X45Y102/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X45Y102/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X45Y102/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X45Y102/INT_R.LOGIC_OUTS16->>NW2BEG2 INT_R_X45Y103/INT_R.NR1END2->>IMUX28 INT_R_X45Y103/INT_R.NR1END2->>NL1BEG1 INT_R_X45Y104/INT_R.NL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[14] - 
wires: BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WL1END1 BRAM_L_X44Y100/BRAM_ER1BEG2_2 BRAM_L_X44Y100/BRAM_ER1BEG2_3 BRAM_L_X44Y105/BRAM_WL1END1_1 CLBLL_L_X42Y104/CLBLL_BYP4 CLBLL_L_X42Y104/CLBLL_LL_BX CLBLL_L_X42Y105/CLBLL_IMUX27 CLBLL_L_X42Y105/CLBLL_LL_B4 CLBLL_R_X45Y102/CLBLL_BYP2 CLBLL_R_X45Y102/CLBLL_BYP6 CLBLL_R_X45Y102/CLBLL_LL_DX CLBLL_R_X45Y102/CLBLL_L_CX CLBLL_R_X45Y106/CLBLL_LL_AMUX CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS20 CLBLM_R_X43Y102/CLBLM_ER1BEG2 CLBLM_R_X43Y102/CLBLM_IMUX19 CLBLM_R_X43Y102/CLBLM_L_B2 CLBLM_R_X43Y103/CLBLM_ER1BEG2 CLBLM_R_X43Y103/CLBLM_IMUX19 CLBLM_R_X43Y103/CLBLM_L_B2 CLBLM_R_X43Y106/CLBLM_IMUX4 CLBLM_R_X43Y106/CLBLM_M_A6 CLBLM_R_X43Y106/CLBLM_WL1END1 INT_L_X42Y103/SE2A1 INT_L_X42Y104/BYP_ALT4 INT_L_X42Y104/BYP_L4 INT_L_X42Y104/SE2BEG1 INT_L_X42Y104/SL1END1 INT_L_X42Y105/IMUX_L27 INT_L_X42Y105/SL1BEG1 INT_L_X42Y105/SR1END1 INT_L_X42Y106/SR1BEG1 INT_L_X42Y106/WL1END0 INT_L_X44Y102/ER1BEG3 INT_L_X44Y102/ER1END2 INT_L_X44Y102/SE2A2 INT_L_X44Y103/ER1END2 INT_L_X44Y103/SE2BEG2 INT_L_X44Y106/WL1BEG1 INT_L_X44Y106/WR1END3 INT_R_X43Y102/ER1BEG2 INT_R_X43Y102/IMUX19 INT_R_X43Y102/SL1END1 INT_R_X43Y103/ER1BEG2 INT_R_X43Y103/IMUX19 INT_R_X43Y103/SE2END1 INT_R_X43Y103/SL1BEG1 INT_R_X43Y106/IMUX4 INT_R_X43Y106/WL1BEG0 INT_R_X43Y106/WL1END1 INT_R_X45Y102/BYP2 INT_R_X45Y102/BYP6 INT_R_X45Y102/BYP_ALT2 INT_R_X45Y102/BYP_ALT6 INT_R_X45Y102/ER1END3 INT_R_X45Y102/SE2END2 INT_R_X45Y103/ER1END_N3_3 INT_R_X45Y106/LOGIC_OUTS20 INT_R_X45Y106/WR1BEG3 
pips: CLBLL_L_X42Y104/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X45Y102/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y102/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X45Y106/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X43Y102/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y106/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X42Y104/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y104/INT_L.SL1END1->>BYP_ALT4 INT_L_X42Y104/INT_L.SL1END1->>SE2BEG1 INT_L_X42Y105/INT_L.SR1END1->>IMUX_L27 INT_L_X42Y105/INT_L.SR1END1->>SL1BEG1 INT_L_X42Y106/INT_L.WL1END0->>SR1BEG1 INT_L_X44Y102/INT_L.ER1END2->>ER1BEG3 INT_L_X44Y103/INT_L.ER1END2->>SE2BEG2 INT_L_X44Y106/INT_L.WR1END3->>WL1BEG1 INT_R_X43Y102/INT_R.SL1END1->>ER1BEG2 INT_R_X43Y102/INT_R.SL1END1->>IMUX19 INT_R_X43Y103/INT_R.SE2END1->>ER1BEG2 INT_R_X43Y103/INT_R.SE2END1->>IMUX19 INT_R_X43Y103/INT_R.SE2END1->>SL1BEG1 INT_R_X43Y106/INT_R.WL1END1->>IMUX4 INT_R_X43Y106/INT_R.WL1END1->>WL1BEG0 INT_R_X45Y102/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y102/INT_R.BYP_ALT6->>BYP6 INT_R_X45Y102/INT_R.ER1END3->>BYP_ALT6 INT_R_X45Y102/INT_R.SE2END2->>BYP_ALT2 INT_R_X45Y106/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[15] - 
wires: CLBLL_L_X40Y100/CLBLL_IMUX11 CLBLL_L_X40Y100/CLBLL_LL_A4 CLBLL_L_X42Y104/CLBLL_BYP3 CLBLL_L_X42Y104/CLBLL_LL_CX CLBLL_L_X42Y104/CLBLL_WL1END1 CLBLL_L_X42Y105/CLBLL_BYP3 CLBLL_L_X42Y105/CLBLL_ER1BEG2 CLBLL_L_X42Y105/CLBLL_LL_CX CLBLM_R_X41Y100/CLBLM_IMUX22 CLBLM_R_X41Y100/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_BYP5 CLBLM_R_X41Y104/CLBLM_L_BX CLBLM_R_X41Y104/CLBLM_WL1END1 CLBLM_R_X41Y105/CLBLM_ER1BEG2 CLBLM_R_X41Y105/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y105/CLBLM_L_DMUX CLBLM_R_X43Y103/CLBLM_IMUX20 CLBLM_R_X43Y103/CLBLM_L_C2 CLBLM_R_X43Y104/CLBLM_BYP5 CLBLM_R_X43Y104/CLBLM_L_BX INT_L_X40Y100/IMUX_L11 INT_L_X40Y100/WL1END1 INT_L_X42Y104/BYP_ALT3 INT_L_X42Y104/BYP_L3 INT_L_X42Y104/SL1END2 INT_L_X42Y104/WL1BEG1 INT_L_X42Y105/BYP_ALT3 INT_L_X42Y105/BYP_L3 INT_L_X42Y105/EL1BEG1 INT_L_X42Y105/ER1END2 INT_L_X42Y105/SL1BEG2 INT_R_X41Y100/IMUX22 INT_R_X41Y100/SR1END2 INT_R_X41Y100/WL1BEG1 INT_R_X41Y101/SR1BEG2 INT_R_X41Y101/SS2END1 INT_R_X41Y102/SS2A1 INT_R_X41Y103/SS2BEG1 INT_R_X41Y103/SS2END1 INT_R_X41Y104/BYP5 INT_R_X41Y104/BYP_ALT5 INT_R_X41Y104/SS2A1 INT_R_X41Y104/WL1END1 INT_R_X41Y105/ER1BEG2 INT_R_X41Y105/LOGIC_OUTS19 INT_R_X41Y105/SS2BEG1 INT_R_X43Y103/IMUX20 INT_R_X43Y103/SS2END1 INT_R_X43Y104/BYP5 INT_R_X43Y104/BYP_ALT5 INT_R_X43Y104/SL1END1 INT_R_X43Y104/SS2A1 INT_R_X43Y105/EL1END1 INT_R_X43Y105/SL1BEG1 INT_R_X43Y105/SS2BEG1 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y104/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X42Y105/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y105/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X43Y104/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X40Y100/INT_L.WL1END1->>IMUX_L11 INT_L_X42Y104/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y104/INT_L.SL1END2->>BYP_ALT3 INT_L_X42Y104/INT_L.SL1END2->>WL1BEG1 INT_L_X42Y105/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y105/INT_L.ER1END2->>BYP_ALT3 INT_L_X42Y105/INT_L.ER1END2->>EL1BEG1 INT_L_X42Y105/INT_L.ER1END2->>SL1BEG2 INT_R_X41Y100/INT_R.SR1END2->>IMUX22 INT_R_X41Y100/INT_R.SR1END2->>WL1BEG1 INT_R_X41Y101/INT_R.SS2END1->>SR1BEG2 INT_R_X41Y103/INT_R.SS2END1->>SS2BEG1 INT_R_X41Y104/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y104/INT_R.WL1END1->>BYP_ALT5 INT_R_X41Y105/INT_R.LOGIC_OUTS19->>ER1BEG2 INT_R_X41Y105/INT_R.LOGIC_OUTS19->>SS2BEG1 INT_R_X43Y103/INT_R.SS2END1->>IMUX20 INT_R_X43Y104/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y104/INT_R.SL1END1->>BYP_ALT5 INT_R_X43Y105/INT_R.EL1END1->>SL1BEG1 INT_R_X43Y105/INT_R.EL1END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

ctrl[15]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_WW4A2 BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_SE2A1 BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_SW4END1 BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_WW4B2 BRAM_L_X44Y100/BRAM_SE2A1_2 BRAM_L_X44Y100/BRAM_SW4END1_4 BRAM_L_X44Y100/BRAM_WW2A1_0 BRAM_L_X44Y100/BRAM_WW4A2_0 BRAM_L_X44Y105/BRAM_WR1END2_2 BRAM_L_X44Y95/BRAM_WW4B2_4 BRKH_INT_X40Y99/BRKH_INT_SS2A1 BRKH_INT_X42Y99/BRKH_INT_SS6D2 BRKH_INT_X42Y99/BRKH_INT_SS6END2 BRKH_INT_X45Y99/BRKH_INT_SS6END1 CLBLL_L_X40Y100/CLBLL_CTRL1 CLBLL_L_X40Y100/CLBLL_LL_SR CLBLL_L_X40Y98/CLBLL_CTRL1 CLBLL_L_X40Y98/CLBLL_LL_SR CLBLL_L_X42Y100/CLBLL_CTRL1 CLBLL_L_X42Y100/CLBLL_LL_SR CLBLL_L_X42Y100/CLBLL_WW2A1 CLBLL_L_X42Y100/CLBLL_WW4C2 CLBLL_L_X42Y101/CLBLL_CTRL1 CLBLL_L_X42Y101/CLBLL_LL_SR CLBLL_L_X42Y102/CLBLL_CTRL1 CLBLL_L_X42Y102/CLBLL_LL_SR CLBLL_L_X42Y102/CLBLL_SW2A2 CLBLL_L_X42Y104/CLBLL_CTRL1 CLBLL_L_X42Y104/CLBLL_LL_SR CLBLL_L_X42Y97/CLBLL_CTRL1 CLBLL_L_X42Y97/CLBLL_LL_SR CLBLL_L_X42Y97/CLBLL_WL1END1 CLBLL_L_X42Y98/CLBLL_CTRL0 CLBLL_L_X42Y98/CLBLL_CTRL1 CLBLL_L_X42Y98/CLBLL_LL_SR CLBLL_L_X42Y98/CLBLL_L_SR CLBLL_L_X42Y99/CLBLL_CTRL0 CLBLL_L_X42Y99/CLBLL_L_SR CLBLL_L_X42Y99/CLBLL_WW4END2 CLBLL_R_X45Y100/CLBLL_CTRL1 CLBLL_R_X45Y100/CLBLL_LL_SR CLBLL_R_X45Y102/CLBLL_CTRL0 CLBLL_R_X45Y102/CLBLL_EL1BEG1 CLBLL_R_X45Y102/CLBLL_L_SR CLBLL_R_X45Y103/CLBLL_CTRL1 CLBLL_R_X45Y103/CLBLL_LL_SR CLBLL_R_X45Y103/CLBLL_WR1END2 CLBLL_R_X45Y104/CLBLL_CTRL0 CLBLL_R_X45Y104/CLBLL_L_SR CLBLL_R_X45Y105/CLBLL_CTRL0 CLBLL_R_X45Y105/CLBLL_L_SR CLBLL_R_X45Y106/CLBLL_CTRL0 CLBLL_R_X45Y106/CLBLL_L_SR CLBLL_R_X45Y107/CLBLL_CTRL0 CLBLL_R_X45Y107/CLBLL_L_SR CLBLL_R_X45Y107/CLBLL_WL1END1 CLBLL_R_X45Y108/CLBLL_CTRL0 CLBLL_R_X45Y108/CLBLL_CTRL1 CLBLL_R_X45Y108/CLBLL_LL_SR CLBLL_R_X45Y108/CLBLL_L_SR CLBLL_R_X45Y108/CLBLL_WL1END1 CLBLL_R_X45Y110/CLBLL_SW2A1 CLBLL_R_X45Y98/CLBLL_CTRL0 CLBLL_R_X45Y98/CLBLL_CTRL1 CLBLL_R_X45Y98/CLBLL_LL_SR CLBLL_R_X45Y98/CLBLL_L_SR CLBLL_R_X45Y98/CLBLL_SE2A1 CLBLL_R_X45Y99/CLBLL_CTRL0 CLBLL_R_X45Y99/CLBLL_L_SR CLBLL_R_X45Y99/CLBLL_WR1END2 CLBLM_L_X46Y102/CLBLM_EL1BEG1 CLBLM_L_X46Y103/CLBLM_WR1END2 CLBLM_L_X46Y107/CLBLM_WL1END1 CLBLM_L_X46Y108/CLBLM_CTRL1 CLBLM_L_X46Y108/CLBLM_M_SR CLBLM_L_X46Y108/CLBLM_WL1END1 CLBLM_L_X46Y110/CLBLM_SW2A1 CLBLM_L_X46Y111/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y111/CLBLM_M_B CLBLM_L_X46Y98/CLBLM_SE2A1 CLBLM_L_X46Y99/CLBLM_WR1END2 CLBLM_R_X41Y100/CLBLM_CTRL1 CLBLM_R_X41Y100/CLBLM_M_SR CLBLM_R_X41Y100/CLBLM_WW2A1 CLBLM_R_X41Y100/CLBLM_WW4C2 CLBLM_R_X41Y101/CLBLM_CTRL1 CLBLM_R_X41Y101/CLBLM_M_SR CLBLM_R_X41Y102/CLBLM_CTRL1 CLBLM_R_X41Y102/CLBLM_M_SR CLBLM_R_X41Y102/CLBLM_SW2A2 CLBLM_R_X41Y97/CLBLM_CTRL1 CLBLM_R_X41Y97/CLBLM_M_SR CLBLM_R_X41Y97/CLBLM_WL1END1 CLBLM_R_X41Y98/CLBLM_CTRL0 CLBLM_R_X41Y98/CLBLM_CTRL1 CLBLM_R_X41Y98/CLBLM_L_SR CLBLM_R_X41Y98/CLBLM_M_SR CLBLM_R_X41Y99/CLBLM_CTRL1 CLBLM_R_X41Y99/CLBLM_M_SR CLBLM_R_X41Y99/CLBLM_WW4END2 CLBLM_R_X43Y100/CLBLM_CTRL0 CLBLM_R_X43Y100/CLBLM_L_SR CLBLM_R_X43Y100/CLBLM_WW2A1 CLBLM_R_X43Y100/CLBLM_WW4A2 CLBLM_R_X43Y102/CLBLM_CTRL0 CLBLM_R_X43Y102/CLBLM_L_SR CLBLM_R_X43Y102/CLBLM_SE2A1 CLBLM_R_X43Y103/CLBLM_CTRL0 CLBLM_R_X43Y103/CLBLM_L_SR CLBLM_R_X43Y104/CLBLM_CTRL0 CLBLM_R_X43Y104/CLBLM_L_SR CLBLM_R_X43Y104/CLBLM_SW4END1 CLBLM_R_X43Y106/CLBLM_CTRL1 CLBLM_R_X43Y106/CLBLM_M_SR CLBLM_R_X43Y107/CLBLM_CTRL1 CLBLM_R_X43Y107/CLBLM_M_SR CLBLM_R_X43Y107/CLBLM_WR1END2 CLBLM_R_X43Y99/CLBLM_WW4B2 INT_L_X40Y100/CTRL_L1 INT_L_X40Y100/ER1BEG2 INT_L_X40Y100/SS2BEG1 INT_L_X40Y100/WW2END1 INT_L_X40Y100/WW4END2 INT_L_X40Y98/BYP_ALT4 INT_L_X40Y98/BYP_BOUNCE4 INT_L_X40Y98/CTRL_L1 INT_L_X40Y98/SS2END1 INT_L_X40Y99/SS2A1 INT_L_X42Y100/CTRL_L1 INT_L_X42Y100/ER1BEG2 INT_L_X42Y100/FAN_ALT1 INT_L_X42Y100/FAN_BOUNCE1 INT_L_X42Y100/SS2END2 INT_L_X42Y100/SS6C2 INT_L_X42Y100/SS6E2 INT_L_X42Y100/WW2BEG1 INT_L_X42Y100/WW2END1 INT_L_X42Y100/WW4B2 INT_L_X42Y101/CTRL_L1 INT_L_X42Y101/FAN_ALT1 INT_L_X42Y101/FAN_BOUNCE1 INT_L_X42Y101/SS2A2 INT_L_X42Y101/SS6B2 INT_L_X42Y101/SS6D2 INT_L_X42Y101/SW2END2 INT_L_X42Y102/CTRL_L1 INT_L_X42Y102/FAN_ALT1 INT_L_X42Y102/FAN_BOUNCE1 INT_L_X42Y102/SS2BEG2 INT_L_X42Y102/SS6A2 INT_L_X42Y102/SS6C2 INT_L_X42Y102/SW2A2 INT_L_X42Y102/SW2END2 INT_L_X42Y103/NR1BEG2 INT_L_X42Y103/SS2END2 INT_L_X42Y103/SS6B2 INT_L_X42Y103/SS6BEG2 INT_L_X42Y103/SW2BEG2 INT_L_X42Y104/CTRL_L1 INT_L_X42Y104/NR1END2 INT_L_X42Y104/SS2A2 INT_L_X42Y104/SS6A2 INT_L_X42Y105/SS2BEG2 INT_L_X42Y105/SS6BEG2 INT_L_X42Y105/SW2END2 INT_L_X42Y97/CTRL_L1 INT_L_X42Y97/NR1BEG2 INT_L_X42Y97/SS6END2 INT_L_X42Y97/WL1BEG1 INT_L_X42Y98/CTRL_L0 INT_L_X42Y98/CTRL_L1 INT_L_X42Y98/NR1END2 INT_L_X42Y98/SS6E2 INT_L_X42Y99/CTRL_L0 INT_L_X42Y99/SS6D2 INT_L_X42Y99/SS6END2 INT_L_X42Y99/WW4C2 INT_L_X44Y100/ER1BEG2 INT_L_X44Y100/SS2END1 INT_L_X44Y100/WW2BEG1 INT_L_X44Y100/WW4BEG2 INT_L_X44Y101/SS2A1 INT_L_X44Y102/ER1BEG2 INT_L_X44Y102/SE2END1 INT_L_X44Y102/SS2BEG1 INT_L_X44Y104/SW6E1 INT_L_X44Y105/SW6D1 INT_L_X44Y106/SW6C1 INT_L_X44Y107/SW6B1 INT_L_X44Y107/WL1END0 INT_L_X44Y107/WR1BEG2 INT_L_X44Y108/SW6A1 INT_L_X44Y99/WW4A2 INT_L_X46Y102/EL1END1 INT_L_X46Y102/NR1BEG1 INT_L_X46Y103/NR1END1 INT_L_X46Y103/WR1BEG2 INT_L_X46Y107/SL1END2 INT_L_X46Y107/WL1BEG1 INT_L_X46Y108/CTRL_L1 INT_L_X46Y108/SL1BEG2 INT_L_X46Y108/SR1END2 INT_L_X46Y108/WL1BEG1 INT_L_X46Y109/SR1BEG2 INT_L_X46Y109/SS2END1 INT_L_X46Y110/SS2A1 INT_L_X46Y110/SW2A1 INT_L_X46Y111/LOGIC_OUTS_L13 INT_L_X46Y111/SS2BEG1 INT_L_X46Y111/SW2BEG1 INT_L_X46Y98/NR1BEG1 INT_L_X46Y98/SE2END1 INT_L_X46Y99/NR1END1 INT_L_X46Y99/WR1BEG2 INT_R_X41Y100/CTRL1 INT_R_X41Y100/ER1END2 INT_R_X41Y100/NR1BEG2 INT_R_X41Y100/WW2A1 INT_R_X41Y100/WW4C2 INT_R_X41Y101/CTRL1 INT_R_X41Y101/NR1END2 INT_R_X41Y102/CTRL1 INT_R_X41Y102/FAN_ALT1 INT_R_X41Y102/FAN_BOUNCE1 INT_R_X41Y102/SW2END2 INT_R_X41Y97/BYP_ALT4 INT_R_X41Y97/BYP_BOUNCE4 INT_R_X41Y97/CTRL1 INT_R_X41Y97/NN2BEG2 INT_R_X41Y97/WL1END1 INT_R_X41Y98/CTRL0 INT_R_X41Y98/CTRL1 INT_R_X41Y98/NN2A2 INT_R_X41Y98/SR1END2 INT_R_X41Y99/CTRL1 INT_R_X41Y99/NN2END2 INT_R_X41Y99/SR1BEG2 INT_R_X41Y99/WW4END2 INT_R_X43Y100/CTRL0 INT_R_X43Y100/ER1END2 INT_R_X43Y100/WW2A1 INT_R_X43Y100/WW4A2 INT_R_X43Y101/SW2A2 INT_R_X43Y102/CTRL0 INT_R_X43Y102/SE2A1 INT_R_X43Y102/SR1END2 INT_R_X43Y102/SW2A2 INT_R_X43Y102/SW2BEG2 INT_R_X43Y103/CTRL0 INT_R_X43Y103/SE2BEG1 INT_R_X43Y103/SL1END1 INT_R_X43Y103/SR1BEG2 INT_R_X43Y103/SR1END2 INT_R_X43Y103/SW2BEG2 INT_R_X43Y104/CTRL0 INT_R_X43Y104/SL1BEG1 INT_R_X43Y104/SR1BEG2 INT_R_X43Y104/SW6END1 INT_R_X43Y105/SW2A2 INT_R_X43Y106/CTRL1 INT_R_X43Y106/SR1END2 INT_R_X43Y106/SW2BEG2 INT_R_X43Y107/CTRL1 INT_R_X43Y107/SR1BEG2 INT_R_X43Y107/WR1END2 INT_R_X43Y99/WW4B2 INT_R_X45Y100/CTRL1 INT_R_X45Y100/ER1END2 INT_R_X45Y100/SS6E1 INT_R_X45Y101/SS6D1 INT_R_X45Y102/CTRL0 INT_R_X45Y102/EL1BEG1 INT_R_X45Y102/ER1END2 INT_R_X45Y102/SS6C1 INT_R_X45Y103/CTRL1 INT_R_X45Y103/SS6B1 INT_R_X45Y103/WR1END2 INT_R_X45Y104/CTRL0 INT_R_X45Y104/SR1END2 INT_R_X45Y104/SS6A1 INT_R_X45Y105/CTRL0 INT_R_X45Y105/SR1BEG2 INT_R_X45Y105/SR1END2 INT_R_X45Y105/SS2END1 INT_R_X45Y105/SS6BEG1 INT_R_X45Y106/CTRL0 INT_R_X45Y106/SL1END1 INT_R_X45Y106/SR1BEG2 INT_R_X45Y106/SR1END2 INT_R_X45Y106/SS2A1 INT_R_X45Y107/CTRL0 INT_R_X45Y107/SL1BEG1 INT_R_X45Y107/SL1END1 INT_R_X45Y107/SR1BEG2 INT_R_X45Y107/SR1END2 INT_R_X45Y107/SS2BEG1 INT_R_X45Y107/WL1BEG0 INT_R_X45Y107/WL1END1 INT_R_X45Y108/CTRL0 INT_R_X45Y108/CTRL1 INT_R_X45Y108/SL1BEG1 INT_R_X45Y108/SR1BEG2 INT_R_X45Y108/SR1END2 INT_R_X45Y108/SS2END1 INT_R_X45Y108/SW6BEG1 INT_R_X45Y108/WL1END1 INT_R_X45Y109/SL1END1 INT_R_X45Y109/SR1BEG2 INT_R_X45Y109/SS2A1 INT_R_X45Y110/SL1BEG1 INT_R_X45Y110/SS2BEG1 INT_R_X45Y110/SW2END1 INT_R_X45Y98/CTRL0 INT_R_X45Y98/CTRL1 INT_R_X45Y98/SE2A1 INT_R_X45Y98/SR1END2 INT_R_X45Y99/CTRL0 INT_R_X45Y99/SE2BEG1 INT_R_X45Y99/SR1BEG2 INT_R_X45Y99/SS6END1 INT_R_X45Y99/WR1END2 INT_R_X45Y99/WW4BEG2 VBRK_X113Y102/VBRK_SE2A1 VBRK_X113Y103/VBRK_WR1END2 VBRK_X113Y107/VBRK_EL1BEG1 VBRK_X113Y108/VBRK_WR1END2 VBRK_X113Y112/VBRK_WL1END1 VBRK_X113Y113/VBRK_WL1END1 VBRK_X113Y115/VBRK_SW2A1 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y98/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y100/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y101/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y102/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y104/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y97/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y98/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y98/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y99/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y100/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y102/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y103/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y104/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y105/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y106/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y107/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y108/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y108/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y98/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y98/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y99/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLM_L_X46Y108/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y111/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y100/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y101/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y102/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y97/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y98/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y98/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y99/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y100/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y102/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y103/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y104/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y106/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y107/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X40Y100/INT_L.WW2END1->>ER1BEG2 INT_L_X40Y100/INT_L.WW4END2->>CTRL_L1 INT_L_X40Y100/INT_L.WW4END2->>SS2BEG1 INT_L_X40Y98/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y98/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X40Y98/INT_L.SS2END1->>BYP_ALT4 INT_L_X42Y100/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y100/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X42Y100/INT_L.SS2END2->>FAN_ALT1 INT_L_X42Y100/INT_L.WW2END1->>ER1BEG2 INT_L_X42Y100/INT_L.WW2END1->>WW2BEG1 INT_L_X42Y101/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y101/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X42Y101/INT_L.SW2END2->>FAN_ALT1 INT_L_X42Y102/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y102/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X42Y102/INT_L.SW2END2->>FAN_ALT1 INT_L_X42Y102/INT_L.SW2END2->>SS2BEG2 INT_L_X42Y103/INT_L.SS2END2->>NR1BEG2 INT_L_X42Y103/INT_L.SS2END2->>SS6BEG2 INT_L_X42Y103/INT_L.SS2END2->>SW2BEG2 INT_L_X42Y104/INT_L.NR1END2->>CTRL_L1 INT_L_X42Y105/INT_L.SW2END2->>SS2BEG2 INT_L_X42Y105/INT_L.SW2END2->>SS6BEG2 INT_L_X42Y97/INT_L.SS6END2->>CTRL_L1 INT_L_X42Y97/INT_L.SS6END2->>NR1BEG2 INT_L_X42Y97/INT_L.SS6END2->>WL1BEG1 INT_L_X42Y98/INT_L.NR1END2->>CTRL_L0 INT_L_X42Y98/INT_L.NR1END2->>CTRL_L1 INT_L_X42Y99/INT_L.SS6END2->>CTRL_L0 INT_L_X44Y100/INT_L.SS2END1->>ER1BEG2 INT_L_X44Y100/INT_L.SS2END1->>WW2BEG1 INT_L_X44Y100/INT_L.SS2END1->>WW4BEG2 INT_L_X44Y102/INT_L.SE2END1->>ER1BEG2 INT_L_X44Y102/INT_L.SE2END1->>SS2BEG1 INT_L_X44Y107/INT_L.WL1END0->>WR1BEG2 INT_L_X46Y102/INT_L.EL1END1->>NR1BEG1 INT_L_X46Y103/INT_L.NR1END1->>WR1BEG2 INT_L_X46Y107/INT_L.SL1END2->>WL1BEG1 INT_L_X46Y108/INT_L.SR1END2->>CTRL_L1 INT_L_X46Y108/INT_L.SR1END2->>SL1BEG2 INT_L_X46Y108/INT_L.SR1END2->>WL1BEG1 INT_L_X46Y109/INT_L.SS2END1->>SR1BEG2 INT_L_X46Y111/INT_L.LOGIC_OUTS_L13->>SS2BEG1 INT_L_X46Y111/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_L_X46Y98/INT_L.SE2END1->>NR1BEG1 INT_L_X46Y99/INT_L.NR1END1->>WR1BEG2 INT_R_X41Y100/INT_R.ER1END2->>CTRL1 INT_R_X41Y100/INT_R.ER1END2->>NR1BEG2 INT_R_X41Y101/INT_R.NR1END2->>CTRL1 INT_R_X41Y102/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y102/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X41Y102/INT_R.SW2END2->>FAN_ALT1 INT_R_X41Y97/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y97/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X41Y97/INT_R.WL1END1->>BYP_ALT4 INT_R_X41Y97/INT_R.WL1END1->>NN2BEG2 INT_R_X41Y98/INT_R.SR1END2->>CTRL0 INT_R_X41Y98/INT_R.SR1END2->>CTRL1 INT_R_X41Y99/INT_R.NN2END2->>SR1BEG2 INT_R_X41Y99/INT_R.WW4END2->>CTRL1 INT_R_X43Y100/INT_R.ER1END2->>CTRL0 INT_R_X43Y102/INT_R.SR1END2->>CTRL0 INT_R_X43Y102/INT_R.SR1END2->>SW2BEG2 INT_R_X43Y103/INT_R.SL1END1->>SE2BEG1 INT_R_X43Y103/INT_R.SL1END1->>SR1BEG2 INT_R_X43Y103/INT_R.SR1END2->>CTRL0 INT_R_X43Y103/INT_R.SR1END2->>SW2BEG2 INT_R_X43Y104/INT_R.SW6END1->>CTRL0 INT_R_X43Y104/INT_R.SW6END1->>SL1BEG1 INT_R_X43Y104/INT_R.SW6END1->>SR1BEG2 INT_R_X43Y106/INT_R.SR1END2->>CTRL1 INT_R_X43Y106/INT_R.SR1END2->>SW2BEG2 INT_R_X43Y107/INT_R.WR1END2->>CTRL1 INT_R_X43Y107/INT_R.WR1END2->>SR1BEG2 INT_R_X45Y100/INT_R.ER1END2->>CTRL1 INT_R_X45Y102/INT_R.ER1END2->>CTRL0 INT_R_X45Y102/INT_R.ER1END2->>EL1BEG1 INT_R_X45Y103/INT_R.WR1END2->>CTRL1 INT_R_X45Y104/INT_R.SR1END2->>CTRL0 INT_R_X45Y105/INT_R.SR1END2->>CTRL0 INT_R_X45Y105/INT_R.SS2END1->>SR1BEG2 INT_R_X45Y105/INT_R.SS2END1->>SS6BEG1 INT_R_X45Y106/INT_R.SL1END1->>SR1BEG2 INT_R_X45Y106/INT_R.SR1END2->>CTRL0 INT_R_X45Y107/INT_R.SL1END1->>SL1BEG1 INT_R_X45Y107/INT_R.SL1END1->>SS2BEG1 INT_R_X45Y107/INT_R.SL1END1->>WL1BEG0 INT_R_X45Y107/INT_R.SR1END2->>CTRL0 INT_R_X45Y107/INT_R.WL1END1->>SR1BEG2 INT_R_X45Y108/INT_R.SR1END2->>CTRL0 INT_R_X45Y108/INT_R.SR1END2->>CTRL1 INT_R_X45Y108/INT_R.SS2END1->>SL1BEG1 INT_R_X45Y108/INT_R.SS2END1->>SW6BEG1 INT_R_X45Y108/INT_R.WL1END1->>SR1BEG2 INT_R_X45Y109/INT_R.SL1END1->>SR1BEG2 INT_R_X45Y110/INT_R.SW2END1->>SL1BEG1 INT_R_X45Y110/INT_R.SW2END1->>SS2BEG1 INT_R_X45Y98/INT_R.SR1END2->>CTRL0 INT_R_X45Y98/INT_R.SR1END2->>CTRL1 INT_R_X45Y99/INT_R.SS6END1->>SE2BEG1 INT_R_X45Y99/INT_R.SS6END1->>SR1BEG2 INT_R_X45Y99/INT_R.SS6END1->>WW4BEG2 INT_R_X45Y99/INT_R.WR1END2->>CTRL0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 109, 

u1/ctrl[16] - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_SW2A3 BRAM_L_X44Y100/BRAM_SW2A3_3 CLBLL_R_X45Y102/CLBLL_BYP3 CLBLL_R_X45Y102/CLBLL_ER1BEG0 CLBLL_R_X45Y102/CLBLL_LL_CX CLBLL_R_X45Y103/CLBLL_BYP5 CLBLL_R_X45Y103/CLBLL_IMUX44 CLBLL_R_X45Y103/CLBLL_LL_D4 CLBLL_R_X45Y103/CLBLL_L_BX CLBLL_R_X45Y104/CLBLL_IMUX23 CLBLL_R_X45Y104/CLBLL_LL_CMUX CLBLL_R_X45Y104/CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y104/CLBLL_L_C3 CLBLL_R_X45Y105/CLBLL_BYP4 CLBLL_R_X45Y105/CLBLL_LL_BX CLBLM_L_X46Y102/CLBLM_BYP1 CLBLM_L_X46Y102/CLBLM_ER1BEG0 CLBLM_L_X46Y102/CLBLM_M_AX CLBLM_R_X43Y103/CLBLM_BYP6 CLBLM_R_X43Y103/CLBLM_M_DX CLBLM_R_X43Y103/CLBLM_SW2A3 INT_L_X44Y103/SW2A3 INT_L_X44Y104/EL1BEG3 INT_L_X44Y104/NW2END_S0_0 INT_L_X44Y104/SW2BEG3 INT_L_X44Y105/EL1BEG_N3 INT_L_X44Y105/NW2END0 INT_L_X46Y102/BYP_ALT1 INT_L_X46Y102/BYP_L1 INT_L_X46Y102/ER1END0 INT_R_X43Y103/BYP6 INT_R_X43Y103/BYP_ALT6 INT_R_X43Y103/SW2END3 INT_R_X43Y104/SW2END_N0_3 INT_R_X45Y101/ER1BEG_S0 INT_R_X45Y101/SR1END3 INT_R_X45Y102/BYP3 INT_R_X45Y102/BYP_ALT3 INT_R_X45Y102/ER1BEG0 INT_R_X45Y102/SR1BEG3 INT_R_X45Y102/SR1END2 INT_R_X45Y102/SR1END_N3_3 INT_R_X45Y103/BYP5 INT_R_X45Y103/BYP_ALT5 INT_R_X45Y103/IMUX44 INT_R_X45Y103/SR1BEG2 INT_R_X45Y103/SR1END1 INT_R_X45Y104/EL1END3 INT_R_X45Y104/IMUX23 INT_R_X45Y104/LOGIC_OUTS22 INT_R_X45Y104/NR1BEG3 INT_R_X45Y104/NW2BEG0 INT_R_X45Y104/SR1BEG1 INT_R_X45Y105/BYP4 INT_R_X45Y105/BYP_ALT4 INT_R_X45Y105/FAN_ALT1 INT_R_X45Y105/FAN_BOUNCE1 INT_R_X45Y105/NR1END3 INT_R_X45Y105/NW2A0 VBRK_X113Y107/VBRK_ER1BEG0 
pips: CLBLL_R_X45Y102/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y103/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y103/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y104/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y105/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLM_L_X46Y102/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y103/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_L_X44Y104/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X44Y105/INT_L.NW2END0->>EL1BEG_N3 INT_L_X46Y102/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y102/INT_L.ER1END0->>BYP_ALT1 INT_R_X43Y103/INT_R.BYP_ALT6->>BYP6 INT_R_X43Y103/INT_R.SW2END3->>BYP_ALT6 INT_R_X45Y101/INT_R.SR1END3->>ER1BEG_S0 INT_R_X45Y102/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y102/INT_R.SR1END2->>BYP_ALT3 INT_R_X45Y102/INT_R.SR1END2->>SR1BEG3 INT_R_X45Y103/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y103/INT_R.SR1END1->>BYP_ALT5 INT_R_X45Y103/INT_R.SR1END1->>IMUX44 INT_R_X45Y103/INT_R.SR1END1->>SR1BEG2 INT_R_X45Y104/INT_R.EL1END3->>IMUX23 INT_R_X45Y104/INT_R.EL1END3->>NR1BEG3 INT_R_X45Y104/INT_R.LOGIC_OUTS22->>NW2BEG0 INT_R_X45Y104/INT_R.LOGIC_OUTS22->>SR1BEG1 INT_R_X45Y105/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y105/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y105/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X45Y105/INT_R.NR1END3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[17] - 
wires: BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_NW2A2 BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_SW2A0 BRAM_L_X44Y100/BRAM_NW2A2_4 BRAM_L_X44Y100/BRAM_SW2A0_4 CLBLL_R_X45Y103/CLBLL_BYP3 CLBLL_R_X45Y103/CLBLL_LL_CX CLBLL_R_X45Y104/CLBLL_BYP4 CLBLL_R_X45Y104/CLBLL_LL_BX CLBLL_R_X45Y105/CLBLL_IMUX35 CLBLL_R_X45Y105/CLBLL_LL_C6 CLBLL_R_X45Y105/CLBLL_WW2A0 CLBLM_L_X46Y102/CLBLM_BYP4 CLBLM_L_X46Y102/CLBLM_M_BX CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y105/CLBLM_M_CMUX CLBLM_L_X46Y105/CLBLM_WW2A0 CLBLM_R_X43Y103/CLBLM_BYP1 CLBLM_R_X43Y103/CLBLM_M_AX CLBLM_R_X43Y104/CLBLM_BYP2 CLBLM_R_X43Y104/CLBLM_L_CX CLBLM_R_X43Y104/CLBLM_NW2A2 CLBLM_R_X43Y104/CLBLM_SW2A0 CLBLM_R_X47Y105/CLBLM_BYP0 CLBLM_R_X47Y105/CLBLM_L_AX INT_L_X44Y103/NW2BEG2 INT_L_X44Y103/WL1END1 INT_L_X44Y104/NW2A2 INT_L_X44Y104/SW2A0 INT_L_X44Y105/ER1BEG1 INT_L_X44Y105/SW2BEG0 INT_L_X44Y105/WW2END0 INT_L_X46Y102/BYP_ALT4 INT_L_X46Y102/BYP_L4 INT_L_X46Y102/SS2END1 INT_L_X46Y103/SS2A1 INT_L_X46Y104/SR1END1 INT_L_X46Y104/SS2BEG1 INT_L_X46Y105/LOGIC_OUTS_L22 INT_L_X46Y105/NE2BEG0 INT_L_X46Y105/SR1BEG1 INT_L_X46Y105/WW2BEG0 INT_L_X46Y106/NE2A0 INT_R_X43Y103/BYP1 INT_R_X43Y103/BYP_ALT1 INT_R_X43Y103/SL1END0 INT_R_X43Y104/BYP2 INT_R_X43Y104/BYP_ALT2 INT_R_X43Y104/NW2END2 INT_R_X43Y104/SL1BEG0 INT_R_X43Y104/SW2END0 INT_R_X45Y103/BYP3 INT_R_X45Y103/BYP_ALT3 INT_R_X45Y103/SR1END2 INT_R_X45Y103/WL1BEG1 INT_R_X45Y104/BYP4 INT_R_X45Y104/BYP_ALT4 INT_R_X45Y104/SL1END1 INT_R_X45Y104/SR1BEG2 INT_R_X45Y105/ER1END1 INT_R_X45Y105/IMUX35 INT_R_X45Y105/SL1BEG1 INT_R_X45Y105/WW2A0 INT_R_X47Y105/BYP0 INT_R_X47Y105/BYP_ALT0 INT_R_X47Y105/NE2END_S3_0 INT_R_X47Y105/SL1END0 INT_R_X47Y106/NE2END0 INT_R_X47Y106/SL1BEG0 VBRK_X113Y110/VBRK_WW2A0 
pips: CLBLL_R_X45Y103/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y104/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X46Y102/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y105/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y103/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y104/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y105/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X44Y103/INT_L.WL1END1->>NW2BEG2 INT_L_X44Y105/INT_L.WW2END0->>ER1BEG1 INT_L_X44Y105/INT_L.WW2END0->>SW2BEG0 INT_L_X46Y102/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y102/INT_L.SS2END1->>BYP_ALT4 INT_L_X46Y104/INT_L.SR1END1->>SS2BEG1 INT_L_X46Y105/INT_L.LOGIC_OUTS_L22->>NE2BEG0 INT_L_X46Y105/INT_L.LOGIC_OUTS_L22->>SR1BEG1 INT_L_X46Y105/INT_L.LOGIC_OUTS_L22->>WW2BEG0 INT_R_X43Y103/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y103/INT_R.SL1END0->>BYP_ALT1 INT_R_X43Y104/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y104/INT_R.NW2END2->>BYP_ALT2 INT_R_X43Y104/INT_R.SW2END0->>SL1BEG0 INT_R_X45Y103/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y103/INT_R.SR1END2->>BYP_ALT3 INT_R_X45Y103/INT_R.SR1END2->>WL1BEG1 INT_R_X45Y104/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y104/INT_R.SL1END1->>BYP_ALT4 INT_R_X45Y104/INT_R.SL1END1->>SR1BEG2 INT_R_X45Y105/INT_R.ER1END1->>IMUX35 INT_R_X45Y105/INT_R.ER1END1->>SL1BEG1 INT_R_X47Y105/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y105/INT_R.SL1END0->>BYP_ALT0 INT_R_X47Y106/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[18] - 
wires: CLBLL_R_X45Y101/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y101/CLBLL_L_A CLBLL_R_X45Y102/CLBLL_NE2A0 CLBLL_R_X45Y103/CLBLL_BYP6 CLBLL_R_X45Y103/CLBLL_EE2BEG0 CLBLL_R_X45Y103/CLBLL_LL_DX CLBLL_R_X45Y104/CLBLL_IMUX36 CLBLL_R_X45Y104/CLBLL_L_D2 CLBLL_R_X45Y104/CLBLL_NE2A3 CLBLL_R_X45Y106/CLBLL_BYP1 CLBLL_R_X45Y106/CLBLL_LL_AX CLBLM_L_X46Y102/CLBLM_BYP3 CLBLM_L_X46Y102/CLBLM_M_CX CLBLM_L_X46Y102/CLBLM_NE2A0 CLBLM_L_X46Y103/CLBLM_BYP0 CLBLM_L_X46Y103/CLBLM_EE2BEG0 CLBLM_L_X46Y103/CLBLM_L_AX CLBLM_L_X46Y104/CLBLM_BYP4 CLBLM_L_X46Y104/CLBLM_M_BX CLBLM_L_X46Y104/CLBLM_NE2A3 CLBLM_R_X47Y104/CLBLM_BYP0 CLBLM_R_X47Y104/CLBLM_L_AX INT_L_X46Y101/NE2END_S3_0 INT_L_X46Y102/BYP_ALT3 INT_L_X46Y102/BYP_BOUNCE3 INT_L_X46Y102/BYP_L3 INT_L_X46Y102/NE2END0 INT_L_X46Y102/NL1BEG_N3 INT_L_X46Y103/BYP_ALT0 INT_L_X46Y103/BYP_BOUNCE_N3_3 INT_L_X46Y103/BYP_L0 INT_L_X46Y103/EE2A0 INT_L_X46Y104/BYP_ALT4 INT_L_X46Y104/BYP_L4 INT_L_X46Y104/FAN_ALT1 INT_L_X46Y104/FAN_BOUNCE1 INT_L_X46Y104/NE2END3 INT_R_X45Y101/LOGIC_OUTS8 INT_R_X45Y101/NE2BEG0 INT_R_X45Y101/NN2BEG0 INT_R_X45Y101/NN6BEG0 INT_R_X45Y102/NE2A0 INT_R_X45Y102/NN2A0 INT_R_X45Y102/NN2END_S2_0 INT_R_X45Y102/NN6A0 INT_R_X45Y103/BYP6 INT_R_X45Y103/BYP_ALT6 INT_R_X45Y103/EE2BEG0 INT_R_X45Y103/NE2BEG3 INT_R_X45Y103/NL1BEG2 INT_R_X45Y103/NL1BEG_N3 INT_R_X45Y103/NN2END0 INT_R_X45Y103/NN6B0 INT_R_X45Y104/IMUX36 INT_R_X45Y104/NE2A3 INT_R_X45Y104/NL1END2 INT_R_X45Y104/NN6C0 INT_R_X45Y105/NN6D0 INT_R_X45Y106/BYP1 INT_R_X45Y106/BYP_ALT1 INT_R_X45Y106/NN6E0 INT_R_X45Y106/NN6END_S1_0 INT_R_X45Y106/SR1BEG_S0 INT_R_X45Y107/NN6END0 INT_R_X47Y103/EE2END0 INT_R_X47Y103/NR1BEG0 INT_R_X47Y104/BYP0 INT_R_X47Y104/BYP_ALT0 INT_R_X47Y104/NR1END0 VBRK_X113Y107/VBRK_NE2A0 VBRK_X113Y108/VBRK_EE2BEG0 VBRK_X113Y109/VBRK_NE2A3 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y103/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X45Y104/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X45Y106/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLM_L_X46Y102/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y103/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y104/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X47Y104/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X46Y102/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X46Y102/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y102/INT_L.NE2END0->>NL1BEG_N3 INT_L_X46Y102/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X46Y103/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y103/INT_L.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_L_X46Y104/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y104/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y104/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X46Y104/INT_L.NE2END3->>FAN_ALT1 INT_R_X45Y101/INT_R.LOGIC_OUTS8->>NE2BEG0 INT_R_X45Y101/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X45Y101/INT_R.LOGIC_OUTS8->>NN6BEG0 INT_R_X45Y103/INT_R.BYP_ALT6->>BYP6 INT_R_X45Y103/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X45Y103/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X45Y103/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X45Y103/INT_R.NN2END0->>EE2BEG0 INT_R_X45Y103/INT_R.NN2END0->>NL1BEG_N3 INT_R_X45Y104/INT_R.NL1END2->>IMUX36 INT_R_X45Y106/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y106/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X45Y106/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X47Y103/INT_R.EE2END0->>NR1BEG0 INT_R_X47Y104/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y104/INT_R.NR1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[19] - 
wires: CLBLL_R_X45Y101/CLBLL_EL1BEG3 CLBLL_R_X45Y102/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y102/CLBLL_L_A CLBLL_R_X45Y105/CLBLL_EL1BEG1 CLBLL_R_X45Y105/CLBLL_EL1BEG3 CLBLL_R_X45Y105/CLBLL_IMUX0 CLBLL_R_X45Y105/CLBLL_IMUX43 CLBLL_R_X45Y105/CLBLL_LL_D6 CLBLL_R_X45Y105/CLBLL_L_A3 CLBLL_R_X45Y106/CLBLL_IMUX0 CLBLL_R_X45Y106/CLBLL_IMUX12 CLBLL_R_X45Y106/CLBLL_LL_B6 CLBLL_R_X45Y106/CLBLL_L_A3 CLBLM_L_X46Y101/CLBLM_EL1BEG3 CLBLM_L_X46Y102/CLBLM_BYP6 CLBLM_L_X46Y102/CLBLM_M_DX CLBLM_L_X46Y105/CLBLM_BYP4 CLBLM_L_X46Y105/CLBLM_EL1BEG1 CLBLM_L_X46Y105/CLBLM_EL1BEG3 CLBLM_L_X46Y105/CLBLM_M_BX CLBLM_R_X47Y105/CLBLM_BYP5 CLBLM_R_X47Y105/CLBLM_L_BX INT_L_X46Y101/EL1END3 INT_L_X46Y101/NR1BEG3 INT_L_X46Y102/BYP_ALT6 INT_L_X46Y102/BYP_L6 INT_L_X46Y102/NR1END3 INT_L_X46Y105/BYP_ALT4 INT_L_X46Y105/BYP_L4 INT_L_X46Y105/EL1BEG2 INT_L_X46Y105/EL1END1 INT_L_X46Y105/EL1END3 INT_R_X45Y101/EL1BEG3 INT_R_X45Y102/EL1BEG_N3 INT_R_X45Y102/LOGIC_OUTS8 INT_R_X45Y102/NN2BEG0 INT_R_X45Y103/NN2A0 INT_R_X45Y103/NN2END_S2_0 INT_R_X45Y104/NL1BEG2 INT_R_X45Y104/NL1BEG_N3 INT_R_X45Y104/NN2BEG3 INT_R_X45Y104/NN2END0 INT_R_X45Y104/NR1BEG0 INT_R_X45Y105/EL1BEG1 INT_R_X45Y105/EL1BEG3 INT_R_X45Y105/IMUX0 INT_R_X45Y105/IMUX43 INT_R_X45Y105/NL1END2 INT_R_X45Y105/NN2A3 INT_R_X45Y105/NR1BEG0 INT_R_X45Y105/NR1END0 INT_R_X45Y106/EL1BEG_N3 INT_R_X45Y106/FAN_ALT1 INT_R_X45Y106/FAN_BOUNCE1 INT_R_X45Y106/IMUX0 INT_R_X45Y106/IMUX12 INT_R_X45Y106/NN2END3 INT_R_X45Y106/NR1END0 INT_R_X47Y105/BYP5 INT_R_X47Y105/BYP_ALT5 INT_R_X47Y105/EL1END2 VBRK_X113Y106/VBRK_EL1BEG3 VBRK_X113Y110/VBRK_EL1BEG1 VBRK_X113Y110/VBRK_EL1BEG3 
pips: CLBLL_R_X45Y102/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X45Y106/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y106/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X46Y102/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X46Y105/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X47Y105/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X46Y101/INT_L.EL1END3->>NR1BEG3 INT_L_X46Y102/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y102/INT_L.NR1END3->>BYP_ALT6 INT_L_X46Y105/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y105/INT_L.EL1END1->>BYP_ALT4 INT_L_X46Y105/INT_L.EL1END3->>EL1BEG2 INT_R_X45Y102/INT_R.LOGIC_OUTS8->>EL1BEG_N3 INT_R_X45Y102/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X45Y104/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X45Y104/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X45Y104/INT_R.NN2END0->>NL1BEG_N3 INT_R_X45Y104/INT_R.NN2END0->>NR1BEG0 INT_R_X45Y105/INT_R.NL1END2->>EL1BEG1 INT_R_X45Y105/INT_R.NL1END2->>IMUX43 INT_R_X45Y105/INT_R.NR1END0->>IMUX0 INT_R_X45Y105/INT_R.NR1END0->>NR1BEG0 INT_R_X45Y106/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y106/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X45Y106/INT_R.NN2END3->>FAN_ALT1 INT_R_X45Y106/INT_R.NR1END0->>EL1BEG_N3 INT_R_X45Y106/INT_R.NR1END0->>IMUX0 INT_R_X47Y105/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y105/INT_R.EL1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[1] - 
wires: CLBLL_L_X40Y98/CLBLL_BYP0 CLBLL_L_X40Y98/CLBLL_L_AX CLBLL_L_X42Y98/CLBLL_NE2A1 CLBLL_L_X42Y98/CLBLL_WR1END2 CLBLL_L_X42Y99/CLBLL_BYP1 CLBLL_L_X42Y99/CLBLL_LL_AX CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y97/CLBLM_M_B CLBLM_R_X41Y98/CLBLM_BYP2 CLBLM_R_X41Y98/CLBLM_L_CX CLBLM_R_X41Y98/CLBLM_NE2A1 CLBLM_R_X41Y98/CLBLM_WR1END2 INT_L_X40Y98/BYP_ALT0 INT_L_X40Y98/BYP_L0 INT_L_X40Y98/WL1END0 INT_L_X42Y98/NE2END1 INT_L_X42Y98/NR1BEG1 INT_L_X42Y98/WR1BEG2 INT_L_X42Y99/BYP_ALT1 INT_L_X42Y99/BYP_L1 INT_L_X42Y99/GFAN0 INT_L_X42Y99/NR1END1 INT_R_X41Y97/LOGIC_OUTS13 INT_R_X41Y97/NE2BEG1 INT_R_X41Y98/BYP2 INT_R_X41Y98/BYP_ALT2 INT_R_X41Y98/NE2A1 INT_R_X41Y98/WL1BEG0 INT_R_X41Y98/WR1END2 
pips: CLBLL_L_X40Y98/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y99/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLM_R_X41Y97/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y98/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X40Y98/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y98/INT_L.WL1END0->>BYP_ALT0 INT_L_X42Y98/INT_L.NE2END1->>NR1BEG1 INT_L_X42Y98/INT_L.NE2END1->>WR1BEG2 INT_L_X42Y99/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y99/INT_L.GFAN0->>BYP_ALT1 INT_L_X42Y99/INT_L.NR1END1->>GFAN0 INT_R_X41Y97/INT_R.LOGIC_OUTS13->>NE2BEG1 INT_R_X41Y98/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y98/INT_R.WR1END2->>BYP_ALT2 INT_R_X41Y98/INT_R.WR1END2->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u1/ctrl[20] - 
wires: BRAM_INT_INTERFACE_L_X44Y104/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WW2END0 BRAM_L_X44Y100/BRAM_SW2A3_4 BRAM_L_X44Y105/BRAM_WW2END0_1 CLBLL_L_X42Y105/CLBLL_BYP6 CLBLL_L_X42Y105/CLBLL_LL_DX CLBLL_R_X45Y106/CLBLL_ER1BEG1 CLBLL_R_X45Y106/CLBLL_LL_A CLBLL_R_X45Y106/CLBLL_LOGIC_OUTS12 CLBLM_L_X46Y106/CLBLM_BYP4 CLBLM_L_X46Y106/CLBLM_ER1BEG1 CLBLM_L_X46Y106/CLBLM_M_BX CLBLM_R_X43Y104/CLBLM_BYP7 CLBLM_R_X43Y104/CLBLM_L_DX CLBLM_R_X43Y104/CLBLM_SW2A3 CLBLM_R_X43Y105/CLBLM_BYP5 CLBLM_R_X43Y105/CLBLM_L_BX CLBLM_R_X43Y106/CLBLM_WW2END0 CLBLM_R_X43Y107/CLBLM_IMUX8 CLBLM_R_X43Y107/CLBLM_M_A5 CLBLM_R_X43Y109/CLBLM_BYP0 CLBLM_R_X43Y109/CLBLM_L_AX CLBLM_R_X47Y106/CLBLM_IMUX4 CLBLM_R_X47Y106/CLBLM_M_A6 INT_L_X42Y103/NN2BEG3 INT_L_X42Y103/WL1END2 INT_L_X42Y104/NN2A3 INT_L_X42Y105/BYP_ALT6 INT_L_X42Y105/BYP_L6 INT_L_X42Y105/NN2END3 INT_L_X44Y104/SW2A3 INT_L_X44Y105/SW2BEG3 INT_L_X44Y105/WL1END3 INT_L_X44Y106/WL1END_N1_3 INT_L_X44Y106/WW2A0 INT_L_X46Y106/BYP_ALT4 INT_L_X46Y106/BYP_L4 INT_L_X46Y106/ER1BEG2 INT_L_X46Y106/ER1END1 INT_R_X43Y103/SL1END3 INT_R_X43Y103/WL1BEG2 INT_R_X43Y104/BYP7 INT_R_X43Y104/BYP_ALT7 INT_R_X43Y104/SL1BEG3 INT_R_X43Y104/SW2END3 INT_R_X43Y105/BYP5 INT_R_X43Y105/BYP_ALT5 INT_R_X43Y105/SR1END1 INT_R_X43Y105/SW2END_N0_3 INT_R_X43Y106/NL1BEG0 INT_R_X43Y106/NL1END_S3_0 INT_R_X43Y106/SR1BEG1 INT_R_X43Y106/WW2END0 INT_R_X43Y107/IMUX8 INT_R_X43Y107/NL1END0 INT_R_X43Y107/NN2BEG0 INT_R_X43Y108/NN2A0 INT_R_X43Y108/NN2END_S2_0 INT_R_X43Y109/BYP0 INT_R_X43Y109/BYP_ALT0 INT_R_X43Y109/NN2END0 INT_R_X45Y105/WL1BEG3 INT_R_X45Y106/ER1BEG1 INT_R_X45Y106/LOGIC_OUTS12 INT_R_X45Y106/WL1BEG_N3 INT_R_X45Y106/WW2BEG0 INT_R_X47Y106/ER1END2 INT_R_X47Y106/FAN_ALT1 INT_R_X47Y106/FAN_BOUNCE1 INT_R_X47Y106/IMUX4 VBRK_X113Y111/VBRK_ER1BEG1 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X45Y106/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X46Y106/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y104/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X43Y105/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y109/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X42Y103/INT_L.WL1END2->>NN2BEG3 INT_L_X42Y105/INT_L.BYP_ALT6->>BYP_L6 INT_L_X42Y105/INT_L.NN2END3->>BYP_ALT6 INT_L_X44Y105/INT_L.WL1END3->>SW2BEG3 INT_L_X46Y106/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y106/INT_L.ER1END1->>BYP_ALT4 INT_L_X46Y106/INT_L.ER1END1->>ER1BEG2 INT_R_X43Y103/INT_R.SL1END3->>WL1BEG2 INT_R_X43Y104/INT_R.BYP_ALT7->>BYP7 INT_R_X43Y104/INT_R.SW2END3->>BYP_ALT7 INT_R_X43Y104/INT_R.SW2END3->>SL1BEG3 INT_R_X43Y105/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y105/INT_R.SR1END1->>BYP_ALT5 INT_R_X43Y106/INT_R.WW2END0->>NL1BEG0 INT_R_X43Y106/INT_R.WW2END0->>SR1BEG1 INT_R_X43Y107/INT_R.NL1END0->>IMUX8 INT_R_X43Y107/INT_R.NL1END0->>NN2BEG0 INT_R_X43Y109/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y109/INT_R.NN2END0->>BYP_ALT0 INT_R_X45Y106/INT_R.LOGIC_OUTS12->>ER1BEG1 INT_R_X45Y106/INT_R.LOGIC_OUTS12->>WL1BEG_N3 INT_R_X45Y106/INT_R.LOGIC_OUTS12->>WW2BEG0 INT_R_X47Y106/INT_R.ER1END2->>FAN_ALT1 INT_R_X47Y106/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y106/INT_R.FAN_BOUNCE1->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[21] - 
wires: CLBLL_R_X45Y105/CLBLL_BYP3 CLBLL_R_X45Y105/CLBLL_ER1BEG2 CLBLL_R_X45Y105/CLBLL_IMUX14 CLBLL_R_X45Y105/CLBLL_LL_CX CLBLL_R_X45Y105/CLBLL_L_B1 CLBLL_R_X45Y106/CLBLL_IMUX25 CLBLL_R_X45Y106/CLBLL_IMUX35 CLBLL_R_X45Y106/CLBLL_LL_C6 CLBLL_R_X45Y106/CLBLL_L_B5 CLBLL_R_X45Y106/CLBLL_SW2A0 CLBLL_R_X45Y106/CLBLL_WW2END1 CLBLM_L_X46Y105/CLBLM_BYP3 CLBLM_L_X46Y105/CLBLM_ER1BEG2 CLBLM_L_X46Y105/CLBLM_M_CX CLBLM_L_X46Y106/CLBLM_SW2A0 CLBLM_L_X46Y106/CLBLM_WW2END1 CLBLM_L_X46Y107/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y107/CLBLM_M_CMUX CLBLM_R_X47Y105/CLBLM_BYP2 CLBLM_R_X47Y105/CLBLM_L_CX CLBLM_R_X47Y106/CLBLM_BYP4 CLBLM_R_X47Y106/CLBLM_M_BX INT_L_X46Y105/BYP_ALT3 INT_L_X46Y105/BYP_L3 INT_L_X46Y105/ER1BEG2 INT_L_X46Y105/ER1END2 INT_L_X46Y105/SW2END1 INT_L_X46Y106/SW2A0 INT_L_X46Y106/WW2A1 INT_L_X46Y107/ER1BEG1 INT_L_X46Y107/LOGIC_OUTS_L22 INT_L_X46Y107/SW2BEG0 INT_R_X45Y105/BYP3 INT_R_X45Y105/BYP_ALT3 INT_R_X45Y105/ER1BEG2 INT_R_X45Y105/FAN_BOUNCE_S3_2 INT_R_X45Y105/FAN_BOUNCE_S3_4 INT_R_X45Y105/IMUX14 INT_R_X45Y105/SR1END1 INT_R_X45Y106/FAN_ALT2 INT_R_X45Y106/FAN_ALT4 INT_R_X45Y106/FAN_BOUNCE2 INT_R_X45Y106/FAN_BOUNCE4 INT_R_X45Y106/IMUX25 INT_R_X45Y106/IMUX35 INT_R_X45Y106/SR1BEG1 INT_R_X45Y106/SW2END0 INT_R_X45Y106/WW2END1 INT_R_X47Y105/BYP2 INT_R_X47Y105/BYP_ALT2 INT_R_X47Y105/ER1END2 INT_R_X47Y105/SW2A1 INT_R_X47Y106/BYP4 INT_R_X47Y106/BYP_ALT4 INT_R_X47Y106/SL1END1 INT_R_X47Y106/SW2BEG1 INT_R_X47Y106/WW2BEG1 INT_R_X47Y107/ER1END1 INT_R_X47Y107/SL1BEG1 VBRK_X113Y110/VBRK_ER1BEG2 VBRK_X113Y111/VBRK_SW2A0 VBRK_X113Y111/VBRK_WW2END1 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X45Y106/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y106/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X46Y105/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y107/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y105/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y106/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X46Y105/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y105/INT_L.ER1END2->>BYP_ALT3 INT_L_X46Y105/INT_L.SW2END1->>ER1BEG2 INT_L_X46Y107/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_L_X46Y107/INT_L.LOGIC_OUTS_L22->>SW2BEG0 INT_R_X45Y105/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y105/INT_R.FAN_BOUNCE_S3_2->>IMUX14 INT_R_X45Y105/INT_R.FAN_BOUNCE_S3_4->>BYP_ALT3 INT_R_X45Y105/INT_R.SR1END1->>ER1BEG2 INT_R_X45Y106/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y106/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X45Y106/INT_R.SW2END0->>FAN_ALT2 INT_R_X45Y106/INT_R.SW2END0->>FAN_ALT4 INT_R_X45Y106/INT_R.SW2END0->>IMUX25 INT_R_X45Y106/INT_R.SW2END0->>SR1BEG1 INT_R_X45Y106/INT_R.WW2END1->>IMUX35 INT_R_X47Y105/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y105/INT_R.ER1END2->>BYP_ALT2 INT_R_X47Y106/INT_R.BYP_ALT4->>BYP4 INT_R_X47Y106/INT_R.SL1END1->>BYP_ALT4 INT_R_X47Y106/INT_R.SL1END1->>SW2BEG1 INT_R_X47Y106/INT_R.SL1END1->>WW2BEG1 INT_R_X47Y107/INT_R.ER1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[22] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_EL1BEG1 BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_NW2A1 BRAM_L_X44Y105/BRAM_EL1BEG1_1 BRAM_L_X44Y105/BRAM_NW2A1_4 CLBLL_L_X42Y105/CLBLL_BYP1 CLBLL_L_X42Y105/CLBLL_ER1BEG0 CLBLL_L_X42Y105/CLBLL_LL_AX CLBLL_L_X42Y106/CLBLL_BYP4 CLBLL_L_X42Y106/CLBLL_LL_BX CLBLL_L_X42Y106/CLBLL_NE2A3 CLBLL_L_X42Y107/CLBLL_BYP4 CLBLL_L_X42Y107/CLBLL_LL_BX CLBLL_R_X45Y106/CLBLL_SE2A1 CLBLM_L_X46Y106/CLBLM_IMUX35 CLBLM_L_X46Y106/CLBLM_M_C6 CLBLM_L_X46Y106/CLBLM_SE2A1 CLBLM_R_X41Y105/CLBLM_ER1BEG0 CLBLM_R_X41Y105/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y105/CLBLM_L_D CLBLM_R_X41Y106/CLBLM_NE2A3 CLBLM_R_X43Y106/CLBLM_EL1BEG1 CLBLM_R_X43Y106/CLBLM_IMUX12 CLBLM_R_X43Y106/CLBLM_M_B6 CLBLM_R_X43Y107/CLBLM_IMUX12 CLBLM_R_X43Y107/CLBLM_M_B6 CLBLM_R_X43Y109/CLBLM_BYP1 CLBLM_R_X43Y109/CLBLM_M_AX CLBLM_R_X43Y109/CLBLM_NW2A1 INT_L_X42Y105/BYP_ALT1 INT_L_X42Y105/BYP_L1 INT_L_X42Y105/ER1END0 INT_L_X42Y106/BYP_ALT4 INT_L_X42Y106/BYP_L4 INT_L_X42Y106/EL1BEG2 INT_L_X42Y106/FAN_ALT1 INT_L_X42Y106/FAN_BOUNCE1 INT_L_X42Y106/NE2BEG3 INT_L_X42Y106/NE2END3 INT_L_X42Y106/NR1BEG3 INT_L_X42Y107/BYP_ALT4 INT_L_X42Y107/BYP_L4 INT_L_X42Y107/FAN_ALT1 INT_L_X42Y107/FAN_BOUNCE1 INT_L_X42Y107/NE2A3 INT_L_X42Y107/NR1END3 INT_L_X44Y106/EL1END1 INT_L_X44Y106/NE2BEG1 INT_L_X44Y107/NE2A1 INT_L_X44Y108/NW2BEG1 INT_L_X44Y108/NW2END1 INT_L_X44Y109/NW2A1 INT_L_X46Y106/IMUX_L35 INT_L_X46Y106/SE2END1 INT_R_X41Y104/ER1BEG_S0 INT_R_X41Y104/SL1END3 INT_R_X41Y105/ER1BEG0 INT_R_X41Y105/LOGIC_OUTS11 INT_R_X41Y105/NE2BEG3 INT_R_X41Y105/SL1BEG3 INT_R_X41Y106/NE2A3 INT_R_X43Y106/EL1BEG1 INT_R_X43Y106/EL1END2 INT_R_X43Y106/IMUX12 INT_R_X43Y107/FAN_ALT1 INT_R_X43Y107/FAN_BOUNCE1 INT_R_X43Y107/IMUX12 INT_R_X43Y107/NE2END3 INT_R_X43Y109/BYP1 INT_R_X43Y109/BYP_ALT1 INT_R_X43Y109/NW2END1 INT_R_X45Y106/SE2A1 INT_R_X45Y107/NE2END1 INT_R_X45Y107/NW2BEG1 INT_R_X45Y107/SE2BEG1 INT_R_X45Y108/NW2A1 VBRK_X113Y111/VBRK_SE2A1 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y106/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y107/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X41Y105/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y106/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y109/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X42Y105/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y105/INT_L.ER1END0->>BYP_ALT1 INT_L_X42Y106/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y106/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y106/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X42Y106/INT_L.NE2END3->>EL1BEG2 INT_L_X42Y106/INT_L.NE2END3->>FAN_ALT1 INT_L_X42Y106/INT_L.NE2END3->>NE2BEG3 INT_L_X42Y106/INT_L.NE2END3->>NR1BEG3 INT_L_X42Y107/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y107/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y107/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X42Y107/INT_L.NR1END3->>FAN_ALT1 INT_L_X44Y106/INT_L.EL1END1->>NE2BEG1 INT_L_X44Y108/INT_L.NW2END1->>NW2BEG1 INT_L_X46Y106/INT_L.SE2END1->>IMUX_L35 INT_R_X41Y104/INT_R.SL1END3->>ER1BEG_S0 INT_R_X41Y105/INT_R.LOGIC_OUTS11->>NE2BEG3 INT_R_X41Y105/INT_R.LOGIC_OUTS11->>SL1BEG3 INT_R_X43Y106/INT_R.EL1END2->>EL1BEG1 INT_R_X43Y106/INT_R.EL1END2->>IMUX12 INT_R_X43Y107/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y107/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X43Y107/INT_R.NE2END3->>FAN_ALT1 INT_R_X43Y109/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y109/INT_R.NW2END1->>BYP_ALT1 INT_R_X45Y107/INT_R.NE2END1->>NW2BEG1 INT_R_X45Y107/INT_R.NE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[23] - 
wires: CLBLL_R_X45Y104/CLBLL_LL_C CLBLL_R_X45Y104/CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y105/CLBLL_BYP6 CLBLL_R_X45Y105/CLBLL_IMUX33 CLBLL_R_X45Y105/CLBLL_LL_DX CLBLL_R_X45Y105/CLBLL_L_C1 CLBLL_R_X45Y105/CLBLL_NE2A2 CLBLL_R_X45Y105/CLBLL_WW2END2 CLBLL_R_X45Y106/CLBLL_BYP6 CLBLL_R_X45Y106/CLBLL_EL1BEG2 CLBLL_R_X45Y106/CLBLL_IMUX30 CLBLL_R_X45Y106/CLBLL_LL_DX CLBLL_R_X45Y106/CLBLL_L_C5 CLBLM_L_X46Y105/CLBLM_BYP6 CLBLM_L_X46Y105/CLBLM_M_DX CLBLM_L_X46Y105/CLBLM_NE2A2 CLBLM_L_X46Y105/CLBLM_WW2END2 CLBLM_L_X46Y106/CLBLM_EL1BEG2 CLBLM_L_X46Y106/CLBLM_IMUX43 CLBLM_L_X46Y106/CLBLM_M_D6 CLBLM_R_X47Y106/CLBLM_BYP3 CLBLM_R_X47Y106/CLBLM_M_CX INT_L_X46Y105/BYP_ALT5 INT_L_X46Y105/BYP_ALT6 INT_L_X46Y105/BYP_BOUNCE5 INT_L_X46Y105/BYP_L6 INT_L_X46Y105/NE2END2 INT_L_X46Y105/WW2A2 INT_L_X46Y106/EL1END2 INT_L_X46Y106/IMUX_L43 INT_L_X46Y106/NE2BEG2 INT_L_X46Y107/NE2A2 INT_R_X45Y104/LOGIC_OUTS14 INT_R_X45Y104/NE2BEG2 INT_R_X45Y104/NL1BEG1 INT_R_X45Y105/BYP6 INT_R_X45Y105/BYP_ALT6 INT_R_X45Y105/IMUX33 INT_R_X45Y105/NE2A2 INT_R_X45Y105/NL1BEG0 INT_R_X45Y105/NL1END1 INT_R_X45Y105/NL1END_S3_0 INT_R_X45Y105/WW2END2 INT_R_X45Y106/BYP6 INT_R_X45Y106/BYP_ALT6 INT_R_X45Y106/EL1BEG2 INT_R_X45Y106/IMUX30 INT_R_X45Y106/NL1BEG_N3 INT_R_X45Y106/NL1END0 INT_R_X47Y105/SL1END2 INT_R_X47Y105/WW2BEG2 INT_R_X47Y106/BYP3 INT_R_X47Y106/BYP_ALT3 INT_R_X47Y106/SL1BEG2 INT_R_X47Y106/SL1END2 INT_R_X47Y107/NE2END2 INT_R_X47Y107/SL1BEG2 VBRK_X113Y110/VBRK_NE2A2 VBRK_X113Y110/VBRK_WW2END2 VBRK_X113Y111/VBRK_EL1BEG2 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y105/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X45Y105/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X45Y106/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X45Y106/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X46Y105/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X47Y106/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X46Y105/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y105/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y105/INT_L.BYP_BOUNCE5->>BYP_ALT6 INT_L_X46Y105/INT_L.NE2END2->>BYP_ALT5 INT_L_X46Y106/INT_L.EL1END2->>IMUX_L43 INT_L_X46Y106/INT_L.EL1END2->>NE2BEG2 INT_R_X45Y104/INT_R.LOGIC_OUTS14->>NE2BEG2 INT_R_X45Y104/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X45Y105/INT_R.BYP_ALT6->>BYP6 INT_R_X45Y105/INT_R.NL1END1->>IMUX33 INT_R_X45Y105/INT_R.NL1END1->>NL1BEG0 INT_R_X45Y105/INT_R.WW2END2->>BYP_ALT6 INT_R_X45Y106/INT_R.BYP_ALT6->>BYP6 INT_R_X45Y106/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X45Y106/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X45Y106/INT_R.NL1BEG_N3->>IMUX30 INT_R_X45Y106/INT_R.NL1END0->>NL1BEG_N3 INT_R_X47Y105/INT_R.SL1END2->>WW2BEG2 INT_R_X47Y106/INT_R.BYP_ALT3->>BYP3 INT_R_X47Y106/INT_R.SL1END2->>BYP_ALT3 INT_R_X47Y106/INT_R.SL1END2->>SL1BEG2 INT_R_X47Y107/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[24] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_NW2A2 BRAM_L_X44Y105/BRAM_NW2A2_4 BRAM_L_X44Y105/BRAM_WW2END1_1 CLBLL_R_X45Y106/CLBLL_IMUX36 CLBLL_R_X45Y106/CLBLL_L_D2 CLBLL_R_X45Y106/CLBLL_NW2A2 CLBLL_R_X45Y108/CLBLL_IMUX10 CLBLL_R_X45Y108/CLBLL_L_A4 CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y105/CLBLM_M_C CLBLM_L_X46Y106/CLBLM_NW2A2 CLBLM_L_X46Y107/CLBLM_BYP4 CLBLM_L_X46Y107/CLBLM_M_BX CLBLM_L_X46Y109/CLBLM_BYP0 CLBLM_L_X46Y109/CLBLM_L_AX CLBLM_R_X43Y106/CLBLM_IMUX3 CLBLM_R_X43Y106/CLBLM_L_A2 CLBLM_R_X43Y106/CLBLM_WW2END1 CLBLM_R_X43Y109/CLBLM_BYP5 CLBLM_R_X43Y109/CLBLM_L_BX CLBLM_R_X43Y109/CLBLM_NW2A2 CLBLM_R_X47Y107/CLBLM_BYP1 CLBLM_R_X47Y107/CLBLM_M_AX INT_L_X44Y106/WW2A1 INT_L_X44Y108/NW2BEG2 INT_L_X44Y108/WR1END2 INT_L_X44Y109/NW2A2 INT_L_X46Y105/LOGIC_OUTS_L14 INT_L_X46Y105/NL1BEG1 INT_L_X46Y105/NW2BEG2 INT_L_X46Y106/NE2BEG1 INT_L_X46Y106/NL1END1 INT_L_X46Y106/NR1BEG1 INT_L_X46Y106/NW2A2 INT_L_X46Y107/BYP_ALT4 INT_L_X46Y107/BYP_L4 INT_L_X46Y107/NE2A1 INT_L_X46Y107/NL1BEG0 INT_L_X46Y107/NL1END_S3_0 INT_L_X46Y107/NR1END1 INT_L_X46Y108/NL1END0 INT_L_X46Y108/NR1BEG0 INT_L_X46Y109/BYP_ALT0 INT_L_X46Y109/BYP_L0 INT_L_X46Y109/NR1END0 INT_R_X43Y106/IMUX3 INT_R_X43Y106/WW2END1 INT_R_X43Y109/BYP5 INT_R_X43Y109/BYP_ALT5 INT_R_X43Y109/NW2END2 INT_R_X45Y106/IMUX36 INT_R_X45Y106/NL1BEG1 INT_R_X45Y106/NW2END2 INT_R_X45Y106/WW2BEG1 INT_R_X45Y107/NL1END1 INT_R_X45Y107/NR1BEG1 INT_R_X45Y108/IMUX10 INT_R_X45Y108/NR1END1 INT_R_X45Y108/WR1BEG2 INT_R_X47Y107/BYP1 INT_R_X47Y107/BYP_ALT1 INT_R_X47Y107/NE2END1 VBRK_X113Y111/VBRK_NW2A2 
pips: CLBLL_R_X45Y106/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X46Y105/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y107/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y109/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y106/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y109/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y107/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X44Y108/INT_L.WR1END2->>NW2BEG2 INT_L_X46Y105/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X46Y105/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_L_X46Y106/INT_L.NL1END1->>NE2BEG1 INT_L_X46Y106/INT_L.NL1END1->>NR1BEG1 INT_L_X46Y107/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y107/INT_L.NR1END1->>BYP_ALT4 INT_L_X46Y107/INT_L.NR1END1->>NL1BEG0 INT_L_X46Y108/INT_L.NL1END0->>NR1BEG0 INT_L_X46Y109/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y109/INT_L.NR1END0->>BYP_ALT0 INT_R_X43Y106/INT_R.WW2END1->>IMUX3 INT_R_X43Y109/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y109/INT_R.NW2END2->>BYP_ALT5 INT_R_X45Y106/INT_R.NW2END2->>IMUX36 INT_R_X45Y106/INT_R.NW2END2->>NL1BEG1 INT_R_X45Y106/INT_R.NW2END2->>WW2BEG1 INT_R_X45Y107/INT_R.NL1END1->>NR1BEG1 INT_R_X45Y108/INT_R.NR1END1->>IMUX10 INT_R_X45Y108/INT_R.NR1END1->>WR1BEG2 INT_R_X47Y107/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y107/INT_R.NE2END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[25] - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_WW4C2 BRAM_L_X44Y105/BRAM_WW4C2_2 CLBLL_L_X42Y105/CLBLL_BYP4 CLBLL_L_X42Y105/CLBLL_LL_BX CLBLL_L_X42Y107/CLBLL_BYP3 CLBLL_L_X42Y107/CLBLL_ER1BEG2 CLBLL_L_X42Y107/CLBLL_LL_CX CLBLL_L_X42Y107/CLBLL_WW2END1 CLBLL_R_X45Y107/CLBLL_WW4A2 CLBLM_L_X46Y106/CLBLM_BYP3 CLBLM_L_X46Y106/CLBLM_M_CX CLBLM_L_X46Y107/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y107/CLBLM_M_C CLBLM_L_X46Y107/CLBLM_WW4A2 CLBLM_R_X41Y107/CLBLM_ER1BEG2 CLBLM_R_X41Y107/CLBLM_WW2END1 CLBLM_R_X43Y106/CLBLM_IMUX35 CLBLM_R_X43Y106/CLBLM_M_C6 CLBLM_R_X43Y107/CLBLM_IMUX35 CLBLM_R_X43Y107/CLBLM_M_C6 CLBLM_R_X43Y107/CLBLM_WW4C2 CLBLM_R_X43Y109/CLBLM_BYP4 CLBLM_R_X43Y109/CLBLM_M_BX CLBLM_R_X47Y106/CLBLM_BYP6 CLBLM_R_X47Y106/CLBLM_M_DX INT_L_X42Y104/SE2A1 INT_L_X42Y105/BYP_ALT4 INT_L_X42Y105/BYP_L4 INT_L_X42Y105/SE2BEG1 INT_L_X42Y105/SS2END1 INT_L_X42Y106/SS2A1 INT_L_X42Y107/BYP_ALT3 INT_L_X42Y107/BYP_L3 INT_L_X42Y107/ER1END2 INT_L_X42Y107/NN2BEG2 INT_L_X42Y107/SS2BEG1 INT_L_X42Y107/WW2A1 INT_L_X42Y107/WW4END2 INT_L_X42Y108/NN2A2 INT_L_X42Y109/EL1BEG1 INT_L_X42Y109/NN2END2 INT_L_X44Y107/WW4B2 INT_L_X46Y106/BYP_ALT3 INT_L_X46Y106/BYP_L3 INT_L_X46Y106/FAN_ALT3 INT_L_X46Y106/FAN_BOUNCE3 INT_L_X46Y106/SR1END3 INT_L_X46Y107/ER1BEG3 INT_L_X46Y107/LOGIC_OUTS_L14 INT_L_X46Y107/SR1BEG3 INT_L_X46Y107/SR1END_N3_3 INT_L_X46Y107/WW4BEG2 INT_R_X41Y107/ER1BEG2 INT_R_X41Y107/WW2END1 INT_R_X43Y104/NR1BEG1 INT_R_X43Y104/SE2END1 INT_R_X43Y105/NN2BEG1 INT_R_X43Y105/NR1BEG1 INT_R_X43Y105/NR1END1 INT_R_X43Y106/IMUX35 INT_R_X43Y106/NN2A1 INT_R_X43Y106/NR1END1 INT_R_X43Y107/IMUX35 INT_R_X43Y107/NN2BEG1 INT_R_X43Y107/NN2END1 INT_R_X43Y107/SS2END1 INT_R_X43Y107/WW2BEG1 INT_R_X43Y107/WW4C2 INT_R_X43Y108/NN2A1 INT_R_X43Y108/SS2A1 INT_R_X43Y109/BYP4 INT_R_X43Y109/BYP_ALT4 INT_R_X43Y109/EL1END1 INT_R_X43Y109/NN2END1 INT_R_X43Y109/SS2BEG1 INT_R_X45Y107/WW4A2 INT_R_X47Y106/BYP6 INT_R_X47Y106/BYP_ALT6 INT_R_X47Y106/SL1END3 INT_R_X47Y107/ER1END3 INT_R_X47Y107/SL1BEG3 INT_R_X47Y108/ER1END_N3_3 VBRK_X113Y112/VBRK_WW4A2 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y107/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLM_L_X46Y106/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y107/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y106/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y107/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y109/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X47Y106/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_L_X42Y105/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y105/INT_L.SS2END1->>BYP_ALT4 INT_L_X42Y105/INT_L.SS2END1->>SE2BEG1 INT_L_X42Y107/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y107/INT_L.ER1END2->>BYP_ALT3 INT_L_X42Y107/INT_L.WW4END2->>NN2BEG2 INT_L_X42Y107/INT_L.WW4END2->>SS2BEG1 INT_L_X42Y109/INT_L.NN2END2->>EL1BEG1 INT_L_X46Y106/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y106/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y106/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X46Y106/INT_L.SR1END3->>FAN_ALT3 INT_L_X46Y107/INT_L.LOGIC_OUTS_L14->>ER1BEG3 INT_L_X46Y107/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_L_X46Y107/INT_L.LOGIC_OUTS_L14->>WW4BEG2 INT_R_X41Y107/INT_R.WW2END1->>ER1BEG2 INT_R_X43Y104/INT_R.SE2END1->>NR1BEG1 INT_R_X43Y105/INT_R.NR1END1->>NN2BEG1 INT_R_X43Y105/INT_R.NR1END1->>NR1BEG1 INT_R_X43Y106/INT_R.NR1END1->>IMUX35 INT_R_X43Y107/INT_R.NN2END1->>NN2BEG1 INT_R_X43Y107/INT_R.SS2END1->>IMUX35 INT_R_X43Y107/INT_R.SS2END1->>WW2BEG1 INT_R_X43Y109/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y109/INT_R.EL1END1->>SS2BEG1 INT_R_X43Y109/INT_R.NN2END1->>BYP_ALT4 INT_R_X47Y106/INT_R.BYP_ALT6->>BYP6 INT_R_X47Y106/INT_R.SL1END3->>BYP_ALT6 INT_R_X47Y107/INT_R.ER1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[26] - 
wires: BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y105/BRAM_EE2BEG0_4 CLBLL_R_X45Y108/CLBLL_EL1BEG3 CLBLL_R_X45Y109/CLBLL_BYP0 CLBLL_R_X45Y109/CLBLL_L_AX CLBLM_L_X46Y106/CLBLM_BYP6 CLBLM_L_X46Y106/CLBLM_M_DX CLBLM_L_X46Y108/CLBLM_EL1BEG3 CLBLM_R_X43Y106/CLBLM_BYP5 CLBLM_R_X43Y106/CLBLM_BYP6 CLBLM_R_X43Y106/CLBLM_L_BX CLBLM_R_X43Y106/CLBLM_M_DX CLBLM_R_X43Y107/CLBLM_BYP6 CLBLM_R_X43Y107/CLBLM_M_DX CLBLM_R_X43Y108/CLBLM_BYP4 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y108/CLBLM_L_CMUX CLBLM_R_X43Y108/CLBLM_M_BX CLBLM_R_X43Y109/CLBLM_BYP3 CLBLM_R_X43Y109/CLBLM_EE2BEG0 CLBLM_R_X43Y109/CLBLM_M_CX INT_L_X44Y109/EE2A0 INT_L_X46Y106/BYP_ALT6 INT_L_X46Y106/BYP_L6 INT_L_X46Y106/SS2END3 INT_L_X46Y107/SS2A3 INT_L_X46Y107/SS2END_N0_3 INT_L_X46Y108/EL1END3 INT_L_X46Y108/SS2BEG3 INT_R_X43Y106/BYP5 INT_R_X43Y106/BYP6 INT_R_X43Y106/BYP_ALT5 INT_R_X43Y106/BYP_ALT6 INT_R_X43Y106/BYP_BOUNCE5 INT_R_X43Y106/SL1END1 INT_R_X43Y107/BYP6 INT_R_X43Y107/BYP_ALT6 INT_R_X43Y107/BYP_ALT7 INT_R_X43Y107/BYP_BOUNCE7 INT_R_X43Y107/FAN_BOUNCE_S3_0 INT_R_X43Y107/FAN_BOUNCE_S3_4 INT_R_X43Y107/SL1BEG1 INT_R_X43Y107/SR1END1 INT_R_X43Y108/BYP4 INT_R_X43Y108/BYP_ALT4 INT_R_X43Y108/BYP_BOUNCE_N3_7 INT_R_X43Y108/FAN_ALT0 INT_R_X43Y108/FAN_ALT4 INT_R_X43Y108/FAN_BOUNCE0 INT_R_X43Y108/FAN_BOUNCE4 INT_R_X43Y108/LOGIC_OUTS18 INT_R_X43Y108/NR1BEG0 INT_R_X43Y108/SR1BEG1 INT_R_X43Y109/BYP3 INT_R_X43Y109/BYP_ALT3 INT_R_X43Y109/EE2BEG0 INT_R_X43Y109/NL1BEG_N3 INT_R_X43Y109/NR1END0 INT_R_X45Y108/EL1BEG3 INT_R_X45Y109/BYP0 INT_R_X45Y109/BYP_ALT0 INT_R_X45Y109/EE2END0 INT_R_X45Y109/EL1BEG_N3 VBRK_X113Y113/VBRK_EL1BEG3 
pips: CLBLL_R_X45Y109/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLM_L_X46Y106/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X43Y106/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y106/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X43Y107/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X43Y108/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y108/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y109/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X46Y106/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y106/INT_L.SS2END3->>BYP_ALT6 INT_L_X46Y108/INT_L.EL1END3->>SS2BEG3 INT_R_X43Y106/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y106/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X43Y106/INT_R.BYP_ALT6->>BYP6 INT_R_X43Y106/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X43Y106/INT_R.SL1END1->>BYP_ALT5 INT_R_X43Y107/INT_R.BYP_ALT6->>BYP6 INT_R_X43Y107/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X43Y107/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_R_X43Y107/INT_R.FAN_BOUNCE_S3_4->>BYP_ALT7 INT_R_X43Y107/INT_R.SR1END1->>SL1BEG1 INT_R_X43Y108/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y108/INT_R.BYP_BOUNCE_N3_7->>BYP_ALT4 INT_R_X43Y108/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X43Y108/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X43Y108/INT_R.FAN_BOUNCE4->>FAN_ALT0 INT_R_X43Y108/INT_R.LOGIC_OUTS18->>FAN_ALT4 INT_R_X43Y108/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X43Y108/INT_R.LOGIC_OUTS18->>SR1BEG1 INT_R_X43Y109/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y109/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X43Y109/INT_R.NR1END0->>EE2BEG0 INT_R_X43Y109/INT_R.NR1END0->>NL1BEG_N3 INT_R_X45Y109/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y109/INT_R.EE2END0->>BYP_ALT0 INT_R_X45Y109/INT_R.EE2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[27] - 
wires: CLBLL_R_X45Y106/CLBLL_BYP4 CLBLL_R_X45Y106/CLBLL_LL_BX CLBLL_R_X45Y108/CLBLL_BYP4 CLBLL_R_X45Y108/CLBLL_IMUX16 CLBLL_R_X45Y108/CLBLL_LL_BX CLBLL_R_X45Y108/CLBLL_L_B3 CLBLL_R_X45Y108/CLBLL_WR1END0 CLBLL_R_X45Y109/CLBLL_IMUX19 CLBLL_R_X45Y109/CLBLL_L_B2 CLBLL_R_X45Y110/CLBLL_WR1END1 CLBLM_L_X46Y107/CLBLM_BYP3 CLBLM_L_X46Y107/CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y107/CLBLM_M_CX CLBLM_L_X46Y107/CLBLM_M_D CLBLM_L_X46Y108/CLBLM_BYP1 CLBLM_L_X46Y108/CLBLM_M_AX CLBLM_L_X46Y108/CLBLM_WR1END0 CLBLM_L_X46Y109/CLBLM_BYP1 CLBLM_L_X46Y109/CLBLM_M_AX CLBLM_L_X46Y110/CLBLM_WR1END1 INT_L_X44Y108/ER1BEG1 INT_L_X44Y108/SL1END0 INT_L_X44Y109/SL1BEG0 INT_L_X44Y109/SW2END0 INT_L_X46Y107/BYP_ALT3 INT_L_X46Y107/BYP_BOUNCE3 INT_L_X46Y107/BYP_L3 INT_L_X46Y107/FAN_ALT3 INT_L_X46Y107/FAN_BOUNCE3 INT_L_X46Y107/LOGIC_OUTS_L15 INT_L_X46Y107/NL1BEG2 INT_L_X46Y107/WR1BEG_S0 INT_L_X46Y108/BYP_ALT0 INT_L_X46Y108/BYP_ALT1 INT_L_X46Y108/BYP_BOUNCE0 INT_L_X46Y108/BYP_BOUNCE_N3_3 INT_L_X46Y108/BYP_L1 INT_L_X46Y108/NL1BEG1 INT_L_X46Y108/NL1END2 INT_L_X46Y108/WR1BEG0 INT_L_X46Y109/BYP_ALT1 INT_L_X46Y109/BYP_L1 INT_L_X46Y109/NL1BEG0 INT_L_X46Y109/NL1END1 INT_L_X46Y109/NL1END_S3_0 INT_L_X46Y110/NL1END0 INT_L_X46Y110/WR1BEG1 INT_R_X45Y106/BYP4 INT_R_X45Y106/BYP_ALT4 INT_R_X45Y106/SS2END1 INT_R_X45Y107/SS2A1 INT_R_X45Y107/WR1END_S1_0 INT_R_X45Y108/BYP4 INT_R_X45Y108/BYP_ALT4 INT_R_X45Y108/ER1END1 INT_R_X45Y108/IMUX16 INT_R_X45Y108/SS2BEG1 INT_R_X45Y108/WR1END0 INT_R_X45Y109/IMUX19 INT_R_X45Y109/SR1END1 INT_R_X45Y109/SW2A0 INT_R_X45Y110/SR1BEG1 INT_R_X45Y110/SW2BEG0 INT_R_X45Y110/WR1END1 VBRK_X113Y113/VBRK_WR1END0 VBRK_X113Y115/VBRK_WR1END1 
pips: CLBLL_R_X45Y106/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y108/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y109/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X46Y107/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y107/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y108/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y109/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X44Y108/INT_L.SL1END0->>ER1BEG1 INT_L_X44Y109/INT_L.SW2END0->>SL1BEG0 INT_L_X46Y107/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X46Y107/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y107/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y107/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X46Y107/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 INT_L_X46Y107/INT_L.LOGIC_OUTS_L15->>NL1BEG2 INT_L_X46Y107/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_L_X46Y108/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X46Y108/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y108/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X46Y108/INT_L.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_L_X46Y108/INT_L.NL1END2->>NL1BEG1 INT_L_X46Y109/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y109/INT_L.NL1END1->>BYP_ALT1 INT_L_X46Y109/INT_L.NL1END1->>NL1BEG0 INT_L_X46Y110/INT_L.NL1END0->>WR1BEG1 INT_R_X45Y106/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y106/INT_R.SS2END1->>BYP_ALT4 INT_R_X45Y108/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y108/INT_R.ER1END1->>BYP_ALT4 INT_R_X45Y108/INT_R.ER1END1->>SS2BEG1 INT_R_X45Y108/INT_R.WR1END0->>IMUX16 INT_R_X45Y109/INT_R.SR1END1->>IMUX19 INT_R_X45Y110/INT_R.WR1END1->>SR1BEG1 INT_R_X45Y110/INT_R.WR1END1->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[28] - 
wires: BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_WW2END2 BRAM_L_X44Y105/BRAM_ER1BEG3_4 BRAM_L_X44Y105/BRAM_WW2END2_4 CLBLL_L_X42Y108/CLBLL_BYP1 CLBLL_L_X42Y108/CLBLL_LL_AX CLBLL_R_X45Y109/CLBLL_BYP2 CLBLL_R_X45Y109/CLBLL_EL1BEG1 CLBLL_R_X45Y109/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y109/CLBLL_L_AMUX CLBLL_R_X45Y109/CLBLL_L_CX CLBLM_L_X46Y108/CLBLM_BYP4 CLBLM_L_X46Y108/CLBLM_M_BX CLBLM_L_X46Y109/CLBLM_EL1BEG1 CLBLM_R_X43Y106/CLBLM_BYP1 CLBLM_R_X43Y106/CLBLM_BYP2 CLBLM_R_X43Y106/CLBLM_L_CX CLBLM_R_X43Y106/CLBLM_M_AX CLBLM_R_X43Y107/CLBLM_BYP1 CLBLM_R_X43Y107/CLBLM_M_AX CLBLM_R_X43Y109/CLBLM_BYP6 CLBLM_R_X43Y109/CLBLM_ER1BEG3 CLBLM_R_X43Y109/CLBLM_M_DX CLBLM_R_X43Y109/CLBLM_WW2END2 INT_L_X42Y108/BYP_ALT1 INT_L_X42Y108/BYP_L1 INT_L_X42Y108/FAN_ALT5 INT_L_X42Y108/FAN_BOUNCE5 INT_L_X42Y108/SW2END2 INT_L_X44Y109/EL1BEG2 INT_L_X44Y109/ER1END3 INT_L_X44Y109/WW2A2 INT_L_X44Y110/ER1END_N3_3 INT_L_X46Y108/BYP_ALT4 INT_L_X46Y108/BYP_L4 INT_L_X46Y108/SL1END1 INT_L_X46Y109/EL1END1 INT_L_X46Y109/SL1BEG1 INT_R_X43Y106/BYP1 INT_R_X43Y106/BYP2 INT_R_X43Y106/BYP_ALT1 INT_R_X43Y106/BYP_ALT2 INT_R_X43Y106/FAN_ALT5 INT_R_X43Y106/FAN_BOUNCE5 INT_R_X43Y106/SL1END2 INT_R_X43Y107/BYP1 INT_R_X43Y107/BYP_ALT1 INT_R_X43Y107/FAN_ALT5 INT_R_X43Y107/FAN_BOUNCE5 INT_R_X43Y107/SL1BEG2 INT_R_X43Y107/SS2END2 INT_R_X43Y108/SS2A2 INT_R_X43Y108/SW2A2 INT_R_X43Y109/BYP6 INT_R_X43Y109/BYP_ALT6 INT_R_X43Y109/ER1BEG3 INT_R_X43Y109/SS2BEG2 INT_R_X43Y109/SW2BEG2 INT_R_X43Y109/WW2END2 INT_R_X45Y109/BYP2 INT_R_X45Y109/BYP_ALT2 INT_R_X45Y109/EL1BEG1 INT_R_X45Y109/EL1END2 INT_R_X45Y109/LOGIC_OUTS16 INT_R_X45Y109/WW2BEG2 VBRK_X113Y114/VBRK_EL1BEG1 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y109/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y109/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X46Y108/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y106/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y106/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y107/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y109/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_L_X42Y108/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y108/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y108/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X42Y108/INT_L.SW2END2->>FAN_ALT5 INT_L_X44Y109/INT_L.ER1END3->>EL1BEG2 INT_L_X46Y108/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y108/INT_L.SL1END1->>BYP_ALT4 INT_L_X46Y109/INT_L.EL1END1->>SL1BEG1 INT_R_X43Y106/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y106/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y106/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y106/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X43Y106/INT_R.SL1END2->>BYP_ALT2 INT_R_X43Y106/INT_R.SL1END2->>FAN_ALT5 INT_R_X43Y107/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y107/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y107/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X43Y107/INT_R.SS2END2->>FAN_ALT5 INT_R_X43Y107/INT_R.SS2END2->>SL1BEG2 INT_R_X43Y109/INT_R.BYP_ALT6->>BYP6 INT_R_X43Y109/INT_R.WW2END2->>BYP_ALT6 INT_R_X43Y109/INT_R.WW2END2->>ER1BEG3 INT_R_X43Y109/INT_R.WW2END2->>SS2BEG2 INT_R_X43Y109/INT_R.WW2END2->>SW2BEG2 INT_R_X45Y109/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y109/INT_R.EL1END2->>BYP_ALT2 INT_R_X45Y109/INT_R.EL1END2->>EL1BEG1 INT_R_X45Y109/INT_R.LOGIC_OUTS16->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[29] - 
wires: CLBLL_R_X45Y106/CLBLL_BYP3 CLBLL_R_X45Y106/CLBLL_LL_CX CLBLL_R_X45Y106/CLBLL_WL1END2 CLBLL_R_X45Y108/CLBLL_BYP6 CLBLL_R_X45Y108/CLBLL_IMUX21 CLBLL_R_X45Y108/CLBLL_LL_DX CLBLL_R_X45Y108/CLBLL_L_C4 CLBLL_R_X45Y109/CLBLL_BYP7 CLBLL_R_X45Y109/CLBLL_EL1BEG2 CLBLL_R_X45Y109/CLBLL_ER1BEG1 CLBLL_R_X45Y109/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y109/CLBLL_L_A CLBLL_R_X45Y109/CLBLL_L_DX CLBLM_L_X46Y106/CLBLM_WL1END2 CLBLM_L_X46Y107/CLBLM_BYP6 CLBLM_L_X46Y107/CLBLM_M_DX CLBLM_L_X46Y108/CLBLM_BYP3 CLBLM_L_X46Y108/CLBLM_M_CX CLBLM_L_X46Y109/CLBLM_BYP4 CLBLM_L_X46Y109/CLBLM_EL1BEG2 CLBLM_L_X46Y109/CLBLM_ER1BEG1 CLBLM_L_X46Y109/CLBLM_M_BX INT_L_X46Y106/SL1END3 INT_L_X46Y106/WL1BEG2 INT_L_X46Y107/BYP_ALT6 INT_L_X46Y107/BYP_L6 INT_L_X46Y107/SL1BEG3 INT_L_X46Y107/SW2END3 INT_L_X46Y108/BYP_ALT3 INT_L_X46Y108/BYP_L3 INT_L_X46Y108/SL1END2 INT_L_X46Y108/SW2END_N0_3 INT_L_X46Y109/BYP_ALT4 INT_L_X46Y109/BYP_L4 INT_L_X46Y109/EL1END2 INT_L_X46Y109/ER1BEG3 INT_L_X46Y109/ER1END1 INT_L_X46Y109/SL1BEG2 INT_R_X45Y106/BYP3 INT_R_X45Y106/BYP_ALT3 INT_R_X45Y106/WL1END2 INT_R_X45Y108/BYP6 INT_R_X45Y108/BYP_ALT6 INT_R_X45Y108/FAN_BOUNCE_S3_0 INT_R_X45Y108/FAN_BOUNCE_S3_4 INT_R_X45Y108/IMUX21 INT_R_X45Y109/BYP7 INT_R_X45Y109/BYP_ALT6 INT_R_X45Y109/BYP_ALT7 INT_R_X45Y109/BYP_BOUNCE6 INT_R_X45Y109/EL1BEG2 INT_R_X45Y109/ER1BEG1 INT_R_X45Y109/FAN_ALT0 INT_R_X45Y109/FAN_ALT4 INT_R_X45Y109/FAN_BOUNCE0 INT_R_X45Y109/FAN_BOUNCE4 INT_R_X45Y109/LOGIC_OUTS8 INT_R_X45Y109/NL1BEG_N3 INT_R_X45Y110/BYP_BOUNCE_N3_6 INT_R_X47Y107/SW2A3 INT_R_X47Y108/SL1END3 INT_R_X47Y108/SW2BEG3 INT_R_X47Y109/ER1END3 INT_R_X47Y109/SL1BEG3 INT_R_X47Y110/ER1END_N3_3 VBRK_X113Y111/VBRK_WL1END2 VBRK_X113Y114/VBRK_EL1BEG2 VBRK_X113Y114/VBRK_ER1BEG1 
pips: CLBLL_R_X45Y106/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y108/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y109/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X45Y109/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X46Y107/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X46Y108/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y109/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X46Y106/INT_L.SL1END3->>WL1BEG2 INT_L_X46Y107/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y107/INT_L.SW2END3->>BYP_ALT6 INT_L_X46Y107/INT_L.SW2END3->>SL1BEG3 INT_L_X46Y108/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y108/INT_L.SL1END2->>BYP_ALT3 INT_L_X46Y109/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y109/INT_L.EL1END2->>ER1BEG3 INT_L_X46Y109/INT_L.EL1END2->>SL1BEG2 INT_L_X46Y109/INT_L.ER1END1->>BYP_ALT4 INT_R_X45Y106/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y106/INT_R.WL1END2->>BYP_ALT3 INT_R_X45Y108/INT_R.BYP_ALT6->>BYP6 INT_R_X45Y108/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_R_X45Y108/INT_R.FAN_BOUNCE_S3_4->>IMUX21 INT_R_X45Y109/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X45Y109/INT_R.BYP_ALT7->>BYP7 INT_R_X45Y109/INT_R.BYP_BOUNCE6->>BYP_ALT7 INT_R_X45Y109/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X45Y109/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X45Y109/INT_R.FAN_BOUNCE4->>FAN_ALT0 INT_R_X45Y109/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X45Y109/INT_R.LOGIC_OUTS8->>FAN_ALT4 INT_R_X45Y109/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X45Y109/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X45Y109/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X47Y108/INT_R.SL1END3->>SW2BEG3 INT_R_X47Y109/INT_R.ER1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/ctrl[2] - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_NW2A2 BRAM_L_X44Y100/BRAM_NW2A2_1 BRKH_INT_X45Y99/BRKH_INT_NW2BEG2 BRKH_INT_X45Y99/BRKH_INT_SS2A1 CLBLL_L_X42Y100/CLBLL_IMUX5 CLBLL_L_X42Y100/CLBLL_L_A6 CLBLL_L_X42Y101/CLBLL_IMUX1 CLBLL_L_X42Y101/CLBLL_LL_A3 CLBLL_R_X45Y100/CLBLL_BYP4 CLBLL_R_X45Y100/CLBLL_LL_BX CLBLL_R_X45Y97/CLBLL_LL_AMUX CLBLL_R_X45Y97/CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y98/CLBLL_BYP4 CLBLL_R_X45Y98/CLBLL_LL_BX CLBLL_R_X45Y99/CLBLL_BYP5 CLBLL_R_X45Y99/CLBLL_EL1BEG1 CLBLL_R_X45Y99/CLBLL_L_BX CLBLM_L_X46Y99/CLBLM_BYP1 CLBLM_L_X46Y99/CLBLM_EL1BEG1 CLBLM_L_X46Y99/CLBLM_M_AX CLBLM_R_X43Y101/CLBLM_NW2A2 INT_L_X42Y100/FAN_BOUNCE_S3_4 INT_L_X42Y100/IMUX_L5 INT_L_X42Y101/FAN_ALT4 INT_L_X42Y101/FAN_BOUNCE4 INT_L_X42Y101/IMUX_L1 INT_L_X42Y101/WL1END0 INT_L_X44Y100/EL1BEG1 INT_L_X44Y100/NW2BEG2 INT_L_X44Y100/NW2END2 INT_L_X44Y101/NW2A2 INT_L_X46Y99/BYP_ALT1 INT_L_X46Y99/BYP_L1 INT_L_X46Y99/EL1END1 INT_R_X43Y101/NW2END2 INT_R_X43Y101/WL1BEG0 INT_R_X45Y100/BYP4 INT_R_X45Y100/BYP_ALT4 INT_R_X45Y100/EL1END1 INT_R_X45Y100/NW2A2 INT_R_X45Y100/SS2BEG1 INT_R_X45Y97/LOGIC_OUTS20 INT_R_X45Y97/NN2BEG2 INT_R_X45Y98/BYP4 INT_R_X45Y98/BYP_ALT4 INT_R_X45Y98/NN2A2 INT_R_X45Y98/SS2END1 INT_R_X45Y99/BYP5 INT_R_X45Y99/BYP_ALT5 INT_R_X45Y99/EL1BEG1 INT_R_X45Y99/NN2END2 INT_R_X45Y99/NW2BEG2 INT_R_X45Y99/SS2A1 VBRK_X113Y103/VBRK_EL1BEG1 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y100/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y97/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y98/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y99/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLM_L_X46Y99/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X42Y100/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X42Y101/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X42Y101/INT_L.WL1END0->>FAN_ALT4 INT_L_X42Y101/INT_L.WL1END0->>IMUX_L1 INT_L_X44Y100/INT_L.NW2END2->>EL1BEG1 INT_L_X44Y100/INT_L.NW2END2->>NW2BEG2 INT_L_X46Y99/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y99/INT_L.EL1END1->>BYP_ALT1 INT_R_X43Y101/INT_R.NW2END2->>WL1BEG0 INT_R_X45Y100/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y100/INT_R.EL1END1->>BYP_ALT4 INT_R_X45Y100/INT_R.EL1END1->>SS2BEG1 INT_R_X45Y97/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X45Y98/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y98/INT_R.SS2END1->>BYP_ALT4 INT_R_X45Y99/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y99/INT_R.NN2END2->>BYP_ALT5 INT_R_X45Y99/INT_R.NN2END2->>EL1BEG1 INT_R_X45Y99/INT_R.NN2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/ctrl[30] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_SE2A2 BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_EE2BEG1 BRAM_L_X44Y105/BRAM_EE2BEG1_4 BRAM_L_X44Y105/BRAM_ER1BEG3_3 BRAM_L_X44Y105/BRAM_SE2A2_2 BRAM_L_X44Y105/BRAM_SW2A2_1 BRAM_L_X44Y105/BRAM_SW2A3_1 BRAM_L_X44Y105/BRAM_WL1END1_2 CLBLL_R_X45Y108/CLBLL_EE2A3 CLBLL_R_X45Y109/CLBLL_BYP5 CLBLL_R_X45Y109/CLBLL_L_BX CLBLM_L_X46Y108/CLBLM_BYP6 CLBLM_L_X46Y108/CLBLM_EE2A3 CLBLM_L_X46Y108/CLBLM_M_DX CLBLM_R_X43Y106/CLBLM_BYP4 CLBLM_R_X43Y106/CLBLM_BYP7 CLBLM_R_X43Y106/CLBLM_L_DX CLBLM_R_X43Y106/CLBLM_M_BX CLBLM_R_X43Y106/CLBLM_SW2A2 CLBLM_R_X43Y106/CLBLM_SW2A3 CLBLM_R_X43Y107/CLBLM_BYP4 CLBLM_R_X43Y107/CLBLM_M_BX CLBLM_R_X43Y107/CLBLM_SE2A2 CLBLM_R_X43Y107/CLBLM_WL1END1 CLBLM_R_X43Y108/CLBLM_BYP5 CLBLM_R_X43Y108/CLBLM_ER1BEG3 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y108/CLBLM_L_BX CLBLM_R_X43Y108/CLBLM_L_C CLBLM_R_X43Y109/CLBLM_BYP2 CLBLM_R_X43Y109/CLBLM_EE2BEG1 CLBLM_R_X43Y109/CLBLM_L_CX INT_L_X44Y106/SW2A2 INT_L_X44Y106/SW2A3 INT_L_X44Y107/SE2END2 INT_L_X44Y107/SL1END3 INT_L_X44Y107/SW2BEG2 INT_L_X44Y107/SW2BEG3 INT_L_X44Y107/WL1BEG1 INT_L_X44Y108/EE2BEG3 INT_L_X44Y108/ER1END3 INT_L_X44Y108/SL1BEG3 INT_L_X44Y109/EE2A1 INT_L_X44Y109/ER1END_N3_3 INT_L_X46Y108/BYP_ALT6 INT_L_X46Y108/BYP_L6 INT_L_X46Y108/EE2END3 INT_R_X43Y106/BYP4 INT_R_X43Y106/BYP7 INT_R_X43Y106/BYP_ALT4 INT_R_X43Y106/BYP_ALT7 INT_R_X43Y106/FAN_ALT1 INT_R_X43Y106/FAN_BOUNCE1 INT_R_X43Y106/SW2END2 INT_R_X43Y106/SW2END3 INT_R_X43Y107/BYP4 INT_R_X43Y107/BYP_ALT4 INT_R_X43Y107/SE2A2 INT_R_X43Y107/SW2END_N0_3 INT_R_X43Y107/WL1END1 INT_R_X43Y108/BYP5 INT_R_X43Y108/BYP_ALT5 INT_R_X43Y108/ER1BEG3 INT_R_X43Y108/FAN_ALT5 INT_R_X43Y108/FAN_BOUNCE5 INT_R_X43Y108/LOGIC_OUTS10 INT_R_X43Y108/NL1BEG1 INT_R_X43Y108/NR1BEG2 INT_R_X43Y108/SE2BEG2 INT_R_X43Y109/BYP2 INT_R_X43Y109/BYP_ALT2 INT_R_X43Y109/EE2BEG1 INT_R_X43Y109/NL1END1 INT_R_X43Y109/NR1END2 INT_R_X45Y108/EE2A3 INT_R_X45Y109/BYP5 INT_R_X45Y109/BYP_ALT5 INT_R_X45Y109/EE2END1 VBRK_X113Y113/VBRK_EE2A3 
pips: CLBLL_R_X45Y109/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLM_L_X46Y108/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X43Y106/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y106/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X43Y107/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y108/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y108/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y109/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X44Y107/INT_L.SE2END2->>SW2BEG2 INT_L_X44Y107/INT_L.SE2END2->>WL1BEG1 INT_L_X44Y107/INT_L.SL1END3->>SW2BEG3 INT_L_X44Y108/INT_L.ER1END3->>EE2BEG3 INT_L_X44Y108/INT_L.ER1END3->>SL1BEG3 INT_L_X46Y108/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y108/INT_L.EE2END3->>BYP_ALT6 INT_R_X43Y106/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y106/INT_R.BYP_ALT7->>BYP7 INT_R_X43Y106/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y106/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X43Y106/INT_R.SW2END2->>FAN_ALT1 INT_R_X43Y106/INT_R.SW2END3->>BYP_ALT7 INT_R_X43Y107/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y107/INT_R.WL1END1->>BYP_ALT4 INT_R_X43Y108/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y108/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y108/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X43Y108/INT_R.LOGIC_OUTS10->>ER1BEG3 INT_R_X43Y108/INT_R.LOGIC_OUTS10->>FAN_ALT5 INT_R_X43Y108/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X43Y108/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X43Y108/INT_R.LOGIC_OUTS10->>SE2BEG2 INT_R_X43Y109/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y109/INT_R.NL1END1->>EE2BEG1 INT_R_X43Y109/INT_R.NR1END2->>BYP_ALT2 INT_R_X45Y109/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y109/INT_R.EE2END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

ctrl[31]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_WR1END1 BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_WW4B3 BRAM_INT_INTERFACE_L_X44Y105/INT_INTERFACE_WL1END1 BRAM_L_X44Y100/BRAM_WR1END1_0 BRAM_L_X44Y100/BRAM_WW4B3_1 BRAM_L_X44Y105/BRAM_WL1END1_0 BRKH_INT_X43Y99/BRKH_INT_SW2A0 BRKH_INT_X44Y99/BRKH_INT_WR1END_S1_0 BRKH_INT_X45Y99/BRKH_INT_NN2BEG3 BRKH_INT_X45Y99/BRKH_INT_WR1BEG_S0 CLBLL_L_X40Y100/CLBLL_FAN7 CLBLL_L_X40Y100/CLBLL_LL_CE CLBLL_L_X40Y98/CLBLL_FAN6 CLBLL_L_X40Y98/CLBLL_FAN7 CLBLL_L_X40Y98/CLBLL_LL_CE CLBLL_L_X40Y98/CLBLL_L_CE CLBLL_L_X42Y101/CLBLL_WW4END3 CLBLL_L_X42Y107/CLBLL_FAN7 CLBLL_L_X42Y107/CLBLL_LL_CE CLBLL_L_X42Y108/CLBLL_FAN7 CLBLL_L_X42Y108/CLBLL_LL_CE CLBLL_L_X42Y98/CLBLL_FAN6 CLBLL_L_X42Y98/CLBLL_L_CE CLBLL_L_X42Y98/CLBLL_WW2A1 CLBLL_R_X45Y102/CLBLL_FAN6 CLBLL_R_X45Y102/CLBLL_L_CE CLBLL_R_X45Y103/CLBLL_EL1BEG2 CLBLL_R_X45Y103/CLBLL_FAN6 CLBLL_R_X45Y103/CLBLL_L_CE CLBLL_R_X45Y104/CLBLL_FAN7 CLBLL_R_X45Y104/CLBLL_LL_CE CLBLL_R_X45Y105/CLBLL_NW2A2 CLBLL_R_X45Y99/CLBLL_FAN6 CLBLL_R_X45Y99/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y99/CLBLL_L_C CLBLL_R_X45Y99/CLBLL_L_CE CLBLL_R_X45Y99/CLBLL_L_CMUX CLBLM_L_X46Y103/CLBLM_EL1BEG2 CLBLM_L_X46Y104/CLBLM_FAN7 CLBLM_L_X46Y104/CLBLM_M_CE CLBLM_L_X46Y105/CLBLM_FAN7 CLBLM_L_X46Y105/CLBLM_M_CE CLBLM_L_X46Y105/CLBLM_NW2A2 CLBLM_L_X46Y107/CLBLM_FAN7 CLBLM_L_X46Y107/CLBLM_M_CE CLBLM_R_X41Y101/CLBLM_WW4END3 CLBLM_R_X41Y102/CLBLM_FAN7 CLBLM_R_X41Y102/CLBLM_M_CE CLBLM_R_X41Y98/CLBLM_WW2A1 CLBLM_R_X43Y100/CLBLM_FAN6 CLBLM_R_X43Y100/CLBLM_L_CE CLBLM_R_X43Y100/CLBLM_WR1END1 CLBLM_R_X43Y101/CLBLM_WW4B3 CLBLM_R_X43Y105/CLBLM_FAN6 CLBLM_R_X43Y105/CLBLM_L_CE CLBLM_R_X43Y105/CLBLM_WL1END1 CLBLM_R_X43Y107/CLBLM_FAN6 CLBLM_R_X43Y107/CLBLM_L_CE CLBLM_R_X43Y108/CLBLM_FAN6 CLBLM_R_X43Y108/CLBLM_FAN7 CLBLM_R_X43Y108/CLBLM_L_CE CLBLM_R_X43Y108/CLBLM_M_CE INT_L_X40Y100/FAN_ALT5 INT_L_X40Y100/FAN_ALT7 INT_L_X40Y100/FAN_BOUNCE5 INT_L_X40Y100/FAN_L7 INT_L_X40Y100/SW2END2 INT_L_X40Y98/FAN_ALT6 INT_L_X40Y98/FAN_ALT7 INT_L_X40Y98/FAN_L6 INT_L_X40Y98/FAN_L7 INT_L_X40Y98/WW2END1 INT_L_X42Y101/WW4C3 INT_L_X42Y107/FAN_ALT7 INT_L_X42Y107/FAN_L7 INT_L_X42Y107/WR1END2 INT_L_X42Y108/FAN_ALT7 INT_L_X42Y108/FAN_L7 INT_L_X42Y108/WR1END2 INT_L_X42Y98/FAN_ALT6 INT_L_X42Y98/FAN_L6 INT_L_X42Y98/SR1END1 INT_L_X42Y98/WW2BEG1 INT_L_X42Y99/SR1BEG1 INT_L_X42Y99/SW2END0 INT_L_X44Y100/WR1BEG1 INT_L_X44Y100/WR1END0 INT_L_X44Y101/WW4A3 INT_L_X44Y105/WL1BEG1 INT_L_X44Y105/WR1END3 INT_L_X44Y99/WR1END_S1_0 INT_L_X46Y103/EL1END2 INT_L_X46Y103/NR1BEG2 INT_L_X46Y104/FAN_ALT7 INT_L_X46Y104/FAN_L7 INT_L_X46Y104/NR1BEG2 INT_L_X46Y104/NR1END2 INT_L_X46Y104/NW2BEG2 INT_L_X46Y105/FAN_ALT7 INT_L_X46Y105/FAN_L7 INT_L_X46Y105/NN2BEG2 INT_L_X46Y105/NR1END2 INT_L_X46Y105/NW2A2 INT_L_X46Y106/NN2A2 INT_L_X46Y107/FAN_ALT7 INT_L_X46Y107/FAN_L7 INT_L_X46Y107/NN2END2 INT_R_X41Y100/SW2A2 INT_R_X41Y101/NL1BEG2 INT_R_X41Y101/SW2BEG2 INT_R_X41Y101/WW4END3 INT_R_X41Y102/FAN7 INT_R_X41Y102/FAN_ALT7 INT_R_X41Y102/NL1END2 INT_R_X41Y98/WW2A1 INT_R_X43Y100/FAN6 INT_R_X43Y100/FAN_ALT6 INT_R_X43Y100/SW2BEG0 INT_R_X43Y100/WR1END1 INT_R_X43Y101/WW4B3 INT_R_X43Y105/FAN6 INT_R_X43Y105/FAN_ALT6 INT_R_X43Y105/NL1BEG1 INT_R_X43Y105/WL1END1 INT_R_X43Y106/NL1END1 INT_R_X43Y106/NR1BEG1 INT_R_X43Y107/FAN6 INT_R_X43Y107/FAN_ALT6 INT_R_X43Y107/NR1BEG1 INT_R_X43Y107/NR1END1 INT_R_X43Y107/WR1BEG2 INT_R_X43Y108/FAN6 INT_R_X43Y108/FAN7 INT_R_X43Y108/FAN_ALT6 INT_R_X43Y108/FAN_ALT7 INT_R_X43Y108/GFAN1 INT_R_X43Y108/NR1END1 INT_R_X43Y108/WR1BEG2 INT_R_X43Y99/SW2A0 INT_R_X45Y100/NN2A3 INT_R_X45Y100/WR1BEG0 INT_R_X45Y101/NL1BEG2 INT_R_X45Y101/NN2BEG3 INT_R_X45Y101/NN2END3 INT_R_X45Y101/WW4BEG3 INT_R_X45Y102/FAN6 INT_R_X45Y102/FAN_ALT6 INT_R_X45Y102/NL1END2 INT_R_X45Y102/NN2A3 INT_R_X45Y102/NN2BEG2 INT_R_X45Y103/EL1BEG2 INT_R_X45Y103/FAN6 INT_R_X45Y103/FAN_ALT1 INT_R_X45Y103/FAN_ALT6 INT_R_X45Y103/FAN_BOUNCE1 INT_R_X45Y103/NN2A2 INT_R_X45Y103/NN2END3 INT_R_X45Y104/FAN7 INT_R_X45Y104/FAN_ALT7 INT_R_X45Y104/NN2END2 INT_R_X45Y105/NW2END2 INT_R_X45Y105/WR1BEG3 INT_R_X45Y99/FAN6 INT_R_X45Y99/FAN_ALT1 INT_R_X45Y99/FAN_ALT6 INT_R_X45Y99/FAN_BOUNCE1 INT_R_X45Y99/LOGIC_OUTS18 INT_R_X45Y99/NL1BEG_N3 INT_R_X45Y99/NN2BEG3 INT_R_X45Y99/WR1BEG_S0 VBRK_X113Y108/VBRK_EL1BEG2 VBRK_X113Y110/VBRK_NW2A2 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X40Y98/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y98/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y107/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y108/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y98/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y102/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y103/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y104/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y99/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y99/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X45Y99/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X46Y104/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y105/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y107/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y102/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y100/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y105/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y107/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y108/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y108/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y100/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y100/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y100/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X40Y100/INT_L.SW2END2->>FAN_ALT5 INT_L_X40Y98/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y98/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y98/INT_L.WW2END1->>FAN_ALT6 INT_L_X40Y98/INT_L.WW2END1->>FAN_ALT7 INT_L_X42Y107/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y107/INT_L.WR1END2->>FAN_ALT7 INT_L_X42Y108/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y108/INT_L.WR1END2->>FAN_ALT7 INT_L_X42Y98/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y98/INT_L.SR1END1->>FAN_ALT6 INT_L_X42Y98/INT_L.SR1END1->>WW2BEG1 INT_L_X42Y99/INT_L.SW2END0->>SR1BEG1 INT_L_X44Y100/INT_L.WR1END0->>WR1BEG1 INT_L_X44Y105/INT_L.WR1END3->>WL1BEG1 INT_L_X46Y103/INT_L.EL1END2->>NR1BEG2 INT_L_X46Y104/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y104/INT_L.NR1END2->>FAN_ALT7 INT_L_X46Y104/INT_L.NR1END2->>NR1BEG2 INT_L_X46Y104/INT_L.NR1END2->>NW2BEG2 INT_L_X46Y105/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y105/INT_L.NR1END2->>FAN_ALT7 INT_L_X46Y105/INT_L.NR1END2->>NN2BEG2 INT_L_X46Y107/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y107/INT_L.NN2END2->>FAN_ALT7 INT_R_X41Y101/INT_R.WW4END3->>NL1BEG2 INT_R_X41Y101/INT_R.WW4END3->>SW2BEG2 INT_R_X41Y102/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y102/INT_R.NL1END2->>FAN_ALT7 INT_R_X43Y100/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y100/INT_R.WR1END1->>FAN_ALT6 INT_R_X43Y100/INT_R.WR1END1->>SW2BEG0 INT_R_X43Y105/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y105/INT_R.WL1END1->>FAN_ALT6 INT_R_X43Y105/INT_R.WL1END1->>NL1BEG1 INT_R_X43Y106/INT_R.NL1END1->>NR1BEG1 INT_R_X43Y107/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y107/INT_R.NR1END1->>FAN_ALT6 INT_R_X43Y107/INT_R.NR1END1->>NR1BEG1 INT_R_X43Y107/INT_R.NR1END1->>WR1BEG2 INT_R_X43Y108/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y108/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y108/INT_R.GFAN1->>FAN_ALT7 INT_R_X43Y108/INT_R.NR1END1->>FAN_ALT6 INT_R_X43Y108/INT_R.NR1END1->>GFAN1 INT_R_X43Y108/INT_R.NR1END1->>WR1BEG2 INT_R_X45Y101/INT_R.NN2END3->>NL1BEG2 INT_R_X45Y101/INT_R.NN2END3->>NN2BEG3 INT_R_X45Y101/INT_R.NN2END3->>WW4BEG3 INT_R_X45Y102/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y102/INT_R.NL1END2->>FAN_ALT6 INT_R_X45Y102/INT_R.NL1END2->>NN2BEG2 INT_R_X45Y103/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y103/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y103/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X45Y103/INT_R.NN2END3->>EL1BEG2 INT_R_X45Y103/INT_R.NN2END3->>FAN_ALT1 INT_R_X45Y104/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y104/INT_R.NN2END2->>FAN_ALT7 INT_R_X45Y105/INT_R.NW2END2->>WR1BEG3 INT_R_X45Y99/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y99/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y99/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X45Y99/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X45Y99/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X45Y99/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X45Y99/INT_R.NL1BEG_N3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

u1/ctrl[31] - 
wires: BRAM_INT_INTERFACE_L_X44Y106/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_NW2A0 BRAM_L_X44Y105/BRAM_NW2A0_3 BRAM_L_X44Y105/BRAM_WL1END2_1 CLBLL_R_X45Y107/CLBLL_IMUX10 CLBLL_R_X45Y107/CLBLL_L_A4 CLBLL_R_X45Y107/CLBLL_WL1END0 CLBLM_L_X46Y107/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y107/CLBLM_M_DMUX CLBLM_L_X46Y107/CLBLM_WL1END0 CLBLM_R_X43Y106/CLBLM_BYP0 CLBLM_R_X43Y106/CLBLM_BYP3 CLBLM_R_X43Y106/CLBLM_L_AX CLBLM_R_X43Y106/CLBLM_M_CX CLBLM_R_X43Y106/CLBLM_WL1END2 CLBLM_R_X43Y107/CLBLM_BYP3 CLBLM_R_X43Y107/CLBLM_BYP5 CLBLM_R_X43Y107/CLBLM_L_BX CLBLM_R_X43Y107/CLBLM_M_CX CLBLM_R_X43Y108/CLBLM_NW2A0 CLBLM_R_X43Y109/CLBLM_BYP7 CLBLM_R_X43Y109/CLBLM_L_DX CLBLM_R_X47Y106/CLBLM_BYP1 CLBLM_R_X47Y106/CLBLM_M_AX INT_L_X44Y106/WL1BEG2 INT_L_X44Y106/WL1END3 INT_L_X44Y107/NW2BEG0 INT_L_X44Y107/WL1END_N1_3 INT_L_X44Y108/NW2A0 INT_L_X46Y107/EL1BEG0 INT_L_X46Y107/LOGIC_OUTS_L23 INT_L_X46Y107/WL1BEG0 INT_R_X43Y105/SR1END3 INT_R_X43Y106/BYP0 INT_R_X43Y106/BYP3 INT_R_X43Y106/BYP_ALT0 INT_R_X43Y106/BYP_ALT3 INT_R_X43Y106/NL1BEG2 INT_R_X43Y106/SR1BEG3 INT_R_X43Y106/SR1END_N3_3 INT_R_X43Y106/WL1END2 INT_R_X43Y107/BYP3 INT_R_X43Y107/BYP5 INT_R_X43Y107/BYP_ALT2 INT_R_X43Y107/BYP_ALT3 INT_R_X43Y107/BYP_ALT5 INT_R_X43Y107/BYP_BOUNCE2 INT_R_X43Y107/NL1END2 INT_R_X43Y107/NW2END_S0_0 INT_R_X43Y108/BYP_BOUNCE_N3_2 INT_R_X43Y108/NN2BEG0 INT_R_X43Y108/NW2END0 INT_R_X43Y109/BYP7 INT_R_X43Y109/BYP_ALT7 INT_R_X43Y109/NN2A0 INT_R_X43Y109/NN2END_S2_0 INT_R_X43Y110/NN2END0 INT_R_X45Y106/WL1BEG3 INT_R_X45Y107/IMUX10 INT_R_X45Y107/WL1BEG_N3 INT_R_X45Y107/WL1END0 INT_R_X47Y106/BYP1 INT_R_X47Y106/BYP_ALT1 INT_R_X47Y106/EL1END_S3_0 INT_R_X47Y106/SL1END0 INT_R_X47Y107/EL1END0 INT_R_X47Y107/SL1BEG0 VBRK_X113Y112/VBRK_WL1END0 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X46Y107/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X43Y106/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y106/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y107/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y107/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y109/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y106/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X44Y106/INT_L.WL1END3->>WL1BEG2 INT_L_X44Y107/INT_L.WL1END_N1_3->>NW2BEG0 INT_L_X46Y107/INT_L.LOGIC_OUTS_L23->>EL1BEG0 INT_L_X46Y107/INT_L.LOGIC_OUTS_L23->>WL1BEG0 INT_R_X43Y106/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y106/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y106/INT_R.SR1END_N3_3->>BYP_ALT0 INT_R_X43Y106/INT_R.WL1END2->>BYP_ALT3 INT_R_X43Y106/INT_R.WL1END2->>NL1BEG2 INT_R_X43Y106/INT_R.WL1END2->>SR1BEG3 INT_R_X43Y107/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X43Y107/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y107/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y107/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X43Y107/INT_R.NL1END2->>BYP_ALT2 INT_R_X43Y107/INT_R.NL1END2->>BYP_ALT5 INT_R_X43Y108/INT_R.NW2END0->>NN2BEG0 INT_R_X43Y109/INT_R.BYP_ALT7->>BYP7 INT_R_X43Y109/INT_R.NN2END_S2_0->>BYP_ALT7 INT_R_X45Y107/INT_R.WL1END0->>IMUX10 INT_R_X45Y107/INT_R.WL1END0->>WL1BEG_N3 INT_R_X47Y106/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y106/INT_R.SL1END0->>BYP_ALT1 INT_R_X47Y107/INT_R.EL1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

ctrl[31]_i_4_n_0 - 
wires: CLBLL_L_X40Y98/CLBLL_IMUX5 CLBLL_L_X40Y98/CLBLL_LL_B CLBLL_L_X40Y98/CLBLL_LOGIC_OUTS13 CLBLL_L_X40Y98/CLBLL_L_A6 INT_L_X40Y98/BYP_ALT5 INT_L_X40Y98/BYP_BOUNCE5 INT_L_X40Y98/IMUX_L5 INT_L_X40Y98/LOGIC_OUTS_L13 
pips: CLBLL_L_X40Y98/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y98/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X40Y98/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y98/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X40Y98/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/ctrl[3] - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_NW4END0 BRAM_INT_INTERFACE_L_X44Y97/INT_INTERFACE_WW4B0 BRAM_L_X44Y100/BRAM_NW4END0_1 BRAM_L_X44Y95/BRAM_WW4B0_2 BRKH_INT_X42Y99/BRKH_INT_NN2A1 BRKH_INT_X44Y99/BRKH_INT_NW6C0 CLBLL_L_X42Y100/CLBLL_BYP4 CLBLL_L_X42Y100/CLBLL_IMUX13 CLBLL_L_X42Y100/CLBLL_LL_BX CLBLL_L_X42Y100/CLBLL_L_B6 CLBLL_L_X42Y97/CLBLL_BYP1 CLBLL_L_X42Y97/CLBLL_ER1BEG0 CLBLL_L_X42Y97/CLBLL_LL_AX CLBLL_L_X42Y97/CLBLL_WW4END0 CLBLL_L_X42Y98/CLBLL_BYP4 CLBLL_L_X42Y98/CLBLL_BYP5 CLBLL_L_X42Y98/CLBLL_LL_BX CLBLL_L_X42Y98/CLBLL_L_BX CLBLL_R_X45Y97/CLBLL_LL_A CLBLL_R_X45Y97/CLBLL_LOGIC_OUTS12 CLBLM_R_X41Y97/CLBLM_ER1BEG0 CLBLM_R_X41Y97/CLBLM_WW4END0 CLBLM_R_X43Y101/CLBLM_NW4END0 CLBLM_R_X43Y97/CLBLM_WW4B0 CLBLM_R_X43Y98/CLBLM_BYP4 CLBLM_R_X43Y98/CLBLM_M_BX INT_L_X42Y100/BYP_ALT4 INT_L_X42Y100/BYP_L4 INT_L_X42Y100/IMUX_L13 INT_L_X42Y100/NN2END1 INT_L_X42Y100/WL1END2 INT_L_X42Y97/BYP_ALT1 INT_L_X42Y97/BYP_L1 INT_L_X42Y97/ER1BEG1 INT_L_X42Y97/ER1END0 INT_L_X42Y97/NE2BEG0 INT_L_X42Y97/WW4C0 INT_L_X42Y98/BYP_ALT4 INT_L_X42Y98/BYP_ALT5 INT_L_X42Y98/BYP_BOUNCE4 INT_L_X42Y98/BYP_L4 INT_L_X42Y98/BYP_L5 INT_L_X42Y98/NE2A0 INT_L_X42Y98/NN2BEG1 INT_L_X42Y98/WR1END1 INT_L_X42Y99/NN2A1 INT_L_X44Y100/NW6D0 INT_L_X44Y101/NW6E0 INT_L_X44Y97/NW6A0 INT_L_X44Y97/WW4A0 INT_L_X44Y98/NW6B0 INT_L_X44Y99/NW6C0 INT_R_X41Y96/ER1BEG_S0 INT_R_X41Y96/WW4END_S0_0 INT_R_X41Y97/ER1BEG0 INT_R_X41Y97/WW4END0 INT_R_X43Y100/NW6END_S0_0 INT_R_X43Y100/WL1BEG2 INT_R_X43Y101/NW6END0 INT_R_X43Y97/ER1END1 INT_R_X43Y97/NE2END_S3_0 INT_R_X43Y97/NR1BEG1 INT_R_X43Y97/WW4B0 INT_R_X43Y98/BYP4 INT_R_X43Y98/BYP_ALT4 INT_R_X43Y98/NE2END0 INT_R_X43Y98/NR1END1 INT_R_X43Y98/WR1BEG1 INT_R_X45Y97/LOGIC_OUTS12 INT_R_X45Y97/NW6BEG0 INT_R_X45Y97/WW4BEG0 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y97/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y98/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y98/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y97/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X43Y98/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X42Y100/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y100/INT_L.NN2END1->>BYP_ALT4 INT_L_X42Y100/INT_L.WL1END2->>IMUX_L13 INT_L_X42Y97/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y97/INT_L.ER1END0->>BYP_ALT1 INT_L_X42Y97/INT_L.ER1END0->>ER1BEG1 INT_L_X42Y97/INT_L.ER1END0->>NE2BEG0 INT_L_X42Y98/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y98/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y98/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y98/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X42Y98/INT_L.WR1END1->>BYP_ALT4 INT_L_X42Y98/INT_L.WR1END1->>NN2BEG1 INT_R_X41Y96/INT_R.WW4END_S0_0->>ER1BEG_S0 INT_R_X43Y100/INT_R.NW6END_S0_0->>WL1BEG2 INT_R_X43Y97/INT_R.ER1END1->>NR1BEG1 INT_R_X43Y98/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y98/INT_R.NE2END0->>WR1BEG1 INT_R_X43Y98/INT_R.NR1END1->>BYP_ALT4 INT_R_X45Y97/INT_R.LOGIC_OUTS12->>NW6BEG0 INT_R_X45Y97/INT_R.LOGIC_OUTS12->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/ctrl[4] - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_WW2A0 BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_NW2A1 BRAM_L_X44Y100/BRAM_NW2A1_1 BRAM_L_X44Y100/BRAM_WW2A0_0 BRKH_INT_X45Y99/BRKH_INT_NN2A0 BRKH_INT_X45Y99/BRKH_INT_NN2A3 BRKH_INT_X45Y99/BRKH_INT_NN2END_S2_0 CLBLL_L_X42Y100/CLBLL_IMUX34 CLBLL_L_X42Y100/CLBLL_L_C6 CLBLL_L_X42Y101/CLBLL_BYP4 CLBLL_L_X42Y101/CLBLL_ER1BEG1 CLBLL_L_X42Y101/CLBLL_LL_BX CLBLL_L_X42Y101/CLBLL_WW2END0 CLBLL_R_X45Y100/CLBLL_BYP0 CLBLL_R_X45Y100/CLBLL_BYP3 CLBLL_R_X45Y100/CLBLL_LL_CX CLBLL_R_X45Y100/CLBLL_L_AX CLBLL_R_X45Y98/CLBLL_BYP3 CLBLL_R_X45Y98/CLBLL_LL_A CLBLL_R_X45Y98/CLBLL_LL_CX CLBLL_R_X45Y98/CLBLL_LOGIC_OUTS12 CLBLL_R_X45Y99/CLBLL_BYP2 CLBLL_R_X45Y99/CLBLL_L_CX CLBLM_R_X41Y101/CLBLM_ER1BEG1 CLBLM_R_X41Y101/CLBLM_WW2END0 CLBLM_R_X43Y100/CLBLM_WW2A0 CLBLM_R_X43Y101/CLBLM_NW2A1 INT_L_X42Y100/IMUX_L34 INT_L_X42Y100/WW2END0 INT_L_X42Y101/BYP_ALT4 INT_L_X42Y101/BYP_L4 INT_L_X42Y101/ER1END1 INT_L_X42Y101/WW2A0 INT_L_X44Y100/NW2BEG1 INT_L_X44Y100/WR1END1 INT_L_X44Y100/WW2BEG0 INT_L_X44Y101/NW2A1 INT_R_X41Y101/ER1BEG1 INT_R_X41Y101/WW2END0 INT_R_X43Y100/WW2A0 INT_R_X43Y101/NW2END1 INT_R_X43Y101/WW2BEG0 INT_R_X45Y100/BYP0 INT_R_X45Y100/BYP3 INT_R_X45Y100/BYP_ALT0 INT_R_X45Y100/BYP_ALT3 INT_R_X45Y100/NN2END0 INT_R_X45Y100/NN2END3 INT_R_X45Y100/WR1BEG1 INT_R_X45Y98/BYP3 INT_R_X45Y98/BYP_ALT3 INT_R_X45Y98/LOGIC_OUTS12 INT_R_X45Y98/NL1BEG2 INT_R_X45Y98/NL1BEG_N3 INT_R_X45Y98/NN2BEG0 INT_R_X45Y98/NN2BEG3 INT_R_X45Y99/BYP2 INT_R_X45Y99/BYP_ALT2 INT_R_X45Y99/NL1END2 INT_R_X45Y99/NN2A0 INT_R_X45Y99/NN2A3 INT_R_X45Y99/NN2END_S2_0 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X42Y101/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y100/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y100/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y98/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y98/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X45Y99/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX INT_L_X42Y100/INT_L.WW2END0->>IMUX_L34 INT_L_X42Y101/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y101/INT_L.ER1END1->>BYP_ALT4 INT_L_X44Y100/INT_L.WR1END1->>NW2BEG1 INT_L_X44Y100/INT_L.WR1END1->>WW2BEG0 INT_R_X41Y101/INT_R.WW2END0->>ER1BEG1 INT_R_X43Y101/INT_R.NW2END1->>WW2BEG0 INT_R_X45Y100/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y100/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y100/INT_R.NN2END0->>BYP_ALT0 INT_R_X45Y100/INT_R.NN2END0->>WR1BEG1 INT_R_X45Y100/INT_R.NN2END3->>BYP_ALT3 INT_R_X45Y98/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y98/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X45Y98/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X45Y98/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X45Y98/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X45Y98/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X45Y99/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y99/INT_R.NL1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/ctrl[5] - 
wires: BRAM_INT_INTERFACE_L_X44Y101/INT_INTERFACE_NE2A0 BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_NW2A0 BRAM_L_X44Y100/BRAM_NE2A0_1 BRAM_L_X44Y100/BRAM_NW2A0_2 BRKH_INT_X41Y99/BRKH_INT_SE2A1 BRKH_INT_X42Y99/BRKH_INT_NE2BEG0 BRKH_INT_X43Y99/BRKH_INT_NE2END_S3_0 CLBLL_L_X42Y100/CLBLL_IMUX42 CLBLL_L_X42Y100/CLBLL_L_D6 CLBLL_L_X42Y100/CLBLL_WW2A0 CLBLL_L_X42Y101/CLBLL_BYP3 CLBLL_L_X42Y101/CLBLL_LL_CX CLBLL_L_X42Y102/CLBLL_WR1END0 CLBLL_L_X42Y99/CLBLL_BYP4 CLBLL_L_X42Y99/CLBLL_LL_A CLBLL_L_X42Y99/CLBLL_LL_BX CLBLL_L_X42Y99/CLBLL_LOGIC_OUTS12 CLBLL_L_X42Y99/CLBLL_SE2A1 CLBLL_L_X42Y99/CLBLL_WR1END1 CLBLM_R_X41Y100/CLBLM_WW2A0 CLBLM_R_X41Y101/CLBLM_IMUX31 CLBLM_R_X41Y101/CLBLM_M_C5 CLBLM_R_X41Y102/CLBLM_WR1END0 CLBLM_R_X41Y99/CLBLM_IMUX11 CLBLM_R_X41Y99/CLBLM_M_A4 CLBLM_R_X41Y99/CLBLM_SE2A1 CLBLM_R_X41Y99/CLBLM_WR1END1 CLBLM_R_X43Y100/CLBLM_IMUX0 CLBLM_R_X43Y100/CLBLM_L_A3 CLBLM_R_X43Y101/CLBLM_NE2A0 CLBLM_R_X43Y102/CLBLM_NW2A0 INT_L_X40Y100/ER1BEG1 INT_L_X40Y100/WW2END0 INT_L_X42Y100/IMUX_L42 INT_L_X42Y100/NE2A0 INT_L_X42Y100/WR1END1 INT_L_X42Y100/WW2BEG0 INT_L_X42Y101/BYP_ALT3 INT_L_X42Y101/BYP_L3 INT_L_X42Y101/WL1END2 INT_L_X42Y101/WR1BEG_S0 INT_L_X42Y102/WR1BEG0 INT_L_X42Y99/BYP_ALT4 INT_L_X42Y99/BYP_L4 INT_L_X42Y99/LOGIC_OUTS_L12 INT_L_X42Y99/NE2BEG0 INT_L_X42Y99/SE2END1 INT_L_X42Y99/WR1BEG1 INT_L_X44Y100/NE2END_S3_0 INT_L_X44Y101/NE2END0 INT_L_X44Y101/NW2BEG0 INT_L_X44Y102/NW2A0 INT_R_X41Y100/ER1END1 INT_R_X41Y100/SE2BEG1 INT_R_X41Y100/WW2A0 INT_R_X41Y101/IMUX31 INT_R_X41Y101/WR1END_S1_0 INT_R_X41Y102/WR1END0 INT_R_X41Y99/IMUX11 INT_R_X41Y99/SE2A1 INT_R_X41Y99/WR1END1 INT_R_X43Y100/IMUX0 INT_R_X43Y100/NE2BEG0 INT_R_X43Y100/NE2END0 INT_R_X43Y100/WR1BEG1 INT_R_X43Y101/NE2A0 INT_R_X43Y101/NW2END_S0_0 INT_R_X43Y101/WL1BEG2 INT_R_X43Y102/NW2END0 INT_R_X43Y99/NE2END_S3_0 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y101/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X42Y99/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y99/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X40Y100/INT_L.WW2END0->>ER1BEG1 INT_L_X42Y100/INT_L.WR1END1->>IMUX_L42 INT_L_X42Y100/INT_L.WR1END1->>WW2BEG0 INT_L_X42Y101/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y101/INT_L.WL1END2->>BYP_ALT3 INT_L_X42Y101/INT_L.WL1END2->>WR1BEG_S0 INT_L_X42Y99/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y99/INT_L.LOGIC_OUTS_L12->>NE2BEG0 INT_L_X42Y99/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_L_X42Y99/INT_L.SE2END1->>BYP_ALT4 INT_L_X44Y101/INT_L.NE2END0->>NW2BEG0 INT_R_X41Y100/INT_R.ER1END1->>SE2BEG1 INT_R_X41Y101/INT_R.WR1END_S1_0->>IMUX31 INT_R_X41Y99/INT_R.WR1END1->>IMUX11 INT_R_X43Y100/INT_R.NE2END0->>IMUX0 INT_R_X43Y100/INT_R.NE2END0->>NE2BEG0 INT_R_X43Y100/INT_R.NE2END0->>WR1BEG1 INT_R_X43Y101/INT_R.NW2END_S0_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/ctrl[6] - 
wires: BRKH_INT_X41Y99/BRKH_INT_NN2BEG0 BRKH_INT_X42Y99/BRKH_INT_NN2A0 BRKH_INT_X42Y99/BRKH_INT_NN2END_S2_0 CLBLL_L_X42Y100/CLBLL_BYP0 CLBLL_L_X42Y100/CLBLL_L_AX CLBLL_L_X42Y97/CLBLL_BYP0 CLBLL_L_X42Y97/CLBLL_L_AX CLBLL_L_X42Y98/CLBLL_BYP3 CLBLL_L_X42Y98/CLBLL_LL_CX CLBLL_L_X42Y98/CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y98/CLBLL_L_CMUX CLBLL_L_X42Y99/CLBLL_WR1END0 CLBLM_R_X41Y101/CLBLM_IMUX40 CLBLM_R_X41Y101/CLBLM_M_D1 CLBLM_R_X41Y99/CLBLM_IMUX17 CLBLM_R_X41Y99/CLBLM_M_B3 CLBLM_R_X41Y99/CLBLM_WR1END0 INT_L_X42Y100/BYP_ALT0 INT_L_X42Y100/BYP_L0 INT_L_X42Y100/NN2END0 INT_L_X42Y97/BYP_ALT0 INT_L_X42Y97/BYP_L0 INT_L_X42Y97/SL1END0 INT_L_X42Y98/BYP_ALT3 INT_L_X42Y98/BYP_L3 INT_L_X42Y98/LOGIC_OUTS_L18 INT_L_X42Y98/NL1BEG_N3 INT_L_X42Y98/NN2BEG0 INT_L_X42Y98/SL1BEG0 INT_L_X42Y98/WR1BEG_S0 INT_L_X42Y99/NN2A0 INT_L_X42Y99/NN2END_S2_0 INT_L_X42Y99/WR1BEG0 INT_R_X41Y100/NN2A0 INT_R_X41Y100/NN2END_S2_0 INT_R_X41Y101/IMUX40 INT_R_X41Y101/NN2END0 INT_R_X41Y98/WR1END_S1_0 INT_R_X41Y99/IMUX17 INT_R_X41Y99/NN2BEG0 INT_R_X41Y99/WR1END0 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y97/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y98/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X42Y98/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X42Y100/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y100/INT_L.NN2END0->>BYP_ALT0 INT_L_X42Y97/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y97/INT_L.SL1END0->>BYP_ALT0 INT_L_X42Y98/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y98/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X42Y98/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X42Y98/INT_L.LOGIC_OUTS_L18->>SL1BEG0 INT_L_X42Y98/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X42Y98/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y101/INT_R.NN2END0->>IMUX40 INT_R_X41Y99/INT_R.WR1END0->>IMUX17 INT_R_X41Y99/INT_R.WR1END0->>NN2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/ctrl[7] - 
wires: BRKH_INT_X42Y99/BRKH_INT_NN2A2 CLBLL_L_X42Y100/CLBLL_BYP5 CLBLL_L_X42Y100/CLBLL_L_BX CLBLL_L_X42Y98/CLBLL_BYP6 CLBLL_L_X42Y98/CLBLL_BYP7 CLBLL_L_X42Y98/CLBLL_LL_DX CLBLL_L_X42Y98/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y98/CLBLL_L_C CLBLL_L_X42Y98/CLBLL_L_DX CLBLL_L_X42Y98/CLBLL_WW2A2 CLBLL_L_X42Y99/CLBLL_BYP3 CLBLL_L_X42Y99/CLBLL_EL1BEG1 CLBLL_L_X42Y99/CLBLL_LL_CX CLBLL_L_X42Y99/CLBLL_NW2A2 CLBLM_R_X41Y98/CLBLM_BYP7 CLBLM_R_X41Y98/CLBLM_L_DX CLBLM_R_X41Y98/CLBLM_WW2A2 CLBLM_R_X41Y99/CLBLM_EL1BEG1 CLBLM_R_X41Y99/CLBLM_IMUX28 CLBLM_R_X41Y99/CLBLM_M_C4 CLBLM_R_X41Y99/CLBLM_NW2A2 INT_L_X40Y98/ER1BEG3 INT_L_X40Y98/WW2END2 INT_L_X42Y100/BYP_ALT5 INT_L_X42Y100/BYP_L5 INT_L_X42Y100/NN2END2 INT_L_X42Y98/BYP_ALT6 INT_L_X42Y98/BYP_ALT7 INT_L_X42Y98/BYP_L6 INT_L_X42Y98/BYP_L7 INT_L_X42Y98/FAN_BOUNCE_S3_2 INT_L_X42Y98/FAN_BOUNCE_S3_6 INT_L_X42Y98/LOGIC_OUTS_L10 INT_L_X42Y98/NN2BEG2 INT_L_X42Y98/NR1BEG2 INT_L_X42Y98/NW2BEG2 INT_L_X42Y98/WW2BEG2 INT_L_X42Y99/BYP_ALT3 INT_L_X42Y99/BYP_L3 INT_L_X42Y99/EL1END1 INT_L_X42Y99/FAN_ALT2 INT_L_X42Y99/FAN_ALT6 INT_L_X42Y99/FAN_BOUNCE2 INT_L_X42Y99/FAN_BOUNCE6 INT_L_X42Y99/NN2A2 INT_L_X42Y99/NR1END2 INT_L_X42Y99/NW2A2 INT_R_X41Y98/BYP7 INT_R_X41Y98/BYP_ALT7 INT_R_X41Y98/ER1END3 INT_R_X41Y98/WW2A2 INT_R_X41Y99/EL1BEG1 INT_R_X41Y99/ER1END_N3_3 INT_R_X41Y99/IMUX28 INT_R_X41Y99/NW2END2 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y98/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_L_X42Y98/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLL_L_X42Y98/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y99/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLM_R_X41Y98/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X40Y98/INT_L.WW2END2->>ER1BEG3 INT_L_X42Y100/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y100/INT_L.NN2END2->>BYP_ALT5 INT_L_X42Y98/INT_L.BYP_ALT6->>BYP_L6 INT_L_X42Y98/INT_L.BYP_ALT7->>BYP_L7 INT_L_X42Y98/INT_L.FAN_BOUNCE_S3_2->>BYP_ALT6 INT_L_X42Y98/INT_L.FAN_BOUNCE_S3_6->>BYP_ALT7 INT_L_X42Y98/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X42Y98/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X42Y98/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_L_X42Y98/INT_L.LOGIC_OUTS_L10->>WW2BEG2 INT_L_X42Y99/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y99/INT_L.EL1END1->>FAN_ALT2 INT_L_X42Y99/INT_L.EL1END1->>FAN_ALT6 INT_L_X42Y99/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y99/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X42Y99/INT_L.NR1END2->>BYP_ALT3 INT_R_X41Y98/INT_R.BYP_ALT7->>BYP7 INT_R_X41Y98/INT_R.ER1END3->>BYP_ALT7 INT_R_X41Y99/INT_R.NW2END2->>EL1BEG1 INT_R_X41Y99/INT_R.NW2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/ctrl[8] - 
wires: BRKH_INT_X41Y99/BRKH_INT_WR1END_S1_0 BRKH_INT_X42Y99/BRKH_INT_ER1BEG_S0 BRKH_INT_X42Y99/BRKH_INT_NE2BEG3 BRKH_INT_X42Y99/BRKH_INT_NW2BEG3 BRKH_INT_X42Y99/BRKH_INT_WR1BEG_S0 CLBLL_L_X42Y100/CLBLL_BYP2 CLBLL_L_X42Y100/CLBLL_BYP3 CLBLL_L_X42Y100/CLBLL_EL1BEG2 CLBLL_L_X42Y100/CLBLL_LL_CX CLBLL_L_X42Y100/CLBLL_L_CX CLBLL_L_X42Y100/CLBLL_NW2A3 CLBLL_L_X42Y100/CLBLL_WR1END0 CLBLL_L_X42Y101/CLBLL_BYP6 CLBLL_L_X42Y101/CLBLL_LL_DX CLBLL_L_X42Y99/CLBLL_LL_BMUX CLBLL_L_X42Y99/CLBLL_LOGIC_OUTS21 CLBLM_R_X41Y100/CLBLM_EL1BEG2 CLBLM_R_X41Y100/CLBLM_NW2A3 CLBLM_R_X41Y100/CLBLM_WR1END0 CLBLM_R_X41Y99/CLBLM_IMUX47 CLBLM_R_X41Y99/CLBLM_M_D5 CLBLM_R_X43Y100/CLBLM_BYP6 CLBLM_R_X43Y100/CLBLM_IMUX25 CLBLM_R_X43Y100/CLBLM_L_B5 CLBLM_R_X43Y100/CLBLM_M_DX INT_L_X42Y100/BYP_ALT2 INT_L_X42Y100/BYP_ALT3 INT_L_X42Y100/BYP_BOUNCE2 INT_L_X42Y100/BYP_L2 INT_L_X42Y100/BYP_L3 INT_L_X42Y100/EL1END2 INT_L_X42Y100/ER1BEG0 INT_L_X42Y100/NE2A3 INT_L_X42Y100/NW2A3 INT_L_X42Y100/WR1BEG0 INT_L_X42Y101/BYP_ALT6 INT_L_X42Y101/BYP_BOUNCE_N3_2 INT_L_X42Y101/BYP_L6 INT_L_X42Y101/NW2END3 INT_L_X42Y99/ER1BEG_S0 INT_L_X42Y99/LOGIC_OUTS_L21 INT_L_X42Y99/NE2BEG3 INT_L_X42Y99/NW2BEG3 INT_L_X42Y99/WR1BEG_S0 INT_R_X41Y100/EL1BEG2 INT_R_X41Y100/NW2END3 INT_R_X41Y100/WR1END0 INT_R_X41Y99/IMUX47 INT_R_X41Y99/WR1END_S1_0 INT_R_X43Y100/BYP6 INT_R_X43Y100/BYP_ALT6 INT_R_X43Y100/ER1END0 INT_R_X43Y100/IMUX25 INT_R_X43Y100/NE2END3 INT_R_X43Y100/NW2BEG3 INT_R_X43Y101/NW2A3 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y100/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X42Y101/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_L_X42Y99/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y100/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X42Y100/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X42Y100/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y100/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y100/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X42Y100/INT_L.EL1END2->>BYP_ALT2 INT_L_X42Y101/INT_L.BYP_ALT6->>BYP_L6 INT_L_X42Y101/INT_L.NW2END3->>BYP_ALT6 INT_L_X42Y99/INT_L.LOGIC_OUTS_L21->>ER1BEG_S0 INT_L_X42Y99/INT_L.LOGIC_OUTS_L21->>NE2BEG3 INT_L_X42Y99/INT_L.LOGIC_OUTS_L21->>NW2BEG3 INT_L_X42Y99/INT_L.LOGIC_OUTS_L21->>WR1BEG_S0 INT_R_X41Y100/INT_R.NW2END3->>EL1BEG2 INT_R_X41Y99/INT_R.WR1END_S1_0->>IMUX47 INT_R_X43Y100/INT_R.BYP_ALT6->>BYP6 INT_R_X43Y100/INT_R.ER1END0->>IMUX25 INT_R_X43Y100/INT_R.NE2END3->>BYP_ALT6 INT_R_X43Y100/INT_R.NE2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/ctrl[9] - 
wires: BRKH_INT_X42Y99/BRKH_INT_NE2BEG1 CLBLL_L_X42Y100/CLBLL_BYP6 CLBLL_L_X42Y100/CLBLL_BYP7 CLBLL_L_X42Y100/CLBLL_LL_DX CLBLL_L_X42Y100/CLBLL_L_DX CLBLL_L_X42Y100/CLBLL_WL1END3 CLBLL_L_X42Y101/CLBLL_BYP1 CLBLL_L_X42Y101/CLBLL_LL_AX CLBLL_L_X42Y99/CLBLL_LL_B CLBLL_L_X42Y99/CLBLL_LOGIC_OUTS13 CLBLM_R_X41Y100/CLBLM_IMUX38 CLBLM_R_X41Y100/CLBLM_M_D3 CLBLM_R_X41Y100/CLBLM_WL1END3 CLBLM_R_X43Y100/CLBLM_BYP3 CLBLM_R_X43Y100/CLBLM_IMUX33 CLBLM_R_X43Y100/CLBLM_L_C1 CLBLM_R_X43Y100/CLBLM_M_CX INT_L_X42Y100/BYP_ALT6 INT_L_X42Y100/BYP_ALT7 INT_L_X42Y100/BYP_BOUNCE6 INT_L_X42Y100/BYP_L6 INT_L_X42Y100/BYP_L7 INT_L_X42Y100/FAN_BOUNCE_S3_2 INT_L_X42Y100/NE2A1 INT_L_X42Y100/WL1BEG3 INT_L_X42Y101/BYP_ALT1 INT_L_X42Y101/BYP_BOUNCE_N3_6 INT_L_X42Y101/BYP_L1 INT_L_X42Y101/FAN_ALT2 INT_L_X42Y101/FAN_BOUNCE2 INT_L_X42Y101/NW2END1 INT_L_X42Y101/WL1BEG_N3 INT_L_X42Y99/LOGIC_OUTS_L13 INT_L_X42Y99/NE2BEG1 INT_R_X41Y100/IMUX38 INT_R_X41Y100/WL1END3 INT_R_X41Y101/WL1END_N1_3 INT_R_X43Y100/BYP3 INT_R_X43Y100/BYP_ALT3 INT_R_X43Y100/FAN_ALT3 INT_R_X43Y100/FAN_BOUNCE3 INT_R_X43Y100/IMUX33 INT_R_X43Y100/NE2END1 INT_R_X43Y100/NL1BEG0 INT_R_X43Y100/NL1END_S3_0 INT_R_X43Y100/NW2BEG1 INT_R_X43Y101/NL1END0 INT_R_X43Y101/NW2A1 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_L_X42Y100/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLL_L_X42Y101/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y99/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y100/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y100/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X42Y100/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X42Y100/INT_L.BYP_ALT6->>BYP_L6 INT_L_X42Y100/INT_L.BYP_ALT7->>BYP_L7 INT_L_X42Y100/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X42Y100/INT_L.FAN_BOUNCE_S3_2->>BYP_ALT6 INT_L_X42Y101/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y101/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y101/INT_L.NW2END1->>BYP_ALT1 INT_L_X42Y101/INT_L.NW2END1->>FAN_ALT2 INT_L_X42Y101/INT_L.NW2END1->>WL1BEG_N3 INT_L_X42Y99/INT_L.LOGIC_OUTS_L13->>NE2BEG1 INT_R_X41Y100/INT_R.WL1END3->>IMUX38 INT_R_X43Y100/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y100/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y100/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X43Y100/INT_R.NE2END1->>IMUX33 INT_R_X43Y100/INT_R.NE2END1->>NL1BEG0 INT_R_X43Y100/INT_R.NE2END1->>NW2BEG1 INT_R_X43Y100/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

drst_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/drst - 
wires: CLBLM_R_X47Y104/CLBLM_IMUX22 CLBLM_R_X47Y104/CLBLM_IMUX38 CLBLM_R_X47Y104/CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y104/CLBLM_M_C3 CLBLM_R_X47Y104/CLBLM_M_D3 CLBLM_R_X47Y104/CLBLM_M_DQ INT_R_X47Y104/IMUX22 INT_R_X47Y104/IMUX38 INT_R_X47Y104/LOGIC_OUTS7 
pips: CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y104/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X47Y104/INT_R.LOGIC_OUTS7->>IMUX22 INT_R_X47Y104/INT_R.LOGIC_OUTS7->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_cnt[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/fifo_cnt_reg_n_0_[0] - 
wires: CLBLL_L_X40Y105/CLBLL_ER1BEG1 CLBLL_L_X40Y105/CLBLL_IMUX12 CLBLL_L_X40Y105/CLBLL_IMUX26 CLBLL_L_X40Y105/CLBLL_IMUX3 CLBLL_L_X40Y105/CLBLL_IMUX35 CLBLL_L_X40Y105/CLBLL_IMUX43 CLBLL_L_X40Y105/CLBLL_LL_B6 CLBLL_L_X40Y105/CLBLL_LL_C6 CLBLL_L_X40Y105/CLBLL_LL_D6 CLBLL_L_X40Y105/CLBLL_L_A2 CLBLL_L_X40Y105/CLBLL_L_B4 CLBLM_R_X39Y105/CLBLM_ER1BEG1 CLBLM_R_X39Y105/CLBLM_IMUX0 CLBLM_R_X39Y105/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y105/CLBLM_L_A3 CLBLM_R_X39Y105/CLBLM_L_AQ INT_L_X40Y105/ER1END1 INT_L_X40Y105/IMUX_L12 INT_L_X40Y105/IMUX_L26 INT_L_X40Y105/IMUX_L3 INT_L_X40Y105/IMUX_L35 INT_L_X40Y105/IMUX_L43 INT_R_X39Y105/ER1BEG1 INT_R_X39Y105/IMUX0 INT_R_X39Y105/LOGIC_OUTS0 VBRK_X99Y110/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y105/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y105/INT_L.ER1END1->>IMUX_L12 INT_L_X40Y105/INT_L.ER1END1->>IMUX_L26 INT_L_X40Y105/INT_L.ER1END1->>IMUX_L3 INT_L_X40Y105/INT_L.ER1END1->>IMUX_L35 INT_L_X40Y105/INT_L.ER1END1->>IMUX_L43 INT_R_X39Y105/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X39Y105/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixelbuf_rreq - 
wires: CLBLL_L_X40Y105/CLBLL_EL1BEG3 CLBLL_L_X40Y105/CLBLL_IMUX10 CLBLL_L_X40Y105/CLBLL_IMUX14 CLBLL_L_X40Y105/CLBLL_IMUX18 CLBLL_L_X40Y105/CLBLL_IMUX22 CLBLL_L_X40Y105/CLBLL_LL_B2 CLBLL_L_X40Y105/CLBLL_LL_C3 CLBLL_L_X40Y105/CLBLL_L_A4 CLBLL_L_X40Y105/CLBLL_L_B1 CLBLL_L_X40Y105/CLBLL_WL1END0 CLBLL_L_X40Y106/CLBLL_ER1BEG1 CLBLL_L_X40Y106/CLBLL_IMUX22 CLBLL_L_X40Y106/CLBLL_LL_C3 CLBLL_L_X40Y109/CLBLL_ER1BEG1 CLBLL_L_X40Y109/CLBLL_FAN6 CLBLL_L_X40Y109/CLBLL_L_CE CLBLL_L_X40Y109/CLBLL_WW2END0 CLBLL_L_X40Y110/CLBLL_FAN7 CLBLL_L_X40Y110/CLBLL_LL_CE CLBLL_L_X40Y111/CLBLL_FAN6 CLBLL_L_X40Y111/CLBLL_L_CE CLBLL_L_X40Y111/CLBLL_WL1END3 CLBLM_R_X39Y105/CLBLM_EL1BEG3 CLBLM_R_X39Y105/CLBLM_IMUX9 CLBLM_R_X39Y105/CLBLM_L_A5 CLBLM_R_X39Y105/CLBLM_WL1END0 CLBLM_R_X39Y106/CLBLM_ER1BEG1 CLBLM_R_X39Y106/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y106/CLBLM_L_AQ CLBLM_R_X39Y108/CLBLM_FAN6 CLBLM_R_X39Y108/CLBLM_L_CE CLBLM_R_X39Y109/CLBLM_ER1BEG1 CLBLM_R_X39Y109/CLBLM_WW2END0 CLBLM_R_X39Y111/CLBLM_FAN7 CLBLM_R_X39Y111/CLBLM_M_CE CLBLM_R_X39Y111/CLBLM_WL1END3 CLBLM_R_X41Y107/CLBLM_FAN6 CLBLM_R_X41Y107/CLBLM_L_CE CLBLM_R_X41Y109/CLBLM_FAN6 CLBLM_R_X41Y109/CLBLM_L_CE CLBLM_R_X41Y110/CLBLM_FAN6 CLBLM_R_X41Y110/CLBLM_L_CE INT_L_X40Y105/EL1END3 INT_L_X40Y105/IMUX_L10 INT_L_X40Y105/IMUX_L14 INT_L_X40Y105/IMUX_L18 INT_L_X40Y105/IMUX_L22 INT_L_X40Y105/NR1BEG3 INT_L_X40Y105/SL1END1 INT_L_X40Y105/WL1BEG0 INT_L_X40Y106/ER1END1 INT_L_X40Y106/IMUX_L22 INT_L_X40Y106/NE2BEG1 INT_L_X40Y106/NR1END3 INT_L_X40Y106/SL1BEG1 INT_L_X40Y107/NE2A1 INT_L_X40Y109/ER1END1 INT_L_X40Y109/FAN_ALT6 INT_L_X40Y109/FAN_L6 INT_L_X40Y109/NE2BEG1 INT_L_X40Y109/WW2A0 INT_L_X40Y110/FAN_ALT7 INT_L_X40Y110/FAN_L7 INT_L_X40Y110/NE2A1 INT_L_X40Y110/WR1END2 INT_L_X40Y111/FAN_ALT6 INT_L_X40Y111/FAN_L6 INT_L_X40Y111/SR1END1 INT_L_X40Y111/WL1BEG3 INT_L_X40Y112/NW2END1 INT_L_X40Y112/SR1BEG1 INT_L_X40Y112/WL1BEG_N3 INT_R_X39Y105/EL1BEG3 INT_R_X39Y105/IMUX9 INT_R_X39Y105/WL1END0 INT_R_X39Y106/EL1BEG_N3 INT_R_X39Y106/ER1BEG1 INT_R_X39Y106/LOGIC_OUTS0 INT_R_X39Y108/FAN6 INT_R_X39Y108/FAN_ALT6 INT_R_X39Y108/SR1END1 INT_R_X39Y109/ER1BEG1 INT_R_X39Y109/SR1BEG1 INT_R_X39Y109/WW2END0 INT_R_X39Y111/FAN7 INT_R_X39Y111/FAN_ALT3 INT_R_X39Y111/FAN_ALT7 INT_R_X39Y111/FAN_BOUNCE3 INT_R_X39Y111/WL1END3 INT_R_X39Y112/WL1END_N1_3 INT_R_X41Y107/FAN6 INT_R_X41Y107/FAN_ALT6 INT_R_X41Y107/NE2END1 INT_R_X41Y107/NN2BEG1 INT_R_X41Y108/NN2A1 INT_R_X41Y109/FAN6 INT_R_X41Y109/FAN_ALT6 INT_R_X41Y109/NN2BEG1 INT_R_X41Y109/NN2END1 INT_R_X41Y109/WW2BEG0 INT_R_X41Y110/FAN6 INT_R_X41Y110/FAN_ALT6 INT_R_X41Y110/NE2END1 INT_R_X41Y110/NN2A1 INT_R_X41Y110/SR1END1 INT_R_X41Y110/WR1BEG2 INT_R_X41Y111/NN2END1 INT_R_X41Y111/NW2BEG1 INT_R_X41Y111/SR1BEG1 INT_R_X41Y112/NW2A1 VBRK_X99Y110/VBRK_EL1BEG3 VBRK_X99Y110/VBRK_WL1END0 VBRK_X99Y111/VBRK_ER1BEG1 VBRK_X99Y114/VBRK_ER1BEG1 VBRK_X99Y114/VBRK_WW2END0 VBRK_X99Y116/VBRK_WL1END3 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y109/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y110/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X40Y111/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y106/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y108/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y111/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y109/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y110/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X40Y105/INT_L.EL1END3->>IMUX_L14 INT_L_X40Y105/INT_L.EL1END3->>IMUX_L22 INT_L_X40Y105/INT_L.EL1END3->>NR1BEG3 INT_L_X40Y105/INT_L.SL1END1->>IMUX_L10 INT_L_X40Y105/INT_L.SL1END1->>IMUX_L18 INT_L_X40Y105/INT_L.SL1END1->>WL1BEG0 INT_L_X40Y106/INT_L.ER1END1->>NE2BEG1 INT_L_X40Y106/INT_L.ER1END1->>SL1BEG1 INT_L_X40Y106/INT_L.NR1END3->>IMUX_L22 INT_L_X40Y109/INT_L.ER1END1->>FAN_ALT6 INT_L_X40Y109/INT_L.ER1END1->>NE2BEG1 INT_L_X40Y109/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y110/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y110/INT_L.WR1END2->>FAN_ALT7 INT_L_X40Y111/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y111/INT_L.SR1END1->>FAN_ALT6 INT_L_X40Y112/INT_L.NW2END1->>SR1BEG1 INT_L_X40Y112/INT_L.NW2END1->>WL1BEG_N3 INT_R_X39Y105/INT_R.WL1END0->>IMUX9 INT_R_X39Y106/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X39Y106/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X39Y108/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y108/INT_R.SR1END1->>FAN_ALT6 INT_R_X39Y109/INT_R.WW2END0->>ER1BEG1 INT_R_X39Y109/INT_R.WW2END0->>SR1BEG1 INT_R_X39Y111/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X39Y111/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y111/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X39Y111/INT_R.WL1END3->>FAN_ALT3 INT_R_X41Y107/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y107/INT_R.NE2END1->>FAN_ALT6 INT_R_X41Y107/INT_R.NE2END1->>NN2BEG1 INT_R_X41Y109/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y109/INT_R.NN2END1->>FAN_ALT6 INT_R_X41Y109/INT_R.NN2END1->>NN2BEG1 INT_R_X41Y109/INT_R.NN2END1->>WW2BEG0 INT_R_X41Y110/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y110/INT_R.NE2END1->>WR1BEG2 INT_R_X41Y110/INT_R.SR1END1->>FAN_ALT6 INT_R_X41Y111/INT_R.NN2END1->>NW2BEG1 INT_R_X41Y111/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 40, 

fifo_cnt[0]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_cnt[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_cnt[1]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/fifo_cnt_reg_n_0_[1] - 
wires: CLBLL_L_X40Y105/CLBLL_EL1BEG1 CLBLL_L_X40Y105/CLBLL_ER1BEG3 CLBLL_L_X40Y105/CLBLL_IMUX15 CLBLL_L_X40Y105/CLBLL_IMUX25 CLBLL_L_X40Y105/CLBLL_IMUX31 CLBLL_L_X40Y105/CLBLL_IMUX38 CLBLL_L_X40Y105/CLBLL_IMUX9 CLBLL_L_X40Y105/CLBLL_LL_B1 CLBLL_L_X40Y105/CLBLL_LL_C5 CLBLL_L_X40Y105/CLBLL_LL_D3 CLBLL_L_X40Y105/CLBLL_L_A5 CLBLL_L_X40Y105/CLBLL_L_B5 CLBLM_R_X39Y105/CLBLM_EL1BEG1 CLBLM_R_X39Y105/CLBLM_ER1BEG3 CLBLM_R_X39Y105/CLBLM_IMUX3 CLBLM_R_X39Y105/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y105/CLBLM_L_A2 CLBLM_R_X39Y105/CLBLM_L_AMUX INT_L_X40Y104/FAN_BOUNCE_S3_6 INT_L_X40Y105/EL1END1 INT_L_X40Y105/ER1END3 INT_L_X40Y105/FAN_ALT6 INT_L_X40Y105/FAN_BOUNCE6 INT_L_X40Y105/IMUX_L15 INT_L_X40Y105/IMUX_L25 INT_L_X40Y105/IMUX_L31 INT_L_X40Y105/IMUX_L38 INT_L_X40Y105/IMUX_L9 INT_L_X40Y106/ER1END_N3_3 INT_R_X39Y105/EL1BEG1 INT_R_X39Y105/ER1BEG3 INT_R_X39Y105/FAN_ALT5 INT_R_X39Y105/FAN_BOUNCE5 INT_R_X39Y105/IMUX3 INT_R_X39Y105/LOGIC_OUTS16 VBRK_X99Y110/VBRK_EL1BEG1 VBRK_X99Y110/VBRK_ER1BEG3 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y105/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y105/INT_L.EL1END1->>FAN_ALT6 INT_L_X40Y105/INT_L.EL1END1->>IMUX_L25 INT_L_X40Y105/INT_L.ER1END3->>IMUX_L15 INT_L_X40Y105/INT_L.ER1END3->>IMUX_L31 INT_L_X40Y105/INT_L.ER1END3->>IMUX_L38 INT_L_X40Y105/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X40Y105/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_R_X39Y105/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y105/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X39Y105/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X39Y105/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X39Y105/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

fifo_cnt[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_cnt[2]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/fifo_cnt_reg_n_0_[2] - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX19 CLBLL_L_X40Y105/CLBLL_IMUX27 CLBLL_L_X40Y105/CLBLL_IMUX29 CLBLL_L_X40Y105/CLBLL_IMUX47 CLBLL_L_X40Y105/CLBLL_IMUX5 CLBLL_L_X40Y105/CLBLL_LL_B4 CLBLL_L_X40Y105/CLBLL_LL_C2 CLBLL_L_X40Y105/CLBLL_LL_D5 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y105/CLBLL_L_A6 CLBLL_L_X40Y105/CLBLL_L_B2 CLBLL_L_X40Y105/CLBLL_L_BQ INT_L_X40Y105/BYP_ALT5 INT_L_X40Y105/BYP_BOUNCE5 INT_L_X40Y105/IMUX_L19 INT_L_X40Y105/IMUX_L27 INT_L_X40Y105/IMUX_L29 INT_L_X40Y105/IMUX_L47 INT_L_X40Y105/IMUX_L5 INT_L_X40Y105/LOGIC_OUTS_L1 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y105/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y105/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X40Y105/INT_L.BYP_BOUNCE5->>IMUX_L47 INT_L_X40Y105/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X40Y105/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X40Y105/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X40Y105/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

fifo_cnt[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_cnt[3]_i_2_n_0 - 
wires: CLBLM_R_X39Y106/CLBLM_IMUX28 CLBLM_R_X39Y106/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y106/CLBLM_M_AMUX CLBLM_R_X39Y106/CLBLM_M_C4 INT_R_X39Y106/IMUX28 INT_R_X39Y106/LOGIC_OUTS20 
pips: CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y106/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X39Y106/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_cnt[3]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/wreq10_out - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX6 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y105/CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L_D CLBLL_L_X40Y108/CLBLL_WL1END1 CLBLL_L_X40Y109/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END1 CLBLM_R_X39Y108/CLBLM_FAN7 CLBLM_R_X39Y108/CLBLM_M_CE CLBLM_R_X39Y108/CLBLM_WL1END1 CLBLM_R_X39Y109/CLBLM_ER1BEG2 CLBLM_R_X39Y109/CLBLM_FAN7 CLBLM_R_X39Y109/CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_WW2END1 CLBLM_R_X39Y110/CLBLM_FAN7 CLBLM_R_X39Y110/CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_FAN7 CLBLM_R_X41Y107/CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_FAN7 CLBLM_R_X41Y109/CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_FAN7 CLBLM_R_X41Y110/CLBLM_M_CE INT_L_X40Y105/IMUX_L6 INT_L_X40Y105/LOGIC_OUTS_L11 INT_L_X40Y105/NL1BEG2 INT_L_X40Y106/NE2BEG2 INT_L_X40Y106/NL1END2 INT_L_X40Y107/NE2A2 INT_L_X40Y108/SL1END2 INT_L_X40Y108/WL1BEG1 INT_L_X40Y109/ER1END2 INT_L_X40Y109/SL1BEG2 INT_L_X40Y109/WW2A1 INT_L_X40Y110/NE2BEG2 INT_L_X40Y110/NW2END2 INT_L_X40Y111/NE2A2 INT_R_X39Y108/FAN7 INT_R_X39Y108/FAN_ALT7 INT_R_X39Y108/NN2BEG2 INT_R_X39Y108/WL1END1 INT_R_X39Y109/ER1BEG2 INT_R_X39Y109/FAN7 INT_R_X39Y109/FAN_ALT7 INT_R_X39Y109/NN2A2 INT_R_X39Y109/WW2END1 INT_R_X39Y110/FAN7 INT_R_X39Y110/FAN_ALT7 INT_R_X39Y110/NN2END2 INT_R_X41Y107/FAN7 INT_R_X41Y107/FAN_ALT7 INT_R_X41Y107/NE2END2 INT_R_X41Y107/NN2BEG2 INT_R_X41Y108/NN2A2 INT_R_X41Y109/FAN7 INT_R_X41Y109/FAN_ALT7 INT_R_X41Y109/NN2END2 INT_R_X41Y109/NW2BEG2 INT_R_X41Y109/WW2BEG1 INT_R_X41Y110/FAN7 INT_R_X41Y110/FAN_ALT7 INT_R_X41Y110/NW2A2 INT_R_X41Y110/SL1END2 INT_R_X41Y111/NE2END2 INT_R_X41Y111/SL1BEG2 VBRK_X99Y113/VBRK_WL1END1 VBRK_X99Y114/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END1 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X39Y108/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>IMUX_L6 INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X40Y106/INT_L.NL1END2->>NE2BEG2 INT_L_X40Y108/INT_L.SL1END2->>WL1BEG1 INT_L_X40Y109/INT_L.ER1END2->>SL1BEG2 INT_L_X40Y110/INT_L.NW2END2->>NE2BEG2 INT_R_X39Y108/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y108/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y108/INT_R.WL1END1->>NN2BEG2 INT_R_X39Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y109/INT_R.WW2END1->>ER1BEG2 INT_R_X39Y109/INT_R.WW2END1->>FAN_ALT7 INT_R_X39Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y110/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y107/INT_R.NE2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.NE2END2->>NN2BEG2 INT_R_X41Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y109/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y109/INT_R.NN2END2->>NW2BEG2 INT_R_X41Y109/INT_R.NN2END2->>WW2BEG1 INT_R_X41Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y110/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y111/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

fifo_cnt[4]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/fifo_cnt_reg_n_0_[4] - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX1 CLBLL_L_X40Y105/CLBLL_IMUX45 CLBLL_L_X40Y105/CLBLL_LL_A3 CLBLL_L_X40Y105/CLBLL_LL_AQ CLBLL_L_X40Y105/CLBLL_LL_D2 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS4 INT_L_X40Y105/IMUX_L1 INT_L_X40Y105/IMUX_L45 INT_L_X40Y105/LOGIC_OUTS_L4 INT_L_X40Y105/NL1BEG_N3 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X40Y105/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y105/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y105/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y105/INT_L.NL1BEG_N3->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_cnt[4]_i_3_n_0 - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX11 CLBLL_L_X40Y105/CLBLL_LL_A4 CLBLL_L_X40Y105/CLBLL_LL_B CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS13 INT_L_X40Y105/IMUX_L11 INT_L_X40Y105/LOGIC_OUTS_L13 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y105/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X40Y105/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_cnt[4]_i_4_n_0 - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX4 CLBLL_L_X40Y105/CLBLL_LL_A6 CLBLL_L_X40Y105/CLBLL_LL_C CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS14 INT_L_X40Y105/IMUX_L4 INT_L_X40Y105/LOGIC_OUTS_L14 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X40Y105/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X40Y105/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/fill_RGBfifo0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/iGate0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_gate.iGate_reg_i_2_n_3 - 
wires: BRKH_INT_X40Y99/BRKH_INT_SW2A2 CLBLL_L_X40Y100/CLBLL_SE2A2 CLBLL_L_X40Y99/CLBLL_SW2A2 CLBLM_R_X39Y100/CLBLM_SE2A2 CLBLM_R_X39Y101/CLBLM_IMUX17 CLBLM_R_X39Y101/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y101/CLBLM_L_AMUX CLBLM_R_X39Y101/CLBLM_M_B3 CLBLM_R_X39Y99/CLBLM_IMUX45 CLBLM_R_X39Y99/CLBLM_M_D2 CLBLM_R_X39Y99/CLBLM_SW2A2 INT_L_X40Y100/SE2END2 INT_L_X40Y100/SW2BEG2 INT_L_X40Y99/SW2A2 INT_R_X39Y100/SE2A2 INT_R_X39Y101/FAN_ALT5 INT_R_X39Y101/FAN_BOUNCE5 INT_R_X39Y101/IMUX17 INT_R_X39Y101/LOGIC_OUTS16 INT_R_X39Y101/SE2BEG2 INT_R_X39Y99/IMUX45 INT_R_X39Y99/SW2END2 VBRK_X99Y103/VBRK_SW2A2 VBRK_X99Y105/VBRK_SE2A2 
pips: CLBLM_R_X39Y101/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y101/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X40Y100/INT_L.SE2END2->>SW2BEG2 INT_R_X39Y101/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y101/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y101/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X39Y101/INT_R.LOGIC_OUTS16->>SE2BEG2 INT_R_X39Y99/INT_R.SW2END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

gen_gate.iGate_i_3_n_0 - 
wires: BRKH_INT_X39Y99/BRKH_INT_SS2END0 CLBLL_L_X40Y101/CLBLL_WW2END3 CLBLL_L_X42Y101/CLBLL_SW4END3 CLBLM_R_X39Y101/CLBLM_IMUX15 CLBLM_R_X39Y101/CLBLM_M_B1 CLBLM_R_X39Y101/CLBLM_WW2END3 CLBLM_R_X39Y99/CLBLM_IMUX40 CLBLM_R_X39Y99/CLBLM_M_D1 CLBLM_R_X41Y101/CLBLM_SW4END3 CLBLM_R_X43Y105/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y105/CLBLM_M_D INT_L_X40Y101/WW2A3 INT_L_X42Y101/SW6E3 INT_L_X42Y102/SW6D3 INT_L_X42Y103/SW6C3 INT_L_X42Y104/SW6B3 INT_L_X42Y105/SW6A3 INT_R_X39Y100/SS2A0 INT_R_X39Y101/IMUX15 INT_R_X39Y101/SR1BEG_S0 INT_R_X39Y101/SS2BEG0 INT_R_X39Y101/WW2END3 INT_R_X39Y102/WW2END_N0_3 INT_R_X39Y99/IMUX40 INT_R_X39Y99/SS2END0 INT_R_X41Y101/SW6END3 INT_R_X41Y101/WW2BEG3 INT_R_X41Y102/SW6END_N0_3 INT_R_X43Y105/LOGIC_OUTS15 INT_R_X43Y105/SW6BEG3 VBRK_X99Y106/VBRK_WW2END3 
pips: CLBLM_R_X39Y101/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X43Y105/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X39Y101/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X39Y101/INT_R.WW2END3->>IMUX15 INT_R_X39Y101/INT_R.WW2END3->>SR1BEG_S0 INT_R_X39Y99/INT_R.SS2END0->>IMUX40 INT_R_X41Y101/INT_R.SW6END3->>WW2BEG3 INT_R_X43Y105/INT_R.LOGIC_OUTS15->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/iGate0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rci_reg_i_3_n_3 - 
wires: BRAM_INT_INTERFACE_L_X44Y98/INT_INTERFACE_EE2BEG2 BRAM_L_X44Y95/BRAM_EE2BEG2_3 BRKH_INT_X42Y99/BRKH_INT_SE6D2 CLBLL_L_X40Y101/CLBLL_WL1END1 CLBLL_L_X42Y102/CLBLL_SE4BEG2 CLBLL_R_X45Y98/CLBLL_EL1BEG1 CLBLM_L_X46Y98/CLBLM_EL1BEG1 CLBLM_L_X46Y98/CLBLM_IMUX3 CLBLM_L_X46Y98/CLBLM_L_A2 CLBLM_R_X39Y101/CLBLM_IMUX11 CLBLM_R_X39Y101/CLBLM_M_A4 CLBLM_R_X39Y101/CLBLM_WL1END1 CLBLM_R_X41Y102/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y102/CLBLM_M_AMUX CLBLM_R_X41Y102/CLBLM_SE4BEG2 CLBLM_R_X43Y98/CLBLM_EE2BEG2 INT_L_X40Y101/SW2END2 INT_L_X40Y101/WL1BEG1 INT_L_X42Y100/SE6C2 INT_L_X42Y101/SE6B2 INT_L_X42Y102/SE6A2 INT_L_X42Y98/SE6E2 INT_L_X42Y99/SE6D2 INT_L_X44Y98/EE2A2 INT_L_X46Y98/EL1END1 INT_L_X46Y98/IMUX_L3 INT_R_X39Y101/IMUX11 INT_R_X39Y101/WL1END1 INT_R_X41Y101/SW2A2 INT_R_X41Y102/LOGIC_OUTS20 INT_R_X41Y102/SE6BEG2 INT_R_X41Y102/SW2BEG2 INT_R_X43Y98/EE2BEG2 INT_R_X43Y98/SE6END2 INT_R_X45Y98/EE2END2 INT_R_X45Y98/EL1BEG1 VBRK_X113Y102/VBRK_EL1BEG1 VBRK_X99Y106/VBRK_WL1END1 
pips: CLBLM_L_X46Y98/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y101/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y102/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X40Y101/INT_L.SW2END2->>WL1BEG1 INT_L_X46Y98/INT_L.EL1END1->>IMUX_L3 INT_R_X39Y101/INT_R.WL1END1->>IMUX11 INT_R_X41Y102/INT_R.LOGIC_OUTS20->>SE6BEG2 INT_R_X41Y102/INT_R.LOGIC_OUTS20->>SW2BEG2 INT_R_X43Y98/INT_R.SE6END2->>EE2BEG2 INT_R_X45Y98/INT_R.EE2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__2_n_0 - 
wires: CLBLM_R_X39Y100/CLBLM_L_COUT CLBLM_R_X39Y100/CLBLM_L_COUT_N CLBLM_R_X39Y101/CLBLM_L_CIN 
pips: CLBLM_R_X39Y100/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/iSync0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_sync.iSync_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y111/INT_INTERFACE_EE4BEG3 BRAM_INT_INTERFACE_L_X44Y97/INT_INTERFACE_SW4END3 BRAM_L_X44Y110/BRAM_EE4BEG3_1 BRAM_L_X44Y95/BRAM_SW4END3_2 BRKH_INT_X44Y99/BRKH_INT_SW6C3 CLBLL_L_X40Y97/CLBLL_IMUX6 CLBLL_L_X40Y97/CLBLL_L_A1 CLBLL_L_X42Y97/CLBLL_WW2END3 CLBLL_R_X45Y101/CLBLL_SW4END3 CLBLL_R_X45Y111/CLBLL_EE4B3 CLBLM_L_X46Y101/CLBLM_SW4END3 CLBLM_L_X46Y111/CLBLM_EE4B3 CLBLM_R_X41Y97/CLBLM_WW2END3 CLBLM_R_X43Y111/CLBLM_EE4BEG3 CLBLM_R_X43Y111/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y111/CLBLM_L_D CLBLM_R_X43Y97/CLBLM_SW4END3 CLBLM_R_X47Y104/CLBLM_IMUX7 CLBLM_R_X47Y104/CLBLM_M_A1 INT_L_X40Y97/IMUX_L6 INT_L_X40Y97/WL1END2 INT_L_X42Y97/WW2A3 INT_L_X44Y100/SW6B3 INT_L_X44Y101/SW6A3 INT_L_X44Y111/EE4A3 INT_L_X44Y97/SW6E3 INT_L_X44Y98/SW6D3 INT_L_X44Y99/SW6C3 INT_L_X46Y101/SW6E3 INT_L_X46Y102/SW6D3 INT_L_X46Y103/SW6C3 INT_L_X46Y104/SW6B3 INT_L_X46Y105/SW6A3 INT_L_X46Y111/EE4C3 INT_R_X41Y97/WL1BEG2 INT_R_X41Y97/WW2END3 INT_R_X41Y98/WW2END_N0_3 INT_R_X43Y111/EE4BEG3 INT_R_X43Y111/LOGIC_OUTS11 INT_R_X43Y97/SW6END3 INT_R_X43Y97/WW2BEG3 INT_R_X43Y98/SW6END_N0_3 INT_R_X45Y101/SW6BEG3 INT_R_X45Y101/SW6END3 INT_R_X45Y102/SW6END_N0_3 INT_R_X45Y111/EE4B3 INT_R_X47Y104/IMUX7 INT_R_X47Y104/SL1END3 INT_R_X47Y105/SL1BEG3 INT_R_X47Y105/SS6END3 INT_R_X47Y105/SW6BEG3 INT_R_X47Y106/SS6E3 INT_R_X47Y106/SS6END_N0_3 INT_R_X47Y107/SS6D3 INT_R_X47Y108/SS6C3 INT_R_X47Y109/SS6B3 INT_R_X47Y110/SS6A3 INT_R_X47Y111/EE4END3 INT_R_X47Y111/SS6BEG3 VBRK_X113Y106/VBRK_SW4END3 VBRK_X113Y116/VBRK_EE4B3 
pips: CLBLL_L_X40Y97/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X43Y111/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y97/INT_L.WL1END2->>IMUX_L6 INT_R_X41Y97/INT_R.WW2END3->>WL1BEG2 INT_R_X43Y111/INT_R.LOGIC_OUTS11->>EE4BEG3 INT_R_X43Y97/INT_R.SW6END3->>WW2BEG3 INT_R_X45Y101/INT_R.SW6END3->>SW6BEG3 INT_R_X47Y104/INT_R.SL1END3->>IMUX7 INT_R_X47Y105/INT_R.SS6END3->>SL1BEG3 INT_R_X47Y105/INT_R.SS6END3->>SW6BEG3 INT_R_X47Y111/INT_R.EE4END3->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/tblk.vtgen/ver_gen/iSync0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/go0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/drst - 
wires: CLBLM_R_X47Y104/CLBLM_IMUX28 CLBLM_R_X47Y104/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y104/CLBLM_M_AMUX CLBLM_R_X47Y104/CLBLM_M_C4 INT_R_X47Y104/IMUX28 INT_R_X47Y104/LOGIC_OUTS20 
pips: CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y104/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y104/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

go_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rci_reg_i_2_n_3 - 
wires: BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_EE4BEG2 BRAM_INT_INTERFACE_L_X44Y99/INT_INTERFACE_SW2A1 BRAM_L_X44Y100/BRAM_EE4BEG2_3 BRAM_L_X44Y95/BRAM_SW2A1_4 BRKH_INT_X44Y99/BRKH_INT_SW2A1 CLBLL_R_X45Y100/CLBLL_WW2A1 CLBLL_R_X45Y103/CLBLL_EE4B2 CLBLM_L_X46Y100/CLBLM_IMUX11 CLBLM_L_X46Y100/CLBLM_M_A4 CLBLM_L_X46Y100/CLBLM_WW2A1 CLBLM_L_X46Y103/CLBLM_EE4B2 CLBLM_R_X43Y103/CLBLM_EE4BEG2 CLBLM_R_X43Y103/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y103/CLBLM_L_AMUX CLBLM_R_X43Y98/CLBLM_IMUX37 CLBLM_R_X43Y98/CLBLM_L_D4 CLBLM_R_X43Y99/CLBLM_SW2A1 CLBLM_R_X47Y104/CLBLM_IMUX31 CLBLM_R_X47Y104/CLBLM_M_C5 INT_L_X44Y100/SW2BEG1 INT_L_X44Y100/WW2END1 INT_L_X44Y103/EE4A2 INT_L_X44Y99/SW2A1 INT_L_X46Y100/IMUX_L11 INT_L_X46Y100/WL1END1 INT_L_X46Y100/WW2BEG1 INT_L_X46Y103/EE4C2 INT_R_X43Y103/EE4BEG2 INT_R_X43Y103/LOGIC_OUTS16 INT_R_X43Y98/IMUX37 INT_R_X43Y98/SR1END2 INT_R_X43Y99/SR1BEG2 INT_R_X43Y99/SW2END1 INT_R_X45Y100/WW2A1 INT_R_X45Y103/EE4B2 INT_R_X47Y100/SL1END2 INT_R_X47Y100/WL1BEG1 INT_R_X47Y101/SL1BEG2 INT_R_X47Y101/SS2END2 INT_R_X47Y102/SS2A2 INT_R_X47Y103/EE4END2 INT_R_X47Y103/NR1BEG2 INT_R_X47Y103/SS2BEG2 INT_R_X47Y104/BYP_ALT3 INT_R_X47Y104/BYP_BOUNCE3 INT_R_X47Y104/IMUX31 INT_R_X47Y104/NR1END2 INT_R_X47Y105/BYP_BOUNCE_N3_3 VBRK_X113Y105/VBRK_WW2A1 VBRK_X113Y108/VBRK_EE4B2 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y103/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y98/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X44Y100/INT_L.WW2END1->>SW2BEG1 INT_L_X46Y100/INT_L.WL1END1->>IMUX_L11 INT_L_X46Y100/INT_L.WL1END1->>WW2BEG1 INT_R_X43Y103/INT_R.LOGIC_OUTS16->>EE4BEG2 INT_R_X43Y98/INT_R.SR1END2->>IMUX37 INT_R_X43Y99/INT_R.SW2END1->>SR1BEG2 INT_R_X47Y100/INT_R.SL1END2->>WL1BEG1 INT_R_X47Y101/INT_R.SS2END2->>SL1BEG2 INT_R_X47Y103/INT_R.EE4END2->>NR1BEG2 INT_R_X47Y103/INT_R.EE4END2->>SS2BEG2 INT_R_X47Y104/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X47Y104/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X47Y104/INT_R.NR1END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__2_n_0 - 
wires: CLBLL_R_X45Y107/CLBLL_L_COUT CLBLL_R_X45Y107/CLBLL_L_COUT_N CLBLL_R_X45Y108/CLBLL_L_CIN 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

htim[31]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y102/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X44Y98/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X44Y98/INT_INTERFACE_WW4B3 BRAM_L_X44Y100/BRAM_EE2BEG1_2 BRAM_L_X44Y105/BRAM_WW2END1_4 BRAM_L_X44Y95/BRAM_WW2END1_3 BRAM_L_X44Y95/BRAM_WW4B3_3 BRKH_INT_X41Y99/BRKH_INT_NN2A3 CLBLL_L_X42Y102/CLBLL_EL1BEG2 CLBLL_L_X42Y97/CLBLL_FAN7 CLBLL_L_X42Y97/CLBLL_LL_CE CLBLL_L_X42Y97/CLBLL_WL1END0 CLBLL_L_X42Y98/CLBLL_WW4END3 CLBLL_R_X45Y103/CLBLL_NE2A1 CLBLL_R_X45Y105/CLBLL_FAN7 CLBLL_R_X45Y105/CLBLL_LL_CE CLBLL_R_X45Y105/CLBLL_WR1END2 CLBLL_R_X45Y108/CLBLL_NE2A2 CLBLL_R_X45Y109/CLBLL_NW2A2 CLBLL_R_X45Y98/CLBLL_FAN7 CLBLL_R_X45Y98/CLBLL_LL_B CLBLL_R_X45Y98/CLBLL_LL_BMUX CLBLL_R_X45Y98/CLBLL_LL_CE CLBLL_R_X45Y98/CLBLL_LOGIC_OUTS13 CLBLL_R_X45Y98/CLBLL_LOGIC_OUTS21 CLBLM_L_X46Y103/CLBLM_FAN6 CLBLM_L_X46Y103/CLBLM_L_CE CLBLM_L_X46Y103/CLBLM_NE2A1 CLBLM_L_X46Y105/CLBLM_WR1END2 CLBLM_L_X46Y108/CLBLM_NE2A2 CLBLM_L_X46Y109/CLBLM_FAN7 CLBLM_L_X46Y109/CLBLM_M_CE CLBLM_L_X46Y109/CLBLM_NW2A2 CLBLM_R_X41Y100/CLBLM_FAN7 CLBLM_R_X41Y100/CLBLM_M_CE CLBLM_R_X41Y102/CLBLM_EL1BEG2 CLBLM_R_X41Y97/CLBLM_FAN7 CLBLM_R_X41Y97/CLBLM_M_CE CLBLM_R_X41Y97/CLBLM_WL1END0 CLBLM_R_X41Y98/CLBLM_WW4END3 CLBLM_R_X41Y99/CLBLM_FAN7 CLBLM_R_X41Y99/CLBLM_M_CE CLBLM_R_X43Y102/CLBLM_EE2BEG1 CLBLM_R_X43Y102/CLBLM_FAN6 CLBLM_R_X43Y102/CLBLM_L_CE CLBLM_R_X43Y109/CLBLM_FAN6 CLBLM_R_X43Y109/CLBLM_FAN7 CLBLM_R_X43Y109/CLBLM_L_CE CLBLM_R_X43Y109/CLBLM_M_CE CLBLM_R_X43Y109/CLBLM_WW2END1 CLBLM_R_X43Y98/CLBLM_WW2END1 CLBLM_R_X43Y98/CLBLM_WW4B3 INT_L_X40Y99/EL1BEG2 INT_L_X40Y99/NW2END3 INT_L_X42Y102/EL1BEG1 INT_L_X42Y102/EL1END2 INT_L_X42Y97/FAN_ALT7 INT_L_X42Y97/FAN_L7 INT_L_X42Y97/SW2END1 INT_L_X42Y97/WL1BEG0 INT_L_X42Y98/WW4C3 INT_L_X44Y102/EE2A1 INT_L_X44Y109/WW2A1 INT_L_X44Y98/WW2A1 INT_L_X44Y98/WW4A3 INT_L_X46Y103/FAN_ALT6 INT_L_X46Y103/FAN_L6 INT_L_X46Y103/NE2END1 INT_L_X46Y103/NN2BEG1 INT_L_X46Y104/NN2A1 INT_L_X46Y105/NN2END1 INT_L_X46Y105/WR1BEG2 INT_L_X46Y108/NE2END2 INT_L_X46Y108/NR1BEG2 INT_L_X46Y108/NW2BEG2 INT_L_X46Y109/FAN_ALT7 INT_L_X46Y109/FAN_L7 INT_L_X46Y109/NR1END2 INT_L_X46Y109/NW2A2 INT_R_X41Y100/FAN7 INT_R_X41Y100/FAN_ALT3 INT_R_X41Y100/FAN_ALT7 INT_R_X41Y100/FAN_BOUNCE3 INT_R_X41Y100/NN2BEG3 INT_R_X41Y100/NN2END3 INT_R_X41Y101/NN2A3 INT_R_X41Y102/EL1BEG2 INT_R_X41Y102/NN2END3 INT_R_X41Y97/BYP_ALT0 INT_R_X41Y97/BYP_BOUNCE0 INT_R_X41Y97/FAN7 INT_R_X41Y97/FAN_ALT7 INT_R_X41Y97/WL1END0 INT_R_X41Y98/NN2BEG3 INT_R_X41Y98/NW2BEG3 INT_R_X41Y98/WW4END3 INT_R_X41Y99/EL1END2 INT_R_X41Y99/FAN7 INT_R_X41Y99/FAN_ALT7 INT_R_X41Y99/NN2A3 INT_R_X41Y99/NW2A3 INT_R_X43Y102/EE2BEG1 INT_R_X43Y102/EL1END1 INT_R_X43Y102/FAN6 INT_R_X43Y102/FAN_ALT6 INT_R_X43Y109/FAN6 INT_R_X43Y109/FAN7 INT_R_X43Y109/FAN_ALT6 INT_R_X43Y109/FAN_ALT7 INT_R_X43Y109/FAN_BOUNCE7 INT_R_X43Y109/WW2END1 INT_R_X43Y97/SW2A1 INT_R_X43Y98/SW2BEG1 INT_R_X43Y98/WW2END1 INT_R_X43Y98/WW4B3 INT_R_X45Y102/EE2END1 INT_R_X45Y102/NE2BEG1 INT_R_X45Y103/NE2A1 INT_R_X45Y105/FAN7 INT_R_X45Y105/FAN_ALT7 INT_R_X45Y105/NN2BEG2 INT_R_X45Y105/WR1END2 INT_R_X45Y106/NN2A2 INT_R_X45Y107/NE2BEG2 INT_R_X45Y107/NN2END2 INT_R_X45Y108/NE2A2 INT_R_X45Y109/NW2END2 INT_R_X45Y109/WW2BEG1 INT_R_X45Y98/FAN7 INT_R_X45Y98/FAN_ALT3 INT_R_X45Y98/FAN_ALT7 INT_R_X45Y98/FAN_BOUNCE3 INT_R_X45Y98/LOGIC_OUTS13 INT_R_X45Y98/LOGIC_OUTS21 INT_R_X45Y98/WW2BEG1 INT_R_X45Y98/WW4BEG3 VBRK_X113Y108/VBRK_NE2A1 VBRK_X113Y110/VBRK_WR1END2 VBRK_X113Y113/VBRK_NE2A2 VBRK_X113Y114/VBRK_NW2A2 
pips: CLBLL_L_X42Y97/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y105/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y98/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y98/CLBLL_R.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_R_X45Y98/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X45Y98/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X46Y103/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y109/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y100/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y97/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y99/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y102/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y109/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y99/INT_L.NW2END3->>EL1BEG2 INT_L_X42Y102/INT_L.EL1END2->>EL1BEG1 INT_L_X42Y97/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y97/INT_L.SW2END1->>FAN_ALT7 INT_L_X42Y97/INT_L.SW2END1->>WL1BEG0 INT_L_X46Y103/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y103/INT_L.NE2END1->>FAN_ALT6 INT_L_X46Y103/INT_L.NE2END1->>NN2BEG1 INT_L_X46Y105/INT_L.NN2END1->>WR1BEG2 INT_L_X46Y108/INT_L.NE2END2->>NR1BEG2 INT_L_X46Y108/INT_L.NE2END2->>NW2BEG2 INT_L_X46Y109/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y109/INT_L.NR1END2->>FAN_ALT7 INT_R_X41Y100/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X41Y100/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y100/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X41Y100/INT_R.NN2END3->>FAN_ALT3 INT_R_X41Y100/INT_R.NN2END3->>NN2BEG3 INT_R_X41Y102/INT_R.NN2END3->>EL1BEG2 INT_R_X41Y97/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X41Y97/INT_R.BYP_BOUNCE0->>FAN_ALT7 INT_R_X41Y97/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y97/INT_R.WL1END0->>BYP_ALT0 INT_R_X41Y98/INT_R.WW4END3->>NN2BEG3 INT_R_X41Y98/INT_R.WW4END3->>NW2BEG3 INT_R_X41Y99/INT_R.EL1END2->>FAN_ALT7 INT_R_X41Y99/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y102/INT_R.EL1END1->>EE2BEG1 INT_R_X43Y102/INT_R.EL1END1->>FAN_ALT6 INT_R_X43Y102/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y109/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y109/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y109/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X43Y109/INT_R.WW2END1->>FAN_ALT7 INT_R_X43Y98/INT_R.WW2END1->>SW2BEG1 INT_R_X45Y102/INT_R.EE2END1->>NE2BEG1 INT_R_X45Y105/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y105/INT_R.WR1END2->>FAN_ALT7 INT_R_X45Y105/INT_R.WR1END2->>NN2BEG2 INT_R_X45Y107/INT_R.NN2END2->>NE2BEG2 INT_R_X45Y109/INT_R.NW2END2->>WW2BEG1 INT_R_X45Y98/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y98/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y98/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X45Y98/INT_R.LOGIC_OUTS13->>WW2BEG1 INT_R_X45Y98/INT_R.LOGIC_OUTS21->>FAN_ALT3 INT_R_X45Y98/INT_R.LOGIC_OUTS21->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

hvlen[31]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_WW4C2 BRAM_L_X44Y100/BRAM_WW2END1_0 BRAM_L_X44Y100/BRAM_WW4C2_3 BRKH_INT_X43Y99/BRKH_INT_SS2A1 BRKH_INT_X43Y99/BRKH_INT_SW2A1 BRKH_INT_X46Y99/BRKH_INT_NE2BEG2 CLBLL_L_X42Y104/CLBLL_NW2A2 CLBLL_L_X42Y97/CLBLL_FAN6 CLBLL_L_X42Y97/CLBLL_L_CE CLBLL_L_X42Y99/CLBLL_FAN7 CLBLL_L_X42Y99/CLBLL_LL_CE CLBLL_R_X45Y100/CLBLL_FAN6 CLBLL_R_X45Y100/CLBLL_L_CE CLBLL_R_X45Y100/CLBLL_WL1END1 CLBLL_R_X45Y102/CLBLL_FAN7 CLBLL_R_X45Y102/CLBLL_LL_CE CLBLL_R_X45Y103/CLBLL_NE2A2 CLBLL_R_X45Y103/CLBLL_WW4A2 CLBLL_R_X45Y107/CLBLL_FAN6 CLBLL_R_X45Y107/CLBLL_L_CE CLBLL_R_X45Y107/CLBLL_NW2A2 CLBLL_R_X45Y99/CLBLL_EL1BEG2 CLBLL_R_X45Y99/CLBLL_LOGIC_OUTS11 CLBLL_R_X45Y99/CLBLL_L_D CLBLM_L_X46Y100/CLBLM_WL1END1 CLBLM_L_X46Y103/CLBLM_NE2A2 CLBLM_L_X46Y103/CLBLM_WW4A2 CLBLM_L_X46Y106/CLBLM_FAN7 CLBLM_L_X46Y106/CLBLM_M_CE CLBLM_L_X46Y107/CLBLM_NW2A2 CLBLM_L_X46Y108/CLBLM_FAN7 CLBLM_L_X46Y108/CLBLM_M_CE CLBLM_L_X46Y99/CLBLM_EL1BEG2 CLBLM_L_X46Y99/CLBLM_FAN7 CLBLM_L_X46Y99/CLBLM_M_CE CLBLM_R_X41Y104/CLBLM_FAN6 CLBLM_R_X41Y104/CLBLM_L_CE CLBLM_R_X41Y104/CLBLM_NW2A2 CLBLM_R_X43Y100/CLBLM_FAN7 CLBLM_R_X43Y100/CLBLM_M_CE CLBLM_R_X43Y100/CLBLM_WW2END1 CLBLM_R_X43Y103/CLBLM_WW4C2 CLBLM_R_X43Y98/CLBLM_FAN7 CLBLM_R_X43Y98/CLBLM_M_CE CLBLM_R_X47Y104/CLBLM_FAN6 CLBLM_R_X47Y104/CLBLM_L_CE CLBLM_R_X47Y105/CLBLM_FAN6 CLBLM_R_X47Y105/CLBLM_L_CE CLBLM_R_X47Y107/CLBLM_FAN7 CLBLM_R_X47Y107/CLBLM_M_CE INT_L_X42Y103/NW2BEG2 INT_L_X42Y103/WW4END2 INT_L_X42Y104/NW2A2 INT_L_X42Y97/FAN_ALT6 INT_L_X42Y97/FAN_L6 INT_L_X42Y97/SS2END1 INT_L_X42Y98/SS2A1 INT_L_X42Y99/FAN_ALT7 INT_L_X42Y99/FAN_L7 INT_L_X42Y99/SS2BEG1 INT_L_X42Y99/SW2END1 INT_L_X44Y100/WW2A1 INT_L_X44Y103/WW4B2 INT_L_X46Y100/NE2A2 INT_L_X46Y100/WL1BEG1 INT_L_X46Y100/WR1END3 INT_L_X46Y103/EL1BEG1 INT_L_X46Y103/NE2END2 INT_L_X46Y103/WW4BEG2 INT_L_X46Y106/FAN_ALT7 INT_L_X46Y106/FAN_L7 INT_L_X46Y106/NN2BEG2 INT_L_X46Y106/NW2BEG2 INT_L_X46Y106/WR1END2 INT_L_X46Y107/NN2A2 INT_L_X46Y107/NW2A2 INT_L_X46Y108/FAN_ALT7 INT_L_X46Y108/FAN_L7 INT_L_X46Y108/NN2END2 INT_L_X46Y99/EL1END2 INT_L_X46Y99/FAN_ALT7 INT_L_X46Y99/FAN_L7 INT_L_X46Y99/NE2BEG2 INT_R_X41Y104/FAN6 INT_R_X41Y104/FAN_ALT6 INT_R_X41Y104/NW2END2 INT_R_X43Y100/FAN7 INT_R_X43Y100/FAN_ALT7 INT_R_X43Y100/SS2BEG1 INT_R_X43Y100/SW2BEG1 INT_R_X43Y100/WW2END1 INT_R_X43Y103/WW4C2 INT_R_X43Y98/FAN7 INT_R_X43Y98/FAN_ALT7 INT_R_X43Y98/SS2END1 INT_R_X43Y99/SS2A1 INT_R_X43Y99/SW2A1 INT_R_X45Y100/FAN6 INT_R_X45Y100/FAN_ALT6 INT_R_X45Y100/NN2BEG2 INT_R_X45Y100/WL1END1 INT_R_X45Y100/WW2BEG1 INT_R_X45Y101/NN2A2 INT_R_X45Y102/FAN7 INT_R_X45Y102/FAN_ALT7 INT_R_X45Y102/NE2BEG2 INT_R_X45Y102/NN2END2 INT_R_X45Y103/NE2A2 INT_R_X45Y103/WW4A2 INT_R_X45Y107/FAN6 INT_R_X45Y107/FAN_ALT6 INT_R_X45Y107/NW2END2 INT_R_X45Y99/EL1BEG2 INT_R_X45Y99/LOGIC_OUTS11 INT_R_X47Y100/NE2END2 INT_R_X47Y100/WR1BEG3 INT_R_X47Y103/EL1END1 INT_R_X47Y103/NR1BEG1 INT_R_X47Y104/FAN6 INT_R_X47Y104/FAN_ALT6 INT_R_X47Y104/NN2BEG1 INT_R_X47Y104/NR1BEG1 INT_R_X47Y104/NR1END1 INT_R_X47Y105/FAN6 INT_R_X47Y105/FAN_ALT6 INT_R_X47Y105/NN2A1 INT_R_X47Y105/NR1END1 INT_R_X47Y106/NN2END1 INT_R_X47Y106/NR1BEG1 INT_R_X47Y106/WR1BEG2 INT_R_X47Y107/FAN7 INT_R_X47Y107/FAN_ALT7 INT_R_X47Y107/GFAN1 INT_R_X47Y107/NR1END1 VBRK_X113Y103/VBRK_EL1BEG2 VBRK_X113Y105/VBRK_WL1END1 VBRK_X113Y108/VBRK_NE2A2 VBRK_X113Y108/VBRK_WW4A2 VBRK_X113Y112/VBRK_NW2A2 
pips: CLBLL_L_X42Y97/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y99/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y100/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y102/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y107/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y99/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X46Y106/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y108/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y99/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y104/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y100/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y98/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y104/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X47Y105/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X47Y107/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X42Y103/INT_L.WW4END2->>NW2BEG2 INT_L_X42Y97/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y97/INT_L.SS2END1->>FAN_ALT6 INT_L_X42Y99/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y99/INT_L.SW2END1->>FAN_ALT7 INT_L_X42Y99/INT_L.SW2END1->>SS2BEG1 INT_L_X46Y100/INT_L.WR1END3->>WL1BEG1 INT_L_X46Y103/INT_L.NE2END2->>EL1BEG1 INT_L_X46Y103/INT_L.NE2END2->>WW4BEG2 INT_L_X46Y106/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y106/INT_L.WR1END2->>FAN_ALT7 INT_L_X46Y106/INT_L.WR1END2->>NN2BEG2 INT_L_X46Y106/INT_L.WR1END2->>NW2BEG2 INT_L_X46Y108/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y108/INT_L.NN2END2->>FAN_ALT7 INT_L_X46Y99/INT_L.EL1END2->>FAN_ALT7 INT_L_X46Y99/INT_L.EL1END2->>NE2BEG2 INT_L_X46Y99/INT_L.FAN_ALT7->>FAN_L7 INT_R_X41Y104/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y104/INT_R.NW2END2->>FAN_ALT6 INT_R_X43Y100/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y100/INT_R.WW2END1->>FAN_ALT7 INT_R_X43Y100/INT_R.WW2END1->>SS2BEG1 INT_R_X43Y100/INT_R.WW2END1->>SW2BEG1 INT_R_X43Y98/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y98/INT_R.SS2END1->>FAN_ALT7 INT_R_X45Y100/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y100/INT_R.WL1END1->>FAN_ALT6 INT_R_X45Y100/INT_R.WL1END1->>NN2BEG2 INT_R_X45Y100/INT_R.WL1END1->>WW2BEG1 INT_R_X45Y102/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y102/INT_R.NN2END2->>FAN_ALT7 INT_R_X45Y102/INT_R.NN2END2->>NE2BEG2 INT_R_X45Y107/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y107/INT_R.NW2END2->>FAN_ALT6 INT_R_X45Y99/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X47Y100/INT_R.NE2END2->>WR1BEG3 INT_R_X47Y103/INT_R.EL1END1->>NR1BEG1 INT_R_X47Y104/INT_R.FAN_ALT6->>FAN6 INT_R_X47Y104/INT_R.NR1END1->>FAN_ALT6 INT_R_X47Y104/INT_R.NR1END1->>NN2BEG1 INT_R_X47Y104/INT_R.NR1END1->>NR1BEG1 INT_R_X47Y105/INT_R.FAN_ALT6->>FAN6 INT_R_X47Y105/INT_R.NR1END1->>FAN_ALT6 INT_R_X47Y106/INT_R.NN2END1->>NR1BEG1 INT_R_X47Y106/INT_R.NN2END1->>WR1BEG2 INT_R_X47Y107/INT_R.FAN_ALT7->>FAN7 INT_R_X47Y107/INT_R.GFAN1->>FAN_ALT7 INT_R_X47Y107/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

luint_blk.luint_pclk_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rd_empty - 
wires: BRKH_INT_X36Y99/BRKH_INT_SS2END0 CLBLM_L_X36Y101/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y101/CLBLM_L_AQ CLBLM_L_X36Y99/CLBLM_IMUX9 CLBLM_L_X36Y99/CLBLM_L_A5 INT_L_X36Y100/SS2A0 INT_L_X36Y101/LOGIC_OUTS_L0 INT_L_X36Y101/SS2BEG0 INT_L_X36Y99/IMUX_L9 INT_L_X36Y99/SS2END0 
pips: CLBLM_L_X36Y101/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y99/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X36Y101/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_L_X36Y99/INT_L.SS2END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

luint_pclk - 
wires: CLBLM_L_X36Y98/CLBLM_BYP0 CLBLM_L_X36Y98/CLBLM_L_AX CLBLM_L_X36Y99/CLBLM_LOGIC_OUTS16 CLBLM_L_X36Y99/CLBLM_L_AMUX INT_L_X36Y98/BYP_ALT0 INT_L_X36Y98/BYP_L0 INT_L_X36Y98/FAN_ALT7 INT_L_X36Y98/FAN_BOUNCE7 INT_L_X36Y98/SL1END2 INT_L_X36Y99/LOGIC_OUTS_L16 INT_L_X36Y99/SL1BEG2 
pips: CLBLM_L_X36Y98/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y99/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X36Y98/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y98/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y98/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X36Y98/INT_L.SL1END2->>FAN_ALT7 INT_L_X36Y99/INT_L.LOGIC_OUTS_L16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

luint - 
wires: CLBLL_L_X40Y97/CLBLL_LL_AQ CLBLL_L_X40Y97/CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y97/CLBLM_IMUX24 CLBLM_R_X41Y97/CLBLM_M_B5 INT_L_X40Y96/SE2A0 INT_L_X40Y97/LOGIC_OUTS_L4 INT_L_X40Y97/SE2BEG0 INT_R_X41Y96/NR1BEG0 INT_R_X41Y96/SE2END0 INT_R_X41Y97/IMUX24 INT_R_X41Y97/NR1END0 
pips: CLBLL_L_X40Y97/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X40Y97/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X41Y96/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y97/INT_R.NR1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sluint - 
wires: BRAM_INT_INTERFACE_L_X38Y98/INT_INTERFACE_EE4A0 BRAM_L_X38Y95/BRAM_EE4A0_3 CLBLL_L_X40Y97/CLBLL_BYP1 CLBLL_L_X40Y97/CLBLL_LL_AX CLBLL_L_X40Y98/CLBLL_EE4C0 CLBLM_L_X36Y98/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y98/CLBLM_L_AQ CLBLM_R_X37Y98/CLBLM_EE4A0 CLBLM_R_X39Y98/CLBLM_EE4C0 INT_L_X36Y98/EE4BEG0 INT_L_X36Y98/LOGIC_OUTS_L0 INT_L_X38Y98/EE4B0 INT_L_X40Y97/BYP_ALT1 INT_L_X40Y97/BYP_L1 INT_L_X40Y97/SL1END0 INT_L_X40Y98/EE4END0 INT_L_X40Y98/SL1BEG0 INT_R_X37Y98/EE4A0 INT_R_X39Y98/EE4C0 VBRK_X99Y102/VBRK_EE4C0 
pips: CLBLL_L_X40Y97/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLM_L_X36Y98/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X36Y98/INT_L.LOGIC_OUTS_L0->>EE4BEG0 INT_L_X40Y97/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y97/INT_L.SL1END0->>BYP_ALT1 INT_L_X40Y98/INT_L.EE4END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_carry__0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/rptr_reg[7] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX23 BRAM_L_X38Y100/BRAM_ADDRARDADDRL13 BRAM_L_X38Y100/BRAM_FIFO18_ADDRARDADDR12 BRAM_L_X38Y100/BRAM_IMUX23_1 BRAM_L_X38Y100/BRAM_IMUX_ADDRARDADDRL13 BRAM_L_X38Y100/BRAM_SE2A3_0 CLBLM_L_X36Y101/CLBLM_IMUX36 CLBLM_L_X36Y101/CLBLM_L_D2 CLBLM_L_X36Y102/CLBLM_IMUX3 CLBLM_L_X36Y102/CLBLM_LOGIC_OUTS16 CLBLM_L_X36Y102/CLBLM_L_A2 CLBLM_L_X36Y102/CLBLM_L_AMUX CLBLM_R_X37Y100/CLBLM_SE2A3 CLBLM_R_X37Y101/CLBLM_IMUX7 CLBLM_R_X37Y101/CLBLM_M_A1 INT_L_X36Y101/ER1BEG3 INT_L_X36Y101/IMUX_L36 INT_L_X36Y101/SL1END2 INT_L_X36Y102/FAN_ALT5 INT_L_X36Y102/FAN_BOUNCE5 INT_L_X36Y102/IMUX_L3 INT_L_X36Y102/LOGIC_OUTS_L16 INT_L_X36Y102/SL1BEG2 INT_L_X38Y100/NR1BEG3 INT_L_X38Y100/SE2END3 INT_L_X38Y101/IMUX_L23 INT_L_X38Y101/NR1END3 INT_R_X37Y100/SE2A3 INT_R_X37Y101/ER1END3 INT_R_X37Y101/IMUX7 INT_R_X37Y101/SE2BEG3 INT_R_X37Y102/ER1END_N3_3 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRARDADDRL13->>BRAM_FIFO18_ADDRARDADDR12 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX23_1->BRAM_IMUX_ADDRARDADDRL13 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL13->BRAM_ADDRARDADDRL13 CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X36Y102/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X36Y101/INT_L.SL1END2->>ER1BEG3 INT_L_X36Y101/INT_L.SL1END2->>IMUX_L36 INT_L_X36Y102/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X36Y102/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X36Y102/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X36Y102/INT_L.LOGIC_OUTS_L16->>SL1BEG2 INT_L_X38Y100/INT_L.SE2END3->>NR1BEG3 INT_L_X38Y101/INT_L.NR1END3->>IMUX_L23 INT_R_X37Y101/INT_R.ER1END3->>IMUX7 INT_R_X37Y101/INT_R.ER1END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u4/wptr_reg[7] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX39 BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_SE2A3 BRAM_L_X38Y100/BRAM_ADDRBWRADDRL13 BRAM_L_X38Y100/BRAM_FIFO18_ADDRBWRADDR12 BRAM_L_X38Y100/BRAM_IMUX39_1 BRAM_L_X38Y100/BRAM_IMUX_ADDRBWRADDRL13 BRAM_L_X38Y100/BRAM_SE2A3_1 CLBLM_L_X36Y101/CLBLM_IMUX39 CLBLM_L_X36Y101/CLBLM_L_D3 CLBLM_R_X37Y101/CLBLM_IMUX2 CLBLM_R_X37Y101/CLBLM_M_A2 CLBLM_R_X37Y101/CLBLM_SE2A3 CLBLM_R_X37Y102/CLBLM_IMUX15 CLBLM_R_X37Y102/CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y102/CLBLM_M_B1 CLBLM_R_X37Y102/CLBLM_M_BMUX INT_L_X36Y100/ER1BEG_S0 INT_L_X36Y100/SL1END3 INT_L_X36Y101/ER1BEG0 INT_L_X36Y101/IMUX_L39 INT_L_X36Y101/SL1BEG3 INT_L_X36Y101/SW2END3 INT_L_X36Y102/SW2END_N0_3 INT_L_X38Y101/IMUX_L39 INT_L_X38Y101/SE2END3 INT_R_X37Y101/ER1END0 INT_R_X37Y101/IMUX2 INT_R_X37Y101/SE2A3 INT_R_X37Y101/SW2A3 INT_R_X37Y102/IMUX15 INT_R_X37Y102/LOGIC_OUTS21 INT_R_X37Y102/SE2BEG3 INT_R_X37Y102/SW2BEG3 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRBWRADDRL13->>BRAM_FIFO18_ADDRBWRADDR12 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX39_1->BRAM_IMUX_ADDRBWRADDRL13 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL13->BRAM_ADDRBWRADDRL13 CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X37Y102/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y100/INT_L.SL1END3->>ER1BEG_S0 INT_L_X36Y101/INT_L.SW2END3->>IMUX_L39 INT_L_X36Y101/INT_L.SW2END3->>SL1BEG3 INT_L_X38Y101/INT_L.SE2END3->>IMUX_L39 INT_R_X37Y101/INT_R.ER1END0->>IMUX2 INT_R_X37Y102/INT_R.LOGIC_OUTS21->>IMUX15 INT_R_X37Y102/INT_R.LOGIC_OUTS21->>SE2BEG3 INT_R_X37Y102/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp_carry__0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/wptr_reg[6] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_BRAM_IMUX37 BRAM_L_X38Y100/BRAM_ADDRBWRADDRL12 BRAM_L_X38Y100/BRAM_ER1BEG2_2 BRAM_L_X38Y100/BRAM_FIFO18_ADDRBWRADDR11 BRAM_L_X38Y100/BRAM_IMUX37_3 BRAM_L_X38Y100/BRAM_IMUX_ADDRBWRADDRL12 BRAM_L_X38Y100/BRAM_WL1END1_1 CLBLM_L_X36Y101/CLBLM_BYP2 CLBLM_L_X36Y101/CLBLM_ER1BEG2 CLBLM_L_X36Y101/CLBLM_IMUX23 CLBLM_L_X36Y101/CLBLM_L_C3 CLBLM_L_X36Y101/CLBLM_L_CX CLBLM_L_X36Y101/CLBLM_WW2END1 CLBLM_R_X37Y101/CLBLM_IMUX4 CLBLM_R_X37Y101/CLBLM_M_A6 CLBLM_R_X37Y101/CLBLM_WL1END1 CLBLM_R_X37Y102/CLBLM_ER1BEG2 CLBLM_R_X37Y102/CLBLM_IMUX18 CLBLM_R_X37Y102/CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y102/CLBLM_M_B2 CLBLM_R_X37Y102/CLBLM_M_BQ DSP_R_X35Y100/DSP_ER1BEG2_1 DSP_R_X35Y100/DSP_WW2END1_1 INT_INTERFACE_R_X35Y101/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y101/INT_INTERFACE_WW2END1 INT_L_X36Y101/BYP_ALT2 INT_L_X36Y101/BYP_L2 INT_L_X36Y101/ER1END2 INT_L_X36Y101/IMUX_L23 INT_L_X36Y101/WR1END3 INT_L_X36Y101/WW2A1 INT_L_X38Y101/SL1END2 INT_L_X38Y101/WL1BEG1 INT_L_X38Y102/ER1END2 INT_L_X38Y102/NR1BEG2 INT_L_X38Y102/SL1BEG2 INT_L_X38Y103/IMUX_L37 INT_L_X38Y103/NR1END2 INT_R_X35Y101/ER1BEG2 INT_R_X35Y101/WW2END1 INT_R_X37Y101/IMUX4 INT_R_X37Y101/WL1END1 INT_R_X37Y101/WR1BEG3 INT_R_X37Y101/WW2BEG1 INT_R_X37Y102/ER1BEG2 INT_R_X37Y102/IMUX18 INT_R_X37Y102/LOGIC_OUTS5 VBRK_X89Y106/VBRK_ER1BEG2 VBRK_X89Y106/VBRK_WW2END1 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRBWRADDRL12->>BRAM_FIFO18_ADDRBWRADDR11 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX37_3->BRAM_IMUX_ADDRBWRADDRL12 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL12->BRAM_ADDRBWRADDRL12 CLBLM_L_X36Y101/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X37Y102/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X36Y101/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y101/INT_L.ER1END2->>BYP_ALT2 INT_L_X36Y101/INT_L.WR1END3->>IMUX_L23 INT_L_X38Y101/INT_L.SL1END2->>WL1BEG1 INT_L_X38Y102/INT_L.ER1END2->>NR1BEG2 INT_L_X38Y102/INT_L.ER1END2->>SL1BEG2 INT_L_X38Y103/INT_L.NR1END2->>IMUX_L37 INT_R_X35Y101/INT_R.WW2END1->>ER1BEG2 INT_R_X37Y101/INT_R.WL1END1->>IMUX4 INT_R_X37Y101/INT_R.WL1END1->>WR1BEG3 INT_R_X37Y101/INT_R.WL1END1->>WW2BEG1 INT_R_X37Y102/INT_R.LOGIC_OUTS5->>ER1BEG2 INT_R_X37Y102/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u4/rptr_reg[6] - 
wires: BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_EE2A0 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_BRAM_IMUX21 BRAM_L_X38Y100/BRAM_ADDRARDADDRL12 BRAM_L_X38Y100/BRAM_EE2A0_2 BRAM_L_X38Y100/BRAM_FIFO18_ADDRARDADDR11 BRAM_L_X38Y100/BRAM_IMUX21_3 BRAM_L_X38Y100/BRAM_IMUX_ADDRARDADDRL12 CLBLM_L_X36Y101/CLBLM_IMUX33 CLBLM_L_X36Y101/CLBLM_L_C1 CLBLM_L_X36Y102/CLBLM_IMUX0 CLBLM_L_X36Y102/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y102/CLBLM_L_A3 CLBLM_L_X36Y102/CLBLM_L_AQ CLBLM_R_X37Y101/CLBLM_IMUX1 CLBLM_R_X37Y101/CLBLM_M_A3 CLBLM_R_X37Y102/CLBLM_EE2A0 INT_L_X36Y101/IMUX_L33 INT_L_X36Y101/SE2A0 INT_L_X36Y101/SL1END0 INT_L_X36Y102/EE2BEG0 INT_L_X36Y102/IMUX_L0 INT_L_X36Y102/LOGIC_OUTS_L0 INT_L_X36Y102/SE2BEG0 INT_L_X36Y102/SL1BEG0 INT_L_X38Y102/EE2END0 INT_L_X38Y102/NR1BEG0 INT_L_X38Y103/IMUX_L21 INT_L_X38Y103/NL1BEG_N3 INT_L_X38Y103/NR1END0 INT_R_X37Y101/IMUX1 INT_R_X37Y101/SE2END0 INT_R_X37Y102/EE2A0 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRARDADDRL12->>BRAM_FIFO18_ADDRARDADDR11 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX21_3->BRAM_IMUX_ADDRARDADDRL12 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL12->BRAM_ADDRARDADDRL12 CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y102/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X36Y101/INT_L.SL1END0->>IMUX_L33 INT_L_X36Y102/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X36Y102/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X36Y102/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X36Y102/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X38Y102/INT_L.EE2END0->>NR1BEG0 INT_L_X38Y103/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X38Y103/INT_L.NR1END0->>NL1BEG_N3 INT_R_X37Y101/INT_R.SE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_carry__0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/wptr_reg[5] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX38 BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_ER1BEG3 BRAM_L_X38Y100/BRAM_ADDRBWRADDRL11 BRAM_L_X38Y100/BRAM_ER1BEG3_1 BRAM_L_X38Y100/BRAM_FIFO18_ADDRBWRADDR10 BRAM_L_X38Y100/BRAM_IMUX38_1 BRAM_L_X38Y100/BRAM_IMUX_ADDRBWRADDRL11 CLBLM_L_X36Y101/CLBLM_BYP5 CLBLM_L_X36Y101/CLBLM_IMUX19 CLBLM_L_X36Y101/CLBLM_L_B2 CLBLM_L_X36Y101/CLBLM_L_BX CLBLM_R_X37Y101/CLBLM_ER1BEG3 CLBLM_R_X37Y101/CLBLM_IMUX28 CLBLM_R_X37Y101/CLBLM_M_C4 CLBLM_R_X37Y102/CLBLM_IMUX1 CLBLM_R_X37Y102/CLBLM_IMUX22 CLBLM_R_X37Y102/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y102/CLBLM_M_A3 CLBLM_R_X37Y102/CLBLM_M_AQ CLBLM_R_X37Y102/CLBLM_M_C3 INT_L_X36Y101/BYP_ALT5 INT_L_X36Y101/BYP_L5 INT_L_X36Y101/ER1BEG2 INT_L_X36Y101/IMUX_L19 INT_L_X36Y101/SR1END1 INT_L_X36Y102/SR1BEG1 INT_L_X36Y102/WR1END1 INT_L_X38Y101/ER1END3 INT_L_X38Y101/IMUX_L38 INT_L_X38Y102/ER1END_N3_3 INT_R_X37Y101/ER1BEG3 INT_R_X37Y101/ER1END2 INT_R_X37Y101/IMUX28 INT_R_X37Y102/IMUX1 INT_R_X37Y102/IMUX22 INT_R_X37Y102/LOGIC_OUTS4 INT_R_X37Y102/NL1BEG_N3 INT_R_X37Y102/WR1BEG1 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRBWRADDRL11->>BRAM_FIFO18_ADDRBWRADDR10 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX38_1->BRAM_IMUX_ADDRBWRADDRL11 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL11->BRAM_ADDRBWRADDRL11 CLBLM_L_X36Y101/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X37Y102/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y101/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y101/INT_L.SR1END1->>BYP_ALT5 INT_L_X36Y101/INT_L.SR1END1->>ER1BEG2 INT_L_X36Y101/INT_L.SR1END1->>IMUX_L19 INT_L_X36Y102/INT_L.WR1END1->>SR1BEG1 INT_L_X38Y101/INT_L.ER1END3->>IMUX_L38 INT_R_X37Y101/INT_R.ER1END2->>ER1BEG3 INT_R_X37Y101/INT_R.ER1END2->>IMUX28 INT_R_X37Y102/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X37Y102/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X37Y102/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X37Y102/INT_R.NL1BEG_N3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u4/rptr_reg[5] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX22 BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_EL1BEG3 BRAM_L_X38Y100/BRAM_ADDRARDADDRL11 BRAM_L_X38Y100/BRAM_EL1BEG3_1 BRAM_L_X38Y100/BRAM_FIFO18_ADDRARDADDR10 BRAM_L_X38Y100/BRAM_IMUX22_1 BRAM_L_X38Y100/BRAM_IMUX_ADDRARDADDRL11 CLBLM_L_X36Y101/CLBLM_IMUX26 CLBLM_L_X36Y101/CLBLM_L_B4 CLBLM_L_X36Y102/CLBLM_IMUX19 CLBLM_L_X36Y102/CLBLM_IMUX23 CLBLM_L_X36Y102/CLBLM_LOGIC_OUTS1 CLBLM_L_X36Y102/CLBLM_L_B2 CLBLM_L_X36Y102/CLBLM_L_BQ CLBLM_L_X36Y102/CLBLM_L_C3 CLBLM_R_X37Y101/CLBLM_EL1BEG3 CLBLM_R_X37Y101/CLBLM_IMUX31 CLBLM_R_X37Y101/CLBLM_M_C5 INT_L_X36Y101/IMUX_L26 INT_L_X36Y101/SL1END1 INT_L_X36Y102/EL1BEG0 INT_L_X36Y102/IMUX_L19 INT_L_X36Y102/IMUX_L23 INT_L_X36Y102/LOGIC_OUTS_L1 INT_L_X36Y102/NL1BEG0 INT_L_X36Y102/NL1END_S3_0 INT_L_X36Y102/SL1BEG1 INT_L_X36Y103/NL1END0 INT_L_X38Y101/EL1END3 INT_L_X38Y101/IMUX_L22 INT_R_X37Y101/EL1BEG3 INT_R_X37Y101/EL1END_S3_0 INT_R_X37Y101/IMUX31 INT_R_X37Y102/EL1BEG_N3 INT_R_X37Y102/EL1END0 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRARDADDRL11->>BRAM_FIFO18_ADDRARDADDR10 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX22_1->BRAM_IMUX_ADDRARDADDRL11 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL11->BRAM_ADDRARDADDRL11 CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X36Y102/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X36Y101/INT_L.SL1END1->>IMUX_L26 INT_L_X36Y102/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X36Y102/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X36Y102/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X36Y102/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X36Y102/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X38Y101/INT_L.EL1END3->>IMUX_L22 INT_R_X37Y101/INT_R.EL1END_S3_0->>IMUX31 INT_R_X37Y102/INT_R.EL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_carry__0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/wptr_reg[4] - 
wires: BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BRAM_IMUX36 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_WW2END0 BRAM_L_X38Y100/BRAM_ADDRBWRADDRL10 BRAM_L_X38Y100/BRAM_FIFO18_ADDRBWRADDR9 BRAM_L_X38Y100/BRAM_IMUX36_2 BRAM_L_X38Y100/BRAM_IMUX_ADDRBWRADDRL10 BRAM_L_X38Y100/BRAM_WR1END2_2 BRAM_L_X38Y100/BRAM_WW2END0_2 CLBLM_L_X36Y101/CLBLM_BYP0 CLBLM_L_X36Y101/CLBLM_IMUX10 CLBLM_L_X36Y101/CLBLM_L_A4 CLBLM_L_X36Y101/CLBLM_L_AX CLBLM_R_X37Y101/CLBLM_IMUX22 CLBLM_R_X37Y101/CLBLM_M_C3 CLBLM_R_X37Y102/CLBLM_IMUX35 CLBLM_R_X37Y102/CLBLM_IMUX4 CLBLM_R_X37Y102/CLBLM_M_A6 CLBLM_R_X37Y102/CLBLM_M_C6 CLBLM_R_X37Y102/CLBLM_WR1END2 CLBLM_R_X37Y102/CLBLM_WW2END0 CLBLM_R_X39Y102/CLBLM_IMUX32 CLBLM_R_X39Y102/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y102/CLBLM_M_C1 CLBLM_R_X39Y102/CLBLM_M_CMUX INT_L_X36Y101/BYP_ALT0 INT_L_X36Y101/BYP_L0 INT_L_X36Y101/IMUX_L10 INT_L_X36Y101/SW2END0 INT_L_X38Y102/BYP_ALT4 INT_L_X38Y102/BYP_BOUNCE4 INT_L_X38Y102/IMUX_L36 INT_L_X38Y102/WR1BEG2 INT_L_X38Y102/WR1END1 INT_L_X38Y102/WW2A0 INT_R_X37Y101/FAN_BOUNCE_S3_2 INT_R_X37Y101/IMUX22 INT_R_X37Y101/SW2A0 INT_R_X37Y102/FAN_ALT2 INT_R_X37Y102/FAN_BOUNCE2 INT_R_X37Y102/IMUX35 INT_R_X37Y102/IMUX4 INT_R_X37Y102/SW2BEG0 INT_R_X37Y102/WR1END2 INT_R_X37Y102/WW2END0 INT_R_X39Y102/IMUX32 INT_R_X39Y102/LOGIC_OUTS22 INT_R_X39Y102/WR1BEG1 INT_R_X39Y102/WW2BEG0 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRBWRADDRL10->>BRAM_FIFO18_ADDRBWRADDR9 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX36_2->BRAM_IMUX_ADDRBWRADDRL10 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL10->BRAM_ADDRBWRADDRL10 CLBLM_L_X36Y101/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y102/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X36Y101/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y101/INT_L.SW2END0->>BYP_ALT0 INT_L_X36Y101/INT_L.SW2END0->>IMUX_L10 INT_L_X38Y102/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X38Y102/INT_L.BYP_BOUNCE4->>IMUX_L36 INT_L_X38Y102/INT_L.WR1END1->>BYP_ALT4 INT_L_X38Y102/INT_L.WR1END1->>WR1BEG2 INT_R_X37Y101/INT_R.FAN_BOUNCE_S3_2->>IMUX22 INT_R_X37Y102/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X37Y102/INT_R.WR1END2->>IMUX35 INT_R_X37Y102/INT_R.WR1END2->>IMUX4 INT_R_X37Y102/INT_R.WW2END0->>FAN_ALT2 INT_R_X37Y102/INT_R.WW2END0->>SW2BEG0 INT_R_X39Y102/INT_R.LOGIC_OUTS22->>IMUX32 INT_R_X39Y102/INT_R.LOGIC_OUTS22->>WR1BEG1 INT_R_X39Y102/INT_R.LOGIC_OUTS22->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u4/rptr_reg[4] - 
wires: BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BRAM_IMUX20 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_EE2A2 BRAM_L_X38Y100/BRAM_ADDRARDADDRL10 BRAM_L_X38Y100/BRAM_EE2A2_2 BRAM_L_X38Y100/BRAM_FIFO18_ADDRARDADDR9 BRAM_L_X38Y100/BRAM_IMUX20_2 BRAM_L_X38Y100/BRAM_IMUX_ADDRARDADDRL10 CLBLM_L_X36Y101/CLBLM_IMUX9 CLBLM_L_X36Y101/CLBLM_L_A5 CLBLM_L_X36Y102/CLBLM_IMUX14 CLBLM_L_X36Y102/CLBLM_IMUX20 CLBLM_L_X36Y102/CLBLM_IMUX8 CLBLM_L_X36Y102/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y102/CLBLM_L_B1 CLBLM_L_X36Y102/CLBLM_L_C2 CLBLM_L_X36Y102/CLBLM_M_A5 CLBLM_L_X36Y102/CLBLM_M_AMUX CLBLM_R_X37Y101/CLBLM_IMUX35 CLBLM_R_X37Y101/CLBLM_M_C6 CLBLM_R_X37Y102/CLBLM_EE2A2 INT_L_X36Y101/ER1BEG1 INT_L_X36Y101/IMUX_L9 INT_L_X36Y101/SR1BEG_S0 INT_L_X36Y101/SR1END3 INT_L_X36Y102/BYP_ALT2 INT_L_X36Y102/BYP_BOUNCE2 INT_L_X36Y102/EE2BEG2 INT_L_X36Y102/IMUX_L14 INT_L_X36Y102/IMUX_L20 INT_L_X36Y102/IMUX_L8 INT_L_X36Y102/LOGIC_OUTS_L20 INT_L_X36Y102/SR1BEG3 INT_L_X36Y102/SR1END_N3_3 INT_L_X36Y103/BYP_BOUNCE_N3_2 INT_L_X38Y102/EE2END2 INT_L_X38Y102/IMUX_L20 INT_R_X37Y101/ER1END1 INT_R_X37Y101/IMUX35 INT_R_X37Y102/EE2A2 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRARDADDRL10->>BRAM_FIFO18_ADDRARDADDR9 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX20_2->BRAM_IMUX_ADDRARDADDRL10 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL10->BRAM_ADDRARDADDRL10 CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X36Y102/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X36Y101/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X36Y101/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X36Y101/INT_L.SR1END3->>SR1BEG_S0 INT_L_X36Y102/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X36Y102/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X36Y102/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 INT_L_X36Y102/INT_L.LOGIC_OUTS_L20->>EE2BEG2 INT_L_X36Y102/INT_L.LOGIC_OUTS_L20->>IMUX_L20 INT_L_X36Y102/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X36Y102/INT_L.SR1END_N3_3->>IMUX_L8 INT_L_X38Y102/INT_L.EE2END2->>IMUX_L20 INT_R_X37Y101/INT_R.ER1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

minusOp_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/wptr_reg[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_WW2END2 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_BRAM_IMUX35 BRAM_L_X38Y100/BRAM_ADDRBWRADDRL9 BRAM_L_X38Y100/BRAM_FIFO18_ADDRBWRADDR8 BRAM_L_X38Y100/BRAM_IMUX35_3 BRAM_L_X38Y100/BRAM_IMUX_ADDRBWRADDRL9 BRAM_L_X38Y100/BRAM_WW2END2_2 CLBLM_L_X36Y100/CLBLM_BYP7 CLBLM_L_X36Y100/CLBLM_IMUX39 CLBLM_L_X36Y100/CLBLM_L_D3 CLBLM_L_X36Y100/CLBLM_L_DX CLBLM_R_X37Y101/CLBLM_IMUX32 CLBLM_R_X37Y101/CLBLM_M_C1 CLBLM_R_X37Y102/CLBLM_IMUX29 CLBLM_R_X37Y102/CLBLM_IMUX8 CLBLM_R_X37Y102/CLBLM_M_A5 CLBLM_R_X37Y102/CLBLM_M_C2 CLBLM_R_X37Y102/CLBLM_WW2END2 CLBLM_R_X39Y102/CLBLM_IMUX29 CLBLM_R_X39Y102/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y102/CLBLM_M_C2 CLBLM_R_X39Y102/CLBLM_M_CQ INT_L_X36Y100/BYP_ALT7 INT_L_X36Y100/BYP_L7 INT_L_X36Y100/IMUX_L39 INT_L_X36Y100/SW2END3 INT_L_X36Y101/SW2END_N0_3 INT_L_X38Y102/WW2A2 INT_L_X38Y103/IMUX_L35 INT_L_X38Y103/NW2END2 INT_R_X37Y100/SW2A3 INT_R_X37Y101/FAN_ALT3 INT_R_X37Y101/FAN_ALT7 INT_R_X37Y101/FAN_BOUNCE3 INT_R_X37Y101/FAN_BOUNCE7 INT_R_X37Y101/IMUX32 INT_R_X37Y101/SR1END3 INT_R_X37Y101/SW2BEG3 INT_R_X37Y102/IMUX29 INT_R_X37Y102/IMUX8 INT_R_X37Y102/SR1BEG3 INT_R_X37Y102/SR1END_N3_3 INT_R_X37Y102/WW2END2 INT_R_X39Y102/IMUX29 INT_R_X39Y102/LOGIC_OUTS6 INT_R_X39Y102/NW2BEG2 INT_R_X39Y102/WW2BEG2 INT_R_X39Y103/NW2A2 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRBWRADDRL9->>BRAM_FIFO18_ADDRBWRADDR8 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX35_3->BRAM_IMUX_ADDRBWRADDRL9 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL9->BRAM_ADDRBWRADDRL9 CLBLM_L_X36Y100/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X36Y100/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y102/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X36Y100/INT_L.BYP_ALT7->>BYP_L7 INT_L_X36Y100/INT_L.SW2END3->>BYP_ALT7 INT_L_X36Y100/INT_L.SW2END3->>IMUX_L39 INT_L_X38Y103/INT_L.NW2END2->>IMUX_L35 INT_R_X37Y101/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X37Y101/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X37Y101/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X37Y101/INT_R.FAN_BOUNCE7->>IMUX32 INT_R_X37Y101/INT_R.SR1END3->>FAN_ALT3 INT_R_X37Y101/INT_R.SR1END3->>SW2BEG3 INT_R_X37Y102/INT_R.SR1END_N3_3->>IMUX8 INT_R_X37Y102/INT_R.WW2END2->>IMUX29 INT_R_X37Y102/INT_R.WW2END2->>SR1BEG3 INT_R_X39Y102/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X39Y102/INT_R.LOGIC_OUTS6->>NW2BEG2 INT_R_X39Y102/INT_R.LOGIC_OUTS6->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

u4/rptr_reg[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_NE2A3 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_BRAM_IMUX19 BRAM_L_X38Y100/BRAM_ADDRARDADDRL9 BRAM_L_X38Y100/BRAM_FIFO18_ADDRARDADDR8 BRAM_L_X38Y100/BRAM_IMUX19_3 BRAM_L_X38Y100/BRAM_IMUX_ADDRARDADDRL9 BRAM_L_X38Y100/BRAM_NE2A3_2 CLBLM_L_X36Y100/CLBLM_IMUX41 CLBLM_L_X36Y100/CLBLM_L_D1 CLBLM_L_X36Y102/CLBLM_IMUX1 CLBLM_L_X36Y102/CLBLM_IMUX25 CLBLM_L_X36Y102/CLBLM_IMUX33 CLBLM_L_X36Y102/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y102/CLBLM_L_B5 CLBLM_L_X36Y102/CLBLM_L_C1 CLBLM_L_X36Y102/CLBLM_M_A3 CLBLM_L_X36Y102/CLBLM_M_AQ CLBLM_R_X37Y101/CLBLM_IMUX29 CLBLM_R_X37Y101/CLBLM_M_C2 CLBLM_R_X37Y102/CLBLM_NE2A3 INT_L_X36Y100/IMUX_L41 INT_L_X36Y100/SS2END0 INT_L_X36Y101/EL1BEG3 INT_L_X36Y101/SS2A0 INT_L_X36Y102/EL1BEG_N3 INT_L_X36Y102/IMUX_L1 INT_L_X36Y102/IMUX_L25 INT_L_X36Y102/IMUX_L33 INT_L_X36Y102/LOGIC_OUTS_L4 INT_L_X36Y102/SS2BEG0 INT_L_X38Y102/NE2END3 INT_L_X38Y102/NL1BEG2 INT_L_X38Y103/IMUX_L19 INT_L_X38Y103/NL1END2 INT_R_X37Y101/EL1END3 INT_R_X37Y101/IMUX29 INT_R_X37Y101/NE2BEG3 INT_R_X37Y102/NE2A3 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRARDADDRL9->>BRAM_FIFO18_ADDRARDADDR8 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX19_3->BRAM_IMUX_ADDRARDADDRL9 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL9->BRAM_ADDRARDADDRL9 CLBLM_L_X36Y100/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X36Y102/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X36Y100/INT_L.SS2END0->>IMUX_L41 INT_L_X36Y102/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X36Y102/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X36Y102/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X36Y102/INT_L.LOGIC_OUTS_L4->>IMUX_L33 INT_L_X36Y102/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X38Y102/INT_L.NE2END3->>NL1BEG2 INT_L_X38Y103/INT_L.NL1END2->>IMUX_L19 INT_R_X37Y101/INT_R.EL1END3->>IMUX29 INT_R_X37Y101/INT_R.EL1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

minusOp_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/wptr_reg[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX36 BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_EL1BEG2 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_WW2END3 BRAM_L_X38Y100/BRAM_ADDRBWRADDRL8 BRAM_L_X38Y100/BRAM_EL1BEG2_1 BRAM_L_X38Y100/BRAM_FIFO18_ADDRBWRADDR7 BRAM_L_X38Y100/BRAM_IMUX36_1 BRAM_L_X38Y100/BRAM_IMUX_ADDRBWRADDRL8 BRAM_L_X38Y100/BRAM_WW2END3_2 CLBLM_L_X36Y100/CLBLM_BYP2 CLBLM_L_X36Y100/CLBLM_IMUX21 CLBLM_L_X36Y100/CLBLM_L_C4 CLBLM_L_X36Y100/CLBLM_L_CX CLBLM_R_X37Y101/CLBLM_EL1BEG2 CLBLM_R_X37Y101/CLBLM_IMUX15 CLBLM_R_X37Y101/CLBLM_M_B1 CLBLM_R_X37Y102/CLBLM_IMUX31 CLBLM_R_X37Y102/CLBLM_IMUX7 CLBLM_R_X37Y102/CLBLM_M_A1 CLBLM_R_X37Y102/CLBLM_M_C5 CLBLM_R_X37Y102/CLBLM_WW2END3 CLBLM_R_X39Y102/CLBLM_IMUX15 CLBLM_R_X39Y102/CLBLM_IMUX31 CLBLM_R_X39Y102/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y102/CLBLM_M_B1 CLBLM_R_X39Y102/CLBLM_M_BMUX CLBLM_R_X39Y102/CLBLM_M_C5 INT_L_X36Y100/BYP_ALT2 INT_L_X36Y100/BYP_L2 INT_L_X36Y100/IMUX_L21 INT_L_X36Y100/WL1END2 INT_L_X38Y101/EL1END2 INT_L_X38Y101/IMUX_L36 INT_L_X38Y102/WW2A3 INT_R_X37Y100/NR1BEG3 INT_R_X37Y100/SS2END3 INT_R_X37Y100/WL1BEG2 INT_R_X37Y101/EL1BEG2 INT_R_X37Y101/IMUX15 INT_R_X37Y101/NR1END3 INT_R_X37Y101/SS2A3 INT_R_X37Y101/SS2END_N0_3 INT_R_X37Y102/IMUX31 INT_R_X37Y102/IMUX7 INT_R_X37Y102/SS2BEG3 INT_R_X37Y102/WW2END3 INT_R_X37Y103/WW2END_N0_3 INT_R_X39Y102/IMUX15 INT_R_X39Y102/IMUX31 INT_R_X39Y102/LOGIC_OUTS21 INT_R_X39Y102/WW2BEG3 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRBWRADDRL8->>BRAM_FIFO18_ADDRBWRADDR7 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX36_1->BRAM_IMUX_ADDRBWRADDRL8 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL8->BRAM_ADDRBWRADDRL8 CLBLM_L_X36Y100/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y100/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y102/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y100/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y100/INT_L.WL1END2->>BYP_ALT2 INT_L_X36Y100/INT_L.WL1END2->>IMUX_L21 INT_L_X38Y101/INT_L.EL1END2->>IMUX_L36 INT_R_X37Y100/INT_R.SS2END3->>NR1BEG3 INT_R_X37Y100/INT_R.SS2END3->>WL1BEG2 INT_R_X37Y101/INT_R.NR1END3->>EL1BEG2 INT_R_X37Y101/INT_R.NR1END3->>IMUX15 INT_R_X37Y102/INT_R.WW2END3->>IMUX31 INT_R_X37Y102/INT_R.WW2END3->>IMUX7 INT_R_X37Y102/INT_R.WW2END3->>SS2BEG3 INT_R_X39Y102/INT_R.LOGIC_OUTS21->>IMUX15 INT_R_X39Y102/INT_R.LOGIC_OUTS21->>IMUX31 INT_R_X39Y102/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

u4/rptr_reg[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX20 BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_NE2A2 BRAM_L_X38Y100/BRAM_ADDRARDADDRL8 BRAM_L_X38Y100/BRAM_FIFO18_ADDRARDADDR7 BRAM_L_X38Y100/BRAM_IMUX20_1 BRAM_L_X38Y100/BRAM_IMUX_ADDRARDADDRL8 BRAM_L_X38Y100/BRAM_NE2A2_1 CLBLM_L_X36Y100/CLBLM_IMUX20 CLBLM_L_X36Y100/CLBLM_L_C2 CLBLM_L_X36Y102/CLBLM_IMUX13 CLBLM_L_X36Y102/CLBLM_IMUX21 CLBLM_L_X36Y102/CLBLM_IMUX7 CLBLM_L_X36Y102/CLBLM_L_B6 CLBLM_L_X36Y102/CLBLM_L_C4 CLBLM_L_X36Y102/CLBLM_M_A1 CLBLM_R_X37Y101/CLBLM_IMUX27 CLBLM_R_X37Y101/CLBLM_M_B4 CLBLM_R_X37Y101/CLBLM_NE2A2 CLBLM_R_X37Y103/CLBLM_IMUX8 CLBLM_R_X37Y103/CLBLM_LOGIC_OUTS20 CLBLM_R_X37Y103/CLBLM_M_A5 CLBLM_R_X37Y103/CLBLM_M_AMUX INT_L_X36Y100/ER1BEG2 INT_L_X36Y100/IMUX_L20 INT_L_X36Y100/SW2END1 INT_L_X36Y102/BYP_ALT3 INT_L_X36Y102/BYP_BOUNCE3 INT_L_X36Y102/IMUX_L13 INT_L_X36Y102/IMUX_L21 INT_L_X36Y102/IMUX_L7 INT_L_X36Y102/WL1END2 INT_L_X36Y103/BYP_BOUNCE_N3_3 INT_L_X38Y101/IMUX_L20 INT_L_X38Y101/NE2END2 INT_R_X37Y100/ER1END2 INT_R_X37Y100/NE2BEG2 INT_R_X37Y100/SW2A1 INT_R_X37Y101/IMUX27 INT_R_X37Y101/NE2A2 INT_R_X37Y101/SR1END1 INT_R_X37Y101/SW2BEG1 INT_R_X37Y102/SR1BEG1 INT_R_X37Y102/SR1BEG_S0 INT_R_X37Y102/SR1END3 INT_R_X37Y102/WL1BEG2 INT_R_X37Y103/IMUX8 INT_R_X37Y103/LOGIC_OUTS20 INT_R_X37Y103/SR1BEG3 INT_R_X37Y103/SR1END_N3_3 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRARDADDRL8->>BRAM_FIFO18_ADDRARDADDR7 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX20_1->BRAM_IMUX_ADDRARDADDRL8 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL8->BRAM_ADDRARDADDRL8 CLBLM_L_X36Y100/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X37Y103/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y103/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X36Y100/INT_L.SW2END1->>ER1BEG2 INT_L_X36Y100/INT_L.SW2END1->>IMUX_L20 INT_L_X36Y102/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X36Y102/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X36Y102/INT_L.WL1END2->>BYP_ALT3 INT_L_X36Y102/INT_L.WL1END2->>IMUX_L13 INT_L_X36Y102/INT_L.WL1END2->>IMUX_L21 INT_L_X38Y101/INT_L.NE2END2->>IMUX_L20 INT_R_X37Y100/INT_R.ER1END2->>NE2BEG2 INT_R_X37Y101/INT_R.SR1END1->>IMUX27 INT_R_X37Y101/INT_R.SR1END1->>SW2BEG1 INT_R_X37Y102/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X37Y102/INT_R.SR1END3->>SR1BEG_S0 INT_R_X37Y102/INT_R.SR1END3->>WL1BEG2 INT_R_X37Y103/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X37Y103/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

minusOp_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/wptr_reg[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_BRAM_IMUX33 BRAM_L_X38Y100/BRAM_ADDRBWRADDRL7 BRAM_L_X38Y100/BRAM_FIFO18_ADDRBWRADDR6 BRAM_L_X38Y100/BRAM_IMUX33_3 BRAM_L_X38Y100/BRAM_IMUX_ADDRBWRADDRL7 BRAM_L_X38Y100/BRAM_SW2A1_1 BRAM_L_X38Y100/BRAM_WL1END0_2 CLBLM_L_X36Y100/CLBLM_BYP5 CLBLM_L_X36Y100/CLBLM_IMUX19 CLBLM_L_X36Y100/CLBLM_L_B2 CLBLM_L_X36Y100/CLBLM_L_BX CLBLM_R_X37Y101/CLBLM_IMUX12 CLBLM_R_X37Y101/CLBLM_M_B6 CLBLM_R_X37Y101/CLBLM_SW2A1 CLBLM_R_X37Y102/CLBLM_IMUX2 CLBLM_R_X37Y102/CLBLM_IMUX32 CLBLM_R_X37Y102/CLBLM_M_A2 CLBLM_R_X37Y102/CLBLM_M_C1 CLBLM_R_X37Y102/CLBLM_WL1END0 CLBLM_R_X39Y102/CLBLM_IMUX18 CLBLM_R_X39Y102/CLBLM_IMUX28 CLBLM_R_X39Y102/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y102/CLBLM_M_B2 CLBLM_R_X39Y102/CLBLM_M_BQ CLBLM_R_X39Y102/CLBLM_M_C4 INT_L_X36Y100/BYP_ALT5 INT_L_X36Y100/BYP_L5 INT_L_X36Y100/IMUX_L19 INT_L_X36Y100/SR1END1 INT_L_X36Y101/SR1BEG1 INT_L_X36Y101/WL1END0 INT_L_X38Y101/SW2A1 INT_L_X38Y102/SR1END1 INT_L_X38Y102/SW2BEG1 INT_L_X38Y102/WL1BEG0 INT_L_X38Y103/IMUX_L33 INT_L_X38Y103/NW2END1 INT_L_X38Y103/SR1BEG1 INT_R_X37Y101/IMUX12 INT_R_X37Y101/SW2END1 INT_R_X37Y101/WL1BEG0 INT_R_X37Y102/IMUX2 INT_R_X37Y102/IMUX32 INT_R_X37Y102/WL1END0 INT_R_X39Y102/BYP_ALT4 INT_R_X39Y102/BYP_BOUNCE4 INT_R_X39Y102/IMUX18 INT_R_X39Y102/IMUX28 INT_R_X39Y102/LOGIC_OUTS5 INT_R_X39Y102/NW2BEG1 INT_R_X39Y103/NW2A1 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRBWRADDRL7->>BRAM_FIFO18_ADDRBWRADDR6 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX33_3->BRAM_IMUX_ADDRBWRADDRL7 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL7->BRAM_ADDRBWRADDRL7 CLBLM_L_X36Y100/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y100/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y102/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X36Y100/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y100/INT_L.SR1END1->>BYP_ALT5 INT_L_X36Y100/INT_L.SR1END1->>IMUX_L19 INT_L_X36Y101/INT_L.WL1END0->>SR1BEG1 INT_L_X38Y102/INT_L.SR1END1->>SW2BEG1 INT_L_X38Y102/INT_L.SR1END1->>WL1BEG0 INT_L_X38Y103/INT_L.NW2END1->>IMUX_L33 INT_L_X38Y103/INT_L.NW2END1->>SR1BEG1 INT_R_X37Y101/INT_R.SW2END1->>IMUX12 INT_R_X37Y101/INT_R.SW2END1->>WL1BEG0 INT_R_X37Y102/INT_R.WL1END0->>IMUX2 INT_R_X37Y102/INT_R.WL1END0->>IMUX32 INT_R_X39Y102/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y102/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X39Y102/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X39Y102/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X39Y102/INT_R.LOGIC_OUTS5->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

u4/rptr_reg[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_BRAM_IMUX17 BRAM_INT_INTERFACE_L_X38Y104/INT_INTERFACE_NE2A0 BRAM_L_X38Y100/BRAM_ADDRARDADDRL7 BRAM_L_X38Y100/BRAM_FIFO18_ADDRARDADDR6 BRAM_L_X38Y100/BRAM_IMUX17_3 BRAM_L_X38Y100/BRAM_IMUX_ADDRARDADDRL7 BRAM_L_X38Y100/BRAM_NE2A0_4 CLBLM_L_X36Y100/CLBLM_IMUX26 CLBLM_L_X36Y100/CLBLM_L_B4 CLBLM_L_X36Y102/CLBLM_IMUX16 CLBLM_L_X36Y102/CLBLM_IMUX2 CLBLM_L_X36Y102/CLBLM_IMUX30 CLBLM_L_X36Y102/CLBLM_L_B3 CLBLM_L_X36Y102/CLBLM_L_C5 CLBLM_L_X36Y102/CLBLM_M_A2 CLBLM_R_X37Y101/CLBLM_IMUX17 CLBLM_R_X37Y101/CLBLM_M_B3 CLBLM_R_X37Y103/CLBLM_IMUX1 CLBLM_R_X37Y103/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y103/CLBLM_M_A3 CLBLM_R_X37Y103/CLBLM_M_AQ CLBLM_R_X37Y104/CLBLM_NE2A0 INT_L_X36Y100/IMUX_L26 INT_L_X36Y100/SR1BEG_S0 INT_L_X36Y100/WL1END3 INT_L_X36Y101/FAN_BOUNCE_S3_2 INT_L_X36Y101/WL1END_N1_3 INT_L_X36Y102/FAN_ALT2 INT_L_X36Y102/FAN_BOUNCE2 INT_L_X36Y102/IMUX_L16 INT_L_X36Y102/IMUX_L2 INT_L_X36Y102/IMUX_L30 INT_L_X36Y102/SR1BEG_S0 INT_L_X36Y102/WL1END3 INT_L_X36Y103/WL1END_N1_3 INT_L_X38Y103/IMUX_L17 INT_L_X38Y103/NE2END_S3_0 INT_L_X38Y103/SL1END0 INT_L_X38Y104/NE2END0 INT_L_X38Y104/SL1BEG0 INT_R_X37Y100/WL1BEG3 INT_R_X37Y101/IMUX17 INT_R_X37Y101/SS2END0 INT_R_X37Y101/WL1BEG_N3 INT_R_X37Y102/SS2A0 INT_R_X37Y102/WL1BEG3 INT_R_X37Y103/IMUX1 INT_R_X37Y103/LOGIC_OUTS4 INT_R_X37Y103/NE2BEG0 INT_R_X37Y103/SS2BEG0 INT_R_X37Y103/WL1BEG_N3 INT_R_X37Y104/NE2A0 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRARDADDRL7->>BRAM_FIFO18_ADDRARDADDR6 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX17_3->BRAM_IMUX_ADDRARDADDRL7 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL7->BRAM_ADDRARDADDRL7 CLBLM_L_X36Y100/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y103/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y100/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X36Y100/INT_L.WL1END3->>SR1BEG_S0 INT_L_X36Y102/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X36Y102/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X36Y102/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X36Y102/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X36Y102/INT_L.WL1END3->>IMUX_L30 INT_L_X36Y102/INT_L.WL1END3->>SR1BEG_S0 INT_L_X38Y103/INT_L.SL1END0->>IMUX_L17 INT_L_X38Y104/INT_L.NE2END0->>SL1BEG0 INT_R_X37Y101/INT_R.SS2END0->>IMUX17 INT_R_X37Y101/INT_R.SS2END0->>WL1BEG_N3 INT_R_X37Y103/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X37Y103/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X37Y103/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X37Y103/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

minusOp_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/wptr_reg[0] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_BRAM_IMUX32 BRAM_L_X38Y100/BRAM_ADDRBWRADDRL6 BRAM_L_X38Y100/BRAM_FIFO18_ADDRBWRADDR5 BRAM_L_X38Y100/BRAM_IMUX32_3 BRAM_L_X38Y100/BRAM_IMUX_ADDRBWRADDRL6 BRAM_L_X38Y100/BRAM_SW2A3_1 BRAM_L_X38Y100/BRAM_WL1END2_2 CLBLM_L_X36Y100/CLBLM_BYP0 CLBLM_L_X36Y100/CLBLM_IMUX5 CLBLM_L_X36Y100/CLBLM_L_A6 CLBLM_L_X36Y100/CLBLM_L_AX CLBLM_R_X37Y101/CLBLM_IMUX18 CLBLM_R_X37Y101/CLBLM_M_B2 CLBLM_R_X37Y101/CLBLM_SW2A3 CLBLM_R_X37Y102/CLBLM_IMUX11 CLBLM_R_X37Y102/CLBLM_IMUX28 CLBLM_R_X37Y102/CLBLM_M_A4 CLBLM_R_X37Y102/CLBLM_M_C4 CLBLM_R_X37Y102/CLBLM_WL1END2 CLBLM_R_X39Y102/CLBLM_IMUX1 CLBLM_R_X39Y102/CLBLM_IMUX17 CLBLM_R_X39Y102/CLBLM_IMUX22 CLBLM_R_X39Y102/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y102/CLBLM_M_A3 CLBLM_R_X39Y102/CLBLM_M_AQ CLBLM_R_X39Y102/CLBLM_M_B3 CLBLM_R_X39Y102/CLBLM_M_C3 INT_L_X36Y100/BYP_ALT0 INT_L_X36Y100/BYP_L0 INT_L_X36Y100/FAN_ALT7 INT_L_X36Y100/FAN_BOUNCE7 INT_L_X36Y100/IMUX_L5 INT_L_X36Y100/SL1END2 INT_L_X36Y101/SL1BEG2 INT_L_X36Y101/SW2END2 INT_L_X38Y101/SW2A3 INT_L_X38Y102/SW2BEG3 INT_L_X38Y102/WL1BEG2 INT_L_X38Y102/WR1END_S1_0 INT_L_X38Y103/IMUX_L32 INT_L_X38Y103/WR1END0 INT_R_X37Y101/IMUX18 INT_R_X37Y101/SR1BEG_S0 INT_R_X37Y101/SW2A2 INT_R_X37Y101/SW2END3 INT_R_X37Y102/FAN_ALT5 INT_R_X37Y102/FAN_BOUNCE5 INT_R_X37Y102/IMUX11 INT_R_X37Y102/IMUX28 INT_R_X37Y102/SW2BEG2 INT_R_X37Y102/SW2END_N0_3 INT_R_X37Y102/WL1END2 INT_R_X39Y102/IMUX1 INT_R_X39Y102/IMUX17 INT_R_X39Y102/IMUX22 INT_R_X39Y102/LOGIC_OUTS4 INT_R_X39Y102/NL1BEG_N3 INT_R_X39Y102/WR1BEG_S0 INT_R_X39Y103/WR1BEG0 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRBWRADDRL6->>BRAM_FIFO18_ADDRBWRADDR5 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX32_3->BRAM_IMUX_ADDRBWRADDRL6 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRBWRADDRL6->BRAM_ADDRBWRADDRL6 CLBLM_L_X36Y100/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y100/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y102/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y100/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y100/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y100/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X36Y100/INT_L.SL1END2->>FAN_ALT7 INT_L_X36Y100/INT_L.SL1END2->>IMUX_L5 INT_L_X36Y101/INT_L.SW2END2->>SL1BEG2 INT_L_X38Y102/INT_L.WR1END_S1_0->>SW2BEG3 INT_L_X38Y102/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X38Y103/INT_L.WR1END0->>IMUX_L32 INT_R_X37Y101/INT_R.SR1BEG_S0->>IMUX18 INT_R_X37Y101/INT_R.SW2END3->>SR1BEG_S0 INT_R_X37Y102/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X37Y102/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X37Y102/INT_R.WL1END2->>FAN_ALT5 INT_R_X37Y102/INT_R.WL1END2->>IMUX28 INT_R_X37Y102/INT_R.WL1END2->>SW2BEG2 INT_R_X39Y102/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X39Y102/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X39Y102/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X39Y102/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y102/INT_R.NL1BEG_N3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

u4/rptr_reg[0] - 
wires: BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_BRAM_IMUX16 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_EL1BEG0 BRAM_L_X38Y100/BRAM_ADDRARDADDRL6 BRAM_L_X38Y100/BRAM_EL1BEG0_3 BRAM_L_X38Y100/BRAM_FIFO18_ADDRARDADDR5 BRAM_L_X38Y100/BRAM_IMUX16_3 BRAM_L_X38Y100/BRAM_IMUX_ADDRARDADDRL6 CLBLM_L_X36Y100/CLBLM_IMUX3 CLBLM_L_X36Y100/CLBLM_L_A2 CLBLM_L_X36Y102/CLBLM_IMUX11 CLBLM_L_X36Y102/CLBLM_IMUX26 CLBLM_L_X36Y102/CLBLM_IMUX34 CLBLM_L_X36Y102/CLBLM_L_B4 CLBLM_L_X36Y102/CLBLM_L_C6 CLBLM_L_X36Y102/CLBLM_M_A4 CLBLM_R_X37Y101/CLBLM_IMUX24 CLBLM_R_X37Y101/CLBLM_M_B5 CLBLM_R_X37Y103/CLBLM_EL1BEG0 CLBLM_R_X37Y103/CLBLM_IMUX18 CLBLM_R_X37Y103/CLBLM_IMUX2 CLBLM_R_X37Y103/CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y103/CLBLM_M_A2 CLBLM_R_X37Y103/CLBLM_M_B2 CLBLM_R_X37Y103/CLBLM_M_BQ INT_L_X36Y100/IMUX_L3 INT_L_X36Y100/NR1BEG1 INT_L_X36Y100/SS2END1 INT_L_X36Y101/EL1BEG0 INT_L_X36Y101/NR1END1 INT_L_X36Y101/SS2A1 INT_L_X36Y102/IMUX_L11 INT_L_X36Y102/IMUX_L26 INT_L_X36Y102/IMUX_L34 INT_L_X36Y102/SS2BEG1 INT_L_X36Y102/SW2END1 INT_L_X38Y102/EL1END_S3_0 INT_L_X38Y103/EL1END0 INT_L_X38Y103/IMUX_L16 INT_R_X37Y100/EL1END_S3_0 INT_R_X37Y101/EL1END0 INT_R_X37Y101/IMUX24 INT_R_X37Y102/SW2A1 INT_R_X37Y103/EL1BEG0 INT_R_X37Y103/IMUX18 INT_R_X37Y103/IMUX2 INT_R_X37Y103/LOGIC_OUTS5 INT_R_X37Y103/SW2BEG1 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_ADDRARDADDRL6->>BRAM_FIFO18_ADDRARDADDR5 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX16_3->BRAM_IMUX_ADDRARDADDRL6 BRAM_L_X38Y100/BRAM_L.BRAM_IMUX_ADDRARDADDRL6->BRAM_ADDRARDADDRL6 CLBLM_L_X36Y100/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X37Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y103/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X36Y100/INT_L.SS2END1->>IMUX_L3 INT_L_X36Y100/INT_L.SS2END1->>NR1BEG1 INT_L_X36Y101/INT_L.NR1END1->>EL1BEG0 INT_L_X36Y102/INT_L.SW2END1->>IMUX_L11 INT_L_X36Y102/INT_L.SW2END1->>IMUX_L26 INT_L_X36Y102/INT_L.SW2END1->>IMUX_L34 INT_L_X36Y102/INT_L.SW2END1->>SS2BEG1 INT_L_X38Y103/INT_L.EL1END0->>IMUX_L16 INT_R_X37Y101/INT_R.EL1END0->>IMUX24 INT_R_X37Y103/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X37Y103/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X37Y103/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X37Y103/INT_R.LOGIC_OUTS5->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

pblk.eoh_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/seol - 
wires: CLBLM_R_X43Y98/CLBLM_BYP5 CLBLM_R_X43Y98/CLBLM_IMUX21 CLBLM_R_X43Y98/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y98/CLBLM_L_BQ CLBLM_R_X43Y98/CLBLM_L_BX CLBLM_R_X43Y98/CLBLM_L_C4 INT_R_X43Y98/BYP5 INT_R_X43Y98/BYP_ALT5 INT_R_X43Y98/BYP_BOUNCE5 INT_R_X43Y98/IMUX21 INT_R_X43Y98/LOGIC_OUTS1 
pips: CLBLM_R_X43Y98/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y98/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X43Y98/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X43Y98/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y98/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X43Y98/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X43Y98/INT_R.LOGIC_OUTS1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/dseol - 
wires: CLBLM_R_X43Y98/CLBLM_IMUX30 CLBLM_R_X43Y98/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y98/CLBLM_L_BMUX CLBLM_R_X43Y98/CLBLM_L_C5 INT_R_X43Y98/IMUX30 INT_R_X43Y98/LOGIC_OUTS17 
pips: CLBLM_R_X43Y98/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y98/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X43Y98/INT_R.LOGIC_OUTS17->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pblk.eov_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/seof - 
wires: CLBLM_R_X43Y98/CLBLM_BYP0 CLBLM_R_X43Y98/CLBLM_IMUX10 CLBLM_R_X43Y98/CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y98/CLBLM_L_A4 CLBLM_R_X43Y98/CLBLM_L_AX CLBLM_R_X43Y98/CLBLM_L_DQ INT_R_X43Y97/FAN_BOUNCE_S3_2 INT_R_X43Y98/BYP0 INT_R_X43Y98/BYP_ALT0 INT_R_X43Y98/FAN_ALT2 INT_R_X43Y98/FAN_BOUNCE2 INT_R_X43Y98/IMUX10 INT_R_X43Y98/LOGIC_OUTS3 INT_R_X43Y98/SR1BEG_S0 
pips: CLBLM_R_X43Y98/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y98/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y98/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X43Y98/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y98/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y98/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X43Y98/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X43Y98/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X43Y98/INT_R.SR1BEG_S0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u3/dseof - 
wires: CLBLM_R_X43Y98/CLBLM_IMUX5 CLBLM_R_X43Y98/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y98/CLBLM_L_A6 CLBLM_R_X43Y98/CLBLM_L_AMUX INT_R_X43Y98/IMUX5 INT_R_X43Y98/LOGIC_OUTS16 
pips: CLBLM_R_X43Y98/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y98/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X43Y98/INT_R.LOGIC_OUTS16->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/eof - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/eol - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pixel_buf/fifo_cnt[4]_i_1_n_0 - 
wires: CLBLL_L_X40Y105/CLBLL_CTRL0 CLBLL_L_X40Y105/CLBLL_CTRL1 CLBLL_L_X40Y105/CLBLL_LL_SR CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS18 CLBLL_L_X40Y105/CLBLL_L_C CLBLL_L_X40Y105/CLBLL_L_CMUX CLBLL_L_X40Y105/CLBLL_L_SR CLBLL_L_X40Y106/CLBLL_NW2A2 CLBLM_R_X39Y105/CLBLM_CTRL0 CLBLM_R_X39Y105/CLBLM_L_SR CLBLM_R_X39Y106/CLBLM_NW2A2 INT_L_X40Y105/BYP_ALT1 INT_L_X40Y105/BYP_BOUNCE1 INT_L_X40Y105/CTRL_L0 INT_L_X40Y105/CTRL_L1 INT_L_X40Y105/GFAN0 INT_L_X40Y105/LOGIC_OUTS_L10 INT_L_X40Y105/LOGIC_OUTS_L18 INT_L_X40Y105/NW2BEG2 INT_L_X40Y106/NW2A2 INT_R_X39Y105/CTRL0 INT_R_X39Y105/SR1END2 INT_R_X39Y106/NW2END2 INT_R_X39Y106/SR1BEG2 VBRK_X99Y111/VBRK_NW2A2 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y105/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_R_X39Y105/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X40Y105/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X40Y105/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X40Y105/INT_L.GFAN0->>CTRL_L0 INT_L_X40Y105/INT_L.GFAN0->>CTRL_L1 INT_L_X40Y105/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_L_X40Y105/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 INT_R_X39Y105/INT_R.SR1END2->>CTRL0 INT_R_X39Y106/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

rci_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/p_0_in - 
wires: BRKH_INT_X46Y99/BRKH_INT_SS2A1 CLBLL_R_X45Y100/CLBLL_SE2A1 CLBLL_R_X45Y101/CLBLL_ER1BEG2 CLBLL_R_X45Y101/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y101/CLBLL_L_B CLBLL_R_X45Y102/CLBLL_NE2A1 CLBLM_L_X46Y100/CLBLM_FAN7 CLBLM_L_X46Y100/CLBLM_M_CE CLBLM_L_X46Y100/CLBLM_SE2A1 CLBLM_L_X46Y101/CLBLM_ER1BEG2 CLBLM_L_X46Y102/CLBLM_FAN6 CLBLM_L_X46Y102/CLBLM_L_CE CLBLM_L_X46Y102/CLBLM_NE2A1 CLBLM_L_X46Y107/CLBLM_FAN6 CLBLM_L_X46Y107/CLBLM_L_CE CLBLM_L_X46Y98/CLBLM_FAN6 CLBLM_L_X46Y98/CLBLM_L_CE INT_L_X46Y100/FAN_ALT7 INT_L_X46Y100/FAN_L7 INT_L_X46Y100/SE2END1 INT_L_X46Y100/SL1END2 INT_L_X46Y100/SS2BEG1 INT_L_X46Y101/ER1END2 INT_L_X46Y101/SL1BEG2 INT_L_X46Y102/FAN_ALT6 INT_L_X46Y102/FAN_L6 INT_L_X46Y102/NE2END1 INT_L_X46Y102/NN6BEG1 INT_L_X46Y103/NN6A1 INT_L_X46Y104/NN6B1 INT_L_X46Y105/NN6C1 INT_L_X46Y106/NN6D1 INT_L_X46Y107/FAN_ALT6 INT_L_X46Y107/FAN_L6 INT_L_X46Y107/NN6E1 INT_L_X46Y107/SR1END1 INT_L_X46Y108/NN6END1 INT_L_X46Y108/SR1BEG1 INT_L_X46Y98/FAN_ALT6 INT_L_X46Y98/FAN_L6 INT_L_X46Y98/SS2END1 INT_L_X46Y99/SS2A1 INT_R_X45Y100/SE2A1 INT_R_X45Y101/ER1BEG2 INT_R_X45Y101/LOGIC_OUTS9 INT_R_X45Y101/NE2BEG1 INT_R_X45Y101/SE2BEG1 INT_R_X45Y102/NE2A1 VBRK_X113Y105/VBRK_SE2A1 VBRK_X113Y106/VBRK_ER1BEG2 VBRK_X113Y107/VBRK_NE2A1 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X46Y100/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y102/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y107/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y98/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X46Y100/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y100/INT_L.SE2END1->>SS2BEG1 INT_L_X46Y100/INT_L.SL1END2->>FAN_ALT7 INT_L_X46Y101/INT_L.ER1END2->>SL1BEG2 INT_L_X46Y102/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y102/INT_L.NE2END1->>FAN_ALT6 INT_L_X46Y102/INT_L.NE2END1->>NN6BEG1 INT_L_X46Y107/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y107/INT_L.SR1END1->>FAN_ALT6 INT_L_X46Y108/INT_L.NN6END1->>SR1BEG1 INT_L_X46Y98/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y98/INT_L.SS2END1->>FAN_ALT6 INT_R_X45Y101/INT_R.LOGIC_OUTS9->>ER1BEG2 INT_R_X45Y101/INT_R.LOGIC_OUTS9->>NE2BEG1 INT_R_X45Y101/INT_R.LOGIC_OUTS9->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

rci_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/rci - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rci_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rci_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rci_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rci_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/rci - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__2_n_0 - 
wires: CLBLM_R_X43Y102/CLBLM_L_COUT CLBLM_R_X43Y102/CLBLM_L_COUT_N CLBLM_R_X43Y103/CLBLM_L_CIN 
pips: CLBLM_R_X43Y102/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__2_n_0 - 
wires: CLBLM_R_X41Y101/CLBLM_M_COUT CLBLM_R_X41Y101/CLBLM_M_COUT_N CLBLM_R_X41Y102/CLBLM_M_CIN 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/eqOp - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rempty_i_2_n_0 - 
wires: CLBLM_R_X37Y101/CLBLM_IMUX11 CLBLM_R_X37Y101/CLBLM_LOGIC_OUTS13 CLBLM_R_X37Y101/CLBLM_M_A4 CLBLM_R_X37Y101/CLBLM_M_B INT_R_X37Y101/IMUX11 INT_R_X37Y101/LOGIC_OUTS13 
pips: CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X37Y101/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X37Y101/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rempty_i_3_n_0 - 
wires: CLBLM_R_X37Y101/CLBLM_IMUX8 CLBLM_R_X37Y101/CLBLM_LOGIC_OUTS22 CLBLM_R_X37Y101/CLBLM_M_A5 CLBLM_R_X37Y101/CLBLM_M_C CLBLM_R_X37Y101/CLBLM_M_CMUX INT_R_X37Y101/IMUX8 INT_R_X37Y101/LOGIC_OUTS22 
pips: CLBLM_R_X37Y101/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y101/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X37Y101/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X37Y101/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rptr[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/rptr[0] - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG1 CLBLL_L_X40Y103/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_NE2A2 CLBLL_L_X40Y104/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EL1BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG3 CLBLM_R_X39Y103/CLBLM_IMUX14 CLBLM_R_X39Y103/CLBLM_IMUX15 CLBLM_R_X39Y103/CLBLM_IMUX20 CLBLM_R_X39Y103/CLBLM_IMUX32 CLBLM_R_X39Y103/CLBLM_IMUX7 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y103/CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_L_CQ CLBLM_R_X39Y103/CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_IMUX15 CLBLM_R_X39Y104/CLBLM_IMUX32 CLBLM_R_X39Y104/CLBLM_IMUX7 CLBLM_R_X39Y104/CLBLM_M_A1 CLBLM_R_X39Y104/CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_NE2A2 CLBLM_R_X39Y104/CLBLM_WR1END3 CLBLM_R_X41Y103/CLBLM_IMUX15 CLBLM_R_X41Y103/CLBLM_IMUX32 CLBLM_R_X41Y103/CLBLM_IMUX7 CLBLM_R_X41Y103/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_IMUX15 CLBLM_R_X41Y104/CLBLM_IMUX32 CLBLM_R_X41Y104/CLBLM_IMUX7 CLBLM_R_X41Y104/CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_M_C1 INT_L_X40Y103/EL1BEG0 INT_L_X40Y103/EL1END1 INT_L_X40Y103/ER1END3 INT_L_X40Y103/NE2BEG3 INT_L_X40Y104/ER1END_N3_3 INT_L_X40Y104/NE2A3 INT_L_X40Y104/NE2END2 INT_L_X40Y104/WR1BEG3 INT_R_X39Y102/SR1END3 INT_R_X39Y103/BYP_ALT2 INT_R_X39Y103/BYP_BOUNCE2 INT_R_X39Y103/EL1BEG1 INT_R_X39Y103/ER1BEG3 INT_R_X39Y103/IMUX14 INT_R_X39Y103/IMUX15 INT_R_X39Y103/IMUX20 INT_R_X39Y103/IMUX32 INT_R_X39Y103/IMUX7 INT_R_X39Y103/LOGIC_OUTS2 INT_R_X39Y103/NE2BEG2 INT_R_X39Y103/SR1BEG3 INT_R_X39Y103/SR1END3 INT_R_X39Y103/SR1END_N3_3 INT_R_X39Y104/BYP_BOUNCE_N3_2 INT_R_X39Y104/IMUX15 INT_R_X39Y104/IMUX32 INT_R_X39Y104/IMUX7 INT_R_X39Y104/NE2A2 INT_R_X39Y104/SR1BEG3 INT_R_X39Y104/SR1END_N3_3 INT_R_X39Y104/WR1END3 INT_R_X41Y102/EL1END_S3_0 INT_R_X41Y103/EL1END0 INT_R_X41Y103/FAN_BOUNCE_S3_4 INT_R_X41Y103/IMUX15 INT_R_X41Y103/IMUX32 INT_R_X41Y103/IMUX7 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/FAN_ALT4 INT_R_X41Y104/FAN_BOUNCE4 INT_R_X41Y104/IMUX15 INT_R_X41Y104/IMUX32 INT_R_X41Y104/IMUX7 INT_R_X41Y104/NE2END3 INT_R_X41Y104/NR1END0 VBRK_X99Y108/VBRK_EL1BEG1 VBRK_X99Y108/VBRK_ER1BEG3 VBRK_X99Y109/VBRK_NE2A2 VBRK_X99Y109/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X40Y104/INT_L.NE2END2->>WR1BEG3 INT_R_X39Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X39Y103/INT_R.SR1END3->>IMUX15 INT_R_X39Y103/INT_R.SR1END3->>IMUX7 INT_R_X39Y103/INT_R.SR1END_N3_3->>IMUX32 INT_R_X39Y104/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X39Y104/INT_R.WR1END3->>IMUX15 INT_R_X39Y104/INT_R.WR1END3->>IMUX7 INT_R_X39Y104/INT_R.WR1END3->>SR1BEG3 INT_R_X41Y103/INT_R.EL1END0->>IMUX32 INT_R_X41Y103/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y104/INT_R.NE2END3->>IMUX15 INT_R_X41Y104/INT_R.NE2END3->>IMUX7 INT_R_X41Y104/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y104/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

p_0_in__2[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rptr[0]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/rptr_reg[0] - 
wires: CLBLL_L_X40Y106/CLBLL_IMUX1 CLBLL_L_X40Y106/CLBLL_IMUX17 CLBLL_L_X40Y106/CLBLL_LL_A3 CLBLL_L_X40Y106/CLBLL_LL_AQ CLBLL_L_X40Y106/CLBLL_LL_B3 CLBLL_L_X40Y106/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y107/CLBLL_IMUX1 CLBLL_L_X40Y107/CLBLL_IMUX17 CLBLL_L_X40Y107/CLBLL_IMUX31 CLBLL_L_X40Y107/CLBLL_LL_A3 CLBLL_L_X40Y107/CLBLL_LL_B3 CLBLL_L_X40Y107/CLBLL_LL_C5 INT_L_X40Y106/IMUX_L1 INT_L_X40Y106/IMUX_L17 INT_L_X40Y106/LOGIC_OUTS_L4 INT_L_X40Y106/NR1BEG0 INT_L_X40Y107/BYP_ALT1 INT_L_X40Y107/BYP_BOUNCE1 INT_L_X40Y107/GFAN1 INT_L_X40Y107/IMUX_L1 INT_L_X40Y107/IMUX_L17 INT_L_X40Y107/IMUX_L31 INT_L_X40Y107/NR1END0 
pips: CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y106/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X40Y106/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y106/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X40Y106/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X40Y107/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X40Y107/INT_L.BYP_BOUNCE1->>GFAN1 INT_L_X40Y107/INT_L.GFAN1->>IMUX_L31 INT_L_X40Y107/INT_L.NR1END0->>BYP_ALT1 INT_L_X40Y107/INT_L.NR1END0->>IMUX_L1 INT_L_X40Y107/INT_L.NR1END0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

rptr[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/rptr[1] - 
wires: CLBLL_L_X40Y103/CLBLL_EE2BEG1 CLBLL_L_X40Y103/CLBLL_WL1END0 CLBLL_L_X40Y103/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_IMUX18 CLBLM_R_X39Y103/CLBLM_IMUX19 CLBLM_R_X39Y103/CLBLM_IMUX2 CLBLM_R_X39Y103/CLBLM_IMUX29 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y103/CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_L_BQ CLBLM_R_X39Y103/CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_WL1END0 CLBLM_R_X39Y103/CLBLM_WR1END3 CLBLM_R_X39Y104/CLBLM_IMUX18 CLBLM_R_X39Y104/CLBLM_IMUX2 CLBLM_R_X39Y104/CLBLM_IMUX29 CLBLM_R_X39Y104/CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_IMUX18 CLBLM_R_X41Y103/CLBLM_IMUX2 CLBLM_R_X41Y103/CLBLM_IMUX29 CLBLM_R_X41Y103/CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_IMUX18 CLBLM_R_X41Y104/CLBLM_IMUX2 CLBLM_R_X41Y104/CLBLM_IMUX29 CLBLM_R_X41Y104/CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_M_C2 INT_L_X40Y103/EE2A1 INT_L_X40Y103/WL1BEG0 INT_L_X40Y103/WR1BEG3 INT_L_X40Y103/WR1END2 INT_R_X39Y103/EE2BEG1 INT_R_X39Y103/IMUX18 INT_R_X39Y103/IMUX19 INT_R_X39Y103/IMUX2 INT_R_X39Y103/IMUX29 INT_R_X39Y103/LOGIC_OUTS1 INT_R_X39Y103/NR1BEG1 INT_R_X39Y103/WL1END0 INT_R_X39Y103/WR1END3 INT_R_X39Y104/GFAN1 INT_R_X39Y104/IMUX18 INT_R_X39Y104/IMUX2 INT_R_X39Y104/IMUX29 INT_R_X39Y104/NR1END1 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/EE2END1 INT_R_X41Y103/IMUX18 INT_R_X41Y103/IMUX2 INT_R_X41Y103/IMUX29 INT_R_X41Y103/NR1BEG1 INT_R_X41Y103/WR1BEG2 INT_R_X41Y104/GFAN1 INT_R_X41Y104/IMUX18 INT_R_X41Y104/IMUX2 INT_R_X41Y104/IMUX29 INT_R_X41Y104/NR1END1 VBRK_X99Y108/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_WL1END0 VBRK_X99Y108/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y103/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y103/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y103/INT_R.WL1END0->>IMUX18 INT_R_X39Y103/INT_R.WL1END0->>IMUX2 INT_R_X39Y103/INT_R.WR1END3->>IMUX29 INT_R_X39Y104/INT_R.GFAN1->>IMUX29 INT_R_X39Y104/INT_R.NR1END1->>GFAN1 INT_R_X39Y104/INT_R.NR1END1->>IMUX18 INT_R_X39Y104/INT_R.NR1END1->>IMUX2 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y103/INT_R.EE2END1->>BYP_ALT5 INT_R_X41Y103/INT_R.EE2END1->>IMUX18 INT_R_X41Y103/INT_R.EE2END1->>IMUX2 INT_R_X41Y103/INT_R.EE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y104/INT_R.GFAN1->>IMUX29 INT_R_X41Y104/INT_R.NR1END1->>GFAN1 INT_R_X41Y104/INT_R.NR1END1->>IMUX18 INT_R_X41Y104/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

rptr[1]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/rptr_reg[1] - 
wires: CLBLL_L_X40Y106/CLBLL_IMUX2 CLBLL_L_X40Y106/CLBLL_IMUX27 CLBLL_L_X40Y106/CLBLL_LL_A2 CLBLL_L_X40Y106/CLBLL_LL_AMUX CLBLL_L_X40Y106/CLBLL_LL_B4 CLBLL_L_X40Y106/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y107/CLBLL_IMUX22 CLBLL_L_X40Y107/CLBLL_IMUX8 CLBLL_L_X40Y107/CLBLL_LL_A5 CLBLL_L_X40Y107/CLBLL_LL_C3 INT_L_X40Y106/BYP_ALT2 INT_L_X40Y106/BYP_BOUNCE2 INT_L_X40Y106/FAN_ALT1 INT_L_X40Y106/FAN_ALT5 INT_L_X40Y106/FAN_BOUNCE1 INT_L_X40Y106/FAN_BOUNCE5 INT_L_X40Y106/IMUX_L2 INT_L_X40Y106/IMUX_L27 INT_L_X40Y106/LOGIC_OUTS_L20 INT_L_X40Y106/NN2BEG2 INT_L_X40Y107/BYP_BOUNCE_N3_2 INT_L_X40Y107/IMUX_L22 INT_L_X40Y107/IMUX_L8 INT_L_X40Y107/NN2A2 INT_L_X40Y107/SR1END2 INT_L_X40Y108/NN2END2 INT_L_X40Y108/SR1BEG2 
pips: CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y106/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X40Y106/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X40Y106/INT_L.BYP_BOUNCE2->>FAN_ALT1 INT_L_X40Y106/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y106/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y106/INT_L.FAN_BOUNCE1->>FAN_ALT5 INT_L_X40Y106/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X40Y106/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X40Y106/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 INT_L_X40Y106/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X40Y107/INT_L.BYP_BOUNCE_N3_2->>IMUX_L8 INT_L_X40Y107/INT_L.SR1END2->>IMUX_L22 INT_L_X40Y108/INT_L.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_0_in__2[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rptr[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/rptr[2] - 
wires: CLBLL_L_X40Y102/CLBLL_SE2A3 CLBLL_L_X40Y103/CLBLL_EE2BEG3 CLBLM_R_X39Y102/CLBLM_SE2A3 CLBLM_R_X39Y103/CLBLM_EE2BEG3 CLBLM_R_X39Y103/CLBLM_IMUX1 CLBLM_R_X39Y103/CLBLM_IMUX17 CLBLM_R_X39Y103/CLBLM_IMUX22 CLBLM_R_X39Y103/CLBLM_IMUX25 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y103/CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_L_BMUX CLBLM_R_X39Y103/CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_M_C3 CLBLM_R_X39Y104/CLBLM_IMUX1 CLBLM_R_X39Y104/CLBLM_IMUX17 CLBLM_R_X39Y104/CLBLM_IMUX22 CLBLM_R_X39Y104/CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_IMUX1 CLBLM_R_X41Y103/CLBLM_IMUX17 CLBLM_R_X41Y103/CLBLM_IMUX22 CLBLM_R_X41Y103/CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_IMUX17 CLBLM_R_X41Y104/CLBLM_IMUX22 CLBLM_R_X41Y104/CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_M_C3 INT_L_X40Y102/ER1BEG_S0 INT_L_X40Y102/SE2END3 INT_L_X40Y103/EE2A3 INT_L_X40Y103/ER1BEG0 INT_R_X39Y102/SE2A3 INT_R_X39Y103/EE2BEG3 INT_R_X39Y103/FAN_BOUNCE_S3_6 INT_R_X39Y103/IMUX1 INT_R_X39Y103/IMUX17 INT_R_X39Y103/IMUX22 INT_R_X39Y103/IMUX25 INT_R_X39Y103/LOGIC_OUTS17 INT_R_X39Y103/NL1BEG2 INT_R_X39Y103/NR1BEG3 INT_R_X39Y103/SE2BEG3 INT_R_X39Y103/SR1BEG_S0 INT_R_X39Y104/FAN_ALT6 INT_R_X39Y104/FAN_BOUNCE6 INT_R_X39Y104/IMUX1 INT_R_X39Y104/IMUX17 INT_R_X39Y104/IMUX22 INT_R_X39Y104/NL1END2 INT_R_X39Y104/NR1END3 INT_R_X41Y103/BYP_ALT7 INT_R_X41Y103/BYP_BOUNCE7 INT_R_X41Y103/EE2END3 INT_R_X41Y103/ER1END0 INT_R_X41Y103/IMUX1 INT_R_X41Y103/IMUX17 INT_R_X41Y103/IMUX22 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/BYP_BOUNCE_N3_7 INT_R_X41Y104/IMUX1 INT_R_X41Y104/IMUX17 INT_R_X41Y104/IMUX22 INT_R_X41Y104/NR1END3 VBRK_X99Y107/VBRK_SE2A3 VBRK_X99Y108/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y102/INT_L.SE2END3->>ER1BEG_S0 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX1 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y104/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X39Y104/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y104/INT_R.NR1END3->>IMUX22 INT_R_X41Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y103/INT_R.EE2END3->>BYP_ALT7 INT_R_X41Y103/INT_R.EE2END3->>IMUX22 INT_R_X41Y103/INT_R.EE2END3->>NR1BEG3 INT_R_X41Y103/INT_R.ER1END0->>IMUX1 INT_R_X41Y103/INT_R.ER1END0->>IMUX17 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y104/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

rptr[2]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/rptr_reg[2] - 
wires: CLBLL_L_X40Y106/CLBLL_IMUX18 CLBLL_L_X40Y106/CLBLL_LL_B2 CLBLL_L_X40Y106/CLBLL_LL_BQ CLBLL_L_X40Y106/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_IMUX2 CLBLL_L_X40Y107/CLBLL_LL_A2 INT_L_X40Y106/IMUX_L18 INT_L_X40Y106/LOGIC_OUTS_L5 INT_L_X40Y106/NR1BEG1 INT_L_X40Y107/IMUX_L2 INT_L_X40Y107/NR1END1 
pips: CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y106/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X40Y106/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X40Y106/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X40Y107/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

rptr[2]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rptr[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/rptr_reg[3] - 
wires: CLBLL_L_X40Y106/CLBLL_IMUX15 CLBLL_L_X40Y106/CLBLL_LL_B1 CLBLL_L_X40Y106/CLBLL_LL_BMUX CLBLL_L_X40Y106/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y107/CLBLL_IMUX7 CLBLL_L_X40Y107/CLBLL_LL_A1 INT_L_X40Y106/IMUX_L15 INT_L_X40Y106/LOGIC_OUTS_L21 INT_L_X40Y106/NR1BEG3 INT_L_X40Y107/IMUX_L7 INT_L_X40Y107/NR1END3 
pips: CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y106/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X40Y106/INT_L.LOGIC_OUTS_L21->>IMUX_L15 INT_L_X40Y106/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X40Y107/INT_L.NR1END3->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rptr[3]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rptr[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rptr[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rptr[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rptr[7]_i_3_n_0 - 
wires: CLBLM_L_X36Y102/CLBLM_IMUX9 CLBLM_L_X36Y102/CLBLM_LOGIC_OUTS18 CLBLM_L_X36Y102/CLBLM_L_A5 CLBLM_L_X36Y102/CLBLM_L_C CLBLM_L_X36Y102/CLBLM_L_CMUX INT_L_X36Y102/IMUX_L9 INT_L_X36Y102/LOGIC_OUTS_L18 
pips: CLBLM_L_X36Y102/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y102/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X36Y102/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X36Y102/INT_L.LOGIC_OUTS_L18->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cgate - 
wires: CLBLM_L_X36Y102/CLBLM_FAN6 CLBLM_L_X36Y102/CLBLM_FAN7 CLBLM_L_X36Y102/CLBLM_L_CE CLBLM_L_X36Y102/CLBLM_M_CE CLBLM_R_X37Y101/CLBLM_LOGIC_OUTS15 CLBLM_R_X37Y101/CLBLM_M_D CLBLM_R_X37Y103/CLBLM_FAN7 CLBLM_R_X37Y103/CLBLM_M_CE INT_L_X36Y101/WR1END_S1_0 INT_L_X36Y102/BYP_ALT0 INT_L_X36Y102/BYP_BOUNCE0 INT_L_X36Y102/FAN_ALT6 INT_L_X36Y102/FAN_ALT7 INT_L_X36Y102/FAN_BOUNCE7 INT_L_X36Y102/FAN_L6 INT_L_X36Y102/FAN_L7 INT_L_X36Y102/WR1END0 INT_R_X37Y101/LOGIC_OUTS15 INT_R_X37Y101/NR1BEG3 INT_R_X37Y101/WR1BEG_S0 INT_R_X37Y102/NL1BEG2 INT_R_X37Y102/NR1END3 INT_R_X37Y102/WR1BEG0 INT_R_X37Y103/FAN7 INT_R_X37Y103/FAN_ALT7 INT_R_X37Y103/NL1END2 
pips: CLBLM_L_X36Y102/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X36Y102/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X37Y101/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X37Y103/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X36Y102/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X36Y102/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X36Y102/INT_L.FAN_ALT6->>FAN_L6 INT_L_X36Y102/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y102/INT_L.FAN_ALT7->>FAN_L7 INT_L_X36Y102/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X36Y102/INT_L.WR1END0->>BYP_ALT0 INT_R_X37Y101/INT_R.LOGIC_OUTS15->>NR1BEG3 INT_R_X37Y101/INT_R.LOGIC_OUTS15->>WR1BEG_S0 INT_R_X37Y102/INT_R.NR1END3->>NL1BEG2 INT_R_X37Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y103/INT_R.NL1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

p_0_in__2[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rptr_rep[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rptr_rep[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rptr_rep[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rptr_rep[3]_i_3_n_0 - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX11 CLBLL_L_X40Y107/CLBLL_LL_A4 CLBLL_L_X40Y107/CLBLL_LL_B CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS13 INT_L_X40Y107/IMUX_L11 INT_L_X40Y107/LOGIC_OUTS_L13 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X40Y107/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rptr_rep[3]_i_1_n_0 - 
wires: CLBLL_L_X40Y106/CLBLL_FAN7 CLBLL_L_X40Y106/CLBLL_LL_C CLBLL_L_X40Y106/CLBLL_LL_CE CLBLL_L_X40Y106/CLBLL_LOGIC_OUTS14 CLBLL_L_X40Y107/CLBLL_FAN7 CLBLL_L_X40Y107/CLBLL_LL_CE INT_L_X40Y106/FAN_ALT7 INT_L_X40Y106/FAN_L7 INT_L_X40Y106/LOGIC_OUTS_L14 INT_L_X40Y106/NR1BEG2 INT_L_X40Y107/FAN_ALT7 INT_L_X40Y107/FAN_L7 INT_L_X40Y107/NR1END2 
pips: CLBLL_L_X40Y106/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X40Y106/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X40Y107/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X40Y106/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y106/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 INT_L_X40Y106/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X40Y107/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y107/INT_L.NR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

rptr_rep[3]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

stat[0]_i_1_n_0 - 
wires: CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y97/CLBLM_M_AMUX CLBLM_R_X41Y98/CLBLM_IMUX1 CLBLM_R_X41Y98/CLBLM_M_A3 INT_R_X41Y97/LOGIC_OUTS20 INT_R_X41Y97/NL1BEG1 INT_R_X41Y98/IMUX1 INT_R_X41Y98/NL1END1 
pips: CLBLM_R_X41Y97/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X41Y97/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X41Y98/INT_R.NL1END1->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

stat[0]_i_2_n_0 - 
wires: BRKH_INT_X41Y99/BRKH_INT_SS2A2 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y100/CLBLM_L_C CLBLM_R_X41Y97/CLBLM_IMUX2 CLBLM_R_X41Y97/CLBLM_M_A2 INT_R_X41Y100/LOGIC_OUTS10 INT_R_X41Y100/SS2BEG2 INT_R_X41Y97/IMUX2 INT_R_X41Y97/SR1BEG_S0 INT_R_X41Y97/SR1END3 INT_R_X41Y98/SR1BEG3 INT_R_X41Y98/SR1END_N3_3 INT_R_X41Y98/SS2END2 INT_R_X41Y99/SS2A2 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X41Y100/INT_R.LOGIC_OUTS10->>SS2BEG2 INT_R_X41Y97/INT_R.SR1BEG_S0->>IMUX2 INT_R_X41Y97/INT_R.SR1END3->>SR1BEG_S0 INT_R_X41Y98/INT_R.SS2END2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/p_1_in[16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/p_1_in[17] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

stat[1]_i_1_n_0 - 
wires: CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y97/CLBLM_M_BMUX CLBLM_R_X41Y98/CLBLM_IMUX27 CLBLM_R_X41Y98/CLBLM_M_B4 INT_R_X41Y97/LOGIC_OUTS21 INT_R_X41Y97/NL1BEG2 INT_R_X41Y98/IMUX27 INT_R_X41Y98/NL1END2 
pips: CLBLM_R_X41Y97/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X41Y97/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X41Y98/INT_R.NL1END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

stat[4]_i_1_n_0 - 
wires: CLBLL_R_X45Y98/CLBLL_BYP0 CLBLL_R_X45Y98/CLBLL_LL_AMUX CLBLL_R_X45Y98/CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y98/CLBLL_L_AX INT_R_X45Y97/SR1END3 INT_R_X45Y98/BYP0 INT_R_X45Y98/BYP_ALT0 INT_R_X45Y98/LOGIC_OUTS20 INT_R_X45Y98/SR1BEG3 INT_R_X45Y98/SR1END_N3_3 
pips: CLBLL_R_X45Y98/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y98/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y98/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y98/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X45Y98/INT_R.SR1END_N3_3->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

vint - 
wires: BRAM_INT_INTERFACE_L_X44Y98/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y95/BRAM_EE2BEG0_3 CLBLL_R_X45Y98/CLBLL_IMUX1 CLBLL_R_X45Y98/CLBLL_LL_A3 CLBLM_R_X43Y98/CLBLM_EE2BEG0 CLBLM_R_X43Y98/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y98/CLBLM_L_AQ INT_L_X44Y98/EE2A0 INT_R_X43Y98/EE2BEG0 INT_R_X43Y98/LOGIC_OUTS0 INT_R_X45Y98/EE2END0 INT_R_X45Y98/IMUX1 
pips: CLBLL_R_X45Y98/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X43Y98/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y98/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X45Y98/INT_R.EE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

stat[5]_i_1_n_0 - 
wires: CLBLL_L_X42Y99/CLBLL_BYP0 CLBLL_L_X42Y99/CLBLL_LL_AMUX CLBLL_L_X42Y99/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y99/CLBLL_L_AX INT_L_X42Y98/SR1END3 INT_L_X42Y99/BYP_ALT0 INT_L_X42Y99/BYP_L0 INT_L_X42Y99/LOGIC_OUTS_L20 INT_L_X42Y99/SR1BEG3 INT_L_X42Y99/SR1END_N3_3 
pips: CLBLL_L_X42Y99/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y99/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X42Y99/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y99/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X42Y99/INT_L.SR1END_N3_3->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hint - 
wires: CLBLL_L_X42Y99/CLBLL_IMUX11 CLBLL_L_X42Y99/CLBLL_LL_A4 CLBLM_R_X43Y98/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y98/CLBLM_L_CQ INT_L_X42Y99/IMUX_L11 INT_L_X42Y99/NW2END2 INT_R_X43Y98/LOGIC_OUTS2 INT_R_X43Y98/NW2BEG2 INT_R_X43Y99/NW2A2 
pips: CLBLL_L_X42Y99/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X43Y98/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y99/INT_L.NW2END2->>IMUX_L11 INT_R_X43Y98/INT_R.LOGIC_OUTS2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

stat[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iB[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.B[0]_i_2_n_0 - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX5 CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y107/CLBLL_L_A6 CLBLL_L_X40Y107/CLBLL_L_C INT_L_X40Y107/IMUX_L5 INT_L_X40Y107/LOGIC_OUTS_L10 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y107/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X40Y107/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ba[0] - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX20 CLBLL_L_X40Y107/CLBLL_L_C2 CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y108/CLBLL_L_AQ INT_L_X40Y107/IMUX_L20 INT_L_X40Y107/SR1END1 INT_L_X40Y108/LOGIC_OUTS_L0 INT_L_X40Y108/SR1BEG1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y108/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y107/INT_L.SR1END1->>IMUX_L20 INT_L_X40Y108/INT_L.LOGIC_OUTS_L0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iB[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.B[1]_i_2_n_0 - 
wires: CLBLM_R_X41Y106/CLBLM_IMUX7 CLBLM_R_X41Y106/CLBLM_M_A1 CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y108/CLBLM_L_C INT_R_X41Y106/IMUX7 INT_R_X41Y106/SL1END3 INT_R_X41Y107/SL1BEG3 INT_R_X41Y107/SR1END3 INT_R_X41Y108/LOGIC_OUTS10 INT_R_X41Y108/SR1BEG3 INT_R_X41Y108/SR1END_N3_3 
pips: CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y108/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X41Y106/INT_R.SL1END3->>IMUX7 INT_R_X41Y107/INT_R.SR1END3->>SL1BEG3 INT_R_X41Y108/INT_R.LOGIC_OUTS10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ba[1] - 
wires: CLBLL_L_X42Y108/CLBLL_SW2A0 CLBLL_L_X42Y109/CLBLL_LL_AQ CLBLL_L_X42Y109/CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y108/CLBLM_IMUX33 CLBLM_R_X41Y108/CLBLM_L_C1 CLBLM_R_X41Y108/CLBLM_SW2A0 INT_L_X42Y108/SW2A0 INT_L_X42Y109/LOGIC_OUTS_L4 INT_L_X42Y109/SW2BEG0 INT_R_X41Y108/IMUX33 INT_R_X41Y108/SW2END0 
pips: CLBLL_L_X42Y109/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X42Y109/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_R_X41Y108/INT_R.SW2END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iB[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.B[2]_i_2_n_0 - 
wires: CLBLL_L_X40Y112/CLBLL_LL_B CLBLL_L_X40Y112/CLBLL_LOGIC_OUTS13 CLBLL_L_X42Y106/CLBLL_EE2A1 CLBLL_L_X42Y106/CLBLL_WR1END2 CLBLM_R_X41Y106/CLBLM_EE2A1 CLBLM_R_X41Y106/CLBLM_IMUX12 CLBLM_R_X41Y106/CLBLM_M_B6 CLBLM_R_X41Y106/CLBLM_WR1END2 INT_L_X40Y106/EE2BEG1 INT_L_X40Y106/SS6END1 INT_L_X40Y107/SS6E1 INT_L_X40Y108/SS6D1 INT_L_X40Y109/SS6C1 INT_L_X40Y110/SS6B1 INT_L_X40Y111/SS6A1 INT_L_X40Y112/LOGIC_OUTS_L13 INT_L_X40Y112/SS6BEG1 INT_L_X42Y106/EE2END1 INT_L_X42Y106/WR1BEG2 INT_R_X41Y106/EE2A1 INT_R_X41Y106/IMUX12 INT_R_X41Y106/WR1END2 
pips: CLBLL_L_X40Y112/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X40Y106/INT_L.SS6END1->>EE2BEG1 INT_L_X40Y112/INT_L.LOGIC_OUTS_L13->>SS6BEG1 INT_L_X42Y106/INT_L.EE2END1->>WR1BEG2 INT_R_X41Y106/INT_R.WR1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ba[2] - 
wires: CLBLL_L_X40Y112/CLBLL_IMUX17 CLBLL_L_X40Y112/CLBLL_LL_AQ CLBLL_L_X40Y112/CLBLL_LL_B3 CLBLL_L_X40Y112/CLBLL_LOGIC_OUTS4 INT_L_X40Y112/IMUX_L17 INT_L_X40Y112/LOGIC_OUTS_L4 
pips: CLBLL_L_X40Y112/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y112/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y112/INT_L.LOGIC_OUTS_L4->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iB[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.B[3]_i_2_n_0 - 
wires: CLBLM_R_X41Y106/CLBLM_IMUX5 CLBLM_R_X41Y106/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y106/CLBLM_L_A6 CLBLM_R_X41Y106/CLBLM_L_C INT_R_X41Y106/IMUX5 INT_R_X41Y106/LOGIC_OUTS10 
pips: CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X41Y106/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X41Y106/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.B[3]_i_3_n_0 - 
wires: CLBLL_L_X42Y106/CLBLL_SW2A3 CLBLL_L_X42Y109/CLBLL_LL_D CLBLL_L_X42Y109/CLBLL_LOGIC_OUTS15 CLBLM_R_X41Y106/CLBLM_IMUX23 CLBLM_R_X41Y106/CLBLM_L_C3 CLBLM_R_X41Y106/CLBLM_SW2A3 INT_L_X42Y106/SW2A3 INT_L_X42Y107/SS2END3 INT_L_X42Y107/SW2BEG3 INT_L_X42Y108/SS2A3 INT_L_X42Y108/SS2END_N0_3 INT_L_X42Y109/LOGIC_OUTS_L15 INT_L_X42Y109/SS2BEG3 INT_R_X41Y106/IMUX23 INT_R_X41Y106/SW2END3 INT_R_X41Y107/SW2END_N0_3 
pips: CLBLL_L_X42Y109/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X42Y107/INT_L.SS2END3->>SW2BEG3 INT_L_X42Y109/INT_L.LOGIC_OUTS_L15->>SS2BEG3 INT_R_X41Y106/INT_R.SW2END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ba[3] - 
wires: CLBLL_L_X42Y109/CLBLL_IMUX44 CLBLL_L_X42Y109/CLBLL_LL_AMUX CLBLL_L_X42Y109/CLBLL_LL_D4 CLBLL_L_X42Y109/CLBLL_LOGIC_OUTS20 INT_L_X42Y109/IMUX_L44 INT_L_X42Y109/LOGIC_OUTS_L20 
pips: CLBLL_L_X42Y109/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y109/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X42Y109/INT_L.LOGIC_OUTS_L20->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iB[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.B[4]_i_2_n_0 - 
wires: CLBLM_R_X41Y106/CLBLM_IMUX14 CLBLM_R_X41Y106/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y106/CLBLM_L_B1 CLBLM_R_X41Y106/CLBLM_L_D INT_R_X41Y106/IMUX14 INT_R_X41Y106/LOGIC_OUTS11 
pips: CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y106/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X41Y106/INT_R.LOGIC_OUTS11->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.B[4]_i_3_n_0 - 
wires: CLBLL_L_X40Y109/CLBLL_LOGIC_OUTS8 CLBLL_L_X40Y109/CLBLL_L_A CLBLM_R_X41Y106/CLBLM_IMUX39 CLBLM_R_X41Y106/CLBLM_L_D3 INT_L_X40Y108/EL1BEG3 INT_L_X40Y109/EL1BEG_N3 INT_L_X40Y109/LOGIC_OUTS_L8 INT_R_X41Y106/IMUX39 INT_R_X41Y106/SS2END3 INT_R_X41Y107/SS2A3 INT_R_X41Y107/SS2END_N0_3 INT_R_X41Y108/EL1END3 INT_R_X41Y108/SS2BEG3 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X41Y106/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X40Y109/INT_L.LOGIC_OUTS_L8->>EL1BEG_N3 INT_R_X41Y106/INT_R.SS2END3->>IMUX39 INT_R_X41Y108/INT_R.EL1END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ba[4] - 
wires: CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y108/CLBLL_L_AMUX CLBLL_L_X40Y109/CLBLL_IMUX9 CLBLL_L_X40Y109/CLBLL_L_A5 INT_L_X40Y108/LOGIC_OUTS_L16 INT_L_X40Y108/NL1BEG1 INT_L_X40Y109/IMUX_L9 INT_L_X40Y109/NL1END1 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X40Y108/INT_L.LOGIC_OUTS_L16->>NL1BEG1 INT_L_X40Y109/INT_L.NL1END1->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iB[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.B[5]_i_2_n_0 - 
wires: CLBLM_R_X39Y107/CLBLM_IMUX2 CLBLM_R_X39Y107/CLBLM_M_A2 CLBLM_R_X39Y111/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y111/CLBLM_M_A INT_R_X39Y107/IMUX2 INT_R_X39Y107/SS2END0 INT_R_X39Y108/SS2A0 INT_R_X39Y109/SS2BEG0 INT_R_X39Y109/SS2END0 INT_R_X39Y110/SS2A0 INT_R_X39Y111/LOGIC_OUTS12 INT_R_X39Y111/SS2BEG0 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y111/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X39Y107/INT_R.SS2END0->>IMUX2 INT_R_X39Y109/INT_R.SS2END0->>SS2BEG0 INT_R_X39Y111/INT_R.LOGIC_OUTS12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.B[5]_i_3_n_0 - 
wires: CLBLL_L_X40Y111/CLBLL_LOGIC_OUTS8 CLBLL_L_X40Y111/CLBLL_L_A CLBLL_L_X40Y111/CLBLL_WR1END1 CLBLM_R_X39Y111/CLBLM_IMUX11 CLBLM_R_X39Y111/CLBLM_M_A4 CLBLM_R_X39Y111/CLBLM_WR1END1 INT_L_X40Y111/LOGIC_OUTS_L8 INT_L_X40Y111/WR1BEG1 INT_R_X39Y111/IMUX11 INT_R_X39Y111/WR1END1 VBRK_X99Y116/VBRK_WR1END1 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X40Y111/INT_L.LOGIC_OUTS_L8->>WR1BEG1 INT_R_X39Y111/INT_R.WR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ba[5] - 
wires: CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y110/CLBLL_L_BQ CLBLL_L_X40Y111/CLBLL_IMUX5 CLBLL_L_X40Y111/CLBLL_L_A6 INT_L_X40Y110/LOGIC_OUTS_L1 INT_L_X40Y110/NR1BEG1 INT_L_X40Y111/GFAN1 INT_L_X40Y111/IMUX_L5 INT_L_X40Y111/NR1END1 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X40Y110/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X40Y111/INT_L.GFAN1->>IMUX_L5 INT_L_X40Y111/INT_L.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iB[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.B[6]_i_2_n_0 - 
wires: CLBLM_R_X41Y108/CLBLM_IMUX4 CLBLM_R_X41Y108/CLBLM_M_A6 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y110/CLBLM_L_B INT_R_X41Y108/IMUX4 INT_R_X41Y108/SS2END1 INT_R_X41Y109/SS2A1 INT_R_X41Y110/LOGIC_OUTS9 INT_R_X41Y110/SS2BEG1 
pips: CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X41Y110/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X41Y108/INT_R.SS2END1->>IMUX4 INT_R_X41Y110/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.B[6]_i_3_n_0 - 
wires: CLBLM_R_X41Y110/CLBLM_IMUX13 CLBLM_R_X41Y110/CLBLM_L_B6 CLBLM_R_X41Y111/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y111/CLBLM_L_B INT_R_X41Y110/IMUX13 INT_R_X41Y110/SR1END2 INT_R_X41Y111/LOGIC_OUTS9 INT_R_X41Y111/SR1BEG2 
pips: CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y111/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X41Y110/INT_R.SR1END2->>IMUX13 INT_R_X41Y111/INT_R.LOGIC_OUTS9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ba[6] - 
wires: CLBLM_R_X41Y111/CLBLM_IMUX19 CLBLM_R_X41Y111/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y111/CLBLM_L_B2 CLBLM_R_X41Y111/CLBLM_L_BQ INT_R_X41Y111/IMUX19 INT_R_X41Y111/LOGIC_OUTS1 
pips: CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y111/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y111/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iB[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.B[7]_i_2_n_0 - 
wires: CLBLL_L_X40Y111/CLBLL_LL_B CLBLL_L_X40Y111/CLBLL_LOGIC_OUTS13 CLBLL_L_X42Y108/CLBLL_SW2A1 CLBLL_L_X42Y109/CLBLL_SE4C1 CLBLM_R_X41Y108/CLBLM_IMUX12 CLBLM_R_X41Y108/CLBLM_M_B6 CLBLM_R_X41Y108/CLBLM_SW2A1 CLBLM_R_X41Y109/CLBLM_SE4C1 INT_L_X40Y111/LOGIC_OUTS_L13 INT_L_X40Y111/NN2BEG1 INT_L_X40Y112/NN2A1 INT_L_X40Y113/NN2END1 INT_L_X40Y113/SE6BEG1 INT_L_X42Y108/SW2A1 INT_L_X42Y109/SE6END1 INT_L_X42Y109/SW2BEG1 INT_R_X41Y108/IMUX12 INT_R_X41Y108/SW2END1 INT_R_X41Y109/SE6E1 INT_R_X41Y110/SE6D1 INT_R_X41Y111/SE6C1 INT_R_X41Y112/SE6B1 INT_R_X41Y113/SE6A1 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X40Y111/INT_L.LOGIC_OUTS_L13->>NN2BEG1 INT_L_X40Y113/INT_L.NN2END1->>SE6BEG1 INT_L_X42Y109/INT_L.SE6END1->>SW2BEG1 INT_R_X41Y108/INT_R.SW2END1->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.B[7]_i_3_n_0 - 
wires: CLBLL_L_X40Y111/CLBLL_IMUX27 CLBLL_L_X40Y111/CLBLL_LL_B4 CLBLL_L_X40Y111/CLBLL_SE2A1 CLBLM_R_X39Y111/CLBLM_SE2A1 CLBLM_R_X39Y112/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y112/CLBLM_L_B INT_L_X40Y111/IMUX_L27 INT_L_X40Y111/SE2END1 INT_R_X39Y111/SE2A1 INT_R_X39Y112/LOGIC_OUTS9 INT_R_X39Y112/SE2BEG1 VBRK_X99Y116/VBRK_SE2A1 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X39Y112/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X40Y111/INT_L.SE2END1->>IMUX_L27 INT_R_X39Y112/INT_R.LOGIC_OUTS9->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ba[7] - 
wires: CLBLM_R_X39Y112/CLBLM_IMUX16 CLBLM_R_X39Y112/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y112/CLBLM_L_AQ CLBLM_R_X39Y112/CLBLM_L_B3 INT_R_X39Y112/IMUX16 INT_R_X39Y112/LOGIC_OUTS0 
pips: CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y112/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X39Y112/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ba[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ba[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ba[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ba[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ba[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ba[5]_i_1_n_0 - 
wires: CLBLL_L_X40Y110/CLBLL_BYP5 CLBLL_L_X40Y110/CLBLL_LL_A CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS12 CLBLL_L_X40Y110/CLBLL_L_BX INT_L_X40Y110/BYP_ALT0 INT_L_X40Y110/BYP_ALT5 INT_L_X40Y110/BYP_BOUNCE0 INT_L_X40Y110/BYP_L5 INT_L_X40Y110/LOGIC_OUTS_L12 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X40Y110/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X40Y110/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X40Y110/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y110/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X40Y110/INT_L.LOGIC_OUTS_L12->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ba[6]_i_1_n_0 - 
wires: CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y109/CLBLM_L_A CLBLM_R_X41Y111/CLBLM_BYP5 CLBLM_R_X41Y111/CLBLM_L_BX INT_R_X41Y109/LOGIC_OUTS8 INT_R_X41Y109/NN2BEG0 INT_R_X41Y110/NN2A0 INT_R_X41Y110/NN2END_S2_0 INT_R_X41Y111/BYP5 INT_R_X41Y111/BYP_ALT0 INT_R_X41Y111/BYP_ALT5 INT_R_X41Y111/BYP_BOUNCE0 INT_R_X41Y111/NN2END0 
pips: CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y111/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_R_X41Y109/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X41Y111/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X41Y111/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y111/INT_R.BYP_BOUNCE0->>BYP_ALT5 INT_R_X41Y111/INT_R.NN2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ba[7]_i_1_n_0 - 
wires: CLBLL_L_X40Y108/CLBLL_CTRL0 CLBLL_L_X40Y108/CLBLL_L_SR CLBLL_L_X40Y110/CLBLL_CTRL0 CLBLL_L_X40Y110/CLBLL_L_SR CLBLL_L_X40Y111/CLBLL_CTRL1 CLBLL_L_X40Y111/CLBLL_LL_SR CLBLL_L_X40Y112/CLBLL_CTRL1 CLBLL_L_X40Y112/CLBLL_LL_SR CLBLL_L_X40Y112/CLBLL_WL1END1 CLBLL_L_X42Y109/CLBLL_CTRL0 CLBLL_L_X42Y109/CLBLL_CTRL1 CLBLL_L_X42Y109/CLBLL_ER1BEG2 CLBLL_L_X42Y109/CLBLL_LL_SR CLBLL_L_X42Y109/CLBLL_L_SR CLBLM_R_X39Y111/CLBLM_CTRL0 CLBLM_R_X39Y111/CLBLM_L_SR CLBLM_R_X39Y112/CLBLM_CTRL0 CLBLM_R_X39Y112/CLBLM_L_SR CLBLM_R_X39Y112/CLBLM_WL1END1 CLBLM_R_X41Y108/CLBLM_CTRL0 CLBLM_R_X41Y108/CLBLM_L_SR CLBLM_R_X41Y109/CLBLM_ER1BEG2 CLBLM_R_X41Y111/CLBLM_CTRL0 CLBLM_R_X41Y111/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y111/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y111/CLBLM_L_D CLBLM_R_X41Y111/CLBLM_L_DMUX CLBLM_R_X41Y111/CLBLM_L_SR INT_L_X40Y108/BYP_ALT4 INT_L_X40Y108/BYP_BOUNCE4 INT_L_X40Y108/CTRL_L0 INT_L_X40Y108/SW2END1 INT_L_X40Y110/CTRL_L0 INT_L_X40Y110/SR1END2 INT_L_X40Y111/CTRL_L1 INT_L_X40Y111/FAN_ALT1 INT_L_X40Y111/FAN_BOUNCE1 INT_L_X40Y111/SR1BEG2 INT_L_X40Y111/WL1END2 INT_L_X40Y111/WR1END2 INT_L_X40Y112/CTRL_L1 INT_L_X40Y112/FAN_ALT1 INT_L_X40Y112/FAN_BOUNCE1 INT_L_X40Y112/NW2END3 INT_L_X40Y112/WL1BEG1 INT_L_X42Y109/CTRL_L0 INT_L_X42Y109/CTRL_L1 INT_L_X42Y109/ER1END2 INT_R_X39Y111/CTRL0 INT_R_X39Y111/SR1END2 INT_R_X39Y112/BYP_ALT4 INT_R_X39Y112/BYP_BOUNCE4 INT_R_X39Y112/CTRL0 INT_R_X39Y112/SR1BEG2 INT_R_X39Y112/WL1END1 INT_R_X41Y108/CTRL0 INT_R_X41Y108/SR1END2 INT_R_X41Y108/SW2A1 INT_R_X41Y109/ER1BEG2 INT_R_X41Y109/SR1BEG2 INT_R_X41Y109/SS2END1 INT_R_X41Y109/SW2BEG1 INT_R_X41Y110/SS2A1 INT_R_X41Y111/CTRL0 INT_R_X41Y111/FAN_ALT1 INT_R_X41Y111/FAN_BOUNCE1 INT_R_X41Y111/LOGIC_OUTS11 INT_R_X41Y111/LOGIC_OUTS19 INT_R_X41Y111/NW2BEG3 INT_R_X41Y111/SS2BEG1 INT_R_X41Y111/WL1BEG2 INT_R_X41Y111/WR1BEG2 INT_R_X41Y112/NW2A3 VBRK_X99Y117/VBRK_WL1END1 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y110/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y111/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y112/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y109/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y109/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_R_X39Y111/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y112/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y108/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y111/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y111/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X41Y111/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y111/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y108/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y108/INT_L.BYP_BOUNCE4->>CTRL_L0 INT_L_X40Y108/INT_L.SW2END1->>BYP_ALT4 INT_L_X40Y110/INT_L.SR1END2->>CTRL_L0 INT_L_X40Y111/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y111/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X40Y111/INT_L.WL1END2->>FAN_ALT1 INT_L_X40Y111/INT_L.WR1END2->>SR1BEG2 INT_L_X40Y112/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y112/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X40Y112/INT_L.NW2END3->>FAN_ALT1 INT_L_X40Y112/INT_L.NW2END3->>WL1BEG1 INT_L_X42Y109/INT_L.ER1END2->>CTRL_L0 INT_L_X42Y109/INT_L.ER1END2->>CTRL_L1 INT_R_X39Y111/INT_R.SR1END2->>CTRL0 INT_R_X39Y112/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y112/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X39Y112/INT_R.WL1END1->>BYP_ALT4 INT_R_X39Y112/INT_R.WL1END1->>SR1BEG2 INT_R_X41Y108/INT_R.SR1END2->>CTRL0 INT_R_X41Y109/INT_R.SS2END1->>ER1BEG2 INT_R_X41Y109/INT_R.SS2END1->>SR1BEG2 INT_R_X41Y109/INT_R.SS2END1->>SW2BEG1 INT_R_X41Y111/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y111/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X41Y111/INT_R.LOGIC_OUTS11->>FAN_ALT1 INT_R_X41Y111/INT_R.LOGIC_OUTS11->>NW2BEG3 INT_R_X41Y111/INT_R.LOGIC_OUTS11->>WL1BEG2 INT_R_X41Y111/INT_R.LOGIC_OUTS19->>SS2BEG1 INT_R_X41Y111/INT_R.LOGIC_OUTS19->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

statemachine.Ba[7]_i_3_n_0 - 
wires: CLBLL_L_X40Y108/CLBLL_LL_A CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS12 CLBLL_L_X40Y108/CLBLL_NW4A0 CLBLM_R_X39Y108/CLBLM_NW4A0 CLBLM_R_X39Y112/CLBLM_BYP0 CLBLM_R_X39Y112/CLBLM_L_AX INT_L_X38Y111/NW6END_S0_0 INT_L_X38Y112/NE2BEG0 INT_L_X38Y112/NW6END0 INT_L_X38Y113/NE2A0 INT_L_X40Y108/LOGIC_OUTS_L12 INT_L_X40Y108/NW6BEG0 INT_R_X39Y108/NW6A0 INT_R_X39Y109/NW6B0 INT_R_X39Y110/NW6C0 INT_R_X39Y111/NW6D0 INT_R_X39Y112/BYP0 INT_R_X39Y112/BYP_ALT0 INT_R_X39Y112/NE2END_S3_0 INT_R_X39Y112/NW6E0 INT_R_X39Y112/SL1END0 INT_R_X39Y113/NE2END0 INT_R_X39Y113/SL1BEG0 VBRK_X99Y113/VBRK_NW4A0 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X39Y112/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X38Y112/INT_L.NW6END0->>NE2BEG0 INT_L_X40Y108/INT_L.LOGIC_OUTS_L12->>NW6BEG0 INT_R_X39Y112/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y112/INT_R.SL1END0->>BYP_ALT0 INT_R_X39Y113/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iG[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[0]_i_2_n_0 - 
wires: CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y108/CLBLL_L_B CLBLM_R_X41Y108/CLBLM_IMUX22 CLBLM_R_X41Y108/CLBLM_M_C3 INT_L_X40Y108/ER1BEG2 INT_L_X40Y108/LOGIC_OUTS_L9 INT_R_X41Y108/ER1END2 INT_R_X41Y108/IMUX22 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y108/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_R_X41Y108/INT_R.ER1END2->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ga[0] - 
wires: CLBLL_L_X40Y108/CLBLL_IMUX26 CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y108/CLBLL_L_B4 CLBLL_L_X40Y108/CLBLL_L_CQ INT_L_X40Y108/FAN_ALT7 INT_L_X40Y108/FAN_BOUNCE7 INT_L_X40Y108/IMUX_L26 INT_L_X40Y108/LOGIC_OUTS_L2 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y108/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X40Y108/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y108/INT_L.FAN_BOUNCE7->>IMUX_L26 INT_L_X40Y108/INT_L.LOGIC_OUTS_L2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iG[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[1]_i_2_n_0 - 
wires: CLBLM_R_X41Y108/CLBLM_IMUX38 CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y108/CLBLM_L_D CLBLM_R_X41Y108/CLBLM_M_D3 INT_R_X41Y108/IMUX38 INT_R_X41Y108/LOGIC_OUTS11 
pips: CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y108/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X41Y108/INT_R.LOGIC_OUTS11->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ga[1] - 
wires: CLBLM_R_X41Y108/CLBLM_IMUX39 CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y108/CLBLM_L_AQ CLBLM_R_X41Y108/CLBLM_L_D3 INT_R_X41Y108/FAN_BOUNCE_S3_4 INT_R_X41Y108/IMUX39 INT_R_X41Y108/LOGIC_OUTS0 INT_R_X41Y108/NR1BEG0 INT_R_X41Y109/FAN_ALT4 INT_R_X41Y109/FAN_BOUNCE4 INT_R_X41Y109/NR1END0 
pips: CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y108/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y108/INT_R.FAN_BOUNCE_S3_4->>IMUX39 INT_R_X41Y108/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X41Y109/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y109/INT_R.NR1END0->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iG[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[2]_i_2_n_0 - 
wires: CLBLL_L_X40Y111/CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y111/CLBLL_L_B CLBLL_L_X42Y110/CLBLL_IMUX4 CLBLL_L_X42Y110/CLBLL_LL_A6 CLBLL_L_X42Y110/CLBLL_SE2A2 CLBLM_R_X41Y110/CLBLM_SE2A2 INT_L_X40Y111/ER1BEG2 INT_L_X40Y111/LOGIC_OUTS_L9 INT_L_X42Y110/IMUX_L4 INT_L_X42Y110/SE2END2 INT_R_X41Y110/SE2A2 INT_R_X41Y111/ER1END2 INT_R_X41Y111/SE2BEG2 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X40Y111/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_L_X42Y110/INT_L.SE2END2->>IMUX_L4 INT_R_X41Y111/INT_R.ER1END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[2]_i_3_n_0 - 
wires: CLBLL_L_X40Y111/CLBLL_IMUX14 CLBLL_L_X40Y111/CLBLL_LL_C CLBLL_L_X40Y111/CLBLL_LOGIC_OUTS14 CLBLL_L_X40Y111/CLBLL_L_B1 INT_L_X40Y111/BYP_ALT2 INT_L_X40Y111/BYP_BOUNCE2 INT_L_X40Y111/IMUX_L14 INT_L_X40Y111/LOGIC_OUTS_L14 INT_L_X40Y112/BYP_BOUNCE_N3_2 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y111/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X40Y111/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X40Y111/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X40Y111/INT_L.LOGIC_OUTS_L14->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ga[2] - 
wires: CLBLL_L_X40Y111/CLBLL_IMUX22 CLBLL_L_X40Y111/CLBLL_LL_AQ CLBLL_L_X40Y111/CLBLL_LL_C3 CLBLL_L_X40Y111/CLBLL_LOGIC_OUTS4 INT_L_X40Y111/IMUX_L22 INT_L_X40Y111/LOGIC_OUTS_L4 INT_L_X40Y111/NL1BEG_N3 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y111/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y111/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y111/INT_L.NL1BEG_N3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iG[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[3]_i_2_n_0 - 
wires: CLBLL_L_X42Y110/CLBLL_IMUX15 CLBLL_L_X42Y110/CLBLL_LL_B1 CLBLL_L_X42Y110/CLBLL_LL_D CLBLL_L_X42Y110/CLBLL_LOGIC_OUTS15 INT_L_X42Y110/IMUX_L15 INT_L_X42Y110/LOGIC_OUTS_L15 
pips: CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X42Y110/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X42Y110/INT_L.LOGIC_OUTS_L15->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[3]_i_3_n_0 - 
wires: CLBLL_L_X42Y110/CLBLL_IMUX45 CLBLL_L_X42Y110/CLBLL_LL_D2 CLBLL_L_X42Y110/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y110/CLBLL_L_A CLBLL_L_X42Y110/CLBLL_L_AMUX INT_L_X42Y110/IMUX_L45 INT_L_X42Y110/LOGIC_OUTS_L16 
pips: CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X42Y110/CLBLL_L.CLBLL_L_A->>CLBLL_L_AMUX CLBLL_L_X42Y110/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X42Y110/INT_L.LOGIC_OUTS_L16->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ga[3] - 
wires: CLBLL_L_X42Y109/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y109/CLBLL_L_AQ CLBLL_L_X42Y110/CLBLL_IMUX6 CLBLL_L_X42Y110/CLBLL_L_A1 INT_L_X42Y109/LOGIC_OUTS_L0 INT_L_X42Y109/NL1BEG_N3 INT_L_X42Y109/NR1BEG3 INT_L_X42Y110/IMUX_L6 INT_L_X42Y110/NR1END3 
pips: CLBLL_L_X42Y109/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y110/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X42Y109/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X42Y109/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X42Y110/INT_L.NR1END3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iG[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[4]_i_2_n_0 - 
wires: CLBLL_L_X40Y109/CLBLL_LL_B CLBLL_L_X40Y109/CLBLL_LOGIC_OUTS13 CLBLL_L_X40Y109/CLBLL_WR1END2 CLBLM_R_X39Y109/CLBLM_IMUX5 CLBLM_R_X39Y109/CLBLM_L_A6 CLBLM_R_X39Y109/CLBLM_WR1END2 INT_L_X40Y109/LOGIC_OUTS_L13 INT_L_X40Y109/WR1BEG2 INT_R_X39Y109/IMUX5 INT_R_X39Y109/WR1END2 VBRK_X99Y114/VBRK_WR1END2 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X40Y109/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X39Y109/INT_R.WR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[4]_i_3_n_0 - 
wires: CLBLL_L_X40Y109/CLBLL_IMUX18 CLBLL_L_X40Y109/CLBLL_LL_B2 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y109/CLBLM_L_D CLBLM_R_X41Y109/CLBLM_L_DMUX INT_L_X40Y109/IMUX_L18 INT_L_X40Y109/WL1END0 INT_R_X41Y109/LOGIC_OUTS19 INT_R_X41Y109/WL1BEG0 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y109/INT_L.WL1END0->>IMUX_L18 INT_R_X41Y109/INT_R.LOGIC_OUTS19->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ga[4] - 
wires: CLBLL_L_X42Y109/CLBLL_LL_BQ CLBLL_L_X42Y109/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y109/CLBLL_WL1END0 CLBLM_R_X41Y109/CLBLM_IMUX41 CLBLM_R_X41Y109/CLBLM_L_D1 CLBLM_R_X41Y109/CLBLM_WL1END0 INT_L_X42Y109/LOGIC_OUTS_L5 INT_L_X42Y109/WL1BEG0 INT_R_X41Y109/IMUX41 INT_R_X41Y109/WL1END0 
pips: CLBLL_L_X42Y109/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X42Y109/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X41Y109/INT_R.WL1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iG[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[5]_i_2_n_0 - 
wires: CLBLL_L_X40Y108/CLBLL_IMUX27 CLBLL_L_X40Y108/CLBLL_LL_B4 CLBLL_L_X40Y109/CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y109/CLBLL_L_B INT_L_X40Y108/IMUX_L27 INT_L_X40Y108/SL1END1 INT_L_X40Y109/LOGIC_OUTS_L9 INT_L_X40Y109/SL1BEG1 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y109/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X40Y108/INT_L.SL1END1->>IMUX_L27 INT_L_X40Y109/INT_L.LOGIC_OUTS_L9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[5]_i_3_n_0 - 
wires: CLBLL_L_X40Y109/CLBLL_IMUX14 CLBLL_L_X40Y109/CLBLL_L_B1 CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y110/CLBLL_L_D INT_L_X40Y109/IMUX_L14 INT_L_X40Y109/SL1END3 INT_L_X40Y110/LOGIC_OUTS_L11 INT_L_X40Y110/SL1BEG3 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y110/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X40Y109/INT_L.SL1END3->>IMUX_L14 INT_L_X40Y110/INT_L.LOGIC_OUTS_L11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ga[5] - 
wires: CLBLL_L_X40Y110/CLBLL_IMUX46 CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y110/CLBLL_L_AQ CLBLL_L_X40Y110/CLBLL_L_D5 INT_L_X40Y110/IMUX_L46 INT_L_X40Y110/LOGIC_OUTS_L0 INT_L_X40Y110/NL1BEG_N3 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y110/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y110/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X40Y110/INT_L.NL1BEG_N3->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iG[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[6]_i_2_n_0 - 
wires: CLBLL_L_X40Y107/CLBLL_SW2A1 CLBLM_R_X39Y107/CLBLM_IMUX27 CLBLM_R_X39Y107/CLBLM_M_B4 CLBLM_R_X39Y107/CLBLM_SW2A1 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y109/CLBLM_L_C INT_L_X40Y107/SW2A1 INT_L_X40Y108/SW2BEG1 INT_L_X40Y108/WL1END1 INT_R_X39Y107/IMUX27 INT_R_X39Y107/SW2END1 INT_R_X41Y108/SL1END2 INT_R_X41Y108/WL1BEG1 INT_R_X41Y109/LOGIC_OUTS10 INT_R_X41Y109/SL1BEG2 VBRK_X99Y112/VBRK_SW2A1 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X40Y108/INT_L.WL1END1->>SW2BEG1 INT_R_X39Y107/INT_R.SW2END1->>IMUX27 INT_R_X41Y108/INT_R.SL1END2->>WL1BEG1 INT_R_X41Y109/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[6]_i_3_n_0 - 
wires: CLBLM_R_X41Y109/CLBLM_IMUX21 CLBLM_R_X41Y109/CLBLM_L_C4 CLBLM_R_X41Y111/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y111/CLBLM_L_C INT_R_X41Y109/IMUX21 INT_R_X41Y109/SS2END2 INT_R_X41Y110/SS2A2 INT_R_X41Y111/LOGIC_OUTS10 INT_R_X41Y111/SS2BEG2 
pips: CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y111/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X41Y109/INT_R.SS2END2->>IMUX21 INT_R_X41Y111/INT_R.LOGIC_OUTS10->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ga[6] - 
wires: CLBLM_R_X41Y111/CLBLM_IMUX30 CLBLM_R_X41Y111/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y111/CLBLM_L_AQ CLBLM_R_X41Y111/CLBLM_L_C5 INT_R_X41Y111/IMUX30 INT_R_X41Y111/LOGIC_OUTS0 INT_R_X41Y111/NL1BEG_N3 
pips: CLBLM_R_X41Y111/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y111/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y111/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y111/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iG[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[7]_i_2_n_0 - 
wires: CLBLM_R_X39Y109/CLBLM_IMUX13 CLBLM_R_X39Y109/CLBLM_L_B6 CLBLM_R_X39Y112/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y112/CLBLM_L_C INT_R_X39Y109/IMUX13 INT_R_X39Y109/SS2END2 INT_R_X39Y110/SS2A2 INT_R_X39Y111/SL1END2 INT_R_X39Y111/SS2BEG2 INT_R_X39Y112/LOGIC_OUTS10 INT_R_X39Y112/SL1BEG2 
pips: CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X39Y112/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X39Y109/INT_R.SS2END2->>IMUX13 INT_R_X39Y111/INT_R.SL1END2->>SS2BEG2 INT_R_X39Y112/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.G[7]_i_3_n_0 - 
wires: CLBLM_R_X39Y112/CLBLM_IMUX30 CLBLM_R_X39Y112/CLBLM_LOGIC_OUTS11 CLBLM_R_X39Y112/CLBLM_L_C5 CLBLM_R_X39Y112/CLBLM_L_D INT_R_X39Y112/IMUX30 INT_R_X39Y112/LOGIC_OUTS11 
pips: CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y112/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X39Y112/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ga[7] - 
wires: CLBLM_R_X39Y111/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y111/CLBLM_L_AQ CLBLM_R_X39Y112/CLBLM_IMUX39 CLBLM_R_X39Y112/CLBLM_L_D3 INT_R_X39Y111/LOGIC_OUTS0 INT_R_X39Y111/NN2BEG0 INT_R_X39Y112/IMUX39 INT_R_X39Y112/NN2A0 INT_R_X39Y112/NN2END_S2_0 INT_R_X39Y113/NN2END0 
pips: CLBLM_R_X39Y111/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y112/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_R_X39Y111/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X39Y112/INT_R.NN2END_S2_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ga[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ga[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ga[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ga[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ga[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ga[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ga[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ga[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iR[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[0]_i_2_n_0 - 
wires: CLBLL_L_X40Y107/CLBLL_SW2A2 CLBLL_L_X40Y108/CLBLL_LL_AMUX CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y107/CLBLM_IMUX29 CLBLM_R_X39Y107/CLBLM_M_C2 CLBLM_R_X39Y107/CLBLM_SW2A2 INT_L_X40Y107/SW2A2 INT_L_X40Y108/LOGIC_OUTS_L20 INT_L_X40Y108/SW2BEG2 INT_R_X39Y107/IMUX29 INT_R_X39Y107/SW2END2 VBRK_X99Y112/VBRK_SW2A2 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y108/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_R_X39Y107/INT_R.SW2END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ra[0] - 
wires: CLBLL_L_X40Y108/CLBLL_IMUX1 CLBLL_L_X40Y108/CLBLL_LL_A3 CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS18 CLBLL_L_X40Y108/CLBLL_L_CMUX INT_L_X40Y108/IMUX_L1 INT_L_X40Y108/LOGIC_OUTS_L18 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y108/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X40Y108/INT_L.LOGIC_OUTS_L18->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iR[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[1]_i_2_n_0 - 
wires: CLBLL_L_X40Y108/CLBLL_IMUX29 CLBLL_L_X40Y108/CLBLL_LL_C2 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y109/CLBLM_L_AMUX INT_L_X40Y108/IMUX_L29 INT_L_X40Y108/SW2END2 INT_R_X41Y108/SW2A2 INT_R_X41Y109/LOGIC_OUTS16 INT_R_X41Y109/SW2BEG2 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y108/INT_L.SW2END2->>IMUX_L29 INT_R_X41Y109/INT_R.LOGIC_OUTS16->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ra[1] - 
wires: CLBLL_L_X42Y108/CLBLL_ER1BEG3 CLBLL_L_X42Y109/CLBLL_SW2A2 CLBLM_R_X41Y108/CLBLM_ER1BEG3 CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y108/CLBLM_L_AMUX CLBLM_R_X41Y109/CLBLM_IMUX6 CLBLM_R_X41Y109/CLBLM_L_A1 CLBLM_R_X41Y109/CLBLM_SW2A2 INT_L_X42Y108/ER1END3 INT_L_X42Y108/NE2BEG3 INT_L_X42Y109/ER1END_N3_3 INT_L_X42Y109/NE2A3 INT_L_X42Y109/SW2A2 INT_L_X42Y110/NW2END3 INT_L_X42Y110/SW2BEG2 INT_R_X41Y108/ER1BEG3 INT_R_X41Y108/LOGIC_OUTS16 INT_R_X41Y109/IMUX6 INT_R_X41Y109/SW2END2 INT_R_X43Y109/NE2END3 INT_R_X43Y109/NW2BEG3 INT_R_X43Y110/NW2A3 
pips: CLBLM_R_X41Y108/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X42Y108/INT_L.ER1END3->>NE2BEG3 INT_L_X42Y110/INT_L.NW2END3->>SW2BEG2 INT_R_X41Y108/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X41Y109/INT_R.SW2END2->>IMUX6 INT_R_X43Y109/INT_R.NE2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iR[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[2]_i_2_n_0 - 
wires: CLBLL_L_X40Y109/CLBLL_SW2A2 CLBLL_L_X40Y110/CLBLL_LL_AMUX CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y109/CLBLM_IMUX21 CLBLM_R_X39Y109/CLBLM_L_C4 CLBLM_R_X39Y109/CLBLM_SW2A2 INT_L_X40Y109/SW2A2 INT_L_X40Y110/LOGIC_OUTS_L20 INT_L_X40Y110/SW2BEG2 INT_R_X39Y109/IMUX21 INT_R_X39Y109/SW2END2 VBRK_X99Y114/VBRK_SW2A2 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X40Y110/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_R_X39Y109/INT_R.SW2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ra[2] - 
wires: CLBLL_L_X40Y110/CLBLL_IMUX7 CLBLL_L_X40Y110/CLBLL_LL_A1 CLBLL_L_X40Y111/CLBLL_LL_AMUX CLBLL_L_X40Y111/CLBLL_LOGIC_OUTS20 INT_L_X40Y110/IMUX_L7 INT_L_X40Y110/SR1END3 INT_L_X40Y111/LOGIC_OUTS_L20 INT_L_X40Y111/SR1BEG3 INT_L_X40Y111/SR1END_N3_3 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y111/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y110/INT_L.SR1END3->>IMUX_L7 INT_L_X40Y111/INT_L.LOGIC_OUTS_L20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iR[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[3]_i_2_n_0 - 
wires: CLBLL_L_X40Y110/CLBLL_WW2END0 CLBLM_R_X39Y110/CLBLM_IMUX9 CLBLM_R_X39Y110/CLBLM_L_A5 CLBLM_R_X39Y110/CLBLM_WW2END0 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y110/CLBLM_L_A INT_L_X40Y110/WW2A0 INT_R_X39Y110/IMUX9 INT_R_X39Y110/WW2END0 INT_R_X41Y110/LOGIC_OUTS8 INT_R_X41Y110/WW2BEG0 VBRK_X99Y115/VBRK_WW2END0 
pips: CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y110/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X39Y110/INT_R.WW2END0->>IMUX9 INT_R_X41Y110/INT_R.LOGIC_OUTS8->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[3]_i_3_n_0 - 
wires: CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y110/CLBLL_L_C CLBLL_L_X40Y110/CLBLL_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX6 CLBLM_R_X39Y110/CLBLM_L_A1 CLBLM_R_X39Y110/CLBLM_WR1END3 INT_L_X40Y110/LOGIC_OUTS_L10 INT_L_X40Y110/WR1BEG3 INT_R_X39Y110/IMUX6 INT_R_X39Y110/WR1END3 VBRK_X99Y115/VBRK_WR1END3 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X40Y110/INT_L.LOGIC_OUTS_L10->>WR1BEG3 INT_R_X39Y110/INT_R.WR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[7]_i_4_n_0 - 
wires: CLBLL_L_X40Y109/CLBLL_IMUX8 CLBLL_L_X40Y109/CLBLL_LL_A5 CLBLL_L_X40Y109/CLBLL_LL_C CLBLL_L_X40Y109/CLBLL_LL_CMUX CLBLL_L_X40Y109/CLBLL_LOGIC_OUTS22 CLBLL_L_X40Y110/CLBLL_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX0 CLBLM_R_X39Y110/CLBLM_IMUX16 CLBLM_R_X39Y110/CLBLM_IMUX20 CLBLM_R_X39Y110/CLBLM_IMUX42 CLBLM_R_X39Y110/CLBLM_L_A3 CLBLM_R_X39Y110/CLBLM_L_B3 CLBLM_R_X39Y110/CLBLM_L_C2 CLBLM_R_X39Y110/CLBLM_L_D6 CLBLM_R_X39Y110/CLBLM_NW2A0 INT_L_X40Y109/IMUX_L8 INT_L_X40Y109/LOGIC_OUTS_L22 INT_L_X40Y109/NW2BEG0 INT_L_X40Y110/NW2A0 INT_R_X39Y109/NW2END_S0_0 INT_R_X39Y110/BYP_ALT0 INT_R_X39Y110/BYP_BOUNCE0 INT_R_X39Y110/IMUX0 INT_R_X39Y110/IMUX16 INT_R_X39Y110/IMUX20 INT_R_X39Y110/IMUX42 INT_R_X39Y110/NW2END0 VBRK_X99Y115/VBRK_NW2A0 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y109/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X40Y109/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X40Y109/INT_L.LOGIC_OUTS_L22->>IMUX_L8 INT_L_X40Y109/INT_L.LOGIC_OUTS_L22->>NW2BEG0 INT_R_X39Y110/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X39Y110/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X39Y110/INT_R.BYP_BOUNCE0->>IMUX42 INT_R_X39Y110/INT_R.NW2END0->>BYP_ALT0 INT_R_X39Y110/INT_R.NW2END0->>IMUX0 INT_R_X39Y110/INT_R.NW2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

statemachine.R[7]_i_5_n_0 - 
wires: CLBLL_L_X40Y109/CLBLL_IMUX11 CLBLL_L_X40Y109/CLBLL_LL_A4 CLBLL_L_X40Y109/CLBLL_LL_D CLBLL_L_X40Y109/CLBLL_LL_DMUX CLBLL_L_X40Y109/CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y109/CLBLL_LOGIC_OUTS23 CLBLL_L_X40Y110/CLBLL_WR1END0 CLBLM_R_X39Y110/CLBLM_IMUX14 CLBLM_R_X39Y110/CLBLM_IMUX23 CLBLM_R_X39Y110/CLBLM_IMUX46 CLBLM_R_X39Y110/CLBLM_IMUX5 CLBLM_R_X39Y110/CLBLM_L_A6 CLBLM_R_X39Y110/CLBLM_L_B1 CLBLM_R_X39Y110/CLBLM_L_C3 CLBLM_R_X39Y110/CLBLM_L_D5 CLBLM_R_X39Y110/CLBLM_WR1END0 INT_L_X38Y110/EL1BEG3 INT_L_X38Y110/NW2END_S0_0 INT_L_X38Y111/EL1BEG_N3 INT_L_X38Y111/NW2END0 INT_L_X40Y109/IMUX_L11 INT_L_X40Y109/LOGIC_OUTS_L15 INT_L_X40Y109/LOGIC_OUTS_L23 INT_L_X40Y109/WR1BEG_S0 INT_L_X40Y110/WR1BEG0 INT_R_X39Y109/WR1END_S1_0 INT_R_X39Y110/EL1END3 INT_R_X39Y110/IMUX14 INT_R_X39Y110/IMUX23 INT_R_X39Y110/IMUX46 INT_R_X39Y110/IMUX5 INT_R_X39Y110/NL1BEG_N3 INT_R_X39Y110/NW2BEG0 INT_R_X39Y110/WR1END0 INT_R_X39Y111/NW2A0 VBRK_X99Y115/VBRK_WR1END0 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y109/CLBLL_L.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_L_X40Y109/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y109/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X38Y111/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y109/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_L_X40Y109/INT_L.LOGIC_OUTS_L23->>IMUX_L11 INT_R_X39Y110/INT_R.EL1END3->>IMUX23 INT_R_X39Y110/INT_R.NL1BEG_N3->>IMUX14 INT_R_X39Y110/INT_R.NL1BEG_N3->>IMUX46 INT_R_X39Y110/INT_R.NL1BEG_N3->>IMUX5 INT_R_X39Y110/INT_R.WR1END0->>NL1BEG_N3 INT_R_X39Y110/INT_R.WR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

statemachine.R[7]_i_6_n_0 - 
wires: CLBLL_L_X40Y110/CLBLL_IMUX21 CLBLL_L_X40Y110/CLBLL_IMUX22 CLBLL_L_X40Y110/CLBLL_IMUX44 CLBLL_L_X40Y110/CLBLL_LL_C3 CLBLL_L_X40Y110/CLBLL_LL_D4 CLBLL_L_X40Y110/CLBLL_L_C4 CLBLL_L_X40Y111/CLBLL_IMUX21 CLBLL_L_X40Y111/CLBLL_L_C4 CLBLL_L_X40Y111/CLBLL_WL1END1 CLBLM_R_X39Y111/CLBLM_IMUX34 CLBLM_R_X39Y111/CLBLM_L_C6 CLBLM_R_X39Y111/CLBLM_WL1END1 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y110/CLBLM_L_D INT_L_X40Y110/IMUX_L21 INT_L_X40Y110/IMUX_L22 INT_L_X40Y110/IMUX_L44 INT_L_X40Y110/WL1END2 INT_L_X40Y111/IMUX_L21 INT_L_X40Y111/NW2END3 INT_L_X40Y111/WL1BEG1 INT_R_X39Y111/IMUX34 INT_R_X39Y111/WL1END1 INT_R_X41Y110/LOGIC_OUTS11 INT_R_X41Y110/NW2BEG3 INT_R_X41Y110/WL1BEG2 INT_R_X41Y111/NW2A3 VBRK_X99Y116/VBRK_WL1END1 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y110/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X40Y110/INT_L.WL1END2->>IMUX_L21 INT_L_X40Y110/INT_L.WL1END2->>IMUX_L22 INT_L_X40Y110/INT_L.WL1END2->>IMUX_L44 INT_L_X40Y111/INT_L.NW2END3->>IMUX_L21 INT_L_X40Y111/INT_L.NW2END3->>WL1BEG1 INT_R_X39Y111/INT_R.WL1END1->>IMUX34 INT_R_X41Y110/INT_R.LOGIC_OUTS11->>NW2BEG3 INT_R_X41Y110/INT_R.LOGIC_OUTS11->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/Ra[3] - 
wires: CLBLL_L_X40Y110/CLBLL_IMUX20 CLBLL_L_X40Y110/CLBLL_L_C2 CLBLL_L_X42Y109/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y109/CLBLL_L_AMUX CLBLL_L_X42Y109/CLBLL_WW2A2 CLBLM_R_X41Y109/CLBLM_WW2A2 INT_L_X40Y109/NL1BEG2 INT_L_X40Y109/WW2END2 INT_L_X40Y110/IMUX_L20 INT_L_X40Y110/NL1END2 INT_L_X42Y109/LOGIC_OUTS_L16 INT_L_X42Y109/WW2BEG2 INT_R_X41Y109/WW2A2 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y109/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X40Y109/INT_L.WW2END2->>NL1BEG2 INT_L_X40Y110/INT_L.NL1END2->>IMUX_L20 INT_L_X42Y109/INT_L.LOGIC_OUTS_L16->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[7]_i_7_n_0 - 
wires: CLBLL_L_X40Y110/CLBLL_IMUX34 CLBLL_L_X40Y110/CLBLL_IMUX35 CLBLL_L_X40Y110/CLBLL_IMUX38 CLBLL_L_X40Y110/CLBLL_LL_C6 CLBLL_L_X40Y110/CLBLL_LL_D3 CLBLL_L_X40Y110/CLBLL_L_C6 CLBLL_L_X40Y111/CLBLL_EL1BEG1 CLBLL_L_X40Y111/CLBLL_ER1BEG3 CLBLL_L_X40Y111/CLBLL_IMUX34 CLBLL_L_X40Y111/CLBLL_L_C6 CLBLM_R_X39Y111/CLBLM_EL1BEG1 CLBLM_R_X39Y111/CLBLM_ER1BEG3 CLBLM_R_X39Y111/CLBLM_IMUX20 CLBLM_R_X39Y111/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y111/CLBLM_L_C2 CLBLM_R_X39Y111/CLBLM_M_C INT_L_X40Y110/IMUX_L34 INT_L_X40Y110/IMUX_L35 INT_L_X40Y110/IMUX_L38 INT_L_X40Y110/SL1END1 INT_L_X40Y110/SL1END3 INT_L_X40Y111/EL1END1 INT_L_X40Y111/ER1END3 INT_L_X40Y111/IMUX_L34 INT_L_X40Y111/SL1BEG1 INT_L_X40Y111/SL1BEG3 INT_L_X40Y112/ER1END_N3_3 INT_R_X39Y111/EL1BEG1 INT_R_X39Y111/ER1BEG3 INT_R_X39Y111/IMUX20 INT_R_X39Y111/LOGIC_OUTS14 VBRK_X99Y116/VBRK_EL1BEG1 VBRK_X99Y116/VBRK_ER1BEG3 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y111/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y110/INT_L.SL1END1->>IMUX_L34 INT_L_X40Y110/INT_L.SL1END1->>IMUX_L35 INT_L_X40Y110/INT_L.SL1END3->>IMUX_L38 INT_L_X40Y111/INT_L.EL1END1->>IMUX_L34 INT_L_X40Y111/INT_L.EL1END1->>SL1BEG1 INT_L_X40Y111/INT_L.ER1END3->>SL1BEG3 INT_R_X39Y111/INT_R.LOGIC_OUTS14->>EL1BEG1 INT_R_X39Y111/INT_R.LOGIC_OUTS14->>ER1BEG3 INT_R_X39Y111/INT_R.LOGIC_OUTS14->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u2/color_proc/iR[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[4]_i_2_n_0 - 
wires: CLBLL_L_X40Y110/CLBLL_LL_B CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS13 CLBLL_L_X40Y110/CLBLL_WR1END2 CLBLM_R_X39Y110/CLBLM_IMUX13 CLBLM_R_X39Y110/CLBLM_L_B6 CLBLM_R_X39Y110/CLBLM_WR1END2 INT_L_X40Y110/LOGIC_OUTS_L13 INT_L_X40Y110/WR1BEG2 INT_R_X39Y110/IMUX13 INT_R_X39Y110/WR1END2 VBRK_X99Y115/VBRK_WR1END2 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X40Y110/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X39Y110/INT_R.WR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[4]_i_3_n_0 - 
wires: CLBLL_L_X40Y110/CLBLL_LL_C CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS14 CLBLL_L_X40Y110/CLBLL_WL1END1 CLBLM_R_X39Y110/CLBLM_IMUX26 CLBLM_R_X39Y110/CLBLM_L_B4 CLBLM_R_X39Y110/CLBLM_WL1END1 INT_L_X40Y110/LOGIC_OUTS_L14 INT_L_X40Y110/WL1BEG1 INT_R_X39Y110/IMUX26 INT_R_X39Y110/WL1END1 VBRK_X99Y115/VBRK_WL1END1 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X40Y110/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X39Y110/INT_R.WL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ra[4] - 
wires: CLBLL_L_X40Y110/CLBLL_IMUX32 CLBLL_L_X40Y110/CLBLL_LL_C1 CLBLL_L_X42Y109/CLBLL_LL_BMUX CLBLL_L_X42Y109/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y109/CLBLL_WW2A3 CLBLM_R_X41Y109/CLBLM_WW2A3 INT_L_X40Y109/WW2END3 INT_L_X40Y110/IMUX_L32 INT_L_X40Y110/WW2END_N0_3 INT_L_X42Y109/LOGIC_OUTS_L21 INT_L_X42Y109/WW2BEG3 INT_R_X41Y109/WW2A3 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y109/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X40Y110/INT_L.WW2END_N0_3->>IMUX_L32 INT_L_X42Y109/INT_L.LOGIC_OUTS_L21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iR[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[5]_i_2_n_0 - 
wires: CLBLM_R_X39Y110/CLBLM_IMUX30 CLBLM_R_X39Y110/CLBLM_L_C5 CLBLM_R_X39Y111/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y111/CLBLM_M_B INT_R_X39Y110/IMUX30 INT_R_X39Y110/SR1END2 INT_R_X39Y111/LOGIC_OUTS13 INT_R_X39Y111/SR1BEG2 
pips: CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y111/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X39Y110/INT_R.SR1END2->>IMUX30 INT_R_X39Y111/INT_R.LOGIC_OUTS13->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[5]_i_3_n_0 - 
wires: CLBLL_L_X40Y110/CLBLL_LL_D CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y110/CLBLL_WL1END2 CLBLM_R_X39Y110/CLBLM_IMUX21 CLBLM_R_X39Y110/CLBLM_L_C4 CLBLM_R_X39Y110/CLBLM_WL1END2 INT_L_X40Y110/LOGIC_OUTS_L15 INT_L_X40Y110/WL1BEG2 INT_R_X39Y110/IMUX21 INT_R_X39Y110/WL1END2 VBRK_X99Y115/VBRK_WL1END2 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X40Y110/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X39Y110/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ra[5] - 
wires: CLBLL_L_X40Y110/CLBLL_IMUX45 CLBLL_L_X40Y110/CLBLL_LL_D2 CLBLL_L_X40Y110/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y110/CLBLL_L_AMUX INT_L_X40Y110/IMUX_L45 INT_L_X40Y110/LOGIC_OUTS_L16 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X40Y110/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X40Y110/INT_L.LOGIC_OUTS_L16->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iR[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[6]_i_2_n_0 - 
wires: CLBLL_L_X40Y109/CLBLL_IMUX7 CLBLL_L_X40Y109/CLBLL_LL_A1 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y110/CLBLM_L_C CLBLM_R_X41Y110/CLBLM_L_CMUX INT_L_X40Y109/IMUX_L7 INT_L_X40Y109/WL1END3 INT_L_X40Y110/WL1END_N1_3 INT_R_X41Y109/WL1BEG3 INT_R_X41Y110/LOGIC_OUTS18 INT_R_X41Y110/WL1BEG_N3 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X41Y110/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X40Y109/INT_L.WL1END3->>IMUX_L7 INT_R_X41Y110/INT_R.LOGIC_OUTS18->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[6]_i_3_n_0 - 
wires: CLBLL_L_X40Y109/CLBLL_IMUX1 CLBLL_L_X40Y109/CLBLL_LL_A3 CLBLL_L_X40Y111/CLBLL_LOGIC_OUTS18 CLBLL_L_X40Y111/CLBLL_L_C CLBLL_L_X40Y111/CLBLL_L_CMUX INT_L_X40Y109/IMUX_L1 INT_L_X40Y109/SS2END0 INT_L_X40Y110/SS2A0 INT_L_X40Y111/LOGIC_OUTS_L18 INT_L_X40Y111/SS2BEG0 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y111/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X40Y111/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X40Y109/INT_L.SS2END0->>IMUX_L1 INT_L_X40Y111/INT_L.LOGIC_OUTS_L18->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ra[6] - 
wires: CLBLL_L_X40Y111/CLBLL_IMUX20 CLBLL_L_X40Y111/CLBLL_L_C2 CLBLM_R_X41Y111/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y111/CLBLM_L_AMUX INT_L_X40Y111/IMUX_L20 INT_L_X40Y111/WL1END1 INT_R_X41Y111/LOGIC_OUTS16 INT_R_X41Y111/WL1BEG1 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_R_X41Y111/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y111/INT_L.WL1END1->>IMUX_L20 INT_R_X41Y111/INT_R.LOGIC_OUTS16->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/iR[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[7]_i_2_n_0 - 
wires: CLBLM_R_X39Y110/CLBLM_IMUX39 CLBLM_R_X39Y110/CLBLM_L_D3 CLBLM_R_X39Y111/CLBLM_LOGIC_OUTS11 CLBLM_R_X39Y111/CLBLM_L_D INT_R_X39Y110/IMUX39 INT_R_X39Y110/SL1END3 INT_R_X39Y111/LOGIC_OUTS11 INT_R_X39Y111/SL1BEG3 
pips: CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y111/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X39Y110/INT_R.SL1END3->>IMUX39 INT_R_X39Y111/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.R[7]_i_3_n_0 - 
wires: CLBLM_R_X39Y110/CLBLM_IMUX36 CLBLM_R_X39Y110/CLBLM_L_D2 CLBLM_R_X39Y111/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y111/CLBLM_L_C INT_R_X39Y110/IMUX36 INT_R_X39Y110/SL1END2 INT_R_X39Y111/LOGIC_OUTS10 INT_R_X39Y111/SL1BEG2 
pips: CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X39Y111/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X39Y110/INT_R.SL1END2->>IMUX36 INT_R_X39Y111/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/Ra[7] - 
wires: CLBLM_R_X39Y111/CLBLM_IMUX21 CLBLM_R_X39Y111/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y111/CLBLM_L_AMUX CLBLM_R_X39Y111/CLBLM_L_C4 INT_R_X39Y111/IMUX21 INT_R_X39Y111/LOGIC_OUTS16 
pips: CLBLM_R_X39Y111/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X39Y111/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X39Y111/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ra[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ra[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ra[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ra[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ra[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ra[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ra[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.Ra[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/clut_acc - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.clut_req_i_2_n_0 - 
wires: CLBLM_R_X39Y104/CLBLM_IMUX10 CLBLM_R_X39Y104/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y104/CLBLM_L_A4 CLBLM_R_X39Y104/CLBLM_L_B INT_R_X39Y104/IMUX10 INT_R_X39Y104/LOGIC_OUTS9 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y104/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X39Y104/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/color_proc/pixelbuf_rreq - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.pixel_buffer_rreq_i_3_n_0 - 
wires: CLBLL_L_X40Y105/CLBLL_LL_D CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y105/CLBLL_WL1END2 CLBLM_R_X39Y105/CLBLM_IMUX37 CLBLM_R_X39Y105/CLBLM_L_D4 CLBLM_R_X39Y105/CLBLM_WL1END2 INT_L_X40Y105/LOGIC_OUTS_L15 INT_L_X40Y105/WL1BEG2 INT_R_X39Y105/IMUX37 INT_R_X39Y105/WL1END2 VBRK_X99Y110/VBRK_WL1END2 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X40Y105/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X39Y105/INT_R.WL1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

vtim[31]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y100/INT_INTERFACE_EE2BEG2 BRAM_INT_INTERFACE_L_X44Y103/INT_INTERFACE_WW2END1 BRAM_L_X44Y100/BRAM_EE2BEG2_0 BRAM_L_X44Y100/BRAM_WW2END1_3 BRKH_INT_X43Y99/BRKH_INT_NN2A2 CLBLL_L_X42Y100/CLBLL_FAN7 CLBLL_L_X42Y100/CLBLL_LL_CE CLBLL_L_X42Y101/CLBLL_NW2A2 CLBLL_L_X42Y105/CLBLL_NW4END2 CLBLL_L_X42Y106/CLBLL_FAN7 CLBLL_L_X42Y106/CLBLL_LL_CE CLBLL_L_X42Y106/CLBLL_NE2A2 CLBLL_L_X42Y98/CLBLL_WW2END2 CLBLL_R_X45Y100/CLBLL_FAN7 CLBLL_R_X45Y100/CLBLL_LL_CE CLBLL_R_X45Y100/CLBLL_NE4BEG2 CLBLL_R_X45Y101/CLBLL_NE2A2 CLBLL_R_X45Y103/CLBLL_NW2A2 CLBLL_R_X45Y109/CLBLL_FAN6 CLBLL_R_X45Y109/CLBLL_L_CE CLBLL_R_X45Y109/CLBLL_WL1END0 CLBLM_L_X46Y100/CLBLM_NE4BEG2 CLBLM_L_X46Y101/CLBLM_NE2A2 CLBLM_L_X46Y102/CLBLM_FAN7 CLBLM_L_X46Y102/CLBLM_M_CE CLBLM_L_X46Y103/CLBLM_NW2A2 CLBLM_L_X46Y109/CLBLM_FAN6 CLBLM_L_X46Y109/CLBLM_L_CE CLBLM_L_X46Y109/CLBLM_WL1END0 CLBLM_R_X41Y101/CLBLM_FAN7 CLBLM_R_X41Y101/CLBLM_M_CE CLBLM_R_X41Y101/CLBLM_NW2A2 CLBLM_R_X41Y105/CLBLM_NW4END2 CLBLM_R_X41Y106/CLBLM_NE2A2 CLBLM_R_X41Y98/CLBLM_FAN6 CLBLM_R_X41Y98/CLBLM_L_CE CLBLM_R_X41Y98/CLBLM_WW2END2 CLBLM_R_X43Y100/CLBLM_EE2BEG2 CLBLM_R_X43Y103/CLBLM_FAN6 CLBLM_R_X43Y103/CLBLM_L_CE CLBLM_R_X43Y103/CLBLM_WW2END1 CLBLM_R_X43Y98/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y98/CLBLM_M_C CLBLM_R_X47Y106/CLBLM_FAN7 CLBLM_R_X47Y106/CLBLM_M_CE INT_L_X42Y100/FAN_ALT7 INT_L_X42Y100/FAN_L7 INT_L_X42Y100/NW2BEG2 INT_L_X42Y100/SW2END1 INT_L_X42Y101/NW2A2 INT_L_X42Y101/NW6A2 INT_L_X42Y102/NW6B2 INT_L_X42Y103/NW6C2 INT_L_X42Y104/NW6D2 INT_L_X42Y105/NW6E2 INT_L_X42Y106/FAN_ALT7 INT_L_X42Y106/FAN_L7 INT_L_X42Y106/NE2END2 INT_L_X42Y98/WW2A2 INT_L_X44Y100/EE2A2 INT_L_X44Y103/WW2A1 INT_L_X46Y100/NE6A2 INT_L_X46Y101/NE2END2 INT_L_X46Y101/NE6B2 INT_L_X46Y101/NR1BEG2 INT_L_X46Y102/FAN_ALT7 INT_L_X46Y102/FAN_L7 INT_L_X46Y102/NE6C2 INT_L_X46Y102/NR1END2 INT_L_X46Y102/NW2BEG2 INT_L_X46Y103/NE6D2 INT_L_X46Y103/NW2A2 INT_L_X46Y104/NE6E2 INT_L_X46Y109/FAN_ALT6 INT_L_X46Y109/FAN_L6 INT_L_X46Y109/NW2END2 INT_L_X46Y109/WL1BEG0 INT_R_X41Y101/FAN7 INT_R_X41Y101/FAN_ALT7 INT_R_X41Y101/NW2END2 INT_R_X41Y105/NE2BEG2 INT_R_X41Y105/NW6END2 INT_R_X41Y106/NE2A2 INT_R_X41Y98/FAN6 INT_R_X41Y98/FAN_ALT1 INT_R_X41Y98/FAN_ALT6 INT_R_X41Y98/FAN_BOUNCE1 INT_R_X41Y98/WW2END2 INT_R_X43Y100/EE2BEG2 INT_R_X43Y100/NN2END2 INT_R_X43Y100/SW2A1 INT_R_X43Y101/NW6BEG2 INT_R_X43Y101/SS2END1 INT_R_X43Y101/SW2BEG1 INT_R_X43Y102/SS2A1 INT_R_X43Y103/FAN6 INT_R_X43Y103/FAN_ALT6 INT_R_X43Y103/SS2BEG1 INT_R_X43Y103/WW2END1 INT_R_X43Y98/LOGIC_OUTS14 INT_R_X43Y98/NN2BEG2 INT_R_X43Y98/WW2BEG2 INT_R_X43Y99/NN2A2 INT_R_X45Y100/EE2END2 INT_R_X45Y100/FAN7 INT_R_X45Y100/FAN_ALT7 INT_R_X45Y100/NE2BEG2 INT_R_X45Y100/NE6BEG2 INT_R_X45Y101/NE2A2 INT_R_X45Y103/NW2END2 INT_R_X45Y103/WW2BEG1 INT_R_X45Y109/BYP_ALT1 INT_R_X45Y109/BYP_BOUNCE1 INT_R_X45Y109/FAN6 INT_R_X45Y109/FAN_ALT6 INT_R_X45Y109/WL1END0 INT_R_X47Y104/NE6END2 INT_R_X47Y104/NN2BEG2 INT_R_X47Y105/NN2A2 INT_R_X47Y106/FAN7 INT_R_X47Y106/FAN_ALT7 INT_R_X47Y106/NN2BEG2 INT_R_X47Y106/NN2END2 INT_R_X47Y107/NN2A2 INT_R_X47Y108/NN2END2 INT_R_X47Y108/NW2BEG2 INT_R_X47Y109/NW2A2 VBRK_X113Y105/VBRK_NE4BEG2 VBRK_X113Y106/VBRK_NE2A2 VBRK_X113Y108/VBRK_NW2A2 VBRK_X113Y114/VBRK_WL1END0 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y106/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y100/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y109/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X46Y102/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y109/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y101/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y98/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y103/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y98/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y106/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X42Y100/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y100/INT_L.SW2END1->>FAN_ALT7 INT_L_X42Y100/INT_L.SW2END1->>NW2BEG2 INT_L_X42Y106/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y106/INT_L.NE2END2->>FAN_ALT7 INT_L_X46Y101/INT_L.NE2END2->>NR1BEG2 INT_L_X46Y102/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y102/INT_L.NR1END2->>FAN_ALT7 INT_L_X46Y102/INT_L.NR1END2->>NW2BEG2 INT_L_X46Y109/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y109/INT_L.NW2END2->>FAN_ALT6 INT_L_X46Y109/INT_L.NW2END2->>WL1BEG0 INT_R_X41Y101/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y101/INT_R.NW2END2->>FAN_ALT7 INT_R_X41Y105/INT_R.NW6END2->>NE2BEG2 INT_R_X41Y98/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y98/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y98/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X41Y98/INT_R.WW2END2->>FAN_ALT1 INT_R_X43Y100/INT_R.NN2END2->>EE2BEG2 INT_R_X43Y101/INT_R.SS2END1->>NW6BEG2 INT_R_X43Y101/INT_R.SS2END1->>SW2BEG1 INT_R_X43Y103/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y103/INT_R.WW2END1->>FAN_ALT6 INT_R_X43Y103/INT_R.WW2END1->>SS2BEG1 INT_R_X43Y98/INT_R.LOGIC_OUTS14->>NN2BEG2 INT_R_X43Y98/INT_R.LOGIC_OUTS14->>WW2BEG2 INT_R_X45Y100/INT_R.EE2END2->>FAN_ALT7 INT_R_X45Y100/INT_R.EE2END2->>NE2BEG2 INT_R_X45Y100/INT_R.EE2END2->>NE6BEG2 INT_R_X45Y100/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y103/INT_R.NW2END2->>WW2BEG1 INT_R_X45Y109/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X45Y109/INT_R.BYP_BOUNCE1->>FAN_ALT6 INT_R_X45Y109/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y109/INT_R.WL1END0->>BYP_ALT1 INT_R_X47Y104/INT_R.NE6END2->>NN2BEG2 INT_R_X47Y106/INT_R.FAN_ALT7->>FAN7 INT_R_X47Y106/INT_R.NN2END2->>FAN_ALT7 INT_R_X47Y106/INT_R.NN2END2->>NN2BEG2 INT_R_X47Y108/INT_R.NN2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

u2/ImDone0_carry_n_0 - 
wires: CLBLM_R_X37Y98/CLBLM_L_COUT CLBLM_R_X37Y98/CLBLM_L_COUT_N CLBLM_R_X37Y99/CLBLM_L_CIN 
pips: CLBLM_R_X37Y98/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0_carry__0_n_0 - 
wires: BRKH_CLB_X37Y99/BRKH_CLB_COUT0_R CLBLM_R_X37Y100/CLBLM_L_CIN CLBLM_R_X37Y99/CLBLM_L_COUT CLBLM_R_X37Y99/CLBLM_L_COUT_N 
pips: CLBLM_R_X37Y99/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0_carry__1_n_0 - 
wires: CLBLM_R_X37Y100/CLBLM_L_COUT CLBLM_R_X37Y100/CLBLM_L_COUT_N CLBLM_R_X37Y101/CLBLM_L_CIN 
pips: CLBLM_R_X37Y100/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0_inferred__0_carry_n_0 - 
wires: BRKH_CLB_X40Y99/BRKH_CLB_COUT0_L CLBLL_L_X40Y100/CLBLL_LL_CIN CLBLL_L_X40Y99/CLBLL_LL_COUT CLBLL_L_X40Y99/CLBLL_LL_COUT_N 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0_inferred__0_carry__0_n_0 - 
wires: CLBLL_L_X40Y100/CLBLL_LL_COUT CLBLL_L_X40Y100/CLBLL_LL_COUT_N CLBLL_L_X40Y101/CLBLL_LL_CIN 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/ImDone0_inferred__0_carry__1_n_0 - 
wires: CLBLL_L_X40Y101/CLBLL_LL_COUT CLBLL_L_X40Y101/CLBLL_LL_COUT_N CLBLL_L_X40Y102/CLBLL_LL_CIN 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[0] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX16 BRAM_L_X38Y100/BRAM_FIFO18_DIADI0 BRAM_L_X38Y100/BRAM_IMUX16_1 BRKH_INT_X39Y99/BRKH_INT_NN2A3 BRKH_INT_X41Y99/BRKH_INT_SS6E2 CLBLL_L_X40Y98/CLBLL_WW2END2 CLBLM_R_X39Y98/CLBLM_WW2END2 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y104/CLBLM_M_AMUX INT_L_X38Y100/WR1END_S1_0 INT_L_X38Y101/IMUX_L16 INT_L_X38Y101/WR1END0 INT_L_X40Y98/WW2A2 INT_R_X39Y100/NN2END3 INT_R_X39Y100/WR1BEG_S0 INT_R_X39Y101/WR1BEG0 INT_R_X39Y98/NN2BEG3 INT_R_X39Y98/WW2END2 INT_R_X39Y99/NN2A3 INT_R_X41Y100/SS6D2 INT_R_X41Y101/SS6C2 INT_R_X41Y102/SS6B2 INT_R_X41Y103/SS6A2 INT_R_X41Y104/LOGIC_OUTS20 INT_R_X41Y104/SS6BEG2 INT_R_X41Y98/SS6END2 INT_R_X41Y98/WW2BEG2 INT_R_X41Y99/SS6E2 VBRK_X99Y102/VBRK_WW2END2 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX16_1->BRAM_FIFO18_DIADI0 CLBLM_R_X41Y104/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X38Y101/INT_L.WR1END0->>IMUX_L16 INT_R_X39Y100/INT_R.NN2END3->>WR1BEG_S0 INT_R_X39Y98/INT_R.WW2END2->>NN2BEG3 INT_R_X41Y104/INT_R.LOGIC_OUTS20->>SS6BEG2 INT_R_X41Y98/INT_R.SS6END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[10] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_BRAM_IMUX29 BRAM_L_X38Y100/BRAM_FIFO18_DIADI10 BRAM_L_X38Y100/BRAM_IMUX29_0 BRKH_INT_X39Y99/BRKH_INT_NW2BEG1 BRKH_INT_X40Y99/BRKH_INT_SW6E0 CLBLL_L_X40Y99/CLBLL_SW4END0 CLBLM_R_X39Y99/CLBLM_SW4END0 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y103/CLBLM_M_CMUX INT_L_X38Y100/BYP_ALT1 INT_L_X38Y100/BYP_BOUNCE1 INT_L_X38Y100/IMUX_L29 INT_L_X38Y100/NW2END1 INT_L_X40Y100/SW6D0 INT_L_X40Y101/SW6C0 INT_L_X40Y102/SW6B0 INT_L_X40Y103/SW6A0 INT_L_X40Y99/SW6E0 INT_R_X39Y100/NW2A1 INT_R_X39Y99/NW2BEG1 INT_R_X39Y99/SW6END0 INT_R_X41Y103/LOGIC_OUTS22 INT_R_X41Y103/SW6BEG0 VBRK_X99Y103/VBRK_SW4END0 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX29_0->BRAM_FIFO18_DIADI10 CLBLM_R_X41Y103/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X38Y100/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X38Y100/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X38Y100/INT_L.NW2END1->>BYP_ALT1 INT_R_X39Y99/INT_R.SW6END0->>NW2BEG1 INT_R_X41Y103/INT_R.LOGIC_OUTS22->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[11] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_BRAM_IMUX31 BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_WW4END3 BRAM_L_X38Y100/BRAM_ER1BEG3_0 BRAM_L_X38Y100/BRAM_FIFO18_DIADI11 BRAM_L_X38Y100/BRAM_IMUX31_0 BRAM_L_X38Y100/BRAM_WW4END3_0 CLBLL_L_X40Y100/CLBLL_WW4B3 CLBLM_R_X37Y100/CLBLM_ER1BEG3 CLBLM_R_X37Y100/CLBLM_WW4END3 CLBLM_R_X39Y100/CLBLM_WW4B3 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y103/CLBLM_M_CQ INT_L_X38Y100/ER1END3 INT_L_X38Y100/IMUX_L31 INT_L_X38Y100/WW4C3 INT_L_X38Y101/ER1END_N3_3 INT_L_X40Y100/WW4A3 INT_R_X37Y100/ER1BEG3 INT_R_X37Y100/WW4END3 INT_R_X39Y100/WW4B3 INT_R_X41Y100/SS2END2 INT_R_X41Y100/WW4BEG3 INT_R_X41Y101/SS2A2 INT_R_X41Y102/SL1END2 INT_R_X41Y102/SS2BEG2 INT_R_X41Y103/LOGIC_OUTS6 INT_R_X41Y103/SL1BEG2 VBRK_X99Y105/VBRK_WW4B3 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX31_0->BRAM_FIFO18_DIADI11 CLBLM_R_X41Y103/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X38Y100/INT_L.ER1END3->>IMUX_L31 INT_R_X37Y100/INT_R.WW4END3->>ER1BEG3 INT_R_X41Y100/INT_R.SS2END2->>WW4BEG3 INT_R_X41Y102/INT_R.SL1END2->>SS2BEG2 INT_R_X41Y103/INT_R.LOGIC_OUTS6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[11] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[12] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX42 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_SE2A1 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_SW2A1 BRAM_L_X38Y100/BRAM_FIFO18_DIADI12 BRAM_L_X38Y100/BRAM_IMUX42_1 BRAM_L_X38Y100/BRAM_SE2A1_2 BRAM_L_X38Y100/BRAM_SW2A1_3 CLBLM_R_X37Y102/CLBLM_SE2A1 CLBLM_R_X37Y103/CLBLM_SW2A1 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y103/CLBLM_M_AMUX INT_L_X38Y101/IMUX_L42 INT_L_X38Y101/SL1END1 INT_L_X38Y102/SE2END1 INT_L_X38Y102/SL1BEG1 INT_L_X38Y103/SW2A1 INT_L_X38Y104/NW2END2 INT_L_X38Y104/SW2BEG1 INT_R_X37Y102/SE2A1 INT_R_X37Y103/SE2BEG1 INT_R_X37Y103/SW2END1 INT_R_X39Y103/LOGIC_OUTS20 INT_R_X39Y103/NW2BEG2 INT_R_X39Y104/NW2A2 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX42_1->BRAM_FIFO18_DIADI12 CLBLM_R_X39Y103/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X38Y101/INT_L.SL1END1->>IMUX_L42 INT_L_X38Y102/INT_L.SE2END1->>SL1BEG1 INT_L_X38Y104/INT_L.NW2END2->>SW2BEG1 INT_R_X37Y103/INT_R.SW2END1->>SE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS20->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[12] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[13] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX44 BRAM_L_X38Y100/BRAM_FIFO18_DIADI13 BRAM_L_X38Y100/BRAM_IMUX44_1 CLBLL_L_X40Y101/CLBLL_SW4END0 CLBLL_L_X40Y109/CLBLL_SE4BEG0 CLBLM_R_X39Y101/CLBLM_SW4END0 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y103/CLBLM_M_AQ CLBLM_R_X39Y109/CLBLM_SE4BEG0 INT_L_X38Y101/IMUX_L44 INT_L_X38Y101/SR1END1 INT_L_X38Y102/NW2END1 INT_L_X38Y102/SR1BEG1 INT_L_X40Y101/SW6E0 INT_L_X40Y102/SW6D0 INT_L_X40Y103/SW6C0 INT_L_X40Y104/SW6B0 INT_L_X40Y105/SE6E0 INT_L_X40Y105/SW6A0 INT_L_X40Y106/SE6D0 INT_L_X40Y107/SE6C0 INT_L_X40Y108/SE6B0 INT_L_X40Y109/SE6A0 INT_R_X39Y101/NW2BEG1 INT_R_X39Y101/SW6END0 INT_R_X39Y102/NW2A1 INT_R_X39Y103/LOGIC_OUTS4 INT_R_X39Y103/NN6BEG0 INT_R_X39Y104/NN6A0 INT_R_X39Y105/NN6B0 INT_R_X39Y106/NN6C0 INT_R_X39Y107/NN6D0 INT_R_X39Y108/NN6E0 INT_R_X39Y108/NN6END_S1_0 INT_R_X39Y109/NN6END0 INT_R_X39Y109/SE6BEG0 INT_R_X41Y105/SE6END0 INT_R_X41Y105/SW6BEG0 VBRK_X99Y106/VBRK_SW4END0 VBRK_X99Y114/VBRK_SE4BEG0 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX44_1->BRAM_FIFO18_DIADI13 CLBLM_R_X39Y103/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X38Y101/INT_L.SR1END1->>IMUX_L44 INT_L_X38Y102/INT_L.NW2END1->>SR1BEG1 INT_R_X39Y101/INT_R.SW6END0->>NW2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X39Y109/INT_R.NN6END0->>SE6BEG0 INT_R_X41Y105/INT_R.SE6END0->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[14] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX46 BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_NE2A3 BRAM_INT_INTERFACE_L_X38Y99/INT_INTERFACE_SW4END3 BRAM_L_X38Y100/BRAM_FIFO18_DIADI14 BRAM_L_X38Y100/BRAM_IMUX46_1 BRAM_L_X38Y100/BRAM_NE2A3_1 BRAM_L_X38Y95/BRAM_SW4END3_4 BRKH_INT_X37Y99/BRKH_INT_SW6END3 BRKH_INT_X38Y99/BRKH_INT_SW6E3 CLBLM_R_X37Y101/CLBLM_NE2A3 CLBLM_R_X37Y99/CLBLM_SW4END3 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y103/CLBLM_M_BMUX INT_L_X38Y100/SW6D3 INT_L_X38Y101/IMUX_L46 INT_L_X38Y101/NE2END3 INT_L_X38Y101/SW6C3 INT_L_X38Y102/SW6B3 INT_L_X38Y103/SW6A3 INT_L_X38Y99/SW6E3 INT_R_X37Y100/NE2BEG3 INT_R_X37Y100/NL1BEG_N3 INT_R_X37Y100/SW6END_N0_3 INT_R_X37Y101/NE2A3 INT_R_X37Y99/SW6END3 INT_R_X39Y103/LOGIC_OUTS21 INT_R_X39Y103/SW6BEG3 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX46_1->BRAM_FIFO18_DIADI14 CLBLM_R_X39Y103/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X38Y101/INT_L.NE2END3->>IMUX_L46 INT_R_X37Y100/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X37Y100/INT_R.SW6END_N0_3->>NL1BEG_N3 INT_R_X39Y103/INT_R.LOGIC_OUTS21->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[15] - 
wires: BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BRAM_IMUX41 BRAM_L_X38Y100/BRAM_FIFO18_DIADI15 BRAM_L_X38Y100/BRAM_IMUX41_2 CLBLL_L_X40Y102/CLBLL_WW2A0 CLBLL_L_X40Y103/CLBLL_NE4BEG1 CLBLM_R_X39Y102/CLBLM_WW2A0 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y103/CLBLM_M_BQ CLBLM_R_X39Y103/CLBLM_NE4BEG1 INT_L_X38Y102/IMUX_L41 INT_L_X38Y102/WW2END0 INT_L_X40Y102/SS6END0 INT_L_X40Y102/WW2BEG0 INT_L_X40Y103/NE6A1 INT_L_X40Y103/SS6E0 INT_L_X40Y104/NE6B1 INT_L_X40Y104/SS6D0 INT_L_X40Y105/NE6C1 INT_L_X40Y105/SS6C0 INT_L_X40Y106/NE6D1 INT_L_X40Y106/SS6B0 INT_L_X40Y107/NE6E1 INT_L_X40Y107/SS6A0 INT_L_X40Y108/NW2END1 INT_L_X40Y108/SS6BEG0 INT_R_X39Y102/WW2A0 INT_R_X39Y103/LOGIC_OUTS5 INT_R_X39Y103/NE6BEG1 INT_R_X41Y107/NE6END1 INT_R_X41Y107/NW2BEG1 INT_R_X41Y108/NW2A1 VBRK_X99Y107/VBRK_WW2A0 VBRK_X99Y108/VBRK_NE4BEG1 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX41_2->BRAM_FIFO18_DIADI15 CLBLM_R_X39Y103/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X38Y102/INT_L.WW2END0->>IMUX_L41 INT_L_X40Y102/INT_L.SS6END0->>WW2BEG0 INT_L_X40Y108/INT_L.NW2END1->>SS6BEG0 INT_R_X39Y103/INT_R.LOGIC_OUTS5->>NE6BEG1 INT_R_X41Y107/INT_R.NE6END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[15] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[16] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX32 BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_SE2A0 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_SW2A0 BRAM_L_X38Y100/BRAM_FIFO18_DIBDI0 BRAM_L_X38Y100/BRAM_IMUX32_1 BRAM_L_X38Y100/BRAM_SE2A0_1 BRAM_L_X38Y100/BRAM_SW2A0_2 CLBLM_R_X37Y101/CLBLM_SE2A0 CLBLM_R_X37Y102/CLBLM_SW2A0 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y103/CLBLM_M_CMUX INT_L_X38Y101/IMUX_L32 INT_L_X38Y101/SE2END0 INT_L_X38Y102/SW2A0 INT_L_X38Y103/SW2BEG0 INT_L_X38Y103/WR1END1 INT_R_X37Y101/SE2A0 INT_R_X37Y102/SE2BEG0 INT_R_X37Y102/SW2END0 INT_R_X39Y103/LOGIC_OUTS22 INT_R_X39Y103/WR1BEG1 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX32_1->BRAM_FIFO18_DIBDI0 CLBLM_R_X39Y103/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X38Y101/INT_L.SE2END0->>IMUX_L32 INT_L_X38Y103/INT_L.WR1END1->>SW2BEG0 INT_R_X37Y102/INT_R.SW2END0->>SE2BEG0 INT_R_X39Y103/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[17] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_BRAM_IMUX34 BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_SE2A1 BRAM_INT_INTERFACE_L_X38Y107/INT_INTERFACE_NW4END2 BRAM_L_X38Y100/BRAM_FIFO18_DIBDI1 BRAM_L_X38Y100/BRAM_IMUX34_0 BRAM_L_X38Y100/BRAM_SE2A1_0 BRAM_L_X38Y105/BRAM_NW4END2_2 CLBLM_R_X37Y100/CLBLM_SE2A1 CLBLM_R_X37Y107/CLBLM_NW4END2 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y103/CLBLM_M_CQ INT_L_X38Y100/IMUX_L34 INT_L_X38Y100/SE2END1 INT_L_X38Y103/NW6A2 INT_L_X38Y104/NW6B2 INT_L_X38Y105/NW6C2 INT_L_X38Y106/NW6D2 INT_L_X38Y107/NW6E2 INT_R_X37Y100/SE2A1 INT_R_X37Y101/SE2BEG1 INT_R_X37Y101/SS6END1 INT_R_X37Y102/SS6E1 INT_R_X37Y103/SS6D1 INT_R_X37Y104/SS6C1 INT_R_X37Y105/SS6B1 INT_R_X37Y106/SS6A1 INT_R_X37Y107/NW6END2 INT_R_X37Y107/SS6BEG1 INT_R_X39Y103/LOGIC_OUTS6 INT_R_X39Y103/NW6BEG2 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX34_0->BRAM_FIFO18_DIBDI1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X38Y100/INT_L.SE2END1->>IMUX_L34 INT_R_X37Y101/INT_R.SS6END1->>SE2BEG1 INT_R_X37Y107/INT_R.NW6END2->>SS6BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS6->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[17] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[18] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_BRAM_IMUX36 BRAM_L_X38Y100/BRAM_FIFO18_DIBDI2 BRAM_L_X38Y100/BRAM_IMUX36_0 CLBLM_R_X39Y104/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y104/CLBLM_M_AMUX INT_L_X38Y100/IMUX_L36 INT_L_X38Y100/SS2END2 INT_L_X38Y101/SS2A2 INT_L_X38Y102/SL1END2 INT_L_X38Y102/SS2BEG2 INT_L_X38Y103/SL1BEG2 INT_L_X38Y103/SW2END2 INT_R_X39Y103/SW2A2 INT_R_X39Y104/LOGIC_OUTS20 INT_R_X39Y104/SW2BEG2 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX36_0->BRAM_FIFO18_DIBDI2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X38Y100/INT_L.SS2END2->>IMUX_L36 INT_L_X38Y102/INT_L.SL1END2->>SS2BEG2 INT_L_X38Y103/INT_L.SW2END2->>SL1BEG2 INT_R_X39Y104/INT_R.LOGIC_OUTS20->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[18] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[19] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_BRAM_IMUX38 BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_EE2A3 BRAM_INT_INTERFACE_L_X38Y108/INT_INTERFACE_NW4END0 BRAM_L_X38Y100/BRAM_EE2A3_0 BRAM_L_X38Y100/BRAM_FIFO18_DIBDI3 BRAM_L_X38Y100/BRAM_IMUX38_0 BRAM_L_X38Y105/BRAM_NW4END0_3 CLBLM_R_X37Y100/CLBLM_EE2A3 CLBLM_R_X37Y108/CLBLM_NW4END0 CLBLM_R_X39Y104/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y104/CLBLM_M_AQ INT_L_X36Y100/EE2BEG3 INT_L_X36Y100/SS6END3 INT_L_X36Y101/SS6E3 INT_L_X36Y101/SS6END_N0_3 INT_L_X36Y102/SS6D3 INT_L_X36Y103/SS6C3 INT_L_X36Y104/SS6B3 INT_L_X36Y105/SS6A3 INT_L_X36Y106/SS6BEG3 INT_L_X36Y106/SW2END3 INT_L_X36Y107/SW2END_N0_3 INT_L_X38Y100/EE2END3 INT_L_X38Y100/IMUX_L38 INT_L_X38Y104/NW6A0 INT_L_X38Y105/NW6B0 INT_L_X38Y106/NW6C0 INT_L_X38Y107/NW6D0 INT_L_X38Y108/NW6E0 INT_R_X37Y100/EE2A3 INT_R_X37Y106/SW2A3 INT_R_X37Y107/NW6END_S0_0 INT_R_X37Y107/SW2BEG3 INT_R_X37Y108/NW6END0 INT_R_X39Y104/LOGIC_OUTS4 INT_R_X39Y104/NW6BEG0 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX38_0->BRAM_FIFO18_DIBDI3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y100/INT_L.SS6END3->>EE2BEG3 INT_L_X36Y106/INT_L.SW2END3->>SS6BEG3 INT_L_X38Y100/INT_L.EE2END3->>IMUX_L38 INT_R_X37Y107/INT_R.NW6END_S0_0->>SW2BEG3 INT_R_X39Y104/INT_R.LOGIC_OUTS4->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[19] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_BRAM_IMUX26 BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_SW4END0 BRAM_L_X38Y100/BRAM_ER1BEG1_0 BRAM_L_X38Y100/BRAM_FIFO18_DIADI1 BRAM_L_X38Y100/BRAM_IMUX26_0 BRAM_L_X38Y100/BRAM_SW4END0_0 CLBLL_L_X40Y104/CLBLL_WW2END0 CLBLM_R_X37Y100/CLBLM_ER1BEG1 CLBLM_R_X37Y100/CLBLM_SW4END0 CLBLM_R_X39Y104/CLBLM_WW2END0 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y104/CLBLM_M_AQ INT_L_X38Y100/ER1END1 INT_L_X38Y100/IMUX_L26 INT_L_X38Y100/SW6E0 INT_L_X38Y101/SW6D0 INT_L_X38Y102/SW6C0 INT_L_X38Y103/SW6B0 INT_L_X38Y104/SW6A0 INT_L_X40Y104/WW2A0 INT_R_X37Y100/ER1BEG1 INT_R_X37Y100/SW6END0 INT_R_X39Y104/SW6BEG0 INT_R_X39Y104/WW2END0 INT_R_X41Y104/LOGIC_OUTS4 INT_R_X41Y104/WW2BEG0 VBRK_X99Y109/VBRK_WW2END0 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX26_0->BRAM_FIFO18_DIADI1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X38Y100/INT_L.ER1END1->>IMUX_L26 INT_R_X37Y100/INT_R.SW6END0->>ER1BEG1 INT_R_X39Y104/INT_R.WW2END0->>SW6BEG0 INT_R_X41Y104/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[20] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_SW4END3 BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX2 BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_ER1BEG0 BRAM_L_X38Y100/BRAM_ER1BEG0_1 BRAM_L_X38Y100/BRAM_FIFO18_DIBDI4 BRAM_L_X38Y100/BRAM_IMUX2_1 BRAM_L_X38Y100/BRAM_SW4END3_0 CLBLM_R_X37Y100/CLBLM_SW4END3 CLBLM_R_X37Y101/CLBLM_ER1BEG0 CLBLM_R_X39Y104/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y104/CLBLM_M_BMUX INT_L_X38Y100/SW6E3 INT_L_X38Y101/ER1END0 INT_L_X38Y101/IMUX_L2 INT_L_X38Y101/SW6D3 INT_L_X38Y102/SW6C3 INT_L_X38Y103/SW6B3 INT_L_X38Y104/SW6A3 INT_R_X37Y100/ER1BEG_S0 INT_R_X37Y100/SW6END3 INT_R_X37Y101/ER1BEG0 INT_R_X37Y101/SW6END_N0_3 INT_R_X39Y104/LOGIC_OUTS21 INT_R_X39Y104/SW6BEG3 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX2_1->BRAM_FIFO18_DIBDI4 CLBLM_R_X39Y104/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X38Y101/INT_L.ER1END0->>IMUX_L2 INT_R_X37Y100/INT_R.SW6END3->>ER1BEG_S0 INT_R_X39Y104/INT_R.LOGIC_OUTS21->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[20] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[21] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX4 BRAM_L_X38Y100/BRAM_FIFO18_DIBDI5 BRAM_L_X38Y100/BRAM_IMUX4_1 BRKH_INT_X39Y99/BRKH_INT_NN2BEG1 BRKH_INT_X39Y99/BRKH_INT_SS6E1 CLBLM_R_X39Y104/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y104/CLBLM_M_BQ INT_L_X38Y101/IMUX_L4 INT_L_X38Y101/WR1END2 INT_R_X39Y100/NN2A1 INT_R_X39Y100/SS6D1 INT_R_X39Y101/NN2END1 INT_R_X39Y101/SS6C1 INT_R_X39Y101/WR1BEG2 INT_R_X39Y102/SS6B1 INT_R_X39Y103/SS6A1 INT_R_X39Y104/LOGIC_OUTS5 INT_R_X39Y104/SS6BEG1 INT_R_X39Y98/NR1BEG1 INT_R_X39Y98/SS6END1 INT_R_X39Y99/NN2BEG1 INT_R_X39Y99/NR1END1 INT_R_X39Y99/SS6E1 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX4_1->BRAM_FIFO18_DIBDI5 CLBLM_R_X39Y104/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X38Y101/INT_L.WR1END2->>IMUX_L4 INT_R_X39Y101/INT_R.NN2END1->>WR1BEG2 INT_R_X39Y104/INT_R.LOGIC_OUTS5->>SS6BEG1 INT_R_X39Y98/INT_R.SS6END1->>NR1BEG1 INT_R_X39Y99/INT_R.NR1END1->>NN2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[21] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[22] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX6 BRAM_L_X38Y100/BRAM_FIFO18_DIBDI6 BRAM_L_X38Y100/BRAM_IMUX6_1 CLBLM_R_X39Y104/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y104/CLBLM_M_CMUX INT_L_X38Y101/IMUX_L6 INT_L_X38Y101/SR1END2 INT_L_X38Y102/SL1END1 INT_L_X38Y102/SR1BEG2 INT_L_X38Y103/SL1BEG1 INT_L_X38Y103/SR1END1 INT_L_X38Y104/SR1BEG1 INT_L_X38Y104/WR1END1 INT_R_X39Y104/LOGIC_OUTS22 INT_R_X39Y104/WR1BEG1 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX6_1->BRAM_FIFO18_DIBDI6 CLBLM_R_X39Y104/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X38Y101/INT_L.SR1END2->>IMUX_L6 INT_L_X38Y102/INT_L.SL1END1->>SR1BEG2 INT_L_X38Y103/INT_L.SR1END1->>SL1BEG1 INT_L_X38Y104/INT_L.WR1END1->>SR1BEG1 INT_R_X39Y104/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[22] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[23] - 
wires: BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BRAM_IMUX1 BRAM_L_X38Y100/BRAM_FIFO18_DIBDI7 BRAM_L_X38Y100/BRAM_IMUX1_2 CLBLL_L_X40Y102/CLBLL_WL1END1 CLBLL_L_X40Y105/CLBLL_NE2A2 CLBLM_R_X39Y102/CLBLM_WL1END1 CLBLM_R_X39Y104/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y104/CLBLM_M_CQ CLBLM_R_X39Y105/CLBLM_NE2A2 INT_L_X38Y102/IMUX_L1 INT_L_X38Y102/WL1END0 INT_L_X40Y102/SS2END2 INT_L_X40Y102/WL1BEG1 INT_L_X40Y103/SS2A2 INT_L_X40Y104/SL1END2 INT_L_X40Y104/SS2BEG2 INT_L_X40Y105/NE2END2 INT_L_X40Y105/SL1BEG2 INT_R_X39Y102/WL1BEG0 INT_R_X39Y102/WL1END1 INT_R_X39Y104/LOGIC_OUTS6 INT_R_X39Y104/NE2BEG2 INT_R_X39Y105/NE2A2 VBRK_X99Y107/VBRK_WL1END1 VBRK_X99Y110/VBRK_NE2A2 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX1_2->BRAM_FIFO18_DIBDI7 CLBLM_R_X39Y104/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X38Y102/INT_L.WL1END0->>IMUX_L1 INT_L_X40Y102/INT_L.SS2END2->>WL1BEG1 INT_L_X40Y104/INT_L.SL1END2->>SS2BEG2 INT_L_X40Y105/INT_L.NE2END2->>SL1BEG2 INT_R_X39Y102/INT_R.WL1END1->>WL1BEG0 INT_R_X39Y104/INT_R.LOGIC_OUTS6->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[23] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_BRAM_IMUX28 BRAM_L_X38Y100/BRAM_FIFO18_DIADI2 BRAM_L_X38Y100/BRAM_IMUX28_0 CLBLL_L_X40Y105/CLBLL_SW4A2 CLBLM_R_X39Y105/CLBLM_SW4A2 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y104/CLBLM_M_BMUX INT_L_X38Y100/IMUX_L28 INT_L_X38Y100/SL1END2 INT_L_X38Y101/SL1BEG2 INT_L_X38Y101/SW6END2 INT_L_X40Y105/NW2END3 INT_L_X40Y105/SW6BEG2 INT_R_X39Y101/SW6E2 INT_R_X39Y102/SW6D2 INT_R_X39Y103/SW6C2 INT_R_X39Y104/SW6B2 INT_R_X39Y105/SW6A2 INT_R_X41Y104/LOGIC_OUTS21 INT_R_X41Y104/NW2BEG3 INT_R_X41Y105/NW2A3 VBRK_X99Y110/VBRK_SW4A2 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX28_0->BRAM_FIFO18_DIADI2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X38Y100/INT_L.SL1END2->>IMUX_L28 INT_L_X38Y101/INT_L.SW6END2->>SL1BEG2 INT_L_X40Y105/INT_L.NW2END3->>SW6BEG2 INT_R_X41Y104/INT_R.LOGIC_OUTS21->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_BRAM_IMUX30 BRAM_L_X38Y100/BRAM_FIFO18_DIADI3 BRAM_L_X38Y100/BRAM_IMUX30_0 CLBLL_L_X40Y104/CLBLL_WW2END1 CLBLM_R_X39Y104/CLBLM_WW2END1 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y104/CLBLM_M_BQ INT_L_X38Y100/IMUX_L30 INT_L_X38Y100/SR1END2 INT_L_X38Y101/SR1BEG2 INT_L_X38Y101/SS2END1 INT_L_X38Y102/SS2A1 INT_L_X38Y103/SS2BEG1 INT_L_X38Y103/SW2END1 INT_L_X40Y104/WW2A1 INT_R_X39Y103/SW2A1 INT_R_X39Y104/SW2BEG1 INT_R_X39Y104/WW2END1 INT_R_X41Y104/LOGIC_OUTS5 INT_R_X41Y104/WW2BEG1 VBRK_X99Y109/VBRK_WW2END1 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX30_0->BRAM_FIFO18_DIADI3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X38Y100/INT_L.SR1END2->>IMUX_L30 INT_L_X38Y101/INT_L.SS2END1->>SR1BEG2 INT_L_X38Y103/INT_L.SW2END1->>SS2BEG1 INT_R_X39Y104/INT_R.WW2END1->>SW2BEG1 INT_R_X41Y104/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[4] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX41 BRAM_L_X38Y100/BRAM_FIFO18_DIADI4 BRAM_L_X38Y100/BRAM_IMUX41_1 CLBLL_L_X40Y100/CLBLL_SW4END0 CLBLM_R_X39Y100/CLBLM_SW4END0 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y104/CLBLM_M_CMUX INT_L_X38Y101/IMUX_L41 INT_L_X38Y101/WR1END1 INT_L_X40Y100/SW6E0 INT_L_X40Y101/SW6D0 INT_L_X40Y102/SW6C0 INT_L_X40Y103/SW6B0 INT_L_X40Y104/SW6A0 INT_R_X39Y100/NL1BEG0 INT_R_X39Y100/NL1END_S3_0 INT_R_X39Y100/SW6END0 INT_R_X39Y101/NL1END0 INT_R_X39Y101/WR1BEG1 INT_R_X41Y104/LOGIC_OUTS22 INT_R_X41Y104/SW6BEG0 VBRK_X99Y105/VBRK_SW4END0 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX41_1->BRAM_FIFO18_DIADI4 CLBLM_R_X41Y104/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X38Y101/INT_L.WR1END1->>IMUX_L41 INT_R_X39Y100/INT_R.SW6END0->>NL1BEG0 INT_R_X39Y101/INT_R.NL1END0->>WR1BEG1 INT_R_X41Y104/INT_R.LOGIC_OUTS22->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[5] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX43 BRAM_L_X38Y100/BRAM_FIFO18_DIADI5 BRAM_L_X38Y100/BRAM_IMUX43_1 CLBLL_L_X40Y100/CLBLL_SW4END2 CLBLM_R_X39Y100/CLBLM_SW4END2 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y104/CLBLM_M_CQ INT_L_X38Y101/FAN_ALT5 INT_L_X38Y101/FAN_BOUNCE5 INT_L_X38Y101/IMUX_L43 INT_L_X38Y101/NW2END3 INT_L_X40Y100/SW6E2 INT_L_X40Y101/SW6D2 INT_L_X40Y102/SW6C2 INT_L_X40Y103/SW6B2 INT_L_X40Y104/SW6A2 INT_R_X39Y100/NW2BEG3 INT_R_X39Y100/SW6END2 INT_R_X39Y101/NW2A3 INT_R_X41Y104/LOGIC_OUTS6 INT_R_X41Y104/SW6BEG2 VBRK_X99Y105/VBRK_SW4END2 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX43_1->BRAM_FIFO18_DIADI5 CLBLM_R_X41Y104/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X38Y101/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X38Y101/INT_L.FAN_BOUNCE5->>IMUX_L43 INT_L_X38Y101/INT_L.NW2END3->>FAN_ALT5 INT_R_X39Y100/INT_R.SW6END2->>NW2BEG3 INT_R_X41Y104/INT_R.LOGIC_OUTS6->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[6] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_BRAM_IMUX45 BRAM_L_X38Y100/BRAM_FIFO18_DIADI6 BRAM_L_X38Y100/BRAM_IMUX45_1 CLBLL_L_X40Y101/CLBLL_WW2A2 CLBLM_R_X39Y101/CLBLM_WW2A2 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y103/CLBLM_M_AMUX INT_L_X38Y101/IMUX_L45 INT_L_X38Y101/WW2END2 INT_L_X40Y101/SL1END2 INT_L_X40Y101/WW2BEG2 INT_L_X40Y102/SL1BEG2 INT_L_X40Y102/SW2END2 INT_R_X39Y101/WW2A2 INT_R_X41Y102/SW2A2 INT_R_X41Y103/LOGIC_OUTS20 INT_R_X41Y103/SW2BEG2 VBRK_X99Y106/VBRK_WW2A2 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX45_1->BRAM_FIFO18_DIADI6 CLBLM_R_X41Y103/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X38Y101/INT_L.WW2END2->>IMUX_L45 INT_L_X40Y101/INT_L.SL1END2->>WW2BEG2 INT_L_X40Y102/INT_L.SW2END2->>SL1BEG2 INT_R_X41Y103/INT_R.LOGIC_OUTS20->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[7] - 
wires: BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_EL1BEG0 BRAM_INT_INTERFACE_L_X38Y101/INT_INTERFACE_NW4END1 BRAM_INT_INTERFACE_L_X38Y102/INT_INTERFACE_BRAM_IMUX40 BRAM_L_X38Y100/BRAM_EL1BEG0_1 BRAM_L_X38Y100/BRAM_FIFO18_DIADI7 BRAM_L_X38Y100/BRAM_IMUX40_2 BRAM_L_X38Y100/BRAM_NW4END1_1 BRKH_INT_X38Y99/BRKH_INT_NW6C1 BRKH_INT_X41Y99/BRKH_INT_SS6D0 CLBLL_L_X40Y97/CLBLL_WW2END0 CLBLM_R_X37Y101/CLBLM_EL1BEG0 CLBLM_R_X37Y101/CLBLM_NW4END1 CLBLM_R_X39Y97/CLBLM_WW2END0 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y103/CLBLM_M_AQ INT_L_X38Y100/EL1END_S3_0 INT_L_X38Y100/NW6D1 INT_L_X38Y101/EL1END0 INT_L_X38Y101/NR1BEG0 INT_L_X38Y101/NW6E1 INT_L_X38Y102/IMUX_L40 INT_L_X38Y102/NR1END0 INT_L_X38Y97/NW6A1 INT_L_X38Y98/NW6B1 INT_L_X38Y99/NW6C1 INT_L_X40Y97/WW2A0 INT_R_X37Y101/EL1BEG0 INT_R_X37Y101/NW6END1 INT_R_X39Y97/NW6BEG1 INT_R_X39Y97/WW2END0 INT_R_X41Y100/SS6C0 INT_R_X41Y101/SS6B0 INT_R_X41Y102/SS6A0 INT_R_X41Y103/LOGIC_OUTS4 INT_R_X41Y103/SS6BEG0 INT_R_X41Y97/SS6END0 INT_R_X41Y97/WW2BEG0 INT_R_X41Y98/SS6E0 INT_R_X41Y99/SS6D0 VBRK_X99Y101/VBRK_WW2END0 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX40_2->BRAM_FIFO18_DIADI7 CLBLM_R_X41Y103/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X38Y101/INT_L.EL1END0->>NR1BEG0 INT_L_X38Y102/INT_L.NR1END0->>IMUX_L40 INT_R_X37Y101/INT_R.NW6END1->>EL1BEG0 INT_R_X39Y97/INT_R.WW2END0->>NW6BEG1 INT_R_X41Y103/INT_R.LOGIC_OUTS4->>SS6BEG0 INT_R_X41Y97/INT_R.SS6END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[8] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_BRAM_IMUX25 BRAM_L_X38Y100/BRAM_FIFO18_DIADI8 BRAM_L_X38Y100/BRAM_IMUX25_0 CLBLL_L_X40Y102/CLBLL_WW2A3 CLBLM_R_X39Y102/CLBLM_WW2A3 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y103/CLBLM_M_BMUX INT_L_X38Y100/IMUX_L25 INT_L_X38Y100/SS2END0 INT_L_X38Y101/SS2A0 INT_L_X38Y102/SR1BEG_S0 INT_L_X38Y102/SS2BEG0 INT_L_X38Y102/WW2END3 INT_L_X38Y103/WW2END_N0_3 INT_L_X40Y102/SW2END3 INT_L_X40Y102/WW2BEG3 INT_L_X40Y103/SW2END_N0_3 INT_R_X39Y102/WW2A3 INT_R_X41Y102/SW2A3 INT_R_X41Y103/LOGIC_OUTS21 INT_R_X41Y103/SW2BEG3 VBRK_X99Y107/VBRK_WW2A3 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX25_0->BRAM_FIFO18_DIADI8 CLBLM_R_X41Y103/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X38Y100/INT_L.SS2END0->>IMUX_L25 INT_L_X38Y102/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X38Y102/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y102/INT_L.SW2END3->>WW2BEG3 INT_R_X41Y103/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

line_fifo_d[9] - 
wires: BRAM_INT_INTERFACE_L_X38Y100/INT_INTERFACE_BRAM_IMUX27 BRAM_L_X38Y100/BRAM_FIFO18_DIADI9 BRAM_L_X38Y100/BRAM_IMUX27_0 BRKH_INT_X40Y99/BRKH_INT_NW6C2 BRKH_INT_X41Y99/BRKH_INT_SS6D1 CLBLL_L_X40Y101/CLBLL_NW4END2 CLBLM_R_X39Y101/CLBLM_NW4END2 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y103/CLBLM_M_BQ INT_L_X38Y100/IMUX_L27 INT_L_X38Y100/SR1END1 INT_L_X38Y101/SR1BEG1 INT_L_X38Y101/WL1END0 INT_L_X40Y100/NW6D2 INT_L_X40Y101/NW6E2 INT_L_X40Y97/NW6A2 INT_L_X40Y98/NW6B2 INT_L_X40Y99/NW6C2 INT_R_X39Y101/NW6END2 INT_R_X39Y101/WL1BEG0 INT_R_X41Y100/SS6C1 INT_R_X41Y101/SS6B1 INT_R_X41Y102/SS6A1 INT_R_X41Y103/LOGIC_OUTS5 INT_R_X41Y103/SS6BEG1 INT_R_X41Y97/NW6BEG2 INT_R_X41Y97/SS6END1 INT_R_X41Y98/SS6E1 INT_R_X41Y99/SS6D1 VBRK_X99Y106/VBRK_NW4END2 
pips: BRAM_L_X38Y100/BRAM_L.BRAM_IMUX27_0->BRAM_FIFO18_DIADI9 CLBLM_R_X41Y103/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X38Y100/INT_L.SR1END1->>IMUX_L27 INT_L_X38Y101/INT_L.WL1END0->>SR1BEG1 INT_R_X39Y101/INT_R.NW6END2->>WL1BEG0 INT_R_X41Y103/INT_R.LOGIC_OUTS5->>SS6BEG1 INT_R_X41Y97/INT_R.SS6END1->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out__0[9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_0_5/DOA0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_0_5/DIA0 - 
wires: CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y107/CLBLL_L_AQ CLBLM_R_X41Y104/CLBLM_FAN0 CLBLM_R_X41Y104/CLBLM_M_AI INT_L_X40Y104/SE2A0 INT_L_X40Y105/SE2BEG0 INT_L_X40Y105/SS2END0 INT_L_X40Y106/SS2A0 INT_L_X40Y107/LOGIC_OUTS_L0 INT_L_X40Y107/SS2BEG0 INT_R_X41Y104/FAN0 INT_R_X41Y104/FAN_ALT0 INT_R_X41Y104/SE2END0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X41Y104/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI INT_L_X40Y105/INT_L.SS2END0->>SE2BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_R_X41Y104/INT_R.FAN_ALT0->>FAN0 INT_R_X41Y104/INT_R.SE2END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_0_5/ADDRA0 - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG1 CLBLL_L_X40Y103/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_NE2A2 CLBLL_L_X40Y104/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EL1BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG3 CLBLM_R_X39Y103/CLBLM_IMUX14 CLBLM_R_X39Y103/CLBLM_IMUX15 CLBLM_R_X39Y103/CLBLM_IMUX20 CLBLM_R_X39Y103/CLBLM_IMUX32 CLBLM_R_X39Y103/CLBLM_IMUX7 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y103/CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_L_CQ CLBLM_R_X39Y103/CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_IMUX15 CLBLM_R_X39Y104/CLBLM_IMUX32 CLBLM_R_X39Y104/CLBLM_IMUX7 CLBLM_R_X39Y104/CLBLM_M_A1 CLBLM_R_X39Y104/CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_NE2A2 CLBLM_R_X39Y104/CLBLM_WR1END3 CLBLM_R_X41Y103/CLBLM_IMUX15 CLBLM_R_X41Y103/CLBLM_IMUX32 CLBLM_R_X41Y103/CLBLM_IMUX7 CLBLM_R_X41Y103/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_IMUX15 CLBLM_R_X41Y104/CLBLM_IMUX32 CLBLM_R_X41Y104/CLBLM_IMUX7 CLBLM_R_X41Y104/CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_M_C1 INT_L_X40Y103/EL1BEG0 INT_L_X40Y103/EL1END1 INT_L_X40Y103/ER1END3 INT_L_X40Y103/NE2BEG3 INT_L_X40Y104/ER1END_N3_3 INT_L_X40Y104/NE2A3 INT_L_X40Y104/NE2END2 INT_L_X40Y104/WR1BEG3 INT_R_X39Y102/SR1END3 INT_R_X39Y103/BYP_ALT2 INT_R_X39Y103/BYP_BOUNCE2 INT_R_X39Y103/EL1BEG1 INT_R_X39Y103/ER1BEG3 INT_R_X39Y103/IMUX14 INT_R_X39Y103/IMUX15 INT_R_X39Y103/IMUX20 INT_R_X39Y103/IMUX32 INT_R_X39Y103/IMUX7 INT_R_X39Y103/LOGIC_OUTS2 INT_R_X39Y103/NE2BEG2 INT_R_X39Y103/SR1BEG3 INT_R_X39Y103/SR1END3 INT_R_X39Y103/SR1END_N3_3 INT_R_X39Y104/BYP_BOUNCE_N3_2 INT_R_X39Y104/IMUX15 INT_R_X39Y104/IMUX32 INT_R_X39Y104/IMUX7 INT_R_X39Y104/NE2A2 INT_R_X39Y104/SR1BEG3 INT_R_X39Y104/SR1END_N3_3 INT_R_X39Y104/WR1END3 INT_R_X41Y102/EL1END_S3_0 INT_R_X41Y103/EL1END0 INT_R_X41Y103/FAN_BOUNCE_S3_4 INT_R_X41Y103/IMUX15 INT_R_X41Y103/IMUX32 INT_R_X41Y103/IMUX7 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/FAN_ALT4 INT_R_X41Y104/FAN_BOUNCE4 INT_R_X41Y104/IMUX15 INT_R_X41Y104/IMUX32 INT_R_X41Y104/IMUX7 INT_R_X41Y104/NE2END3 INT_R_X41Y104/NR1END0 VBRK_X99Y108/VBRK_EL1BEG1 VBRK_X99Y108/VBRK_ER1BEG3 VBRK_X99Y109/VBRK_NE2A2 VBRK_X99Y109/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X40Y104/INT_L.NE2END2->>WR1BEG3 INT_R_X39Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X39Y103/INT_R.SR1END3->>IMUX15 INT_R_X39Y103/INT_R.SR1END3->>IMUX7 INT_R_X39Y103/INT_R.SR1END_N3_3->>IMUX32 INT_R_X39Y104/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X39Y104/INT_R.WR1END3->>IMUX15 INT_R_X39Y104/INT_R.WR1END3->>IMUX7 INT_R_X39Y104/INT_R.WR1END3->>SR1BEG3 INT_R_X41Y103/INT_R.EL1END0->>IMUX32 INT_R_X41Y103/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y104/INT_R.NE2END3->>IMUX15 INT_R_X41Y104/INT_R.NE2END3->>IMUX7 INT_R_X41Y104/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y104/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_0_5/ADDRA1 - 
wires: CLBLL_L_X40Y103/CLBLL_EE2BEG1 CLBLL_L_X40Y103/CLBLL_WL1END0 CLBLL_L_X40Y103/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_IMUX18 CLBLM_R_X39Y103/CLBLM_IMUX19 CLBLM_R_X39Y103/CLBLM_IMUX2 CLBLM_R_X39Y103/CLBLM_IMUX29 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y103/CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_L_BQ CLBLM_R_X39Y103/CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_WL1END0 CLBLM_R_X39Y103/CLBLM_WR1END3 CLBLM_R_X39Y104/CLBLM_IMUX18 CLBLM_R_X39Y104/CLBLM_IMUX2 CLBLM_R_X39Y104/CLBLM_IMUX29 CLBLM_R_X39Y104/CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_IMUX18 CLBLM_R_X41Y103/CLBLM_IMUX2 CLBLM_R_X41Y103/CLBLM_IMUX29 CLBLM_R_X41Y103/CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_IMUX18 CLBLM_R_X41Y104/CLBLM_IMUX2 CLBLM_R_X41Y104/CLBLM_IMUX29 CLBLM_R_X41Y104/CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_M_C2 INT_L_X40Y103/EE2A1 INT_L_X40Y103/WL1BEG0 INT_L_X40Y103/WR1BEG3 INT_L_X40Y103/WR1END2 INT_R_X39Y103/EE2BEG1 INT_R_X39Y103/IMUX18 INT_R_X39Y103/IMUX19 INT_R_X39Y103/IMUX2 INT_R_X39Y103/IMUX29 INT_R_X39Y103/LOGIC_OUTS1 INT_R_X39Y103/NR1BEG1 INT_R_X39Y103/WL1END0 INT_R_X39Y103/WR1END3 INT_R_X39Y104/GFAN1 INT_R_X39Y104/IMUX18 INT_R_X39Y104/IMUX2 INT_R_X39Y104/IMUX29 INT_R_X39Y104/NR1END1 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/EE2END1 INT_R_X41Y103/IMUX18 INT_R_X41Y103/IMUX2 INT_R_X41Y103/IMUX29 INT_R_X41Y103/NR1BEG1 INT_R_X41Y103/WR1BEG2 INT_R_X41Y104/GFAN1 INT_R_X41Y104/IMUX18 INT_R_X41Y104/IMUX2 INT_R_X41Y104/IMUX29 INT_R_X41Y104/NR1END1 VBRK_X99Y108/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_WL1END0 VBRK_X99Y108/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y103/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y103/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y103/INT_R.WL1END0->>IMUX18 INT_R_X39Y103/INT_R.WL1END0->>IMUX2 INT_R_X39Y103/INT_R.WR1END3->>IMUX29 INT_R_X39Y104/INT_R.GFAN1->>IMUX29 INT_R_X39Y104/INT_R.NR1END1->>GFAN1 INT_R_X39Y104/INT_R.NR1END1->>IMUX18 INT_R_X39Y104/INT_R.NR1END1->>IMUX2 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y103/INT_R.EE2END1->>BYP_ALT5 INT_R_X41Y103/INT_R.EE2END1->>IMUX18 INT_R_X41Y103/INT_R.EE2END1->>IMUX2 INT_R_X41Y103/INT_R.EE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y104/INT_R.GFAN1->>IMUX29 INT_R_X41Y104/INT_R.NR1END1->>GFAN1 INT_R_X41Y104/INT_R.NR1END1->>IMUX18 INT_R_X41Y104/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_0_5/ADDRA2 - 
wires: CLBLL_L_X40Y102/CLBLL_SE2A3 CLBLL_L_X40Y103/CLBLL_EE2BEG3 CLBLM_R_X39Y102/CLBLM_SE2A3 CLBLM_R_X39Y103/CLBLM_EE2BEG3 CLBLM_R_X39Y103/CLBLM_IMUX1 CLBLM_R_X39Y103/CLBLM_IMUX17 CLBLM_R_X39Y103/CLBLM_IMUX22 CLBLM_R_X39Y103/CLBLM_IMUX25 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y103/CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_L_BMUX CLBLM_R_X39Y103/CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_M_C3 CLBLM_R_X39Y104/CLBLM_IMUX1 CLBLM_R_X39Y104/CLBLM_IMUX17 CLBLM_R_X39Y104/CLBLM_IMUX22 CLBLM_R_X39Y104/CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_IMUX1 CLBLM_R_X41Y103/CLBLM_IMUX17 CLBLM_R_X41Y103/CLBLM_IMUX22 CLBLM_R_X41Y103/CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_IMUX17 CLBLM_R_X41Y104/CLBLM_IMUX22 CLBLM_R_X41Y104/CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_M_C3 INT_L_X40Y102/ER1BEG_S0 INT_L_X40Y102/SE2END3 INT_L_X40Y103/EE2A3 INT_L_X40Y103/ER1BEG0 INT_R_X39Y102/SE2A3 INT_R_X39Y103/EE2BEG3 INT_R_X39Y103/FAN_BOUNCE_S3_6 INT_R_X39Y103/IMUX1 INT_R_X39Y103/IMUX17 INT_R_X39Y103/IMUX22 INT_R_X39Y103/IMUX25 INT_R_X39Y103/LOGIC_OUTS17 INT_R_X39Y103/NL1BEG2 INT_R_X39Y103/NR1BEG3 INT_R_X39Y103/SE2BEG3 INT_R_X39Y103/SR1BEG_S0 INT_R_X39Y104/FAN_ALT6 INT_R_X39Y104/FAN_BOUNCE6 INT_R_X39Y104/IMUX1 INT_R_X39Y104/IMUX17 INT_R_X39Y104/IMUX22 INT_R_X39Y104/NL1END2 INT_R_X39Y104/NR1END3 INT_R_X41Y103/BYP_ALT7 INT_R_X41Y103/BYP_BOUNCE7 INT_R_X41Y103/EE2END3 INT_R_X41Y103/ER1END0 INT_R_X41Y103/IMUX1 INT_R_X41Y103/IMUX17 INT_R_X41Y103/IMUX22 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/BYP_BOUNCE_N3_7 INT_R_X41Y104/IMUX1 INT_R_X41Y104/IMUX17 INT_R_X41Y104/IMUX22 INT_R_X41Y104/NR1END3 VBRK_X99Y107/VBRK_SE2A3 VBRK_X99Y108/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y102/INT_L.SE2END3->>ER1BEG_S0 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX1 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y104/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X39Y104/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y104/INT_R.NR1END3->>IMUX22 INT_R_X41Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y103/INT_R.EE2END3->>BYP_ALT7 INT_R_X41Y103/INT_R.EE2END3->>IMUX22 INT_R_X41Y103/INT_R.EE2END3->>NR1BEG3 INT_R_X41Y103/INT_R.ER1END0->>IMUX1 INT_R_X41Y103/INT_R.ER1END0->>IMUX17 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y104/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_0_5/ADDRD0 - 
wires: CLBLL_L_X40Y104/CLBLL_EE2BEG0 CLBLM_R_X39Y103/CLBLM_IMUX37 CLBLM_R_X39Y103/CLBLM_IMUX40 CLBLM_R_X39Y103/CLBLM_IMUX9 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y103/CLBLM_L_A5 CLBLM_R_X39Y103/CLBLM_L_AMUX CLBLM_R_X39Y103/CLBLM_L_D4 CLBLM_R_X39Y103/CLBLM_M_D1 CLBLM_R_X39Y104/CLBLM_EE2BEG0 CLBLM_R_X39Y104/CLBLM_IMUX40 CLBLM_R_X39Y104/CLBLM_M_D1 CLBLM_R_X41Y103/CLBLM_IMUX40 CLBLM_R_X41Y103/CLBLM_M_D1 CLBLM_R_X41Y104/CLBLM_IMUX40 CLBLM_R_X41Y104/CLBLM_M_D1 INT_L_X38Y103/NL1BEG1 INT_L_X38Y103/WL1END1 INT_L_X38Y104/EL1BEG0 INT_L_X38Y104/NL1END1 INT_L_X40Y104/EE2A0 INT_R_X39Y103/EL1END_S3_0 INT_R_X39Y103/IMUX37 INT_R_X39Y103/IMUX40 INT_R_X39Y103/IMUX9 INT_R_X39Y103/LOGIC_OUTS16 INT_R_X39Y103/SL1END0 INT_R_X39Y103/WL1BEG1 INT_R_X39Y104/EE2BEG0 INT_R_X39Y104/EL1END0 INT_R_X39Y104/IMUX40 INT_R_X39Y104/SL1BEG0 INT_R_X41Y103/IMUX40 INT_R_X41Y103/SL1END0 INT_R_X41Y104/EE2END0 INT_R_X41Y104/IMUX40 INT_R_X41Y104/SL1BEG0 VBRK_X99Y109/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X38Y103/INT_L.WL1END1->>NL1BEG1 INT_L_X38Y104/INT_L.NL1END1->>EL1BEG0 INT_R_X39Y103/INT_R.LOGIC_OUTS16->>IMUX37 INT_R_X39Y103/INT_R.LOGIC_OUTS16->>WL1BEG1 INT_R_X39Y103/INT_R.SL1END0->>IMUX40 INT_R_X39Y103/INT_R.SL1END0->>IMUX9 INT_R_X39Y104/INT_R.EL1END0->>EE2BEG0 INT_R_X39Y104/INT_R.EL1END0->>IMUX40 INT_R_X39Y104/INT_R.EL1END0->>SL1BEG0 INT_R_X41Y103/INT_R.SL1END0->>IMUX40 INT_R_X41Y104/INT_R.EE2END0->>IMUX40 INT_R_X41Y104/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_0_5/ADDRD1 - 
wires: CLBLL_L_X40Y104/CLBLL_EE2BEG2 CLBLL_L_X40Y104/CLBLL_SE2A3 CLBLL_L_X40Y104/CLBLL_WL1END2 CLBLM_R_X39Y103/CLBLM_IMUX39 CLBLM_R_X39Y103/CLBLM_IMUX45 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y103/CLBLM_L_D3 CLBLM_R_X39Y103/CLBLM_L_DQ CLBLM_R_X39Y103/CLBLM_M_D2 CLBLM_R_X39Y104/CLBLM_EE2BEG2 CLBLM_R_X39Y104/CLBLM_IMUX45 CLBLM_R_X39Y104/CLBLM_M_D2 CLBLM_R_X39Y104/CLBLM_SE2A3 CLBLM_R_X39Y104/CLBLM_WL1END2 CLBLM_R_X41Y103/CLBLM_IMUX45 CLBLM_R_X41Y103/CLBLM_M_D2 CLBLM_R_X41Y104/CLBLM_IMUX45 CLBLM_R_X41Y104/CLBLM_M_D2 INT_L_X38Y104/EL1BEG2 INT_L_X38Y104/NE2BEG3 INT_L_X38Y104/NW2END3 INT_L_X38Y105/NE2A3 INT_L_X40Y104/EE2A2 INT_L_X40Y104/SE2END3 INT_L_X40Y104/WL1BEG2 INT_R_X39Y103/IMUX39 INT_R_X39Y103/IMUX45 INT_R_X39Y103/LOGIC_OUTS3 INT_R_X39Y103/NW2BEG3 INT_R_X39Y103/SL1END2 INT_R_X39Y104/EE2BEG2 INT_R_X39Y104/EL1END2 INT_R_X39Y104/IMUX45 INT_R_X39Y104/NW2A3 INT_R_X39Y104/SE2A3 INT_R_X39Y104/SL1BEG2 INT_R_X39Y104/WL1END2 INT_R_X39Y105/NE2END3 INT_R_X39Y105/SE2BEG3 INT_R_X41Y103/IMUX45 INT_R_X41Y103/SL1END2 INT_R_X41Y104/EE2END2 INT_R_X41Y104/IMUX45 INT_R_X41Y104/SL1BEG2 VBRK_X99Y109/VBRK_EE2BEG2 VBRK_X99Y109/VBRK_SE2A3 VBRK_X99Y109/VBRK_WL1END2 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y104/INT_L.NW2END3->>EL1BEG2 INT_L_X38Y104/INT_L.NW2END3->>NE2BEG3 INT_L_X40Y104/INT_L.SE2END3->>WL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS3->>IMUX39 INT_R_X39Y103/INT_R.LOGIC_OUTS3->>NW2BEG3 INT_R_X39Y103/INT_R.SL1END2->>IMUX45 INT_R_X39Y104/INT_R.EL1END2->>EE2BEG2 INT_R_X39Y104/INT_R.EL1END2->>SL1BEG2 INT_R_X39Y104/INT_R.WL1END2->>IMUX45 INT_R_X39Y105/INT_R.NE2END3->>SE2BEG3 INT_R_X41Y103/INT_R.SL1END2->>IMUX45 INT_R_X41Y104/INT_R.EE2END2->>IMUX45 INT_R_X41Y104/INT_R.EE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_0_5/ADDRD2 - 
wires: BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_WW2END1 BRAM_L_X38Y100/BRAM_ER1BEG2_3 BRAM_L_X38Y100/BRAM_WW2END1_3 CLBLL_L_X40Y104/CLBLL_EL1BEG2 CLBLL_L_X40Y104/CLBLL_NE2A3 CLBLM_R_X37Y103/CLBLM_ER1BEG2 CLBLM_R_X37Y103/CLBLM_WW2END1 CLBLM_R_X39Y103/CLBLM_IMUX38 CLBLM_R_X39Y103/CLBLM_IMUX41 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y103/CLBLM_L_D1 CLBLM_R_X39Y103/CLBLM_L_DMUX CLBLM_R_X39Y103/CLBLM_M_D3 CLBLM_R_X39Y104/CLBLM_EL1BEG2 CLBLM_R_X39Y104/CLBLM_IMUX38 CLBLM_R_X39Y104/CLBLM_M_D3 CLBLM_R_X39Y104/CLBLM_NE2A3 CLBLM_R_X41Y103/CLBLM_IMUX38 CLBLM_R_X41Y103/CLBLM_M_D3 CLBLM_R_X41Y104/CLBLM_IMUX38 CLBLM_R_X41Y104/CLBLM_M_D3 INT_L_X38Y103/EL1BEG1 INT_L_X38Y103/ER1BEG3 INT_L_X38Y103/ER1END2 INT_L_X38Y103/WW2A1 INT_L_X40Y103/SE2A3 INT_L_X40Y104/EL1END2 INT_L_X40Y104/ER1BEG3 INT_L_X40Y104/NE2END3 INT_L_X40Y104/SE2BEG3 INT_R_X37Y103/ER1BEG2 INT_R_X37Y103/WW2END1 INT_R_X39Y103/EL1END1 INT_R_X39Y103/ER1END3 INT_R_X39Y103/IMUX38 INT_R_X39Y103/IMUX41 INT_R_X39Y103/LOGIC_OUTS19 INT_R_X39Y103/NE2BEG3 INT_R_X39Y103/NL1BEG0 INT_R_X39Y103/NL1END_S3_0 INT_R_X39Y103/WW2BEG1 INT_R_X39Y104/EL1BEG2 INT_R_X39Y104/ER1END_N3_3 INT_R_X39Y104/IMUX38 INT_R_X39Y104/NE2A3 INT_R_X39Y104/NL1BEG_N3 INT_R_X39Y104/NL1END0 INT_R_X41Y103/IMUX38 INT_R_X41Y103/SE2END3 INT_R_X41Y104/ER1END3 INT_R_X41Y104/IMUX38 INT_R_X41Y105/ER1END_N3_3 VBRK_X99Y109/VBRK_EL1BEG2 VBRK_X99Y109/VBRK_NE2A3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y103/INT_L.ER1END2->>EL1BEG1 INT_L_X38Y103/INT_L.ER1END2->>ER1BEG3 INT_L_X40Y104/INT_L.EL1END2->>ER1BEG3 INT_L_X40Y104/INT_L.NE2END3->>SE2BEG3 INT_R_X37Y103/INT_R.WW2END1->>ER1BEG2 INT_R_X39Y103/INT_R.EL1END1->>IMUX41 INT_R_X39Y103/INT_R.ER1END3->>IMUX38 INT_R_X39Y103/INT_R.ER1END3->>NE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X39Y103/INT_R.LOGIC_OUTS19->>WW2BEG1 INT_R_X39Y104/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X39Y104/INT_R.NL1BEG_N3->>IMUX38 INT_R_X39Y104/INT_R.NL1END0->>NL1BEG_N3 INT_R_X41Y103/INT_R.SE2END3->>IMUX38 INT_R_X41Y104/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_0_5/WE - 
wires: CLBLL_L_X40Y102/CLBLL_WW2END1 CLBLL_L_X40Y103/CLBLL_SW2A2 CLBLL_L_X40Y103/CLBLL_WL1END1 CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y104/CLBLL_L_AMUX CLBLL_L_X40Y106/CLBLL_WR1END3 CLBLL_L_X42Y102/CLBLL_SE2A2 CLBLL_L_X42Y102/CLBLL_WL1END1 CLBLM_R_X39Y102/CLBLM_IMUX44 CLBLM_R_X39Y102/CLBLM_M_D4 CLBLM_R_X39Y102/CLBLM_WW2END1 CLBLM_R_X39Y103/CLBLM_FAN7 CLBLM_R_X39Y103/CLBLM_IMUX10 CLBLM_R_X39Y103/CLBLM_IMUX36 CLBLM_R_X39Y103/CLBLM_L_A4 CLBLM_R_X39Y103/CLBLM_L_D2 CLBLM_R_X39Y103/CLBLM_M_CE CLBLM_R_X39Y103/CLBLM_SW2A2 CLBLM_R_X39Y103/CLBLM_WL1END1 CLBLM_R_X39Y104/CLBLM_FAN7 CLBLM_R_X39Y104/CLBLM_M_CE CLBLM_R_X39Y106/CLBLM_IMUX12 CLBLM_R_X39Y106/CLBLM_IMUX7 CLBLM_R_X39Y106/CLBLM_M_A1 CLBLM_R_X39Y106/CLBLM_M_B6 CLBLM_R_X39Y106/CLBLM_WR1END3 CLBLM_R_X41Y102/CLBLM_IMUX20 CLBLM_R_X41Y102/CLBLM_L_C2 CLBLM_R_X41Y102/CLBLM_SE2A2 CLBLM_R_X41Y102/CLBLM_WL1END1 CLBLM_R_X41Y103/CLBLM_FAN7 CLBLM_R_X41Y103/CLBLM_M_CE CLBLM_R_X41Y104/CLBLM_FAN7 CLBLM_R_X41Y104/CLBLM_M_CE INT_L_X40Y102/WW2A1 INT_L_X40Y103/SE2A2 INT_L_X40Y103/SW2A2 INT_L_X40Y103/SW2END2 INT_L_X40Y103/WL1BEG1 INT_L_X40Y104/LOGIC_OUTS_L16 INT_L_X40Y104/NE2BEG2 INT_L_X40Y104/SE2BEG2 INT_L_X40Y104/SW2BEG2 INT_L_X40Y105/NE2A2 INT_L_X40Y106/NW2END2 INT_L_X40Y106/WR1BEG3 INT_L_X42Y102/SE2END2 INT_L_X42Y102/WL1BEG1 INT_R_X39Y102/IMUX44 INT_R_X39Y102/NL1BEG1 INT_R_X39Y102/NN2BEG2 INT_R_X39Y102/SL1END2 INT_R_X39Y102/WW2END1 INT_R_X39Y103/FAN7 INT_R_X39Y103/FAN_ALT7 INT_R_X39Y103/IMUX10 INT_R_X39Y103/IMUX36 INT_R_X39Y103/NL1END1 INT_R_X39Y103/NN2A2 INT_R_X39Y103/SL1BEG2 INT_R_X39Y103/SW2END2 INT_R_X39Y103/WL1END1 INT_R_X39Y104/FAN7 INT_R_X39Y104/FAN_ALT7 INT_R_X39Y104/NN2BEG2 INT_R_X39Y104/NN2END2 INT_R_X39Y105/NN2A2 INT_R_X39Y106/IMUX12 INT_R_X39Y106/IMUX7 INT_R_X39Y106/NN2END2 INT_R_X39Y106/WR1END3 INT_R_X41Y102/IMUX20 INT_R_X41Y102/SE2A2 INT_R_X41Y102/WL1END1 INT_R_X41Y102/WW2BEG1 INT_R_X41Y103/FAN7 INT_R_X41Y103/FAN_ALT7 INT_R_X41Y103/SE2BEG2 INT_R_X41Y103/SE2END2 INT_R_X41Y103/SW2A2 INT_R_X41Y104/FAN7 INT_R_X41Y104/FAN_ALT7 INT_R_X41Y104/SL1END2 INT_R_X41Y104/SW2BEG2 INT_R_X41Y105/NE2END2 INT_R_X41Y105/NW2BEG2 INT_R_X41Y105/SL1BEG2 INT_R_X41Y106/NW2A2 VBRK_X99Y107/VBRK_WW2END1 VBRK_X99Y108/VBRK_SW2A2 VBRK_X99Y108/VBRK_WL1END1 VBRK_X99Y111/VBRK_WR1END3 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y104/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y103/INT_L.SW2END2->>WL1BEG1 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_L_X40Y106/INT_L.NW2END2->>WR1BEG3 INT_L_X42Y102/INT_L.SE2END2->>WL1BEG1 INT_R_X39Y102/INT_R.SL1END2->>IMUX44 INT_R_X39Y102/INT_R.WW2END1->>NL1BEG1 INT_R_X39Y102/INT_R.WW2END1->>NN2BEG2 INT_R_X39Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y103/INT_R.NL1END1->>IMUX10 INT_R_X39Y103/INT_R.SW2END2->>IMUX36 INT_R_X39Y103/INT_R.SW2END2->>SL1BEG2 INT_R_X39Y103/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y104/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y104/INT_R.NN2END2->>FAN_ALT7 INT_R_X39Y104/INT_R.NN2END2->>NN2BEG2 INT_R_X39Y106/INT_R.NN2END2->>IMUX12 INT_R_X39Y106/INT_R.WR1END3->>IMUX7 INT_R_X41Y102/INT_R.WL1END1->>IMUX20 INT_R_X41Y102/INT_R.WL1END1->>WW2BEG1 INT_R_X41Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y103/INT_R.SE2END2->>FAN_ALT7 INT_R_X41Y103/INT_R.SE2END2->>SE2BEG2 INT_R_X41Y104/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y104/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y104/INT_R.SL1END2->>SW2BEG2 INT_R_X41Y105/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y105/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_0_5/DOA1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_0_5/DIA1 - 
wires: CLBLM_R_X41Y104/CLBLM_BYP1 CLBLM_R_X41Y104/CLBLM_M_AX CLBLM_R_X41Y106/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y106/CLBLM_M_AQ INT_R_X41Y104/BYP1 INT_R_X41Y104/BYP_ALT1 INT_R_X41Y104/SS2END0 INT_R_X41Y105/SS2A0 INT_R_X41Y106/LOGIC_OUTS4 INT_R_X41Y106/SS2BEG0 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y106/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y104/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y104/INT_R.SS2END0->>BYP_ALT1 INT_R_X41Y106/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_0_5/DOB0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_0_5/DIB0 - 
wires: CLBLM_R_X41Y104/CLBLM_FAN2 CLBLM_R_X41Y104/CLBLM_M_BI CLBLM_R_X41Y106/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y106/CLBLM_M_BQ INT_L_X40Y104/SE2A1 INT_L_X40Y105/SE2BEG1 INT_L_X40Y105/SW2END1 INT_R_X41Y104/FAN2 INT_R_X41Y104/FAN_ALT2 INT_R_X41Y104/SE2END1 INT_R_X41Y105/SW2A1 INT_R_X41Y106/LOGIC_OUTS5 INT_R_X41Y106/SW2BEG1 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X41Y106/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y105/INT_L.SW2END1->>SE2BEG1 INT_R_X41Y104/INT_R.FAN_ALT2->>FAN2 INT_R_X41Y104/INT_R.SE2END1->>FAN_ALT2 INT_R_X41Y106/INT_R.LOGIC_OUTS5->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_0_5/ADDRB0 - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG1 CLBLL_L_X40Y103/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_NE2A2 CLBLL_L_X40Y104/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EL1BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG3 CLBLM_R_X39Y103/CLBLM_IMUX14 CLBLM_R_X39Y103/CLBLM_IMUX15 CLBLM_R_X39Y103/CLBLM_IMUX20 CLBLM_R_X39Y103/CLBLM_IMUX32 CLBLM_R_X39Y103/CLBLM_IMUX7 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y103/CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_L_CQ CLBLM_R_X39Y103/CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_IMUX15 CLBLM_R_X39Y104/CLBLM_IMUX32 CLBLM_R_X39Y104/CLBLM_IMUX7 CLBLM_R_X39Y104/CLBLM_M_A1 CLBLM_R_X39Y104/CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_NE2A2 CLBLM_R_X39Y104/CLBLM_WR1END3 CLBLM_R_X41Y103/CLBLM_IMUX15 CLBLM_R_X41Y103/CLBLM_IMUX32 CLBLM_R_X41Y103/CLBLM_IMUX7 CLBLM_R_X41Y103/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_IMUX15 CLBLM_R_X41Y104/CLBLM_IMUX32 CLBLM_R_X41Y104/CLBLM_IMUX7 CLBLM_R_X41Y104/CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_M_C1 INT_L_X40Y103/EL1BEG0 INT_L_X40Y103/EL1END1 INT_L_X40Y103/ER1END3 INT_L_X40Y103/NE2BEG3 INT_L_X40Y104/ER1END_N3_3 INT_L_X40Y104/NE2A3 INT_L_X40Y104/NE2END2 INT_L_X40Y104/WR1BEG3 INT_R_X39Y102/SR1END3 INT_R_X39Y103/BYP_ALT2 INT_R_X39Y103/BYP_BOUNCE2 INT_R_X39Y103/EL1BEG1 INT_R_X39Y103/ER1BEG3 INT_R_X39Y103/IMUX14 INT_R_X39Y103/IMUX15 INT_R_X39Y103/IMUX20 INT_R_X39Y103/IMUX32 INT_R_X39Y103/IMUX7 INT_R_X39Y103/LOGIC_OUTS2 INT_R_X39Y103/NE2BEG2 INT_R_X39Y103/SR1BEG3 INT_R_X39Y103/SR1END3 INT_R_X39Y103/SR1END_N3_3 INT_R_X39Y104/BYP_BOUNCE_N3_2 INT_R_X39Y104/IMUX15 INT_R_X39Y104/IMUX32 INT_R_X39Y104/IMUX7 INT_R_X39Y104/NE2A2 INT_R_X39Y104/SR1BEG3 INT_R_X39Y104/SR1END_N3_3 INT_R_X39Y104/WR1END3 INT_R_X41Y102/EL1END_S3_0 INT_R_X41Y103/EL1END0 INT_R_X41Y103/FAN_BOUNCE_S3_4 INT_R_X41Y103/IMUX15 INT_R_X41Y103/IMUX32 INT_R_X41Y103/IMUX7 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/FAN_ALT4 INT_R_X41Y104/FAN_BOUNCE4 INT_R_X41Y104/IMUX15 INT_R_X41Y104/IMUX32 INT_R_X41Y104/IMUX7 INT_R_X41Y104/NE2END3 INT_R_X41Y104/NR1END0 VBRK_X99Y108/VBRK_EL1BEG1 VBRK_X99Y108/VBRK_ER1BEG3 VBRK_X99Y109/VBRK_NE2A2 VBRK_X99Y109/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X40Y104/INT_L.NE2END2->>WR1BEG3 INT_R_X39Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X39Y103/INT_R.SR1END3->>IMUX15 INT_R_X39Y103/INT_R.SR1END3->>IMUX7 INT_R_X39Y103/INT_R.SR1END_N3_3->>IMUX32 INT_R_X39Y104/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X39Y104/INT_R.WR1END3->>IMUX15 INT_R_X39Y104/INT_R.WR1END3->>IMUX7 INT_R_X39Y104/INT_R.WR1END3->>SR1BEG3 INT_R_X41Y103/INT_R.EL1END0->>IMUX32 INT_R_X41Y103/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y104/INT_R.NE2END3->>IMUX15 INT_R_X41Y104/INT_R.NE2END3->>IMUX7 INT_R_X41Y104/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y104/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_0_5/ADDRB1 - 
wires: CLBLL_L_X40Y103/CLBLL_EE2BEG1 CLBLL_L_X40Y103/CLBLL_WL1END0 CLBLL_L_X40Y103/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_IMUX18 CLBLM_R_X39Y103/CLBLM_IMUX19 CLBLM_R_X39Y103/CLBLM_IMUX2 CLBLM_R_X39Y103/CLBLM_IMUX29 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y103/CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_L_BQ CLBLM_R_X39Y103/CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_WL1END0 CLBLM_R_X39Y103/CLBLM_WR1END3 CLBLM_R_X39Y104/CLBLM_IMUX18 CLBLM_R_X39Y104/CLBLM_IMUX2 CLBLM_R_X39Y104/CLBLM_IMUX29 CLBLM_R_X39Y104/CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_IMUX18 CLBLM_R_X41Y103/CLBLM_IMUX2 CLBLM_R_X41Y103/CLBLM_IMUX29 CLBLM_R_X41Y103/CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_IMUX18 CLBLM_R_X41Y104/CLBLM_IMUX2 CLBLM_R_X41Y104/CLBLM_IMUX29 CLBLM_R_X41Y104/CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_M_C2 INT_L_X40Y103/EE2A1 INT_L_X40Y103/WL1BEG0 INT_L_X40Y103/WR1BEG3 INT_L_X40Y103/WR1END2 INT_R_X39Y103/EE2BEG1 INT_R_X39Y103/IMUX18 INT_R_X39Y103/IMUX19 INT_R_X39Y103/IMUX2 INT_R_X39Y103/IMUX29 INT_R_X39Y103/LOGIC_OUTS1 INT_R_X39Y103/NR1BEG1 INT_R_X39Y103/WL1END0 INT_R_X39Y103/WR1END3 INT_R_X39Y104/GFAN1 INT_R_X39Y104/IMUX18 INT_R_X39Y104/IMUX2 INT_R_X39Y104/IMUX29 INT_R_X39Y104/NR1END1 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/EE2END1 INT_R_X41Y103/IMUX18 INT_R_X41Y103/IMUX2 INT_R_X41Y103/IMUX29 INT_R_X41Y103/NR1BEG1 INT_R_X41Y103/WR1BEG2 INT_R_X41Y104/GFAN1 INT_R_X41Y104/IMUX18 INT_R_X41Y104/IMUX2 INT_R_X41Y104/IMUX29 INT_R_X41Y104/NR1END1 VBRK_X99Y108/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_WL1END0 VBRK_X99Y108/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y103/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y103/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y103/INT_R.WL1END0->>IMUX18 INT_R_X39Y103/INT_R.WL1END0->>IMUX2 INT_R_X39Y103/INT_R.WR1END3->>IMUX29 INT_R_X39Y104/INT_R.GFAN1->>IMUX29 INT_R_X39Y104/INT_R.NR1END1->>GFAN1 INT_R_X39Y104/INT_R.NR1END1->>IMUX18 INT_R_X39Y104/INT_R.NR1END1->>IMUX2 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y103/INT_R.EE2END1->>BYP_ALT5 INT_R_X41Y103/INT_R.EE2END1->>IMUX18 INT_R_X41Y103/INT_R.EE2END1->>IMUX2 INT_R_X41Y103/INT_R.EE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y104/INT_R.GFAN1->>IMUX29 INT_R_X41Y104/INT_R.NR1END1->>GFAN1 INT_R_X41Y104/INT_R.NR1END1->>IMUX18 INT_R_X41Y104/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_0_5/ADDRB2 - 
wires: CLBLL_L_X40Y102/CLBLL_SE2A3 CLBLL_L_X40Y103/CLBLL_EE2BEG3 CLBLM_R_X39Y102/CLBLM_SE2A3 CLBLM_R_X39Y103/CLBLM_EE2BEG3 CLBLM_R_X39Y103/CLBLM_IMUX1 CLBLM_R_X39Y103/CLBLM_IMUX17 CLBLM_R_X39Y103/CLBLM_IMUX22 CLBLM_R_X39Y103/CLBLM_IMUX25 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y103/CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_L_BMUX CLBLM_R_X39Y103/CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_M_C3 CLBLM_R_X39Y104/CLBLM_IMUX1 CLBLM_R_X39Y104/CLBLM_IMUX17 CLBLM_R_X39Y104/CLBLM_IMUX22 CLBLM_R_X39Y104/CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_IMUX1 CLBLM_R_X41Y103/CLBLM_IMUX17 CLBLM_R_X41Y103/CLBLM_IMUX22 CLBLM_R_X41Y103/CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_IMUX17 CLBLM_R_X41Y104/CLBLM_IMUX22 CLBLM_R_X41Y104/CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_M_C3 INT_L_X40Y102/ER1BEG_S0 INT_L_X40Y102/SE2END3 INT_L_X40Y103/EE2A3 INT_L_X40Y103/ER1BEG0 INT_R_X39Y102/SE2A3 INT_R_X39Y103/EE2BEG3 INT_R_X39Y103/FAN_BOUNCE_S3_6 INT_R_X39Y103/IMUX1 INT_R_X39Y103/IMUX17 INT_R_X39Y103/IMUX22 INT_R_X39Y103/IMUX25 INT_R_X39Y103/LOGIC_OUTS17 INT_R_X39Y103/NL1BEG2 INT_R_X39Y103/NR1BEG3 INT_R_X39Y103/SE2BEG3 INT_R_X39Y103/SR1BEG_S0 INT_R_X39Y104/FAN_ALT6 INT_R_X39Y104/FAN_BOUNCE6 INT_R_X39Y104/IMUX1 INT_R_X39Y104/IMUX17 INT_R_X39Y104/IMUX22 INT_R_X39Y104/NL1END2 INT_R_X39Y104/NR1END3 INT_R_X41Y103/BYP_ALT7 INT_R_X41Y103/BYP_BOUNCE7 INT_R_X41Y103/EE2END3 INT_R_X41Y103/ER1END0 INT_R_X41Y103/IMUX1 INT_R_X41Y103/IMUX17 INT_R_X41Y103/IMUX22 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/BYP_BOUNCE_N3_7 INT_R_X41Y104/IMUX1 INT_R_X41Y104/IMUX17 INT_R_X41Y104/IMUX22 INT_R_X41Y104/NR1END3 VBRK_X99Y107/VBRK_SE2A3 VBRK_X99Y108/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y102/INT_L.SE2END3->>ER1BEG_S0 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX1 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y104/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X39Y104/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y104/INT_R.NR1END3->>IMUX22 INT_R_X41Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y103/INT_R.EE2END3->>BYP_ALT7 INT_R_X41Y103/INT_R.EE2END3->>IMUX22 INT_R_X41Y103/INT_R.EE2END3->>NR1BEG3 INT_R_X41Y103/INT_R.ER1END0->>IMUX1 INT_R_X41Y103/INT_R.ER1END0->>IMUX17 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y104/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_0_5/DOB1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_0_5/DIB1 - 
wires: CLBLM_R_X41Y104/CLBLM_BYP4 CLBLM_R_X41Y104/CLBLM_M_BX CLBLM_R_X41Y106/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y106/CLBLM_L_AQ INT_R_X41Y104/BYP4 INT_R_X41Y104/BYP_ALT4 INT_R_X41Y104/SL1END1 INT_R_X41Y105/SL1BEG1 INT_R_X41Y105/SR1END1 INT_R_X41Y106/LOGIC_OUTS0 INT_R_X41Y106/SR1BEG1 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y106/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y104/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y104/INT_R.SL1END1->>BYP_ALT4 INT_R_X41Y105/INT_R.SR1END1->>SL1BEG1 INT_R_X41Y106/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_0_5/DOC0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_0_5/DIC0 - 
wires: CLBLM_R_X41Y104/CLBLM_FAN5 CLBLM_R_X41Y104/CLBLM_M_CI CLBLM_R_X41Y106/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y106/CLBLM_L_BQ INT_R_X41Y104/FAN5 INT_R_X41Y104/FAN_ALT5 INT_R_X41Y104/SR1END2 INT_R_X41Y105/SL1END1 INT_R_X41Y105/SR1BEG2 INT_R_X41Y106/LOGIC_OUTS1 INT_R_X41Y106/SL1BEG1 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI CLBLM_R_X41Y106/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y104/INT_R.FAN_ALT5->>FAN5 INT_R_X41Y104/INT_R.SR1END2->>FAN_ALT5 INT_R_X41Y105/INT_R.SL1END1->>SR1BEG2 INT_R_X41Y106/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_0_5/ADDRC0 - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG1 CLBLL_L_X40Y103/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_NE2A2 CLBLL_L_X40Y104/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EL1BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG3 CLBLM_R_X39Y103/CLBLM_IMUX14 CLBLM_R_X39Y103/CLBLM_IMUX15 CLBLM_R_X39Y103/CLBLM_IMUX20 CLBLM_R_X39Y103/CLBLM_IMUX32 CLBLM_R_X39Y103/CLBLM_IMUX7 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y103/CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_L_CQ CLBLM_R_X39Y103/CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_IMUX15 CLBLM_R_X39Y104/CLBLM_IMUX32 CLBLM_R_X39Y104/CLBLM_IMUX7 CLBLM_R_X39Y104/CLBLM_M_A1 CLBLM_R_X39Y104/CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_NE2A2 CLBLM_R_X39Y104/CLBLM_WR1END3 CLBLM_R_X41Y103/CLBLM_IMUX15 CLBLM_R_X41Y103/CLBLM_IMUX32 CLBLM_R_X41Y103/CLBLM_IMUX7 CLBLM_R_X41Y103/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_IMUX15 CLBLM_R_X41Y104/CLBLM_IMUX32 CLBLM_R_X41Y104/CLBLM_IMUX7 CLBLM_R_X41Y104/CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_M_C1 INT_L_X40Y103/EL1BEG0 INT_L_X40Y103/EL1END1 INT_L_X40Y103/ER1END3 INT_L_X40Y103/NE2BEG3 INT_L_X40Y104/ER1END_N3_3 INT_L_X40Y104/NE2A3 INT_L_X40Y104/NE2END2 INT_L_X40Y104/WR1BEG3 INT_R_X39Y102/SR1END3 INT_R_X39Y103/BYP_ALT2 INT_R_X39Y103/BYP_BOUNCE2 INT_R_X39Y103/EL1BEG1 INT_R_X39Y103/ER1BEG3 INT_R_X39Y103/IMUX14 INT_R_X39Y103/IMUX15 INT_R_X39Y103/IMUX20 INT_R_X39Y103/IMUX32 INT_R_X39Y103/IMUX7 INT_R_X39Y103/LOGIC_OUTS2 INT_R_X39Y103/NE2BEG2 INT_R_X39Y103/SR1BEG3 INT_R_X39Y103/SR1END3 INT_R_X39Y103/SR1END_N3_3 INT_R_X39Y104/BYP_BOUNCE_N3_2 INT_R_X39Y104/IMUX15 INT_R_X39Y104/IMUX32 INT_R_X39Y104/IMUX7 INT_R_X39Y104/NE2A2 INT_R_X39Y104/SR1BEG3 INT_R_X39Y104/SR1END_N3_3 INT_R_X39Y104/WR1END3 INT_R_X41Y102/EL1END_S3_0 INT_R_X41Y103/EL1END0 INT_R_X41Y103/FAN_BOUNCE_S3_4 INT_R_X41Y103/IMUX15 INT_R_X41Y103/IMUX32 INT_R_X41Y103/IMUX7 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/FAN_ALT4 INT_R_X41Y104/FAN_BOUNCE4 INT_R_X41Y104/IMUX15 INT_R_X41Y104/IMUX32 INT_R_X41Y104/IMUX7 INT_R_X41Y104/NE2END3 INT_R_X41Y104/NR1END0 VBRK_X99Y108/VBRK_EL1BEG1 VBRK_X99Y108/VBRK_ER1BEG3 VBRK_X99Y109/VBRK_NE2A2 VBRK_X99Y109/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X40Y104/INT_L.NE2END2->>WR1BEG3 INT_R_X39Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X39Y103/INT_R.SR1END3->>IMUX15 INT_R_X39Y103/INT_R.SR1END3->>IMUX7 INT_R_X39Y103/INT_R.SR1END_N3_3->>IMUX32 INT_R_X39Y104/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X39Y104/INT_R.WR1END3->>IMUX15 INT_R_X39Y104/INT_R.WR1END3->>IMUX7 INT_R_X39Y104/INT_R.WR1END3->>SR1BEG3 INT_R_X41Y103/INT_R.EL1END0->>IMUX32 INT_R_X41Y103/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y104/INT_R.NE2END3->>IMUX15 INT_R_X41Y104/INT_R.NE2END3->>IMUX7 INT_R_X41Y104/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y104/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_0_5/ADDRC1 - 
wires: CLBLL_L_X40Y103/CLBLL_EE2BEG1 CLBLL_L_X40Y103/CLBLL_WL1END0 CLBLL_L_X40Y103/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_IMUX18 CLBLM_R_X39Y103/CLBLM_IMUX19 CLBLM_R_X39Y103/CLBLM_IMUX2 CLBLM_R_X39Y103/CLBLM_IMUX29 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y103/CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_L_BQ CLBLM_R_X39Y103/CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_WL1END0 CLBLM_R_X39Y103/CLBLM_WR1END3 CLBLM_R_X39Y104/CLBLM_IMUX18 CLBLM_R_X39Y104/CLBLM_IMUX2 CLBLM_R_X39Y104/CLBLM_IMUX29 CLBLM_R_X39Y104/CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_IMUX18 CLBLM_R_X41Y103/CLBLM_IMUX2 CLBLM_R_X41Y103/CLBLM_IMUX29 CLBLM_R_X41Y103/CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_IMUX18 CLBLM_R_X41Y104/CLBLM_IMUX2 CLBLM_R_X41Y104/CLBLM_IMUX29 CLBLM_R_X41Y104/CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_M_C2 INT_L_X40Y103/EE2A1 INT_L_X40Y103/WL1BEG0 INT_L_X40Y103/WR1BEG3 INT_L_X40Y103/WR1END2 INT_R_X39Y103/EE2BEG1 INT_R_X39Y103/IMUX18 INT_R_X39Y103/IMUX19 INT_R_X39Y103/IMUX2 INT_R_X39Y103/IMUX29 INT_R_X39Y103/LOGIC_OUTS1 INT_R_X39Y103/NR1BEG1 INT_R_X39Y103/WL1END0 INT_R_X39Y103/WR1END3 INT_R_X39Y104/GFAN1 INT_R_X39Y104/IMUX18 INT_R_X39Y104/IMUX2 INT_R_X39Y104/IMUX29 INT_R_X39Y104/NR1END1 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/EE2END1 INT_R_X41Y103/IMUX18 INT_R_X41Y103/IMUX2 INT_R_X41Y103/IMUX29 INT_R_X41Y103/NR1BEG1 INT_R_X41Y103/WR1BEG2 INT_R_X41Y104/GFAN1 INT_R_X41Y104/IMUX18 INT_R_X41Y104/IMUX2 INT_R_X41Y104/IMUX29 INT_R_X41Y104/NR1END1 VBRK_X99Y108/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_WL1END0 VBRK_X99Y108/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y103/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y103/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y103/INT_R.WL1END0->>IMUX18 INT_R_X39Y103/INT_R.WL1END0->>IMUX2 INT_R_X39Y103/INT_R.WR1END3->>IMUX29 INT_R_X39Y104/INT_R.GFAN1->>IMUX29 INT_R_X39Y104/INT_R.NR1END1->>GFAN1 INT_R_X39Y104/INT_R.NR1END1->>IMUX18 INT_R_X39Y104/INT_R.NR1END1->>IMUX2 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y103/INT_R.EE2END1->>BYP_ALT5 INT_R_X41Y103/INT_R.EE2END1->>IMUX18 INT_R_X41Y103/INT_R.EE2END1->>IMUX2 INT_R_X41Y103/INT_R.EE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y104/INT_R.GFAN1->>IMUX29 INT_R_X41Y104/INT_R.NR1END1->>GFAN1 INT_R_X41Y104/INT_R.NR1END1->>IMUX18 INT_R_X41Y104/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_0_5/ADDRC2 - 
wires: CLBLL_L_X40Y102/CLBLL_SE2A3 CLBLL_L_X40Y103/CLBLL_EE2BEG3 CLBLM_R_X39Y102/CLBLM_SE2A3 CLBLM_R_X39Y103/CLBLM_EE2BEG3 CLBLM_R_X39Y103/CLBLM_IMUX1 CLBLM_R_X39Y103/CLBLM_IMUX17 CLBLM_R_X39Y103/CLBLM_IMUX22 CLBLM_R_X39Y103/CLBLM_IMUX25 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y103/CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_L_BMUX CLBLM_R_X39Y103/CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_M_C3 CLBLM_R_X39Y104/CLBLM_IMUX1 CLBLM_R_X39Y104/CLBLM_IMUX17 CLBLM_R_X39Y104/CLBLM_IMUX22 CLBLM_R_X39Y104/CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_IMUX1 CLBLM_R_X41Y103/CLBLM_IMUX17 CLBLM_R_X41Y103/CLBLM_IMUX22 CLBLM_R_X41Y103/CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_IMUX17 CLBLM_R_X41Y104/CLBLM_IMUX22 CLBLM_R_X41Y104/CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_M_C3 INT_L_X40Y102/ER1BEG_S0 INT_L_X40Y102/SE2END3 INT_L_X40Y103/EE2A3 INT_L_X40Y103/ER1BEG0 INT_R_X39Y102/SE2A3 INT_R_X39Y103/EE2BEG3 INT_R_X39Y103/FAN_BOUNCE_S3_6 INT_R_X39Y103/IMUX1 INT_R_X39Y103/IMUX17 INT_R_X39Y103/IMUX22 INT_R_X39Y103/IMUX25 INT_R_X39Y103/LOGIC_OUTS17 INT_R_X39Y103/NL1BEG2 INT_R_X39Y103/NR1BEG3 INT_R_X39Y103/SE2BEG3 INT_R_X39Y103/SR1BEG_S0 INT_R_X39Y104/FAN_ALT6 INT_R_X39Y104/FAN_BOUNCE6 INT_R_X39Y104/IMUX1 INT_R_X39Y104/IMUX17 INT_R_X39Y104/IMUX22 INT_R_X39Y104/NL1END2 INT_R_X39Y104/NR1END3 INT_R_X41Y103/BYP_ALT7 INT_R_X41Y103/BYP_BOUNCE7 INT_R_X41Y103/EE2END3 INT_R_X41Y103/ER1END0 INT_R_X41Y103/IMUX1 INT_R_X41Y103/IMUX17 INT_R_X41Y103/IMUX22 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/BYP_BOUNCE_N3_7 INT_R_X41Y104/IMUX1 INT_R_X41Y104/IMUX17 INT_R_X41Y104/IMUX22 INT_R_X41Y104/NR1END3 VBRK_X99Y107/VBRK_SE2A3 VBRK_X99Y108/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y102/INT_L.SE2END3->>ER1BEG_S0 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX1 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y104/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X39Y104/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y104/INT_R.NR1END3->>IMUX22 INT_R_X41Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y103/INT_R.EE2END3->>BYP_ALT7 INT_R_X41Y103/INT_R.EE2END3->>IMUX22 INT_R_X41Y103/INT_R.EE2END3->>NR1BEG3 INT_R_X41Y103/INT_R.ER1END0->>IMUX1 INT_R_X41Y103/INT_R.ER1END0->>IMUX17 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y104/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_0_5/DOC1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_0_5/DIC1 - 
wires: CLBLL_L_X40Y105/CLBLL_SE2A0 CLBLM_R_X39Y105/CLBLM_SE2A0 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y107/CLBLM_M_AQ CLBLM_R_X41Y104/CLBLM_BYP3 CLBLM_R_X41Y104/CLBLM_M_CX INT_L_X40Y104/EL1BEG3 INT_L_X40Y105/EL1BEG_N3 INT_L_X40Y105/SE2END0 INT_R_X39Y105/SE2A0 INT_R_X39Y106/SE2BEG0 INT_R_X39Y106/SL1END0 INT_R_X39Y107/LOGIC_OUTS4 INT_R_X39Y107/SL1BEG0 INT_R_X41Y104/BYP3 INT_R_X41Y104/BYP_ALT3 INT_R_X41Y104/EL1END3 VBRK_X99Y110/VBRK_SE2A0 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y104/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X40Y105/INT_L.SE2END0->>EL1BEG_N3 INT_R_X39Y106/INT_R.SL1END0->>SE2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X41Y104/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y104/INT_R.EL1END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_0_5/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_0_5/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/DOA0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/DIA0 - 
wires: CLBLL_L_X40Y108/CLBLL_SE2A0 CLBLL_L_X40Y108/CLBLL_SW4A0 CLBLM_R_X39Y103/CLBLM_FAN0 CLBLM_R_X39Y103/CLBLM_M_AI CLBLM_R_X39Y108/CLBLM_SE2A0 CLBLM_R_X39Y108/CLBLM_SW4A0 CLBLM_R_X39Y109/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y109/CLBLM_L_AQ INT_L_X38Y103/SE2A0 INT_L_X38Y104/SE2BEG0 INT_L_X38Y104/SW6END0 INT_L_X40Y108/SE2END0 INT_L_X40Y108/SW6BEG0 INT_R_X39Y103/FAN0 INT_R_X39Y103/FAN_ALT0 INT_R_X39Y103/SE2END0 INT_R_X39Y104/SW6E0 INT_R_X39Y105/SW6D0 INT_R_X39Y106/SW6C0 INT_R_X39Y107/SW6B0 INT_R_X39Y108/SE2A0 INT_R_X39Y108/SW6A0 INT_R_X39Y109/LOGIC_OUTS0 INT_R_X39Y109/SE2BEG0 VBRK_X99Y113/VBRK_SE2A0 VBRK_X99Y113/VBRK_SW4A0 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X39Y109/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X38Y104/INT_L.SW6END0->>SE2BEG0 INT_L_X40Y108/INT_L.SE2END0->>SW6BEG0 INT_R_X39Y103/INT_R.FAN_ALT0->>FAN0 INT_R_X39Y103/INT_R.SE2END0->>FAN_ALT0 INT_R_X39Y109/INT_R.LOGIC_OUTS0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/ADDRA0 - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG1 CLBLL_L_X40Y103/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_NE2A2 CLBLL_L_X40Y104/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EL1BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG3 CLBLM_R_X39Y103/CLBLM_IMUX14 CLBLM_R_X39Y103/CLBLM_IMUX15 CLBLM_R_X39Y103/CLBLM_IMUX20 CLBLM_R_X39Y103/CLBLM_IMUX32 CLBLM_R_X39Y103/CLBLM_IMUX7 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y103/CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_L_CQ CLBLM_R_X39Y103/CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_IMUX15 CLBLM_R_X39Y104/CLBLM_IMUX32 CLBLM_R_X39Y104/CLBLM_IMUX7 CLBLM_R_X39Y104/CLBLM_M_A1 CLBLM_R_X39Y104/CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_NE2A2 CLBLM_R_X39Y104/CLBLM_WR1END3 CLBLM_R_X41Y103/CLBLM_IMUX15 CLBLM_R_X41Y103/CLBLM_IMUX32 CLBLM_R_X41Y103/CLBLM_IMUX7 CLBLM_R_X41Y103/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_IMUX15 CLBLM_R_X41Y104/CLBLM_IMUX32 CLBLM_R_X41Y104/CLBLM_IMUX7 CLBLM_R_X41Y104/CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_M_C1 INT_L_X40Y103/EL1BEG0 INT_L_X40Y103/EL1END1 INT_L_X40Y103/ER1END3 INT_L_X40Y103/NE2BEG3 INT_L_X40Y104/ER1END_N3_3 INT_L_X40Y104/NE2A3 INT_L_X40Y104/NE2END2 INT_L_X40Y104/WR1BEG3 INT_R_X39Y102/SR1END3 INT_R_X39Y103/BYP_ALT2 INT_R_X39Y103/BYP_BOUNCE2 INT_R_X39Y103/EL1BEG1 INT_R_X39Y103/ER1BEG3 INT_R_X39Y103/IMUX14 INT_R_X39Y103/IMUX15 INT_R_X39Y103/IMUX20 INT_R_X39Y103/IMUX32 INT_R_X39Y103/IMUX7 INT_R_X39Y103/LOGIC_OUTS2 INT_R_X39Y103/NE2BEG2 INT_R_X39Y103/SR1BEG3 INT_R_X39Y103/SR1END3 INT_R_X39Y103/SR1END_N3_3 INT_R_X39Y104/BYP_BOUNCE_N3_2 INT_R_X39Y104/IMUX15 INT_R_X39Y104/IMUX32 INT_R_X39Y104/IMUX7 INT_R_X39Y104/NE2A2 INT_R_X39Y104/SR1BEG3 INT_R_X39Y104/SR1END_N3_3 INT_R_X39Y104/WR1END3 INT_R_X41Y102/EL1END_S3_0 INT_R_X41Y103/EL1END0 INT_R_X41Y103/FAN_BOUNCE_S3_4 INT_R_X41Y103/IMUX15 INT_R_X41Y103/IMUX32 INT_R_X41Y103/IMUX7 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/FAN_ALT4 INT_R_X41Y104/FAN_BOUNCE4 INT_R_X41Y104/IMUX15 INT_R_X41Y104/IMUX32 INT_R_X41Y104/IMUX7 INT_R_X41Y104/NE2END3 INT_R_X41Y104/NR1END0 VBRK_X99Y108/VBRK_EL1BEG1 VBRK_X99Y108/VBRK_ER1BEG3 VBRK_X99Y109/VBRK_NE2A2 VBRK_X99Y109/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X40Y104/INT_L.NE2END2->>WR1BEG3 INT_R_X39Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X39Y103/INT_R.SR1END3->>IMUX15 INT_R_X39Y103/INT_R.SR1END3->>IMUX7 INT_R_X39Y103/INT_R.SR1END_N3_3->>IMUX32 INT_R_X39Y104/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X39Y104/INT_R.WR1END3->>IMUX15 INT_R_X39Y104/INT_R.WR1END3->>IMUX7 INT_R_X39Y104/INT_R.WR1END3->>SR1BEG3 INT_R_X41Y103/INT_R.EL1END0->>IMUX32 INT_R_X41Y103/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y104/INT_R.NE2END3->>IMUX15 INT_R_X41Y104/INT_R.NE2END3->>IMUX7 INT_R_X41Y104/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y104/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_12_17/ADDRA1 - 
wires: CLBLL_L_X40Y103/CLBLL_EE2BEG1 CLBLL_L_X40Y103/CLBLL_WL1END0 CLBLL_L_X40Y103/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_IMUX18 CLBLM_R_X39Y103/CLBLM_IMUX19 CLBLM_R_X39Y103/CLBLM_IMUX2 CLBLM_R_X39Y103/CLBLM_IMUX29 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y103/CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_L_BQ CLBLM_R_X39Y103/CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_WL1END0 CLBLM_R_X39Y103/CLBLM_WR1END3 CLBLM_R_X39Y104/CLBLM_IMUX18 CLBLM_R_X39Y104/CLBLM_IMUX2 CLBLM_R_X39Y104/CLBLM_IMUX29 CLBLM_R_X39Y104/CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_IMUX18 CLBLM_R_X41Y103/CLBLM_IMUX2 CLBLM_R_X41Y103/CLBLM_IMUX29 CLBLM_R_X41Y103/CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_IMUX18 CLBLM_R_X41Y104/CLBLM_IMUX2 CLBLM_R_X41Y104/CLBLM_IMUX29 CLBLM_R_X41Y104/CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_M_C2 INT_L_X40Y103/EE2A1 INT_L_X40Y103/WL1BEG0 INT_L_X40Y103/WR1BEG3 INT_L_X40Y103/WR1END2 INT_R_X39Y103/EE2BEG1 INT_R_X39Y103/IMUX18 INT_R_X39Y103/IMUX19 INT_R_X39Y103/IMUX2 INT_R_X39Y103/IMUX29 INT_R_X39Y103/LOGIC_OUTS1 INT_R_X39Y103/NR1BEG1 INT_R_X39Y103/WL1END0 INT_R_X39Y103/WR1END3 INT_R_X39Y104/GFAN1 INT_R_X39Y104/IMUX18 INT_R_X39Y104/IMUX2 INT_R_X39Y104/IMUX29 INT_R_X39Y104/NR1END1 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/EE2END1 INT_R_X41Y103/IMUX18 INT_R_X41Y103/IMUX2 INT_R_X41Y103/IMUX29 INT_R_X41Y103/NR1BEG1 INT_R_X41Y103/WR1BEG2 INT_R_X41Y104/GFAN1 INT_R_X41Y104/IMUX18 INT_R_X41Y104/IMUX2 INT_R_X41Y104/IMUX29 INT_R_X41Y104/NR1END1 VBRK_X99Y108/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_WL1END0 VBRK_X99Y108/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y103/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y103/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y103/INT_R.WL1END0->>IMUX18 INT_R_X39Y103/INT_R.WL1END0->>IMUX2 INT_R_X39Y103/INT_R.WR1END3->>IMUX29 INT_R_X39Y104/INT_R.GFAN1->>IMUX29 INT_R_X39Y104/INT_R.NR1END1->>GFAN1 INT_R_X39Y104/INT_R.NR1END1->>IMUX18 INT_R_X39Y104/INT_R.NR1END1->>IMUX2 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y103/INT_R.EE2END1->>BYP_ALT5 INT_R_X41Y103/INT_R.EE2END1->>IMUX18 INT_R_X41Y103/INT_R.EE2END1->>IMUX2 INT_R_X41Y103/INT_R.EE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y104/INT_R.GFAN1->>IMUX29 INT_R_X41Y104/INT_R.NR1END1->>GFAN1 INT_R_X41Y104/INT_R.NR1END1->>IMUX18 INT_R_X41Y104/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_12_17/ADDRA2 - 
wires: CLBLL_L_X40Y102/CLBLL_SE2A3 CLBLL_L_X40Y103/CLBLL_EE2BEG3 CLBLM_R_X39Y102/CLBLM_SE2A3 CLBLM_R_X39Y103/CLBLM_EE2BEG3 CLBLM_R_X39Y103/CLBLM_IMUX1 CLBLM_R_X39Y103/CLBLM_IMUX17 CLBLM_R_X39Y103/CLBLM_IMUX22 CLBLM_R_X39Y103/CLBLM_IMUX25 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y103/CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_L_BMUX CLBLM_R_X39Y103/CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_M_C3 CLBLM_R_X39Y104/CLBLM_IMUX1 CLBLM_R_X39Y104/CLBLM_IMUX17 CLBLM_R_X39Y104/CLBLM_IMUX22 CLBLM_R_X39Y104/CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_IMUX1 CLBLM_R_X41Y103/CLBLM_IMUX17 CLBLM_R_X41Y103/CLBLM_IMUX22 CLBLM_R_X41Y103/CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_IMUX17 CLBLM_R_X41Y104/CLBLM_IMUX22 CLBLM_R_X41Y104/CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_M_C3 INT_L_X40Y102/ER1BEG_S0 INT_L_X40Y102/SE2END3 INT_L_X40Y103/EE2A3 INT_L_X40Y103/ER1BEG0 INT_R_X39Y102/SE2A3 INT_R_X39Y103/EE2BEG3 INT_R_X39Y103/FAN_BOUNCE_S3_6 INT_R_X39Y103/IMUX1 INT_R_X39Y103/IMUX17 INT_R_X39Y103/IMUX22 INT_R_X39Y103/IMUX25 INT_R_X39Y103/LOGIC_OUTS17 INT_R_X39Y103/NL1BEG2 INT_R_X39Y103/NR1BEG3 INT_R_X39Y103/SE2BEG3 INT_R_X39Y103/SR1BEG_S0 INT_R_X39Y104/FAN_ALT6 INT_R_X39Y104/FAN_BOUNCE6 INT_R_X39Y104/IMUX1 INT_R_X39Y104/IMUX17 INT_R_X39Y104/IMUX22 INT_R_X39Y104/NL1END2 INT_R_X39Y104/NR1END3 INT_R_X41Y103/BYP_ALT7 INT_R_X41Y103/BYP_BOUNCE7 INT_R_X41Y103/EE2END3 INT_R_X41Y103/ER1END0 INT_R_X41Y103/IMUX1 INT_R_X41Y103/IMUX17 INT_R_X41Y103/IMUX22 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/BYP_BOUNCE_N3_7 INT_R_X41Y104/IMUX1 INT_R_X41Y104/IMUX17 INT_R_X41Y104/IMUX22 INT_R_X41Y104/NR1END3 VBRK_X99Y107/VBRK_SE2A3 VBRK_X99Y108/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y102/INT_L.SE2END3->>ER1BEG_S0 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX1 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y104/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X39Y104/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y104/INT_R.NR1END3->>IMUX22 INT_R_X41Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y103/INT_R.EE2END3->>BYP_ALT7 INT_R_X41Y103/INT_R.EE2END3->>IMUX22 INT_R_X41Y103/INT_R.EE2END3->>NR1BEG3 INT_R_X41Y103/INT_R.ER1END0->>IMUX1 INT_R_X41Y103/INT_R.ER1END0->>IMUX17 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y104/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_12_17/ADDRD0 - 
wires: CLBLL_L_X40Y104/CLBLL_EE2BEG0 CLBLM_R_X39Y103/CLBLM_IMUX37 CLBLM_R_X39Y103/CLBLM_IMUX40 CLBLM_R_X39Y103/CLBLM_IMUX9 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y103/CLBLM_L_A5 CLBLM_R_X39Y103/CLBLM_L_AMUX CLBLM_R_X39Y103/CLBLM_L_D4 CLBLM_R_X39Y103/CLBLM_M_D1 CLBLM_R_X39Y104/CLBLM_EE2BEG0 CLBLM_R_X39Y104/CLBLM_IMUX40 CLBLM_R_X39Y104/CLBLM_M_D1 CLBLM_R_X41Y103/CLBLM_IMUX40 CLBLM_R_X41Y103/CLBLM_M_D1 CLBLM_R_X41Y104/CLBLM_IMUX40 CLBLM_R_X41Y104/CLBLM_M_D1 INT_L_X38Y103/NL1BEG1 INT_L_X38Y103/WL1END1 INT_L_X38Y104/EL1BEG0 INT_L_X38Y104/NL1END1 INT_L_X40Y104/EE2A0 INT_R_X39Y103/EL1END_S3_0 INT_R_X39Y103/IMUX37 INT_R_X39Y103/IMUX40 INT_R_X39Y103/IMUX9 INT_R_X39Y103/LOGIC_OUTS16 INT_R_X39Y103/SL1END0 INT_R_X39Y103/WL1BEG1 INT_R_X39Y104/EE2BEG0 INT_R_X39Y104/EL1END0 INT_R_X39Y104/IMUX40 INT_R_X39Y104/SL1BEG0 INT_R_X41Y103/IMUX40 INT_R_X41Y103/SL1END0 INT_R_X41Y104/EE2END0 INT_R_X41Y104/IMUX40 INT_R_X41Y104/SL1BEG0 VBRK_X99Y109/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X38Y103/INT_L.WL1END1->>NL1BEG1 INT_L_X38Y104/INT_L.NL1END1->>EL1BEG0 INT_R_X39Y103/INT_R.LOGIC_OUTS16->>IMUX37 INT_R_X39Y103/INT_R.LOGIC_OUTS16->>WL1BEG1 INT_R_X39Y103/INT_R.SL1END0->>IMUX40 INT_R_X39Y103/INT_R.SL1END0->>IMUX9 INT_R_X39Y104/INT_R.EL1END0->>EE2BEG0 INT_R_X39Y104/INT_R.EL1END0->>IMUX40 INT_R_X39Y104/INT_R.EL1END0->>SL1BEG0 INT_R_X41Y103/INT_R.SL1END0->>IMUX40 INT_R_X41Y104/INT_R.EE2END0->>IMUX40 INT_R_X41Y104/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_12_17/ADDRD1 - 
wires: CLBLL_L_X40Y104/CLBLL_EE2BEG2 CLBLL_L_X40Y104/CLBLL_SE2A3 CLBLL_L_X40Y104/CLBLL_WL1END2 CLBLM_R_X39Y103/CLBLM_IMUX39 CLBLM_R_X39Y103/CLBLM_IMUX45 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y103/CLBLM_L_D3 CLBLM_R_X39Y103/CLBLM_L_DQ CLBLM_R_X39Y103/CLBLM_M_D2 CLBLM_R_X39Y104/CLBLM_EE2BEG2 CLBLM_R_X39Y104/CLBLM_IMUX45 CLBLM_R_X39Y104/CLBLM_M_D2 CLBLM_R_X39Y104/CLBLM_SE2A3 CLBLM_R_X39Y104/CLBLM_WL1END2 CLBLM_R_X41Y103/CLBLM_IMUX45 CLBLM_R_X41Y103/CLBLM_M_D2 CLBLM_R_X41Y104/CLBLM_IMUX45 CLBLM_R_X41Y104/CLBLM_M_D2 INT_L_X38Y104/EL1BEG2 INT_L_X38Y104/NE2BEG3 INT_L_X38Y104/NW2END3 INT_L_X38Y105/NE2A3 INT_L_X40Y104/EE2A2 INT_L_X40Y104/SE2END3 INT_L_X40Y104/WL1BEG2 INT_R_X39Y103/IMUX39 INT_R_X39Y103/IMUX45 INT_R_X39Y103/LOGIC_OUTS3 INT_R_X39Y103/NW2BEG3 INT_R_X39Y103/SL1END2 INT_R_X39Y104/EE2BEG2 INT_R_X39Y104/EL1END2 INT_R_X39Y104/IMUX45 INT_R_X39Y104/NW2A3 INT_R_X39Y104/SE2A3 INT_R_X39Y104/SL1BEG2 INT_R_X39Y104/WL1END2 INT_R_X39Y105/NE2END3 INT_R_X39Y105/SE2BEG3 INT_R_X41Y103/IMUX45 INT_R_X41Y103/SL1END2 INT_R_X41Y104/EE2END2 INT_R_X41Y104/IMUX45 INT_R_X41Y104/SL1BEG2 VBRK_X99Y109/VBRK_EE2BEG2 VBRK_X99Y109/VBRK_SE2A3 VBRK_X99Y109/VBRK_WL1END2 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y104/INT_L.NW2END3->>EL1BEG2 INT_L_X38Y104/INT_L.NW2END3->>NE2BEG3 INT_L_X40Y104/INT_L.SE2END3->>WL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS3->>IMUX39 INT_R_X39Y103/INT_R.LOGIC_OUTS3->>NW2BEG3 INT_R_X39Y103/INT_R.SL1END2->>IMUX45 INT_R_X39Y104/INT_R.EL1END2->>EE2BEG2 INT_R_X39Y104/INT_R.EL1END2->>SL1BEG2 INT_R_X39Y104/INT_R.WL1END2->>IMUX45 INT_R_X39Y105/INT_R.NE2END3->>SE2BEG3 INT_R_X41Y103/INT_R.SL1END2->>IMUX45 INT_R_X41Y104/INT_R.EE2END2->>IMUX45 INT_R_X41Y104/INT_R.EE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_12_17/ADDRD2 - 
wires: BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_WW2END1 BRAM_L_X38Y100/BRAM_ER1BEG2_3 BRAM_L_X38Y100/BRAM_WW2END1_3 CLBLL_L_X40Y104/CLBLL_EL1BEG2 CLBLL_L_X40Y104/CLBLL_NE2A3 CLBLM_R_X37Y103/CLBLM_ER1BEG2 CLBLM_R_X37Y103/CLBLM_WW2END1 CLBLM_R_X39Y103/CLBLM_IMUX38 CLBLM_R_X39Y103/CLBLM_IMUX41 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y103/CLBLM_L_D1 CLBLM_R_X39Y103/CLBLM_L_DMUX CLBLM_R_X39Y103/CLBLM_M_D3 CLBLM_R_X39Y104/CLBLM_EL1BEG2 CLBLM_R_X39Y104/CLBLM_IMUX38 CLBLM_R_X39Y104/CLBLM_M_D3 CLBLM_R_X39Y104/CLBLM_NE2A3 CLBLM_R_X41Y103/CLBLM_IMUX38 CLBLM_R_X41Y103/CLBLM_M_D3 CLBLM_R_X41Y104/CLBLM_IMUX38 CLBLM_R_X41Y104/CLBLM_M_D3 INT_L_X38Y103/EL1BEG1 INT_L_X38Y103/ER1BEG3 INT_L_X38Y103/ER1END2 INT_L_X38Y103/WW2A1 INT_L_X40Y103/SE2A3 INT_L_X40Y104/EL1END2 INT_L_X40Y104/ER1BEG3 INT_L_X40Y104/NE2END3 INT_L_X40Y104/SE2BEG3 INT_R_X37Y103/ER1BEG2 INT_R_X37Y103/WW2END1 INT_R_X39Y103/EL1END1 INT_R_X39Y103/ER1END3 INT_R_X39Y103/IMUX38 INT_R_X39Y103/IMUX41 INT_R_X39Y103/LOGIC_OUTS19 INT_R_X39Y103/NE2BEG3 INT_R_X39Y103/NL1BEG0 INT_R_X39Y103/NL1END_S3_0 INT_R_X39Y103/WW2BEG1 INT_R_X39Y104/EL1BEG2 INT_R_X39Y104/ER1END_N3_3 INT_R_X39Y104/IMUX38 INT_R_X39Y104/NE2A3 INT_R_X39Y104/NL1BEG_N3 INT_R_X39Y104/NL1END0 INT_R_X41Y103/IMUX38 INT_R_X41Y103/SE2END3 INT_R_X41Y104/ER1END3 INT_R_X41Y104/IMUX38 INT_R_X41Y105/ER1END_N3_3 VBRK_X99Y109/VBRK_EL1BEG2 VBRK_X99Y109/VBRK_NE2A3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y103/INT_L.ER1END2->>EL1BEG1 INT_L_X38Y103/INT_L.ER1END2->>ER1BEG3 INT_L_X40Y104/INT_L.EL1END2->>ER1BEG3 INT_L_X40Y104/INT_L.NE2END3->>SE2BEG3 INT_R_X37Y103/INT_R.WW2END1->>ER1BEG2 INT_R_X39Y103/INT_R.EL1END1->>IMUX41 INT_R_X39Y103/INT_R.ER1END3->>IMUX38 INT_R_X39Y103/INT_R.ER1END3->>NE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X39Y103/INT_R.LOGIC_OUTS19->>WW2BEG1 INT_R_X39Y104/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X39Y104/INT_R.NL1BEG_N3->>IMUX38 INT_R_X39Y104/INT_R.NL1END0->>NL1BEG_N3 INT_R_X41Y103/INT_R.SE2END3->>IMUX38 INT_R_X41Y104/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_12_17/WE - 
wires: CLBLL_L_X40Y102/CLBLL_WW2END1 CLBLL_L_X40Y103/CLBLL_SW2A2 CLBLL_L_X40Y103/CLBLL_WL1END1 CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y104/CLBLL_L_AMUX CLBLL_L_X40Y106/CLBLL_WR1END3 CLBLL_L_X42Y102/CLBLL_SE2A2 CLBLL_L_X42Y102/CLBLL_WL1END1 CLBLM_R_X39Y102/CLBLM_IMUX44 CLBLM_R_X39Y102/CLBLM_M_D4 CLBLM_R_X39Y102/CLBLM_WW2END1 CLBLM_R_X39Y103/CLBLM_FAN7 CLBLM_R_X39Y103/CLBLM_IMUX10 CLBLM_R_X39Y103/CLBLM_IMUX36 CLBLM_R_X39Y103/CLBLM_L_A4 CLBLM_R_X39Y103/CLBLM_L_D2 CLBLM_R_X39Y103/CLBLM_M_CE CLBLM_R_X39Y103/CLBLM_SW2A2 CLBLM_R_X39Y103/CLBLM_WL1END1 CLBLM_R_X39Y104/CLBLM_FAN7 CLBLM_R_X39Y104/CLBLM_M_CE CLBLM_R_X39Y106/CLBLM_IMUX12 CLBLM_R_X39Y106/CLBLM_IMUX7 CLBLM_R_X39Y106/CLBLM_M_A1 CLBLM_R_X39Y106/CLBLM_M_B6 CLBLM_R_X39Y106/CLBLM_WR1END3 CLBLM_R_X41Y102/CLBLM_IMUX20 CLBLM_R_X41Y102/CLBLM_L_C2 CLBLM_R_X41Y102/CLBLM_SE2A2 CLBLM_R_X41Y102/CLBLM_WL1END1 CLBLM_R_X41Y103/CLBLM_FAN7 CLBLM_R_X41Y103/CLBLM_M_CE CLBLM_R_X41Y104/CLBLM_FAN7 CLBLM_R_X41Y104/CLBLM_M_CE INT_L_X40Y102/WW2A1 INT_L_X40Y103/SE2A2 INT_L_X40Y103/SW2A2 INT_L_X40Y103/SW2END2 INT_L_X40Y103/WL1BEG1 INT_L_X40Y104/LOGIC_OUTS_L16 INT_L_X40Y104/NE2BEG2 INT_L_X40Y104/SE2BEG2 INT_L_X40Y104/SW2BEG2 INT_L_X40Y105/NE2A2 INT_L_X40Y106/NW2END2 INT_L_X40Y106/WR1BEG3 INT_L_X42Y102/SE2END2 INT_L_X42Y102/WL1BEG1 INT_R_X39Y102/IMUX44 INT_R_X39Y102/NL1BEG1 INT_R_X39Y102/NN2BEG2 INT_R_X39Y102/SL1END2 INT_R_X39Y102/WW2END1 INT_R_X39Y103/FAN7 INT_R_X39Y103/FAN_ALT7 INT_R_X39Y103/IMUX10 INT_R_X39Y103/IMUX36 INT_R_X39Y103/NL1END1 INT_R_X39Y103/NN2A2 INT_R_X39Y103/SL1BEG2 INT_R_X39Y103/SW2END2 INT_R_X39Y103/WL1END1 INT_R_X39Y104/FAN7 INT_R_X39Y104/FAN_ALT7 INT_R_X39Y104/NN2BEG2 INT_R_X39Y104/NN2END2 INT_R_X39Y105/NN2A2 INT_R_X39Y106/IMUX12 INT_R_X39Y106/IMUX7 INT_R_X39Y106/NN2END2 INT_R_X39Y106/WR1END3 INT_R_X41Y102/IMUX20 INT_R_X41Y102/SE2A2 INT_R_X41Y102/WL1END1 INT_R_X41Y102/WW2BEG1 INT_R_X41Y103/FAN7 INT_R_X41Y103/FAN_ALT7 INT_R_X41Y103/SE2BEG2 INT_R_X41Y103/SE2END2 INT_R_X41Y103/SW2A2 INT_R_X41Y104/FAN7 INT_R_X41Y104/FAN_ALT7 INT_R_X41Y104/SL1END2 INT_R_X41Y104/SW2BEG2 INT_R_X41Y105/NE2END2 INT_R_X41Y105/NW2BEG2 INT_R_X41Y105/SL1BEG2 INT_R_X41Y106/NW2A2 VBRK_X99Y107/VBRK_WW2END1 VBRK_X99Y108/VBRK_SW2A2 VBRK_X99Y108/VBRK_WL1END1 VBRK_X99Y111/VBRK_WR1END3 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y104/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y103/INT_L.SW2END2->>WL1BEG1 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_L_X40Y106/INT_L.NW2END2->>WR1BEG3 INT_L_X42Y102/INT_L.SE2END2->>WL1BEG1 INT_R_X39Y102/INT_R.SL1END2->>IMUX44 INT_R_X39Y102/INT_R.WW2END1->>NL1BEG1 INT_R_X39Y102/INT_R.WW2END1->>NN2BEG2 INT_R_X39Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y103/INT_R.NL1END1->>IMUX10 INT_R_X39Y103/INT_R.SW2END2->>IMUX36 INT_R_X39Y103/INT_R.SW2END2->>SL1BEG2 INT_R_X39Y103/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y104/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y104/INT_R.NN2END2->>FAN_ALT7 INT_R_X39Y104/INT_R.NN2END2->>NN2BEG2 INT_R_X39Y106/INT_R.NN2END2->>IMUX12 INT_R_X39Y106/INT_R.WR1END3->>IMUX7 INT_R_X41Y102/INT_R.WL1END1->>IMUX20 INT_R_X41Y102/INT_R.WL1END1->>WW2BEG1 INT_R_X41Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y103/INT_R.SE2END2->>FAN_ALT7 INT_R_X41Y103/INT_R.SE2END2->>SE2BEG2 INT_R_X41Y104/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y104/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y104/INT_R.SL1END2->>SW2BEG2 INT_R_X41Y105/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y105/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_12_17/DOA1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/DIA1 - 
wires: CLBLL_L_X40Y108/CLBLL_LL_BQ CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y108/CLBLL_SW4A1 CLBLM_R_X39Y103/CLBLM_BYP1 CLBLM_R_X39Y103/CLBLM_M_AX CLBLM_R_X39Y108/CLBLM_SW4A1 INT_L_X38Y103/SE2A1 INT_L_X38Y104/SE2BEG1 INT_L_X38Y104/SW6END1 INT_L_X40Y108/LOGIC_OUTS_L5 INT_L_X40Y108/SW6BEG1 INT_R_X39Y102/FAN_BOUNCE_S3_6 INT_R_X39Y103/BYP1 INT_R_X39Y103/BYP_ALT1 INT_R_X39Y103/FAN_ALT6 INT_R_X39Y103/FAN_BOUNCE6 INT_R_X39Y103/SE2END1 INT_R_X39Y104/SW6E1 INT_R_X39Y105/SW6D1 INT_R_X39Y106/SW6C1 INT_R_X39Y107/SW6B1 INT_R_X39Y108/SW6A1 VBRK_X99Y113/VBRK_SW4A1 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X38Y104/INT_L.SW6END1->>SE2BEG1 INT_L_X40Y108/INT_L.LOGIC_OUTS_L5->>SW6BEG1 INT_R_X39Y103/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y103/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y103/INT_R.FAN_BOUNCE6->>BYP_ALT1 INT_R_X39Y103/INT_R.SE2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/DOB0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/DIB0 - 
wires: CLBLM_R_X39Y103/CLBLM_FAN2 CLBLM_R_X39Y103/CLBLM_M_BI CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y107/CLBLM_M_BQ INT_R_X39Y103/FAN2 INT_R_X39Y103/FAN_ALT2 INT_R_X39Y103/SL1END1 INT_R_X39Y104/SL1BEG1 INT_R_X39Y104/SL1END1 INT_R_X39Y105/SL1BEG1 INT_R_X39Y105/SS2END1 INT_R_X39Y106/SS2A1 INT_R_X39Y107/LOGIC_OUTS5 INT_R_X39Y107/SS2BEG1 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X39Y107/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y103/INT_R.FAN_ALT2->>FAN2 INT_R_X39Y103/INT_R.SL1END1->>FAN_ALT2 INT_R_X39Y104/INT_R.SL1END1->>SL1BEG1 INT_R_X39Y105/INT_R.SS2END1->>SL1BEG1 INT_R_X39Y107/INT_R.LOGIC_OUTS5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/ADDRB0 - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG1 CLBLL_L_X40Y103/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_NE2A2 CLBLL_L_X40Y104/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EL1BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG3 CLBLM_R_X39Y103/CLBLM_IMUX14 CLBLM_R_X39Y103/CLBLM_IMUX15 CLBLM_R_X39Y103/CLBLM_IMUX20 CLBLM_R_X39Y103/CLBLM_IMUX32 CLBLM_R_X39Y103/CLBLM_IMUX7 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y103/CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_L_CQ CLBLM_R_X39Y103/CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_IMUX15 CLBLM_R_X39Y104/CLBLM_IMUX32 CLBLM_R_X39Y104/CLBLM_IMUX7 CLBLM_R_X39Y104/CLBLM_M_A1 CLBLM_R_X39Y104/CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_NE2A2 CLBLM_R_X39Y104/CLBLM_WR1END3 CLBLM_R_X41Y103/CLBLM_IMUX15 CLBLM_R_X41Y103/CLBLM_IMUX32 CLBLM_R_X41Y103/CLBLM_IMUX7 CLBLM_R_X41Y103/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_IMUX15 CLBLM_R_X41Y104/CLBLM_IMUX32 CLBLM_R_X41Y104/CLBLM_IMUX7 CLBLM_R_X41Y104/CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_M_C1 INT_L_X40Y103/EL1BEG0 INT_L_X40Y103/EL1END1 INT_L_X40Y103/ER1END3 INT_L_X40Y103/NE2BEG3 INT_L_X40Y104/ER1END_N3_3 INT_L_X40Y104/NE2A3 INT_L_X40Y104/NE2END2 INT_L_X40Y104/WR1BEG3 INT_R_X39Y102/SR1END3 INT_R_X39Y103/BYP_ALT2 INT_R_X39Y103/BYP_BOUNCE2 INT_R_X39Y103/EL1BEG1 INT_R_X39Y103/ER1BEG3 INT_R_X39Y103/IMUX14 INT_R_X39Y103/IMUX15 INT_R_X39Y103/IMUX20 INT_R_X39Y103/IMUX32 INT_R_X39Y103/IMUX7 INT_R_X39Y103/LOGIC_OUTS2 INT_R_X39Y103/NE2BEG2 INT_R_X39Y103/SR1BEG3 INT_R_X39Y103/SR1END3 INT_R_X39Y103/SR1END_N3_3 INT_R_X39Y104/BYP_BOUNCE_N3_2 INT_R_X39Y104/IMUX15 INT_R_X39Y104/IMUX32 INT_R_X39Y104/IMUX7 INT_R_X39Y104/NE2A2 INT_R_X39Y104/SR1BEG3 INT_R_X39Y104/SR1END_N3_3 INT_R_X39Y104/WR1END3 INT_R_X41Y102/EL1END_S3_0 INT_R_X41Y103/EL1END0 INT_R_X41Y103/FAN_BOUNCE_S3_4 INT_R_X41Y103/IMUX15 INT_R_X41Y103/IMUX32 INT_R_X41Y103/IMUX7 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/FAN_ALT4 INT_R_X41Y104/FAN_BOUNCE4 INT_R_X41Y104/IMUX15 INT_R_X41Y104/IMUX32 INT_R_X41Y104/IMUX7 INT_R_X41Y104/NE2END3 INT_R_X41Y104/NR1END0 VBRK_X99Y108/VBRK_EL1BEG1 VBRK_X99Y108/VBRK_ER1BEG3 VBRK_X99Y109/VBRK_NE2A2 VBRK_X99Y109/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X40Y104/INT_L.NE2END2->>WR1BEG3 INT_R_X39Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X39Y103/INT_R.SR1END3->>IMUX15 INT_R_X39Y103/INT_R.SR1END3->>IMUX7 INT_R_X39Y103/INT_R.SR1END_N3_3->>IMUX32 INT_R_X39Y104/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X39Y104/INT_R.WR1END3->>IMUX15 INT_R_X39Y104/INT_R.WR1END3->>IMUX7 INT_R_X39Y104/INT_R.WR1END3->>SR1BEG3 INT_R_X41Y103/INT_R.EL1END0->>IMUX32 INT_R_X41Y103/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y104/INT_R.NE2END3->>IMUX15 INT_R_X41Y104/INT_R.NE2END3->>IMUX7 INT_R_X41Y104/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y104/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_12_17/ADDRB1 - 
wires: CLBLL_L_X40Y103/CLBLL_EE2BEG1 CLBLL_L_X40Y103/CLBLL_WL1END0 CLBLL_L_X40Y103/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_IMUX18 CLBLM_R_X39Y103/CLBLM_IMUX19 CLBLM_R_X39Y103/CLBLM_IMUX2 CLBLM_R_X39Y103/CLBLM_IMUX29 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y103/CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_L_BQ CLBLM_R_X39Y103/CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_WL1END0 CLBLM_R_X39Y103/CLBLM_WR1END3 CLBLM_R_X39Y104/CLBLM_IMUX18 CLBLM_R_X39Y104/CLBLM_IMUX2 CLBLM_R_X39Y104/CLBLM_IMUX29 CLBLM_R_X39Y104/CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_IMUX18 CLBLM_R_X41Y103/CLBLM_IMUX2 CLBLM_R_X41Y103/CLBLM_IMUX29 CLBLM_R_X41Y103/CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_IMUX18 CLBLM_R_X41Y104/CLBLM_IMUX2 CLBLM_R_X41Y104/CLBLM_IMUX29 CLBLM_R_X41Y104/CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_M_C2 INT_L_X40Y103/EE2A1 INT_L_X40Y103/WL1BEG0 INT_L_X40Y103/WR1BEG3 INT_L_X40Y103/WR1END2 INT_R_X39Y103/EE2BEG1 INT_R_X39Y103/IMUX18 INT_R_X39Y103/IMUX19 INT_R_X39Y103/IMUX2 INT_R_X39Y103/IMUX29 INT_R_X39Y103/LOGIC_OUTS1 INT_R_X39Y103/NR1BEG1 INT_R_X39Y103/WL1END0 INT_R_X39Y103/WR1END3 INT_R_X39Y104/GFAN1 INT_R_X39Y104/IMUX18 INT_R_X39Y104/IMUX2 INT_R_X39Y104/IMUX29 INT_R_X39Y104/NR1END1 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/EE2END1 INT_R_X41Y103/IMUX18 INT_R_X41Y103/IMUX2 INT_R_X41Y103/IMUX29 INT_R_X41Y103/NR1BEG1 INT_R_X41Y103/WR1BEG2 INT_R_X41Y104/GFAN1 INT_R_X41Y104/IMUX18 INT_R_X41Y104/IMUX2 INT_R_X41Y104/IMUX29 INT_R_X41Y104/NR1END1 VBRK_X99Y108/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_WL1END0 VBRK_X99Y108/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y103/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y103/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y103/INT_R.WL1END0->>IMUX18 INT_R_X39Y103/INT_R.WL1END0->>IMUX2 INT_R_X39Y103/INT_R.WR1END3->>IMUX29 INT_R_X39Y104/INT_R.GFAN1->>IMUX29 INT_R_X39Y104/INT_R.NR1END1->>GFAN1 INT_R_X39Y104/INT_R.NR1END1->>IMUX18 INT_R_X39Y104/INT_R.NR1END1->>IMUX2 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y103/INT_R.EE2END1->>BYP_ALT5 INT_R_X41Y103/INT_R.EE2END1->>IMUX18 INT_R_X41Y103/INT_R.EE2END1->>IMUX2 INT_R_X41Y103/INT_R.EE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y104/INT_R.GFAN1->>IMUX29 INT_R_X41Y104/INT_R.NR1END1->>GFAN1 INT_R_X41Y104/INT_R.NR1END1->>IMUX18 INT_R_X41Y104/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_12_17/ADDRB2 - 
wires: CLBLL_L_X40Y102/CLBLL_SE2A3 CLBLL_L_X40Y103/CLBLL_EE2BEG3 CLBLM_R_X39Y102/CLBLM_SE2A3 CLBLM_R_X39Y103/CLBLM_EE2BEG3 CLBLM_R_X39Y103/CLBLM_IMUX1 CLBLM_R_X39Y103/CLBLM_IMUX17 CLBLM_R_X39Y103/CLBLM_IMUX22 CLBLM_R_X39Y103/CLBLM_IMUX25 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y103/CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_L_BMUX CLBLM_R_X39Y103/CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_M_C3 CLBLM_R_X39Y104/CLBLM_IMUX1 CLBLM_R_X39Y104/CLBLM_IMUX17 CLBLM_R_X39Y104/CLBLM_IMUX22 CLBLM_R_X39Y104/CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_IMUX1 CLBLM_R_X41Y103/CLBLM_IMUX17 CLBLM_R_X41Y103/CLBLM_IMUX22 CLBLM_R_X41Y103/CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_IMUX17 CLBLM_R_X41Y104/CLBLM_IMUX22 CLBLM_R_X41Y104/CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_M_C3 INT_L_X40Y102/ER1BEG_S0 INT_L_X40Y102/SE2END3 INT_L_X40Y103/EE2A3 INT_L_X40Y103/ER1BEG0 INT_R_X39Y102/SE2A3 INT_R_X39Y103/EE2BEG3 INT_R_X39Y103/FAN_BOUNCE_S3_6 INT_R_X39Y103/IMUX1 INT_R_X39Y103/IMUX17 INT_R_X39Y103/IMUX22 INT_R_X39Y103/IMUX25 INT_R_X39Y103/LOGIC_OUTS17 INT_R_X39Y103/NL1BEG2 INT_R_X39Y103/NR1BEG3 INT_R_X39Y103/SE2BEG3 INT_R_X39Y103/SR1BEG_S0 INT_R_X39Y104/FAN_ALT6 INT_R_X39Y104/FAN_BOUNCE6 INT_R_X39Y104/IMUX1 INT_R_X39Y104/IMUX17 INT_R_X39Y104/IMUX22 INT_R_X39Y104/NL1END2 INT_R_X39Y104/NR1END3 INT_R_X41Y103/BYP_ALT7 INT_R_X41Y103/BYP_BOUNCE7 INT_R_X41Y103/EE2END3 INT_R_X41Y103/ER1END0 INT_R_X41Y103/IMUX1 INT_R_X41Y103/IMUX17 INT_R_X41Y103/IMUX22 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/BYP_BOUNCE_N3_7 INT_R_X41Y104/IMUX1 INT_R_X41Y104/IMUX17 INT_R_X41Y104/IMUX22 INT_R_X41Y104/NR1END3 VBRK_X99Y107/VBRK_SE2A3 VBRK_X99Y108/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y102/INT_L.SE2END3->>ER1BEG_S0 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX1 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y104/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X39Y104/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y104/INT_R.NR1END3->>IMUX22 INT_R_X41Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y103/INT_R.EE2END3->>BYP_ALT7 INT_R_X41Y103/INT_R.EE2END3->>IMUX22 INT_R_X41Y103/INT_R.EE2END3->>NR1BEG3 INT_R_X41Y103/INT_R.ER1END0->>IMUX1 INT_R_X41Y103/INT_R.ER1END0->>IMUX17 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y104/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_12_17/DOB1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/DIB1 - 
wires: CLBLL_L_X40Y103/CLBLL_SW2A1 CLBLL_L_X40Y104/CLBLL_SE4C1 CLBLM_R_X39Y103/CLBLM_BYP4 CLBLM_R_X39Y103/CLBLM_M_BX CLBLM_R_X39Y103/CLBLM_SW2A1 CLBLM_R_X39Y104/CLBLM_SE4C1 CLBLM_R_X39Y109/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y109/CLBLM_L_BQ INT_L_X38Y108/SE6BEG1 INT_L_X38Y108/SW2END1 INT_L_X40Y103/SW2A1 INT_L_X40Y104/SE6END1 INT_L_X40Y104/SW2BEG1 INT_R_X39Y103/BYP4 INT_R_X39Y103/BYP_ALT4 INT_R_X39Y103/SW2END1 INT_R_X39Y104/SE6E1 INT_R_X39Y105/SE6D1 INT_R_X39Y106/SE6C1 INT_R_X39Y107/SE6B1 INT_R_X39Y108/SE6A1 INT_R_X39Y108/SW2A1 INT_R_X39Y109/LOGIC_OUTS1 INT_R_X39Y109/SW2BEG1 VBRK_X99Y108/VBRK_SW2A1 VBRK_X99Y109/VBRK_SE4C1 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y109/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X38Y108/INT_L.SW2END1->>SE6BEG1 INT_L_X40Y104/INT_L.SE6END1->>SW2BEG1 INT_R_X39Y103/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y103/INT_R.SW2END1->>BYP_ALT4 INT_R_X39Y109/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/DOC0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/DIC0 - 
wires: CLBLM_R_X39Y103/CLBLM_FAN5 CLBLM_R_X39Y103/CLBLM_M_CI CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y107/CLBLM_M_CQ INT_R_X39Y101/NR1BEG2 INT_R_X39Y101/SS6END2 INT_R_X39Y102/NR1BEG2 INT_R_X39Y102/NR1END2 INT_R_X39Y102/SS6E2 INT_R_X39Y103/FAN5 INT_R_X39Y103/FAN_ALT5 INT_R_X39Y103/NR1END2 INT_R_X39Y103/SS6D2 INT_R_X39Y104/SS6C2 INT_R_X39Y105/SS6B2 INT_R_X39Y106/SS6A2 INT_R_X39Y107/LOGIC_OUTS6 INT_R_X39Y107/SS6BEG2 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI CLBLM_R_X39Y107/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X39Y101/INT_R.SS6END2->>NR1BEG2 INT_R_X39Y102/INT_R.NR1END2->>NR1BEG2 INT_R_X39Y103/INT_R.FAN_ALT5->>FAN5 INT_R_X39Y103/INT_R.NR1END2->>FAN_ALT5 INT_R_X39Y107/INT_R.LOGIC_OUTS6->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/ADDRC0 - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG1 CLBLL_L_X40Y103/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_NE2A2 CLBLL_L_X40Y104/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EL1BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG3 CLBLM_R_X39Y103/CLBLM_IMUX14 CLBLM_R_X39Y103/CLBLM_IMUX15 CLBLM_R_X39Y103/CLBLM_IMUX20 CLBLM_R_X39Y103/CLBLM_IMUX32 CLBLM_R_X39Y103/CLBLM_IMUX7 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y103/CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_L_CQ CLBLM_R_X39Y103/CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_IMUX15 CLBLM_R_X39Y104/CLBLM_IMUX32 CLBLM_R_X39Y104/CLBLM_IMUX7 CLBLM_R_X39Y104/CLBLM_M_A1 CLBLM_R_X39Y104/CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_NE2A2 CLBLM_R_X39Y104/CLBLM_WR1END3 CLBLM_R_X41Y103/CLBLM_IMUX15 CLBLM_R_X41Y103/CLBLM_IMUX32 CLBLM_R_X41Y103/CLBLM_IMUX7 CLBLM_R_X41Y103/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_IMUX15 CLBLM_R_X41Y104/CLBLM_IMUX32 CLBLM_R_X41Y104/CLBLM_IMUX7 CLBLM_R_X41Y104/CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_M_C1 INT_L_X40Y103/EL1BEG0 INT_L_X40Y103/EL1END1 INT_L_X40Y103/ER1END3 INT_L_X40Y103/NE2BEG3 INT_L_X40Y104/ER1END_N3_3 INT_L_X40Y104/NE2A3 INT_L_X40Y104/NE2END2 INT_L_X40Y104/WR1BEG3 INT_R_X39Y102/SR1END3 INT_R_X39Y103/BYP_ALT2 INT_R_X39Y103/BYP_BOUNCE2 INT_R_X39Y103/EL1BEG1 INT_R_X39Y103/ER1BEG3 INT_R_X39Y103/IMUX14 INT_R_X39Y103/IMUX15 INT_R_X39Y103/IMUX20 INT_R_X39Y103/IMUX32 INT_R_X39Y103/IMUX7 INT_R_X39Y103/LOGIC_OUTS2 INT_R_X39Y103/NE2BEG2 INT_R_X39Y103/SR1BEG3 INT_R_X39Y103/SR1END3 INT_R_X39Y103/SR1END_N3_3 INT_R_X39Y104/BYP_BOUNCE_N3_2 INT_R_X39Y104/IMUX15 INT_R_X39Y104/IMUX32 INT_R_X39Y104/IMUX7 INT_R_X39Y104/NE2A2 INT_R_X39Y104/SR1BEG3 INT_R_X39Y104/SR1END_N3_3 INT_R_X39Y104/WR1END3 INT_R_X41Y102/EL1END_S3_0 INT_R_X41Y103/EL1END0 INT_R_X41Y103/FAN_BOUNCE_S3_4 INT_R_X41Y103/IMUX15 INT_R_X41Y103/IMUX32 INT_R_X41Y103/IMUX7 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/FAN_ALT4 INT_R_X41Y104/FAN_BOUNCE4 INT_R_X41Y104/IMUX15 INT_R_X41Y104/IMUX32 INT_R_X41Y104/IMUX7 INT_R_X41Y104/NE2END3 INT_R_X41Y104/NR1END0 VBRK_X99Y108/VBRK_EL1BEG1 VBRK_X99Y108/VBRK_ER1BEG3 VBRK_X99Y109/VBRK_NE2A2 VBRK_X99Y109/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X40Y104/INT_L.NE2END2->>WR1BEG3 INT_R_X39Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X39Y103/INT_R.SR1END3->>IMUX15 INT_R_X39Y103/INT_R.SR1END3->>IMUX7 INT_R_X39Y103/INT_R.SR1END_N3_3->>IMUX32 INT_R_X39Y104/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X39Y104/INT_R.WR1END3->>IMUX15 INT_R_X39Y104/INT_R.WR1END3->>IMUX7 INT_R_X39Y104/INT_R.WR1END3->>SR1BEG3 INT_R_X41Y103/INT_R.EL1END0->>IMUX32 INT_R_X41Y103/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y104/INT_R.NE2END3->>IMUX15 INT_R_X41Y104/INT_R.NE2END3->>IMUX7 INT_R_X41Y104/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y104/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_12_17/ADDRC1 - 
wires: CLBLL_L_X40Y103/CLBLL_EE2BEG1 CLBLL_L_X40Y103/CLBLL_WL1END0 CLBLL_L_X40Y103/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_IMUX18 CLBLM_R_X39Y103/CLBLM_IMUX19 CLBLM_R_X39Y103/CLBLM_IMUX2 CLBLM_R_X39Y103/CLBLM_IMUX29 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y103/CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_L_BQ CLBLM_R_X39Y103/CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_WL1END0 CLBLM_R_X39Y103/CLBLM_WR1END3 CLBLM_R_X39Y104/CLBLM_IMUX18 CLBLM_R_X39Y104/CLBLM_IMUX2 CLBLM_R_X39Y104/CLBLM_IMUX29 CLBLM_R_X39Y104/CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_IMUX18 CLBLM_R_X41Y103/CLBLM_IMUX2 CLBLM_R_X41Y103/CLBLM_IMUX29 CLBLM_R_X41Y103/CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_IMUX18 CLBLM_R_X41Y104/CLBLM_IMUX2 CLBLM_R_X41Y104/CLBLM_IMUX29 CLBLM_R_X41Y104/CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_M_C2 INT_L_X40Y103/EE2A1 INT_L_X40Y103/WL1BEG0 INT_L_X40Y103/WR1BEG3 INT_L_X40Y103/WR1END2 INT_R_X39Y103/EE2BEG1 INT_R_X39Y103/IMUX18 INT_R_X39Y103/IMUX19 INT_R_X39Y103/IMUX2 INT_R_X39Y103/IMUX29 INT_R_X39Y103/LOGIC_OUTS1 INT_R_X39Y103/NR1BEG1 INT_R_X39Y103/WL1END0 INT_R_X39Y103/WR1END3 INT_R_X39Y104/GFAN1 INT_R_X39Y104/IMUX18 INT_R_X39Y104/IMUX2 INT_R_X39Y104/IMUX29 INT_R_X39Y104/NR1END1 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/EE2END1 INT_R_X41Y103/IMUX18 INT_R_X41Y103/IMUX2 INT_R_X41Y103/IMUX29 INT_R_X41Y103/NR1BEG1 INT_R_X41Y103/WR1BEG2 INT_R_X41Y104/GFAN1 INT_R_X41Y104/IMUX18 INT_R_X41Y104/IMUX2 INT_R_X41Y104/IMUX29 INT_R_X41Y104/NR1END1 VBRK_X99Y108/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_WL1END0 VBRK_X99Y108/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y103/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y103/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y103/INT_R.WL1END0->>IMUX18 INT_R_X39Y103/INT_R.WL1END0->>IMUX2 INT_R_X39Y103/INT_R.WR1END3->>IMUX29 INT_R_X39Y104/INT_R.GFAN1->>IMUX29 INT_R_X39Y104/INT_R.NR1END1->>GFAN1 INT_R_X39Y104/INT_R.NR1END1->>IMUX18 INT_R_X39Y104/INT_R.NR1END1->>IMUX2 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y103/INT_R.EE2END1->>BYP_ALT5 INT_R_X41Y103/INT_R.EE2END1->>IMUX18 INT_R_X41Y103/INT_R.EE2END1->>IMUX2 INT_R_X41Y103/INT_R.EE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y104/INT_R.GFAN1->>IMUX29 INT_R_X41Y104/INT_R.NR1END1->>GFAN1 INT_R_X41Y104/INT_R.NR1END1->>IMUX18 INT_R_X41Y104/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_12_17/ADDRC2 - 
wires: CLBLL_L_X40Y102/CLBLL_SE2A3 CLBLL_L_X40Y103/CLBLL_EE2BEG3 CLBLM_R_X39Y102/CLBLM_SE2A3 CLBLM_R_X39Y103/CLBLM_EE2BEG3 CLBLM_R_X39Y103/CLBLM_IMUX1 CLBLM_R_X39Y103/CLBLM_IMUX17 CLBLM_R_X39Y103/CLBLM_IMUX22 CLBLM_R_X39Y103/CLBLM_IMUX25 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y103/CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_L_BMUX CLBLM_R_X39Y103/CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_M_C3 CLBLM_R_X39Y104/CLBLM_IMUX1 CLBLM_R_X39Y104/CLBLM_IMUX17 CLBLM_R_X39Y104/CLBLM_IMUX22 CLBLM_R_X39Y104/CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_IMUX1 CLBLM_R_X41Y103/CLBLM_IMUX17 CLBLM_R_X41Y103/CLBLM_IMUX22 CLBLM_R_X41Y103/CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_IMUX17 CLBLM_R_X41Y104/CLBLM_IMUX22 CLBLM_R_X41Y104/CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_M_C3 INT_L_X40Y102/ER1BEG_S0 INT_L_X40Y102/SE2END3 INT_L_X40Y103/EE2A3 INT_L_X40Y103/ER1BEG0 INT_R_X39Y102/SE2A3 INT_R_X39Y103/EE2BEG3 INT_R_X39Y103/FAN_BOUNCE_S3_6 INT_R_X39Y103/IMUX1 INT_R_X39Y103/IMUX17 INT_R_X39Y103/IMUX22 INT_R_X39Y103/IMUX25 INT_R_X39Y103/LOGIC_OUTS17 INT_R_X39Y103/NL1BEG2 INT_R_X39Y103/NR1BEG3 INT_R_X39Y103/SE2BEG3 INT_R_X39Y103/SR1BEG_S0 INT_R_X39Y104/FAN_ALT6 INT_R_X39Y104/FAN_BOUNCE6 INT_R_X39Y104/IMUX1 INT_R_X39Y104/IMUX17 INT_R_X39Y104/IMUX22 INT_R_X39Y104/NL1END2 INT_R_X39Y104/NR1END3 INT_R_X41Y103/BYP_ALT7 INT_R_X41Y103/BYP_BOUNCE7 INT_R_X41Y103/EE2END3 INT_R_X41Y103/ER1END0 INT_R_X41Y103/IMUX1 INT_R_X41Y103/IMUX17 INT_R_X41Y103/IMUX22 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/BYP_BOUNCE_N3_7 INT_R_X41Y104/IMUX1 INT_R_X41Y104/IMUX17 INT_R_X41Y104/IMUX22 INT_R_X41Y104/NR1END3 VBRK_X99Y107/VBRK_SE2A3 VBRK_X99Y108/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y102/INT_L.SE2END3->>ER1BEG_S0 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX1 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y104/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X39Y104/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y104/INT_R.NR1END3->>IMUX22 INT_R_X41Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y103/INT_R.EE2END3->>BYP_ALT7 INT_R_X41Y103/INT_R.EE2END3->>IMUX22 INT_R_X41Y103/INT_R.EE2END3->>NR1BEG3 INT_R_X41Y103/INT_R.ER1END0->>IMUX1 INT_R_X41Y103/INT_R.ER1END0->>IMUX17 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y104/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_12_17/DOC1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/DIC1 - 
wires: CLBLL_L_X40Y108/CLBLL_LL_CQ CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_SW4A2 CLBLM_R_X39Y103/CLBLM_BYP3 CLBLM_R_X39Y103/CLBLM_M_CX CLBLM_R_X39Y108/CLBLM_SW4A2 INT_L_X38Y103/SE2A2 INT_L_X38Y104/SE2BEG2 INT_L_X38Y104/SW6END2 INT_L_X40Y108/LOGIC_OUTS_L6 INT_L_X40Y108/SW6BEG2 INT_R_X39Y103/BYP3 INT_R_X39Y103/BYP_ALT3 INT_R_X39Y103/SE2END2 INT_R_X39Y104/SW6E2 INT_R_X39Y105/SW6D2 INT_R_X39Y106/SW6C2 INT_R_X39Y107/SW6B2 INT_R_X39Y108/SW6A2 VBRK_X99Y113/VBRK_SW4A2 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y103/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X38Y104/INT_L.SW6END2->>SE2BEG2 INT_L_X40Y108/INT_L.LOGIC_OUTS_L6->>SW6BEG2 INT_R_X39Y103/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y103/INT_R.SE2END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_12_17/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/DOA0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/DIA0 - 
wires: BRAM_INT_INTERFACE_L_X38Y105/INT_INTERFACE_ER1BEG0 BRAM_INT_INTERFACE_L_X38Y105/INT_INTERFACE_SW4END2 BRAM_L_X38Y105/BRAM_ER1BEG0_0 BRAM_L_X38Y105/BRAM_SW4END2_0 CLBLM_R_X37Y105/CLBLM_ER1BEG0 CLBLM_R_X37Y105/CLBLM_SW4END2 CLBLM_R_X39Y104/CLBLM_FAN0 CLBLM_R_X39Y104/CLBLM_M_AI CLBLM_R_X39Y109/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y109/CLBLM_L_CQ INT_L_X38Y104/SE2A0 INT_L_X38Y105/ER1END0 INT_L_X38Y105/SE2BEG0 INT_L_X38Y105/SW6E2 INT_L_X38Y106/SW6D2 INT_L_X38Y107/SW6C2 INT_L_X38Y108/SW6B2 INT_L_X38Y109/SW6A2 INT_R_X37Y104/ER1BEG_S0 INT_R_X37Y104/SR1END3 INT_R_X37Y105/ER1BEG0 INT_R_X37Y105/SR1BEG3 INT_R_X37Y105/SR1END_N3_3 INT_R_X37Y105/SW6END2 INT_R_X39Y104/FAN0 INT_R_X39Y104/FAN_ALT0 INT_R_X39Y104/SE2END0 INT_R_X39Y109/LOGIC_OUTS2 INT_R_X39Y109/SW6BEG2 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X39Y109/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X38Y105/INT_L.ER1END0->>SE2BEG0 INT_R_X37Y104/INT_R.SR1END3->>ER1BEG_S0 INT_R_X37Y105/INT_R.SW6END2->>SR1BEG3 INT_R_X39Y104/INT_R.FAN_ALT0->>FAN0 INT_R_X39Y104/INT_R.SE2END0->>FAN_ALT0 INT_R_X39Y109/INT_R.LOGIC_OUTS2->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/ADDRA0 - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG1 CLBLL_L_X40Y103/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_NE2A2 CLBLL_L_X40Y104/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EL1BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG3 CLBLM_R_X39Y103/CLBLM_IMUX14 CLBLM_R_X39Y103/CLBLM_IMUX15 CLBLM_R_X39Y103/CLBLM_IMUX20 CLBLM_R_X39Y103/CLBLM_IMUX32 CLBLM_R_X39Y103/CLBLM_IMUX7 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y103/CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_L_CQ CLBLM_R_X39Y103/CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_IMUX15 CLBLM_R_X39Y104/CLBLM_IMUX32 CLBLM_R_X39Y104/CLBLM_IMUX7 CLBLM_R_X39Y104/CLBLM_M_A1 CLBLM_R_X39Y104/CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_NE2A2 CLBLM_R_X39Y104/CLBLM_WR1END3 CLBLM_R_X41Y103/CLBLM_IMUX15 CLBLM_R_X41Y103/CLBLM_IMUX32 CLBLM_R_X41Y103/CLBLM_IMUX7 CLBLM_R_X41Y103/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_IMUX15 CLBLM_R_X41Y104/CLBLM_IMUX32 CLBLM_R_X41Y104/CLBLM_IMUX7 CLBLM_R_X41Y104/CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_M_C1 INT_L_X40Y103/EL1BEG0 INT_L_X40Y103/EL1END1 INT_L_X40Y103/ER1END3 INT_L_X40Y103/NE2BEG3 INT_L_X40Y104/ER1END_N3_3 INT_L_X40Y104/NE2A3 INT_L_X40Y104/NE2END2 INT_L_X40Y104/WR1BEG3 INT_R_X39Y102/SR1END3 INT_R_X39Y103/BYP_ALT2 INT_R_X39Y103/BYP_BOUNCE2 INT_R_X39Y103/EL1BEG1 INT_R_X39Y103/ER1BEG3 INT_R_X39Y103/IMUX14 INT_R_X39Y103/IMUX15 INT_R_X39Y103/IMUX20 INT_R_X39Y103/IMUX32 INT_R_X39Y103/IMUX7 INT_R_X39Y103/LOGIC_OUTS2 INT_R_X39Y103/NE2BEG2 INT_R_X39Y103/SR1BEG3 INT_R_X39Y103/SR1END3 INT_R_X39Y103/SR1END_N3_3 INT_R_X39Y104/BYP_BOUNCE_N3_2 INT_R_X39Y104/IMUX15 INT_R_X39Y104/IMUX32 INT_R_X39Y104/IMUX7 INT_R_X39Y104/NE2A2 INT_R_X39Y104/SR1BEG3 INT_R_X39Y104/SR1END_N3_3 INT_R_X39Y104/WR1END3 INT_R_X41Y102/EL1END_S3_0 INT_R_X41Y103/EL1END0 INT_R_X41Y103/FAN_BOUNCE_S3_4 INT_R_X41Y103/IMUX15 INT_R_X41Y103/IMUX32 INT_R_X41Y103/IMUX7 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/FAN_ALT4 INT_R_X41Y104/FAN_BOUNCE4 INT_R_X41Y104/IMUX15 INT_R_X41Y104/IMUX32 INT_R_X41Y104/IMUX7 INT_R_X41Y104/NE2END3 INT_R_X41Y104/NR1END0 VBRK_X99Y108/VBRK_EL1BEG1 VBRK_X99Y108/VBRK_ER1BEG3 VBRK_X99Y109/VBRK_NE2A2 VBRK_X99Y109/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X40Y104/INT_L.NE2END2->>WR1BEG3 INT_R_X39Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X39Y103/INT_R.SR1END3->>IMUX15 INT_R_X39Y103/INT_R.SR1END3->>IMUX7 INT_R_X39Y103/INT_R.SR1END_N3_3->>IMUX32 INT_R_X39Y104/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X39Y104/INT_R.WR1END3->>IMUX15 INT_R_X39Y104/INT_R.WR1END3->>IMUX7 INT_R_X39Y104/INT_R.WR1END3->>SR1BEG3 INT_R_X41Y103/INT_R.EL1END0->>IMUX32 INT_R_X41Y103/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y104/INT_R.NE2END3->>IMUX15 INT_R_X41Y104/INT_R.NE2END3->>IMUX7 INT_R_X41Y104/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y104/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_18_23/ADDRA1 - 
wires: CLBLL_L_X40Y103/CLBLL_EE2BEG1 CLBLL_L_X40Y103/CLBLL_WL1END0 CLBLL_L_X40Y103/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_IMUX18 CLBLM_R_X39Y103/CLBLM_IMUX19 CLBLM_R_X39Y103/CLBLM_IMUX2 CLBLM_R_X39Y103/CLBLM_IMUX29 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y103/CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_L_BQ CLBLM_R_X39Y103/CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_WL1END0 CLBLM_R_X39Y103/CLBLM_WR1END3 CLBLM_R_X39Y104/CLBLM_IMUX18 CLBLM_R_X39Y104/CLBLM_IMUX2 CLBLM_R_X39Y104/CLBLM_IMUX29 CLBLM_R_X39Y104/CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_IMUX18 CLBLM_R_X41Y103/CLBLM_IMUX2 CLBLM_R_X41Y103/CLBLM_IMUX29 CLBLM_R_X41Y103/CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_IMUX18 CLBLM_R_X41Y104/CLBLM_IMUX2 CLBLM_R_X41Y104/CLBLM_IMUX29 CLBLM_R_X41Y104/CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_M_C2 INT_L_X40Y103/EE2A1 INT_L_X40Y103/WL1BEG0 INT_L_X40Y103/WR1BEG3 INT_L_X40Y103/WR1END2 INT_R_X39Y103/EE2BEG1 INT_R_X39Y103/IMUX18 INT_R_X39Y103/IMUX19 INT_R_X39Y103/IMUX2 INT_R_X39Y103/IMUX29 INT_R_X39Y103/LOGIC_OUTS1 INT_R_X39Y103/NR1BEG1 INT_R_X39Y103/WL1END0 INT_R_X39Y103/WR1END3 INT_R_X39Y104/GFAN1 INT_R_X39Y104/IMUX18 INT_R_X39Y104/IMUX2 INT_R_X39Y104/IMUX29 INT_R_X39Y104/NR1END1 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/EE2END1 INT_R_X41Y103/IMUX18 INT_R_X41Y103/IMUX2 INT_R_X41Y103/IMUX29 INT_R_X41Y103/NR1BEG1 INT_R_X41Y103/WR1BEG2 INT_R_X41Y104/GFAN1 INT_R_X41Y104/IMUX18 INT_R_X41Y104/IMUX2 INT_R_X41Y104/IMUX29 INT_R_X41Y104/NR1END1 VBRK_X99Y108/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_WL1END0 VBRK_X99Y108/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y103/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y103/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y103/INT_R.WL1END0->>IMUX18 INT_R_X39Y103/INT_R.WL1END0->>IMUX2 INT_R_X39Y103/INT_R.WR1END3->>IMUX29 INT_R_X39Y104/INT_R.GFAN1->>IMUX29 INT_R_X39Y104/INT_R.NR1END1->>GFAN1 INT_R_X39Y104/INT_R.NR1END1->>IMUX18 INT_R_X39Y104/INT_R.NR1END1->>IMUX2 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y103/INT_R.EE2END1->>BYP_ALT5 INT_R_X41Y103/INT_R.EE2END1->>IMUX18 INT_R_X41Y103/INT_R.EE2END1->>IMUX2 INT_R_X41Y103/INT_R.EE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y104/INT_R.GFAN1->>IMUX29 INT_R_X41Y104/INT_R.NR1END1->>GFAN1 INT_R_X41Y104/INT_R.NR1END1->>IMUX18 INT_R_X41Y104/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_18_23/ADDRA2 - 
wires: CLBLL_L_X40Y102/CLBLL_SE2A3 CLBLL_L_X40Y103/CLBLL_EE2BEG3 CLBLM_R_X39Y102/CLBLM_SE2A3 CLBLM_R_X39Y103/CLBLM_EE2BEG3 CLBLM_R_X39Y103/CLBLM_IMUX1 CLBLM_R_X39Y103/CLBLM_IMUX17 CLBLM_R_X39Y103/CLBLM_IMUX22 CLBLM_R_X39Y103/CLBLM_IMUX25 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y103/CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_L_BMUX CLBLM_R_X39Y103/CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_M_C3 CLBLM_R_X39Y104/CLBLM_IMUX1 CLBLM_R_X39Y104/CLBLM_IMUX17 CLBLM_R_X39Y104/CLBLM_IMUX22 CLBLM_R_X39Y104/CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_IMUX1 CLBLM_R_X41Y103/CLBLM_IMUX17 CLBLM_R_X41Y103/CLBLM_IMUX22 CLBLM_R_X41Y103/CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_IMUX17 CLBLM_R_X41Y104/CLBLM_IMUX22 CLBLM_R_X41Y104/CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_M_C3 INT_L_X40Y102/ER1BEG_S0 INT_L_X40Y102/SE2END3 INT_L_X40Y103/EE2A3 INT_L_X40Y103/ER1BEG0 INT_R_X39Y102/SE2A3 INT_R_X39Y103/EE2BEG3 INT_R_X39Y103/FAN_BOUNCE_S3_6 INT_R_X39Y103/IMUX1 INT_R_X39Y103/IMUX17 INT_R_X39Y103/IMUX22 INT_R_X39Y103/IMUX25 INT_R_X39Y103/LOGIC_OUTS17 INT_R_X39Y103/NL1BEG2 INT_R_X39Y103/NR1BEG3 INT_R_X39Y103/SE2BEG3 INT_R_X39Y103/SR1BEG_S0 INT_R_X39Y104/FAN_ALT6 INT_R_X39Y104/FAN_BOUNCE6 INT_R_X39Y104/IMUX1 INT_R_X39Y104/IMUX17 INT_R_X39Y104/IMUX22 INT_R_X39Y104/NL1END2 INT_R_X39Y104/NR1END3 INT_R_X41Y103/BYP_ALT7 INT_R_X41Y103/BYP_BOUNCE7 INT_R_X41Y103/EE2END3 INT_R_X41Y103/ER1END0 INT_R_X41Y103/IMUX1 INT_R_X41Y103/IMUX17 INT_R_X41Y103/IMUX22 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/BYP_BOUNCE_N3_7 INT_R_X41Y104/IMUX1 INT_R_X41Y104/IMUX17 INT_R_X41Y104/IMUX22 INT_R_X41Y104/NR1END3 VBRK_X99Y107/VBRK_SE2A3 VBRK_X99Y108/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y102/INT_L.SE2END3->>ER1BEG_S0 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX1 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y104/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X39Y104/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y104/INT_R.NR1END3->>IMUX22 INT_R_X41Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y103/INT_R.EE2END3->>BYP_ALT7 INT_R_X41Y103/INT_R.EE2END3->>IMUX22 INT_R_X41Y103/INT_R.EE2END3->>NR1BEG3 INT_R_X41Y103/INT_R.ER1END0->>IMUX1 INT_R_X41Y103/INT_R.ER1END0->>IMUX17 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y104/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_18_23/ADDRD0 - 
wires: CLBLL_L_X40Y104/CLBLL_EE2BEG0 CLBLM_R_X39Y103/CLBLM_IMUX37 CLBLM_R_X39Y103/CLBLM_IMUX40 CLBLM_R_X39Y103/CLBLM_IMUX9 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y103/CLBLM_L_A5 CLBLM_R_X39Y103/CLBLM_L_AMUX CLBLM_R_X39Y103/CLBLM_L_D4 CLBLM_R_X39Y103/CLBLM_M_D1 CLBLM_R_X39Y104/CLBLM_EE2BEG0 CLBLM_R_X39Y104/CLBLM_IMUX40 CLBLM_R_X39Y104/CLBLM_M_D1 CLBLM_R_X41Y103/CLBLM_IMUX40 CLBLM_R_X41Y103/CLBLM_M_D1 CLBLM_R_X41Y104/CLBLM_IMUX40 CLBLM_R_X41Y104/CLBLM_M_D1 INT_L_X38Y103/NL1BEG1 INT_L_X38Y103/WL1END1 INT_L_X38Y104/EL1BEG0 INT_L_X38Y104/NL1END1 INT_L_X40Y104/EE2A0 INT_R_X39Y103/EL1END_S3_0 INT_R_X39Y103/IMUX37 INT_R_X39Y103/IMUX40 INT_R_X39Y103/IMUX9 INT_R_X39Y103/LOGIC_OUTS16 INT_R_X39Y103/SL1END0 INT_R_X39Y103/WL1BEG1 INT_R_X39Y104/EE2BEG0 INT_R_X39Y104/EL1END0 INT_R_X39Y104/IMUX40 INT_R_X39Y104/SL1BEG0 INT_R_X41Y103/IMUX40 INT_R_X41Y103/SL1END0 INT_R_X41Y104/EE2END0 INT_R_X41Y104/IMUX40 INT_R_X41Y104/SL1BEG0 VBRK_X99Y109/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X38Y103/INT_L.WL1END1->>NL1BEG1 INT_L_X38Y104/INT_L.NL1END1->>EL1BEG0 INT_R_X39Y103/INT_R.LOGIC_OUTS16->>IMUX37 INT_R_X39Y103/INT_R.LOGIC_OUTS16->>WL1BEG1 INT_R_X39Y103/INT_R.SL1END0->>IMUX40 INT_R_X39Y103/INT_R.SL1END0->>IMUX9 INT_R_X39Y104/INT_R.EL1END0->>EE2BEG0 INT_R_X39Y104/INT_R.EL1END0->>IMUX40 INT_R_X39Y104/INT_R.EL1END0->>SL1BEG0 INT_R_X41Y103/INT_R.SL1END0->>IMUX40 INT_R_X41Y104/INT_R.EE2END0->>IMUX40 INT_R_X41Y104/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_18_23/ADDRD1 - 
wires: CLBLL_L_X40Y104/CLBLL_EE2BEG2 CLBLL_L_X40Y104/CLBLL_SE2A3 CLBLL_L_X40Y104/CLBLL_WL1END2 CLBLM_R_X39Y103/CLBLM_IMUX39 CLBLM_R_X39Y103/CLBLM_IMUX45 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y103/CLBLM_L_D3 CLBLM_R_X39Y103/CLBLM_L_DQ CLBLM_R_X39Y103/CLBLM_M_D2 CLBLM_R_X39Y104/CLBLM_EE2BEG2 CLBLM_R_X39Y104/CLBLM_IMUX45 CLBLM_R_X39Y104/CLBLM_M_D2 CLBLM_R_X39Y104/CLBLM_SE2A3 CLBLM_R_X39Y104/CLBLM_WL1END2 CLBLM_R_X41Y103/CLBLM_IMUX45 CLBLM_R_X41Y103/CLBLM_M_D2 CLBLM_R_X41Y104/CLBLM_IMUX45 CLBLM_R_X41Y104/CLBLM_M_D2 INT_L_X38Y104/EL1BEG2 INT_L_X38Y104/NE2BEG3 INT_L_X38Y104/NW2END3 INT_L_X38Y105/NE2A3 INT_L_X40Y104/EE2A2 INT_L_X40Y104/SE2END3 INT_L_X40Y104/WL1BEG2 INT_R_X39Y103/IMUX39 INT_R_X39Y103/IMUX45 INT_R_X39Y103/LOGIC_OUTS3 INT_R_X39Y103/NW2BEG3 INT_R_X39Y103/SL1END2 INT_R_X39Y104/EE2BEG2 INT_R_X39Y104/EL1END2 INT_R_X39Y104/IMUX45 INT_R_X39Y104/NW2A3 INT_R_X39Y104/SE2A3 INT_R_X39Y104/SL1BEG2 INT_R_X39Y104/WL1END2 INT_R_X39Y105/NE2END3 INT_R_X39Y105/SE2BEG3 INT_R_X41Y103/IMUX45 INT_R_X41Y103/SL1END2 INT_R_X41Y104/EE2END2 INT_R_X41Y104/IMUX45 INT_R_X41Y104/SL1BEG2 VBRK_X99Y109/VBRK_EE2BEG2 VBRK_X99Y109/VBRK_SE2A3 VBRK_X99Y109/VBRK_WL1END2 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y104/INT_L.NW2END3->>EL1BEG2 INT_L_X38Y104/INT_L.NW2END3->>NE2BEG3 INT_L_X40Y104/INT_L.SE2END3->>WL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS3->>IMUX39 INT_R_X39Y103/INT_R.LOGIC_OUTS3->>NW2BEG3 INT_R_X39Y103/INT_R.SL1END2->>IMUX45 INT_R_X39Y104/INT_R.EL1END2->>EE2BEG2 INT_R_X39Y104/INT_R.EL1END2->>SL1BEG2 INT_R_X39Y104/INT_R.WL1END2->>IMUX45 INT_R_X39Y105/INT_R.NE2END3->>SE2BEG3 INT_R_X41Y103/INT_R.SL1END2->>IMUX45 INT_R_X41Y104/INT_R.EE2END2->>IMUX45 INT_R_X41Y104/INT_R.EE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_18_23/ADDRD2 - 
wires: BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_WW2END1 BRAM_L_X38Y100/BRAM_ER1BEG2_3 BRAM_L_X38Y100/BRAM_WW2END1_3 CLBLL_L_X40Y104/CLBLL_EL1BEG2 CLBLL_L_X40Y104/CLBLL_NE2A3 CLBLM_R_X37Y103/CLBLM_ER1BEG2 CLBLM_R_X37Y103/CLBLM_WW2END1 CLBLM_R_X39Y103/CLBLM_IMUX38 CLBLM_R_X39Y103/CLBLM_IMUX41 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y103/CLBLM_L_D1 CLBLM_R_X39Y103/CLBLM_L_DMUX CLBLM_R_X39Y103/CLBLM_M_D3 CLBLM_R_X39Y104/CLBLM_EL1BEG2 CLBLM_R_X39Y104/CLBLM_IMUX38 CLBLM_R_X39Y104/CLBLM_M_D3 CLBLM_R_X39Y104/CLBLM_NE2A3 CLBLM_R_X41Y103/CLBLM_IMUX38 CLBLM_R_X41Y103/CLBLM_M_D3 CLBLM_R_X41Y104/CLBLM_IMUX38 CLBLM_R_X41Y104/CLBLM_M_D3 INT_L_X38Y103/EL1BEG1 INT_L_X38Y103/ER1BEG3 INT_L_X38Y103/ER1END2 INT_L_X38Y103/WW2A1 INT_L_X40Y103/SE2A3 INT_L_X40Y104/EL1END2 INT_L_X40Y104/ER1BEG3 INT_L_X40Y104/NE2END3 INT_L_X40Y104/SE2BEG3 INT_R_X37Y103/ER1BEG2 INT_R_X37Y103/WW2END1 INT_R_X39Y103/EL1END1 INT_R_X39Y103/ER1END3 INT_R_X39Y103/IMUX38 INT_R_X39Y103/IMUX41 INT_R_X39Y103/LOGIC_OUTS19 INT_R_X39Y103/NE2BEG3 INT_R_X39Y103/NL1BEG0 INT_R_X39Y103/NL1END_S3_0 INT_R_X39Y103/WW2BEG1 INT_R_X39Y104/EL1BEG2 INT_R_X39Y104/ER1END_N3_3 INT_R_X39Y104/IMUX38 INT_R_X39Y104/NE2A3 INT_R_X39Y104/NL1BEG_N3 INT_R_X39Y104/NL1END0 INT_R_X41Y103/IMUX38 INT_R_X41Y103/SE2END3 INT_R_X41Y104/ER1END3 INT_R_X41Y104/IMUX38 INT_R_X41Y105/ER1END_N3_3 VBRK_X99Y109/VBRK_EL1BEG2 VBRK_X99Y109/VBRK_NE2A3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y103/INT_L.ER1END2->>EL1BEG1 INT_L_X38Y103/INT_L.ER1END2->>ER1BEG3 INT_L_X40Y104/INT_L.EL1END2->>ER1BEG3 INT_L_X40Y104/INT_L.NE2END3->>SE2BEG3 INT_R_X37Y103/INT_R.WW2END1->>ER1BEG2 INT_R_X39Y103/INT_R.EL1END1->>IMUX41 INT_R_X39Y103/INT_R.ER1END3->>IMUX38 INT_R_X39Y103/INT_R.ER1END3->>NE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X39Y103/INT_R.LOGIC_OUTS19->>WW2BEG1 INT_R_X39Y104/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X39Y104/INT_R.NL1BEG_N3->>IMUX38 INT_R_X39Y104/INT_R.NL1END0->>NL1BEG_N3 INT_R_X41Y103/INT_R.SE2END3->>IMUX38 INT_R_X41Y104/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_18_23/WE - 
wires: CLBLL_L_X40Y102/CLBLL_WW2END1 CLBLL_L_X40Y103/CLBLL_SW2A2 CLBLL_L_X40Y103/CLBLL_WL1END1 CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y104/CLBLL_L_AMUX CLBLL_L_X40Y106/CLBLL_WR1END3 CLBLL_L_X42Y102/CLBLL_SE2A2 CLBLL_L_X42Y102/CLBLL_WL1END1 CLBLM_R_X39Y102/CLBLM_IMUX44 CLBLM_R_X39Y102/CLBLM_M_D4 CLBLM_R_X39Y102/CLBLM_WW2END1 CLBLM_R_X39Y103/CLBLM_FAN7 CLBLM_R_X39Y103/CLBLM_IMUX10 CLBLM_R_X39Y103/CLBLM_IMUX36 CLBLM_R_X39Y103/CLBLM_L_A4 CLBLM_R_X39Y103/CLBLM_L_D2 CLBLM_R_X39Y103/CLBLM_M_CE CLBLM_R_X39Y103/CLBLM_SW2A2 CLBLM_R_X39Y103/CLBLM_WL1END1 CLBLM_R_X39Y104/CLBLM_FAN7 CLBLM_R_X39Y104/CLBLM_M_CE CLBLM_R_X39Y106/CLBLM_IMUX12 CLBLM_R_X39Y106/CLBLM_IMUX7 CLBLM_R_X39Y106/CLBLM_M_A1 CLBLM_R_X39Y106/CLBLM_M_B6 CLBLM_R_X39Y106/CLBLM_WR1END3 CLBLM_R_X41Y102/CLBLM_IMUX20 CLBLM_R_X41Y102/CLBLM_L_C2 CLBLM_R_X41Y102/CLBLM_SE2A2 CLBLM_R_X41Y102/CLBLM_WL1END1 CLBLM_R_X41Y103/CLBLM_FAN7 CLBLM_R_X41Y103/CLBLM_M_CE CLBLM_R_X41Y104/CLBLM_FAN7 CLBLM_R_X41Y104/CLBLM_M_CE INT_L_X40Y102/WW2A1 INT_L_X40Y103/SE2A2 INT_L_X40Y103/SW2A2 INT_L_X40Y103/SW2END2 INT_L_X40Y103/WL1BEG1 INT_L_X40Y104/LOGIC_OUTS_L16 INT_L_X40Y104/NE2BEG2 INT_L_X40Y104/SE2BEG2 INT_L_X40Y104/SW2BEG2 INT_L_X40Y105/NE2A2 INT_L_X40Y106/NW2END2 INT_L_X40Y106/WR1BEG3 INT_L_X42Y102/SE2END2 INT_L_X42Y102/WL1BEG1 INT_R_X39Y102/IMUX44 INT_R_X39Y102/NL1BEG1 INT_R_X39Y102/NN2BEG2 INT_R_X39Y102/SL1END2 INT_R_X39Y102/WW2END1 INT_R_X39Y103/FAN7 INT_R_X39Y103/FAN_ALT7 INT_R_X39Y103/IMUX10 INT_R_X39Y103/IMUX36 INT_R_X39Y103/NL1END1 INT_R_X39Y103/NN2A2 INT_R_X39Y103/SL1BEG2 INT_R_X39Y103/SW2END2 INT_R_X39Y103/WL1END1 INT_R_X39Y104/FAN7 INT_R_X39Y104/FAN_ALT7 INT_R_X39Y104/NN2BEG2 INT_R_X39Y104/NN2END2 INT_R_X39Y105/NN2A2 INT_R_X39Y106/IMUX12 INT_R_X39Y106/IMUX7 INT_R_X39Y106/NN2END2 INT_R_X39Y106/WR1END3 INT_R_X41Y102/IMUX20 INT_R_X41Y102/SE2A2 INT_R_X41Y102/WL1END1 INT_R_X41Y102/WW2BEG1 INT_R_X41Y103/FAN7 INT_R_X41Y103/FAN_ALT7 INT_R_X41Y103/SE2BEG2 INT_R_X41Y103/SE2END2 INT_R_X41Y103/SW2A2 INT_R_X41Y104/FAN7 INT_R_X41Y104/FAN_ALT7 INT_R_X41Y104/SL1END2 INT_R_X41Y104/SW2BEG2 INT_R_X41Y105/NE2END2 INT_R_X41Y105/NW2BEG2 INT_R_X41Y105/SL1BEG2 INT_R_X41Y106/NW2A2 VBRK_X99Y107/VBRK_WW2END1 VBRK_X99Y108/VBRK_SW2A2 VBRK_X99Y108/VBRK_WL1END1 VBRK_X99Y111/VBRK_WR1END3 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y104/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y103/INT_L.SW2END2->>WL1BEG1 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_L_X40Y106/INT_L.NW2END2->>WR1BEG3 INT_L_X42Y102/INT_L.SE2END2->>WL1BEG1 INT_R_X39Y102/INT_R.SL1END2->>IMUX44 INT_R_X39Y102/INT_R.WW2END1->>NL1BEG1 INT_R_X39Y102/INT_R.WW2END1->>NN2BEG2 INT_R_X39Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y103/INT_R.NL1END1->>IMUX10 INT_R_X39Y103/INT_R.SW2END2->>IMUX36 INT_R_X39Y103/INT_R.SW2END2->>SL1BEG2 INT_R_X39Y103/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y104/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y104/INT_R.NN2END2->>FAN_ALT7 INT_R_X39Y104/INT_R.NN2END2->>NN2BEG2 INT_R_X39Y106/INT_R.NN2END2->>IMUX12 INT_R_X39Y106/INT_R.WR1END3->>IMUX7 INT_R_X41Y102/INT_R.WL1END1->>IMUX20 INT_R_X41Y102/INT_R.WL1END1->>WW2BEG1 INT_R_X41Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y103/INT_R.SE2END2->>FAN_ALT7 INT_R_X41Y103/INT_R.SE2END2->>SE2BEG2 INT_R_X41Y104/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y104/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y104/INT_R.SL1END2->>SW2BEG2 INT_R_X41Y105/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y105/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_18_23/DOA1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/DIA1 - 
wires: CLBLM_R_X39Y104/CLBLM_BYP1 CLBLM_R_X39Y104/CLBLM_M_AX CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y110/CLBLM_L_AQ INT_R_X39Y104/BYP1 INT_R_X39Y104/BYP_ALT1 INT_R_X39Y104/SS2END0 INT_R_X39Y105/SS2A0 INT_R_X39Y106/SS2BEG0 INT_R_X39Y106/SS2END0 INT_R_X39Y107/SS2A0 INT_R_X39Y108/SS2BEG0 INT_R_X39Y108/SS2END0 INT_R_X39Y109/SS2A0 INT_R_X39Y110/LOGIC_OUTS0 INT_R_X39Y110/SS2BEG0 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y110/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X39Y104/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y104/INT_R.SS2END0->>BYP_ALT1 INT_R_X39Y106/INT_R.SS2END0->>SS2BEG0 INT_R_X39Y108/INT_R.SS2END0->>SS2BEG0 INT_R_X39Y110/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/DOB0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/DIB0 - 
wires: BRAM_INT_INTERFACE_L_X38Y104/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X38Y110/INT_INTERFACE_WW2END1 BRAM_L_X38Y100/BRAM_EE2BEG1_4 BRAM_L_X38Y110/BRAM_WW2END1_0 CLBLM_R_X37Y104/CLBLM_EE2BEG1 CLBLM_R_X37Y110/CLBLM_WW2END1 CLBLM_R_X39Y104/CLBLM_FAN2 CLBLM_R_X39Y104/CLBLM_M_BI CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y110/CLBLM_L_BQ INT_L_X38Y104/EE2A1 INT_L_X38Y110/WW2A1 INT_R_X37Y104/EE2BEG1 INT_R_X37Y104/SS6END1 INT_R_X37Y105/SS6E1 INT_R_X37Y106/SS6D1 INT_R_X37Y107/SS6C1 INT_R_X37Y108/SS6B1 INT_R_X37Y109/SS6A1 INT_R_X37Y110/SS6BEG1 INT_R_X37Y110/WW2END1 INT_R_X39Y104/EE2END1 INT_R_X39Y104/FAN2 INT_R_X39Y104/FAN_ALT2 INT_R_X39Y110/LOGIC_OUTS1 INT_R_X39Y110/WW2BEG1 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X39Y110/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X37Y104/INT_R.SS6END1->>EE2BEG1 INT_R_X37Y110/INT_R.WW2END1->>SS6BEG1 INT_R_X39Y104/INT_R.EE2END1->>FAN_ALT2 INT_R_X39Y104/INT_R.FAN_ALT2->>FAN2 INT_R_X39Y110/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/ADDRB0 - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG1 CLBLL_L_X40Y103/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_NE2A2 CLBLL_L_X40Y104/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EL1BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG3 CLBLM_R_X39Y103/CLBLM_IMUX14 CLBLM_R_X39Y103/CLBLM_IMUX15 CLBLM_R_X39Y103/CLBLM_IMUX20 CLBLM_R_X39Y103/CLBLM_IMUX32 CLBLM_R_X39Y103/CLBLM_IMUX7 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y103/CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_L_CQ CLBLM_R_X39Y103/CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_IMUX15 CLBLM_R_X39Y104/CLBLM_IMUX32 CLBLM_R_X39Y104/CLBLM_IMUX7 CLBLM_R_X39Y104/CLBLM_M_A1 CLBLM_R_X39Y104/CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_NE2A2 CLBLM_R_X39Y104/CLBLM_WR1END3 CLBLM_R_X41Y103/CLBLM_IMUX15 CLBLM_R_X41Y103/CLBLM_IMUX32 CLBLM_R_X41Y103/CLBLM_IMUX7 CLBLM_R_X41Y103/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_IMUX15 CLBLM_R_X41Y104/CLBLM_IMUX32 CLBLM_R_X41Y104/CLBLM_IMUX7 CLBLM_R_X41Y104/CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_M_C1 INT_L_X40Y103/EL1BEG0 INT_L_X40Y103/EL1END1 INT_L_X40Y103/ER1END3 INT_L_X40Y103/NE2BEG3 INT_L_X40Y104/ER1END_N3_3 INT_L_X40Y104/NE2A3 INT_L_X40Y104/NE2END2 INT_L_X40Y104/WR1BEG3 INT_R_X39Y102/SR1END3 INT_R_X39Y103/BYP_ALT2 INT_R_X39Y103/BYP_BOUNCE2 INT_R_X39Y103/EL1BEG1 INT_R_X39Y103/ER1BEG3 INT_R_X39Y103/IMUX14 INT_R_X39Y103/IMUX15 INT_R_X39Y103/IMUX20 INT_R_X39Y103/IMUX32 INT_R_X39Y103/IMUX7 INT_R_X39Y103/LOGIC_OUTS2 INT_R_X39Y103/NE2BEG2 INT_R_X39Y103/SR1BEG3 INT_R_X39Y103/SR1END3 INT_R_X39Y103/SR1END_N3_3 INT_R_X39Y104/BYP_BOUNCE_N3_2 INT_R_X39Y104/IMUX15 INT_R_X39Y104/IMUX32 INT_R_X39Y104/IMUX7 INT_R_X39Y104/NE2A2 INT_R_X39Y104/SR1BEG3 INT_R_X39Y104/SR1END_N3_3 INT_R_X39Y104/WR1END3 INT_R_X41Y102/EL1END_S3_0 INT_R_X41Y103/EL1END0 INT_R_X41Y103/FAN_BOUNCE_S3_4 INT_R_X41Y103/IMUX15 INT_R_X41Y103/IMUX32 INT_R_X41Y103/IMUX7 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/FAN_ALT4 INT_R_X41Y104/FAN_BOUNCE4 INT_R_X41Y104/IMUX15 INT_R_X41Y104/IMUX32 INT_R_X41Y104/IMUX7 INT_R_X41Y104/NE2END3 INT_R_X41Y104/NR1END0 VBRK_X99Y108/VBRK_EL1BEG1 VBRK_X99Y108/VBRK_ER1BEG3 VBRK_X99Y109/VBRK_NE2A2 VBRK_X99Y109/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X40Y104/INT_L.NE2END2->>WR1BEG3 INT_R_X39Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X39Y103/INT_R.SR1END3->>IMUX15 INT_R_X39Y103/INT_R.SR1END3->>IMUX7 INT_R_X39Y103/INT_R.SR1END_N3_3->>IMUX32 INT_R_X39Y104/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X39Y104/INT_R.WR1END3->>IMUX15 INT_R_X39Y104/INT_R.WR1END3->>IMUX7 INT_R_X39Y104/INT_R.WR1END3->>SR1BEG3 INT_R_X41Y103/INT_R.EL1END0->>IMUX32 INT_R_X41Y103/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y104/INT_R.NE2END3->>IMUX15 INT_R_X41Y104/INT_R.NE2END3->>IMUX7 INT_R_X41Y104/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y104/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_18_23/ADDRB1 - 
wires: CLBLL_L_X40Y103/CLBLL_EE2BEG1 CLBLL_L_X40Y103/CLBLL_WL1END0 CLBLL_L_X40Y103/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_IMUX18 CLBLM_R_X39Y103/CLBLM_IMUX19 CLBLM_R_X39Y103/CLBLM_IMUX2 CLBLM_R_X39Y103/CLBLM_IMUX29 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y103/CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_L_BQ CLBLM_R_X39Y103/CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_WL1END0 CLBLM_R_X39Y103/CLBLM_WR1END3 CLBLM_R_X39Y104/CLBLM_IMUX18 CLBLM_R_X39Y104/CLBLM_IMUX2 CLBLM_R_X39Y104/CLBLM_IMUX29 CLBLM_R_X39Y104/CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_IMUX18 CLBLM_R_X41Y103/CLBLM_IMUX2 CLBLM_R_X41Y103/CLBLM_IMUX29 CLBLM_R_X41Y103/CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_IMUX18 CLBLM_R_X41Y104/CLBLM_IMUX2 CLBLM_R_X41Y104/CLBLM_IMUX29 CLBLM_R_X41Y104/CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_M_C2 INT_L_X40Y103/EE2A1 INT_L_X40Y103/WL1BEG0 INT_L_X40Y103/WR1BEG3 INT_L_X40Y103/WR1END2 INT_R_X39Y103/EE2BEG1 INT_R_X39Y103/IMUX18 INT_R_X39Y103/IMUX19 INT_R_X39Y103/IMUX2 INT_R_X39Y103/IMUX29 INT_R_X39Y103/LOGIC_OUTS1 INT_R_X39Y103/NR1BEG1 INT_R_X39Y103/WL1END0 INT_R_X39Y103/WR1END3 INT_R_X39Y104/GFAN1 INT_R_X39Y104/IMUX18 INT_R_X39Y104/IMUX2 INT_R_X39Y104/IMUX29 INT_R_X39Y104/NR1END1 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/EE2END1 INT_R_X41Y103/IMUX18 INT_R_X41Y103/IMUX2 INT_R_X41Y103/IMUX29 INT_R_X41Y103/NR1BEG1 INT_R_X41Y103/WR1BEG2 INT_R_X41Y104/GFAN1 INT_R_X41Y104/IMUX18 INT_R_X41Y104/IMUX2 INT_R_X41Y104/IMUX29 INT_R_X41Y104/NR1END1 VBRK_X99Y108/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_WL1END0 VBRK_X99Y108/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y103/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y103/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y103/INT_R.WL1END0->>IMUX18 INT_R_X39Y103/INT_R.WL1END0->>IMUX2 INT_R_X39Y103/INT_R.WR1END3->>IMUX29 INT_R_X39Y104/INT_R.GFAN1->>IMUX29 INT_R_X39Y104/INT_R.NR1END1->>GFAN1 INT_R_X39Y104/INT_R.NR1END1->>IMUX18 INT_R_X39Y104/INT_R.NR1END1->>IMUX2 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y103/INT_R.EE2END1->>BYP_ALT5 INT_R_X41Y103/INT_R.EE2END1->>IMUX18 INT_R_X41Y103/INT_R.EE2END1->>IMUX2 INT_R_X41Y103/INT_R.EE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y104/INT_R.GFAN1->>IMUX29 INT_R_X41Y104/INT_R.NR1END1->>GFAN1 INT_R_X41Y104/INT_R.NR1END1->>IMUX18 INT_R_X41Y104/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_18_23/ADDRB2 - 
wires: CLBLL_L_X40Y102/CLBLL_SE2A3 CLBLL_L_X40Y103/CLBLL_EE2BEG3 CLBLM_R_X39Y102/CLBLM_SE2A3 CLBLM_R_X39Y103/CLBLM_EE2BEG3 CLBLM_R_X39Y103/CLBLM_IMUX1 CLBLM_R_X39Y103/CLBLM_IMUX17 CLBLM_R_X39Y103/CLBLM_IMUX22 CLBLM_R_X39Y103/CLBLM_IMUX25 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y103/CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_L_BMUX CLBLM_R_X39Y103/CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_M_C3 CLBLM_R_X39Y104/CLBLM_IMUX1 CLBLM_R_X39Y104/CLBLM_IMUX17 CLBLM_R_X39Y104/CLBLM_IMUX22 CLBLM_R_X39Y104/CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_IMUX1 CLBLM_R_X41Y103/CLBLM_IMUX17 CLBLM_R_X41Y103/CLBLM_IMUX22 CLBLM_R_X41Y103/CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_IMUX17 CLBLM_R_X41Y104/CLBLM_IMUX22 CLBLM_R_X41Y104/CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_M_C3 INT_L_X40Y102/ER1BEG_S0 INT_L_X40Y102/SE2END3 INT_L_X40Y103/EE2A3 INT_L_X40Y103/ER1BEG0 INT_R_X39Y102/SE2A3 INT_R_X39Y103/EE2BEG3 INT_R_X39Y103/FAN_BOUNCE_S3_6 INT_R_X39Y103/IMUX1 INT_R_X39Y103/IMUX17 INT_R_X39Y103/IMUX22 INT_R_X39Y103/IMUX25 INT_R_X39Y103/LOGIC_OUTS17 INT_R_X39Y103/NL1BEG2 INT_R_X39Y103/NR1BEG3 INT_R_X39Y103/SE2BEG3 INT_R_X39Y103/SR1BEG_S0 INT_R_X39Y104/FAN_ALT6 INT_R_X39Y104/FAN_BOUNCE6 INT_R_X39Y104/IMUX1 INT_R_X39Y104/IMUX17 INT_R_X39Y104/IMUX22 INT_R_X39Y104/NL1END2 INT_R_X39Y104/NR1END3 INT_R_X41Y103/BYP_ALT7 INT_R_X41Y103/BYP_BOUNCE7 INT_R_X41Y103/EE2END3 INT_R_X41Y103/ER1END0 INT_R_X41Y103/IMUX1 INT_R_X41Y103/IMUX17 INT_R_X41Y103/IMUX22 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/BYP_BOUNCE_N3_7 INT_R_X41Y104/IMUX1 INT_R_X41Y104/IMUX17 INT_R_X41Y104/IMUX22 INT_R_X41Y104/NR1END3 VBRK_X99Y107/VBRK_SE2A3 VBRK_X99Y108/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y102/INT_L.SE2END3->>ER1BEG_S0 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX1 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y104/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X39Y104/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y104/INT_R.NR1END3->>IMUX22 INT_R_X41Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y103/INT_R.EE2END3->>BYP_ALT7 INT_R_X41Y103/INT_R.EE2END3->>IMUX22 INT_R_X41Y103/INT_R.EE2END3->>NR1BEG3 INT_R_X41Y103/INT_R.ER1END0->>IMUX1 INT_R_X41Y103/INT_R.ER1END0->>IMUX17 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y104/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_18_23/DOB1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/DIB1 - 
wires: CLBLM_R_X39Y104/CLBLM_BYP4 CLBLM_R_X39Y104/CLBLM_M_BX CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y110/CLBLM_L_CQ INT_L_X38Y104/SE2A1 INT_L_X38Y105/SE2BEG1 INT_L_X38Y105/SS6END1 INT_L_X38Y106/SS6E1 INT_L_X38Y107/SS6D1 INT_L_X38Y108/SS6C1 INT_L_X38Y109/SS6B1 INT_L_X38Y110/SS6A1 INT_L_X38Y111/NW2END2 INT_L_X38Y111/SS6BEG1 INT_R_X39Y104/BYP4 INT_R_X39Y104/BYP_ALT4 INT_R_X39Y104/SE2END1 INT_R_X39Y110/LOGIC_OUTS2 INT_R_X39Y110/NW2BEG2 INT_R_X39Y111/NW2A2 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y110/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X38Y105/INT_L.SS6END1->>SE2BEG1 INT_L_X38Y111/INT_L.NW2END2->>SS6BEG1 INT_R_X39Y104/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y104/INT_R.SE2END1->>BYP_ALT4 INT_R_X39Y110/INT_R.LOGIC_OUTS2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/DOC0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/DIC0 - 
wires: CLBLL_L_X40Y109/CLBLL_LL_AQ CLBLL_L_X40Y109/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y109/CLBLL_SW4A0 CLBLM_R_X39Y104/CLBLM_FAN5 CLBLM_R_X39Y104/CLBLM_M_CI CLBLM_R_X39Y109/CLBLM_SW4A0 INT_L_X38Y104/ER1BEG2 INT_L_X38Y104/SR1END1 INT_L_X38Y105/SR1BEG1 INT_L_X38Y105/SW6END0 INT_L_X40Y109/LOGIC_OUTS_L4 INT_L_X40Y109/SW6BEG0 INT_R_X39Y104/ER1END2 INT_R_X39Y104/FAN5 INT_R_X39Y104/FAN_ALT5 INT_R_X39Y105/SW6E0 INT_R_X39Y106/SW6D0 INT_R_X39Y107/SW6C0 INT_R_X39Y108/SW6B0 INT_R_X39Y109/SW6A0 VBRK_X99Y114/VBRK_SW4A0 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y104/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI INT_L_X38Y104/INT_L.SR1END1->>ER1BEG2 INT_L_X38Y105/INT_L.SW6END0->>SR1BEG1 INT_L_X40Y109/INT_L.LOGIC_OUTS_L4->>SW6BEG0 INT_R_X39Y104/INT_R.ER1END2->>FAN_ALT5 INT_R_X39Y104/INT_R.FAN_ALT5->>FAN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/ADDRC0 - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG1 CLBLL_L_X40Y103/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_NE2A2 CLBLL_L_X40Y104/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EL1BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG3 CLBLM_R_X39Y103/CLBLM_IMUX14 CLBLM_R_X39Y103/CLBLM_IMUX15 CLBLM_R_X39Y103/CLBLM_IMUX20 CLBLM_R_X39Y103/CLBLM_IMUX32 CLBLM_R_X39Y103/CLBLM_IMUX7 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y103/CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_L_CQ CLBLM_R_X39Y103/CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_IMUX15 CLBLM_R_X39Y104/CLBLM_IMUX32 CLBLM_R_X39Y104/CLBLM_IMUX7 CLBLM_R_X39Y104/CLBLM_M_A1 CLBLM_R_X39Y104/CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_NE2A2 CLBLM_R_X39Y104/CLBLM_WR1END3 CLBLM_R_X41Y103/CLBLM_IMUX15 CLBLM_R_X41Y103/CLBLM_IMUX32 CLBLM_R_X41Y103/CLBLM_IMUX7 CLBLM_R_X41Y103/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_IMUX15 CLBLM_R_X41Y104/CLBLM_IMUX32 CLBLM_R_X41Y104/CLBLM_IMUX7 CLBLM_R_X41Y104/CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_M_C1 INT_L_X40Y103/EL1BEG0 INT_L_X40Y103/EL1END1 INT_L_X40Y103/ER1END3 INT_L_X40Y103/NE2BEG3 INT_L_X40Y104/ER1END_N3_3 INT_L_X40Y104/NE2A3 INT_L_X40Y104/NE2END2 INT_L_X40Y104/WR1BEG3 INT_R_X39Y102/SR1END3 INT_R_X39Y103/BYP_ALT2 INT_R_X39Y103/BYP_BOUNCE2 INT_R_X39Y103/EL1BEG1 INT_R_X39Y103/ER1BEG3 INT_R_X39Y103/IMUX14 INT_R_X39Y103/IMUX15 INT_R_X39Y103/IMUX20 INT_R_X39Y103/IMUX32 INT_R_X39Y103/IMUX7 INT_R_X39Y103/LOGIC_OUTS2 INT_R_X39Y103/NE2BEG2 INT_R_X39Y103/SR1BEG3 INT_R_X39Y103/SR1END3 INT_R_X39Y103/SR1END_N3_3 INT_R_X39Y104/BYP_BOUNCE_N3_2 INT_R_X39Y104/IMUX15 INT_R_X39Y104/IMUX32 INT_R_X39Y104/IMUX7 INT_R_X39Y104/NE2A2 INT_R_X39Y104/SR1BEG3 INT_R_X39Y104/SR1END_N3_3 INT_R_X39Y104/WR1END3 INT_R_X41Y102/EL1END_S3_0 INT_R_X41Y103/EL1END0 INT_R_X41Y103/FAN_BOUNCE_S3_4 INT_R_X41Y103/IMUX15 INT_R_X41Y103/IMUX32 INT_R_X41Y103/IMUX7 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/FAN_ALT4 INT_R_X41Y104/FAN_BOUNCE4 INT_R_X41Y104/IMUX15 INT_R_X41Y104/IMUX32 INT_R_X41Y104/IMUX7 INT_R_X41Y104/NE2END3 INT_R_X41Y104/NR1END0 VBRK_X99Y108/VBRK_EL1BEG1 VBRK_X99Y108/VBRK_ER1BEG3 VBRK_X99Y109/VBRK_NE2A2 VBRK_X99Y109/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X40Y104/INT_L.NE2END2->>WR1BEG3 INT_R_X39Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X39Y103/INT_R.SR1END3->>IMUX15 INT_R_X39Y103/INT_R.SR1END3->>IMUX7 INT_R_X39Y103/INT_R.SR1END_N3_3->>IMUX32 INT_R_X39Y104/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X39Y104/INT_R.WR1END3->>IMUX15 INT_R_X39Y104/INT_R.WR1END3->>IMUX7 INT_R_X39Y104/INT_R.WR1END3->>SR1BEG3 INT_R_X41Y103/INT_R.EL1END0->>IMUX32 INT_R_X41Y103/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y104/INT_R.NE2END3->>IMUX15 INT_R_X41Y104/INT_R.NE2END3->>IMUX7 INT_R_X41Y104/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y104/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_18_23/ADDRC1 - 
wires: CLBLL_L_X40Y103/CLBLL_EE2BEG1 CLBLL_L_X40Y103/CLBLL_WL1END0 CLBLL_L_X40Y103/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_IMUX18 CLBLM_R_X39Y103/CLBLM_IMUX19 CLBLM_R_X39Y103/CLBLM_IMUX2 CLBLM_R_X39Y103/CLBLM_IMUX29 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y103/CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_L_BQ CLBLM_R_X39Y103/CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_WL1END0 CLBLM_R_X39Y103/CLBLM_WR1END3 CLBLM_R_X39Y104/CLBLM_IMUX18 CLBLM_R_X39Y104/CLBLM_IMUX2 CLBLM_R_X39Y104/CLBLM_IMUX29 CLBLM_R_X39Y104/CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_IMUX18 CLBLM_R_X41Y103/CLBLM_IMUX2 CLBLM_R_X41Y103/CLBLM_IMUX29 CLBLM_R_X41Y103/CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_IMUX18 CLBLM_R_X41Y104/CLBLM_IMUX2 CLBLM_R_X41Y104/CLBLM_IMUX29 CLBLM_R_X41Y104/CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_M_C2 INT_L_X40Y103/EE2A1 INT_L_X40Y103/WL1BEG0 INT_L_X40Y103/WR1BEG3 INT_L_X40Y103/WR1END2 INT_R_X39Y103/EE2BEG1 INT_R_X39Y103/IMUX18 INT_R_X39Y103/IMUX19 INT_R_X39Y103/IMUX2 INT_R_X39Y103/IMUX29 INT_R_X39Y103/LOGIC_OUTS1 INT_R_X39Y103/NR1BEG1 INT_R_X39Y103/WL1END0 INT_R_X39Y103/WR1END3 INT_R_X39Y104/GFAN1 INT_R_X39Y104/IMUX18 INT_R_X39Y104/IMUX2 INT_R_X39Y104/IMUX29 INT_R_X39Y104/NR1END1 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/EE2END1 INT_R_X41Y103/IMUX18 INT_R_X41Y103/IMUX2 INT_R_X41Y103/IMUX29 INT_R_X41Y103/NR1BEG1 INT_R_X41Y103/WR1BEG2 INT_R_X41Y104/GFAN1 INT_R_X41Y104/IMUX18 INT_R_X41Y104/IMUX2 INT_R_X41Y104/IMUX29 INT_R_X41Y104/NR1END1 VBRK_X99Y108/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_WL1END0 VBRK_X99Y108/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y103/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y103/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y103/INT_R.WL1END0->>IMUX18 INT_R_X39Y103/INT_R.WL1END0->>IMUX2 INT_R_X39Y103/INT_R.WR1END3->>IMUX29 INT_R_X39Y104/INT_R.GFAN1->>IMUX29 INT_R_X39Y104/INT_R.NR1END1->>GFAN1 INT_R_X39Y104/INT_R.NR1END1->>IMUX18 INT_R_X39Y104/INT_R.NR1END1->>IMUX2 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y103/INT_R.EE2END1->>BYP_ALT5 INT_R_X41Y103/INT_R.EE2END1->>IMUX18 INT_R_X41Y103/INT_R.EE2END1->>IMUX2 INT_R_X41Y103/INT_R.EE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y104/INT_R.GFAN1->>IMUX29 INT_R_X41Y104/INT_R.NR1END1->>GFAN1 INT_R_X41Y104/INT_R.NR1END1->>IMUX18 INT_R_X41Y104/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_18_23/ADDRC2 - 
wires: CLBLL_L_X40Y102/CLBLL_SE2A3 CLBLL_L_X40Y103/CLBLL_EE2BEG3 CLBLM_R_X39Y102/CLBLM_SE2A3 CLBLM_R_X39Y103/CLBLM_EE2BEG3 CLBLM_R_X39Y103/CLBLM_IMUX1 CLBLM_R_X39Y103/CLBLM_IMUX17 CLBLM_R_X39Y103/CLBLM_IMUX22 CLBLM_R_X39Y103/CLBLM_IMUX25 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y103/CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_L_BMUX CLBLM_R_X39Y103/CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_M_C3 CLBLM_R_X39Y104/CLBLM_IMUX1 CLBLM_R_X39Y104/CLBLM_IMUX17 CLBLM_R_X39Y104/CLBLM_IMUX22 CLBLM_R_X39Y104/CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_IMUX1 CLBLM_R_X41Y103/CLBLM_IMUX17 CLBLM_R_X41Y103/CLBLM_IMUX22 CLBLM_R_X41Y103/CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_IMUX17 CLBLM_R_X41Y104/CLBLM_IMUX22 CLBLM_R_X41Y104/CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_M_C3 INT_L_X40Y102/ER1BEG_S0 INT_L_X40Y102/SE2END3 INT_L_X40Y103/EE2A3 INT_L_X40Y103/ER1BEG0 INT_R_X39Y102/SE2A3 INT_R_X39Y103/EE2BEG3 INT_R_X39Y103/FAN_BOUNCE_S3_6 INT_R_X39Y103/IMUX1 INT_R_X39Y103/IMUX17 INT_R_X39Y103/IMUX22 INT_R_X39Y103/IMUX25 INT_R_X39Y103/LOGIC_OUTS17 INT_R_X39Y103/NL1BEG2 INT_R_X39Y103/NR1BEG3 INT_R_X39Y103/SE2BEG3 INT_R_X39Y103/SR1BEG_S0 INT_R_X39Y104/FAN_ALT6 INT_R_X39Y104/FAN_BOUNCE6 INT_R_X39Y104/IMUX1 INT_R_X39Y104/IMUX17 INT_R_X39Y104/IMUX22 INT_R_X39Y104/NL1END2 INT_R_X39Y104/NR1END3 INT_R_X41Y103/BYP_ALT7 INT_R_X41Y103/BYP_BOUNCE7 INT_R_X41Y103/EE2END3 INT_R_X41Y103/ER1END0 INT_R_X41Y103/IMUX1 INT_R_X41Y103/IMUX17 INT_R_X41Y103/IMUX22 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/BYP_BOUNCE_N3_7 INT_R_X41Y104/IMUX1 INT_R_X41Y104/IMUX17 INT_R_X41Y104/IMUX22 INT_R_X41Y104/NR1END3 VBRK_X99Y107/VBRK_SE2A3 VBRK_X99Y108/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y102/INT_L.SE2END3->>ER1BEG_S0 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX1 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y104/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X39Y104/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y104/INT_R.NR1END3->>IMUX22 INT_R_X41Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y103/INT_R.EE2END3->>BYP_ALT7 INT_R_X41Y103/INT_R.EE2END3->>IMUX22 INT_R_X41Y103/INT_R.EE2END3->>NR1BEG3 INT_R_X41Y103/INT_R.ER1END0->>IMUX1 INT_R_X41Y103/INT_R.ER1END0->>IMUX17 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y104/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_18_23/DOC1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/DIC1 - 
wires: CLBLM_R_X39Y104/CLBLM_BYP3 CLBLM_R_X39Y104/CLBLM_M_CX CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y110/CLBLM_L_DQ INT_L_X38Y104/SE2A2 INT_L_X38Y105/SE2BEG2 INT_L_X38Y105/SS6END2 INT_L_X38Y106/SS6E2 INT_L_X38Y107/SS6D2 INT_L_X38Y108/SS6C2 INT_L_X38Y109/SS6B2 INT_L_X38Y110/SS6A2 INT_L_X38Y111/NW2END3 INT_L_X38Y111/SS6BEG2 INT_R_X39Y104/BYP3 INT_R_X39Y104/BYP_ALT3 INT_R_X39Y104/SE2END2 INT_R_X39Y110/LOGIC_OUTS3 INT_R_X39Y110/NW2BEG3 INT_R_X39Y111/NW2A3 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y110/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X38Y105/INT_L.SS6END2->>SE2BEG2 INT_L_X38Y111/INT_L.NW2END3->>SS6BEG2 INT_R_X39Y104/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y104/INT_R.SE2END2->>BYP_ALT3 INT_R_X39Y110/INT_R.LOGIC_OUTS3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_18_23/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/DOA0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/DIA0 - 
wires: CLBLM_R_X41Y103/CLBLM_FAN0 CLBLM_R_X41Y103/CLBLM_M_AI CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y108/CLBLM_M_AQ INT_R_X41Y102/NR1BEG0 INT_R_X41Y102/SS6END0 INT_R_X41Y103/FAN0 INT_R_X41Y103/FAN_ALT0 INT_R_X41Y103/NR1END0 INT_R_X41Y103/SS6E0 INT_R_X41Y104/SS6D0 INT_R_X41Y105/SS6C0 INT_R_X41Y106/SS6B0 INT_R_X41Y107/SS6A0 INT_R_X41Y108/LOGIC_OUTS4 INT_R_X41Y108/SS6BEG0 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X41Y108/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y102/INT_R.SS6END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_ALT0->>FAN0 INT_R_X41Y103/INT_R.NR1END0->>FAN_ALT0 INT_R_X41Y108/INT_R.LOGIC_OUTS4->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/ADDRA0 - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG1 CLBLL_L_X40Y103/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_NE2A2 CLBLL_L_X40Y104/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EL1BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG3 CLBLM_R_X39Y103/CLBLM_IMUX14 CLBLM_R_X39Y103/CLBLM_IMUX15 CLBLM_R_X39Y103/CLBLM_IMUX20 CLBLM_R_X39Y103/CLBLM_IMUX32 CLBLM_R_X39Y103/CLBLM_IMUX7 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y103/CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_L_CQ CLBLM_R_X39Y103/CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_IMUX15 CLBLM_R_X39Y104/CLBLM_IMUX32 CLBLM_R_X39Y104/CLBLM_IMUX7 CLBLM_R_X39Y104/CLBLM_M_A1 CLBLM_R_X39Y104/CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_NE2A2 CLBLM_R_X39Y104/CLBLM_WR1END3 CLBLM_R_X41Y103/CLBLM_IMUX15 CLBLM_R_X41Y103/CLBLM_IMUX32 CLBLM_R_X41Y103/CLBLM_IMUX7 CLBLM_R_X41Y103/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_IMUX15 CLBLM_R_X41Y104/CLBLM_IMUX32 CLBLM_R_X41Y104/CLBLM_IMUX7 CLBLM_R_X41Y104/CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_M_C1 INT_L_X40Y103/EL1BEG0 INT_L_X40Y103/EL1END1 INT_L_X40Y103/ER1END3 INT_L_X40Y103/NE2BEG3 INT_L_X40Y104/ER1END_N3_3 INT_L_X40Y104/NE2A3 INT_L_X40Y104/NE2END2 INT_L_X40Y104/WR1BEG3 INT_R_X39Y102/SR1END3 INT_R_X39Y103/BYP_ALT2 INT_R_X39Y103/BYP_BOUNCE2 INT_R_X39Y103/EL1BEG1 INT_R_X39Y103/ER1BEG3 INT_R_X39Y103/IMUX14 INT_R_X39Y103/IMUX15 INT_R_X39Y103/IMUX20 INT_R_X39Y103/IMUX32 INT_R_X39Y103/IMUX7 INT_R_X39Y103/LOGIC_OUTS2 INT_R_X39Y103/NE2BEG2 INT_R_X39Y103/SR1BEG3 INT_R_X39Y103/SR1END3 INT_R_X39Y103/SR1END_N3_3 INT_R_X39Y104/BYP_BOUNCE_N3_2 INT_R_X39Y104/IMUX15 INT_R_X39Y104/IMUX32 INT_R_X39Y104/IMUX7 INT_R_X39Y104/NE2A2 INT_R_X39Y104/SR1BEG3 INT_R_X39Y104/SR1END_N3_3 INT_R_X39Y104/WR1END3 INT_R_X41Y102/EL1END_S3_0 INT_R_X41Y103/EL1END0 INT_R_X41Y103/FAN_BOUNCE_S3_4 INT_R_X41Y103/IMUX15 INT_R_X41Y103/IMUX32 INT_R_X41Y103/IMUX7 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/FAN_ALT4 INT_R_X41Y104/FAN_BOUNCE4 INT_R_X41Y104/IMUX15 INT_R_X41Y104/IMUX32 INT_R_X41Y104/IMUX7 INT_R_X41Y104/NE2END3 INT_R_X41Y104/NR1END0 VBRK_X99Y108/VBRK_EL1BEG1 VBRK_X99Y108/VBRK_ER1BEG3 VBRK_X99Y109/VBRK_NE2A2 VBRK_X99Y109/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X40Y104/INT_L.NE2END2->>WR1BEG3 INT_R_X39Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X39Y103/INT_R.SR1END3->>IMUX15 INT_R_X39Y103/INT_R.SR1END3->>IMUX7 INT_R_X39Y103/INT_R.SR1END_N3_3->>IMUX32 INT_R_X39Y104/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X39Y104/INT_R.WR1END3->>IMUX15 INT_R_X39Y104/INT_R.WR1END3->>IMUX7 INT_R_X39Y104/INT_R.WR1END3->>SR1BEG3 INT_R_X41Y103/INT_R.EL1END0->>IMUX32 INT_R_X41Y103/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y104/INT_R.NE2END3->>IMUX15 INT_R_X41Y104/INT_R.NE2END3->>IMUX7 INT_R_X41Y104/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y104/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_6_11/ADDRA1 - 
wires: CLBLL_L_X40Y103/CLBLL_EE2BEG1 CLBLL_L_X40Y103/CLBLL_WL1END0 CLBLL_L_X40Y103/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_IMUX18 CLBLM_R_X39Y103/CLBLM_IMUX19 CLBLM_R_X39Y103/CLBLM_IMUX2 CLBLM_R_X39Y103/CLBLM_IMUX29 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y103/CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_L_BQ CLBLM_R_X39Y103/CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_WL1END0 CLBLM_R_X39Y103/CLBLM_WR1END3 CLBLM_R_X39Y104/CLBLM_IMUX18 CLBLM_R_X39Y104/CLBLM_IMUX2 CLBLM_R_X39Y104/CLBLM_IMUX29 CLBLM_R_X39Y104/CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_IMUX18 CLBLM_R_X41Y103/CLBLM_IMUX2 CLBLM_R_X41Y103/CLBLM_IMUX29 CLBLM_R_X41Y103/CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_IMUX18 CLBLM_R_X41Y104/CLBLM_IMUX2 CLBLM_R_X41Y104/CLBLM_IMUX29 CLBLM_R_X41Y104/CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_M_C2 INT_L_X40Y103/EE2A1 INT_L_X40Y103/WL1BEG0 INT_L_X40Y103/WR1BEG3 INT_L_X40Y103/WR1END2 INT_R_X39Y103/EE2BEG1 INT_R_X39Y103/IMUX18 INT_R_X39Y103/IMUX19 INT_R_X39Y103/IMUX2 INT_R_X39Y103/IMUX29 INT_R_X39Y103/LOGIC_OUTS1 INT_R_X39Y103/NR1BEG1 INT_R_X39Y103/WL1END0 INT_R_X39Y103/WR1END3 INT_R_X39Y104/GFAN1 INT_R_X39Y104/IMUX18 INT_R_X39Y104/IMUX2 INT_R_X39Y104/IMUX29 INT_R_X39Y104/NR1END1 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/EE2END1 INT_R_X41Y103/IMUX18 INT_R_X41Y103/IMUX2 INT_R_X41Y103/IMUX29 INT_R_X41Y103/NR1BEG1 INT_R_X41Y103/WR1BEG2 INT_R_X41Y104/GFAN1 INT_R_X41Y104/IMUX18 INT_R_X41Y104/IMUX2 INT_R_X41Y104/IMUX29 INT_R_X41Y104/NR1END1 VBRK_X99Y108/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_WL1END0 VBRK_X99Y108/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y103/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y103/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y103/INT_R.WL1END0->>IMUX18 INT_R_X39Y103/INT_R.WL1END0->>IMUX2 INT_R_X39Y103/INT_R.WR1END3->>IMUX29 INT_R_X39Y104/INT_R.GFAN1->>IMUX29 INT_R_X39Y104/INT_R.NR1END1->>GFAN1 INT_R_X39Y104/INT_R.NR1END1->>IMUX18 INT_R_X39Y104/INT_R.NR1END1->>IMUX2 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y103/INT_R.EE2END1->>BYP_ALT5 INT_R_X41Y103/INT_R.EE2END1->>IMUX18 INT_R_X41Y103/INT_R.EE2END1->>IMUX2 INT_R_X41Y103/INT_R.EE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y104/INT_R.GFAN1->>IMUX29 INT_R_X41Y104/INT_R.NR1END1->>GFAN1 INT_R_X41Y104/INT_R.NR1END1->>IMUX18 INT_R_X41Y104/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_6_11/ADDRA2 - 
wires: CLBLL_L_X40Y102/CLBLL_SE2A3 CLBLL_L_X40Y103/CLBLL_EE2BEG3 CLBLM_R_X39Y102/CLBLM_SE2A3 CLBLM_R_X39Y103/CLBLM_EE2BEG3 CLBLM_R_X39Y103/CLBLM_IMUX1 CLBLM_R_X39Y103/CLBLM_IMUX17 CLBLM_R_X39Y103/CLBLM_IMUX22 CLBLM_R_X39Y103/CLBLM_IMUX25 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y103/CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_L_BMUX CLBLM_R_X39Y103/CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_M_C3 CLBLM_R_X39Y104/CLBLM_IMUX1 CLBLM_R_X39Y104/CLBLM_IMUX17 CLBLM_R_X39Y104/CLBLM_IMUX22 CLBLM_R_X39Y104/CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_IMUX1 CLBLM_R_X41Y103/CLBLM_IMUX17 CLBLM_R_X41Y103/CLBLM_IMUX22 CLBLM_R_X41Y103/CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_IMUX17 CLBLM_R_X41Y104/CLBLM_IMUX22 CLBLM_R_X41Y104/CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_M_C3 INT_L_X40Y102/ER1BEG_S0 INT_L_X40Y102/SE2END3 INT_L_X40Y103/EE2A3 INT_L_X40Y103/ER1BEG0 INT_R_X39Y102/SE2A3 INT_R_X39Y103/EE2BEG3 INT_R_X39Y103/FAN_BOUNCE_S3_6 INT_R_X39Y103/IMUX1 INT_R_X39Y103/IMUX17 INT_R_X39Y103/IMUX22 INT_R_X39Y103/IMUX25 INT_R_X39Y103/LOGIC_OUTS17 INT_R_X39Y103/NL1BEG2 INT_R_X39Y103/NR1BEG3 INT_R_X39Y103/SE2BEG3 INT_R_X39Y103/SR1BEG_S0 INT_R_X39Y104/FAN_ALT6 INT_R_X39Y104/FAN_BOUNCE6 INT_R_X39Y104/IMUX1 INT_R_X39Y104/IMUX17 INT_R_X39Y104/IMUX22 INT_R_X39Y104/NL1END2 INT_R_X39Y104/NR1END3 INT_R_X41Y103/BYP_ALT7 INT_R_X41Y103/BYP_BOUNCE7 INT_R_X41Y103/EE2END3 INT_R_X41Y103/ER1END0 INT_R_X41Y103/IMUX1 INT_R_X41Y103/IMUX17 INT_R_X41Y103/IMUX22 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/BYP_BOUNCE_N3_7 INT_R_X41Y104/IMUX1 INT_R_X41Y104/IMUX17 INT_R_X41Y104/IMUX22 INT_R_X41Y104/NR1END3 VBRK_X99Y107/VBRK_SE2A3 VBRK_X99Y108/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y102/INT_L.SE2END3->>ER1BEG_S0 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX1 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y104/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X39Y104/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y104/INT_R.NR1END3->>IMUX22 INT_R_X41Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y103/INT_R.EE2END3->>BYP_ALT7 INT_R_X41Y103/INT_R.EE2END3->>IMUX22 INT_R_X41Y103/INT_R.EE2END3->>NR1BEG3 INT_R_X41Y103/INT_R.ER1END0->>IMUX1 INT_R_X41Y103/INT_R.ER1END0->>IMUX17 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y104/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_6_11/ADDRD0 - 
wires: CLBLL_L_X40Y104/CLBLL_EE2BEG0 CLBLM_R_X39Y103/CLBLM_IMUX37 CLBLM_R_X39Y103/CLBLM_IMUX40 CLBLM_R_X39Y103/CLBLM_IMUX9 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y103/CLBLM_L_A5 CLBLM_R_X39Y103/CLBLM_L_AMUX CLBLM_R_X39Y103/CLBLM_L_D4 CLBLM_R_X39Y103/CLBLM_M_D1 CLBLM_R_X39Y104/CLBLM_EE2BEG0 CLBLM_R_X39Y104/CLBLM_IMUX40 CLBLM_R_X39Y104/CLBLM_M_D1 CLBLM_R_X41Y103/CLBLM_IMUX40 CLBLM_R_X41Y103/CLBLM_M_D1 CLBLM_R_X41Y104/CLBLM_IMUX40 CLBLM_R_X41Y104/CLBLM_M_D1 INT_L_X38Y103/NL1BEG1 INT_L_X38Y103/WL1END1 INT_L_X38Y104/EL1BEG0 INT_L_X38Y104/NL1END1 INT_L_X40Y104/EE2A0 INT_R_X39Y103/EL1END_S3_0 INT_R_X39Y103/IMUX37 INT_R_X39Y103/IMUX40 INT_R_X39Y103/IMUX9 INT_R_X39Y103/LOGIC_OUTS16 INT_R_X39Y103/SL1END0 INT_R_X39Y103/WL1BEG1 INT_R_X39Y104/EE2BEG0 INT_R_X39Y104/EL1END0 INT_R_X39Y104/IMUX40 INT_R_X39Y104/SL1BEG0 INT_R_X41Y103/IMUX40 INT_R_X41Y103/SL1END0 INT_R_X41Y104/EE2END0 INT_R_X41Y104/IMUX40 INT_R_X41Y104/SL1BEG0 VBRK_X99Y109/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X38Y103/INT_L.WL1END1->>NL1BEG1 INT_L_X38Y104/INT_L.NL1END1->>EL1BEG0 INT_R_X39Y103/INT_R.LOGIC_OUTS16->>IMUX37 INT_R_X39Y103/INT_R.LOGIC_OUTS16->>WL1BEG1 INT_R_X39Y103/INT_R.SL1END0->>IMUX40 INT_R_X39Y103/INT_R.SL1END0->>IMUX9 INT_R_X39Y104/INT_R.EL1END0->>EE2BEG0 INT_R_X39Y104/INT_R.EL1END0->>IMUX40 INT_R_X39Y104/INT_R.EL1END0->>SL1BEG0 INT_R_X41Y103/INT_R.SL1END0->>IMUX40 INT_R_X41Y104/INT_R.EE2END0->>IMUX40 INT_R_X41Y104/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_6_11/ADDRD1 - 
wires: CLBLL_L_X40Y104/CLBLL_EE2BEG2 CLBLL_L_X40Y104/CLBLL_SE2A3 CLBLL_L_X40Y104/CLBLL_WL1END2 CLBLM_R_X39Y103/CLBLM_IMUX39 CLBLM_R_X39Y103/CLBLM_IMUX45 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y103/CLBLM_L_D3 CLBLM_R_X39Y103/CLBLM_L_DQ CLBLM_R_X39Y103/CLBLM_M_D2 CLBLM_R_X39Y104/CLBLM_EE2BEG2 CLBLM_R_X39Y104/CLBLM_IMUX45 CLBLM_R_X39Y104/CLBLM_M_D2 CLBLM_R_X39Y104/CLBLM_SE2A3 CLBLM_R_X39Y104/CLBLM_WL1END2 CLBLM_R_X41Y103/CLBLM_IMUX45 CLBLM_R_X41Y103/CLBLM_M_D2 CLBLM_R_X41Y104/CLBLM_IMUX45 CLBLM_R_X41Y104/CLBLM_M_D2 INT_L_X38Y104/EL1BEG2 INT_L_X38Y104/NE2BEG3 INT_L_X38Y104/NW2END3 INT_L_X38Y105/NE2A3 INT_L_X40Y104/EE2A2 INT_L_X40Y104/SE2END3 INT_L_X40Y104/WL1BEG2 INT_R_X39Y103/IMUX39 INT_R_X39Y103/IMUX45 INT_R_X39Y103/LOGIC_OUTS3 INT_R_X39Y103/NW2BEG3 INT_R_X39Y103/SL1END2 INT_R_X39Y104/EE2BEG2 INT_R_X39Y104/EL1END2 INT_R_X39Y104/IMUX45 INT_R_X39Y104/NW2A3 INT_R_X39Y104/SE2A3 INT_R_X39Y104/SL1BEG2 INT_R_X39Y104/WL1END2 INT_R_X39Y105/NE2END3 INT_R_X39Y105/SE2BEG3 INT_R_X41Y103/IMUX45 INT_R_X41Y103/SL1END2 INT_R_X41Y104/EE2END2 INT_R_X41Y104/IMUX45 INT_R_X41Y104/SL1BEG2 VBRK_X99Y109/VBRK_EE2BEG2 VBRK_X99Y109/VBRK_SE2A3 VBRK_X99Y109/VBRK_WL1END2 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y104/INT_L.NW2END3->>EL1BEG2 INT_L_X38Y104/INT_L.NW2END3->>NE2BEG3 INT_L_X40Y104/INT_L.SE2END3->>WL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS3->>IMUX39 INT_R_X39Y103/INT_R.LOGIC_OUTS3->>NW2BEG3 INT_R_X39Y103/INT_R.SL1END2->>IMUX45 INT_R_X39Y104/INT_R.EL1END2->>EE2BEG2 INT_R_X39Y104/INT_R.EL1END2->>SL1BEG2 INT_R_X39Y104/INT_R.WL1END2->>IMUX45 INT_R_X39Y105/INT_R.NE2END3->>SE2BEG3 INT_R_X41Y103/INT_R.SL1END2->>IMUX45 INT_R_X41Y104/INT_R.EE2END2->>IMUX45 INT_R_X41Y104/INT_R.EE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_6_11/ADDRD2 - 
wires: BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_WW2END1 BRAM_L_X38Y100/BRAM_ER1BEG2_3 BRAM_L_X38Y100/BRAM_WW2END1_3 CLBLL_L_X40Y104/CLBLL_EL1BEG2 CLBLL_L_X40Y104/CLBLL_NE2A3 CLBLM_R_X37Y103/CLBLM_ER1BEG2 CLBLM_R_X37Y103/CLBLM_WW2END1 CLBLM_R_X39Y103/CLBLM_IMUX38 CLBLM_R_X39Y103/CLBLM_IMUX41 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y103/CLBLM_L_D1 CLBLM_R_X39Y103/CLBLM_L_DMUX CLBLM_R_X39Y103/CLBLM_M_D3 CLBLM_R_X39Y104/CLBLM_EL1BEG2 CLBLM_R_X39Y104/CLBLM_IMUX38 CLBLM_R_X39Y104/CLBLM_M_D3 CLBLM_R_X39Y104/CLBLM_NE2A3 CLBLM_R_X41Y103/CLBLM_IMUX38 CLBLM_R_X41Y103/CLBLM_M_D3 CLBLM_R_X41Y104/CLBLM_IMUX38 CLBLM_R_X41Y104/CLBLM_M_D3 INT_L_X38Y103/EL1BEG1 INT_L_X38Y103/ER1BEG3 INT_L_X38Y103/ER1END2 INT_L_X38Y103/WW2A1 INT_L_X40Y103/SE2A3 INT_L_X40Y104/EL1END2 INT_L_X40Y104/ER1BEG3 INT_L_X40Y104/NE2END3 INT_L_X40Y104/SE2BEG3 INT_R_X37Y103/ER1BEG2 INT_R_X37Y103/WW2END1 INT_R_X39Y103/EL1END1 INT_R_X39Y103/ER1END3 INT_R_X39Y103/IMUX38 INT_R_X39Y103/IMUX41 INT_R_X39Y103/LOGIC_OUTS19 INT_R_X39Y103/NE2BEG3 INT_R_X39Y103/NL1BEG0 INT_R_X39Y103/NL1END_S3_0 INT_R_X39Y103/WW2BEG1 INT_R_X39Y104/EL1BEG2 INT_R_X39Y104/ER1END_N3_3 INT_R_X39Y104/IMUX38 INT_R_X39Y104/NE2A3 INT_R_X39Y104/NL1BEG_N3 INT_R_X39Y104/NL1END0 INT_R_X41Y103/IMUX38 INT_R_X41Y103/SE2END3 INT_R_X41Y104/ER1END3 INT_R_X41Y104/IMUX38 INT_R_X41Y105/ER1END_N3_3 VBRK_X99Y109/VBRK_EL1BEG2 VBRK_X99Y109/VBRK_NE2A3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y103/INT_L.ER1END2->>EL1BEG1 INT_L_X38Y103/INT_L.ER1END2->>ER1BEG3 INT_L_X40Y104/INT_L.EL1END2->>ER1BEG3 INT_L_X40Y104/INT_L.NE2END3->>SE2BEG3 INT_R_X37Y103/INT_R.WW2END1->>ER1BEG2 INT_R_X39Y103/INT_R.EL1END1->>IMUX41 INT_R_X39Y103/INT_R.ER1END3->>IMUX38 INT_R_X39Y103/INT_R.ER1END3->>NE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X39Y103/INT_R.LOGIC_OUTS19->>WW2BEG1 INT_R_X39Y104/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X39Y104/INT_R.NL1BEG_N3->>IMUX38 INT_R_X39Y104/INT_R.NL1END0->>NL1BEG_N3 INT_R_X41Y103/INT_R.SE2END3->>IMUX38 INT_R_X41Y104/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_6_11/WE - 
wires: CLBLL_L_X40Y102/CLBLL_WW2END1 CLBLL_L_X40Y103/CLBLL_SW2A2 CLBLL_L_X40Y103/CLBLL_WL1END1 CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y104/CLBLL_L_AMUX CLBLL_L_X40Y106/CLBLL_WR1END3 CLBLL_L_X42Y102/CLBLL_SE2A2 CLBLL_L_X42Y102/CLBLL_WL1END1 CLBLM_R_X39Y102/CLBLM_IMUX44 CLBLM_R_X39Y102/CLBLM_M_D4 CLBLM_R_X39Y102/CLBLM_WW2END1 CLBLM_R_X39Y103/CLBLM_FAN7 CLBLM_R_X39Y103/CLBLM_IMUX10 CLBLM_R_X39Y103/CLBLM_IMUX36 CLBLM_R_X39Y103/CLBLM_L_A4 CLBLM_R_X39Y103/CLBLM_L_D2 CLBLM_R_X39Y103/CLBLM_M_CE CLBLM_R_X39Y103/CLBLM_SW2A2 CLBLM_R_X39Y103/CLBLM_WL1END1 CLBLM_R_X39Y104/CLBLM_FAN7 CLBLM_R_X39Y104/CLBLM_M_CE CLBLM_R_X39Y106/CLBLM_IMUX12 CLBLM_R_X39Y106/CLBLM_IMUX7 CLBLM_R_X39Y106/CLBLM_M_A1 CLBLM_R_X39Y106/CLBLM_M_B6 CLBLM_R_X39Y106/CLBLM_WR1END3 CLBLM_R_X41Y102/CLBLM_IMUX20 CLBLM_R_X41Y102/CLBLM_L_C2 CLBLM_R_X41Y102/CLBLM_SE2A2 CLBLM_R_X41Y102/CLBLM_WL1END1 CLBLM_R_X41Y103/CLBLM_FAN7 CLBLM_R_X41Y103/CLBLM_M_CE CLBLM_R_X41Y104/CLBLM_FAN7 CLBLM_R_X41Y104/CLBLM_M_CE INT_L_X40Y102/WW2A1 INT_L_X40Y103/SE2A2 INT_L_X40Y103/SW2A2 INT_L_X40Y103/SW2END2 INT_L_X40Y103/WL1BEG1 INT_L_X40Y104/LOGIC_OUTS_L16 INT_L_X40Y104/NE2BEG2 INT_L_X40Y104/SE2BEG2 INT_L_X40Y104/SW2BEG2 INT_L_X40Y105/NE2A2 INT_L_X40Y106/NW2END2 INT_L_X40Y106/WR1BEG3 INT_L_X42Y102/SE2END2 INT_L_X42Y102/WL1BEG1 INT_R_X39Y102/IMUX44 INT_R_X39Y102/NL1BEG1 INT_R_X39Y102/NN2BEG2 INT_R_X39Y102/SL1END2 INT_R_X39Y102/WW2END1 INT_R_X39Y103/FAN7 INT_R_X39Y103/FAN_ALT7 INT_R_X39Y103/IMUX10 INT_R_X39Y103/IMUX36 INT_R_X39Y103/NL1END1 INT_R_X39Y103/NN2A2 INT_R_X39Y103/SL1BEG2 INT_R_X39Y103/SW2END2 INT_R_X39Y103/WL1END1 INT_R_X39Y104/FAN7 INT_R_X39Y104/FAN_ALT7 INT_R_X39Y104/NN2BEG2 INT_R_X39Y104/NN2END2 INT_R_X39Y105/NN2A2 INT_R_X39Y106/IMUX12 INT_R_X39Y106/IMUX7 INT_R_X39Y106/NN2END2 INT_R_X39Y106/WR1END3 INT_R_X41Y102/IMUX20 INT_R_X41Y102/SE2A2 INT_R_X41Y102/WL1END1 INT_R_X41Y102/WW2BEG1 INT_R_X41Y103/FAN7 INT_R_X41Y103/FAN_ALT7 INT_R_X41Y103/SE2BEG2 INT_R_X41Y103/SE2END2 INT_R_X41Y103/SW2A2 INT_R_X41Y104/FAN7 INT_R_X41Y104/FAN_ALT7 INT_R_X41Y104/SL1END2 INT_R_X41Y104/SW2BEG2 INT_R_X41Y105/NE2END2 INT_R_X41Y105/NW2BEG2 INT_R_X41Y105/SL1BEG2 INT_R_X41Y106/NW2A2 VBRK_X99Y107/VBRK_WW2END1 VBRK_X99Y108/VBRK_SW2A2 VBRK_X99Y108/VBRK_WL1END1 VBRK_X99Y111/VBRK_WR1END3 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y102/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y104/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y103/INT_L.SW2END2->>WL1BEG1 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_L_X40Y104/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_L_X40Y106/INT_L.NW2END2->>WR1BEG3 INT_L_X42Y102/INT_L.SE2END2->>WL1BEG1 INT_R_X39Y102/INT_R.SL1END2->>IMUX44 INT_R_X39Y102/INT_R.WW2END1->>NL1BEG1 INT_R_X39Y102/INT_R.WW2END1->>NN2BEG2 INT_R_X39Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y103/INT_R.NL1END1->>IMUX10 INT_R_X39Y103/INT_R.SW2END2->>IMUX36 INT_R_X39Y103/INT_R.SW2END2->>SL1BEG2 INT_R_X39Y103/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y104/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y104/INT_R.NN2END2->>FAN_ALT7 INT_R_X39Y104/INT_R.NN2END2->>NN2BEG2 INT_R_X39Y106/INT_R.NN2END2->>IMUX12 INT_R_X39Y106/INT_R.WR1END3->>IMUX7 INT_R_X41Y102/INT_R.WL1END1->>IMUX20 INT_R_X41Y102/INT_R.WL1END1->>WW2BEG1 INT_R_X41Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y103/INT_R.SE2END2->>FAN_ALT7 INT_R_X41Y103/INT_R.SE2END2->>SE2BEG2 INT_R_X41Y104/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y104/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y104/INT_R.SL1END2->>SW2BEG2 INT_R_X41Y105/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y105/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/RGB_buf/mem_reg_0_7_6_11/DOA1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/DIA1 - 
wires: CLBLL_L_X42Y103/CLBLL_WL1END0 CLBLL_L_X42Y108/CLBLL_SE4BEG1 CLBLM_R_X41Y103/CLBLM_BYP1 CLBLM_R_X41Y103/CLBLM_M_AX CLBLM_R_X41Y103/CLBLM_WL1END0 CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y108/CLBLM_M_BQ CLBLM_R_X41Y108/CLBLM_SE4BEG1 INT_L_X42Y103/SW2END1 INT_L_X42Y103/WL1BEG0 INT_L_X42Y104/SE6E1 INT_L_X42Y105/SE6D1 INT_L_X42Y106/SE6C1 INT_L_X42Y107/SE6B1 INT_L_X42Y108/SE6A1 INT_R_X41Y103/BYP1 INT_R_X41Y103/BYP_ALT1 INT_R_X41Y103/WL1END0 INT_R_X41Y108/LOGIC_OUTS5 INT_R_X41Y108/SE6BEG1 INT_R_X43Y103/SW2A1 INT_R_X43Y104/SE6END1 INT_R_X43Y104/SW2BEG1 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y108/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y103/INT_L.SW2END1->>WL1BEG0 INT_R_X41Y103/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y103/INT_R.WL1END0->>BYP_ALT1 INT_R_X41Y108/INT_R.LOGIC_OUTS5->>SE6BEG1 INT_R_X43Y104/INT_R.SE6END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/DOB0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/DIB0 - 
wires: CLBLL_L_X40Y103/CLBLL_SE2A2 CLBLL_L_X40Y104/CLBLL_SW4END2 CLBLM_R_X39Y103/CLBLM_SE2A2 CLBLM_R_X39Y104/CLBLM_SW4END2 CLBLM_R_X41Y103/CLBLM_FAN2 CLBLM_R_X41Y103/CLBLM_M_BI CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y108/CLBLM_M_CQ INT_L_X40Y103/EL1BEG1 INT_L_X40Y103/SE2END2 INT_L_X40Y104/SW6E2 INT_L_X40Y105/SW6D2 INT_L_X40Y106/SW6C2 INT_L_X40Y107/SW6B2 INT_L_X40Y108/SW6A2 INT_R_X39Y103/SE2A2 INT_R_X39Y104/SE2BEG2 INT_R_X39Y104/SW6END2 INT_R_X41Y103/EL1END1 INT_R_X41Y103/FAN2 INT_R_X41Y103/FAN_ALT2 INT_R_X41Y108/LOGIC_OUTS6 INT_R_X41Y108/SW6BEG2 VBRK_X99Y108/VBRK_SE2A2 VBRK_X99Y109/VBRK_SW4END2 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X41Y108/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X40Y103/INT_L.SE2END2->>EL1BEG1 INT_R_X39Y104/INT_R.SW6END2->>SE2BEG2 INT_R_X41Y103/INT_R.EL1END1->>FAN_ALT2 INT_R_X41Y103/INT_R.FAN_ALT2->>FAN2 INT_R_X41Y108/INT_R.LOGIC_OUTS6->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/ADDRB0 - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG1 CLBLL_L_X40Y103/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_NE2A2 CLBLL_L_X40Y104/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EL1BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG3 CLBLM_R_X39Y103/CLBLM_IMUX14 CLBLM_R_X39Y103/CLBLM_IMUX15 CLBLM_R_X39Y103/CLBLM_IMUX20 CLBLM_R_X39Y103/CLBLM_IMUX32 CLBLM_R_X39Y103/CLBLM_IMUX7 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y103/CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_L_CQ CLBLM_R_X39Y103/CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_IMUX15 CLBLM_R_X39Y104/CLBLM_IMUX32 CLBLM_R_X39Y104/CLBLM_IMUX7 CLBLM_R_X39Y104/CLBLM_M_A1 CLBLM_R_X39Y104/CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_NE2A2 CLBLM_R_X39Y104/CLBLM_WR1END3 CLBLM_R_X41Y103/CLBLM_IMUX15 CLBLM_R_X41Y103/CLBLM_IMUX32 CLBLM_R_X41Y103/CLBLM_IMUX7 CLBLM_R_X41Y103/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_IMUX15 CLBLM_R_X41Y104/CLBLM_IMUX32 CLBLM_R_X41Y104/CLBLM_IMUX7 CLBLM_R_X41Y104/CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_M_C1 INT_L_X40Y103/EL1BEG0 INT_L_X40Y103/EL1END1 INT_L_X40Y103/ER1END3 INT_L_X40Y103/NE2BEG3 INT_L_X40Y104/ER1END_N3_3 INT_L_X40Y104/NE2A3 INT_L_X40Y104/NE2END2 INT_L_X40Y104/WR1BEG3 INT_R_X39Y102/SR1END3 INT_R_X39Y103/BYP_ALT2 INT_R_X39Y103/BYP_BOUNCE2 INT_R_X39Y103/EL1BEG1 INT_R_X39Y103/ER1BEG3 INT_R_X39Y103/IMUX14 INT_R_X39Y103/IMUX15 INT_R_X39Y103/IMUX20 INT_R_X39Y103/IMUX32 INT_R_X39Y103/IMUX7 INT_R_X39Y103/LOGIC_OUTS2 INT_R_X39Y103/NE2BEG2 INT_R_X39Y103/SR1BEG3 INT_R_X39Y103/SR1END3 INT_R_X39Y103/SR1END_N3_3 INT_R_X39Y104/BYP_BOUNCE_N3_2 INT_R_X39Y104/IMUX15 INT_R_X39Y104/IMUX32 INT_R_X39Y104/IMUX7 INT_R_X39Y104/NE2A2 INT_R_X39Y104/SR1BEG3 INT_R_X39Y104/SR1END_N3_3 INT_R_X39Y104/WR1END3 INT_R_X41Y102/EL1END_S3_0 INT_R_X41Y103/EL1END0 INT_R_X41Y103/FAN_BOUNCE_S3_4 INT_R_X41Y103/IMUX15 INT_R_X41Y103/IMUX32 INT_R_X41Y103/IMUX7 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/FAN_ALT4 INT_R_X41Y104/FAN_BOUNCE4 INT_R_X41Y104/IMUX15 INT_R_X41Y104/IMUX32 INT_R_X41Y104/IMUX7 INT_R_X41Y104/NE2END3 INT_R_X41Y104/NR1END0 VBRK_X99Y108/VBRK_EL1BEG1 VBRK_X99Y108/VBRK_ER1BEG3 VBRK_X99Y109/VBRK_NE2A2 VBRK_X99Y109/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X40Y104/INT_L.NE2END2->>WR1BEG3 INT_R_X39Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X39Y103/INT_R.SR1END3->>IMUX15 INT_R_X39Y103/INT_R.SR1END3->>IMUX7 INT_R_X39Y103/INT_R.SR1END_N3_3->>IMUX32 INT_R_X39Y104/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X39Y104/INT_R.WR1END3->>IMUX15 INT_R_X39Y104/INT_R.WR1END3->>IMUX7 INT_R_X39Y104/INT_R.WR1END3->>SR1BEG3 INT_R_X41Y103/INT_R.EL1END0->>IMUX32 INT_R_X41Y103/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y104/INT_R.NE2END3->>IMUX15 INT_R_X41Y104/INT_R.NE2END3->>IMUX7 INT_R_X41Y104/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y104/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_6_11/ADDRB1 - 
wires: CLBLL_L_X40Y103/CLBLL_EE2BEG1 CLBLL_L_X40Y103/CLBLL_WL1END0 CLBLL_L_X40Y103/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_IMUX18 CLBLM_R_X39Y103/CLBLM_IMUX19 CLBLM_R_X39Y103/CLBLM_IMUX2 CLBLM_R_X39Y103/CLBLM_IMUX29 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y103/CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_L_BQ CLBLM_R_X39Y103/CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_WL1END0 CLBLM_R_X39Y103/CLBLM_WR1END3 CLBLM_R_X39Y104/CLBLM_IMUX18 CLBLM_R_X39Y104/CLBLM_IMUX2 CLBLM_R_X39Y104/CLBLM_IMUX29 CLBLM_R_X39Y104/CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_IMUX18 CLBLM_R_X41Y103/CLBLM_IMUX2 CLBLM_R_X41Y103/CLBLM_IMUX29 CLBLM_R_X41Y103/CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_IMUX18 CLBLM_R_X41Y104/CLBLM_IMUX2 CLBLM_R_X41Y104/CLBLM_IMUX29 CLBLM_R_X41Y104/CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_M_C2 INT_L_X40Y103/EE2A1 INT_L_X40Y103/WL1BEG0 INT_L_X40Y103/WR1BEG3 INT_L_X40Y103/WR1END2 INT_R_X39Y103/EE2BEG1 INT_R_X39Y103/IMUX18 INT_R_X39Y103/IMUX19 INT_R_X39Y103/IMUX2 INT_R_X39Y103/IMUX29 INT_R_X39Y103/LOGIC_OUTS1 INT_R_X39Y103/NR1BEG1 INT_R_X39Y103/WL1END0 INT_R_X39Y103/WR1END3 INT_R_X39Y104/GFAN1 INT_R_X39Y104/IMUX18 INT_R_X39Y104/IMUX2 INT_R_X39Y104/IMUX29 INT_R_X39Y104/NR1END1 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/EE2END1 INT_R_X41Y103/IMUX18 INT_R_X41Y103/IMUX2 INT_R_X41Y103/IMUX29 INT_R_X41Y103/NR1BEG1 INT_R_X41Y103/WR1BEG2 INT_R_X41Y104/GFAN1 INT_R_X41Y104/IMUX18 INT_R_X41Y104/IMUX2 INT_R_X41Y104/IMUX29 INT_R_X41Y104/NR1END1 VBRK_X99Y108/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_WL1END0 VBRK_X99Y108/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y103/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y103/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y103/INT_R.WL1END0->>IMUX18 INT_R_X39Y103/INT_R.WL1END0->>IMUX2 INT_R_X39Y103/INT_R.WR1END3->>IMUX29 INT_R_X39Y104/INT_R.GFAN1->>IMUX29 INT_R_X39Y104/INT_R.NR1END1->>GFAN1 INT_R_X39Y104/INT_R.NR1END1->>IMUX18 INT_R_X39Y104/INT_R.NR1END1->>IMUX2 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y103/INT_R.EE2END1->>BYP_ALT5 INT_R_X41Y103/INT_R.EE2END1->>IMUX18 INT_R_X41Y103/INT_R.EE2END1->>IMUX2 INT_R_X41Y103/INT_R.EE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y104/INT_R.GFAN1->>IMUX29 INT_R_X41Y104/INT_R.NR1END1->>GFAN1 INT_R_X41Y104/INT_R.NR1END1->>IMUX18 INT_R_X41Y104/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_6_11/ADDRB2 - 
wires: CLBLL_L_X40Y102/CLBLL_SE2A3 CLBLL_L_X40Y103/CLBLL_EE2BEG3 CLBLM_R_X39Y102/CLBLM_SE2A3 CLBLM_R_X39Y103/CLBLM_EE2BEG3 CLBLM_R_X39Y103/CLBLM_IMUX1 CLBLM_R_X39Y103/CLBLM_IMUX17 CLBLM_R_X39Y103/CLBLM_IMUX22 CLBLM_R_X39Y103/CLBLM_IMUX25 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y103/CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_L_BMUX CLBLM_R_X39Y103/CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_M_C3 CLBLM_R_X39Y104/CLBLM_IMUX1 CLBLM_R_X39Y104/CLBLM_IMUX17 CLBLM_R_X39Y104/CLBLM_IMUX22 CLBLM_R_X39Y104/CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_IMUX1 CLBLM_R_X41Y103/CLBLM_IMUX17 CLBLM_R_X41Y103/CLBLM_IMUX22 CLBLM_R_X41Y103/CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_IMUX17 CLBLM_R_X41Y104/CLBLM_IMUX22 CLBLM_R_X41Y104/CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_M_C3 INT_L_X40Y102/ER1BEG_S0 INT_L_X40Y102/SE2END3 INT_L_X40Y103/EE2A3 INT_L_X40Y103/ER1BEG0 INT_R_X39Y102/SE2A3 INT_R_X39Y103/EE2BEG3 INT_R_X39Y103/FAN_BOUNCE_S3_6 INT_R_X39Y103/IMUX1 INT_R_X39Y103/IMUX17 INT_R_X39Y103/IMUX22 INT_R_X39Y103/IMUX25 INT_R_X39Y103/LOGIC_OUTS17 INT_R_X39Y103/NL1BEG2 INT_R_X39Y103/NR1BEG3 INT_R_X39Y103/SE2BEG3 INT_R_X39Y103/SR1BEG_S0 INT_R_X39Y104/FAN_ALT6 INT_R_X39Y104/FAN_BOUNCE6 INT_R_X39Y104/IMUX1 INT_R_X39Y104/IMUX17 INT_R_X39Y104/IMUX22 INT_R_X39Y104/NL1END2 INT_R_X39Y104/NR1END3 INT_R_X41Y103/BYP_ALT7 INT_R_X41Y103/BYP_BOUNCE7 INT_R_X41Y103/EE2END3 INT_R_X41Y103/ER1END0 INT_R_X41Y103/IMUX1 INT_R_X41Y103/IMUX17 INT_R_X41Y103/IMUX22 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/BYP_BOUNCE_N3_7 INT_R_X41Y104/IMUX1 INT_R_X41Y104/IMUX17 INT_R_X41Y104/IMUX22 INT_R_X41Y104/NR1END3 VBRK_X99Y107/VBRK_SE2A3 VBRK_X99Y108/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y102/INT_L.SE2END3->>ER1BEG_S0 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX1 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y104/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X39Y104/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y104/INT_R.NR1END3->>IMUX22 INT_R_X41Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y103/INT_R.EE2END3->>BYP_ALT7 INT_R_X41Y103/INT_R.EE2END3->>IMUX22 INT_R_X41Y103/INT_R.EE2END3->>NR1BEG3 INT_R_X41Y103/INT_R.ER1END0->>IMUX1 INT_R_X41Y103/INT_R.ER1END0->>IMUX17 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y104/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_6_11/DOB1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/DIB1 - 
wires: CLBLM_R_X41Y103/CLBLM_BYP4 CLBLM_R_X41Y103/CLBLM_M_BX CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y108/CLBLM_M_DQ INT_R_X41Y102/NR1BEG3 INT_R_X41Y102/SS6END3 INT_R_X41Y103/BYP4 INT_R_X41Y103/BYP_ALT4 INT_R_X41Y103/FAN_ALT1 INT_R_X41Y103/FAN_BOUNCE1 INT_R_X41Y103/NR1END3 INT_R_X41Y103/SS6E3 INT_R_X41Y103/SS6END_N0_3 INT_R_X41Y104/SS6D3 INT_R_X41Y105/SS6C3 INT_R_X41Y106/SS6B3 INT_R_X41Y107/SS6A3 INT_R_X41Y108/LOGIC_OUTS7 INT_R_X41Y108/SS6BEG3 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y108/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X41Y102/INT_R.SS6END3->>NR1BEG3 INT_R_X41Y103/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y103/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y103/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X41Y103/INT_R.NR1END3->>FAN_ALT1 INT_R_X41Y108/INT_R.LOGIC_OUTS7->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/DOC0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/DIC0 - 
wires: CLBLL_L_X42Y105/CLBLL_SW4END0 CLBLL_L_X42Y110/CLBLL_LL_AQ CLBLL_L_X42Y110/CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y103/CLBLM_FAN5 CLBLM_R_X41Y103/CLBLM_M_CI CLBLM_R_X41Y105/CLBLM_SW4END0 INT_L_X42Y105/SW6E0 INT_L_X42Y106/SW6D0 INT_L_X42Y107/SW6C0 INT_L_X42Y108/SW6B0 INT_L_X42Y109/SE2A0 INT_L_X42Y109/SW6A0 INT_L_X42Y110/LOGIC_OUTS_L4 INT_L_X42Y110/SE2BEG0 INT_R_X41Y103/FAN5 INT_R_X41Y103/FAN_ALT5 INT_R_X41Y103/SR1END2 INT_R_X41Y104/SR1BEG2 INT_R_X41Y104/SR1END1 INT_R_X41Y105/SR1BEG1 INT_R_X41Y105/SW6END0 INT_R_X43Y109/SE2END0 INT_R_X43Y109/SW6BEG0 
pips: CLBLL_L_X42Y110/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y103/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI INT_L_X42Y110/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X41Y103/INT_R.FAN_ALT5->>FAN5 INT_R_X41Y103/INT_R.SR1END2->>FAN_ALT5 INT_R_X41Y104/INT_R.SR1END1->>SR1BEG2 INT_R_X41Y105/INT_R.SW6END0->>SR1BEG1 INT_R_X43Y109/INT_R.SE2END0->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/ADDRC0 - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG1 CLBLL_L_X40Y103/CLBLL_ER1BEG3 CLBLL_L_X40Y104/CLBLL_NE2A2 CLBLL_L_X40Y104/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EL1BEG1 CLBLM_R_X39Y103/CLBLM_ER1BEG3 CLBLM_R_X39Y103/CLBLM_IMUX14 CLBLM_R_X39Y103/CLBLM_IMUX15 CLBLM_R_X39Y103/CLBLM_IMUX20 CLBLM_R_X39Y103/CLBLM_IMUX32 CLBLM_R_X39Y103/CLBLM_IMUX7 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y103/CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_L_CQ CLBLM_R_X39Y103/CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_IMUX15 CLBLM_R_X39Y104/CLBLM_IMUX32 CLBLM_R_X39Y104/CLBLM_IMUX7 CLBLM_R_X39Y104/CLBLM_M_A1 CLBLM_R_X39Y104/CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_NE2A2 CLBLM_R_X39Y104/CLBLM_WR1END3 CLBLM_R_X41Y103/CLBLM_IMUX15 CLBLM_R_X41Y103/CLBLM_IMUX32 CLBLM_R_X41Y103/CLBLM_IMUX7 CLBLM_R_X41Y103/CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_IMUX15 CLBLM_R_X41Y104/CLBLM_IMUX32 CLBLM_R_X41Y104/CLBLM_IMUX7 CLBLM_R_X41Y104/CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_M_C1 INT_L_X40Y103/EL1BEG0 INT_L_X40Y103/EL1END1 INT_L_X40Y103/ER1END3 INT_L_X40Y103/NE2BEG3 INT_L_X40Y104/ER1END_N3_3 INT_L_X40Y104/NE2A3 INT_L_X40Y104/NE2END2 INT_L_X40Y104/WR1BEG3 INT_R_X39Y102/SR1END3 INT_R_X39Y103/BYP_ALT2 INT_R_X39Y103/BYP_BOUNCE2 INT_R_X39Y103/EL1BEG1 INT_R_X39Y103/ER1BEG3 INT_R_X39Y103/IMUX14 INT_R_X39Y103/IMUX15 INT_R_X39Y103/IMUX20 INT_R_X39Y103/IMUX32 INT_R_X39Y103/IMUX7 INT_R_X39Y103/LOGIC_OUTS2 INT_R_X39Y103/NE2BEG2 INT_R_X39Y103/SR1BEG3 INT_R_X39Y103/SR1END3 INT_R_X39Y103/SR1END_N3_3 INT_R_X39Y104/BYP_BOUNCE_N3_2 INT_R_X39Y104/IMUX15 INT_R_X39Y104/IMUX32 INT_R_X39Y104/IMUX7 INT_R_X39Y104/NE2A2 INT_R_X39Y104/SR1BEG3 INT_R_X39Y104/SR1END_N3_3 INT_R_X39Y104/WR1END3 INT_R_X41Y102/EL1END_S3_0 INT_R_X41Y103/EL1END0 INT_R_X41Y103/FAN_BOUNCE_S3_4 INT_R_X41Y103/IMUX15 INT_R_X41Y103/IMUX32 INT_R_X41Y103/IMUX7 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/FAN_ALT4 INT_R_X41Y104/FAN_BOUNCE4 INT_R_X41Y104/IMUX15 INT_R_X41Y104/IMUX32 INT_R_X41Y104/IMUX7 INT_R_X41Y104/NE2END3 INT_R_X41Y104/NR1END0 VBRK_X99Y108/VBRK_EL1BEG1 VBRK_X99Y108/VBRK_ER1BEG3 VBRK_X99Y109/VBRK_NE2A2 VBRK_X99Y109/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X40Y104/INT_L.NE2END2->>WR1BEG3 INT_R_X39Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y103/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X39Y103/INT_R.SR1END3->>IMUX15 INT_R_X39Y103/INT_R.SR1END3->>IMUX7 INT_R_X39Y103/INT_R.SR1END_N3_3->>IMUX32 INT_R_X39Y104/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X39Y104/INT_R.WR1END3->>IMUX15 INT_R_X39Y104/INT_R.WR1END3->>IMUX7 INT_R_X39Y104/INT_R.WR1END3->>SR1BEG3 INT_R_X41Y103/INT_R.EL1END0->>IMUX32 INT_R_X41Y103/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y104/INT_R.NE2END3->>IMUX15 INT_R_X41Y104/INT_R.NE2END3->>IMUX7 INT_R_X41Y104/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y104/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_6_11/ADDRC1 - 
wires: CLBLL_L_X40Y103/CLBLL_EE2BEG1 CLBLL_L_X40Y103/CLBLL_WL1END0 CLBLL_L_X40Y103/CLBLL_WR1END3 CLBLM_R_X39Y103/CLBLM_EE2BEG1 CLBLM_R_X39Y103/CLBLM_IMUX18 CLBLM_R_X39Y103/CLBLM_IMUX19 CLBLM_R_X39Y103/CLBLM_IMUX2 CLBLM_R_X39Y103/CLBLM_IMUX29 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y103/CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_L_BQ CLBLM_R_X39Y103/CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_WL1END0 CLBLM_R_X39Y103/CLBLM_WR1END3 CLBLM_R_X39Y104/CLBLM_IMUX18 CLBLM_R_X39Y104/CLBLM_IMUX2 CLBLM_R_X39Y104/CLBLM_IMUX29 CLBLM_R_X39Y104/CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_IMUX18 CLBLM_R_X41Y103/CLBLM_IMUX2 CLBLM_R_X41Y103/CLBLM_IMUX29 CLBLM_R_X41Y103/CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_IMUX18 CLBLM_R_X41Y104/CLBLM_IMUX2 CLBLM_R_X41Y104/CLBLM_IMUX29 CLBLM_R_X41Y104/CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_M_C2 INT_L_X40Y103/EE2A1 INT_L_X40Y103/WL1BEG0 INT_L_X40Y103/WR1BEG3 INT_L_X40Y103/WR1END2 INT_R_X39Y103/EE2BEG1 INT_R_X39Y103/IMUX18 INT_R_X39Y103/IMUX19 INT_R_X39Y103/IMUX2 INT_R_X39Y103/IMUX29 INT_R_X39Y103/LOGIC_OUTS1 INT_R_X39Y103/NR1BEG1 INT_R_X39Y103/WL1END0 INT_R_X39Y103/WR1END3 INT_R_X39Y104/GFAN1 INT_R_X39Y104/IMUX18 INT_R_X39Y104/IMUX2 INT_R_X39Y104/IMUX29 INT_R_X39Y104/NR1END1 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/EE2END1 INT_R_X41Y103/IMUX18 INT_R_X41Y103/IMUX2 INT_R_X41Y103/IMUX29 INT_R_X41Y103/NR1BEG1 INT_R_X41Y103/WR1BEG2 INT_R_X41Y104/GFAN1 INT_R_X41Y104/IMUX18 INT_R_X41Y104/IMUX2 INT_R_X41Y104/IMUX29 INT_R_X41Y104/NR1END1 VBRK_X99Y108/VBRK_EE2BEG1 VBRK_X99Y108/VBRK_WL1END0 VBRK_X99Y108/VBRK_WR1END3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y103/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y103/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y103/INT_R.WL1END0->>IMUX18 INT_R_X39Y103/INT_R.WL1END0->>IMUX2 INT_R_X39Y103/INT_R.WR1END3->>IMUX29 INT_R_X39Y104/INT_R.GFAN1->>IMUX29 INT_R_X39Y104/INT_R.NR1END1->>GFAN1 INT_R_X39Y104/INT_R.NR1END1->>IMUX18 INT_R_X39Y104/INT_R.NR1END1->>IMUX2 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y103/INT_R.EE2END1->>BYP_ALT5 INT_R_X41Y103/INT_R.EE2END1->>IMUX18 INT_R_X41Y103/INT_R.EE2END1->>IMUX2 INT_R_X41Y103/INT_R.EE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.EE2END1->>WR1BEG2 INT_R_X41Y104/INT_R.GFAN1->>IMUX29 INT_R_X41Y104/INT_R.NR1END1->>GFAN1 INT_R_X41Y104/INT_R.NR1END1->>IMUX18 INT_R_X41Y104/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_6_11/ADDRC2 - 
wires: CLBLL_L_X40Y102/CLBLL_SE2A3 CLBLL_L_X40Y103/CLBLL_EE2BEG3 CLBLM_R_X39Y102/CLBLM_SE2A3 CLBLM_R_X39Y103/CLBLM_EE2BEG3 CLBLM_R_X39Y103/CLBLM_IMUX1 CLBLM_R_X39Y103/CLBLM_IMUX17 CLBLM_R_X39Y103/CLBLM_IMUX22 CLBLM_R_X39Y103/CLBLM_IMUX25 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y103/CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_L_BMUX CLBLM_R_X39Y103/CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_M_C3 CLBLM_R_X39Y104/CLBLM_IMUX1 CLBLM_R_X39Y104/CLBLM_IMUX17 CLBLM_R_X39Y104/CLBLM_IMUX22 CLBLM_R_X39Y104/CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_IMUX1 CLBLM_R_X41Y103/CLBLM_IMUX17 CLBLM_R_X41Y103/CLBLM_IMUX22 CLBLM_R_X41Y103/CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_IMUX17 CLBLM_R_X41Y104/CLBLM_IMUX22 CLBLM_R_X41Y104/CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_M_C3 INT_L_X40Y102/ER1BEG_S0 INT_L_X40Y102/SE2END3 INT_L_X40Y103/EE2A3 INT_L_X40Y103/ER1BEG0 INT_R_X39Y102/SE2A3 INT_R_X39Y103/EE2BEG3 INT_R_X39Y103/FAN_BOUNCE_S3_6 INT_R_X39Y103/IMUX1 INT_R_X39Y103/IMUX17 INT_R_X39Y103/IMUX22 INT_R_X39Y103/IMUX25 INT_R_X39Y103/LOGIC_OUTS17 INT_R_X39Y103/NL1BEG2 INT_R_X39Y103/NR1BEG3 INT_R_X39Y103/SE2BEG3 INT_R_X39Y103/SR1BEG_S0 INT_R_X39Y104/FAN_ALT6 INT_R_X39Y104/FAN_BOUNCE6 INT_R_X39Y104/IMUX1 INT_R_X39Y104/IMUX17 INT_R_X39Y104/IMUX22 INT_R_X39Y104/NL1END2 INT_R_X39Y104/NR1END3 INT_R_X41Y103/BYP_ALT7 INT_R_X41Y103/BYP_BOUNCE7 INT_R_X41Y103/EE2END3 INT_R_X41Y103/ER1END0 INT_R_X41Y103/IMUX1 INT_R_X41Y103/IMUX17 INT_R_X41Y103/IMUX22 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/BYP_BOUNCE_N3_7 INT_R_X41Y104/IMUX1 INT_R_X41Y104/IMUX17 INT_R_X41Y104/IMUX22 INT_R_X41Y104/NR1END3 VBRK_X99Y107/VBRK_SE2A3 VBRK_X99Y108/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y102/INT_L.SE2END3->>ER1BEG_S0 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX1 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y103/INT_R.SR1BEG_S0->>IMUX25 INT_R_X39Y104/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X39Y104/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X39Y104/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y104/INT_R.NR1END3->>IMUX22 INT_R_X41Y103/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y103/INT_R.EE2END3->>BYP_ALT7 INT_R_X41Y103/INT_R.EE2END3->>IMUX22 INT_R_X41Y103/INT_R.EE2END3->>NR1BEG3 INT_R_X41Y103/INT_R.ER1END0->>IMUX1 INT_R_X41Y103/INT_R.ER1END0->>IMUX17 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y104/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y104/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/mem_reg_0_7_6_11/DOC1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/DIC1 - 
wires: CLBLL_L_X42Y103/CLBLL_WW2END2 CLBLL_L_X42Y110/CLBLL_LL_BQ CLBLL_L_X42Y110/CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y103/CLBLM_BYP3 CLBLM_R_X41Y103/CLBLM_M_CX CLBLM_R_X41Y103/CLBLM_WW2END2 INT_L_X42Y103/WW2A2 INT_L_X42Y104/ER1BEG2 INT_L_X42Y104/SS6END1 INT_L_X42Y105/SS6E1 INT_L_X42Y106/SS6D1 INT_L_X42Y107/SS6C1 INT_L_X42Y108/SS6B1 INT_L_X42Y109/SS6A1 INT_L_X42Y110/LOGIC_OUTS_L5 INT_L_X42Y110/SS6BEG1 INT_R_X41Y103/BYP3 INT_R_X41Y103/BYP_ALT3 INT_R_X41Y103/WW2END2 INT_R_X43Y103/SL1END2 INT_R_X43Y103/WW2BEG2 INT_R_X43Y104/ER1END2 INT_R_X43Y104/SL1BEG2 
pips: CLBLL_L_X42Y110/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y103/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X42Y104/INT_L.SS6END1->>ER1BEG2 INT_L_X42Y110/INT_L.LOGIC_OUTS_L5->>SS6BEG1 INT_R_X41Y103/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y103/INT_R.WW2END2->>BYP_ALT3 INT_R_X43Y103/INT_R.SL1END2->>WW2BEG2 INT_R_X43Y104/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/mem_reg_0_7_6_11/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/RGB_buf/wptr[0] - 
wires: CLBLL_L_X40Y104/CLBLL_EE2BEG0 CLBLM_R_X39Y103/CLBLM_IMUX37 CLBLM_R_X39Y103/CLBLM_IMUX40 CLBLM_R_X39Y103/CLBLM_IMUX9 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y103/CLBLM_L_A5 CLBLM_R_X39Y103/CLBLM_L_AMUX CLBLM_R_X39Y103/CLBLM_L_D4 CLBLM_R_X39Y103/CLBLM_M_D1 CLBLM_R_X39Y104/CLBLM_EE2BEG0 CLBLM_R_X39Y104/CLBLM_IMUX40 CLBLM_R_X39Y104/CLBLM_M_D1 CLBLM_R_X41Y103/CLBLM_IMUX40 CLBLM_R_X41Y103/CLBLM_M_D1 CLBLM_R_X41Y104/CLBLM_IMUX40 CLBLM_R_X41Y104/CLBLM_M_D1 INT_L_X38Y103/NL1BEG1 INT_L_X38Y103/WL1END1 INT_L_X38Y104/EL1BEG0 INT_L_X38Y104/NL1END1 INT_L_X40Y104/EE2A0 INT_R_X39Y103/EL1END_S3_0 INT_R_X39Y103/IMUX37 INT_R_X39Y103/IMUX40 INT_R_X39Y103/IMUX9 INT_R_X39Y103/LOGIC_OUTS16 INT_R_X39Y103/SL1END0 INT_R_X39Y103/WL1BEG1 INT_R_X39Y104/EE2BEG0 INT_R_X39Y104/EL1END0 INT_R_X39Y104/IMUX40 INT_R_X39Y104/SL1BEG0 INT_R_X41Y103/IMUX40 INT_R_X41Y103/SL1END0 INT_R_X41Y104/EE2END0 INT_R_X41Y104/IMUX40 INT_R_X41Y104/SL1BEG0 VBRK_X99Y109/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X38Y103/INT_L.WL1END1->>NL1BEG1 INT_L_X38Y104/INT_L.NL1END1->>EL1BEG0 INT_R_X39Y103/INT_R.LOGIC_OUTS16->>IMUX37 INT_R_X39Y103/INT_R.LOGIC_OUTS16->>WL1BEG1 INT_R_X39Y103/INT_R.SL1END0->>IMUX40 INT_R_X39Y103/INT_R.SL1END0->>IMUX9 INT_R_X39Y104/INT_R.EL1END0->>EE2BEG0 INT_R_X39Y104/INT_R.EL1END0->>IMUX40 INT_R_X39Y104/INT_R.EL1END0->>SL1BEG0 INT_R_X41Y103/INT_R.SL1END0->>IMUX40 INT_R_X41Y104/INT_R.EE2END0->>IMUX40 INT_R_X41Y104/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

wptr[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/wptr[1] - 
wires: CLBLL_L_X40Y104/CLBLL_EE2BEG2 CLBLL_L_X40Y104/CLBLL_SE2A3 CLBLL_L_X40Y104/CLBLL_WL1END2 CLBLM_R_X39Y103/CLBLM_IMUX39 CLBLM_R_X39Y103/CLBLM_IMUX45 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y103/CLBLM_L_D3 CLBLM_R_X39Y103/CLBLM_L_DQ CLBLM_R_X39Y103/CLBLM_M_D2 CLBLM_R_X39Y104/CLBLM_EE2BEG2 CLBLM_R_X39Y104/CLBLM_IMUX45 CLBLM_R_X39Y104/CLBLM_M_D2 CLBLM_R_X39Y104/CLBLM_SE2A3 CLBLM_R_X39Y104/CLBLM_WL1END2 CLBLM_R_X41Y103/CLBLM_IMUX45 CLBLM_R_X41Y103/CLBLM_M_D2 CLBLM_R_X41Y104/CLBLM_IMUX45 CLBLM_R_X41Y104/CLBLM_M_D2 INT_L_X38Y104/EL1BEG2 INT_L_X38Y104/NE2BEG3 INT_L_X38Y104/NW2END3 INT_L_X38Y105/NE2A3 INT_L_X40Y104/EE2A2 INT_L_X40Y104/SE2END3 INT_L_X40Y104/WL1BEG2 INT_R_X39Y103/IMUX39 INT_R_X39Y103/IMUX45 INT_R_X39Y103/LOGIC_OUTS3 INT_R_X39Y103/NW2BEG3 INT_R_X39Y103/SL1END2 INT_R_X39Y104/EE2BEG2 INT_R_X39Y104/EL1END2 INT_R_X39Y104/IMUX45 INT_R_X39Y104/NW2A3 INT_R_X39Y104/SE2A3 INT_R_X39Y104/SL1BEG2 INT_R_X39Y104/WL1END2 INT_R_X39Y105/NE2END3 INT_R_X39Y105/SE2BEG3 INT_R_X41Y103/IMUX45 INT_R_X41Y103/SL1END2 INT_R_X41Y104/EE2END2 INT_R_X41Y104/IMUX45 INT_R_X41Y104/SL1BEG2 VBRK_X99Y109/VBRK_EE2BEG2 VBRK_X99Y109/VBRK_SE2A3 VBRK_X99Y109/VBRK_WL1END2 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y104/INT_L.NW2END3->>EL1BEG2 INT_L_X38Y104/INT_L.NW2END3->>NE2BEG3 INT_L_X40Y104/INT_L.SE2END3->>WL1BEG2 INT_R_X39Y103/INT_R.LOGIC_OUTS3->>IMUX39 INT_R_X39Y103/INT_R.LOGIC_OUTS3->>NW2BEG3 INT_R_X39Y103/INT_R.SL1END2->>IMUX45 INT_R_X39Y104/INT_R.EL1END2->>EE2BEG2 INT_R_X39Y104/INT_R.EL1END2->>SL1BEG2 INT_R_X39Y104/INT_R.WL1END2->>IMUX45 INT_R_X39Y105/INT_R.NE2END3->>SE2BEG3 INT_R_X41Y103/INT_R.SL1END2->>IMUX45 INT_R_X41Y104/INT_R.EE2END2->>IMUX45 INT_R_X41Y104/INT_R.EE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

wptr[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/RGB_buf/wptr[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X38Y103/INT_INTERFACE_WW2END1 BRAM_L_X38Y100/BRAM_ER1BEG2_3 BRAM_L_X38Y100/BRAM_WW2END1_3 CLBLL_L_X40Y104/CLBLL_EL1BEG2 CLBLL_L_X40Y104/CLBLL_NE2A3 CLBLM_R_X37Y103/CLBLM_ER1BEG2 CLBLM_R_X37Y103/CLBLM_WW2END1 CLBLM_R_X39Y103/CLBLM_IMUX38 CLBLM_R_X39Y103/CLBLM_IMUX41 CLBLM_R_X39Y103/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y103/CLBLM_L_D1 CLBLM_R_X39Y103/CLBLM_L_DMUX CLBLM_R_X39Y103/CLBLM_M_D3 CLBLM_R_X39Y104/CLBLM_EL1BEG2 CLBLM_R_X39Y104/CLBLM_IMUX38 CLBLM_R_X39Y104/CLBLM_M_D3 CLBLM_R_X39Y104/CLBLM_NE2A3 CLBLM_R_X41Y103/CLBLM_IMUX38 CLBLM_R_X41Y103/CLBLM_M_D3 CLBLM_R_X41Y104/CLBLM_IMUX38 CLBLM_R_X41Y104/CLBLM_M_D3 INT_L_X38Y103/EL1BEG1 INT_L_X38Y103/ER1BEG3 INT_L_X38Y103/ER1END2 INT_L_X38Y103/WW2A1 INT_L_X40Y103/SE2A3 INT_L_X40Y104/EL1END2 INT_L_X40Y104/ER1BEG3 INT_L_X40Y104/NE2END3 INT_L_X40Y104/SE2BEG3 INT_R_X37Y103/ER1BEG2 INT_R_X37Y103/WW2END1 INT_R_X39Y103/EL1END1 INT_R_X39Y103/ER1END3 INT_R_X39Y103/IMUX38 INT_R_X39Y103/IMUX41 INT_R_X39Y103/LOGIC_OUTS19 INT_R_X39Y103/NE2BEG3 INT_R_X39Y103/NL1BEG0 INT_R_X39Y103/NL1END_S3_0 INT_R_X39Y103/WW2BEG1 INT_R_X39Y104/EL1BEG2 INT_R_X39Y104/ER1END_N3_3 INT_R_X39Y104/IMUX38 INT_R_X39Y104/NE2A3 INT_R_X39Y104/NL1BEG_N3 INT_R_X39Y104/NL1END0 INT_R_X41Y103/IMUX38 INT_R_X41Y103/SE2END3 INT_R_X41Y104/ER1END3 INT_R_X41Y104/IMUX38 INT_R_X41Y105/ER1END_N3_3 VBRK_X99Y109/VBRK_EL1BEG2 VBRK_X99Y109/VBRK_NE2A3 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y103/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X39Y103/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y104/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y103/INT_L.ER1END2->>EL1BEG1 INT_L_X38Y103/INT_L.ER1END2->>ER1BEG3 INT_L_X40Y104/INT_L.EL1END2->>ER1BEG3 INT_L_X40Y104/INT_L.NE2END3->>SE2BEG3 INT_R_X37Y103/INT_R.WW2END1->>ER1BEG2 INT_R_X39Y103/INT_R.EL1END1->>IMUX41 INT_R_X39Y103/INT_R.ER1END3->>IMUX38 INT_R_X39Y103/INT_R.ER1END3->>NE2BEG3 INT_R_X39Y103/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X39Y103/INT_R.LOGIC_OUTS19->>WW2BEG1 INT_R_X39Y104/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X39Y104/INT_R.NL1BEG_N3->>IMUX38 INT_R_X39Y104/INT_R.NL1END0->>NL1BEG_N3 INT_R_X41Y103/INT_R.SE2END3->>IMUX38 INT_R_X41Y104/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

wptr[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[0] - 
wires: CLBLM_R_X41Y107/CLBLM_IMUX0 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y107/CLBLM_L_A3 CLBLM_R_X41Y107/CLBLM_M_AMUX INT_R_X41Y106/SR1END3 INT_R_X41Y107/IMUX0 INT_R_X41Y107/LOGIC_OUTS20 INT_R_X41Y107/SR1BEG3 INT_R_X41Y107/SR1END_N3_3 
pips: CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y107/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X41Y107/INT_R.SR1END_N3_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[10] - 
wires: CLBLL_L_X40Y109/CLBLL_BYP0 CLBLL_L_X40Y109/CLBLL_L_AX CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y109/CLBLM_M_CMUX INT_L_X40Y108/NL1BEG0 INT_L_X40Y108/NL1END_S3_0 INT_L_X40Y108/SW2END0 INT_L_X40Y109/BYP_ALT0 INT_L_X40Y109/BYP_L0 INT_L_X40Y109/NL1END0 INT_R_X41Y108/SW2A0 INT_R_X41Y109/LOGIC_OUTS22 INT_R_X41Y109/SW2BEG0 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLM_R_X41Y109/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X40Y108/INT_L.SW2END0->>NL1BEG0 INT_L_X40Y109/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y109/INT_L.NL1END0->>BYP_ALT0 INT_R_X41Y109/INT_R.LOGIC_OUTS22->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[11] - 
wires: CLBLM_R_X41Y109/CLBLM_BYP0 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y109/CLBLM_L_AX CLBLM_R_X41Y109/CLBLM_M_CQ INT_R_X41Y108/SR1END3 INT_R_X41Y109/BYP0 INT_R_X41Y109/BYP_ALT0 INT_R_X41Y109/LOGIC_OUTS6 INT_R_X41Y109/SR1BEG3 INT_R_X41Y109/SR1END_N3_3 
pips: CLBLM_R_X41Y109/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y109/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X41Y109/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y109/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X41Y109/INT_R.SR1END_N3_3->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[12] - 
wires: BRAM_INT_INTERFACE_L_X38Y108/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X38Y108/INT_INTERFACE_WW2END2 BRAM_L_X38Y105/BRAM_ER1BEG3_3 BRAM_L_X38Y105/BRAM_WW2END2_3 CLBLM_R_X37Y108/CLBLM_ER1BEG3 CLBLM_R_X37Y108/CLBLM_WW2END2 CLBLM_R_X39Y108/CLBLM_IMUX5 CLBLM_R_X39Y108/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_L_A6 CLBLM_R_X39Y108/CLBLM_M_AMUX INT_L_X38Y108/EL1BEG2 INT_L_X38Y108/ER1END3 INT_L_X38Y108/WW2A2 INT_L_X38Y109/ER1END_N3_3 INT_R_X37Y108/ER1BEG3 INT_R_X37Y108/WW2END2 INT_R_X39Y108/EL1END2 INT_R_X39Y108/IMUX5 INT_R_X39Y108/LOGIC_OUTS20 INT_R_X39Y108/WW2BEG2 
pips: CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X38Y108/INT_L.ER1END3->>EL1BEG2 INT_R_X37Y108/INT_R.WW2END2->>ER1BEG3 INT_R_X39Y108/INT_R.EL1END2->>IMUX5 INT_R_X39Y108/INT_R.LOGIC_OUTS20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[13] - 
wires: CLBLM_R_X39Y108/CLBLM_BYP5 CLBLM_R_X39Y108/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_L_BX CLBLM_R_X39Y108/CLBLM_M_AQ INT_L_X38Y108/ER1BEG1 INT_L_X38Y108/NW2END_S0_0 INT_L_X38Y108/SR1BEG_S0 INT_L_X38Y109/NW2END0 INT_R_X39Y108/BYP5 INT_R_X39Y108/BYP_ALT5 INT_R_X39Y108/ER1END1 INT_R_X39Y108/LOGIC_OUTS4 INT_R_X39Y108/NW2BEG0 INT_R_X39Y109/NW2A0 
pips: CLBLM_R_X39Y108/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y108/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X38Y108/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X38Y108/INT_L.SR1BEG_S0->>ER1BEG1 INT_R_X39Y108/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y108/INT_R.ER1END1->>BYP_ALT5 INT_R_X39Y108/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[14] - 
wires: CLBLL_L_X40Y108/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_NE2A3 CLBLM_R_X39Y108/CLBLM_BYP2 CLBLM_R_X39Y108/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y108/CLBLM_L_CX CLBLM_R_X39Y108/CLBLM_M_BMUX CLBLM_R_X39Y108/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_NE2A3 INT_L_X40Y108/SL1END3 INT_L_X40Y108/WL1BEG2 INT_L_X40Y109/NE2END3 INT_L_X40Y109/SL1BEG3 INT_R_X39Y108/BYP2 INT_R_X39Y108/BYP_ALT2 INT_R_X39Y108/LOGIC_OUTS21 INT_R_X39Y108/NE2BEG3 INT_R_X39Y108/WL1END2 INT_R_X39Y109/NE2A3 VBRK_X99Y113/VBRK_WL1END2 VBRK_X99Y114/VBRK_NE2A3 
pips: CLBLM_R_X39Y108/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y108/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y108/INT_L.SL1END3->>WL1BEG2 INT_L_X40Y109/INT_L.NE2END3->>SL1BEG3 INT_R_X39Y108/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y108/INT_R.LOGIC_OUTS21->>NE2BEG3 INT_R_X39Y108/INT_R.WL1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[15] - 
wires: BRAM_INT_INTERFACE_L_X38Y108/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X38Y108/INT_INTERFACE_WW2END1 BRAM_L_X38Y105/BRAM_ER1BEG2_3 BRAM_L_X38Y105/BRAM_WW2END1_3 CLBLM_R_X37Y108/CLBLM_ER1BEG2 CLBLM_R_X37Y108/CLBLM_WW2END1 CLBLM_R_X39Y108/CLBLM_BYP7 CLBLM_R_X39Y108/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_L_DX CLBLM_R_X39Y108/CLBLM_M_BQ INT_L_X38Y108/ER1BEG3 INT_L_X38Y108/ER1END2 INT_L_X38Y108/WW2A1 INT_R_X37Y108/ER1BEG2 INT_R_X37Y108/WW2END1 INT_R_X39Y108/BYP7 INT_R_X39Y108/BYP_ALT7 INT_R_X39Y108/ER1END3 INT_R_X39Y108/LOGIC_OUTS5 INT_R_X39Y108/WW2BEG1 INT_R_X39Y109/ER1END_N3_3 
pips: CLBLM_R_X39Y108/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X39Y108/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X38Y108/INT_L.ER1END2->>ER1BEG3 INT_R_X37Y108/INT_R.WW2END1->>ER1BEG2 INT_R_X39Y108/INT_R.BYP_ALT7->>BYP7 INT_R_X39Y108/INT_R.ER1END3->>BYP_ALT7 INT_R_X39Y108/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[16] - 
wires: CLBLL_L_X40Y108/CLBLL_ER1BEG1 CLBLL_L_X40Y109/CLBLL_BYP5 CLBLL_L_X40Y109/CLBLL_L_BX CLBLM_R_X39Y108/CLBLM_ER1BEG1 CLBLM_R_X39Y108/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y108/CLBLM_M_CMUX INT_L_X40Y108/ER1END1 INT_L_X40Y108/NR1BEG1 INT_L_X40Y109/BYP_ALT5 INT_L_X40Y109/BYP_L5 INT_L_X40Y109/NR1END1 INT_R_X39Y108/ER1BEG1 INT_R_X39Y108/LOGIC_OUTS22 VBRK_X99Y113/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLM_R_X39Y108/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X40Y108/INT_L.ER1END1->>NR1BEG1 INT_L_X40Y109/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y109/INT_L.NR1END1->>BYP_ALT5 INT_R_X39Y108/INT_R.LOGIC_OUTS22->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[17] - 
wires: CLBLL_L_X40Y108/CLBLL_SE4BEG2 CLBLM_R_X39Y108/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_M_CQ CLBLM_R_X39Y108/CLBLM_SE4BEG2 CLBLM_R_X41Y107/CLBLM_IMUX13 CLBLM_R_X41Y107/CLBLM_L_B6 INT_L_X40Y104/SE6E2 INT_L_X40Y105/SE6D2 INT_L_X40Y106/SE6C2 INT_L_X40Y107/SE6B2 INT_L_X40Y108/SE6A2 INT_R_X39Y108/LOGIC_OUTS6 INT_R_X39Y108/SE6BEG2 INT_R_X41Y104/NR1BEG2 INT_R_X41Y104/SE6END2 INT_R_X41Y105/NN2BEG2 INT_R_X41Y105/NR1END2 INT_R_X41Y106/NN2A2 INT_R_X41Y107/IMUX13 INT_R_X41Y107/NN2END2 VBRK_X99Y113/VBRK_SE4BEG2 
pips: CLBLM_R_X39Y108/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X39Y108/INT_R.LOGIC_OUTS6->>SE6BEG2 INT_R_X41Y104/INT_R.SE6END2->>NR1BEG2 INT_R_X41Y105/INT_R.NR1END2->>NN2BEG2 INT_R_X41Y107/INT_R.NN2END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[18] - 
wires: CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y110/CLBLM_M_AMUX CLBLM_R_X39Y111/CLBLM_BYP1 CLBLM_R_X39Y111/CLBLM_M_AX INT_R_X39Y110/LOGIC_OUTS20 INT_R_X39Y110/NL1BEG1 INT_R_X39Y111/BYP1 INT_R_X39Y111/BYP_ALT1 INT_R_X39Y111/NL1END1 
pips: CLBLM_R_X39Y110/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y111/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X39Y110/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X39Y111/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y111/INT_R.NL1END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[19] - 
wires: CLBLL_L_X40Y110/CLBLL_EE2BEG0 CLBLM_R_X39Y110/CLBLM_EE2BEG0 CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y110/CLBLM_M_AQ CLBLM_R_X41Y110/CLBLM_IMUX0 CLBLM_R_X41Y110/CLBLM_L_A3 INT_L_X40Y110/EE2A0 INT_R_X39Y110/EE2BEG0 INT_R_X39Y110/LOGIC_OUTS4 INT_R_X41Y110/EE2END0 INT_R_X41Y110/IMUX0 VBRK_X99Y115/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y110/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X39Y110/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X41Y110/INT_R.EE2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[1] - 
wires: CLBLL_L_X42Y105/CLBLL_SE2A1 CLBLL_L_X42Y105/CLBLL_WL1END0 CLBLM_R_X41Y105/CLBLM_SE2A1 CLBLM_R_X41Y105/CLBLM_WL1END0 CLBLM_R_X41Y107/CLBLM_IMUX34 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y107/CLBLM_L_C6 CLBLM_R_X41Y107/CLBLM_M_AQ INT_L_X42Y105/SE2END1 INT_L_X42Y105/WL1BEG0 INT_R_X41Y105/NN2BEG1 INT_R_X41Y105/SE2A1 INT_R_X41Y105/WL1END0 INT_R_X41Y106/NN2A1 INT_R_X41Y106/SE2BEG1 INT_R_X41Y106/SR1END1 INT_R_X41Y107/IMUX34 INT_R_X41Y107/LOGIC_OUTS4 INT_R_X41Y107/NN2END1 INT_R_X41Y107/SR1BEG1 
pips: CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y107/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X42Y105/INT_L.SE2END1->>WL1BEG0 INT_R_X41Y105/INT_R.WL1END0->>NN2BEG1 INT_R_X41Y106/INT_R.SR1END1->>SE2BEG1 INT_R_X41Y107/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X41Y107/INT_R.NN2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[20] - 
wires: CLBLL_L_X40Y110/CLBLL_BYP1 CLBLL_L_X40Y110/CLBLL_LL_AX CLBLL_L_X40Y111/CLBLL_ER1BEG0 CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y110/CLBLM_M_BMUX CLBLM_R_X39Y111/CLBLM_ER1BEG0 INT_L_X40Y110/BYP_ALT1 INT_L_X40Y110/BYP_L1 INT_L_X40Y110/SL1END0 INT_L_X40Y111/ER1END0 INT_L_X40Y111/SL1BEG0 INT_R_X39Y110/ER1BEG_S0 INT_R_X39Y110/LOGIC_OUTS21 INT_R_X39Y111/ER1BEG0 VBRK_X99Y116/VBRK_ER1BEG0 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLM_R_X39Y110/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y110/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y110/INT_L.SL1END0->>BYP_ALT1 INT_L_X40Y111/INT_L.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.LOGIC_OUTS21->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[21] - 
wires: CLBLL_L_X40Y111/CLBLL_BYP0 CLBLL_L_X40Y111/CLBLL_L_AX CLBLL_L_X40Y112/CLBLL_NE2A0 CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y110/CLBLM_M_BQ CLBLM_R_X39Y112/CLBLM_NE2A0 INT_L_X40Y111/BYP_ALT0 INT_L_X40Y111/BYP_L0 INT_L_X40Y111/NE2END_S3_0 INT_L_X40Y111/SL1END0 INT_L_X40Y112/NE2END0 INT_L_X40Y112/SL1BEG0 INT_R_X39Y110/LOGIC_OUTS5 INT_R_X39Y110/NL1BEG0 INT_R_X39Y110/NL1END_S3_0 INT_R_X39Y111/NE2BEG0 INT_R_X39Y111/NL1END0 INT_R_X39Y112/NE2A0 VBRK_X99Y117/VBRK_NE2A0 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLM_R_X39Y110/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y111/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y111/INT_L.SL1END0->>BYP_ALT0 INT_L_X40Y112/INT_L.NE2END0->>SL1BEG0 INT_R_X39Y110/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X39Y111/INT_R.NL1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[22] - 
wires: CLBLL_L_X40Y110/CLBLL_ER1BEG1 CLBLL_L_X40Y110/CLBLL_IMUX27 CLBLL_L_X40Y110/CLBLL_LL_B4 CLBLM_R_X39Y110/CLBLM_ER1BEG1 CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y110/CLBLM_M_CMUX INT_L_X40Y110/ER1END1 INT_L_X40Y110/IMUX_L27 INT_R_X39Y110/ER1BEG1 INT_R_X39Y110/LOGIC_OUTS22 VBRK_X99Y115/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X40Y110/INT_L.ER1END1->>IMUX_L27 INT_R_X39Y110/INT_R.LOGIC_OUTS22->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[23] - 
wires: CLBLL_L_X40Y109/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_BYP3 CLBLL_L_X40Y110/CLBLL_LL_CX CLBLM_R_X39Y109/CLBLM_SE2A2 CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y110/CLBLM_M_CQ INT_L_X40Y109/NR1BEG2 INT_L_X40Y109/SE2END2 INT_L_X40Y110/BYP_ALT3 INT_L_X40Y110/BYP_L3 INT_L_X40Y110/NR1END2 INT_R_X39Y109/SE2A2 INT_R_X39Y110/LOGIC_OUTS6 INT_R_X39Y110/SE2BEG2 VBRK_X99Y114/VBRK_SE2A2 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLM_R_X39Y110/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X40Y109/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y110/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y110/INT_L.NR1END2->>BYP_ALT3 INT_R_X39Y110/INT_R.LOGIC_OUTS6->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[24] - 
wires: CLBLL_L_X42Y110/CLBLL_SW2A1 CLBLL_L_X42Y112/CLBLL_EL1BEG1 CLBLM_R_X41Y110/CLBLM_BYP5 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y110/CLBLM_L_BX CLBLM_R_X41Y110/CLBLM_M_AMUX CLBLM_R_X41Y110/CLBLM_SW2A1 CLBLM_R_X41Y112/CLBLM_EL1BEG1 INT_L_X42Y110/SW2A1 INT_L_X42Y111/SL1END1 INT_L_X42Y111/SW2BEG1 INT_L_X42Y112/EL1END1 INT_L_X42Y112/SL1BEG1 INT_R_X41Y110/BYP5 INT_R_X41Y110/BYP_ALT5 INT_R_X41Y110/LOGIC_OUTS20 INT_R_X41Y110/NN2BEG2 INT_R_X41Y110/SW2END1 INT_R_X41Y111/NN2A2 INT_R_X41Y112/EL1BEG1 INT_R_X41Y112/NN2END2 
pips: CLBLM_R_X41Y110/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y110/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y111/INT_L.SL1END1->>SW2BEG1 INT_L_X42Y112/INT_L.EL1END1->>SL1BEG1 INT_R_X41Y110/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y110/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X41Y110/INT_R.SW2END1->>BYP_ALT5 INT_R_X41Y112/INT_R.NN2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[25] - 
wires: CLBLM_R_X41Y109/CLBLM_BYP5 CLBLM_R_X41Y109/CLBLM_L_BX CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y110/CLBLM_M_AQ INT_R_X41Y109/BYP5 INT_R_X41Y109/BYP_ALT5 INT_R_X41Y109/SR1END1 INT_R_X41Y110/LOGIC_OUTS4 INT_R_X41Y110/SR1BEG1 
pips: CLBLM_R_X41Y109/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y110/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y109/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y109/INT_R.SR1END1->>BYP_ALT5 INT_R_X41Y110/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[26] - 
wires: CLBLL_L_X40Y110/CLBLL_BYP6 CLBLL_L_X40Y110/CLBLL_LL_DX CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y110/CLBLM_M_BMUX INT_L_X40Y110/BYP_ALT6 INT_L_X40Y110/BYP_L6 INT_L_X40Y110/SW2END3 INT_L_X40Y111/SW2END_N0_3 INT_R_X41Y110/LOGIC_OUTS21 INT_R_X41Y110/NN2BEG3 INT_R_X41Y110/SW2A3 INT_R_X41Y111/NN2A3 INT_R_X41Y111/SR1END3 INT_R_X41Y111/SW2BEG3 INT_R_X41Y112/NN2END3 INT_R_X41Y112/SR1BEG3 INT_R_X41Y112/SR1END_N3_3 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLM_R_X41Y110/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y110/INT_L.BYP_ALT6->>BYP_L6 INT_L_X40Y110/INT_L.SW2END3->>BYP_ALT6 INT_R_X41Y110/INT_R.LOGIC_OUTS21->>NN2BEG3 INT_R_X41Y111/INT_R.SR1END3->>SW2BEG3 INT_R_X41Y112/INT_R.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[27] - 
wires: CLBLM_R_X41Y110/CLBLM_BYP2 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y110/CLBLM_L_CX CLBLM_R_X41Y110/CLBLM_M_BQ INT_R_X41Y110/BYP2 INT_R_X41Y110/BYP_ALT2 INT_R_X41Y110/FAN_BOUNCE_S3_0 INT_R_X41Y110/LOGIC_OUTS5 INT_R_X41Y110/NL1BEG0 INT_R_X41Y110/NL1END_S3_0 INT_R_X41Y111/FAN_ALT0 INT_R_X41Y111/FAN_BOUNCE0 INT_R_X41Y111/NL1END0 
pips: CLBLM_R_X41Y110/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y110/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X41Y110/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y110/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT2 INT_R_X41Y110/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X41Y111/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X41Y111/INT_R.NL1END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[28] - 
wires: CLBLM_R_X41Y110/CLBLM_BYP7 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y110/CLBLM_L_DX CLBLM_R_X41Y110/CLBLM_M_CMUX INT_R_X41Y110/BYP7 INT_R_X41Y110/BYP_ALT7 INT_R_X41Y110/FAN_BOUNCE_S3_4 INT_R_X41Y110/LOGIC_OUTS22 INT_R_X41Y110/NR1BEG0 INT_R_X41Y111/FAN_ALT4 INT_R_X41Y111/FAN_BOUNCE4 INT_R_X41Y111/NR1END0 
pips: CLBLM_R_X41Y110/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X41Y110/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y110/INT_R.BYP_ALT7->>BYP7 INT_R_X41Y110/INT_R.FAN_BOUNCE_S3_4->>BYP_ALT7 INT_R_X41Y110/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X41Y111/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y111/INT_R.NR1END0->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[29] - 
wires: CLBLM_R_X41Y110/CLBLM_BYP0 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y110/CLBLM_L_AX CLBLM_R_X41Y110/CLBLM_M_CQ INT_R_X41Y109/SR1END3 INT_R_X41Y110/BYP0 INT_R_X41Y110/BYP_ALT0 INT_R_X41Y110/LOGIC_OUTS6 INT_R_X41Y110/SR1BEG3 INT_R_X41Y110/SR1END_N3_3 
pips: CLBLM_R_X41Y110/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y110/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X41Y110/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y110/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X41Y110/INT_R.SR1END_N3_3->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[2] - 
wires: CLBLM_R_X41Y107/CLBLM_IMUX42 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y107/CLBLM_L_D6 CLBLM_R_X41Y107/CLBLM_M_BMUX INT_R_X41Y107/IMUX42 INT_R_X41Y107/LOGIC_OUTS21 INT_R_X41Y107/SR1BEG_S0 
pips: CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X41Y107/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X41Y107/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X41Y107/INT_R.SR1BEG_S0->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[30] - 
wires: CLBLL_L_X40Y111/CLBLL_BYP5 CLBLL_L_X40Y111/CLBLL_EE2A1 CLBLL_L_X40Y111/CLBLL_L_BX CLBLM_R_X39Y109/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y109/CLBLM_M_AMUX CLBLM_R_X39Y111/CLBLM_EE2A1 INT_L_X38Y110/NL1BEG1 INT_L_X38Y110/NW2END2 INT_L_X38Y111/EE2BEG1 INT_L_X38Y111/NL1END1 INT_L_X40Y111/BYP_ALT5 INT_L_X40Y111/BYP_L5 INT_L_X40Y111/EE2END1 INT_R_X39Y109/LOGIC_OUTS20 INT_R_X39Y109/NW2BEG2 INT_R_X39Y110/NW2A2 INT_R_X39Y111/EE2A1 VBRK_X99Y116/VBRK_EE2A1 
pips: CLBLL_L_X40Y111/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLM_R_X39Y109/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X38Y110/INT_L.NW2END2->>NL1BEG1 INT_L_X38Y111/INT_L.NL1END1->>EE2BEG1 INT_L_X40Y111/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y111/INT_L.EE2END1->>BYP_ALT5 INT_R_X39Y109/INT_R.LOGIC_OUTS20->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[31] - 
wires: CLBLM_R_X39Y108/CLBLM_BYP0 CLBLM_R_X39Y108/CLBLM_L_AX CLBLM_R_X39Y109/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y109/CLBLM_M_AQ INT_R_X39Y108/BYP0 INT_R_X39Y108/BYP_ALT0 INT_R_X39Y108/SL1END0 INT_R_X39Y109/LOGIC_OUTS4 INT_R_X39Y109/SL1BEG0 
pips: CLBLM_R_X39Y108/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y109/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y108/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y108/INT_R.SL1END0->>BYP_ALT0 INT_R_X39Y109/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[3] - 
wires: CLBLM_R_X41Y107/CLBLM_BYP0 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y107/CLBLM_L_AX CLBLM_R_X41Y107/CLBLM_M_BQ INT_R_X41Y105/NR1BEG1 INT_R_X41Y105/SS2END1 INT_R_X41Y106/NL1BEG0 INT_R_X41Y106/NL1END_S3_0 INT_R_X41Y106/NR1END1 INT_R_X41Y106/SS2A1 INT_R_X41Y107/BYP0 INT_R_X41Y107/BYP_ALT0 INT_R_X41Y107/LOGIC_OUTS5 INT_R_X41Y107/NL1END0 INT_R_X41Y107/SS2BEG1 
pips: CLBLM_R_X41Y107/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y107/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X41Y105/INT_R.SS2END1->>NR1BEG1 INT_R_X41Y106/INT_R.NR1END1->>NL1BEG0 INT_R_X41Y107/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y107/INT_R.LOGIC_OUTS5->>SS2BEG1 INT_R_X41Y107/INT_R.NL1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[4] - 
wires: CLBLL_L_X42Y108/CLBLL_NE2A0 CLBLL_L_X42Y109/CLBLL_WL1END2 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y107/CLBLM_M_CMUX CLBLM_R_X41Y108/CLBLM_NE2A0 CLBLM_R_X41Y109/CLBLM_BYP2 CLBLM_R_X41Y109/CLBLM_L_CX CLBLM_R_X41Y109/CLBLM_WL1END2 INT_L_X42Y107/NE2END_S3_0 INT_L_X42Y108/NE2BEG0 INT_L_X42Y108/NE2END0 INT_L_X42Y109/NE2A0 INT_L_X42Y109/NW2END_S0_0 INT_L_X42Y109/WL1BEG2 INT_L_X42Y110/NW2END0 INT_R_X41Y107/LOGIC_OUTS22 INT_R_X41Y107/NE2BEG0 INT_R_X41Y108/NE2A0 INT_R_X41Y109/BYP2 INT_R_X41Y109/BYP_ALT2 INT_R_X41Y109/WL1END2 INT_R_X43Y108/NE2END_S3_0 INT_R_X43Y109/NE2END0 INT_R_X43Y109/NW2BEG0 INT_R_X43Y110/NW2A0 
pips: CLBLM_R_X41Y107/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y109/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X42Y108/INT_L.NE2END0->>NE2BEG0 INT_L_X42Y109/INT_L.NW2END_S0_0->>WL1BEG2 INT_R_X41Y107/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X41Y109/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y109/INT_R.WL1END2->>BYP_ALT2 INT_R_X43Y109/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[5] - 
wires: CLBLL_L_X42Y107/CLBLL_WL1END1 CLBLL_L_X42Y108/CLBLL_NE2A2 CLBLM_R_X41Y107/CLBLM_BYP5 CLBLM_R_X41Y107/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y107/CLBLM_L_BX CLBLM_R_X41Y107/CLBLM_M_CQ CLBLM_R_X41Y107/CLBLM_WL1END1 CLBLM_R_X41Y108/CLBLM_NE2A2 INT_L_X42Y107/SL1END2 INT_L_X42Y107/WL1BEG1 INT_L_X42Y108/NE2END2 INT_L_X42Y108/SL1BEG2 INT_R_X41Y107/BYP5 INT_R_X41Y107/BYP_ALT5 INT_R_X41Y107/LOGIC_OUTS6 INT_R_X41Y107/NE2BEG2 INT_R_X41Y107/WL1END1 INT_R_X41Y108/NE2A2 
pips: CLBLM_R_X41Y107/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y107/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X42Y107/INT_L.SL1END2->>WL1BEG1 INT_L_X42Y108/INT_L.NE2END2->>SL1BEG2 INT_R_X41Y107/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y107/INT_R.LOGIC_OUTS6->>NE2BEG2 INT_R_X41Y107/INT_R.WL1END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[6] - 
wires: BRAM_INT_INTERFACE_L_X38Y109/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X38Y109/INT_INTERFACE_WW4END2 BRAM_L_X38Y105/BRAM_ER1BEG2_4 BRAM_L_X38Y105/BRAM_WW4END2_4 CLBLL_L_X40Y109/CLBLL_EE2A2 CLBLL_L_X40Y109/CLBLL_WW4B2 CLBLM_R_X37Y109/CLBLM_ER1BEG2 CLBLM_R_X37Y109/CLBLM_WW4END2 CLBLM_R_X39Y109/CLBLM_EE2A2 CLBLM_R_X39Y109/CLBLM_WW4B2 CLBLM_R_X41Y109/CLBLM_BYP7 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y109/CLBLM_L_DX CLBLM_R_X41Y109/CLBLM_M_AMUX INT_L_X38Y109/EE2BEG2 INT_L_X38Y109/ER1END2 INT_L_X38Y109/WW4C2 INT_L_X40Y109/EE2END2 INT_L_X40Y109/ER1BEG3 INT_L_X40Y109/WW4A2 INT_R_X37Y109/ER1BEG2 INT_R_X37Y109/WW4END2 INT_R_X39Y109/EE2A2 INT_R_X39Y109/WW4B2 INT_R_X41Y109/BYP7 INT_R_X41Y109/BYP_ALT7 INT_R_X41Y109/ER1END3 INT_R_X41Y109/LOGIC_OUTS20 INT_R_X41Y109/WW4BEG2 INT_R_X41Y110/ER1END_N3_3 VBRK_X99Y114/VBRK_EE2A2 VBRK_X99Y114/VBRK_WW4B2 
pips: CLBLM_R_X41Y109/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X41Y109/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X38Y109/INT_L.ER1END2->>EE2BEG2 INT_L_X40Y109/INT_L.EE2END2->>ER1BEG3 INT_R_X37Y109/INT_R.WW4END2->>ER1BEG2 INT_R_X41Y109/INT_R.BYP_ALT7->>BYP7 INT_R_X41Y109/INT_R.ER1END3->>BYP_ALT7 INT_R_X41Y109/INT_R.LOGIC_OUTS20->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[7] - 
wires: CLBLL_L_X40Y110/CLBLL_BYP4 CLBLL_L_X40Y110/CLBLL_LL_BX CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y109/CLBLM_M_AQ INT_L_X40Y108/NN2BEG1 INT_L_X40Y108/WL1END0 INT_L_X40Y109/NN2A1 INT_L_X40Y110/BYP_ALT4 INT_L_X40Y110/BYP_L4 INT_L_X40Y110/NN2END1 INT_R_X41Y108/SR1END1 INT_R_X41Y108/WL1BEG0 INT_R_X41Y109/LOGIC_OUTS4 INT_R_X41Y109/SR1BEG1 
pips: CLBLL_L_X40Y110/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLM_R_X41Y109/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y108/INT_L.WL1END0->>NN2BEG1 INT_L_X40Y110/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y110/INT_L.NN2END1->>BYP_ALT4 INT_R_X41Y108/INT_R.SR1END1->>WL1BEG0 INT_R_X41Y109/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[8] - 
wires: CLBLM_R_X41Y107/CLBLM_BYP2 CLBLM_R_X41Y107/CLBLM_L_CX CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y109/CLBLM_M_BMUX INT_R_X41Y107/BYP2 INT_R_X41Y107/BYP_ALT2 INT_R_X41Y107/SR1END1 INT_R_X41Y108/SL1END3 INT_R_X41Y108/SR1BEG1 INT_R_X41Y108/SR1BEG_S0 INT_R_X41Y109/LOGIC_OUTS21 INT_R_X41Y109/SL1BEG3 
pips: CLBLM_R_X41Y107/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y109/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X41Y107/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y107/INT_R.SR1END1->>BYP_ALT2 INT_R_X41Y108/INT_R.SL1END3->>SR1BEG_S0 INT_R_X41Y108/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X41Y109/INT_R.LOGIC_OUTS21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixelbuf_q[9] - 
wires: CLBLL_L_X42Y107/CLBLL_WL1END3 CLBLL_L_X42Y109/CLBLL_EL1BEG0 CLBLM_R_X41Y107/CLBLM_BYP7 CLBLM_R_X41Y107/CLBLM_L_DX CLBLM_R_X41Y107/CLBLM_WL1END3 CLBLM_R_X41Y109/CLBLM_EL1BEG0 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y109/CLBLM_M_BQ INT_L_X42Y107/WL1BEG3 INT_L_X42Y108/EL1END_S3_0 INT_L_X42Y108/SL1END0 INT_L_X42Y108/WL1BEG_N3 INT_L_X42Y109/EL1END0 INT_L_X42Y109/SL1BEG0 INT_R_X41Y107/BYP7 INT_R_X41Y107/BYP_ALT7 INT_R_X41Y107/WL1END3 INT_R_X41Y108/WL1END_N1_3 INT_R_X41Y109/EL1BEG0 INT_R_X41Y109/LOGIC_OUTS5 
pips: CLBLM_R_X41Y107/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X41Y109/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y108/INT_L.SL1END0->>WL1BEG_N3 INT_L_X42Y109/INT_L.EL1END0->>SL1BEG0 INT_R_X41Y107/INT_R.BYP_ALT7->>BYP7 INT_R_X41Y107/INT_R.WL1END3->>BYP_ALT7 INT_R_X41Y109/INT_R.LOGIC_OUTS5->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/B[0] - 
wires: CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y107/CLBLL_L_AQ CLBLM_R_X41Y104/CLBLM_FAN0 CLBLM_R_X41Y104/CLBLM_M_AI INT_L_X40Y104/SE2A0 INT_L_X40Y105/SE2BEG0 INT_L_X40Y105/SS2END0 INT_L_X40Y106/SS2A0 INT_L_X40Y107/LOGIC_OUTS_L0 INT_L_X40Y107/SS2BEG0 INT_R_X41Y104/FAN0 INT_R_X41Y104/FAN_ALT0 INT_R_X41Y104/SE2END0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X41Y104/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI INT_L_X40Y105/INT_L.SS2END0->>SE2BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_R_X41Y104/INT_R.FAN_ALT0->>FAN0 INT_R_X41Y104/INT_R.SE2END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/B[1] - 
wires: CLBLM_R_X41Y104/CLBLM_BYP1 CLBLM_R_X41Y104/CLBLM_M_AX CLBLM_R_X41Y106/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y106/CLBLM_M_AQ INT_R_X41Y104/BYP1 INT_R_X41Y104/BYP_ALT1 INT_R_X41Y104/SS2END0 INT_R_X41Y105/SS2A0 INT_R_X41Y106/LOGIC_OUTS4 INT_R_X41Y106/SS2BEG0 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y106/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y104/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y104/INT_R.SS2END0->>BYP_ALT1 INT_R_X41Y106/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/B[2] - 
wires: CLBLM_R_X41Y104/CLBLM_FAN2 CLBLM_R_X41Y104/CLBLM_M_BI CLBLM_R_X41Y106/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y106/CLBLM_M_BQ INT_L_X40Y104/SE2A1 INT_L_X40Y105/SE2BEG1 INT_L_X40Y105/SW2END1 INT_R_X41Y104/FAN2 INT_R_X41Y104/FAN_ALT2 INT_R_X41Y104/SE2END1 INT_R_X41Y105/SW2A1 INT_R_X41Y106/LOGIC_OUTS5 INT_R_X41Y106/SW2BEG1 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X41Y106/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y105/INT_L.SW2END1->>SE2BEG1 INT_R_X41Y104/INT_R.FAN_ALT2->>FAN2 INT_R_X41Y104/INT_R.SE2END1->>FAN_ALT2 INT_R_X41Y106/INT_R.LOGIC_OUTS5->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/B[3] - 
wires: CLBLM_R_X41Y104/CLBLM_BYP4 CLBLM_R_X41Y104/CLBLM_M_BX CLBLM_R_X41Y106/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y106/CLBLM_L_AQ INT_R_X41Y104/BYP4 INT_R_X41Y104/BYP_ALT4 INT_R_X41Y104/SL1END1 INT_R_X41Y105/SL1BEG1 INT_R_X41Y105/SR1END1 INT_R_X41Y106/LOGIC_OUTS0 INT_R_X41Y106/SR1BEG1 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y106/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y104/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y104/INT_R.SL1END1->>BYP_ALT4 INT_R_X41Y105/INT_R.SR1END1->>SL1BEG1 INT_R_X41Y106/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/B[4] - 
wires: CLBLM_R_X41Y104/CLBLM_FAN5 CLBLM_R_X41Y104/CLBLM_M_CI CLBLM_R_X41Y106/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y106/CLBLM_L_BQ INT_R_X41Y104/FAN5 INT_R_X41Y104/FAN_ALT5 INT_R_X41Y104/SR1END2 INT_R_X41Y105/SL1END1 INT_R_X41Y105/SR1BEG2 INT_R_X41Y106/LOGIC_OUTS1 INT_R_X41Y106/SL1BEG1 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI CLBLM_R_X41Y106/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y104/INT_R.FAN_ALT5->>FAN5 INT_R_X41Y104/INT_R.SR1END2->>FAN_ALT5 INT_R_X41Y105/INT_R.SL1END1->>SR1BEG2 INT_R_X41Y106/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/B[5] - 
wires: CLBLL_L_X40Y105/CLBLL_SE2A0 CLBLM_R_X39Y105/CLBLM_SE2A0 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y107/CLBLM_M_AQ CLBLM_R_X41Y104/CLBLM_BYP3 CLBLM_R_X41Y104/CLBLM_M_CX INT_L_X40Y104/EL1BEG3 INT_L_X40Y105/EL1BEG_N3 INT_L_X40Y105/SE2END0 INT_R_X39Y105/SE2A0 INT_R_X39Y106/SE2BEG0 INT_R_X39Y106/SL1END0 INT_R_X39Y107/LOGIC_OUTS4 INT_R_X39Y107/SL1BEG0 INT_R_X41Y104/BYP3 INT_R_X41Y104/BYP_ALT3 INT_R_X41Y104/EL1END3 VBRK_X99Y110/VBRK_SE2A0 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y104/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X40Y105/INT_L.SE2END0->>EL1BEG_N3 INT_R_X39Y106/INT_R.SL1END0->>SE2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X41Y104/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y104/INT_R.EL1END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/B[6] - 
wires: CLBLM_R_X41Y103/CLBLM_FAN0 CLBLM_R_X41Y103/CLBLM_M_AI CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y108/CLBLM_M_AQ INT_R_X41Y102/NR1BEG0 INT_R_X41Y102/SS6END0 INT_R_X41Y103/FAN0 INT_R_X41Y103/FAN_ALT0 INT_R_X41Y103/NR1END0 INT_R_X41Y103/SS6E0 INT_R_X41Y104/SS6D0 INT_R_X41Y105/SS6C0 INT_R_X41Y106/SS6B0 INT_R_X41Y107/SS6A0 INT_R_X41Y108/LOGIC_OUTS4 INT_R_X41Y108/SS6BEG0 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X41Y108/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y102/INT_R.SS6END0->>NR1BEG0 INT_R_X41Y103/INT_R.FAN_ALT0->>FAN0 INT_R_X41Y103/INT_R.NR1END0->>FAN_ALT0 INT_R_X41Y108/INT_R.LOGIC_OUTS4->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/B[7] - 
wires: CLBLL_L_X42Y103/CLBLL_WL1END0 CLBLL_L_X42Y108/CLBLL_SE4BEG1 CLBLM_R_X41Y103/CLBLM_BYP1 CLBLM_R_X41Y103/CLBLM_M_AX CLBLM_R_X41Y103/CLBLM_WL1END0 CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y108/CLBLM_M_BQ CLBLM_R_X41Y108/CLBLM_SE4BEG1 INT_L_X42Y103/SW2END1 INT_L_X42Y103/WL1BEG0 INT_L_X42Y104/SE6E1 INT_L_X42Y105/SE6D1 INT_L_X42Y106/SE6C1 INT_L_X42Y107/SE6B1 INT_L_X42Y108/SE6A1 INT_R_X41Y103/BYP1 INT_R_X41Y103/BYP_ALT1 INT_R_X41Y103/WL1END0 INT_R_X41Y108/LOGIC_OUTS5 INT_R_X41Y108/SE6BEG1 INT_R_X43Y103/SW2A1 INT_R_X43Y104/SE6END1 INT_R_X43Y104/SW2BEG1 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y108/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y103/INT_L.SW2END1->>WL1BEG0 INT_R_X41Y103/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y103/INT_R.WL1END0->>BYP_ALT1 INT_R_X41Y108/INT_R.LOGIC_OUTS5->>SE6BEG1 INT_R_X43Y104/INT_R.SE6END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/G[0] - 
wires: CLBLL_L_X40Y103/CLBLL_SE2A2 CLBLL_L_X40Y104/CLBLL_SW4END2 CLBLM_R_X39Y103/CLBLM_SE2A2 CLBLM_R_X39Y104/CLBLM_SW4END2 CLBLM_R_X41Y103/CLBLM_FAN2 CLBLM_R_X41Y103/CLBLM_M_BI CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y108/CLBLM_M_CQ INT_L_X40Y103/EL1BEG1 INT_L_X40Y103/SE2END2 INT_L_X40Y104/SW6E2 INT_L_X40Y105/SW6D2 INT_L_X40Y106/SW6C2 INT_L_X40Y107/SW6B2 INT_L_X40Y108/SW6A2 INT_R_X39Y103/SE2A2 INT_R_X39Y104/SE2BEG2 INT_R_X39Y104/SW6END2 INT_R_X41Y103/EL1END1 INT_R_X41Y103/FAN2 INT_R_X41Y103/FAN_ALT2 INT_R_X41Y108/LOGIC_OUTS6 INT_R_X41Y108/SW6BEG2 VBRK_X99Y108/VBRK_SE2A2 VBRK_X99Y109/VBRK_SW4END2 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X41Y108/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X40Y103/INT_L.SE2END2->>EL1BEG1 INT_R_X39Y104/INT_R.SW6END2->>SE2BEG2 INT_R_X41Y103/INT_R.EL1END1->>FAN_ALT2 INT_R_X41Y103/INT_R.FAN_ALT2->>FAN2 INT_R_X41Y108/INT_R.LOGIC_OUTS6->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/G[1] - 
wires: CLBLM_R_X41Y103/CLBLM_BYP4 CLBLM_R_X41Y103/CLBLM_M_BX CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y108/CLBLM_M_DQ INT_R_X41Y102/NR1BEG3 INT_R_X41Y102/SS6END3 INT_R_X41Y103/BYP4 INT_R_X41Y103/BYP_ALT4 INT_R_X41Y103/FAN_ALT1 INT_R_X41Y103/FAN_BOUNCE1 INT_R_X41Y103/NR1END3 INT_R_X41Y103/SS6E3 INT_R_X41Y103/SS6END_N0_3 INT_R_X41Y104/SS6D3 INT_R_X41Y105/SS6C3 INT_R_X41Y106/SS6B3 INT_R_X41Y107/SS6A3 INT_R_X41Y108/LOGIC_OUTS7 INT_R_X41Y108/SS6BEG3 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y108/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X41Y102/INT_R.SS6END3->>NR1BEG3 INT_R_X41Y103/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y103/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y103/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X41Y103/INT_R.NR1END3->>FAN_ALT1 INT_R_X41Y108/INT_R.LOGIC_OUTS7->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/G[2] - 
wires: CLBLL_L_X42Y105/CLBLL_SW4END0 CLBLL_L_X42Y110/CLBLL_LL_AQ CLBLL_L_X42Y110/CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y103/CLBLM_FAN5 CLBLM_R_X41Y103/CLBLM_M_CI CLBLM_R_X41Y105/CLBLM_SW4END0 INT_L_X42Y105/SW6E0 INT_L_X42Y106/SW6D0 INT_L_X42Y107/SW6C0 INT_L_X42Y108/SW6B0 INT_L_X42Y109/SE2A0 INT_L_X42Y109/SW6A0 INT_L_X42Y110/LOGIC_OUTS_L4 INT_L_X42Y110/SE2BEG0 INT_R_X41Y103/FAN5 INT_R_X41Y103/FAN_ALT5 INT_R_X41Y103/SR1END2 INT_R_X41Y104/SR1BEG2 INT_R_X41Y104/SR1END1 INT_R_X41Y105/SR1BEG1 INT_R_X41Y105/SW6END0 INT_R_X43Y109/SE2END0 INT_R_X43Y109/SW6BEG0 
pips: CLBLL_L_X42Y110/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y103/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI INT_L_X42Y110/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X41Y103/INT_R.FAN_ALT5->>FAN5 INT_R_X41Y103/INT_R.SR1END2->>FAN_ALT5 INT_R_X41Y104/INT_R.SR1END1->>SR1BEG2 INT_R_X41Y105/INT_R.SW6END0->>SR1BEG1 INT_R_X43Y109/INT_R.SE2END0->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/G[3] - 
wires: CLBLL_L_X42Y103/CLBLL_WW2END2 CLBLL_L_X42Y110/CLBLL_LL_BQ CLBLL_L_X42Y110/CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y103/CLBLM_BYP3 CLBLM_R_X41Y103/CLBLM_M_CX CLBLM_R_X41Y103/CLBLM_WW2END2 INT_L_X42Y103/WW2A2 INT_L_X42Y104/ER1BEG2 INT_L_X42Y104/SS6END1 INT_L_X42Y105/SS6E1 INT_L_X42Y106/SS6D1 INT_L_X42Y107/SS6C1 INT_L_X42Y108/SS6B1 INT_L_X42Y109/SS6A1 INT_L_X42Y110/LOGIC_OUTS_L5 INT_L_X42Y110/SS6BEG1 INT_R_X41Y103/BYP3 INT_R_X41Y103/BYP_ALT3 INT_R_X41Y103/WW2END2 INT_R_X43Y103/SL1END2 INT_R_X43Y103/WW2BEG2 INT_R_X43Y104/ER1END2 INT_R_X43Y104/SL1BEG2 
pips: CLBLL_L_X42Y110/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y103/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X42Y104/INT_L.SS6END1->>ER1BEG2 INT_L_X42Y110/INT_L.LOGIC_OUTS_L5->>SS6BEG1 INT_R_X41Y103/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y103/INT_R.WW2END2->>BYP_ALT3 INT_R_X43Y103/INT_R.SL1END2->>WW2BEG2 INT_R_X43Y104/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/G[4] - 
wires: CLBLL_L_X40Y108/CLBLL_SE2A0 CLBLL_L_X40Y108/CLBLL_SW4A0 CLBLM_R_X39Y103/CLBLM_FAN0 CLBLM_R_X39Y103/CLBLM_M_AI CLBLM_R_X39Y108/CLBLM_SE2A0 CLBLM_R_X39Y108/CLBLM_SW4A0 CLBLM_R_X39Y109/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y109/CLBLM_L_AQ INT_L_X38Y103/SE2A0 INT_L_X38Y104/SE2BEG0 INT_L_X38Y104/SW6END0 INT_L_X40Y108/SE2END0 INT_L_X40Y108/SW6BEG0 INT_R_X39Y103/FAN0 INT_R_X39Y103/FAN_ALT0 INT_R_X39Y103/SE2END0 INT_R_X39Y104/SW6E0 INT_R_X39Y105/SW6D0 INT_R_X39Y106/SW6C0 INT_R_X39Y107/SW6B0 INT_R_X39Y108/SE2A0 INT_R_X39Y108/SW6A0 INT_R_X39Y109/LOGIC_OUTS0 INT_R_X39Y109/SE2BEG0 VBRK_X99Y113/VBRK_SE2A0 VBRK_X99Y113/VBRK_SW4A0 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X39Y109/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X38Y104/INT_L.SW6END0->>SE2BEG0 INT_L_X40Y108/INT_L.SE2END0->>SW6BEG0 INT_R_X39Y103/INT_R.FAN_ALT0->>FAN0 INT_R_X39Y103/INT_R.SE2END0->>FAN_ALT0 INT_R_X39Y109/INT_R.LOGIC_OUTS0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/G[5] - 
wires: CLBLL_L_X40Y108/CLBLL_LL_BQ CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y108/CLBLL_SW4A1 CLBLM_R_X39Y103/CLBLM_BYP1 CLBLM_R_X39Y103/CLBLM_M_AX CLBLM_R_X39Y108/CLBLM_SW4A1 INT_L_X38Y103/SE2A1 INT_L_X38Y104/SE2BEG1 INT_L_X38Y104/SW6END1 INT_L_X40Y108/LOGIC_OUTS_L5 INT_L_X40Y108/SW6BEG1 INT_R_X39Y102/FAN_BOUNCE_S3_6 INT_R_X39Y103/BYP1 INT_R_X39Y103/BYP_ALT1 INT_R_X39Y103/FAN_ALT6 INT_R_X39Y103/FAN_BOUNCE6 INT_R_X39Y103/SE2END1 INT_R_X39Y104/SW6E1 INT_R_X39Y105/SW6D1 INT_R_X39Y106/SW6C1 INT_R_X39Y107/SW6B1 INT_R_X39Y108/SW6A1 VBRK_X99Y113/VBRK_SW4A1 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y103/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X38Y104/INT_L.SW6END1->>SE2BEG1 INT_L_X40Y108/INT_L.LOGIC_OUTS_L5->>SW6BEG1 INT_R_X39Y103/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y103/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y103/INT_R.FAN_BOUNCE6->>BYP_ALT1 INT_R_X39Y103/INT_R.SE2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/G[6] - 
wires: CLBLM_R_X39Y103/CLBLM_FAN2 CLBLM_R_X39Y103/CLBLM_M_BI CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y107/CLBLM_M_BQ INT_R_X39Y103/FAN2 INT_R_X39Y103/FAN_ALT2 INT_R_X39Y103/SL1END1 INT_R_X39Y104/SL1BEG1 INT_R_X39Y104/SL1END1 INT_R_X39Y105/SL1BEG1 INT_R_X39Y105/SS2END1 INT_R_X39Y106/SS2A1 INT_R_X39Y107/LOGIC_OUTS5 INT_R_X39Y107/SS2BEG1 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X39Y107/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y103/INT_R.FAN_ALT2->>FAN2 INT_R_X39Y103/INT_R.SL1END1->>FAN_ALT2 INT_R_X39Y104/INT_R.SL1END1->>SL1BEG1 INT_R_X39Y105/INT_R.SS2END1->>SL1BEG1 INT_R_X39Y107/INT_R.LOGIC_OUTS5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/G[7] - 
wires: CLBLL_L_X40Y103/CLBLL_SW2A1 CLBLL_L_X40Y104/CLBLL_SE4C1 CLBLM_R_X39Y103/CLBLM_BYP4 CLBLM_R_X39Y103/CLBLM_M_BX CLBLM_R_X39Y103/CLBLM_SW2A1 CLBLM_R_X39Y104/CLBLM_SE4C1 CLBLM_R_X39Y109/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y109/CLBLM_L_BQ INT_L_X38Y108/SE6BEG1 INT_L_X38Y108/SW2END1 INT_L_X40Y103/SW2A1 INT_L_X40Y104/SE6END1 INT_L_X40Y104/SW2BEG1 INT_R_X39Y103/BYP4 INT_R_X39Y103/BYP_ALT4 INT_R_X39Y103/SW2END1 INT_R_X39Y104/SE6E1 INT_R_X39Y105/SE6D1 INT_R_X39Y106/SE6C1 INT_R_X39Y107/SE6B1 INT_R_X39Y108/SE6A1 INT_R_X39Y108/SW2A1 INT_R_X39Y109/LOGIC_OUTS1 INT_R_X39Y109/SW2BEG1 VBRK_X99Y108/VBRK_SW2A1 VBRK_X99Y109/VBRK_SE4C1 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y109/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X38Y108/INT_L.SW2END1->>SE6BEG1 INT_L_X40Y104/INT_L.SE6END1->>SW2BEG1 INT_R_X39Y103/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y103/INT_R.SW2END1->>BYP_ALT4 INT_R_X39Y109/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/R[0] - 
wires: CLBLM_R_X39Y103/CLBLM_FAN5 CLBLM_R_X39Y103/CLBLM_M_CI CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y107/CLBLM_M_CQ INT_R_X39Y101/NR1BEG2 INT_R_X39Y101/SS6END2 INT_R_X39Y102/NR1BEG2 INT_R_X39Y102/NR1END2 INT_R_X39Y102/SS6E2 INT_R_X39Y103/FAN5 INT_R_X39Y103/FAN_ALT5 INT_R_X39Y103/NR1END2 INT_R_X39Y103/SS6D2 INT_R_X39Y104/SS6C2 INT_R_X39Y105/SS6B2 INT_R_X39Y106/SS6A2 INT_R_X39Y107/LOGIC_OUTS6 INT_R_X39Y107/SS6BEG2 
pips: CLBLM_R_X39Y103/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI CLBLM_R_X39Y107/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X39Y101/INT_R.SS6END2->>NR1BEG2 INT_R_X39Y102/INT_R.NR1END2->>NR1BEG2 INT_R_X39Y103/INT_R.FAN_ALT5->>FAN5 INT_R_X39Y103/INT_R.NR1END2->>FAN_ALT5 INT_R_X39Y107/INT_R.LOGIC_OUTS6->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/R[1] - 
wires: CLBLL_L_X40Y108/CLBLL_LL_CQ CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_SW4A2 CLBLM_R_X39Y103/CLBLM_BYP3 CLBLM_R_X39Y103/CLBLM_M_CX CLBLM_R_X39Y108/CLBLM_SW4A2 INT_L_X38Y103/SE2A2 INT_L_X38Y104/SE2BEG2 INT_L_X38Y104/SW6END2 INT_L_X40Y108/LOGIC_OUTS_L6 INT_L_X40Y108/SW6BEG2 INT_R_X39Y103/BYP3 INT_R_X39Y103/BYP_ALT3 INT_R_X39Y103/SE2END2 INT_R_X39Y104/SW6E2 INT_R_X39Y105/SW6D2 INT_R_X39Y106/SW6C2 INT_R_X39Y107/SW6B2 INT_R_X39Y108/SW6A2 VBRK_X99Y113/VBRK_SW4A2 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y103/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X38Y104/INT_L.SW6END2->>SE2BEG2 INT_L_X40Y108/INT_L.LOGIC_OUTS_L6->>SW6BEG2 INT_R_X39Y103/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y103/INT_R.SE2END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/R[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y105/INT_INTERFACE_ER1BEG0 BRAM_INT_INTERFACE_L_X38Y105/INT_INTERFACE_SW4END2 BRAM_L_X38Y105/BRAM_ER1BEG0_0 BRAM_L_X38Y105/BRAM_SW4END2_0 CLBLM_R_X37Y105/CLBLM_ER1BEG0 CLBLM_R_X37Y105/CLBLM_SW4END2 CLBLM_R_X39Y104/CLBLM_FAN0 CLBLM_R_X39Y104/CLBLM_M_AI CLBLM_R_X39Y109/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y109/CLBLM_L_CQ INT_L_X38Y104/SE2A0 INT_L_X38Y105/ER1END0 INT_L_X38Y105/SE2BEG0 INT_L_X38Y105/SW6E2 INT_L_X38Y106/SW6D2 INT_L_X38Y107/SW6C2 INT_L_X38Y108/SW6B2 INT_L_X38Y109/SW6A2 INT_R_X37Y104/ER1BEG_S0 INT_R_X37Y104/SR1END3 INT_R_X37Y105/ER1BEG0 INT_R_X37Y105/SR1BEG3 INT_R_X37Y105/SR1END_N3_3 INT_R_X37Y105/SW6END2 INT_R_X39Y104/FAN0 INT_R_X39Y104/FAN_ALT0 INT_R_X39Y104/SE2END0 INT_R_X39Y109/LOGIC_OUTS2 INT_R_X39Y109/SW6BEG2 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X39Y109/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X38Y105/INT_L.ER1END0->>SE2BEG0 INT_R_X37Y104/INT_R.SR1END3->>ER1BEG_S0 INT_R_X37Y105/INT_R.SW6END2->>SR1BEG3 INT_R_X39Y104/INT_R.FAN_ALT0->>FAN0 INT_R_X39Y104/INT_R.SE2END0->>FAN_ALT0 INT_R_X39Y109/INT_R.LOGIC_OUTS2->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/R[3] - 
wires: CLBLM_R_X39Y104/CLBLM_BYP1 CLBLM_R_X39Y104/CLBLM_M_AX CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y110/CLBLM_L_AQ INT_R_X39Y104/BYP1 INT_R_X39Y104/BYP_ALT1 INT_R_X39Y104/SS2END0 INT_R_X39Y105/SS2A0 INT_R_X39Y106/SS2BEG0 INT_R_X39Y106/SS2END0 INT_R_X39Y107/SS2A0 INT_R_X39Y108/SS2BEG0 INT_R_X39Y108/SS2END0 INT_R_X39Y109/SS2A0 INT_R_X39Y110/LOGIC_OUTS0 INT_R_X39Y110/SS2BEG0 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y110/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X39Y104/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y104/INT_R.SS2END0->>BYP_ALT1 INT_R_X39Y106/INT_R.SS2END0->>SS2BEG0 INT_R_X39Y108/INT_R.SS2END0->>SS2BEG0 INT_R_X39Y110/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/R[4] - 
wires: BRAM_INT_INTERFACE_L_X38Y104/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X38Y110/INT_INTERFACE_WW2END1 BRAM_L_X38Y100/BRAM_EE2BEG1_4 BRAM_L_X38Y110/BRAM_WW2END1_0 CLBLM_R_X37Y104/CLBLM_EE2BEG1 CLBLM_R_X37Y110/CLBLM_WW2END1 CLBLM_R_X39Y104/CLBLM_FAN2 CLBLM_R_X39Y104/CLBLM_M_BI CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y110/CLBLM_L_BQ INT_L_X38Y104/EE2A1 INT_L_X38Y110/WW2A1 INT_R_X37Y104/EE2BEG1 INT_R_X37Y104/SS6END1 INT_R_X37Y105/SS6E1 INT_R_X37Y106/SS6D1 INT_R_X37Y107/SS6C1 INT_R_X37Y108/SS6B1 INT_R_X37Y109/SS6A1 INT_R_X37Y110/SS6BEG1 INT_R_X37Y110/WW2END1 INT_R_X39Y104/EE2END1 INT_R_X39Y104/FAN2 INT_R_X39Y104/FAN_ALT2 INT_R_X39Y110/LOGIC_OUTS1 INT_R_X39Y110/WW2BEG1 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X39Y110/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X37Y104/INT_R.SS6END1->>EE2BEG1 INT_R_X37Y110/INT_R.WW2END1->>SS6BEG1 INT_R_X39Y104/INT_R.EE2END1->>FAN_ALT2 INT_R_X39Y104/INT_R.FAN_ALT2->>FAN2 INT_R_X39Y110/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/R[5] - 
wires: CLBLM_R_X39Y104/CLBLM_BYP4 CLBLM_R_X39Y104/CLBLM_M_BX CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y110/CLBLM_L_CQ INT_L_X38Y104/SE2A1 INT_L_X38Y105/SE2BEG1 INT_L_X38Y105/SS6END1 INT_L_X38Y106/SS6E1 INT_L_X38Y107/SS6D1 INT_L_X38Y108/SS6C1 INT_L_X38Y109/SS6B1 INT_L_X38Y110/SS6A1 INT_L_X38Y111/NW2END2 INT_L_X38Y111/SS6BEG1 INT_R_X39Y104/BYP4 INT_R_X39Y104/BYP_ALT4 INT_R_X39Y104/SE2END1 INT_R_X39Y110/LOGIC_OUTS2 INT_R_X39Y110/NW2BEG2 INT_R_X39Y111/NW2A2 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y110/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X38Y105/INT_L.SS6END1->>SE2BEG1 INT_L_X38Y111/INT_L.NW2END2->>SS6BEG1 INT_R_X39Y104/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y104/INT_R.SE2END1->>BYP_ALT4 INT_R_X39Y110/INT_R.LOGIC_OUTS2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/R[6] - 
wires: CLBLL_L_X40Y109/CLBLL_LL_AQ CLBLL_L_X40Y109/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y109/CLBLL_SW4A0 CLBLM_R_X39Y104/CLBLM_FAN5 CLBLM_R_X39Y104/CLBLM_M_CI CLBLM_R_X39Y109/CLBLM_SW4A0 INT_L_X38Y104/ER1BEG2 INT_L_X38Y104/SR1END1 INT_L_X38Y105/SR1BEG1 INT_L_X38Y105/SW6END0 INT_L_X40Y109/LOGIC_OUTS_L4 INT_L_X40Y109/SW6BEG0 INT_R_X39Y104/ER1END2 INT_R_X39Y104/FAN5 INT_R_X39Y104/FAN_ALT5 INT_R_X39Y105/SW6E0 INT_R_X39Y106/SW6D0 INT_R_X39Y107/SW6C0 INT_R_X39Y108/SW6B0 INT_R_X39Y109/SW6A0 VBRK_X99Y114/VBRK_SW4A0 
pips: CLBLL_L_X40Y109/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y104/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI INT_L_X38Y104/INT_L.SR1END1->>ER1BEG2 INT_L_X38Y105/INT_L.SW6END0->>SR1BEG1 INT_L_X40Y109/INT_L.LOGIC_OUTS_L4->>SW6BEG0 INT_R_X39Y104/INT_R.ER1END2->>FAN_ALT5 INT_R_X39Y104/INT_R.FAN_ALT5->>FAN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/R[7] - 
wires: CLBLM_R_X39Y104/CLBLM_BYP3 CLBLM_R_X39Y104/CLBLM_M_CX CLBLM_R_X39Y110/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y110/CLBLM_L_DQ INT_L_X38Y104/SE2A2 INT_L_X38Y105/SE2BEG2 INT_L_X38Y105/SS6END2 INT_L_X38Y106/SS6E2 INT_L_X38Y107/SS6D2 INT_L_X38Y108/SS6C2 INT_L_X38Y109/SS6B2 INT_L_X38Y110/SS6A2 INT_L_X38Y111/NW2END3 INT_L_X38Y111/SS6BEG2 INT_R_X39Y104/BYP3 INT_R_X39Y104/BYP_ALT3 INT_R_X39Y104/SE2END2 INT_R_X39Y110/LOGIC_OUTS3 INT_R_X39Y110/NW2BEG3 INT_R_X39Y111/NW2A3 
pips: CLBLM_R_X39Y104/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y110/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X38Y105/INT_L.SS6END2->>SE2BEG2 INT_L_X38Y111/INT_L.NW2END3->>SS6BEG2 INT_R_X39Y104/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y104/INT_R.SE2END2->>BYP_ALT3 INT_R_X39Y110/INT_R.LOGIC_OUTS3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[11] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[12] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[15] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[17] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[18] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[19] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[20] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[21] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[22] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[23] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[24] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[25] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[26] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[27] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[28] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[29] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[30] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[31] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_out[9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_0_5/DOA0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRA0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRA1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRA2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRA3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRD0 - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG0 CLBLL_L_X40Y108/CLBLL_EE2BEG0 CLBLL_L_X40Y109/CLBLL_EE2BEG0 CLBLM_R_X39Y107/CLBLM_EE2BEG0 CLBLM_R_X39Y107/CLBLM_IMUX0 CLBLM_R_X39Y107/CLBLM_IMUX16 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y107/CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_L_AQ CLBLM_R_X39Y107/CLBLM_L_B3 CLBLM_R_X39Y108/CLBLM_EE2BEG0 CLBLM_R_X39Y108/CLBLM_IMUX40 CLBLM_R_X39Y108/CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_EE2BEG0 CLBLM_R_X39Y109/CLBLM_IMUX40 CLBLM_R_X39Y109/CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_IMUX40 CLBLM_R_X39Y110/CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_IMUX40 CLBLM_R_X41Y107/CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_IMUX40 CLBLM_R_X41Y109/CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_IMUX40 CLBLM_R_X41Y110/CLBLM_M_D1 INT_L_X40Y107/EE2A0 INT_L_X40Y108/EE2A0 INT_L_X40Y109/EE2A0 INT_R_X39Y107/EE2BEG0 INT_R_X39Y107/IMUX0 INT_R_X39Y107/IMUX16 INT_R_X39Y107/LOGIC_OUTS0 INT_R_X39Y107/NN2BEG0 INT_R_X39Y107/NR1BEG0 INT_R_X39Y108/EE2BEG0 INT_R_X39Y108/IMUX40 INT_R_X39Y108/NN2A0 INT_R_X39Y108/NN2END_S2_0 INT_R_X39Y108/NR1END0 INT_R_X39Y109/EE2BEG0 INT_R_X39Y109/IMUX40 INT_R_X39Y109/NN2END0 INT_R_X39Y109/NR1BEG0 INT_R_X39Y110/IMUX40 INT_R_X39Y110/NR1END0 INT_R_X41Y107/EE2END0 INT_R_X41Y107/IMUX40 INT_R_X41Y108/EE2END0 INT_R_X41Y108/NN2BEG0 INT_R_X41Y109/EE2END0 INT_R_X41Y109/IMUX40 INT_R_X41Y109/NN2A0 INT_R_X41Y109/NN2END_S2_0 INT_R_X41Y110/IMUX40 INT_R_X41Y110/NN2END0 VBRK_X99Y112/VBRK_EE2BEG0 VBRK_X99Y113/VBRK_EE2BEG0 VBRK_X99Y114/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X39Y108/INT_R.NR1END0->>EE2BEG0 INT_R_X39Y108/INT_R.NR1END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>EE2BEG0 INT_R_X39Y109/INT_R.NN2END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>NR1BEG0 INT_R_X39Y110/INT_R.NR1END0->>IMUX40 INT_R_X41Y107/INT_R.EE2END0->>IMUX40 INT_R_X41Y108/INT_R.EE2END0->>NN2BEG0 INT_R_X41Y109/INT_R.EE2END0->>IMUX40 INT_R_X41Y110/INT_R.NN2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRD1 - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG2 CLBLL_L_X40Y108/CLBLL_NE2A2 CLBLL_L_X40Y109/CLBLL_EE2BEG2 CLBLL_L_X40Y109/CLBLL_NW2A2 CLBLM_R_X39Y107/CLBLM_EE2BEG2 CLBLM_R_X39Y107/CLBLM_IMUX25 CLBLM_R_X39Y107/CLBLM_IMUX3 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y107/CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_L_AMUX CLBLM_R_X39Y107/CLBLM_L_B5 CLBLM_R_X39Y108/CLBLM_IMUX45 CLBLM_R_X39Y108/CLBLM_M_D2 CLBLM_R_X39Y108/CLBLM_NE2A2 CLBLM_R_X39Y109/CLBLM_EE2BEG2 CLBLM_R_X39Y109/CLBLM_IMUX45 CLBLM_R_X39Y109/CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_NW2A2 CLBLM_R_X39Y110/CLBLM_IMUX45 CLBLM_R_X39Y110/CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_IMUX45 CLBLM_R_X41Y107/CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_IMUX45 CLBLM_R_X41Y109/CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_IMUX45 CLBLM_R_X41Y110/CLBLM_M_D2 INT_L_X38Y109/ER1BEG2 INT_L_X38Y109/NN2BEG1 INT_L_X38Y109/SL1END1 INT_L_X38Y109/WL1END0 INT_L_X38Y110/ER1BEG2 INT_L_X38Y110/NN2A1 INT_L_X38Y110/SL1BEG1 INT_L_X38Y110/SR1END1 INT_L_X38Y111/NN2END1 INT_L_X38Y111/SR1BEG1 INT_L_X40Y107/EE2A2 INT_L_X40Y108/NE2END2 INT_L_X40Y108/NW2BEG2 INT_L_X40Y109/EE2A2 INT_L_X40Y109/NW2A2 INT_R_X39Y107/EE2BEG2 INT_R_X39Y107/FAN_ALT5 INT_R_X39Y107/FAN_BOUNCE5 INT_R_X39Y107/IMUX25 INT_R_X39Y107/IMUX3 INT_R_X39Y107/LOGIC_OUTS16 INT_R_X39Y107/NE2BEG2 INT_R_X39Y107/NR1BEG2 INT_R_X39Y108/IMUX45 INT_R_X39Y108/NE2A2 INT_R_X39Y108/NR1END2 INT_R_X39Y109/BYP_ALT5 INT_R_X39Y109/BYP_BOUNCE5 INT_R_X39Y109/EE2BEG2 INT_R_X39Y109/ER1END2 INT_R_X39Y109/IMUX45 INT_R_X39Y109/NW2END2 INT_R_X39Y109/WL1BEG0 INT_R_X39Y110/ER1END2 INT_R_X39Y110/IMUX45 INT_R_X41Y107/EE2END2 INT_R_X41Y107/IMUX45 INT_R_X41Y109/EE2END2 INT_R_X41Y109/IMUX45 INT_R_X41Y109/NR1BEG2 INT_R_X41Y110/IMUX45 INT_R_X41Y110/NR1END2 VBRK_X99Y112/VBRK_EE2BEG2 VBRK_X99Y113/VBRK_NE2A2 VBRK_X99Y114/VBRK_EE2BEG2 VBRK_X99Y114/VBRK_NW2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y109/INT_L.SL1END1->>ER1BEG2 INT_L_X38Y109/INT_L.WL1END0->>NN2BEG1 INT_L_X38Y110/INT_L.SR1END1->>ER1BEG2 INT_L_X38Y110/INT_L.SR1END1->>SL1BEG1 INT_L_X38Y111/INT_L.NN2END1->>SR1BEG1 INT_L_X40Y108/INT_L.NE2END2->>NW2BEG2 INT_R_X39Y107/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X39Y108/INT_R.NR1END2->>IMUX45 INT_R_X39Y109/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y109/INT_R.BYP_BOUNCE5->>IMUX45 INT_R_X39Y109/INT_R.ER1END2->>EE2BEG2 INT_R_X39Y109/INT_R.NW2END2->>BYP_ALT5 INT_R_X39Y109/INT_R.NW2END2->>WL1BEG0 INT_R_X39Y110/INT_R.ER1END2->>IMUX45 INT_R_X41Y107/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>NR1BEG2 INT_R_X41Y110/INT_R.NR1END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRD2 - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END2 CLBLL_L_X40Y110/CLBLL_WW2END2 CLBLL_L_X42Y108/CLBLL_NE2A3 CLBLL_L_X42Y109/CLBLL_NW2A3 CLBLL_L_X42Y110/CLBLL_NW2A3 CLBLM_R_X39Y107/CLBLM_ER1BEG2 CLBLM_R_X39Y107/CLBLM_IMUX19 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y107/CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_L_BQ CLBLM_R_X39Y108/CLBLM_IMUX38 CLBLM_R_X39Y108/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_IMUX38 CLBLM_R_X39Y109/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_WW2END2 CLBLM_R_X39Y110/CLBLM_IMUX38 CLBLM_R_X39Y110/CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_WW2END2 CLBLM_R_X41Y107/CLBLM_IMUX38 CLBLM_R_X41Y107/CLBLM_M_D3 CLBLM_R_X41Y108/CLBLM_NE2A3 CLBLM_R_X41Y109/CLBLM_IMUX38 CLBLM_R_X41Y109/CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_NW2A3 CLBLM_R_X41Y110/CLBLM_IMUX38 CLBLM_R_X41Y110/CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_NW2A3 INT_L_X40Y107/ER1BEG3 INT_L_X40Y107/ER1END2 INT_L_X40Y109/WW2A2 INT_L_X40Y110/WW2A2 INT_L_X42Y108/NE2END3 INT_L_X42Y108/NR1BEG3 INT_L_X42Y108/NW2BEG3 INT_L_X42Y109/NR1END3 INT_L_X42Y109/NW2A3 INT_L_X42Y109/NW2BEG3 INT_L_X42Y110/NW2A3 INT_R_X39Y107/ER1BEG2 INT_R_X39Y107/IMUX19 INT_R_X39Y107/LOGIC_OUTS1 INT_R_X39Y108/IMUX38 INT_R_X39Y108/SL1END3 INT_R_X39Y109/IMUX38 INT_R_X39Y109/SL1BEG3 INT_R_X39Y109/SR1END3 INT_R_X39Y109/WW2END2 INT_R_X39Y110/IMUX38 INT_R_X39Y110/SR1BEG3 INT_R_X39Y110/SR1END_N3_3 INT_R_X39Y110/WW2END2 INT_R_X41Y107/ER1END3 INT_R_X41Y107/IMUX38 INT_R_X41Y107/NE2BEG3 INT_R_X41Y108/ER1END_N3_3 INT_R_X41Y108/NE2A3 INT_R_X41Y109/IMUX38 INT_R_X41Y109/NW2END3 INT_R_X41Y109/WW2BEG2 INT_R_X41Y110/IMUX38 INT_R_X41Y110/NW2END3 INT_R_X41Y110/WW2BEG2 VBRK_X99Y112/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END2 VBRK_X99Y115/VBRK_WW2END2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X40Y107/INT_L.ER1END2->>ER1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NR1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NW2BEG3 INT_L_X42Y109/INT_L.NR1END3->>NW2BEG3 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y108/INT_R.SL1END3->>IMUX38 INT_R_X39Y109/INT_R.SR1END3->>SL1BEG3 INT_R_X39Y109/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END3->>IMUX38 INT_R_X41Y107/INT_R.ER1END3->>NE2BEG3 INT_R_X41Y109/INT_R.NW2END3->>IMUX38 INT_R_X41Y109/INT_R.NW2END3->>WW2BEG2 INT_R_X41Y110/INT_R.NW2END3->>IMUX38 INT_R_X41Y110/INT_R.NW2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRD3 - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG1 CLBLL_L_X40Y111/CLBLL_NE2A2 CLBLM_R_X39Y107/CLBLM_ER1BEG1 CLBLM_R_X39Y107/CLBLM_IMUX14 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y107/CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_L_BMUX CLBLM_R_X39Y108/CLBLM_IMUX44 CLBLM_R_X39Y108/CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_IMUX44 CLBLM_R_X39Y109/CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_IMUX44 CLBLM_R_X39Y110/CLBLM_M_D4 CLBLM_R_X39Y111/CLBLM_NE2A2 CLBLM_R_X41Y107/CLBLM_IMUX44 CLBLM_R_X41Y107/CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_IMUX44 CLBLM_R_X41Y109/CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_IMUX44 CLBLM_R_X41Y110/CLBLM_M_D4 INT_L_X40Y107/ER1BEG2 INT_L_X40Y107/ER1END1 INT_L_X40Y110/SE2A2 INT_L_X40Y111/NE2END2 INT_L_X40Y111/SE2BEG2 INT_R_X39Y107/ER1BEG1 INT_R_X39Y107/IMUX14 INT_R_X39Y107/LOGIC_OUTS17 INT_R_X39Y107/NL1BEG2 INT_R_X39Y107/SR1BEG_S0 INT_R_X39Y108/IMUX44 INT_R_X39Y108/NL1END2 INT_R_X39Y108/NR1BEG2 INT_R_X39Y109/IMUX44 INT_R_X39Y109/NR1BEG2 INT_R_X39Y109/NR1END2 INT_R_X39Y110/IMUX44 INT_R_X39Y110/NE2BEG2 INT_R_X39Y110/NR1END2 INT_R_X39Y111/NE2A2 INT_R_X41Y107/ER1END2 INT_R_X41Y107/IMUX44 INT_R_X41Y109/IMUX44 INT_R_X41Y109/SL1END2 INT_R_X41Y110/IMUX44 INT_R_X41Y110/SE2END2 INT_R_X41Y110/SL1BEG2 VBRK_X99Y112/VBRK_ER1BEG1 VBRK_X99Y116/VBRK_NE2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X40Y107/INT_L.ER1END1->>ER1BEG2 INT_L_X40Y111/INT_L.NE2END2->>SE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y107/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X39Y108/INT_R.NL1END2->>IMUX44 INT_R_X39Y108/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y109/INT_R.NR1END2->>IMUX44 INT_R_X39Y109/INT_R.NR1END2->>NR1BEG2 INT_R_X39Y110/INT_R.NR1END2->>IMUX44 INT_R_X39Y110/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y107/INT_R.ER1END2->>IMUX44 INT_R_X41Y109/INT_R.SL1END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_0_5/WE - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX6 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y105/CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L_D CLBLL_L_X40Y108/CLBLL_WL1END1 CLBLL_L_X40Y109/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END1 CLBLM_R_X39Y108/CLBLM_FAN7 CLBLM_R_X39Y108/CLBLM_M_CE CLBLM_R_X39Y108/CLBLM_WL1END1 CLBLM_R_X39Y109/CLBLM_ER1BEG2 CLBLM_R_X39Y109/CLBLM_FAN7 CLBLM_R_X39Y109/CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_WW2END1 CLBLM_R_X39Y110/CLBLM_FAN7 CLBLM_R_X39Y110/CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_FAN7 CLBLM_R_X41Y107/CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_FAN7 CLBLM_R_X41Y109/CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_FAN7 CLBLM_R_X41Y110/CLBLM_M_CE INT_L_X40Y105/IMUX_L6 INT_L_X40Y105/LOGIC_OUTS_L11 INT_L_X40Y105/NL1BEG2 INT_L_X40Y106/NE2BEG2 INT_L_X40Y106/NL1END2 INT_L_X40Y107/NE2A2 INT_L_X40Y108/SL1END2 INT_L_X40Y108/WL1BEG1 INT_L_X40Y109/ER1END2 INT_L_X40Y109/SL1BEG2 INT_L_X40Y109/WW2A1 INT_L_X40Y110/NE2BEG2 INT_L_X40Y110/NW2END2 INT_L_X40Y111/NE2A2 INT_R_X39Y108/FAN7 INT_R_X39Y108/FAN_ALT7 INT_R_X39Y108/NN2BEG2 INT_R_X39Y108/WL1END1 INT_R_X39Y109/ER1BEG2 INT_R_X39Y109/FAN7 INT_R_X39Y109/FAN_ALT7 INT_R_X39Y109/NN2A2 INT_R_X39Y109/WW2END1 INT_R_X39Y110/FAN7 INT_R_X39Y110/FAN_ALT7 INT_R_X39Y110/NN2END2 INT_R_X41Y107/FAN7 INT_R_X41Y107/FAN_ALT7 INT_R_X41Y107/NE2END2 INT_R_X41Y107/NN2BEG2 INT_R_X41Y108/NN2A2 INT_R_X41Y109/FAN7 INT_R_X41Y109/FAN_ALT7 INT_R_X41Y109/NN2END2 INT_R_X41Y109/NW2BEG2 INT_R_X41Y109/WW2BEG1 INT_R_X41Y110/FAN7 INT_R_X41Y110/FAN_ALT7 INT_R_X41Y110/NW2A2 INT_R_X41Y110/SL1END2 INT_R_X41Y111/NE2END2 INT_R_X41Y111/SL1BEG2 VBRK_X99Y113/VBRK_WL1END1 VBRK_X99Y114/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END1 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X39Y108/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>IMUX_L6 INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X40Y106/INT_L.NL1END2->>NE2BEG2 INT_L_X40Y108/INT_L.SL1END2->>WL1BEG1 INT_L_X40Y109/INT_L.ER1END2->>SL1BEG2 INT_L_X40Y110/INT_L.NW2END2->>NE2BEG2 INT_R_X39Y108/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y108/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y108/INT_R.WL1END1->>NN2BEG2 INT_R_X39Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y109/INT_R.WW2END1->>ER1BEG2 INT_R_X39Y109/INT_R.WW2END1->>FAN_ALT7 INT_R_X39Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y110/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y107/INT_R.NE2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.NE2END2->>NN2BEG2 INT_R_X41Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y109/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y109/INT_R.NN2END2->>NW2BEG2 INT_R_X41Y109/INT_R.NN2END2->>WW2BEG1 INT_R_X41Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y110/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y111/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_0_5/DOA1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_0_5/DOB0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRB0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRB1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRB2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRB3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_0_5/DOB1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_0_5/DOC0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRC0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRC1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRC2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_0_5/ADDRC3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_0_5/DOC1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_0_5/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_0_5/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_12_17/DOA0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRA0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRA1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRA2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRA3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRD0 - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG0 CLBLL_L_X40Y108/CLBLL_EE2BEG0 CLBLL_L_X40Y109/CLBLL_EE2BEG0 CLBLM_R_X39Y107/CLBLM_EE2BEG0 CLBLM_R_X39Y107/CLBLM_IMUX0 CLBLM_R_X39Y107/CLBLM_IMUX16 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y107/CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_L_AQ CLBLM_R_X39Y107/CLBLM_L_B3 CLBLM_R_X39Y108/CLBLM_EE2BEG0 CLBLM_R_X39Y108/CLBLM_IMUX40 CLBLM_R_X39Y108/CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_EE2BEG0 CLBLM_R_X39Y109/CLBLM_IMUX40 CLBLM_R_X39Y109/CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_IMUX40 CLBLM_R_X39Y110/CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_IMUX40 CLBLM_R_X41Y107/CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_IMUX40 CLBLM_R_X41Y109/CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_IMUX40 CLBLM_R_X41Y110/CLBLM_M_D1 INT_L_X40Y107/EE2A0 INT_L_X40Y108/EE2A0 INT_L_X40Y109/EE2A0 INT_R_X39Y107/EE2BEG0 INT_R_X39Y107/IMUX0 INT_R_X39Y107/IMUX16 INT_R_X39Y107/LOGIC_OUTS0 INT_R_X39Y107/NN2BEG0 INT_R_X39Y107/NR1BEG0 INT_R_X39Y108/EE2BEG0 INT_R_X39Y108/IMUX40 INT_R_X39Y108/NN2A0 INT_R_X39Y108/NN2END_S2_0 INT_R_X39Y108/NR1END0 INT_R_X39Y109/EE2BEG0 INT_R_X39Y109/IMUX40 INT_R_X39Y109/NN2END0 INT_R_X39Y109/NR1BEG0 INT_R_X39Y110/IMUX40 INT_R_X39Y110/NR1END0 INT_R_X41Y107/EE2END0 INT_R_X41Y107/IMUX40 INT_R_X41Y108/EE2END0 INT_R_X41Y108/NN2BEG0 INT_R_X41Y109/EE2END0 INT_R_X41Y109/IMUX40 INT_R_X41Y109/NN2A0 INT_R_X41Y109/NN2END_S2_0 INT_R_X41Y110/IMUX40 INT_R_X41Y110/NN2END0 VBRK_X99Y112/VBRK_EE2BEG0 VBRK_X99Y113/VBRK_EE2BEG0 VBRK_X99Y114/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X39Y108/INT_R.NR1END0->>EE2BEG0 INT_R_X39Y108/INT_R.NR1END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>EE2BEG0 INT_R_X39Y109/INT_R.NN2END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>NR1BEG0 INT_R_X39Y110/INT_R.NR1END0->>IMUX40 INT_R_X41Y107/INT_R.EE2END0->>IMUX40 INT_R_X41Y108/INT_R.EE2END0->>NN2BEG0 INT_R_X41Y109/INT_R.EE2END0->>IMUX40 INT_R_X41Y110/INT_R.NN2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRD1 - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG2 CLBLL_L_X40Y108/CLBLL_NE2A2 CLBLL_L_X40Y109/CLBLL_EE2BEG2 CLBLL_L_X40Y109/CLBLL_NW2A2 CLBLM_R_X39Y107/CLBLM_EE2BEG2 CLBLM_R_X39Y107/CLBLM_IMUX25 CLBLM_R_X39Y107/CLBLM_IMUX3 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y107/CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_L_AMUX CLBLM_R_X39Y107/CLBLM_L_B5 CLBLM_R_X39Y108/CLBLM_IMUX45 CLBLM_R_X39Y108/CLBLM_M_D2 CLBLM_R_X39Y108/CLBLM_NE2A2 CLBLM_R_X39Y109/CLBLM_EE2BEG2 CLBLM_R_X39Y109/CLBLM_IMUX45 CLBLM_R_X39Y109/CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_NW2A2 CLBLM_R_X39Y110/CLBLM_IMUX45 CLBLM_R_X39Y110/CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_IMUX45 CLBLM_R_X41Y107/CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_IMUX45 CLBLM_R_X41Y109/CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_IMUX45 CLBLM_R_X41Y110/CLBLM_M_D2 INT_L_X38Y109/ER1BEG2 INT_L_X38Y109/NN2BEG1 INT_L_X38Y109/SL1END1 INT_L_X38Y109/WL1END0 INT_L_X38Y110/ER1BEG2 INT_L_X38Y110/NN2A1 INT_L_X38Y110/SL1BEG1 INT_L_X38Y110/SR1END1 INT_L_X38Y111/NN2END1 INT_L_X38Y111/SR1BEG1 INT_L_X40Y107/EE2A2 INT_L_X40Y108/NE2END2 INT_L_X40Y108/NW2BEG2 INT_L_X40Y109/EE2A2 INT_L_X40Y109/NW2A2 INT_R_X39Y107/EE2BEG2 INT_R_X39Y107/FAN_ALT5 INT_R_X39Y107/FAN_BOUNCE5 INT_R_X39Y107/IMUX25 INT_R_X39Y107/IMUX3 INT_R_X39Y107/LOGIC_OUTS16 INT_R_X39Y107/NE2BEG2 INT_R_X39Y107/NR1BEG2 INT_R_X39Y108/IMUX45 INT_R_X39Y108/NE2A2 INT_R_X39Y108/NR1END2 INT_R_X39Y109/BYP_ALT5 INT_R_X39Y109/BYP_BOUNCE5 INT_R_X39Y109/EE2BEG2 INT_R_X39Y109/ER1END2 INT_R_X39Y109/IMUX45 INT_R_X39Y109/NW2END2 INT_R_X39Y109/WL1BEG0 INT_R_X39Y110/ER1END2 INT_R_X39Y110/IMUX45 INT_R_X41Y107/EE2END2 INT_R_X41Y107/IMUX45 INT_R_X41Y109/EE2END2 INT_R_X41Y109/IMUX45 INT_R_X41Y109/NR1BEG2 INT_R_X41Y110/IMUX45 INT_R_X41Y110/NR1END2 VBRK_X99Y112/VBRK_EE2BEG2 VBRK_X99Y113/VBRK_NE2A2 VBRK_X99Y114/VBRK_EE2BEG2 VBRK_X99Y114/VBRK_NW2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y109/INT_L.SL1END1->>ER1BEG2 INT_L_X38Y109/INT_L.WL1END0->>NN2BEG1 INT_L_X38Y110/INT_L.SR1END1->>ER1BEG2 INT_L_X38Y110/INT_L.SR1END1->>SL1BEG1 INT_L_X38Y111/INT_L.NN2END1->>SR1BEG1 INT_L_X40Y108/INT_L.NE2END2->>NW2BEG2 INT_R_X39Y107/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X39Y108/INT_R.NR1END2->>IMUX45 INT_R_X39Y109/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y109/INT_R.BYP_BOUNCE5->>IMUX45 INT_R_X39Y109/INT_R.ER1END2->>EE2BEG2 INT_R_X39Y109/INT_R.NW2END2->>BYP_ALT5 INT_R_X39Y109/INT_R.NW2END2->>WL1BEG0 INT_R_X39Y110/INT_R.ER1END2->>IMUX45 INT_R_X41Y107/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>NR1BEG2 INT_R_X41Y110/INT_R.NR1END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRD2 - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END2 CLBLL_L_X40Y110/CLBLL_WW2END2 CLBLL_L_X42Y108/CLBLL_NE2A3 CLBLL_L_X42Y109/CLBLL_NW2A3 CLBLL_L_X42Y110/CLBLL_NW2A3 CLBLM_R_X39Y107/CLBLM_ER1BEG2 CLBLM_R_X39Y107/CLBLM_IMUX19 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y107/CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_L_BQ CLBLM_R_X39Y108/CLBLM_IMUX38 CLBLM_R_X39Y108/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_IMUX38 CLBLM_R_X39Y109/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_WW2END2 CLBLM_R_X39Y110/CLBLM_IMUX38 CLBLM_R_X39Y110/CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_WW2END2 CLBLM_R_X41Y107/CLBLM_IMUX38 CLBLM_R_X41Y107/CLBLM_M_D3 CLBLM_R_X41Y108/CLBLM_NE2A3 CLBLM_R_X41Y109/CLBLM_IMUX38 CLBLM_R_X41Y109/CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_NW2A3 CLBLM_R_X41Y110/CLBLM_IMUX38 CLBLM_R_X41Y110/CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_NW2A3 INT_L_X40Y107/ER1BEG3 INT_L_X40Y107/ER1END2 INT_L_X40Y109/WW2A2 INT_L_X40Y110/WW2A2 INT_L_X42Y108/NE2END3 INT_L_X42Y108/NR1BEG3 INT_L_X42Y108/NW2BEG3 INT_L_X42Y109/NR1END3 INT_L_X42Y109/NW2A3 INT_L_X42Y109/NW2BEG3 INT_L_X42Y110/NW2A3 INT_R_X39Y107/ER1BEG2 INT_R_X39Y107/IMUX19 INT_R_X39Y107/LOGIC_OUTS1 INT_R_X39Y108/IMUX38 INT_R_X39Y108/SL1END3 INT_R_X39Y109/IMUX38 INT_R_X39Y109/SL1BEG3 INT_R_X39Y109/SR1END3 INT_R_X39Y109/WW2END2 INT_R_X39Y110/IMUX38 INT_R_X39Y110/SR1BEG3 INT_R_X39Y110/SR1END_N3_3 INT_R_X39Y110/WW2END2 INT_R_X41Y107/ER1END3 INT_R_X41Y107/IMUX38 INT_R_X41Y107/NE2BEG3 INT_R_X41Y108/ER1END_N3_3 INT_R_X41Y108/NE2A3 INT_R_X41Y109/IMUX38 INT_R_X41Y109/NW2END3 INT_R_X41Y109/WW2BEG2 INT_R_X41Y110/IMUX38 INT_R_X41Y110/NW2END3 INT_R_X41Y110/WW2BEG2 VBRK_X99Y112/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END2 VBRK_X99Y115/VBRK_WW2END2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X40Y107/INT_L.ER1END2->>ER1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NR1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NW2BEG3 INT_L_X42Y109/INT_L.NR1END3->>NW2BEG3 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y108/INT_R.SL1END3->>IMUX38 INT_R_X39Y109/INT_R.SR1END3->>SL1BEG3 INT_R_X39Y109/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END3->>IMUX38 INT_R_X41Y107/INT_R.ER1END3->>NE2BEG3 INT_R_X41Y109/INT_R.NW2END3->>IMUX38 INT_R_X41Y109/INT_R.NW2END3->>WW2BEG2 INT_R_X41Y110/INT_R.NW2END3->>IMUX38 INT_R_X41Y110/INT_R.NW2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRD3 - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG1 CLBLL_L_X40Y111/CLBLL_NE2A2 CLBLM_R_X39Y107/CLBLM_ER1BEG1 CLBLM_R_X39Y107/CLBLM_IMUX14 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y107/CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_L_BMUX CLBLM_R_X39Y108/CLBLM_IMUX44 CLBLM_R_X39Y108/CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_IMUX44 CLBLM_R_X39Y109/CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_IMUX44 CLBLM_R_X39Y110/CLBLM_M_D4 CLBLM_R_X39Y111/CLBLM_NE2A2 CLBLM_R_X41Y107/CLBLM_IMUX44 CLBLM_R_X41Y107/CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_IMUX44 CLBLM_R_X41Y109/CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_IMUX44 CLBLM_R_X41Y110/CLBLM_M_D4 INT_L_X40Y107/ER1BEG2 INT_L_X40Y107/ER1END1 INT_L_X40Y110/SE2A2 INT_L_X40Y111/NE2END2 INT_L_X40Y111/SE2BEG2 INT_R_X39Y107/ER1BEG1 INT_R_X39Y107/IMUX14 INT_R_X39Y107/LOGIC_OUTS17 INT_R_X39Y107/NL1BEG2 INT_R_X39Y107/SR1BEG_S0 INT_R_X39Y108/IMUX44 INT_R_X39Y108/NL1END2 INT_R_X39Y108/NR1BEG2 INT_R_X39Y109/IMUX44 INT_R_X39Y109/NR1BEG2 INT_R_X39Y109/NR1END2 INT_R_X39Y110/IMUX44 INT_R_X39Y110/NE2BEG2 INT_R_X39Y110/NR1END2 INT_R_X39Y111/NE2A2 INT_R_X41Y107/ER1END2 INT_R_X41Y107/IMUX44 INT_R_X41Y109/IMUX44 INT_R_X41Y109/SL1END2 INT_R_X41Y110/IMUX44 INT_R_X41Y110/SE2END2 INT_R_X41Y110/SL1BEG2 VBRK_X99Y112/VBRK_ER1BEG1 VBRK_X99Y116/VBRK_NE2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X40Y107/INT_L.ER1END1->>ER1BEG2 INT_L_X40Y111/INT_L.NE2END2->>SE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y107/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X39Y108/INT_R.NL1END2->>IMUX44 INT_R_X39Y108/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y109/INT_R.NR1END2->>IMUX44 INT_R_X39Y109/INT_R.NR1END2->>NR1BEG2 INT_R_X39Y110/INT_R.NR1END2->>IMUX44 INT_R_X39Y110/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y107/INT_R.ER1END2->>IMUX44 INT_R_X41Y109/INT_R.SL1END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_12_17/WE - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX6 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y105/CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L_D CLBLL_L_X40Y108/CLBLL_WL1END1 CLBLL_L_X40Y109/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END1 CLBLM_R_X39Y108/CLBLM_FAN7 CLBLM_R_X39Y108/CLBLM_M_CE CLBLM_R_X39Y108/CLBLM_WL1END1 CLBLM_R_X39Y109/CLBLM_ER1BEG2 CLBLM_R_X39Y109/CLBLM_FAN7 CLBLM_R_X39Y109/CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_WW2END1 CLBLM_R_X39Y110/CLBLM_FAN7 CLBLM_R_X39Y110/CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_FAN7 CLBLM_R_X41Y107/CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_FAN7 CLBLM_R_X41Y109/CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_FAN7 CLBLM_R_X41Y110/CLBLM_M_CE INT_L_X40Y105/IMUX_L6 INT_L_X40Y105/LOGIC_OUTS_L11 INT_L_X40Y105/NL1BEG2 INT_L_X40Y106/NE2BEG2 INT_L_X40Y106/NL1END2 INT_L_X40Y107/NE2A2 INT_L_X40Y108/SL1END2 INT_L_X40Y108/WL1BEG1 INT_L_X40Y109/ER1END2 INT_L_X40Y109/SL1BEG2 INT_L_X40Y109/WW2A1 INT_L_X40Y110/NE2BEG2 INT_L_X40Y110/NW2END2 INT_L_X40Y111/NE2A2 INT_R_X39Y108/FAN7 INT_R_X39Y108/FAN_ALT7 INT_R_X39Y108/NN2BEG2 INT_R_X39Y108/WL1END1 INT_R_X39Y109/ER1BEG2 INT_R_X39Y109/FAN7 INT_R_X39Y109/FAN_ALT7 INT_R_X39Y109/NN2A2 INT_R_X39Y109/WW2END1 INT_R_X39Y110/FAN7 INT_R_X39Y110/FAN_ALT7 INT_R_X39Y110/NN2END2 INT_R_X41Y107/FAN7 INT_R_X41Y107/FAN_ALT7 INT_R_X41Y107/NE2END2 INT_R_X41Y107/NN2BEG2 INT_R_X41Y108/NN2A2 INT_R_X41Y109/FAN7 INT_R_X41Y109/FAN_ALT7 INT_R_X41Y109/NN2END2 INT_R_X41Y109/NW2BEG2 INT_R_X41Y109/WW2BEG1 INT_R_X41Y110/FAN7 INT_R_X41Y110/FAN_ALT7 INT_R_X41Y110/NW2A2 INT_R_X41Y110/SL1END2 INT_R_X41Y111/NE2END2 INT_R_X41Y111/SL1BEG2 VBRK_X99Y113/VBRK_WL1END1 VBRK_X99Y114/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END1 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X39Y108/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>IMUX_L6 INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X40Y106/INT_L.NL1END2->>NE2BEG2 INT_L_X40Y108/INT_L.SL1END2->>WL1BEG1 INT_L_X40Y109/INT_L.ER1END2->>SL1BEG2 INT_L_X40Y110/INT_L.NW2END2->>NE2BEG2 INT_R_X39Y108/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y108/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y108/INT_R.WL1END1->>NN2BEG2 INT_R_X39Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y109/INT_R.WW2END1->>ER1BEG2 INT_R_X39Y109/INT_R.WW2END1->>FAN_ALT7 INT_R_X39Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y110/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y107/INT_R.NE2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.NE2END2->>NN2BEG2 INT_R_X41Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y109/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y109/INT_R.NN2END2->>NW2BEG2 INT_R_X41Y109/INT_R.NN2END2->>WW2BEG1 INT_R_X41Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y110/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y111/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_12_17/DOA1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_12_17/DOB0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRB0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRB1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRB2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRB3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_12_17/DOB1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_12_17/DOC0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRC0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRC1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRC2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_12_17/ADDRC3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_12_17/DOC1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_12_17/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_12_17/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_18_23/DOA0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRA0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRA1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRA2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRA3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRD0 - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG0 CLBLL_L_X40Y108/CLBLL_EE2BEG0 CLBLL_L_X40Y109/CLBLL_EE2BEG0 CLBLM_R_X39Y107/CLBLM_EE2BEG0 CLBLM_R_X39Y107/CLBLM_IMUX0 CLBLM_R_X39Y107/CLBLM_IMUX16 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y107/CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_L_AQ CLBLM_R_X39Y107/CLBLM_L_B3 CLBLM_R_X39Y108/CLBLM_EE2BEG0 CLBLM_R_X39Y108/CLBLM_IMUX40 CLBLM_R_X39Y108/CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_EE2BEG0 CLBLM_R_X39Y109/CLBLM_IMUX40 CLBLM_R_X39Y109/CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_IMUX40 CLBLM_R_X39Y110/CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_IMUX40 CLBLM_R_X41Y107/CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_IMUX40 CLBLM_R_X41Y109/CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_IMUX40 CLBLM_R_X41Y110/CLBLM_M_D1 INT_L_X40Y107/EE2A0 INT_L_X40Y108/EE2A0 INT_L_X40Y109/EE2A0 INT_R_X39Y107/EE2BEG0 INT_R_X39Y107/IMUX0 INT_R_X39Y107/IMUX16 INT_R_X39Y107/LOGIC_OUTS0 INT_R_X39Y107/NN2BEG0 INT_R_X39Y107/NR1BEG0 INT_R_X39Y108/EE2BEG0 INT_R_X39Y108/IMUX40 INT_R_X39Y108/NN2A0 INT_R_X39Y108/NN2END_S2_0 INT_R_X39Y108/NR1END0 INT_R_X39Y109/EE2BEG0 INT_R_X39Y109/IMUX40 INT_R_X39Y109/NN2END0 INT_R_X39Y109/NR1BEG0 INT_R_X39Y110/IMUX40 INT_R_X39Y110/NR1END0 INT_R_X41Y107/EE2END0 INT_R_X41Y107/IMUX40 INT_R_X41Y108/EE2END0 INT_R_X41Y108/NN2BEG0 INT_R_X41Y109/EE2END0 INT_R_X41Y109/IMUX40 INT_R_X41Y109/NN2A0 INT_R_X41Y109/NN2END_S2_0 INT_R_X41Y110/IMUX40 INT_R_X41Y110/NN2END0 VBRK_X99Y112/VBRK_EE2BEG0 VBRK_X99Y113/VBRK_EE2BEG0 VBRK_X99Y114/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X39Y108/INT_R.NR1END0->>EE2BEG0 INT_R_X39Y108/INT_R.NR1END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>EE2BEG0 INT_R_X39Y109/INT_R.NN2END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>NR1BEG0 INT_R_X39Y110/INT_R.NR1END0->>IMUX40 INT_R_X41Y107/INT_R.EE2END0->>IMUX40 INT_R_X41Y108/INT_R.EE2END0->>NN2BEG0 INT_R_X41Y109/INT_R.EE2END0->>IMUX40 INT_R_X41Y110/INT_R.NN2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRD1 - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG2 CLBLL_L_X40Y108/CLBLL_NE2A2 CLBLL_L_X40Y109/CLBLL_EE2BEG2 CLBLL_L_X40Y109/CLBLL_NW2A2 CLBLM_R_X39Y107/CLBLM_EE2BEG2 CLBLM_R_X39Y107/CLBLM_IMUX25 CLBLM_R_X39Y107/CLBLM_IMUX3 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y107/CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_L_AMUX CLBLM_R_X39Y107/CLBLM_L_B5 CLBLM_R_X39Y108/CLBLM_IMUX45 CLBLM_R_X39Y108/CLBLM_M_D2 CLBLM_R_X39Y108/CLBLM_NE2A2 CLBLM_R_X39Y109/CLBLM_EE2BEG2 CLBLM_R_X39Y109/CLBLM_IMUX45 CLBLM_R_X39Y109/CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_NW2A2 CLBLM_R_X39Y110/CLBLM_IMUX45 CLBLM_R_X39Y110/CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_IMUX45 CLBLM_R_X41Y107/CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_IMUX45 CLBLM_R_X41Y109/CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_IMUX45 CLBLM_R_X41Y110/CLBLM_M_D2 INT_L_X38Y109/ER1BEG2 INT_L_X38Y109/NN2BEG1 INT_L_X38Y109/SL1END1 INT_L_X38Y109/WL1END0 INT_L_X38Y110/ER1BEG2 INT_L_X38Y110/NN2A1 INT_L_X38Y110/SL1BEG1 INT_L_X38Y110/SR1END1 INT_L_X38Y111/NN2END1 INT_L_X38Y111/SR1BEG1 INT_L_X40Y107/EE2A2 INT_L_X40Y108/NE2END2 INT_L_X40Y108/NW2BEG2 INT_L_X40Y109/EE2A2 INT_L_X40Y109/NW2A2 INT_R_X39Y107/EE2BEG2 INT_R_X39Y107/FAN_ALT5 INT_R_X39Y107/FAN_BOUNCE5 INT_R_X39Y107/IMUX25 INT_R_X39Y107/IMUX3 INT_R_X39Y107/LOGIC_OUTS16 INT_R_X39Y107/NE2BEG2 INT_R_X39Y107/NR1BEG2 INT_R_X39Y108/IMUX45 INT_R_X39Y108/NE2A2 INT_R_X39Y108/NR1END2 INT_R_X39Y109/BYP_ALT5 INT_R_X39Y109/BYP_BOUNCE5 INT_R_X39Y109/EE2BEG2 INT_R_X39Y109/ER1END2 INT_R_X39Y109/IMUX45 INT_R_X39Y109/NW2END2 INT_R_X39Y109/WL1BEG0 INT_R_X39Y110/ER1END2 INT_R_X39Y110/IMUX45 INT_R_X41Y107/EE2END2 INT_R_X41Y107/IMUX45 INT_R_X41Y109/EE2END2 INT_R_X41Y109/IMUX45 INT_R_X41Y109/NR1BEG2 INT_R_X41Y110/IMUX45 INT_R_X41Y110/NR1END2 VBRK_X99Y112/VBRK_EE2BEG2 VBRK_X99Y113/VBRK_NE2A2 VBRK_X99Y114/VBRK_EE2BEG2 VBRK_X99Y114/VBRK_NW2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y109/INT_L.SL1END1->>ER1BEG2 INT_L_X38Y109/INT_L.WL1END0->>NN2BEG1 INT_L_X38Y110/INT_L.SR1END1->>ER1BEG2 INT_L_X38Y110/INT_L.SR1END1->>SL1BEG1 INT_L_X38Y111/INT_L.NN2END1->>SR1BEG1 INT_L_X40Y108/INT_L.NE2END2->>NW2BEG2 INT_R_X39Y107/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X39Y108/INT_R.NR1END2->>IMUX45 INT_R_X39Y109/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y109/INT_R.BYP_BOUNCE5->>IMUX45 INT_R_X39Y109/INT_R.ER1END2->>EE2BEG2 INT_R_X39Y109/INT_R.NW2END2->>BYP_ALT5 INT_R_X39Y109/INT_R.NW2END2->>WL1BEG0 INT_R_X39Y110/INT_R.ER1END2->>IMUX45 INT_R_X41Y107/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>NR1BEG2 INT_R_X41Y110/INT_R.NR1END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRD2 - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END2 CLBLL_L_X40Y110/CLBLL_WW2END2 CLBLL_L_X42Y108/CLBLL_NE2A3 CLBLL_L_X42Y109/CLBLL_NW2A3 CLBLL_L_X42Y110/CLBLL_NW2A3 CLBLM_R_X39Y107/CLBLM_ER1BEG2 CLBLM_R_X39Y107/CLBLM_IMUX19 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y107/CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_L_BQ CLBLM_R_X39Y108/CLBLM_IMUX38 CLBLM_R_X39Y108/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_IMUX38 CLBLM_R_X39Y109/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_WW2END2 CLBLM_R_X39Y110/CLBLM_IMUX38 CLBLM_R_X39Y110/CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_WW2END2 CLBLM_R_X41Y107/CLBLM_IMUX38 CLBLM_R_X41Y107/CLBLM_M_D3 CLBLM_R_X41Y108/CLBLM_NE2A3 CLBLM_R_X41Y109/CLBLM_IMUX38 CLBLM_R_X41Y109/CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_NW2A3 CLBLM_R_X41Y110/CLBLM_IMUX38 CLBLM_R_X41Y110/CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_NW2A3 INT_L_X40Y107/ER1BEG3 INT_L_X40Y107/ER1END2 INT_L_X40Y109/WW2A2 INT_L_X40Y110/WW2A2 INT_L_X42Y108/NE2END3 INT_L_X42Y108/NR1BEG3 INT_L_X42Y108/NW2BEG3 INT_L_X42Y109/NR1END3 INT_L_X42Y109/NW2A3 INT_L_X42Y109/NW2BEG3 INT_L_X42Y110/NW2A3 INT_R_X39Y107/ER1BEG2 INT_R_X39Y107/IMUX19 INT_R_X39Y107/LOGIC_OUTS1 INT_R_X39Y108/IMUX38 INT_R_X39Y108/SL1END3 INT_R_X39Y109/IMUX38 INT_R_X39Y109/SL1BEG3 INT_R_X39Y109/SR1END3 INT_R_X39Y109/WW2END2 INT_R_X39Y110/IMUX38 INT_R_X39Y110/SR1BEG3 INT_R_X39Y110/SR1END_N3_3 INT_R_X39Y110/WW2END2 INT_R_X41Y107/ER1END3 INT_R_X41Y107/IMUX38 INT_R_X41Y107/NE2BEG3 INT_R_X41Y108/ER1END_N3_3 INT_R_X41Y108/NE2A3 INT_R_X41Y109/IMUX38 INT_R_X41Y109/NW2END3 INT_R_X41Y109/WW2BEG2 INT_R_X41Y110/IMUX38 INT_R_X41Y110/NW2END3 INT_R_X41Y110/WW2BEG2 VBRK_X99Y112/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END2 VBRK_X99Y115/VBRK_WW2END2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X40Y107/INT_L.ER1END2->>ER1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NR1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NW2BEG3 INT_L_X42Y109/INT_L.NR1END3->>NW2BEG3 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y108/INT_R.SL1END3->>IMUX38 INT_R_X39Y109/INT_R.SR1END3->>SL1BEG3 INT_R_X39Y109/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END3->>IMUX38 INT_R_X41Y107/INT_R.ER1END3->>NE2BEG3 INT_R_X41Y109/INT_R.NW2END3->>IMUX38 INT_R_X41Y109/INT_R.NW2END3->>WW2BEG2 INT_R_X41Y110/INT_R.NW2END3->>IMUX38 INT_R_X41Y110/INT_R.NW2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRD3 - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG1 CLBLL_L_X40Y111/CLBLL_NE2A2 CLBLM_R_X39Y107/CLBLM_ER1BEG1 CLBLM_R_X39Y107/CLBLM_IMUX14 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y107/CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_L_BMUX CLBLM_R_X39Y108/CLBLM_IMUX44 CLBLM_R_X39Y108/CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_IMUX44 CLBLM_R_X39Y109/CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_IMUX44 CLBLM_R_X39Y110/CLBLM_M_D4 CLBLM_R_X39Y111/CLBLM_NE2A2 CLBLM_R_X41Y107/CLBLM_IMUX44 CLBLM_R_X41Y107/CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_IMUX44 CLBLM_R_X41Y109/CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_IMUX44 CLBLM_R_X41Y110/CLBLM_M_D4 INT_L_X40Y107/ER1BEG2 INT_L_X40Y107/ER1END1 INT_L_X40Y110/SE2A2 INT_L_X40Y111/NE2END2 INT_L_X40Y111/SE2BEG2 INT_R_X39Y107/ER1BEG1 INT_R_X39Y107/IMUX14 INT_R_X39Y107/LOGIC_OUTS17 INT_R_X39Y107/NL1BEG2 INT_R_X39Y107/SR1BEG_S0 INT_R_X39Y108/IMUX44 INT_R_X39Y108/NL1END2 INT_R_X39Y108/NR1BEG2 INT_R_X39Y109/IMUX44 INT_R_X39Y109/NR1BEG2 INT_R_X39Y109/NR1END2 INT_R_X39Y110/IMUX44 INT_R_X39Y110/NE2BEG2 INT_R_X39Y110/NR1END2 INT_R_X39Y111/NE2A2 INT_R_X41Y107/ER1END2 INT_R_X41Y107/IMUX44 INT_R_X41Y109/IMUX44 INT_R_X41Y109/SL1END2 INT_R_X41Y110/IMUX44 INT_R_X41Y110/SE2END2 INT_R_X41Y110/SL1BEG2 VBRK_X99Y112/VBRK_ER1BEG1 VBRK_X99Y116/VBRK_NE2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X40Y107/INT_L.ER1END1->>ER1BEG2 INT_L_X40Y111/INT_L.NE2END2->>SE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y107/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X39Y108/INT_R.NL1END2->>IMUX44 INT_R_X39Y108/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y109/INT_R.NR1END2->>IMUX44 INT_R_X39Y109/INT_R.NR1END2->>NR1BEG2 INT_R_X39Y110/INT_R.NR1END2->>IMUX44 INT_R_X39Y110/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y107/INT_R.ER1END2->>IMUX44 INT_R_X41Y109/INT_R.SL1END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_18_23/WE - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX6 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y105/CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L_D CLBLL_L_X40Y108/CLBLL_WL1END1 CLBLL_L_X40Y109/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END1 CLBLM_R_X39Y108/CLBLM_FAN7 CLBLM_R_X39Y108/CLBLM_M_CE CLBLM_R_X39Y108/CLBLM_WL1END1 CLBLM_R_X39Y109/CLBLM_ER1BEG2 CLBLM_R_X39Y109/CLBLM_FAN7 CLBLM_R_X39Y109/CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_WW2END1 CLBLM_R_X39Y110/CLBLM_FAN7 CLBLM_R_X39Y110/CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_FAN7 CLBLM_R_X41Y107/CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_FAN7 CLBLM_R_X41Y109/CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_FAN7 CLBLM_R_X41Y110/CLBLM_M_CE INT_L_X40Y105/IMUX_L6 INT_L_X40Y105/LOGIC_OUTS_L11 INT_L_X40Y105/NL1BEG2 INT_L_X40Y106/NE2BEG2 INT_L_X40Y106/NL1END2 INT_L_X40Y107/NE2A2 INT_L_X40Y108/SL1END2 INT_L_X40Y108/WL1BEG1 INT_L_X40Y109/ER1END2 INT_L_X40Y109/SL1BEG2 INT_L_X40Y109/WW2A1 INT_L_X40Y110/NE2BEG2 INT_L_X40Y110/NW2END2 INT_L_X40Y111/NE2A2 INT_R_X39Y108/FAN7 INT_R_X39Y108/FAN_ALT7 INT_R_X39Y108/NN2BEG2 INT_R_X39Y108/WL1END1 INT_R_X39Y109/ER1BEG2 INT_R_X39Y109/FAN7 INT_R_X39Y109/FAN_ALT7 INT_R_X39Y109/NN2A2 INT_R_X39Y109/WW2END1 INT_R_X39Y110/FAN7 INT_R_X39Y110/FAN_ALT7 INT_R_X39Y110/NN2END2 INT_R_X41Y107/FAN7 INT_R_X41Y107/FAN_ALT7 INT_R_X41Y107/NE2END2 INT_R_X41Y107/NN2BEG2 INT_R_X41Y108/NN2A2 INT_R_X41Y109/FAN7 INT_R_X41Y109/FAN_ALT7 INT_R_X41Y109/NN2END2 INT_R_X41Y109/NW2BEG2 INT_R_X41Y109/WW2BEG1 INT_R_X41Y110/FAN7 INT_R_X41Y110/FAN_ALT7 INT_R_X41Y110/NW2A2 INT_R_X41Y110/SL1END2 INT_R_X41Y111/NE2END2 INT_R_X41Y111/SL1BEG2 VBRK_X99Y113/VBRK_WL1END1 VBRK_X99Y114/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END1 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X39Y108/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>IMUX_L6 INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X40Y106/INT_L.NL1END2->>NE2BEG2 INT_L_X40Y108/INT_L.SL1END2->>WL1BEG1 INT_L_X40Y109/INT_L.ER1END2->>SL1BEG2 INT_L_X40Y110/INT_L.NW2END2->>NE2BEG2 INT_R_X39Y108/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y108/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y108/INT_R.WL1END1->>NN2BEG2 INT_R_X39Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y109/INT_R.WW2END1->>ER1BEG2 INT_R_X39Y109/INT_R.WW2END1->>FAN_ALT7 INT_R_X39Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y110/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y107/INT_R.NE2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.NE2END2->>NN2BEG2 INT_R_X41Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y109/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y109/INT_R.NN2END2->>NW2BEG2 INT_R_X41Y109/INT_R.NN2END2->>WW2BEG1 INT_R_X41Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y110/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y111/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_18_23/DOA1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_18_23/DOB0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRB0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRB1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRB2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRB3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_18_23/DOB1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_18_23/DOC0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRC0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRC1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRC2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_18_23/ADDRC3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_18_23/DOC1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_18_23/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_18_23/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_24_29/DOA0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRA0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRA1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRA2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRA3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRD0 - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG0 CLBLL_L_X40Y108/CLBLL_EE2BEG0 CLBLL_L_X40Y109/CLBLL_EE2BEG0 CLBLM_R_X39Y107/CLBLM_EE2BEG0 CLBLM_R_X39Y107/CLBLM_IMUX0 CLBLM_R_X39Y107/CLBLM_IMUX16 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y107/CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_L_AQ CLBLM_R_X39Y107/CLBLM_L_B3 CLBLM_R_X39Y108/CLBLM_EE2BEG0 CLBLM_R_X39Y108/CLBLM_IMUX40 CLBLM_R_X39Y108/CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_EE2BEG0 CLBLM_R_X39Y109/CLBLM_IMUX40 CLBLM_R_X39Y109/CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_IMUX40 CLBLM_R_X39Y110/CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_IMUX40 CLBLM_R_X41Y107/CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_IMUX40 CLBLM_R_X41Y109/CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_IMUX40 CLBLM_R_X41Y110/CLBLM_M_D1 INT_L_X40Y107/EE2A0 INT_L_X40Y108/EE2A0 INT_L_X40Y109/EE2A0 INT_R_X39Y107/EE2BEG0 INT_R_X39Y107/IMUX0 INT_R_X39Y107/IMUX16 INT_R_X39Y107/LOGIC_OUTS0 INT_R_X39Y107/NN2BEG0 INT_R_X39Y107/NR1BEG0 INT_R_X39Y108/EE2BEG0 INT_R_X39Y108/IMUX40 INT_R_X39Y108/NN2A0 INT_R_X39Y108/NN2END_S2_0 INT_R_X39Y108/NR1END0 INT_R_X39Y109/EE2BEG0 INT_R_X39Y109/IMUX40 INT_R_X39Y109/NN2END0 INT_R_X39Y109/NR1BEG0 INT_R_X39Y110/IMUX40 INT_R_X39Y110/NR1END0 INT_R_X41Y107/EE2END0 INT_R_X41Y107/IMUX40 INT_R_X41Y108/EE2END0 INT_R_X41Y108/NN2BEG0 INT_R_X41Y109/EE2END0 INT_R_X41Y109/IMUX40 INT_R_X41Y109/NN2A0 INT_R_X41Y109/NN2END_S2_0 INT_R_X41Y110/IMUX40 INT_R_X41Y110/NN2END0 VBRK_X99Y112/VBRK_EE2BEG0 VBRK_X99Y113/VBRK_EE2BEG0 VBRK_X99Y114/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X39Y108/INT_R.NR1END0->>EE2BEG0 INT_R_X39Y108/INT_R.NR1END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>EE2BEG0 INT_R_X39Y109/INT_R.NN2END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>NR1BEG0 INT_R_X39Y110/INT_R.NR1END0->>IMUX40 INT_R_X41Y107/INT_R.EE2END0->>IMUX40 INT_R_X41Y108/INT_R.EE2END0->>NN2BEG0 INT_R_X41Y109/INT_R.EE2END0->>IMUX40 INT_R_X41Y110/INT_R.NN2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRD1 - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG2 CLBLL_L_X40Y108/CLBLL_NE2A2 CLBLL_L_X40Y109/CLBLL_EE2BEG2 CLBLL_L_X40Y109/CLBLL_NW2A2 CLBLM_R_X39Y107/CLBLM_EE2BEG2 CLBLM_R_X39Y107/CLBLM_IMUX25 CLBLM_R_X39Y107/CLBLM_IMUX3 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y107/CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_L_AMUX CLBLM_R_X39Y107/CLBLM_L_B5 CLBLM_R_X39Y108/CLBLM_IMUX45 CLBLM_R_X39Y108/CLBLM_M_D2 CLBLM_R_X39Y108/CLBLM_NE2A2 CLBLM_R_X39Y109/CLBLM_EE2BEG2 CLBLM_R_X39Y109/CLBLM_IMUX45 CLBLM_R_X39Y109/CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_NW2A2 CLBLM_R_X39Y110/CLBLM_IMUX45 CLBLM_R_X39Y110/CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_IMUX45 CLBLM_R_X41Y107/CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_IMUX45 CLBLM_R_X41Y109/CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_IMUX45 CLBLM_R_X41Y110/CLBLM_M_D2 INT_L_X38Y109/ER1BEG2 INT_L_X38Y109/NN2BEG1 INT_L_X38Y109/SL1END1 INT_L_X38Y109/WL1END0 INT_L_X38Y110/ER1BEG2 INT_L_X38Y110/NN2A1 INT_L_X38Y110/SL1BEG1 INT_L_X38Y110/SR1END1 INT_L_X38Y111/NN2END1 INT_L_X38Y111/SR1BEG1 INT_L_X40Y107/EE2A2 INT_L_X40Y108/NE2END2 INT_L_X40Y108/NW2BEG2 INT_L_X40Y109/EE2A2 INT_L_X40Y109/NW2A2 INT_R_X39Y107/EE2BEG2 INT_R_X39Y107/FAN_ALT5 INT_R_X39Y107/FAN_BOUNCE5 INT_R_X39Y107/IMUX25 INT_R_X39Y107/IMUX3 INT_R_X39Y107/LOGIC_OUTS16 INT_R_X39Y107/NE2BEG2 INT_R_X39Y107/NR1BEG2 INT_R_X39Y108/IMUX45 INT_R_X39Y108/NE2A2 INT_R_X39Y108/NR1END2 INT_R_X39Y109/BYP_ALT5 INT_R_X39Y109/BYP_BOUNCE5 INT_R_X39Y109/EE2BEG2 INT_R_X39Y109/ER1END2 INT_R_X39Y109/IMUX45 INT_R_X39Y109/NW2END2 INT_R_X39Y109/WL1BEG0 INT_R_X39Y110/ER1END2 INT_R_X39Y110/IMUX45 INT_R_X41Y107/EE2END2 INT_R_X41Y107/IMUX45 INT_R_X41Y109/EE2END2 INT_R_X41Y109/IMUX45 INT_R_X41Y109/NR1BEG2 INT_R_X41Y110/IMUX45 INT_R_X41Y110/NR1END2 VBRK_X99Y112/VBRK_EE2BEG2 VBRK_X99Y113/VBRK_NE2A2 VBRK_X99Y114/VBRK_EE2BEG2 VBRK_X99Y114/VBRK_NW2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y109/INT_L.SL1END1->>ER1BEG2 INT_L_X38Y109/INT_L.WL1END0->>NN2BEG1 INT_L_X38Y110/INT_L.SR1END1->>ER1BEG2 INT_L_X38Y110/INT_L.SR1END1->>SL1BEG1 INT_L_X38Y111/INT_L.NN2END1->>SR1BEG1 INT_L_X40Y108/INT_L.NE2END2->>NW2BEG2 INT_R_X39Y107/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X39Y108/INT_R.NR1END2->>IMUX45 INT_R_X39Y109/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y109/INT_R.BYP_BOUNCE5->>IMUX45 INT_R_X39Y109/INT_R.ER1END2->>EE2BEG2 INT_R_X39Y109/INT_R.NW2END2->>BYP_ALT5 INT_R_X39Y109/INT_R.NW2END2->>WL1BEG0 INT_R_X39Y110/INT_R.ER1END2->>IMUX45 INT_R_X41Y107/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>NR1BEG2 INT_R_X41Y110/INT_R.NR1END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRD2 - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END2 CLBLL_L_X40Y110/CLBLL_WW2END2 CLBLL_L_X42Y108/CLBLL_NE2A3 CLBLL_L_X42Y109/CLBLL_NW2A3 CLBLL_L_X42Y110/CLBLL_NW2A3 CLBLM_R_X39Y107/CLBLM_ER1BEG2 CLBLM_R_X39Y107/CLBLM_IMUX19 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y107/CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_L_BQ CLBLM_R_X39Y108/CLBLM_IMUX38 CLBLM_R_X39Y108/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_IMUX38 CLBLM_R_X39Y109/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_WW2END2 CLBLM_R_X39Y110/CLBLM_IMUX38 CLBLM_R_X39Y110/CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_WW2END2 CLBLM_R_X41Y107/CLBLM_IMUX38 CLBLM_R_X41Y107/CLBLM_M_D3 CLBLM_R_X41Y108/CLBLM_NE2A3 CLBLM_R_X41Y109/CLBLM_IMUX38 CLBLM_R_X41Y109/CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_NW2A3 CLBLM_R_X41Y110/CLBLM_IMUX38 CLBLM_R_X41Y110/CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_NW2A3 INT_L_X40Y107/ER1BEG3 INT_L_X40Y107/ER1END2 INT_L_X40Y109/WW2A2 INT_L_X40Y110/WW2A2 INT_L_X42Y108/NE2END3 INT_L_X42Y108/NR1BEG3 INT_L_X42Y108/NW2BEG3 INT_L_X42Y109/NR1END3 INT_L_X42Y109/NW2A3 INT_L_X42Y109/NW2BEG3 INT_L_X42Y110/NW2A3 INT_R_X39Y107/ER1BEG2 INT_R_X39Y107/IMUX19 INT_R_X39Y107/LOGIC_OUTS1 INT_R_X39Y108/IMUX38 INT_R_X39Y108/SL1END3 INT_R_X39Y109/IMUX38 INT_R_X39Y109/SL1BEG3 INT_R_X39Y109/SR1END3 INT_R_X39Y109/WW2END2 INT_R_X39Y110/IMUX38 INT_R_X39Y110/SR1BEG3 INT_R_X39Y110/SR1END_N3_3 INT_R_X39Y110/WW2END2 INT_R_X41Y107/ER1END3 INT_R_X41Y107/IMUX38 INT_R_X41Y107/NE2BEG3 INT_R_X41Y108/ER1END_N3_3 INT_R_X41Y108/NE2A3 INT_R_X41Y109/IMUX38 INT_R_X41Y109/NW2END3 INT_R_X41Y109/WW2BEG2 INT_R_X41Y110/IMUX38 INT_R_X41Y110/NW2END3 INT_R_X41Y110/WW2BEG2 VBRK_X99Y112/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END2 VBRK_X99Y115/VBRK_WW2END2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X40Y107/INT_L.ER1END2->>ER1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NR1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NW2BEG3 INT_L_X42Y109/INT_L.NR1END3->>NW2BEG3 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y108/INT_R.SL1END3->>IMUX38 INT_R_X39Y109/INT_R.SR1END3->>SL1BEG3 INT_R_X39Y109/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END3->>IMUX38 INT_R_X41Y107/INT_R.ER1END3->>NE2BEG3 INT_R_X41Y109/INT_R.NW2END3->>IMUX38 INT_R_X41Y109/INT_R.NW2END3->>WW2BEG2 INT_R_X41Y110/INT_R.NW2END3->>IMUX38 INT_R_X41Y110/INT_R.NW2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRD3 - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG1 CLBLL_L_X40Y111/CLBLL_NE2A2 CLBLM_R_X39Y107/CLBLM_ER1BEG1 CLBLM_R_X39Y107/CLBLM_IMUX14 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y107/CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_L_BMUX CLBLM_R_X39Y108/CLBLM_IMUX44 CLBLM_R_X39Y108/CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_IMUX44 CLBLM_R_X39Y109/CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_IMUX44 CLBLM_R_X39Y110/CLBLM_M_D4 CLBLM_R_X39Y111/CLBLM_NE2A2 CLBLM_R_X41Y107/CLBLM_IMUX44 CLBLM_R_X41Y107/CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_IMUX44 CLBLM_R_X41Y109/CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_IMUX44 CLBLM_R_X41Y110/CLBLM_M_D4 INT_L_X40Y107/ER1BEG2 INT_L_X40Y107/ER1END1 INT_L_X40Y110/SE2A2 INT_L_X40Y111/NE2END2 INT_L_X40Y111/SE2BEG2 INT_R_X39Y107/ER1BEG1 INT_R_X39Y107/IMUX14 INT_R_X39Y107/LOGIC_OUTS17 INT_R_X39Y107/NL1BEG2 INT_R_X39Y107/SR1BEG_S0 INT_R_X39Y108/IMUX44 INT_R_X39Y108/NL1END2 INT_R_X39Y108/NR1BEG2 INT_R_X39Y109/IMUX44 INT_R_X39Y109/NR1BEG2 INT_R_X39Y109/NR1END2 INT_R_X39Y110/IMUX44 INT_R_X39Y110/NE2BEG2 INT_R_X39Y110/NR1END2 INT_R_X39Y111/NE2A2 INT_R_X41Y107/ER1END2 INT_R_X41Y107/IMUX44 INT_R_X41Y109/IMUX44 INT_R_X41Y109/SL1END2 INT_R_X41Y110/IMUX44 INT_R_X41Y110/SE2END2 INT_R_X41Y110/SL1BEG2 VBRK_X99Y112/VBRK_ER1BEG1 VBRK_X99Y116/VBRK_NE2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X40Y107/INT_L.ER1END1->>ER1BEG2 INT_L_X40Y111/INT_L.NE2END2->>SE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y107/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X39Y108/INT_R.NL1END2->>IMUX44 INT_R_X39Y108/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y109/INT_R.NR1END2->>IMUX44 INT_R_X39Y109/INT_R.NR1END2->>NR1BEG2 INT_R_X39Y110/INT_R.NR1END2->>IMUX44 INT_R_X39Y110/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y107/INT_R.ER1END2->>IMUX44 INT_R_X41Y109/INT_R.SL1END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_24_29/WE - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX6 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y105/CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L_D CLBLL_L_X40Y108/CLBLL_WL1END1 CLBLL_L_X40Y109/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END1 CLBLM_R_X39Y108/CLBLM_FAN7 CLBLM_R_X39Y108/CLBLM_M_CE CLBLM_R_X39Y108/CLBLM_WL1END1 CLBLM_R_X39Y109/CLBLM_ER1BEG2 CLBLM_R_X39Y109/CLBLM_FAN7 CLBLM_R_X39Y109/CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_WW2END1 CLBLM_R_X39Y110/CLBLM_FAN7 CLBLM_R_X39Y110/CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_FAN7 CLBLM_R_X41Y107/CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_FAN7 CLBLM_R_X41Y109/CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_FAN7 CLBLM_R_X41Y110/CLBLM_M_CE INT_L_X40Y105/IMUX_L6 INT_L_X40Y105/LOGIC_OUTS_L11 INT_L_X40Y105/NL1BEG2 INT_L_X40Y106/NE2BEG2 INT_L_X40Y106/NL1END2 INT_L_X40Y107/NE2A2 INT_L_X40Y108/SL1END2 INT_L_X40Y108/WL1BEG1 INT_L_X40Y109/ER1END2 INT_L_X40Y109/SL1BEG2 INT_L_X40Y109/WW2A1 INT_L_X40Y110/NE2BEG2 INT_L_X40Y110/NW2END2 INT_L_X40Y111/NE2A2 INT_R_X39Y108/FAN7 INT_R_X39Y108/FAN_ALT7 INT_R_X39Y108/NN2BEG2 INT_R_X39Y108/WL1END1 INT_R_X39Y109/ER1BEG2 INT_R_X39Y109/FAN7 INT_R_X39Y109/FAN_ALT7 INT_R_X39Y109/NN2A2 INT_R_X39Y109/WW2END1 INT_R_X39Y110/FAN7 INT_R_X39Y110/FAN_ALT7 INT_R_X39Y110/NN2END2 INT_R_X41Y107/FAN7 INT_R_X41Y107/FAN_ALT7 INT_R_X41Y107/NE2END2 INT_R_X41Y107/NN2BEG2 INT_R_X41Y108/NN2A2 INT_R_X41Y109/FAN7 INT_R_X41Y109/FAN_ALT7 INT_R_X41Y109/NN2END2 INT_R_X41Y109/NW2BEG2 INT_R_X41Y109/WW2BEG1 INT_R_X41Y110/FAN7 INT_R_X41Y110/FAN_ALT7 INT_R_X41Y110/NW2A2 INT_R_X41Y110/SL1END2 INT_R_X41Y111/NE2END2 INT_R_X41Y111/SL1BEG2 VBRK_X99Y113/VBRK_WL1END1 VBRK_X99Y114/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END1 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X39Y108/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>IMUX_L6 INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X40Y106/INT_L.NL1END2->>NE2BEG2 INT_L_X40Y108/INT_L.SL1END2->>WL1BEG1 INT_L_X40Y109/INT_L.ER1END2->>SL1BEG2 INT_L_X40Y110/INT_L.NW2END2->>NE2BEG2 INT_R_X39Y108/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y108/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y108/INT_R.WL1END1->>NN2BEG2 INT_R_X39Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y109/INT_R.WW2END1->>ER1BEG2 INT_R_X39Y109/INT_R.WW2END1->>FAN_ALT7 INT_R_X39Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y110/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y107/INT_R.NE2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.NE2END2->>NN2BEG2 INT_R_X41Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y109/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y109/INT_R.NN2END2->>NW2BEG2 INT_R_X41Y109/INT_R.NN2END2->>WW2BEG1 INT_R_X41Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y110/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y111/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_24_29/DOA1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_24_29/DOB0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRB0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRB1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRB2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRB3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_24_29/DOB1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_24_29/DOC0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRC0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRC1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRC2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_24_29/ADDRC3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_24_29/DOC1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_24_29/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_24_29/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_30_31/DOA0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRA0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRA1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRA2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRA3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRD0 - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG0 CLBLL_L_X40Y108/CLBLL_EE2BEG0 CLBLL_L_X40Y109/CLBLL_EE2BEG0 CLBLM_R_X39Y107/CLBLM_EE2BEG0 CLBLM_R_X39Y107/CLBLM_IMUX0 CLBLM_R_X39Y107/CLBLM_IMUX16 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y107/CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_L_AQ CLBLM_R_X39Y107/CLBLM_L_B3 CLBLM_R_X39Y108/CLBLM_EE2BEG0 CLBLM_R_X39Y108/CLBLM_IMUX40 CLBLM_R_X39Y108/CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_EE2BEG0 CLBLM_R_X39Y109/CLBLM_IMUX40 CLBLM_R_X39Y109/CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_IMUX40 CLBLM_R_X39Y110/CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_IMUX40 CLBLM_R_X41Y107/CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_IMUX40 CLBLM_R_X41Y109/CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_IMUX40 CLBLM_R_X41Y110/CLBLM_M_D1 INT_L_X40Y107/EE2A0 INT_L_X40Y108/EE2A0 INT_L_X40Y109/EE2A0 INT_R_X39Y107/EE2BEG0 INT_R_X39Y107/IMUX0 INT_R_X39Y107/IMUX16 INT_R_X39Y107/LOGIC_OUTS0 INT_R_X39Y107/NN2BEG0 INT_R_X39Y107/NR1BEG0 INT_R_X39Y108/EE2BEG0 INT_R_X39Y108/IMUX40 INT_R_X39Y108/NN2A0 INT_R_X39Y108/NN2END_S2_0 INT_R_X39Y108/NR1END0 INT_R_X39Y109/EE2BEG0 INT_R_X39Y109/IMUX40 INT_R_X39Y109/NN2END0 INT_R_X39Y109/NR1BEG0 INT_R_X39Y110/IMUX40 INT_R_X39Y110/NR1END0 INT_R_X41Y107/EE2END0 INT_R_X41Y107/IMUX40 INT_R_X41Y108/EE2END0 INT_R_X41Y108/NN2BEG0 INT_R_X41Y109/EE2END0 INT_R_X41Y109/IMUX40 INT_R_X41Y109/NN2A0 INT_R_X41Y109/NN2END_S2_0 INT_R_X41Y110/IMUX40 INT_R_X41Y110/NN2END0 VBRK_X99Y112/VBRK_EE2BEG0 VBRK_X99Y113/VBRK_EE2BEG0 VBRK_X99Y114/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X39Y108/INT_R.NR1END0->>EE2BEG0 INT_R_X39Y108/INT_R.NR1END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>EE2BEG0 INT_R_X39Y109/INT_R.NN2END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>NR1BEG0 INT_R_X39Y110/INT_R.NR1END0->>IMUX40 INT_R_X41Y107/INT_R.EE2END0->>IMUX40 INT_R_X41Y108/INT_R.EE2END0->>NN2BEG0 INT_R_X41Y109/INT_R.EE2END0->>IMUX40 INT_R_X41Y110/INT_R.NN2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRD1 - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG2 CLBLL_L_X40Y108/CLBLL_NE2A2 CLBLL_L_X40Y109/CLBLL_EE2BEG2 CLBLL_L_X40Y109/CLBLL_NW2A2 CLBLM_R_X39Y107/CLBLM_EE2BEG2 CLBLM_R_X39Y107/CLBLM_IMUX25 CLBLM_R_X39Y107/CLBLM_IMUX3 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y107/CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_L_AMUX CLBLM_R_X39Y107/CLBLM_L_B5 CLBLM_R_X39Y108/CLBLM_IMUX45 CLBLM_R_X39Y108/CLBLM_M_D2 CLBLM_R_X39Y108/CLBLM_NE2A2 CLBLM_R_X39Y109/CLBLM_EE2BEG2 CLBLM_R_X39Y109/CLBLM_IMUX45 CLBLM_R_X39Y109/CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_NW2A2 CLBLM_R_X39Y110/CLBLM_IMUX45 CLBLM_R_X39Y110/CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_IMUX45 CLBLM_R_X41Y107/CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_IMUX45 CLBLM_R_X41Y109/CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_IMUX45 CLBLM_R_X41Y110/CLBLM_M_D2 INT_L_X38Y109/ER1BEG2 INT_L_X38Y109/NN2BEG1 INT_L_X38Y109/SL1END1 INT_L_X38Y109/WL1END0 INT_L_X38Y110/ER1BEG2 INT_L_X38Y110/NN2A1 INT_L_X38Y110/SL1BEG1 INT_L_X38Y110/SR1END1 INT_L_X38Y111/NN2END1 INT_L_X38Y111/SR1BEG1 INT_L_X40Y107/EE2A2 INT_L_X40Y108/NE2END2 INT_L_X40Y108/NW2BEG2 INT_L_X40Y109/EE2A2 INT_L_X40Y109/NW2A2 INT_R_X39Y107/EE2BEG2 INT_R_X39Y107/FAN_ALT5 INT_R_X39Y107/FAN_BOUNCE5 INT_R_X39Y107/IMUX25 INT_R_X39Y107/IMUX3 INT_R_X39Y107/LOGIC_OUTS16 INT_R_X39Y107/NE2BEG2 INT_R_X39Y107/NR1BEG2 INT_R_X39Y108/IMUX45 INT_R_X39Y108/NE2A2 INT_R_X39Y108/NR1END2 INT_R_X39Y109/BYP_ALT5 INT_R_X39Y109/BYP_BOUNCE5 INT_R_X39Y109/EE2BEG2 INT_R_X39Y109/ER1END2 INT_R_X39Y109/IMUX45 INT_R_X39Y109/NW2END2 INT_R_X39Y109/WL1BEG0 INT_R_X39Y110/ER1END2 INT_R_X39Y110/IMUX45 INT_R_X41Y107/EE2END2 INT_R_X41Y107/IMUX45 INT_R_X41Y109/EE2END2 INT_R_X41Y109/IMUX45 INT_R_X41Y109/NR1BEG2 INT_R_X41Y110/IMUX45 INT_R_X41Y110/NR1END2 VBRK_X99Y112/VBRK_EE2BEG2 VBRK_X99Y113/VBRK_NE2A2 VBRK_X99Y114/VBRK_EE2BEG2 VBRK_X99Y114/VBRK_NW2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y109/INT_L.SL1END1->>ER1BEG2 INT_L_X38Y109/INT_L.WL1END0->>NN2BEG1 INT_L_X38Y110/INT_L.SR1END1->>ER1BEG2 INT_L_X38Y110/INT_L.SR1END1->>SL1BEG1 INT_L_X38Y111/INT_L.NN2END1->>SR1BEG1 INT_L_X40Y108/INT_L.NE2END2->>NW2BEG2 INT_R_X39Y107/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X39Y108/INT_R.NR1END2->>IMUX45 INT_R_X39Y109/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y109/INT_R.BYP_BOUNCE5->>IMUX45 INT_R_X39Y109/INT_R.ER1END2->>EE2BEG2 INT_R_X39Y109/INT_R.NW2END2->>BYP_ALT5 INT_R_X39Y109/INT_R.NW2END2->>WL1BEG0 INT_R_X39Y110/INT_R.ER1END2->>IMUX45 INT_R_X41Y107/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>NR1BEG2 INT_R_X41Y110/INT_R.NR1END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRD2 - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END2 CLBLL_L_X40Y110/CLBLL_WW2END2 CLBLL_L_X42Y108/CLBLL_NE2A3 CLBLL_L_X42Y109/CLBLL_NW2A3 CLBLL_L_X42Y110/CLBLL_NW2A3 CLBLM_R_X39Y107/CLBLM_ER1BEG2 CLBLM_R_X39Y107/CLBLM_IMUX19 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y107/CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_L_BQ CLBLM_R_X39Y108/CLBLM_IMUX38 CLBLM_R_X39Y108/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_IMUX38 CLBLM_R_X39Y109/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_WW2END2 CLBLM_R_X39Y110/CLBLM_IMUX38 CLBLM_R_X39Y110/CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_WW2END2 CLBLM_R_X41Y107/CLBLM_IMUX38 CLBLM_R_X41Y107/CLBLM_M_D3 CLBLM_R_X41Y108/CLBLM_NE2A3 CLBLM_R_X41Y109/CLBLM_IMUX38 CLBLM_R_X41Y109/CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_NW2A3 CLBLM_R_X41Y110/CLBLM_IMUX38 CLBLM_R_X41Y110/CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_NW2A3 INT_L_X40Y107/ER1BEG3 INT_L_X40Y107/ER1END2 INT_L_X40Y109/WW2A2 INT_L_X40Y110/WW2A2 INT_L_X42Y108/NE2END3 INT_L_X42Y108/NR1BEG3 INT_L_X42Y108/NW2BEG3 INT_L_X42Y109/NR1END3 INT_L_X42Y109/NW2A3 INT_L_X42Y109/NW2BEG3 INT_L_X42Y110/NW2A3 INT_R_X39Y107/ER1BEG2 INT_R_X39Y107/IMUX19 INT_R_X39Y107/LOGIC_OUTS1 INT_R_X39Y108/IMUX38 INT_R_X39Y108/SL1END3 INT_R_X39Y109/IMUX38 INT_R_X39Y109/SL1BEG3 INT_R_X39Y109/SR1END3 INT_R_X39Y109/WW2END2 INT_R_X39Y110/IMUX38 INT_R_X39Y110/SR1BEG3 INT_R_X39Y110/SR1END_N3_3 INT_R_X39Y110/WW2END2 INT_R_X41Y107/ER1END3 INT_R_X41Y107/IMUX38 INT_R_X41Y107/NE2BEG3 INT_R_X41Y108/ER1END_N3_3 INT_R_X41Y108/NE2A3 INT_R_X41Y109/IMUX38 INT_R_X41Y109/NW2END3 INT_R_X41Y109/WW2BEG2 INT_R_X41Y110/IMUX38 INT_R_X41Y110/NW2END3 INT_R_X41Y110/WW2BEG2 VBRK_X99Y112/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END2 VBRK_X99Y115/VBRK_WW2END2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X40Y107/INT_L.ER1END2->>ER1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NR1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NW2BEG3 INT_L_X42Y109/INT_L.NR1END3->>NW2BEG3 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y108/INT_R.SL1END3->>IMUX38 INT_R_X39Y109/INT_R.SR1END3->>SL1BEG3 INT_R_X39Y109/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END3->>IMUX38 INT_R_X41Y107/INT_R.ER1END3->>NE2BEG3 INT_R_X41Y109/INT_R.NW2END3->>IMUX38 INT_R_X41Y109/INT_R.NW2END3->>WW2BEG2 INT_R_X41Y110/INT_R.NW2END3->>IMUX38 INT_R_X41Y110/INT_R.NW2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRD3 - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG1 CLBLL_L_X40Y111/CLBLL_NE2A2 CLBLM_R_X39Y107/CLBLM_ER1BEG1 CLBLM_R_X39Y107/CLBLM_IMUX14 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y107/CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_L_BMUX CLBLM_R_X39Y108/CLBLM_IMUX44 CLBLM_R_X39Y108/CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_IMUX44 CLBLM_R_X39Y109/CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_IMUX44 CLBLM_R_X39Y110/CLBLM_M_D4 CLBLM_R_X39Y111/CLBLM_NE2A2 CLBLM_R_X41Y107/CLBLM_IMUX44 CLBLM_R_X41Y107/CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_IMUX44 CLBLM_R_X41Y109/CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_IMUX44 CLBLM_R_X41Y110/CLBLM_M_D4 INT_L_X40Y107/ER1BEG2 INT_L_X40Y107/ER1END1 INT_L_X40Y110/SE2A2 INT_L_X40Y111/NE2END2 INT_L_X40Y111/SE2BEG2 INT_R_X39Y107/ER1BEG1 INT_R_X39Y107/IMUX14 INT_R_X39Y107/LOGIC_OUTS17 INT_R_X39Y107/NL1BEG2 INT_R_X39Y107/SR1BEG_S0 INT_R_X39Y108/IMUX44 INT_R_X39Y108/NL1END2 INT_R_X39Y108/NR1BEG2 INT_R_X39Y109/IMUX44 INT_R_X39Y109/NR1BEG2 INT_R_X39Y109/NR1END2 INT_R_X39Y110/IMUX44 INT_R_X39Y110/NE2BEG2 INT_R_X39Y110/NR1END2 INT_R_X39Y111/NE2A2 INT_R_X41Y107/ER1END2 INT_R_X41Y107/IMUX44 INT_R_X41Y109/IMUX44 INT_R_X41Y109/SL1END2 INT_R_X41Y110/IMUX44 INT_R_X41Y110/SE2END2 INT_R_X41Y110/SL1BEG2 VBRK_X99Y112/VBRK_ER1BEG1 VBRK_X99Y116/VBRK_NE2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X40Y107/INT_L.ER1END1->>ER1BEG2 INT_L_X40Y111/INT_L.NE2END2->>SE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y107/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X39Y108/INT_R.NL1END2->>IMUX44 INT_R_X39Y108/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y109/INT_R.NR1END2->>IMUX44 INT_R_X39Y109/INT_R.NR1END2->>NR1BEG2 INT_R_X39Y110/INT_R.NR1END2->>IMUX44 INT_R_X39Y110/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y107/INT_R.ER1END2->>IMUX44 INT_R_X41Y109/INT_R.SL1END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_30_31/WE - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX6 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y105/CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L_D CLBLL_L_X40Y108/CLBLL_WL1END1 CLBLL_L_X40Y109/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END1 CLBLM_R_X39Y108/CLBLM_FAN7 CLBLM_R_X39Y108/CLBLM_M_CE CLBLM_R_X39Y108/CLBLM_WL1END1 CLBLM_R_X39Y109/CLBLM_ER1BEG2 CLBLM_R_X39Y109/CLBLM_FAN7 CLBLM_R_X39Y109/CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_WW2END1 CLBLM_R_X39Y110/CLBLM_FAN7 CLBLM_R_X39Y110/CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_FAN7 CLBLM_R_X41Y107/CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_FAN7 CLBLM_R_X41Y109/CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_FAN7 CLBLM_R_X41Y110/CLBLM_M_CE INT_L_X40Y105/IMUX_L6 INT_L_X40Y105/LOGIC_OUTS_L11 INT_L_X40Y105/NL1BEG2 INT_L_X40Y106/NE2BEG2 INT_L_X40Y106/NL1END2 INT_L_X40Y107/NE2A2 INT_L_X40Y108/SL1END2 INT_L_X40Y108/WL1BEG1 INT_L_X40Y109/ER1END2 INT_L_X40Y109/SL1BEG2 INT_L_X40Y109/WW2A1 INT_L_X40Y110/NE2BEG2 INT_L_X40Y110/NW2END2 INT_L_X40Y111/NE2A2 INT_R_X39Y108/FAN7 INT_R_X39Y108/FAN_ALT7 INT_R_X39Y108/NN2BEG2 INT_R_X39Y108/WL1END1 INT_R_X39Y109/ER1BEG2 INT_R_X39Y109/FAN7 INT_R_X39Y109/FAN_ALT7 INT_R_X39Y109/NN2A2 INT_R_X39Y109/WW2END1 INT_R_X39Y110/FAN7 INT_R_X39Y110/FAN_ALT7 INT_R_X39Y110/NN2END2 INT_R_X41Y107/FAN7 INT_R_X41Y107/FAN_ALT7 INT_R_X41Y107/NE2END2 INT_R_X41Y107/NN2BEG2 INT_R_X41Y108/NN2A2 INT_R_X41Y109/FAN7 INT_R_X41Y109/FAN_ALT7 INT_R_X41Y109/NN2END2 INT_R_X41Y109/NW2BEG2 INT_R_X41Y109/WW2BEG1 INT_R_X41Y110/FAN7 INT_R_X41Y110/FAN_ALT7 INT_R_X41Y110/NW2A2 INT_R_X41Y110/SL1END2 INT_R_X41Y111/NE2END2 INT_R_X41Y111/SL1BEG2 VBRK_X99Y113/VBRK_WL1END1 VBRK_X99Y114/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END1 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X39Y108/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>IMUX_L6 INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X40Y106/INT_L.NL1END2->>NE2BEG2 INT_L_X40Y108/INT_L.SL1END2->>WL1BEG1 INT_L_X40Y109/INT_L.ER1END2->>SL1BEG2 INT_L_X40Y110/INT_L.NW2END2->>NE2BEG2 INT_R_X39Y108/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y108/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y108/INT_R.WL1END1->>NN2BEG2 INT_R_X39Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y109/INT_R.WW2END1->>ER1BEG2 INT_R_X39Y109/INT_R.WW2END1->>FAN_ALT7 INT_R_X39Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y110/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y107/INT_R.NE2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.NE2END2->>NN2BEG2 INT_R_X41Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y109/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y109/INT_R.NN2END2->>NW2BEG2 INT_R_X41Y109/INT_R.NN2END2->>WW2BEG1 INT_R_X41Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y110/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y111/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_30_31/DOA1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_30_31/DOB0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRB0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRB1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRB2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRB3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_30_31/DOB1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_30_31/DOC0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRC0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRC1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRC2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_30_31/ADDRC3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_30_31/DOC1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_30_31/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_30_31/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_6_11/DOA0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRA0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRA1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRA2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRA3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRD0 - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG0 CLBLL_L_X40Y108/CLBLL_EE2BEG0 CLBLL_L_X40Y109/CLBLL_EE2BEG0 CLBLM_R_X39Y107/CLBLM_EE2BEG0 CLBLM_R_X39Y107/CLBLM_IMUX0 CLBLM_R_X39Y107/CLBLM_IMUX16 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y107/CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_L_AQ CLBLM_R_X39Y107/CLBLM_L_B3 CLBLM_R_X39Y108/CLBLM_EE2BEG0 CLBLM_R_X39Y108/CLBLM_IMUX40 CLBLM_R_X39Y108/CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_EE2BEG0 CLBLM_R_X39Y109/CLBLM_IMUX40 CLBLM_R_X39Y109/CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_IMUX40 CLBLM_R_X39Y110/CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_IMUX40 CLBLM_R_X41Y107/CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_IMUX40 CLBLM_R_X41Y109/CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_IMUX40 CLBLM_R_X41Y110/CLBLM_M_D1 INT_L_X40Y107/EE2A0 INT_L_X40Y108/EE2A0 INT_L_X40Y109/EE2A0 INT_R_X39Y107/EE2BEG0 INT_R_X39Y107/IMUX0 INT_R_X39Y107/IMUX16 INT_R_X39Y107/LOGIC_OUTS0 INT_R_X39Y107/NN2BEG0 INT_R_X39Y107/NR1BEG0 INT_R_X39Y108/EE2BEG0 INT_R_X39Y108/IMUX40 INT_R_X39Y108/NN2A0 INT_R_X39Y108/NN2END_S2_0 INT_R_X39Y108/NR1END0 INT_R_X39Y109/EE2BEG0 INT_R_X39Y109/IMUX40 INT_R_X39Y109/NN2END0 INT_R_X39Y109/NR1BEG0 INT_R_X39Y110/IMUX40 INT_R_X39Y110/NR1END0 INT_R_X41Y107/EE2END0 INT_R_X41Y107/IMUX40 INT_R_X41Y108/EE2END0 INT_R_X41Y108/NN2BEG0 INT_R_X41Y109/EE2END0 INT_R_X41Y109/IMUX40 INT_R_X41Y109/NN2A0 INT_R_X41Y109/NN2END_S2_0 INT_R_X41Y110/IMUX40 INT_R_X41Y110/NN2END0 VBRK_X99Y112/VBRK_EE2BEG0 VBRK_X99Y113/VBRK_EE2BEG0 VBRK_X99Y114/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X39Y108/INT_R.NR1END0->>EE2BEG0 INT_R_X39Y108/INT_R.NR1END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>EE2BEG0 INT_R_X39Y109/INT_R.NN2END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>NR1BEG0 INT_R_X39Y110/INT_R.NR1END0->>IMUX40 INT_R_X41Y107/INT_R.EE2END0->>IMUX40 INT_R_X41Y108/INT_R.EE2END0->>NN2BEG0 INT_R_X41Y109/INT_R.EE2END0->>IMUX40 INT_R_X41Y110/INT_R.NN2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRD1 - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG2 CLBLL_L_X40Y108/CLBLL_NE2A2 CLBLL_L_X40Y109/CLBLL_EE2BEG2 CLBLL_L_X40Y109/CLBLL_NW2A2 CLBLM_R_X39Y107/CLBLM_EE2BEG2 CLBLM_R_X39Y107/CLBLM_IMUX25 CLBLM_R_X39Y107/CLBLM_IMUX3 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y107/CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_L_AMUX CLBLM_R_X39Y107/CLBLM_L_B5 CLBLM_R_X39Y108/CLBLM_IMUX45 CLBLM_R_X39Y108/CLBLM_M_D2 CLBLM_R_X39Y108/CLBLM_NE2A2 CLBLM_R_X39Y109/CLBLM_EE2BEG2 CLBLM_R_X39Y109/CLBLM_IMUX45 CLBLM_R_X39Y109/CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_NW2A2 CLBLM_R_X39Y110/CLBLM_IMUX45 CLBLM_R_X39Y110/CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_IMUX45 CLBLM_R_X41Y107/CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_IMUX45 CLBLM_R_X41Y109/CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_IMUX45 CLBLM_R_X41Y110/CLBLM_M_D2 INT_L_X38Y109/ER1BEG2 INT_L_X38Y109/NN2BEG1 INT_L_X38Y109/SL1END1 INT_L_X38Y109/WL1END0 INT_L_X38Y110/ER1BEG2 INT_L_X38Y110/NN2A1 INT_L_X38Y110/SL1BEG1 INT_L_X38Y110/SR1END1 INT_L_X38Y111/NN2END1 INT_L_X38Y111/SR1BEG1 INT_L_X40Y107/EE2A2 INT_L_X40Y108/NE2END2 INT_L_X40Y108/NW2BEG2 INT_L_X40Y109/EE2A2 INT_L_X40Y109/NW2A2 INT_R_X39Y107/EE2BEG2 INT_R_X39Y107/FAN_ALT5 INT_R_X39Y107/FAN_BOUNCE5 INT_R_X39Y107/IMUX25 INT_R_X39Y107/IMUX3 INT_R_X39Y107/LOGIC_OUTS16 INT_R_X39Y107/NE2BEG2 INT_R_X39Y107/NR1BEG2 INT_R_X39Y108/IMUX45 INT_R_X39Y108/NE2A2 INT_R_X39Y108/NR1END2 INT_R_X39Y109/BYP_ALT5 INT_R_X39Y109/BYP_BOUNCE5 INT_R_X39Y109/EE2BEG2 INT_R_X39Y109/ER1END2 INT_R_X39Y109/IMUX45 INT_R_X39Y109/NW2END2 INT_R_X39Y109/WL1BEG0 INT_R_X39Y110/ER1END2 INT_R_X39Y110/IMUX45 INT_R_X41Y107/EE2END2 INT_R_X41Y107/IMUX45 INT_R_X41Y109/EE2END2 INT_R_X41Y109/IMUX45 INT_R_X41Y109/NR1BEG2 INT_R_X41Y110/IMUX45 INT_R_X41Y110/NR1END2 VBRK_X99Y112/VBRK_EE2BEG2 VBRK_X99Y113/VBRK_NE2A2 VBRK_X99Y114/VBRK_EE2BEG2 VBRK_X99Y114/VBRK_NW2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y109/INT_L.SL1END1->>ER1BEG2 INT_L_X38Y109/INT_L.WL1END0->>NN2BEG1 INT_L_X38Y110/INT_L.SR1END1->>ER1BEG2 INT_L_X38Y110/INT_L.SR1END1->>SL1BEG1 INT_L_X38Y111/INT_L.NN2END1->>SR1BEG1 INT_L_X40Y108/INT_L.NE2END2->>NW2BEG2 INT_R_X39Y107/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X39Y108/INT_R.NR1END2->>IMUX45 INT_R_X39Y109/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y109/INT_R.BYP_BOUNCE5->>IMUX45 INT_R_X39Y109/INT_R.ER1END2->>EE2BEG2 INT_R_X39Y109/INT_R.NW2END2->>BYP_ALT5 INT_R_X39Y109/INT_R.NW2END2->>WL1BEG0 INT_R_X39Y110/INT_R.ER1END2->>IMUX45 INT_R_X41Y107/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>NR1BEG2 INT_R_X41Y110/INT_R.NR1END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRD2 - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END2 CLBLL_L_X40Y110/CLBLL_WW2END2 CLBLL_L_X42Y108/CLBLL_NE2A3 CLBLL_L_X42Y109/CLBLL_NW2A3 CLBLL_L_X42Y110/CLBLL_NW2A3 CLBLM_R_X39Y107/CLBLM_ER1BEG2 CLBLM_R_X39Y107/CLBLM_IMUX19 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y107/CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_L_BQ CLBLM_R_X39Y108/CLBLM_IMUX38 CLBLM_R_X39Y108/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_IMUX38 CLBLM_R_X39Y109/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_WW2END2 CLBLM_R_X39Y110/CLBLM_IMUX38 CLBLM_R_X39Y110/CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_WW2END2 CLBLM_R_X41Y107/CLBLM_IMUX38 CLBLM_R_X41Y107/CLBLM_M_D3 CLBLM_R_X41Y108/CLBLM_NE2A3 CLBLM_R_X41Y109/CLBLM_IMUX38 CLBLM_R_X41Y109/CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_NW2A3 CLBLM_R_X41Y110/CLBLM_IMUX38 CLBLM_R_X41Y110/CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_NW2A3 INT_L_X40Y107/ER1BEG3 INT_L_X40Y107/ER1END2 INT_L_X40Y109/WW2A2 INT_L_X40Y110/WW2A2 INT_L_X42Y108/NE2END3 INT_L_X42Y108/NR1BEG3 INT_L_X42Y108/NW2BEG3 INT_L_X42Y109/NR1END3 INT_L_X42Y109/NW2A3 INT_L_X42Y109/NW2BEG3 INT_L_X42Y110/NW2A3 INT_R_X39Y107/ER1BEG2 INT_R_X39Y107/IMUX19 INT_R_X39Y107/LOGIC_OUTS1 INT_R_X39Y108/IMUX38 INT_R_X39Y108/SL1END3 INT_R_X39Y109/IMUX38 INT_R_X39Y109/SL1BEG3 INT_R_X39Y109/SR1END3 INT_R_X39Y109/WW2END2 INT_R_X39Y110/IMUX38 INT_R_X39Y110/SR1BEG3 INT_R_X39Y110/SR1END_N3_3 INT_R_X39Y110/WW2END2 INT_R_X41Y107/ER1END3 INT_R_X41Y107/IMUX38 INT_R_X41Y107/NE2BEG3 INT_R_X41Y108/ER1END_N3_3 INT_R_X41Y108/NE2A3 INT_R_X41Y109/IMUX38 INT_R_X41Y109/NW2END3 INT_R_X41Y109/WW2BEG2 INT_R_X41Y110/IMUX38 INT_R_X41Y110/NW2END3 INT_R_X41Y110/WW2BEG2 VBRK_X99Y112/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END2 VBRK_X99Y115/VBRK_WW2END2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X40Y107/INT_L.ER1END2->>ER1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NR1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NW2BEG3 INT_L_X42Y109/INT_L.NR1END3->>NW2BEG3 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y108/INT_R.SL1END3->>IMUX38 INT_R_X39Y109/INT_R.SR1END3->>SL1BEG3 INT_R_X39Y109/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END3->>IMUX38 INT_R_X41Y107/INT_R.ER1END3->>NE2BEG3 INT_R_X41Y109/INT_R.NW2END3->>IMUX38 INT_R_X41Y109/INT_R.NW2END3->>WW2BEG2 INT_R_X41Y110/INT_R.NW2END3->>IMUX38 INT_R_X41Y110/INT_R.NW2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRD3 - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG1 CLBLL_L_X40Y111/CLBLL_NE2A2 CLBLM_R_X39Y107/CLBLM_ER1BEG1 CLBLM_R_X39Y107/CLBLM_IMUX14 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y107/CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_L_BMUX CLBLM_R_X39Y108/CLBLM_IMUX44 CLBLM_R_X39Y108/CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_IMUX44 CLBLM_R_X39Y109/CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_IMUX44 CLBLM_R_X39Y110/CLBLM_M_D4 CLBLM_R_X39Y111/CLBLM_NE2A2 CLBLM_R_X41Y107/CLBLM_IMUX44 CLBLM_R_X41Y107/CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_IMUX44 CLBLM_R_X41Y109/CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_IMUX44 CLBLM_R_X41Y110/CLBLM_M_D4 INT_L_X40Y107/ER1BEG2 INT_L_X40Y107/ER1END1 INT_L_X40Y110/SE2A2 INT_L_X40Y111/NE2END2 INT_L_X40Y111/SE2BEG2 INT_R_X39Y107/ER1BEG1 INT_R_X39Y107/IMUX14 INT_R_X39Y107/LOGIC_OUTS17 INT_R_X39Y107/NL1BEG2 INT_R_X39Y107/SR1BEG_S0 INT_R_X39Y108/IMUX44 INT_R_X39Y108/NL1END2 INT_R_X39Y108/NR1BEG2 INT_R_X39Y109/IMUX44 INT_R_X39Y109/NR1BEG2 INT_R_X39Y109/NR1END2 INT_R_X39Y110/IMUX44 INT_R_X39Y110/NE2BEG2 INT_R_X39Y110/NR1END2 INT_R_X39Y111/NE2A2 INT_R_X41Y107/ER1END2 INT_R_X41Y107/IMUX44 INT_R_X41Y109/IMUX44 INT_R_X41Y109/SL1END2 INT_R_X41Y110/IMUX44 INT_R_X41Y110/SE2END2 INT_R_X41Y110/SL1BEG2 VBRK_X99Y112/VBRK_ER1BEG1 VBRK_X99Y116/VBRK_NE2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X40Y107/INT_L.ER1END1->>ER1BEG2 INT_L_X40Y111/INT_L.NE2END2->>SE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y107/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X39Y108/INT_R.NL1END2->>IMUX44 INT_R_X39Y108/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y109/INT_R.NR1END2->>IMUX44 INT_R_X39Y109/INT_R.NR1END2->>NR1BEG2 INT_R_X39Y110/INT_R.NR1END2->>IMUX44 INT_R_X39Y110/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y107/INT_R.ER1END2->>IMUX44 INT_R_X41Y109/INT_R.SL1END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_6_11/WE - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX6 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y105/CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L_D CLBLL_L_X40Y108/CLBLL_WL1END1 CLBLL_L_X40Y109/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END1 CLBLM_R_X39Y108/CLBLM_FAN7 CLBLM_R_X39Y108/CLBLM_M_CE CLBLM_R_X39Y108/CLBLM_WL1END1 CLBLM_R_X39Y109/CLBLM_ER1BEG2 CLBLM_R_X39Y109/CLBLM_FAN7 CLBLM_R_X39Y109/CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_WW2END1 CLBLM_R_X39Y110/CLBLM_FAN7 CLBLM_R_X39Y110/CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_FAN7 CLBLM_R_X41Y107/CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_FAN7 CLBLM_R_X41Y109/CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_FAN7 CLBLM_R_X41Y110/CLBLM_M_CE INT_L_X40Y105/IMUX_L6 INT_L_X40Y105/LOGIC_OUTS_L11 INT_L_X40Y105/NL1BEG2 INT_L_X40Y106/NE2BEG2 INT_L_X40Y106/NL1END2 INT_L_X40Y107/NE2A2 INT_L_X40Y108/SL1END2 INT_L_X40Y108/WL1BEG1 INT_L_X40Y109/ER1END2 INT_L_X40Y109/SL1BEG2 INT_L_X40Y109/WW2A1 INT_L_X40Y110/NE2BEG2 INT_L_X40Y110/NW2END2 INT_L_X40Y111/NE2A2 INT_R_X39Y108/FAN7 INT_R_X39Y108/FAN_ALT7 INT_R_X39Y108/NN2BEG2 INT_R_X39Y108/WL1END1 INT_R_X39Y109/ER1BEG2 INT_R_X39Y109/FAN7 INT_R_X39Y109/FAN_ALT7 INT_R_X39Y109/NN2A2 INT_R_X39Y109/WW2END1 INT_R_X39Y110/FAN7 INT_R_X39Y110/FAN_ALT7 INT_R_X39Y110/NN2END2 INT_R_X41Y107/FAN7 INT_R_X41Y107/FAN_ALT7 INT_R_X41Y107/NE2END2 INT_R_X41Y107/NN2BEG2 INT_R_X41Y108/NN2A2 INT_R_X41Y109/FAN7 INT_R_X41Y109/FAN_ALT7 INT_R_X41Y109/NN2END2 INT_R_X41Y109/NW2BEG2 INT_R_X41Y109/WW2BEG1 INT_R_X41Y110/FAN7 INT_R_X41Y110/FAN_ALT7 INT_R_X41Y110/NW2A2 INT_R_X41Y110/SL1END2 INT_R_X41Y111/NE2END2 INT_R_X41Y111/SL1BEG2 VBRK_X99Y113/VBRK_WL1END1 VBRK_X99Y114/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END1 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X39Y108/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y107/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y110/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>IMUX_L6 INT_L_X40Y105/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X40Y106/INT_L.NL1END2->>NE2BEG2 INT_L_X40Y108/INT_L.SL1END2->>WL1BEG1 INT_L_X40Y109/INT_L.ER1END2->>SL1BEG2 INT_L_X40Y110/INT_L.NW2END2->>NE2BEG2 INT_R_X39Y108/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y108/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y108/INT_R.WL1END1->>NN2BEG2 INT_R_X39Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y109/INT_R.WW2END1->>ER1BEG2 INT_R_X39Y109/INT_R.WW2END1->>FAN_ALT7 INT_R_X39Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y110/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y107/INT_R.NE2END2->>FAN_ALT7 INT_R_X41Y107/INT_R.NE2END2->>NN2BEG2 INT_R_X41Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y109/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y109/INT_R.NN2END2->>NW2BEG2 INT_R_X41Y109/INT_R.NN2END2->>WW2BEG1 INT_R_X41Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y110/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y111/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u2/pixel_buf/mem_reg_0_15_6_11/DOA1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_6_11/DOB0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRB0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRB1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRB2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRB3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_6_11/DOB1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_6_11/DOC0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRC0 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRC1 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRC2 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_6_11/ADDRC3 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/mem_reg_0_15_6_11/DOC1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_6_11/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u2/pixel_buf/mem_reg_0_15_6_11/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

wptr[3]_i_1__0_n_0 - 
wires: CLBLL_L_X40Y106/CLBLL_CTRL1 CLBLL_L_X40Y106/CLBLL_LL_D CLBLL_L_X40Y106/CLBLL_LL_SR CLBLL_L_X40Y106/CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y107/CLBLL_NW2A3 CLBLM_R_X39Y107/CLBLM_CTRL0 CLBLM_R_X39Y107/CLBLM_L_SR CLBLM_R_X39Y107/CLBLM_NW2A3 INT_L_X40Y106/BYP_ALT4 INT_L_X40Y106/BYP_BOUNCE4 INT_L_X40Y106/CTRL_L1 INT_L_X40Y106/LOGIC_OUTS_L15 INT_L_X40Y106/NW2BEG3 INT_L_X40Y106/SR1BEG_S0 INT_L_X40Y107/NW2A3 INT_R_X39Y107/CTRL0 INT_R_X39Y107/FAN_ALT1 INT_R_X39Y107/FAN_BOUNCE1 INT_R_X39Y107/NW2END3 VBRK_X99Y112/VBRK_NW2A3 
pips: CLBLL_L_X40Y106/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y106/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X39Y107/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X40Y106/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y106/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X40Y106/INT_L.LOGIC_OUTS_L15->>NW2BEG3 INT_L_X40Y106/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X40Y106/INT_L.SR1BEG_S0->>BYP_ALT4 INT_R_X39Y107/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y107/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X39Y107/INT_R.NW2END3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

u2/pixel_buf/rptr[0] - 
wires: CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y109/CLBLL_NW2A0 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX15 CLBLM_R_X39Y108/CLBLM_IMUX32 CLBLM_R_X39Y108/CLBLM_IMUX7 CLBLM_R_X39Y108/CLBLM_M_A1 CLBLM_R_X39Y108/CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_IMUX15 CLBLM_R_X39Y109/CLBLM_IMUX32 CLBLM_R_X39Y109/CLBLM_IMUX7 CLBLM_R_X39Y109/CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_NW2A0 CLBLM_R_X39Y110/CLBLM_IMUX15 CLBLM_R_X39Y110/CLBLM_IMUX32 CLBLM_R_X39Y110/CLBLM_IMUX7 CLBLM_R_X39Y110/CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_IMUX15 CLBLM_R_X41Y107/CLBLM_IMUX32 CLBLM_R_X41Y107/CLBLM_IMUX7 CLBLM_R_X41Y107/CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_IMUX15 CLBLM_R_X41Y109/CLBLM_IMUX32 CLBLM_R_X41Y109/CLBLM_IMUX7 CLBLM_R_X41Y109/CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_IMUX15 CLBLM_R_X41Y110/CLBLM_IMUX32 CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_M_C1 INT_L_X38Y109/EL1BEG3 INT_L_X38Y109/NW2END_S0_0 INT_L_X38Y110/EL1BEG_N3 INT_L_X38Y110/NW2END0 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/EL1BEG3 INT_L_X40Y107/LOGIC_OUTS_L5 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/EL1BEG_N3 INT_L_X40Y108/NE2BEG0 INT_L_X40Y108/NL1END0 INT_L_X40Y108/NW2BEG0 INT_L_X40Y109/NE2A0 INT_L_X40Y109/NW2A0 INT_R_X39Y107/NL1BEG0 INT_R_X39Y107/NL1END_S3_0 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX15 INT_R_X39Y108/IMUX32 INT_R_X39Y108/IMUX7 INT_R_X39Y108/NL1END0 INT_R_X39Y108/NN2BEG0 INT_R_X39Y108/NW2END_S0_0 INT_R_X39Y109/EL1END3 INT_R_X39Y109/IMUX15 INT_R_X39Y109/IMUX32 INT_R_X39Y109/IMUX7 INT_R_X39Y109/NL1BEG_N3 INT_R_X39Y109/NN2A0 INT_R_X39Y109/NN2END_S2_0 INT_R_X39Y109/NR1BEG3 INT_R_X39Y109/NW2BEG0 INT_R_X39Y109/NW2END0 INT_R_X39Y110/IMUX15 INT_R_X39Y110/IMUX32 INT_R_X39Y110/IMUX7 INT_R_X39Y110/NN2END0 INT_R_X39Y110/NR1END3 INT_R_X39Y110/NW2A0 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/EL1END3 INT_R_X41Y107/IMUX15 INT_R_X41Y107/IMUX32 INT_R_X41Y107/IMUX7 INT_R_X41Y107/NR1BEG3 INT_R_X41Y108/NE2END_S3_0 INT_R_X41Y108/NR1BEG3 INT_R_X41Y108/NR1END3 INT_R_X41Y109/IMUX15 INT_R_X41Y109/IMUX32 INT_R_X41Y109/IMUX7 INT_R_X41Y109/NE2END0 INT_R_X41Y109/NR1BEG0 INT_R_X41Y109/NR1BEG3 INT_R_X41Y109/NR1END3 INT_R_X41Y110/IMUX15 INT_R_X41Y110/IMUX32 INT_R_X41Y110/IMUX7 INT_R_X41Y110/NR1END0 INT_R_X41Y110/NR1END3 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y114/VBRK_NW2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y110/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y108/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y108/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y108/INT_L.NL1END0->>NW2BEG0 INT_R_X39Y107/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y108/INT_R.NL1END0->>IMUX32 INT_R_X39Y108/INT_R.NL1END0->>NN2BEG0 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX15 INT_R_X39Y108/INT_R.NW2END_S0_0->>IMUX7 INT_R_X39Y109/INT_R.EL1END3->>IMUX15 INT_R_X39Y109/INT_R.EL1END3->>IMUX7 INT_R_X39Y109/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y109/INT_R.NW2END0->>IMUX32 INT_R_X39Y109/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y109/INT_R.NW2END0->>NW2BEG0 INT_R_X39Y110/INT_R.NN2END0->>IMUX32 INT_R_X39Y110/INT_R.NR1END3->>IMUX15 INT_R_X39Y110/INT_R.NR1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END0->>IMUX32 INT_R_X41Y107/INT_R.EL1END3->>IMUX15 INT_R_X41Y107/INT_R.EL1END3->>IMUX7 INT_R_X41Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y108/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y109/INT_R.NE2END0->>IMUX32 INT_R_X41Y109/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y109/INT_R.NR1END3->>IMUX15 INT_R_X41Y109/INT_R.NR1END3->>IMUX7 INT_R_X41Y109/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y110/INT_R.NR1END0->>IMUX32 INT_R_X41Y110/INT_R.NR1END3->>IMUX15 INT_R_X41Y110/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

u2/pixel_buf/rptr[1] - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLL_L_X40Y109/CLBLL_SE2A3 CLBLL_L_X40Y109/CLBLL_WR1END3 CLBLL_L_X42Y107/CLBLL_EE2A2 CLBLL_L_X42Y107/CLBLL_WR1END3 CLBLL_L_X42Y109/CLBLL_EE2A2 CLBLL_L_X42Y109/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_IMUX18 CLBLM_R_X39Y108/CLBLM_IMUX2 CLBLM_R_X39Y108/CLBLM_IMUX29 CLBLM_R_X39Y108/CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_M_C2 CLBLM_R_X39Y108/CLBLM_WR1END3 CLBLM_R_X39Y109/CLBLM_IMUX18 CLBLM_R_X39Y109/CLBLM_IMUX2 CLBLM_R_X39Y109/CLBLM_IMUX29 CLBLM_R_X39Y109/CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_SE2A3 CLBLM_R_X39Y109/CLBLM_WR1END3 CLBLM_R_X39Y110/CLBLM_IMUX18 CLBLM_R_X39Y110/CLBLM_IMUX2 CLBLM_R_X39Y110/CLBLM_IMUX29 CLBLM_R_X39Y110/CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_EE2A2 CLBLM_R_X41Y107/CLBLM_IMUX18 CLBLM_R_X41Y107/CLBLM_IMUX2 CLBLM_R_X41Y107/CLBLM_IMUX29 CLBLM_R_X41Y107/CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_WR1END3 CLBLM_R_X41Y109/CLBLM_EE2A2 CLBLM_R_X41Y109/CLBLM_IMUX18 CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX29 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_WR1END3 CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_M_C2 INT_L_X40Y106/ER1BEG_S0 INT_L_X40Y106/SR1END3 INT_L_X40Y107/EE2BEG2 INT_L_X40Y107/ER1BEG0 INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NN2BEG2 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 INT_L_X40Y108/NN2A2 INT_L_X40Y108/NR1END2 INT_L_X40Y108/WR1BEG3 INT_L_X40Y109/EE2BEG2 INT_L_X40Y109/ER1BEG_S0 INT_L_X40Y109/NE2BEG3 INT_L_X40Y109/NN2END2 INT_L_X40Y109/SE2END3 INT_L_X40Y109/WR1BEG3 INT_L_X40Y110/ER1BEG0 INT_L_X40Y110/NE2A3 INT_L_X42Y107/EE2END2 INT_L_X42Y107/WR1BEG3 INT_L_X42Y109/EE2END2 INT_L_X42Y109/WR1BEG3 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/IMUX18 INT_R_X39Y108/IMUX2 INT_R_X39Y108/IMUX29 INT_R_X39Y108/WR1END3 INT_R_X39Y109/FAN_ALT1 INT_R_X39Y109/FAN_BOUNCE1 INT_R_X39Y109/IMUX18 INT_R_X39Y109/IMUX2 INT_R_X39Y109/IMUX29 INT_R_X39Y109/NL1BEG2 INT_R_X39Y109/NN2BEG3 INT_R_X39Y109/SE2A3 INT_R_X39Y109/WR1END3 INT_R_X39Y110/BYP_ALT5 INT_R_X39Y110/BYP_BOUNCE5 INT_R_X39Y110/IMUX18 INT_R_X39Y110/IMUX2 INT_R_X39Y110/IMUX29 INT_R_X39Y110/NL1END2 INT_R_X39Y110/NN2A3 INT_R_X39Y110/SE2BEG3 INT_R_X39Y110/SR1BEG_S0 INT_R_X39Y110/SR1END3 INT_R_X39Y111/NN2END3 INT_R_X39Y111/SR1BEG3 INT_R_X39Y111/SR1END_N3_3 INT_R_X41Y107/EE2A2 INT_R_X41Y107/ER1END0 INT_R_X41Y107/IMUX18 INT_R_X41Y107/IMUX2 INT_R_X41Y107/IMUX29 INT_R_X41Y107/WR1END3 INT_R_X41Y109/EE2A2 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/IMUX18 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX29 INT_R_X41Y109/WR1END3 INT_R_X41Y110/ER1END0 INT_R_X41Y110/IMUX18 INT_R_X41Y110/IMUX2 INT_R_X41Y110/IMUX29 INT_R_X41Y110/NE2END3 VBRK_X99Y113/VBRK_WR1END3 VBRK_X99Y114/VBRK_SE2A3 VBRK_X99Y114/VBRK_WR1END3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y106/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X40Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y109/INT_L.NN2END2->>EE2BEG2 INT_L_X40Y109/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y109/INT_L.SE2END3->>ER1BEG_S0 INT_L_X40Y109/INT_L.SE2END3->>NE2BEG3 INT_L_X42Y107/INT_L.EE2END2->>WR1BEG3 INT_L_X42Y109/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y108/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y108/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y109/INT_R.WR1END3->>IMUX29 INT_R_X39Y109/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y109/INT_R.WR1END3->>NN2BEG3 INT_R_X39Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y110/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X39Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX18 INT_R_X39Y110/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y110/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y111/INT_R.NN2END3->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END0->>IMUX18 INT_R_X41Y107/INT_R.ER1END0->>IMUX2 INT_R_X41Y107/INT_R.WR1END3->>IMUX29 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y109/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y109/INT_R.WR1END3->>IMUX29 INT_R_X41Y110/INT_R.ER1END0->>IMUX18 INT_R_X41Y110/INT_R.ER1END0->>IMUX2 INT_R_X41Y110/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

u2/pixel_buf/rptr[2] - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_NW2A3 CLBLL_L_X40Y109/CLBLL_WL1END2 CLBLL_L_X40Y109/CLBLL_WW2A3 CLBLL_L_X40Y110/CLBLL_EE2BEG3 CLBLL_L_X40Y111/CLBLL_NE2A0 CLBLM_R_X39Y108/CLBLM_IMUX1 CLBLM_R_X39Y108/CLBLM_IMUX17 CLBLM_R_X39Y108/CLBLM_IMUX22 CLBLM_R_X39Y108/CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_M_C3 CLBLM_R_X39Y108/CLBLM_NW2A3 CLBLM_R_X39Y109/CLBLM_IMUX1 CLBLM_R_X39Y109/CLBLM_IMUX17 CLBLM_R_X39Y109/CLBLM_IMUX22 CLBLM_R_X39Y109/CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_WL1END2 CLBLM_R_X39Y109/CLBLM_WW2A3 CLBLM_R_X39Y110/CLBLM_EE2BEG3 CLBLM_R_X39Y110/CLBLM_IMUX1 CLBLM_R_X39Y110/CLBLM_IMUX17 CLBLM_R_X39Y110/CLBLM_IMUX22 CLBLM_R_X39Y110/CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_M_C3 CLBLM_R_X39Y111/CLBLM_NE2A0 CLBLM_R_X41Y107/CLBLM_IMUX1 CLBLM_R_X41Y107/CLBLM_IMUX17 CLBLM_R_X41Y107/CLBLM_IMUX22 CLBLM_R_X41Y107/CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_IMUX1 CLBLM_R_X41Y109/CLBLM_IMUX17 CLBLM_R_X41Y109/CLBLM_IMUX22 CLBLM_R_X41Y109/CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_IMUX1 CLBLM_R_X41Y110/CLBLM_IMUX17 CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_M_C3 INT_L_X38Y108/SE2A0 INT_L_X38Y109/ER1BEG_S0 INT_L_X38Y109/SE2BEG0 INT_L_X38Y109/SR1BEG_S0 INT_L_X38Y109/WW2END3 INT_L_X38Y110/ER1BEG0 INT_L_X38Y110/WW2END_N0_3 INT_L_X40Y106/SE2A0 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 INT_L_X40Y107/NW2BEG3 INT_L_X40Y107/SE2BEG0 INT_L_X40Y108/NW2A3 INT_L_X40Y109/WL1BEG2 INT_L_X40Y109/WR1END_S1_0 INT_L_X40Y109/WW2BEG3 INT_L_X40Y110/EE2A3 INT_L_X40Y110/NE2END_S3_0 INT_L_X40Y110/SE2A0 INT_L_X40Y110/WR1END0 INT_L_X40Y111/NE2END0 INT_L_X40Y111/SE2BEG0 INT_R_X39Y108/IMUX1 INT_R_X39Y108/IMUX17 INT_R_X39Y108/IMUX22 INT_R_X39Y108/NN2BEG3 INT_R_X39Y108/NW2END3 INT_R_X39Y108/SE2END0 INT_R_X39Y109/IMUX1 INT_R_X39Y109/IMUX17 INT_R_X39Y109/IMUX22 INT_R_X39Y109/NN2A3 INT_R_X39Y109/SL1END0 INT_R_X39Y109/WL1END2 INT_R_X39Y109/WW2A3 INT_R_X39Y110/EE2BEG3 INT_R_X39Y110/ER1END0 INT_R_X39Y110/IMUX1 INT_R_X39Y110/IMUX17 INT_R_X39Y110/IMUX22 INT_R_X39Y110/NE2BEG0 INT_R_X39Y110/NN2END3 INT_R_X39Y110/SL1BEG0 INT_R_X39Y111/NE2A0 INT_R_X41Y106/NR1BEG0 INT_R_X41Y106/SE2END0 INT_R_X41Y107/IMUX1 INT_R_X41Y107/IMUX17 INT_R_X41Y107/IMUX22 INT_R_X41Y107/NL1BEG_N3 INT_R_X41Y107/NN2BEG0 INT_R_X41Y107/NR1END0 INT_R_X41Y108/NN2A0 INT_R_X41Y108/NN2END_S2_0 INT_R_X41Y109/IMUX1 INT_R_X41Y109/IMUX17 INT_R_X41Y109/IMUX22 INT_R_X41Y109/NL1BEG_N3 INT_R_X41Y109/NN2END0 INT_R_X41Y109/WR1BEG_S0 INT_R_X41Y110/EE2END3 INT_R_X41Y110/IMUX1 INT_R_X41Y110/IMUX17 INT_R_X41Y110/IMUX22 INT_R_X41Y110/SE2END0 INT_R_X41Y110/WR1BEG0 VBRK_X99Y113/VBRK_NW2A3 VBRK_X99Y114/VBRK_WL1END2 VBRK_X99Y114/VBRK_WW2A3 VBRK_X99Y115/VBRK_EE2BEG3 VBRK_X99Y116/VBRK_NE2A0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y109/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y109/INT_L.WW2END3->>ER1BEG_S0 INT_L_X38Y109/INT_L.WW2END3->>SR1BEG_S0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y107/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y109/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X40Y109/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X40Y111/INT_L.NE2END0->>SE2BEG0 INT_R_X39Y108/INT_R.NW2END3->>IMUX22 INT_R_X39Y108/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y108/INT_R.SE2END0->>IMUX1 INT_R_X39Y108/INT_R.SE2END0->>IMUX17 INT_R_X39Y109/INT_R.SL1END0->>IMUX1 INT_R_X39Y109/INT_R.SL1END0->>IMUX17 INT_R_X39Y109/INT_R.WL1END2->>IMUX22 INT_R_X39Y110/INT_R.ER1END0->>IMUX1 INT_R_X39Y110/INT_R.ER1END0->>IMUX17 INT_R_X39Y110/INT_R.ER1END0->>NE2BEG0 INT_R_X39Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X39Y110/INT_R.NN2END3->>EE2BEG3 INT_R_X39Y110/INT_R.NN2END3->>IMUX22 INT_R_X41Y106/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y107/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y107/INT_R.NR1END0->>IMUX1 INT_R_X41Y107/INT_R.NR1END0->>IMUX17 INT_R_X41Y107/INT_R.NR1END0->>NL1BEG_N3 INT_R_X41Y107/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y109/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y109/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y109/INT_R.NN2END0->>IMUX1 INT_R_X41Y109/INT_R.NN2END0->>IMUX17 INT_R_X41Y109/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y110/INT_R.EE2END3->>IMUX22 INT_R_X41Y110/INT_R.SE2END0->>IMUX1 INT_R_X41Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

u2/pixel_buf/rptr[3] - 
wires: CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y108/CLBLL_EL1BEG1 CLBLL_L_X40Y108/CLBLL_NW2A2 CLBLL_L_X40Y108/CLBLL_SE2A2 CLBLL_L_X40Y110/CLBLL_WW2END1 CLBLL_L_X42Y108/CLBLL_NE2A1 CLBLL_L_X42Y109/CLBLL_WR1END1 CLBLM_R_X39Y108/CLBLM_EL1BEG1 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_IMUX27 CLBLM_R_X39Y108/CLBLM_IMUX28 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_M_C4 CLBLM_R_X39Y108/CLBLM_NW2A2 CLBLM_R_X39Y108/CLBLM_SE2A2 CLBLM_R_X39Y109/CLBLM_IMUX11 CLBLM_R_X39Y109/CLBLM_IMUX27 CLBLM_R_X39Y109/CLBLM_IMUX28 CLBLM_R_X39Y109/CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_IMUX11 CLBLM_R_X39Y110/CLBLM_IMUX27 CLBLM_R_X39Y110/CLBLM_IMUX28 CLBLM_R_X39Y110/CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_WW2END1 CLBLM_R_X41Y107/CLBLM_IMUX11 CLBLM_R_X41Y107/CLBLM_IMUX27 CLBLM_R_X41Y107/CLBLM_IMUX28 CLBLM_R_X41Y107/CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_M_C4 CLBLM_R_X41Y108/CLBLM_NE2A1 CLBLM_R_X41Y109/CLBLM_IMUX11 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_IMUX28 CLBLM_R_X41Y109/CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_WR1END1 CLBLM_R_X41Y110/CLBLM_IMUX11 CLBLM_R_X41Y110/CLBLM_IMUX27 CLBLM_R_X41Y110/CLBLM_IMUX28 CLBLM_R_X41Y110/CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_M_C4 INT_L_X38Y109/NE2BEG2 INT_L_X38Y109/NW2END2 INT_L_X38Y110/NE2A2 INT_L_X40Y107/EL1BEG1 INT_L_X40Y107/LOGIC_OUTS_L20 INT_L_X40Y107/NW2BEG2 INT_L_X40Y107/SE2A1 INT_L_X40Y107/SE2A2 INT_L_X40Y108/EL1END1 INT_L_X40Y108/NE2BEG2 INT_L_X40Y108/NR1BEG2 INT_L_X40Y108/NW2A2 INT_L_X40Y108/SE2BEG1 INT_L_X40Y108/SE2BEG2 INT_L_X40Y108/SE2END2 INT_L_X40Y109/NE2A2 INT_L_X40Y109/NE2BEG2 INT_L_X40Y109/NR1END2 INT_L_X40Y110/NE2A2 INT_L_X40Y110/WW2A1 INT_L_X40Y111/EL1BEG1 INT_L_X40Y111/NW2END2 INT_L_X42Y108/NE2END1 INT_L_X42Y108/NL1BEG0 INT_L_X42Y108/NL1END_S3_0 INT_L_X42Y109/NL1END0 INT_L_X42Y109/WR1BEG1 INT_R_X39Y108/EL1BEG1 INT_R_X39Y108/IMUX11 INT_R_X39Y108/IMUX27 INT_R_X39Y108/IMUX28 INT_R_X39Y108/NW2BEG2 INT_R_X39Y108/NW2END2 INT_R_X39Y108/SE2A2 INT_R_X39Y109/FAN_ALT5 INT_R_X39Y109/FAN_BOUNCE5 INT_R_X39Y109/IMUX11 INT_R_X39Y109/IMUX27 INT_R_X39Y109/IMUX28 INT_R_X39Y109/NW2A2 INT_R_X39Y109/SE2BEG2 INT_R_X39Y109/SL1END2 INT_R_X39Y110/IMUX11 INT_R_X39Y110/IMUX27 INT_R_X39Y110/IMUX28 INT_R_X39Y110/NE2END2 INT_R_X39Y110/SL1BEG2 INT_R_X39Y110/WW2END1 INT_R_X41Y107/EL1END1 INT_R_X41Y107/IMUX11 INT_R_X41Y107/IMUX27 INT_R_X41Y107/IMUX28 INT_R_X41Y107/NE2BEG1 INT_R_X41Y107/SE2END1 INT_R_X41Y107/SE2END2 INT_R_X41Y108/NE2A1 INT_R_X41Y109/IMUX11 INT_R_X41Y109/IMUX27 INT_R_X41Y109/IMUX28 INT_R_X41Y109/NE2END2 INT_R_X41Y109/WR1END1 INT_R_X41Y110/IMUX11 INT_R_X41Y110/IMUX27 INT_R_X41Y110/IMUX28 INT_R_X41Y110/NE2END2 INT_R_X41Y110/NW2BEG2 INT_R_X41Y110/SL1END1 INT_R_X41Y110/WW2BEG1 INT_R_X41Y111/EL1END1 INT_R_X41Y111/NW2A2 INT_R_X41Y111/SL1BEG1 VBRK_X99Y113/VBRK_EL1BEG1 VBRK_X99Y113/VBRK_NW2A2 VBRK_X99Y113/VBRK_SE2A2 VBRK_X99Y115/VBRK_WW2END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y109/INT_L.NW2END2->>NE2BEG2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X40Y108/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y108/INT_L.SE2END2->>NE2BEG2 INT_L_X40Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y108/INT_L.SE2END2->>SE2BEG2 INT_L_X40Y109/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y111/INT_L.NW2END2->>EL1BEG1 INT_L_X42Y108/INT_L.NE2END1->>NL1BEG0 INT_L_X42Y109/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y108/INT_R.NW2END2->>EL1BEG1 INT_R_X39Y108/INT_R.NW2END2->>IMUX11 INT_R_X39Y108/INT_R.NW2END2->>IMUX27 INT_R_X39Y108/INT_R.NW2END2->>IMUX28 INT_R_X39Y108/INT_R.NW2END2->>NW2BEG2 INT_R_X39Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y109/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X39Y109/INT_R.SL1END2->>FAN_ALT5 INT_R_X39Y109/INT_R.SL1END2->>IMUX28 INT_R_X39Y109/INT_R.SL1END2->>SE2BEG2 INT_R_X39Y110/INT_R.NE2END2->>IMUX27 INT_R_X39Y110/INT_R.NE2END2->>IMUX28 INT_R_X39Y110/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y110/INT_R.WW2END1->>IMUX11 INT_R_X41Y107/INT_R.EL1END1->>IMUX11 INT_R_X41Y107/INT_R.SE2END1->>IMUX27 INT_R_X41Y107/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y107/INT_R.SE2END2->>IMUX28 INT_R_X41Y109/INT_R.NE2END2->>IMUX27 INT_R_X41Y109/INT_R.NE2END2->>IMUX28 INT_R_X41Y109/INT_R.WR1END1->>IMUX11 INT_R_X41Y110/INT_R.NE2END2->>IMUX27 INT_R_X41Y110/INT_R.NE2END2->>IMUX28 INT_R_X41Y110/INT_R.NE2END2->>NW2BEG2 INT_R_X41Y110/INT_R.SL1END1->>IMUX11 INT_R_X41Y110/INT_R.SL1END1->>WW2BEG1 INT_R_X41Y111/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

u2/pixel_buf/wptr_reg[0] - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG0 CLBLL_L_X40Y108/CLBLL_EE2BEG0 CLBLL_L_X40Y109/CLBLL_EE2BEG0 CLBLM_R_X39Y107/CLBLM_EE2BEG0 CLBLM_R_X39Y107/CLBLM_IMUX0 CLBLM_R_X39Y107/CLBLM_IMUX16 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y107/CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_L_AQ CLBLM_R_X39Y107/CLBLM_L_B3 CLBLM_R_X39Y108/CLBLM_EE2BEG0 CLBLM_R_X39Y108/CLBLM_IMUX40 CLBLM_R_X39Y108/CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_EE2BEG0 CLBLM_R_X39Y109/CLBLM_IMUX40 CLBLM_R_X39Y109/CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_IMUX40 CLBLM_R_X39Y110/CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_IMUX40 CLBLM_R_X41Y107/CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_IMUX40 CLBLM_R_X41Y109/CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_IMUX40 CLBLM_R_X41Y110/CLBLM_M_D1 INT_L_X40Y107/EE2A0 INT_L_X40Y108/EE2A0 INT_L_X40Y109/EE2A0 INT_R_X39Y107/EE2BEG0 INT_R_X39Y107/IMUX0 INT_R_X39Y107/IMUX16 INT_R_X39Y107/LOGIC_OUTS0 INT_R_X39Y107/NN2BEG0 INT_R_X39Y107/NR1BEG0 INT_R_X39Y108/EE2BEG0 INT_R_X39Y108/IMUX40 INT_R_X39Y108/NN2A0 INT_R_X39Y108/NN2END_S2_0 INT_R_X39Y108/NR1END0 INT_R_X39Y109/EE2BEG0 INT_R_X39Y109/IMUX40 INT_R_X39Y109/NN2END0 INT_R_X39Y109/NR1BEG0 INT_R_X39Y110/IMUX40 INT_R_X39Y110/NR1END0 INT_R_X41Y107/EE2END0 INT_R_X41Y107/IMUX40 INT_R_X41Y108/EE2END0 INT_R_X41Y108/NN2BEG0 INT_R_X41Y109/EE2END0 INT_R_X41Y109/IMUX40 INT_R_X41Y109/NN2A0 INT_R_X41Y109/NN2END_S2_0 INT_R_X41Y110/IMUX40 INT_R_X41Y110/NN2END0 VBRK_X99Y112/VBRK_EE2BEG0 VBRK_X99Y113/VBRK_EE2BEG0 VBRK_X99Y114/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X39Y107/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X39Y108/INT_R.NR1END0->>EE2BEG0 INT_R_X39Y108/INT_R.NR1END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>EE2BEG0 INT_R_X39Y109/INT_R.NN2END0->>IMUX40 INT_R_X39Y109/INT_R.NN2END0->>NR1BEG0 INT_R_X39Y110/INT_R.NR1END0->>IMUX40 INT_R_X41Y107/INT_R.EE2END0->>IMUX40 INT_R_X41Y108/INT_R.EE2END0->>NN2BEG0 INT_R_X41Y109/INT_R.EE2END0->>IMUX40 INT_R_X41Y110/INT_R.NN2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

wptr[3]_i_2_n_0 - 
wires: CLBLM_R_X39Y107/CLBLM_FAN6 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS18 CLBLM_R_X39Y107/CLBLM_L_C CLBLM_R_X39Y107/CLBLM_L_CE CLBLM_R_X39Y107/CLBLM_L_CMUX INT_R_X39Y107/BYP_ALT1 INT_R_X39Y107/BYP_BOUNCE1 INT_R_X39Y107/FAN6 INT_R_X39Y107/FAN_ALT6 INT_R_X39Y107/LOGIC_OUTS18 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X39Y107/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X39Y107/INT_R.BYP_BOUNCE1->>FAN_ALT6 INT_R_X39Y107/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y107/INT_R.LOGIC_OUTS18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

wptr[0]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/wptr_reg[1] - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG2 CLBLL_L_X40Y108/CLBLL_NE2A2 CLBLL_L_X40Y109/CLBLL_EE2BEG2 CLBLL_L_X40Y109/CLBLL_NW2A2 CLBLM_R_X39Y107/CLBLM_EE2BEG2 CLBLM_R_X39Y107/CLBLM_IMUX25 CLBLM_R_X39Y107/CLBLM_IMUX3 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y107/CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_L_AMUX CLBLM_R_X39Y107/CLBLM_L_B5 CLBLM_R_X39Y108/CLBLM_IMUX45 CLBLM_R_X39Y108/CLBLM_M_D2 CLBLM_R_X39Y108/CLBLM_NE2A2 CLBLM_R_X39Y109/CLBLM_EE2BEG2 CLBLM_R_X39Y109/CLBLM_IMUX45 CLBLM_R_X39Y109/CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_NW2A2 CLBLM_R_X39Y110/CLBLM_IMUX45 CLBLM_R_X39Y110/CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_IMUX45 CLBLM_R_X41Y107/CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_IMUX45 CLBLM_R_X41Y109/CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_IMUX45 CLBLM_R_X41Y110/CLBLM_M_D2 INT_L_X38Y109/ER1BEG2 INT_L_X38Y109/NN2BEG1 INT_L_X38Y109/SL1END1 INT_L_X38Y109/WL1END0 INT_L_X38Y110/ER1BEG2 INT_L_X38Y110/NN2A1 INT_L_X38Y110/SL1BEG1 INT_L_X38Y110/SR1END1 INT_L_X38Y111/NN2END1 INT_L_X38Y111/SR1BEG1 INT_L_X40Y107/EE2A2 INT_L_X40Y108/NE2END2 INT_L_X40Y108/NW2BEG2 INT_L_X40Y109/EE2A2 INT_L_X40Y109/NW2A2 INT_R_X39Y107/EE2BEG2 INT_R_X39Y107/FAN_ALT5 INT_R_X39Y107/FAN_BOUNCE5 INT_R_X39Y107/IMUX25 INT_R_X39Y107/IMUX3 INT_R_X39Y107/LOGIC_OUTS16 INT_R_X39Y107/NE2BEG2 INT_R_X39Y107/NR1BEG2 INT_R_X39Y108/IMUX45 INT_R_X39Y108/NE2A2 INT_R_X39Y108/NR1END2 INT_R_X39Y109/BYP_ALT5 INT_R_X39Y109/BYP_BOUNCE5 INT_R_X39Y109/EE2BEG2 INT_R_X39Y109/ER1END2 INT_R_X39Y109/IMUX45 INT_R_X39Y109/NW2END2 INT_R_X39Y109/WL1BEG0 INT_R_X39Y110/ER1END2 INT_R_X39Y110/IMUX45 INT_R_X41Y107/EE2END2 INT_R_X41Y107/IMUX45 INT_R_X41Y109/EE2END2 INT_R_X41Y109/IMUX45 INT_R_X41Y109/NR1BEG2 INT_R_X41Y110/IMUX45 INT_R_X41Y110/NR1END2 VBRK_X99Y112/VBRK_EE2BEG2 VBRK_X99Y113/VBRK_NE2A2 VBRK_X99Y114/VBRK_EE2BEG2 VBRK_X99Y114/VBRK_NW2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y109/INT_L.SL1END1->>ER1BEG2 INT_L_X38Y109/INT_L.WL1END0->>NN2BEG1 INT_L_X38Y110/INT_L.SR1END1->>ER1BEG2 INT_L_X38Y110/INT_L.SR1END1->>SL1BEG1 INT_L_X38Y111/INT_L.NN2END1->>SR1BEG1 INT_L_X40Y108/INT_L.NE2END2->>NW2BEG2 INT_R_X39Y107/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X39Y107/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X39Y108/INT_R.NR1END2->>IMUX45 INT_R_X39Y109/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y109/INT_R.BYP_BOUNCE5->>IMUX45 INT_R_X39Y109/INT_R.ER1END2->>EE2BEG2 INT_R_X39Y109/INT_R.NW2END2->>BYP_ALT5 INT_R_X39Y109/INT_R.NW2END2->>WL1BEG0 INT_R_X39Y110/INT_R.ER1END2->>IMUX45 INT_R_X41Y107/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>IMUX45 INT_R_X41Y109/INT_R.EE2END2->>NR1BEG2 INT_R_X41Y110/INT_R.NR1END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

wptr[1]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/wptr_reg[2] - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG2 CLBLL_L_X40Y109/CLBLL_WW2END2 CLBLL_L_X40Y110/CLBLL_WW2END2 CLBLL_L_X42Y108/CLBLL_NE2A3 CLBLL_L_X42Y109/CLBLL_NW2A3 CLBLL_L_X42Y110/CLBLL_NW2A3 CLBLM_R_X39Y107/CLBLM_ER1BEG2 CLBLM_R_X39Y107/CLBLM_IMUX19 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y107/CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_L_BQ CLBLM_R_X39Y108/CLBLM_IMUX38 CLBLM_R_X39Y108/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_IMUX38 CLBLM_R_X39Y109/CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_WW2END2 CLBLM_R_X39Y110/CLBLM_IMUX38 CLBLM_R_X39Y110/CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_WW2END2 CLBLM_R_X41Y107/CLBLM_IMUX38 CLBLM_R_X41Y107/CLBLM_M_D3 CLBLM_R_X41Y108/CLBLM_NE2A3 CLBLM_R_X41Y109/CLBLM_IMUX38 CLBLM_R_X41Y109/CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_NW2A3 CLBLM_R_X41Y110/CLBLM_IMUX38 CLBLM_R_X41Y110/CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_NW2A3 INT_L_X40Y107/ER1BEG3 INT_L_X40Y107/ER1END2 INT_L_X40Y109/WW2A2 INT_L_X40Y110/WW2A2 INT_L_X42Y108/NE2END3 INT_L_X42Y108/NR1BEG3 INT_L_X42Y108/NW2BEG3 INT_L_X42Y109/NR1END3 INT_L_X42Y109/NW2A3 INT_L_X42Y109/NW2BEG3 INT_L_X42Y110/NW2A3 INT_R_X39Y107/ER1BEG2 INT_R_X39Y107/IMUX19 INT_R_X39Y107/LOGIC_OUTS1 INT_R_X39Y108/IMUX38 INT_R_X39Y108/SL1END3 INT_R_X39Y109/IMUX38 INT_R_X39Y109/SL1BEG3 INT_R_X39Y109/SR1END3 INT_R_X39Y109/WW2END2 INT_R_X39Y110/IMUX38 INT_R_X39Y110/SR1BEG3 INT_R_X39Y110/SR1END_N3_3 INT_R_X39Y110/WW2END2 INT_R_X41Y107/ER1END3 INT_R_X41Y107/IMUX38 INT_R_X41Y107/NE2BEG3 INT_R_X41Y108/ER1END_N3_3 INT_R_X41Y108/NE2A3 INT_R_X41Y109/IMUX38 INT_R_X41Y109/NW2END3 INT_R_X41Y109/WW2BEG2 INT_R_X41Y110/IMUX38 INT_R_X41Y110/NW2END3 INT_R_X41Y110/WW2BEG2 VBRK_X99Y112/VBRK_ER1BEG2 VBRK_X99Y114/VBRK_WW2END2 VBRK_X99Y115/VBRK_WW2END2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X40Y107/INT_L.ER1END2->>ER1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NR1BEG3 INT_L_X42Y108/INT_L.NE2END3->>NW2BEG3 INT_L_X42Y109/INT_L.NR1END3->>NW2BEG3 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X39Y108/INT_R.SL1END3->>IMUX38 INT_R_X39Y109/INT_R.SR1END3->>SL1BEG3 INT_R_X39Y109/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>IMUX38 INT_R_X39Y110/INT_R.WW2END2->>SR1BEG3 INT_R_X41Y107/INT_R.ER1END3->>IMUX38 INT_R_X41Y107/INT_R.ER1END3->>NE2BEG3 INT_R_X41Y109/INT_R.NW2END3->>IMUX38 INT_R_X41Y109/INT_R.NW2END3->>WW2BEG2 INT_R_X41Y110/INT_R.NW2END3->>IMUX38 INT_R_X41Y110/INT_R.NW2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

wptr[2]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u2/pixel_buf/wptr_reg[3] - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG1 CLBLL_L_X40Y111/CLBLL_NE2A2 CLBLM_R_X39Y107/CLBLM_ER1BEG1 CLBLM_R_X39Y107/CLBLM_IMUX14 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y107/CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_L_BMUX CLBLM_R_X39Y108/CLBLM_IMUX44 CLBLM_R_X39Y108/CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_IMUX44 CLBLM_R_X39Y109/CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_IMUX44 CLBLM_R_X39Y110/CLBLM_M_D4 CLBLM_R_X39Y111/CLBLM_NE2A2 CLBLM_R_X41Y107/CLBLM_IMUX44 CLBLM_R_X41Y107/CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_IMUX44 CLBLM_R_X41Y109/CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_IMUX44 CLBLM_R_X41Y110/CLBLM_M_D4 INT_L_X40Y107/ER1BEG2 INT_L_X40Y107/ER1END1 INT_L_X40Y110/SE2A2 INT_L_X40Y111/NE2END2 INT_L_X40Y111/SE2BEG2 INT_R_X39Y107/ER1BEG1 INT_R_X39Y107/IMUX14 INT_R_X39Y107/LOGIC_OUTS17 INT_R_X39Y107/NL1BEG2 INT_R_X39Y107/SR1BEG_S0 INT_R_X39Y108/IMUX44 INT_R_X39Y108/NL1END2 INT_R_X39Y108/NR1BEG2 INT_R_X39Y109/IMUX44 INT_R_X39Y109/NR1BEG2 INT_R_X39Y109/NR1END2 INT_R_X39Y110/IMUX44 INT_R_X39Y110/NE2BEG2 INT_R_X39Y110/NR1END2 INT_R_X39Y111/NE2A2 INT_R_X41Y107/ER1END2 INT_R_X41Y107/IMUX44 INT_R_X41Y109/IMUX44 INT_R_X41Y109/SL1END2 INT_R_X41Y110/IMUX44 INT_R_X41Y110/SE2END2 INT_R_X41Y110/SL1BEG2 VBRK_X99Y112/VBRK_ER1BEG1 VBRK_X99Y116/VBRK_NE2A2 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y107/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X40Y107/INT_L.ER1END1->>ER1BEG2 INT_L_X40Y111/INT_L.NE2END2->>SE2BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y107/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y107/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X39Y108/INT_R.NL1END2->>IMUX44 INT_R_X39Y108/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y109/INT_R.NR1END2->>IMUX44 INT_R_X39Y109/INT_R.NR1END2->>NR1BEG2 INT_R_X39Y110/INT_R.NR1END2->>IMUX44 INT_R_X39Y110/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y107/INT_R.ER1END2->>IMUX44 INT_R_X41Y109/INT_R.SL1END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>IMUX44 INT_R_X41Y110/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

wptr[3]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry_n_0 - 
wires: CLBLM_R_X39Y97/CLBLM_L_COUT CLBLM_R_X39Y97/CLBLM_L_COUT_N CLBLM_R_X39Y98/CLBLM_L_CIN 
pips: CLBLM_R_X39Y97/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__0_n_0 - 
wires: CLBLM_R_X39Y98/CLBLM_L_COUT CLBLM_R_X39Y98/CLBLM_L_COUT_N CLBLM_R_X39Y99/CLBLM_L_CIN 
pips: CLBLM_R_X39Y98/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/gate_cnt/cnt/_inferred__0_carry__1_n_0 - 
wires: BRKH_CLB_X39Y99/BRKH_CLB_COUT0_R CLBLM_R_X39Y100/CLBLM_L_CIN CLBLM_R_X39Y99/CLBLM_L_COUT CLBLM_R_X39Y99/CLBLM_L_COUT_N 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry_n_0 - 
wires: CLBLL_R_X45Y104/CLBLL_L_COUT CLBLL_R_X45Y104/CLBLL_L_COUT_N CLBLL_R_X45Y105/CLBLL_L_CIN 
pips: CLBLL_R_X45Y104/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__0_n_0 - 
wires: CLBLL_R_X45Y105/CLBLL_L_COUT CLBLL_R_X45Y105/CLBLL_L_COUT_N CLBLL_R_X45Y106/CLBLL_L_CIN 
pips: CLBLL_R_X45Y105/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/hor_gen/len_cnt/cnt/_inferred__0_carry__1_n_0 - 
wires: CLBLL_R_X45Y106/CLBLL_L_COUT CLBLL_R_X45Y106/CLBLL_L_COUT_N CLBLL_R_X45Y107/CLBLL_L_CIN 
pips: CLBLL_R_X45Y106/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry_n_0 - 
wires: CLBLM_R_X41Y98/CLBLM_M_COUT CLBLM_R_X41Y98/CLBLM_M_COUT_N CLBLM_R_X41Y99/CLBLM_M_CIN 
pips: CLBLM_R_X41Y98/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__0_n_0 - 
wires: BRKH_CLB_X41Y99/BRKH_CLB_COUT1_R CLBLM_R_X41Y100/CLBLM_M_CIN CLBLM_R_X41Y99/CLBLM_M_COUT CLBLM_R_X41Y99/CLBLM_M_COUT_N 
pips: CLBLM_R_X41Y99/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/gate_cnt/cnt/_inferred__0_carry__1_n_0 - 
wires: CLBLM_R_X41Y100/CLBLM_M_COUT CLBLM_R_X41Y100/CLBLM_M_COUT_N CLBLM_R_X41Y101/CLBLM_M_CIN 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry_n_0 - 
wires: BRKH_CLB_X43Y99/BRKH_CLB_COUT0_R CLBLM_R_X43Y100/CLBLM_L_CIN CLBLM_R_X43Y99/CLBLM_L_COUT CLBLM_R_X43Y99/CLBLM_L_COUT_N 
pips: CLBLM_R_X43Y99/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__0_n_0 - 
wires: CLBLM_R_X43Y100/CLBLM_L_COUT CLBLM_R_X43Y100/CLBLM_L_COUT_N CLBLM_R_X43Y101/CLBLM_L_CIN 
pips: CLBLM_R_X43Y100/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u3/tblk.vtgen/ver_gen/len_cnt/cnt/_inferred__0_carry__1_n_0 - 
wires: CLBLM_R_X43Y101/CLBLM_L_COUT CLBLM_R_X43Y101/CLBLM_L_COUT_N CLBLM_R_X43Y102/CLBLM_L_CIN 
pips: CLBLM_R_X43Y101/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/minusOp_carry_n_0 - 
wires: CLBLM_L_X36Y100/CLBLM_L_COUT CLBLM_L_X36Y100/CLBLM_L_COUT_N CLBLM_L_X36Y101/CLBLM_L_CIN 
pips: CLBLM_L_X36Y100/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/minusOp__20[3] - 
wires: CLBLM_L_X36Y100/CLBLM_LOGIC_OUTS19 CLBLM_L_X36Y100/CLBLM_L_DMUX CLBLM_L_X36Y101/CLBLM_IMUX8 CLBLM_L_X36Y101/CLBLM_M_A5 INT_L_X36Y100/LOGIC_OUTS_L19 INT_L_X36Y100/NL1BEG0 INT_L_X36Y100/NL1END_S3_0 INT_L_X36Y101/IMUX_L8 INT_L_X36Y101/NL1END0 
pips: CLBLM_L_X36Y100/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X36Y100/INT_L.LOGIC_OUTS_L19->>NL1BEG0 INT_L_X36Y101/INT_L.NL1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/minusOp__20[2] - 
wires: CLBLM_L_X36Y100/CLBLM_LOGIC_OUTS18 CLBLM_L_X36Y100/CLBLM_L_CMUX CLBLM_L_X36Y101/CLBLM_IMUX24 CLBLM_L_X36Y101/CLBLM_M_B5 INT_L_X36Y100/LOGIC_OUTS_L18 INT_L_X36Y100/NR1BEG0 INT_L_X36Y101/IMUX_L24 INT_L_X36Y101/NR1END0 
pips: CLBLM_L_X36Y100/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X36Y100/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X36Y101/INT_L.NR1END0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/minusOp__20[1] - 
wires: CLBLM_L_X36Y100/CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y100/CLBLM_L_BMUX CLBLM_L_X36Y101/CLBLM_IMUX15 CLBLM_L_X36Y101/CLBLM_M_B1 INT_L_X36Y100/LOGIC_OUTS_L17 INT_L_X36Y100/NR1BEG3 INT_L_X36Y101/IMUX_L15 INT_L_X36Y101/NR1END3 
pips: CLBLM_L_X36Y100/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X36Y100/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X36Y101/INT_L.NR1END3->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/minusOp__20[7] - 
wires: CLBLM_L_X36Y101/CLBLM_IMUX2 CLBLM_L_X36Y101/CLBLM_LOGIC_OUTS19 CLBLM_L_X36Y101/CLBLM_L_DMUX CLBLM_L_X36Y101/CLBLM_M_A2 INT_L_X36Y101/IMUX_L2 INT_L_X36Y101/LOGIC_OUTS_L19 
pips: CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X36Y101/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X36Y101/INT_L.LOGIC_OUTS_L19->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/minusOp__20[6] - 
wires: CLBLM_L_X36Y101/CLBLM_IMUX17 CLBLM_L_X36Y101/CLBLM_LOGIC_OUTS18 CLBLM_L_X36Y101/CLBLM_L_CMUX CLBLM_L_X36Y101/CLBLM_M_B3 INT_L_X36Y101/IMUX_L17 INT_L_X36Y101/LOGIC_OUTS_L18 
pips: CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X36Y101/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X36Y101/INT_L.LOGIC_OUTS_L18->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/minusOp__20[5] - 
wires: CLBLM_L_X36Y101/CLBLM_IMUX12 CLBLM_L_X36Y101/CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y101/CLBLM_L_BMUX CLBLM_L_X36Y101/CLBLM_M_B6 INT_L_X36Y101/FAN_ALT1 INT_L_X36Y101/FAN_BOUNCE1 INT_L_X36Y101/IMUX_L12 INT_L_X36Y101/LOGIC_OUTS_L17 
pips: CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X36Y101/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X36Y101/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y101/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X36Y101/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/minusOp__20[4] - 
wires: CLBLM_L_X36Y101/CLBLM_IMUX7 CLBLM_L_X36Y101/CLBLM_LOGIC_OUTS16 CLBLM_L_X36Y101/CLBLM_L_AMUX CLBLM_L_X36Y101/CLBLM_M_A1 INT_L_X36Y101/BYP_ALT3 INT_L_X36Y101/BYP_BOUNCE3 INT_L_X36Y101/IMUX_L7 INT_L_X36Y101/LOGIC_OUTS_L16 INT_L_X36Y102/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X36Y101/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X36Y101/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X36Y101/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X36Y101/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/rempty - 
wires: CLBLM_L_X36Y101/CLBLM_IMUX3 CLBLM_L_X36Y101/CLBLM_L_A2 CLBLM_R_X37Y101/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y101/CLBLM_M_AQ INT_L_X36Y101/IMUX_L3 INT_L_X36Y101/WR1END1 INT_R_X37Y101/LOGIC_OUTS4 INT_R_X37Y101/WR1BEG1 
pips: CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X37Y101/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y101/INT_L.WR1END1->>IMUX_L3 INT_R_X37Y101/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/wfull - 
wires: CLBLM_L_X36Y101/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y101/CLBLM_M_AQ CLBLM_R_X37Y103/CLBLM_BYP0 CLBLM_R_X37Y103/CLBLM_L_AX INT_L_X36Y101/LOGIC_OUTS_L4 INT_L_X36Y101/NE2BEG0 INT_L_X36Y102/NE2A0 INT_R_X37Y101/NE2END_S3_0 INT_R_X37Y102/NE2END0 INT_R_X37Y102/NR1BEG0 INT_R_X37Y103/BYP0 INT_R_X37Y103/BYP_ALT0 INT_R_X37Y103/NR1END0 
pips: CLBLM_L_X36Y101/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y103/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X36Y101/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X37Y102/INT_R.NE2END0->>NR1BEG0 INT_R_X37Y103/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y103/INT_R.NR1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u4/geqOp - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__1[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__1[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__1[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__1[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__1[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__1[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__1[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__1[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wfull_i_2_n_0 - 
wires: CLBLM_L_X36Y101/CLBLM_IMUX11 CLBLM_L_X36Y101/CLBLM_LOGIC_OUTS13 CLBLM_L_X36Y101/CLBLM_M_A4 CLBLM_L_X36Y101/CLBLM_M_B INT_L_X36Y101/IMUX_L11 INT_L_X36Y101/LOGIC_OUTS_L13 
pips: CLBLM_L_X36Y101/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X36Y101/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X36Y101/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wptr[7]_i_2_n_0 - 
wires: CLBLM_R_X37Y102/CLBLM_IMUX24 CLBLM_R_X37Y102/CLBLM_LOGIC_OUTS22 CLBLM_R_X37Y102/CLBLM_M_B5 CLBLM_R_X37Y102/CLBLM_M_C CLBLM_R_X37Y102/CLBLM_M_CMUX INT_R_X37Y102/IMUX24 INT_R_X37Y102/LOGIC_OUTS22 
pips: CLBLM_R_X37Y102/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y102/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X37Y102/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X37Y102/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 


####################################################
# Bels
SLICE_X64Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A3*A6*A5) , 
NAME: SLICE_X64Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A5)+((~A3)*(~A1)*A5) , 
NAME: SLICE_X68Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A5)+((~A6)*(~A3)*A5) , 
NAME: SLICE_X68Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A1)+((~A5)*(~A3)*A1)) , 
NAME: SLICE_X72Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A1)+((~A2)*(~A3)*A1)) , 
NAME: SLICE_X72Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A1)+((~A5)*(~A2)*A1) , 
NAME: SLICE_X68Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A2)+((~A1)*(~A4)*A2) , 
NAME: SLICE_X67Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A5)+((~A4)*(~A1)*A5) , 
NAME: SLICE_X74Y104/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2)+((~A1)*(~A6)*A2) , 
NAME: SLICE_X72Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A4)+((~A6)*(~A1)*A4) , 
NAME: SLICE_X74Y104/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A3)+((~A4)*(~A5)*A3)) , 
NAME: SLICE_X68Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A3)+((~A5)*(~A2)*A3)) , 
NAME: SLICE_X68Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A1)+((~A2)*(~A4)*A1) , 
NAME: SLICE_X71Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A4)+((~A1)*(~A6)*A4) , 
NAME: SLICE_X68Y106/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A4)+((~A3)*(~A1)*A4)) , 
NAME: SLICE_X71Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A4)+((~A2)*(~A3)*A4) , 
NAME: SLICE_X71Y107/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y106/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A3)+((~A5)*(~A6)*A3) , 
NAME: SLICE_X68Y106/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A1)+((~A4)*(~A2)*A1)) , 
NAME: SLICE_X70Y107/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y107/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A3)+((~A2)*(~A5)*A3) , 
NAME: SLICE_X71Y107/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A1)+((~A2)*(~A3)*A1) , 
NAME: SLICE_X68Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A3)+((~A5)*(~A1)*A3) , 
NAME: SLICE_X68Y107/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A6)+((~A1)*(~A4)*A6) , 
NAME: SLICE_X68Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1)+(A6*A2*(~A1)*A4*A5)+(A6*A2*(~A1)*A4*(~A5)*A3)+(A6*A2*(~A1)*(~A4)*(~A5)*A3)+(A6*(~A2)*A1*A5)+(A6*(~A2)*(~A1)*A4*A5)+(A6*(~A2)*(~A1)*A4*(~A5)*A3)+(A6*(~A2)*(~A1)*(~A4)*(~A5)*A3)+((~A6)*A2*A1*(~A5))+((~A6)*A2*(~A1)*A4*A5)+((~A6)*A2*(~A1)*A4*(~A5)*A3)+((~A6)*A2*(~A1)*(~A4)*(~A5)*A3)+((~A6)*(~A2)*(~A1)*A4*A5)+((~A6)*(~A2)*(~A1)*A4*(~A5)*A3)+((~A6)*(~A2)*(~A1)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X65Y107/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2) , 
NAME: SLICE_X68Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A3)+((~A6)*(~A1)*A3) , 
NAME: SLICE_X68Y108/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2)) , 
NAME: SLICE_X68Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1)+(A2*A4*(~A1)*A6*A3)+(A2*A4*(~A1)*A6*(~A3)*A5)+(A2*A4*(~A1)*(~A6)*(~A3)*A5)+(A2*(~A4)*A1*A3)+(A2*(~A4)*(~A1)*A6*A3)+(A2*(~A4)*(~A1)*A6*(~A3)*A5)+(A2*(~A4)*(~A1)*(~A6)*(~A3)*A5)+((~A2)*A4*A1*(~A3))+((~A2)*A4*(~A1)*A6*A3)+((~A2)*A4*(~A1)*A6*(~A3)*A5)+((~A2)*A4*(~A1)*(~A6)*(~A3)*A5)+((~A2)*(~A4)*(~A1)*A6*A3)+((~A2)*(~A4)*(~A1)*A6*(~A3)*A5)+((~A2)*(~A4)*(~A1)*(~A6)*(~A3)*A5) , 
NAME: SLICE_X67Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A3)+((~A6)*(~A2)*A3) , 
NAME: SLICE_X68Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5)+(A2*A3*(~A5)*A6*A4)+(A2*A3*(~A5)*A6*(~A4)*A1)+(A2*A3*(~A5)*(~A6)*(~A4)*A1)+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*A6*A4)+(A2*(~A3)*(~A5)*A6*(~A4)*A1)+(A2*(~A3)*(~A5)*(~A6)*(~A4)*A1)+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A6*A4)+((~A2)*A3*(~A5)*A6*(~A4)*A1)+((~A2)*A3*(~A5)*(~A6)*(~A4)*A1)+((~A2)*(~A3)*(~A5)*A6*A4)+((~A2)*(~A3)*(~A5)*A6*(~A4)*A1)+((~A2)*(~A3)*(~A5)*(~A6)*(~A4)*A1) , 
NAME: SLICE_X63Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A3)+((~A2)*(~A5)*A3) , 
NAME: SLICE_X68Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3)+(A2*A4*(~A3)*A1*A5)+(A2*A4*(~A3)*A1*(~A5)*A6)+(A2*A4*(~A3)*(~A1)*(~A5)*A6)+(A2*(~A4)*A3*A5)+(A2*(~A4)*(~A3)*A1*A5)+(A2*(~A4)*(~A3)*A1*(~A5)*A6)+(A2*(~A4)*(~A3)*(~A1)*(~A5)*A6)+((~A2)*A4*A3*(~A5))+((~A2)*A4*(~A3)*A1*A5)+((~A2)*A4*(~A3)*A1*(~A5)*A6)+((~A2)*A4*(~A3)*(~A1)*(~A5)*A6)+((~A2)*(~A4)*(~A3)*A1*A5)+((~A2)*(~A4)*(~A3)*A1*(~A5)*A6)+((~A2)*(~A4)*(~A3)*(~A1)*(~A5)*A6) , 
NAME: SLICE_X68Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A2)+((~A5)*(~A4)*A2) , 
NAME: SLICE_X67Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2)+(A1*A6*(~A2)*A3*A4)+(A1*A6*(~A2)*A3*(~A4)*A5)+(A1*A6*(~A2)*(~A3)*(~A4)*A5)+(A1*(~A6)*A2*A4)+(A1*(~A6)*(~A2)*A3*A4)+(A1*(~A6)*(~A2)*A3*(~A4)*A5)+(A1*(~A6)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*A6*A2*(~A4))+((~A1)*A6*(~A2)*A3*A4)+((~A1)*A6*(~A2)*A3*(~A4)*A5)+((~A1)*A6*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A6)*(~A2)*A3*A4)+((~A1)*(~A6)*(~A2)*A3*(~A4)*A5)+((~A1)*(~A6)*(~A2)*(~A3)*(~A4)*A5) , 
NAME: SLICE_X67Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A6)+((~A1)*(~A2)*A6) , 
NAME: SLICE_X67Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A1*A5)+(A4*A2*(~A6)*A1*(~A5)*A3)+(A4*A2*(~A6)*(~A1)*(~A5)*A3)+(A4*(~A2)*A6*A5)+(A4*(~A2)*(~A6)*A1*A5)+(A4*(~A2)*(~A6)*A1*(~A5)*A3)+(A4*(~A2)*(~A6)*(~A1)*(~A5)*A3)+((~A4)*A2*A6*(~A5))+((~A4)*A2*(~A6)*A1*A5)+((~A4)*A2*(~A6)*A1*(~A5)*A3)+((~A4)*A2*(~A6)*(~A1)*(~A5)*A3)+((~A4)*(~A2)*(~A6)*A1*A5)+((~A4)*(~A2)*(~A6)*A1*(~A5)*A3)+((~A4)*(~A2)*(~A6)*(~A1)*(~A5)*A3) , 
NAME: SLICE_X65Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2) , 
NAME: SLICE_X68Y102/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4)+(A3*A5*(~A4)*A6*A2)+(A3*A5*(~A4)*A6*(~A2)*A1)+(A3*A5*(~A4)*(~A6)*(~A2)*A1)+(A3*(~A5)*A4*A2)+(A3*(~A5)*(~A4)*A6*A2)+(A3*(~A5)*(~A4)*A6*(~A2)*A1)+(A3*(~A5)*(~A4)*(~A6)*(~A2)*A1)+((~A3)*A5*A4*(~A2))+((~A3)*A5*(~A4)*A6*A2)+((~A3)*A5*(~A4)*A6*(~A2)*A1)+((~A3)*A5*(~A4)*(~A6)*(~A2)*A1)+((~A3)*(~A5)*(~A4)*A6*A2)+((~A3)*(~A5)*(~A4)*A6*(~A2)*A1)+((~A3)*(~A5)*(~A4)*(~A6)*(~A2)*A1) , 
NAME: SLICE_X68Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y107/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A1)+((~A5)*(~A6)*A1) , 
NAME: SLICE_X68Y107/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6)+(A4*A1*(~A6)*A2*A5)+(A4*A1*(~A6)*A2*(~A5)*A3)+(A4*A1*(~A6)*(~A2)*(~A5)*A3)+(A4*(~A1)*A6*A5)+(A4*(~A1)*(~A6)*A2*A5)+(A4*(~A1)*(~A6)*A2*(~A5)*A3)+(A4*(~A1)*(~A6)*(~A2)*(~A5)*A3)+((~A4)*A1*A6*(~A5))+((~A4)*A1*(~A6)*A2*A5)+((~A4)*A1*(~A6)*A2*(~A5)*A3)+((~A4)*A1*(~A6)*(~A2)*(~A5)*A3)+((~A4)*(~A1)*(~A6)*A2*A5)+((~A4)*(~A1)*(~A6)*A2*(~A5)*A3)+((~A4)*(~A1)*(~A6)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X63Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A2)+((~A4)*A1*(~A2))+((~A4)*(~A1))) , 
NAME: SLICE_X59Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A3*A1*A6*A4) , 
NAME: SLICE_X72Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1)*(~A2))+((~A3)*A1)+((~A3)*(~A1)*A2)) , 
NAME: SLICE_X70Y104/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6*(~A3)*A2*A1)+(A4*A5*(~A6)*A2*A1)+(A4*(~A5)*A2*A1)+((~A4)*A2*A1) , 
NAME: SLICE_X64Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A3)+((~A6)*A5*A2*(~A4)*A3)+((~A6)*A5*(~A2)*A1*(~A4)*A3)+((~A6)*A5*(~A2)*(~A1)*A4)+((~A6)*A5*(~A2)*(~A1)*(~A4)*A3)+((~A6)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X65Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2)*(~A5))+((~A4)*A3*A6*A1*(~A5))+((~A4)*A3*A6*(~A1)*(~A2)*(~A5))+((~A4)*A3*(~A6)*A1)+((~A4)*A3*(~A6)*(~A1)*A2*A5)+((~A4)*A3*(~A6)*(~A1)*(~A2))+((~A4)*(~A3)*A1*(~A5))+((~A4)*(~A3)*(~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X65Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*(~A3))) , 
NAME: SLICE_X64Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*(~A4))+(A6*(~A5)*A3*(~A4))+(A6*(~A5)*(~A3))+((~A6)*(~A5)*A3*(~A2)*A4) , 
NAME: SLICE_X65Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X60Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X60Y103/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A1)+((~A2)*A3*A5*A6*(~A4)*A1)+((~A2)*A3*A5*(~A6)*A4)+((~A2)*A3*A5*(~A6)*(~A4)*A1)+((~A2)*A3*(~A5)*(~A4)*A1)+((~A2)*(~A3)*(~A4)*A1) , 
NAME: SLICE_X64Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A3)*A5)+(A2*(~A6)*(~A3)*A1*A5)+(A2*(~A6)*(~A3)*(~A1)*A5*(~A4))+((~A2)*A6*(~A3)*(~A1)*A5)+((~A2)*(~A6)*(~A3)*(~A1)*A5*(~A4)) , 
NAME: SLICE_X65Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y104/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A3)) , 
NAME: SLICE_X64Y104/D5LUT, 
TYPE: LUT5, 

SLICE_X62Y105/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A4)) , 
NAME: SLICE_X62Y105/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5*A3*(~A2)*(~A4))+((~A6)*A5*(~A3)*A2*A4*A1)+((~A6)*A5*(~A3)*(~A2)*(~A4))+((~A6)*(~A5)*A3*(~A2)*(~A4))+((~A6)*(~A5)*(~A3)*A2*A4*A1) , 
NAME: SLICE_X63Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y108/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A5)) , 
NAME: SLICE_X65Y108/B5LUT, 
TYPE: LUT5, 

SLICE_X63Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4*(~A3)*(~A1)*A2)+(A6*(~A5)*A2)+((~A6)*A5*A2)+((~A6)*(~A5)*A4*(~A3)*(~A1)*A2) , 
NAME: SLICE_X63Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A1)*A3*A4*(~A6)*A2) , 
NAME: SLICE_X62Y105/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2))+((~A1)*A2) , 
NAME: SLICE_X70Y104/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y104/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y104/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A4*A1)+(A6*(~A2)*A4*(~A1)*A5)+(A6*(~A2)*(~A4)*A5)+((~A6)*A4*A1)+((~A6)*A4*(~A1)*A5)+((~A6)*(~A4)*A5) , 
NAME: SLICE_X69Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A3)+(A6*(~A1)*(~A3)*A5)+((~A6)*A3)+((~A6)*(~A3)*A5) , 
NAME: SLICE_X68Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X61Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X61Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X61Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X61Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X61Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X61Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X61Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X61Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X61Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X61Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X61Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X61Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X61Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X61Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X61Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X64Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X64Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X64Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X64Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X64Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X64Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X64Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X64Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X64Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X64Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X64Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X64Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X64Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4))) , 
NAME: SLICE_X64Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X64Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A5)+(A2*(~A3)*(~A5)*A4)+((~A2)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X72Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A1)+(A2*(~A3)*(~A1)*A5*(~A4))+(A2*(~A3)*(~A1)*(~A5)*A4)+((~A2)*(~A3)*(~A1)*A5*(~A4))+((~A2)*(~A3)*(~A1)*(~A5)*A4)) , 
NAME: SLICE_X75Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A5*(~A3))+(A2*(~A6)*(~A5)*A3)+((~A2)*(~A6)*A5*(~A3))+((~A2)*(~A6)*(~A5)*A3) , 
NAME: SLICE_X65Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2)+((~A4)*(~A3)*A2)) , 
NAME: SLICE_X65Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A2*(~A3))+(A6*(~A4)*(~A2)*A3)+((~A6)*(~A4)*A2*(~A3))+((~A6)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X76Y103/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2)) , 
NAME: SLICE_X67Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A1)+(A3*(~A2)*(~A1)*A4)+((~A3)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X75Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A5)+(A2*(~A4)*(~A5)*A1*(~A3))+(A2*(~A4)*(~A5)*(~A1)*A3)+((~A2)*(~A4)*(~A5)*A1*(~A3))+((~A2)*(~A4)*(~A5)*(~A1)*A3)) , 
NAME: SLICE_X71Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A4)+(A6*(~A2)*(~A4)*A3)+((~A6)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X72Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A3)+((~A1)*(~A4)*A3)) , 
NAME: SLICE_X62Y99/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X67Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A5)+(A2*(~A6)*(~A5)*A3)+((~A2)*(~A6)*(~A5)*A3) , 
NAME: SLICE_X75Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A6)+(A4*(~A3)*(~A6)*A2)+((~A4)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X72Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A2)+((~A3)*(~A1)*A2)) , 
NAME: SLICE_X62Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2)+((~A4)*(~A3)*A2)) , 
NAME: SLICE_X67Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A1)+(A5*(~A3)*(~A1)*A4)+((~A5)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X72Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A4)+(A6*(~A5)*(~A4)*A1)+((~A6)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X70Y102/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A4)+((~A5)*(~A1)*A4) , 
NAME: SLICE_X62Y100/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X67Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A4)+((~A2)*(~A1)*A4)) , 
NAME: SLICE_X67Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3)+(A4*(~A5)*(~A3)*A6)+((~A4)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X72Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A4)+(A3*(~A5)*(~A4)*A2)+((~A3)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X70Y102/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2)) , 
NAME: SLICE_X62Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y101/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A5)+((~A3)*(~A1)*A5) , 
NAME: SLICE_X67Y101/A5LUT, 
TYPE: LUT5, 

SLICE_X72Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A3)+(A4*(~A1)*(~A3)*A2)+((~A4)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X72Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A4)+(A5*(~A1)*(~A4)*A2)+((~A5)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X70Y102/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y100/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A3)+((~A5)*(~A1)*A3) , 
NAME: SLICE_X62Y100/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X67Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A3)+((~A4)*(~A1)*A3)) , 
NAME: SLICE_X67Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A5)+(A1*(~A6)*(~A5)*A3)+((~A1)*(~A6)*(~A5)*A3) , 
NAME: SLICE_X72Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A4)+(A6*(~A1)*(~A4)*A5)+((~A6)*(~A1)*(~A4)*A5) , 
NAME: SLICE_X70Y102/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A1)+((~A2)*(~A5)*A1) , 
NAME: SLICE_X62Y100/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A3)+(A1*(~A6)*(~A3)*A2)+((~A1)*(~A6)*(~A3)*A2) , 
NAME: SLICE_X72Y107/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3)+((~A6)*(~A3)*(~A4)) , 
NAME: SLICE_X69Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*(~A3)*(~A4)*A1*(~A6)*(~A2)) , 
NAME: SLICE_X70Y105/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A3)+((~A4)*(~A5)*A3)) , 
NAME: SLICE_X67Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A1)+(A4*(~A6)*(~A1)*A2)+((~A4)*(~A6)*(~A1)*A2) , 
NAME: SLICE_X70Y99/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A3)+(A1*(~A6)*(~A3)*A4*A2)+(A1*(~A6)*(~A3)*(~A4)*A5*(~A2))+(A1*(~A6)*(~A3)*(~A4)*(~A5)*A2)+((~A1)*(~A6)*(~A3)*A4*A2)+((~A1)*(~A6)*(~A3)*(~A4)*A5*(~A2))+((~A1)*(~A6)*(~A3)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X76Y108/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2)+(A1*(~A6)*(~A2)*A5*A3)+(A1*(~A6)*(~A2)*(~A5)*A4*(~A3))+(A1*(~A6)*(~A2)*(~A5)*(~A4)*A3)+((~A1)*(~A6)*(~A2)*A5*A3)+((~A1)*(~A6)*(~A2)*(~A5)*A4*(~A3))+((~A1)*(~A6)*(~A2)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X70Y111/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A1*A2)+(A4*(~A5)*(~A1)*A6*(~A2))+(A4*(~A5)*(~A1)*(~A6)*A2)+((~A4)*(~A5)*A1*A2)+((~A4)*(~A5)*(~A1)*A6*(~A2))+((~A4)*(~A5)*(~A1)*(~A6)*A2) , 
NAME: SLICE_X66Y105/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2)) , 
NAME: SLICE_X62Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A4*A3)+(A5*(~A6)*(~A4)*A2*(~A3))+(A5*(~A6)*(~A4)*(~A2)*A3)+((~A5)*(~A6)*A4*A3)+((~A5)*(~A6)*(~A4)*A2*(~A3))+((~A5)*(~A6)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X74Y103/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A1)+((~A5)*(~A3)*A1)) , 
NAME: SLICE_X67Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A1)+(A4*(~A5)*(~A1)*A3)+((~A4)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X75Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A5)+(A3*(~A2)*(~A5)*A1)+((~A3)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X72Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A1*A2)+(A5*(~A6)*(~A1)*A3*A4*A2)+(A5*(~A6)*(~A1)*A3*(~A4)*(~A2))+(A5*(~A6)*(~A1)*(~A3)*A2)+((~A5)*(~A6)*A1*A2)+((~A5)*(~A6)*(~A1)*A3*A4*A2)+((~A5)*(~A6)*(~A1)*A3*(~A4)*(~A2))+((~A5)*(~A6)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X75Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A3*A2)+(A4*(~A1)*(~A3)*A6*A5*A2)+(A4*(~A1)*(~A3)*A6*(~A5)*(~A2))+(A4*(~A1)*(~A3)*(~A6)*A2)+((~A4)*(~A1)*A3*A2)+((~A4)*(~A1)*(~A3)*A6*A5*A2)+((~A4)*(~A1)*(~A3)*A6*(~A5)*(~A2))+((~A4)*(~A1)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X70Y111/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A5*A6)+(A2*(~A1)*(~A5)*A4*A3*A6)+(A2*(~A1)*(~A5)*A4*(~A3)*(~A6))+(A2*(~A1)*(~A5)*(~A4)*A6)+((~A2)*(~A1)*A5*A6)+((~A2)*(~A1)*(~A5)*A4*A3*A6)+((~A2)*(~A1)*(~A5)*A4*(~A3)*(~A6))+((~A2)*(~A1)*(~A5)*(~A4)*A6) , 
NAME: SLICE_X66Y105/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A3)+((~A5)*(~A1)*A3) , 
NAME: SLICE_X62Y97/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A3*A2)+(A1*(~A6)*(~A3)*A5*A4*A2)+(A1*(~A6)*(~A3)*A5*(~A4)*(~A2))+(A1*(~A6)*(~A3)*(~A5)*A2)+((~A1)*(~A6)*A3*A2)+((~A1)*(~A6)*(~A3)*A5*A4*A2)+((~A1)*(~A6)*(~A3)*A5*(~A4)*(~A2))+((~A1)*(~A6)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X74Y103/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A1)+((~A3)*(~A5)*A1)) , 
NAME: SLICE_X67Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A1)+(A5*(~A4)*(~A1)*A2)+((~A5)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X75Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A1)+(A5*(~A4)*(~A1)*A2)+((~A5)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X70Y99/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A1)+(A3*(~A6)*(~A1)*A4*A2)+(A3*(~A6)*(~A1)*(~A4)*(~A2))+((~A3)*(~A6)*(~A1)*A4*A2)+((~A3)*(~A6)*(~A1)*(~A4)*(~A2)) , 
NAME: SLICE_X76Y108/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A6)+(A2*(~A1)*(~A6)*A4*A3)+(A2*(~A1)*(~A6)*(~A4)*(~A3))+((~A2)*(~A1)*(~A6)*A4*A3)+((~A2)*(~A1)*(~A6)*(~A4)*(~A3)) , 
NAME: SLICE_X70Y110/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A1*A3)+(A4*(~A6)*(~A1)*(~A3))+((~A4)*(~A6)*A1*A3)+((~A4)*(~A6)*(~A1)*(~A3)) , 
NAME: SLICE_X67Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A2)+((~A4)*(~A5)*A2)) , 
NAME: SLICE_X62Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A1*A3)+(A6*(~A2)*(~A1)*(~A3))+((~A6)*(~A2)*A1*A3)+((~A6)*(~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X76Y103/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y101/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5)+(A1*(~A5)*A2)+((~A1)*(~A5)*A2) , 
NAME: SLICE_X67Y101/C5LUT, 
TYPE: LUT5, 

SLICE_X75Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A1)+(A6*(~A4)*(~A1)*A2)+((~A6)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X75Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y111/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A1)+((~A5)*(~A1)*A3*A2)+((~A5)*(~A1)*(~A3)) , 
NAME: SLICE_X70Y111/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y105/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A1)+((~A3)*(~A1)*A4*A2)+((~A3)*(~A1)*(~A4)) , 
NAME: SLICE_X66Y105/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A4)+((~A5)*(~A4)*A3*A2)+((~A5)*(~A4)*(~A3)) , 
NAME: SLICE_X76Y108/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A1)+((~A4)*(~A1)*A3*A5)+((~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X75Y103/A5LUT, 
TYPE: LUT5, 

SLICE_X72Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A4)+(A2*(~A5)*(~A4)*A3)+((~A2)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X72Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A5)+(A4*(~A2)*(~A5)*A3*(~A6))+(A4*(~A2)*(~A5)*(~A3)*A6)+((~A4)*(~A2)*(~A5)*A3*(~A6))+((~A4)*(~A2)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X73Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A4)+(A1*(~A3)*(~A4)*A2*(~A6))+(A1*(~A3)*(~A4)*(~A2)*A6)+((~A1)*(~A3)*(~A4)*A2*(~A6))+((~A1)*(~A3)*(~A4)*(~A2)*A6) , 
NAME: SLICE_X70Y110/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A2*(~A3))+(A5*(~A6)*(~A2)*A3)+((~A5)*(~A6)*A2*(~A3))+((~A5)*(~A6)*(~A2)*A3) , 
NAME: SLICE_X67Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y97/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A1)+((~A3)*(~A5)*A1) , 
NAME: SLICE_X62Y97/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A3*(~A5))+(A4*(~A2)*(~A3)*A5)+((~A4)*(~A2)*A3*(~A5))+((~A4)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X76Y105/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y101/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A2)+((~A5)*(~A1)*A2) , 
NAME: SLICE_X67Y101/B5LUT, 
TYPE: LUT5, 

SLICE_X77Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A2)+(A3*(~A4)*(~A2)*A6)+((~A3)*(~A4)*(~A2)*A6) , 
NAME: SLICE_X77Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A6)+(A3*(~A5)*(~A6)*A4)+((~A3)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X72Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A4)+(A1*(~A5)*(~A4)*A2*A3)+(A1*(~A5)*(~A4)*A2*(~A3)*(~A6))+(A1*(~A5)*(~A4)*(~A2)*(~A3)*A6)+((~A1)*(~A5)*(~A4)*A2*A3)+((~A1)*(~A5)*(~A4)*A2*(~A3)*(~A6))+((~A1)*(~A5)*(~A4)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X73Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A1)+(A2*(~A5)*(~A1)*A3*A4)+(A2*(~A5)*(~A1)*A3*(~A4)*(~A6))+(A2*(~A5)*(~A1)*(~A3)*(~A4)*A6)+((~A2)*(~A5)*(~A1)*A3*A4)+((~A2)*(~A5)*(~A1)*A3*(~A4)*(~A6))+((~A2)*(~A5)*(~A1)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X71Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A2*A3)+(A4*(~A5)*A2*(~A3)*(~A6))+(A4*(~A5)*(~A2)*(~A3)*A6)+((~A4)*(~A5)*A2*A3)+((~A4)*(~A5)*A2*(~A3)*(~A6))+((~A4)*(~A5)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X67Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A1)+((~A3)*(~A2)*A1)) , 
NAME: SLICE_X62Y99/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A2*A3)+(A1*(~A4)*A2*(~A3)*(~A5))+(A1*(~A4)*(~A2)*(~A3)*A5)+((~A1)*(~A4)*A2*A3)+((~A1)*(~A4)*A2*(~A3)*(~A5))+((~A1)*(~A4)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X76Y105/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A2)+((~A1)*(~A3)*A2) , 
NAME: SLICE_X67Y100/A5LUT, 
TYPE: LUT5, 

SLICE_X75Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A5)+(A3*(~A1)*(~A5)*A4)+((~A3)*(~A1)*(~A5)*A4) , 
NAME: SLICE_X75Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A5)+(A1*(~A4)*(~A5)*A2)+((~A1)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X70Y99/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A3*A5)+(A1*(~A6)*A3*(~A5)*A2*A4)+(A1*(~A6)*A3*(~A5)*(~A2))+(A1*(~A6)*(~A3)*(~A5)*A2*(~A4))+((~A1)*(~A6)*A3*A5)+((~A1)*(~A6)*A3*(~A5)*A2*A4)+((~A1)*(~A6)*A3*(~A5)*(~A2))+((~A1)*(~A6)*(~A3)*(~A5)*A2*(~A4)) , 
NAME: SLICE_X74Y110/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A2*A3)+(A4*(~A5)*A2*(~A3)*A6*A1)+(A4*(~A5)*A2*(~A3)*(~A6))+(A4*(~A5)*(~A2)*(~A3)*A6*(~A1))+((~A4)*(~A5)*A2*A3)+((~A4)*(~A5)*A2*(~A3)*A6*A1)+((~A4)*(~A5)*A2*(~A3)*(~A6))+((~A4)*(~A5)*(~A2)*(~A3)*A6*(~A1)) , 
NAME: SLICE_X71Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A1*A6)+(A2*(~A5)*A1*(~A6)*A3*A4)+(A2*(~A5)*A1*(~A6)*(~A3))+(A2*(~A5)*(~A1)*(~A6)*A3*(~A4))+((~A2)*(~A5)*A1*A6)+((~A2)*(~A5)*A1*(~A6)*A3*A4)+((~A2)*(~A5)*A1*(~A6)*(~A3))+((~A2)*(~A5)*(~A1)*(~A6)*A3*(~A4)) , 
NAME: SLICE_X70Y105/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y99/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A5)+((~A4)*(~A2)*A5) , 
NAME: SLICE_X62Y99/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2*A4)+(A1*(~A6)*A2*(~A4)*A5*A3)+(A1*(~A6)*A2*(~A4)*(~A5))+(A1*(~A6)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A6)*A2*A4)+((~A1)*(~A6)*A2*(~A4)*A5*A3)+((~A1)*(~A6)*A2*(~A4)*(~A5))+((~A1)*(~A6)*(~A2)*(~A4)*A5*(~A3)) , 
NAME: SLICE_X76Y103/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y100/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A5)+((~A1)*(~A3)*A5) , 
NAME: SLICE_X67Y100/B5LUT, 
TYPE: LUT5, 

SLICE_X75Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A4)+(A3*(~A1)*(~A4)*A5)+((~A3)*(~A1)*(~A4)*A5) , 
NAME: SLICE_X75Y105/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*(~A2)*A3*(~A1)*(~A5))) , 
NAME: SLICE_X70Y111/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*(~A2)*A4*(~A1)*(~A3))) , 
NAME: SLICE_X66Y105/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*(~A2)*A3*(~A4)*(~A5))) , 
NAME: SLICE_X76Y108/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*(~A5)*A3*(~A1)*(~A4))) , 
NAME: SLICE_X75Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A5)+(A2*(~A4)*(~A5)*A3)+((~A2)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X70Y99/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A2*A6)+(A1*(~A5)*A2*(~A6)*A4*A3)+(A1*(~A5)*A2*(~A6)*(~A4))+(A1*(~A5)*(~A2)*(~A6)*A4*(~A3))+((~A1)*(~A5)*A2*A6)+((~A1)*(~A5)*A2*(~A6)*A4*A3)+((~A1)*(~A5)*A2*(~A6)*(~A4))+((~A1)*(~A5)*(~A2)*(~A6)*A4*(~A3)) , 
NAME: SLICE_X71Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A2*A3)+(A4*(~A5)*A2*(~A3)*A1*A6)+(A4*(~A5)*A2*(~A3)*(~A1))+(A4*(~A5)*(~A2)*(~A3)*A1*(~A6))+((~A4)*(~A5)*A2*A3)+((~A4)*(~A5)*A2*(~A3)*A1*A6)+((~A4)*(~A5)*A2*(~A3)*(~A1))+((~A4)*(~A5)*(~A2)*(~A3)*A1*(~A6)) , 
NAME: SLICE_X70Y105/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A1)+((~A3)*(~A4)*A1)) , 
NAME: SLICE_X62Y99/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y99/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*A4)+((~A2)*(~A5)*A4) , 
NAME: SLICE_X67Y99/C5LUT, 
TYPE: LUT5, 

SLICE_X77Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A2)+(A6*(~A5)*(~A2)*A4)+((~A6)*(~A5)*(~A2)*A4) , 
NAME: SLICE_X77Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3)+((~A6)*(~A3)*(~A4)) , 
NAME: SLICE_X76Y105/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A3)+((~A1)*(~A3)*(~A4))) , 
NAME: SLICE_X73Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A2*A3)+(A6*(~A4)*A2*(~A3)*A5*A1)+(A6*(~A4)*A2*(~A3)*(~A5))+(A6*(~A4)*(~A2)*(~A3)*A5*(~A1))+((~A6)*(~A4)*A2*A3)+((~A6)*(~A4)*A2*(~A3)*A5*A1)+((~A6)*(~A4)*A2*(~A3)*(~A5))+((~A6)*(~A4)*(~A2)*(~A3)*A5*(~A1)) , 
NAME: SLICE_X75Y108/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*(~A3)*(~A1)*A2*(~A4)*(~A5)) , 
NAME: SLICE_X71Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A2*A4)+(A5*(~A3)*A2*(~A4)*A1*A6)+(A5*(~A3)*A2*(~A4)*(~A1))+(A5*(~A3)*(~A2)*(~A4)*A1*(~A6))+((~A5)*(~A3)*A2*A4)+((~A5)*(~A3)*A2*(~A4)*A1*A6)+((~A5)*(~A3)*A2*(~A4)*(~A1))+((~A5)*(~A3)*(~A2)*(~A4)*A1*(~A6)) , 
NAME: SLICE_X76Y103/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y111/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A5) , 
NAME: SLICE_X71Y111/A5LUT, 
TYPE: LUT5, 

SLICE_X75Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A1) , 
NAME: SLICE_X75Y108/A5LUT, 
TYPE: LUT5, 

SLICE_X70Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A1)*A3*(~A2)*(~A6)*(~A4)) , 
NAME: SLICE_X70Y111/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A3)*A4*(~A5)*(~A1)*(~A6)) , 
NAME: SLICE_X66Y105/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A6)*A3*(~A5)*(~A2)*(~A1)) , 
NAME: SLICE_X75Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y108/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A4)*A1*(~A2)*(~A5)*(~A6)) , 
NAME: SLICE_X75Y108/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3)+(A4*(~A5)*(~A3)*A2)+((~A4)*(~A5)*(~A3)*A2) , 
NAME: SLICE_X70Y101/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y99/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A2)+((~A5)*(~A4)*A2) , 
NAME: SLICE_X62Y99/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X67Y99/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*(~A3)*A4) , 
NAME: SLICE_X67Y99/B5LUT, 
TYPE: LUT5, 

SLICE_X75Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A3)+(A5*(~A6)*(~A3)*A2)+((~A5)*(~A6)*(~A3)*A2) , 
NAME: SLICE_X75Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A5)+(A1*(~A6)*(~A5)*A4)+((~A1)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X70Y101/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y99/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A2)+((~A5)*(~A4)*A2) , 
NAME: SLICE_X62Y99/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X67Y99/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A3)+((~A5)*(~A1)*A3) , 
NAME: SLICE_X67Y99/A5LUT, 
TYPE: LUT5, 

SLICE_X75Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A3)+(A5*(~A2)*(~A3)*A1)+((~A5)*(~A2)*(~A3)*A1) , 
NAME: SLICE_X75Y106/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A2)*A1)+((~A3)*(~A2)*(~A1)*A5)+((~A3)*(~A2)*(~A1)*(~A5)*A4)+((~A3)*(~A2)*(~A1)*(~A5)*(~A4)*A6) , 
NAME: SLICE_X62Y105/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2)*A6)+((~A1)*A5*(~A2)*A6)+((~A1)*(~A5)*A3*A2)+((~A1)*(~A5)*A3*(~A2)*A6)+((~A1)*(~A5)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X70Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*A1*A6)+(A3*A4*(~A5)*A1*(~A6)*A2)+(A3*A4*(~A5)*(~A1)*(~A6)*A2)+(A3*(~A4)*A5*A6)+(A3*(~A4)*(~A5)*A1*A6)+(A3*(~A4)*(~A5)*A1*(~A6)*A2)+(A3*(~A4)*(~A5)*(~A1)*(~A6)*A2)+((~A3)*A4*A5*(~A6))+((~A3)*A4*(~A5)*A1*A6)+((~A3)*A4*(~A5)*A1*(~A6)*A2)+((~A3)*A4*(~A5)*(~A1)*(~A6)*A2)+((~A3)*(~A4)*(~A5)*A1*A6)+((~A3)*(~A4)*(~A5)*A1*(~A6)*A2)+((~A3)*(~A4)*(~A5)*(~A1)*(~A6)*A2) , 
NAME: SLICE_X67Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y102/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y102/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*A6*(~A5))+(A3*(~A2)*A4*A5)+(A3*(~A2)*(~A4)*A6*(~A5))+((~A3)*A2*A4*(~A5))+((~A3)*A2*(~A4)*A6*(~A5))+((~A3)*(~A2)*(~A4)*A6*(~A5)) , 
NAME: SLICE_X68Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4)+(A1*A6*(~A4)*A2*A5)+(A1*A6*(~A4)*A2*(~A5)*A3)+(A1*A6*(~A4)*(~A2)*(~A5)*A3)+(A1*(~A6)*A4*A5)+(A1*(~A6)*(~A4)*A2*A5)+(A1*(~A6)*(~A4)*A2*(~A5)*A3)+(A1*(~A6)*(~A4)*(~A2)*(~A5)*A3)+((~A1)*A6*A4*(~A5))+((~A1)*A6*(~A4)*A2*A5)+((~A1)*A6*(~A4)*A2*(~A5)*A3)+((~A1)*A6*(~A4)*(~A2)*(~A5)*A3)+((~A1)*(~A6)*(~A4)*A2*A5)+((~A1)*(~A6)*(~A4)*A2*(~A5)*A3)+((~A1)*(~A6)*(~A4)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X68Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y103/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y103/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1)+(A4*A3*(~A1)*A2*(~A5))+(A4*(~A3)*A1*A5)+(A4*(~A3)*(~A1)*A2*(~A5))+((~A4)*A3*A1*(~A5))+((~A4)*A3*(~A1)*A2*(~A5))+((~A4)*(~A3)*(~A1)*A2*(~A5)) , 
NAME: SLICE_X68Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2)+(A1*A4*(~A2)*A3*A5)+(A1*A4*(~A2)*A3*(~A5)*A6)+(A1*A4*(~A2)*(~A3)*(~A5)*A6)+(A1*(~A4)*A2*A5)+(A1*(~A4)*(~A2)*A3*A5)+(A1*(~A4)*(~A2)*A3*(~A5)*A6)+(A1*(~A4)*(~A2)*(~A3)*(~A5)*A6)+((~A1)*A4*A2*(~A5))+((~A1)*A4*(~A2)*A3*A5)+((~A1)*A4*(~A2)*A3*(~A5)*A6)+((~A1)*A4*(~A2)*(~A3)*(~A5)*A6)+((~A1)*(~A4)*(~A2)*A3*A5)+((~A1)*(~A4)*(~A2)*A3*(~A5)*A6)+((~A1)*(~A4)*(~A2)*(~A3)*(~A5)*A6) , 
NAME: SLICE_X68Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y102/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y102/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*A5*(~A1))+(A3*(~A2)*A4*A1)+(A3*(~A2)*(~A4)*A5*(~A1))+((~A3)*A2*A4*(~A1))+((~A3)*A2*(~A4)*A5*(~A1))+((~A3)*(~A2)*(~A4)*A5*(~A1)) , 
NAME: SLICE_X72Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6)+(A5*A3*(~A6)*A4*A1)+(A5*A3*(~A6)*A4*(~A1)*A2)+(A5*A3*(~A6)*(~A4)*(~A1)*A2)+(A5*(~A3)*A6*A1)+(A5*(~A3)*(~A6)*A4*A1)+(A5*(~A3)*(~A6)*A4*(~A1)*A2)+(A5*(~A3)*(~A6)*(~A4)*(~A1)*A2)+((~A5)*A3*A6*(~A1))+((~A5)*A3*(~A6)*A4*A1)+((~A5)*A3*(~A6)*A4*(~A1)*A2)+((~A5)*A3*(~A6)*(~A4)*(~A1)*A2)+((~A5)*(~A3)*(~A6)*A4*A1)+((~A5)*(~A3)*(~A6)*A4*(~A1)*A2)+((~A5)*(~A3)*(~A6)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X72Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y103/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y103/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3)+(A2*A4*(~A3)*A5*(~A1))+(A2*(~A4)*A3*A1)+(A2*(~A4)*(~A3)*A5*(~A1))+((~A2)*A4*A3*(~A1))+((~A2)*A4*(~A3)*A5*(~A1))+((~A2)*(~A4)*(~A3)*A5*(~A1)) , 
NAME: SLICE_X72Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2)+(A4*A6*(~A2)*A5*A1)+(A4*A6*(~A2)*A5*(~A1)*A3)+(A4*A6*(~A2)*(~A5)*(~A1)*A3)+(A4*(~A6)*A2*A1)+(A4*(~A6)*(~A2)*A5*A1)+(A4*(~A6)*(~A2)*A5*(~A1)*A3)+(A4*(~A6)*(~A2)*(~A5)*(~A1)*A3)+((~A4)*A6*A2*(~A1))+((~A4)*A6*(~A2)*A5*A1)+((~A4)*A6*(~A2)*A5*(~A1)*A3)+((~A4)*A6*(~A2)*(~A5)*(~A1)*A3)+((~A4)*(~A6)*(~A2)*A5*A1)+((~A4)*(~A6)*(~A2)*A5*(~A1)*A3)+((~A4)*(~A6)*(~A2)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X72Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y104/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y104/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4)+(A5*A2*(~A4)*A1*(~A3))+(A5*(~A2)*A4*A3)+(A5*(~A2)*(~A4)*A1*(~A3))+((~A5)*A2*A4*(~A3))+((~A5)*A2*(~A4)*A1*(~A3))+((~A5)*(~A2)*(~A4)*A1*(~A3)) , 
NAME: SLICE_X70Y104/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3)+(A6*A1*(~A3)*A5*A2)+(A6*A1*(~A3)*A5*(~A2)*A4)+(A6*A1*(~A3)*(~A5)*(~A2)*A4)+(A6*(~A1)*A3*A2)+(A6*(~A1)*(~A3)*A5*A2)+(A6*(~A1)*(~A3)*A5*(~A2)*A4)+(A6*(~A1)*(~A3)*(~A5)*(~A2)*A4)+((~A6)*A1*A3*(~A2))+((~A6)*A1*(~A3)*A5*A2)+((~A6)*A1*(~A3)*A5*(~A2)*A4)+((~A6)*A1*(~A3)*(~A5)*(~A2)*A4)+((~A6)*(~A1)*(~A3)*A5*A2)+((~A6)*(~A1)*(~A3)*A5*(~A2)*A4)+((~A6)*(~A1)*(~A3)*(~A5)*(~A2)*A4) , 
NAME: SLICE_X70Y104/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y104/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y104/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1)+(A6*A3*(~A1)*A5*(~A4))+(A6*(~A3)*A1*A4)+(A6*(~A3)*(~A1)*A5*(~A4))+((~A6)*A3*A1*(~A4))+((~A6)*A3*(~A1)*A5*(~A4))+((~A6)*(~A3)*(~A1)*A5*(~A4)) , 
NAME: SLICE_X67Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3)+(A1*A6*(~A3)*A4*A5)+(A1*A6*(~A3)*A4*(~A5)*A2)+(A1*A6*(~A3)*(~A4)*(~A5)*A2)+(A1*(~A6)*A3*A5)+(A1*(~A6)*(~A3)*A4*A5)+(A1*(~A6)*(~A3)*A4*(~A5)*A2)+(A1*(~A6)*(~A3)*(~A4)*(~A5)*A2)+((~A1)*A6*A3*(~A5))+((~A1)*A6*(~A3)*A4*A5)+((~A1)*A6*(~A3)*A4*(~A5)*A2)+((~A1)*A6*(~A3)*(~A4)*(~A5)*A2)+((~A1)*(~A6)*(~A3)*A4*A5)+((~A1)*(~A6)*(~A3)*A4*(~A5)*A2)+((~A1)*(~A6)*(~A3)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X67Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y103/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y103/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*A1*A6)+(A3*A4*(~A5)*A1*(~A6)*A2)+(A3*A4*(~A5)*(~A1)*(~A6)*A2)+(A3*(~A4)*A5*A6)+(A3*(~A4)*(~A5)*A1*A6)+(A3*(~A4)*(~A5)*A1*(~A6)*A2)+(A3*(~A4)*(~A5)*(~A1)*(~A6)*A2)+((~A3)*A4*A5*(~A6))+((~A3)*A4*(~A5)*A1*A6)+((~A3)*A4*(~A5)*A1*(~A6)*A2)+((~A3)*A4*(~A5)*(~A1)*(~A6)*A2)+((~A3)*(~A4)*(~A5)*A1*A6)+((~A3)*(~A4)*(~A5)*A1*(~A6)*A2)+((~A3)*(~A4)*(~A5)*(~A1)*(~A6)*A2) , 
NAME: SLICE_X73Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4)+(A6*A2*(~A4)*A1*A5)+(A6*A2*(~A4)*A1*(~A5)*A3)+(A6*A2*(~A4)*(~A1)*(~A5)*A3)+(A6*(~A2)*A4*A5)+(A6*(~A2)*(~A4)*A1*A5)+(A6*(~A2)*(~A4)*A1*(~A5)*A3)+(A6*(~A2)*(~A4)*(~A1)*(~A5)*A3)+((~A6)*A2*A4*(~A5))+((~A6)*A2*(~A4)*A1*A5)+((~A6)*A2*(~A4)*A1*(~A5)*A3)+((~A6)*A2*(~A4)*(~A1)*(~A5)*A3)+((~A6)*(~A2)*(~A4)*A1*A5)+((~A6)*(~A2)*(~A4)*A1*(~A5)*A3)+((~A6)*(~A2)*(~A4)*(~A1)*(~A5)*A3) , 
NAME: SLICE_X73Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y104/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y104/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6)+(A5*A3*(~A6)*A4*A1)+(A5*A3*(~A6)*A4*(~A1)*A2)+(A5*A3*(~A6)*(~A4)*(~A1)*A2)+(A5*(~A3)*A6*A1)+(A5*(~A3)*(~A6)*A4*A1)+(A5*(~A3)*(~A6)*A4*(~A1)*A2)+(A5*(~A3)*(~A6)*(~A4)*(~A1)*A2)+((~A5)*A3*A6*(~A1))+((~A5)*A3*(~A6)*A4*A1)+((~A5)*A3*(~A6)*A4*(~A1)*A2)+((~A5)*A3*(~A6)*(~A4)*(~A1)*A2)+((~A5)*(~A3)*(~A6)*A4*A1)+((~A5)*(~A3)*(~A6)*A4*(~A1)*A2)+((~A5)*(~A3)*(~A6)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X72Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5)+(A6*A2*(~A5)*A3*A1)+(A6*A2*(~A5)*A3*(~A1)*A4)+(A6*A2*(~A5)*(~A3)*(~A1)*A4)+(A6*(~A2)*A5*A1)+(A6*(~A2)*(~A5)*A3*A1)+(A6*(~A2)*(~A5)*A3*(~A1)*A4)+(A6*(~A2)*(~A5)*(~A3)*(~A1)*A4)+((~A6)*A2*A5*(~A1))+((~A6)*A2*(~A5)*A3*A1)+((~A6)*A2*(~A5)*A3*(~A1)*A4)+((~A6)*A2*(~A5)*(~A3)*(~A1)*A4)+((~A6)*(~A2)*(~A5)*A3*A1)+((~A6)*(~A2)*(~A5)*A3*(~A1)*A4)+((~A6)*(~A2)*(~A5)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X72Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y104/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y104/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6)+(A4*A5*(~A6)*A2*(~A3))+(A4*(~A5)*A6*A3)+(A4*(~A5)*(~A6)*A2*(~A3))+((~A4)*A5*A6*(~A3))+((~A4)*A5*(~A6)*A2*(~A3))+((~A4)*(~A5)*(~A6)*A2*(~A3)) , 
NAME: SLICE_X74Y104/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1)+(A6*A5*(~A1)*A4*A3)+(A6*A5*(~A1)*A4*(~A3)*A2)+(A6*A5*(~A1)*(~A4)*(~A3)*A2)+(A6*(~A5)*A1*A3)+(A6*(~A5)*(~A1)*A4*A3)+(A6*(~A5)*(~A1)*A4*(~A3)*A2)+(A6*(~A5)*(~A1)*(~A4)*(~A3)*A2)+((~A6)*A5*A1*(~A3))+((~A6)*A5*(~A1)*A4*A3)+((~A6)*A5*(~A1)*A4*(~A3)*A2)+((~A6)*A5*(~A1)*(~A4)*(~A3)*A2)+((~A6)*(~A5)*(~A1)*A4*A3)+((~A6)*(~A5)*(~A1)*A4*(~A3)*A2)+((~A6)*(~A5)*(~A1)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X74Y104/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y105/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y105/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6)+(A3*A2*(~A6)*A5*(~A1))+(A3*(~A2)*A6*A1)+(A3*(~A2)*(~A6)*A5*(~A1))+((~A3)*A2*A6*(~A1))+((~A3)*A2*(~A6)*A5*(~A1))+((~A3)*(~A2)*(~A6)*A5*(~A1)) , 
NAME: SLICE_X72Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6)+(A5*A2*(~A6)*A3*A1)+(A5*A2*(~A6)*A3*(~A1)*A4)+(A5*A2*(~A6)*(~A3)*(~A1)*A4)+(A5*(~A2)*A6*A1)+(A5*(~A2)*(~A6)*A3*A1)+(A5*(~A2)*(~A6)*A3*(~A1)*A4)+(A5*(~A2)*(~A6)*(~A3)*(~A1)*A4)+((~A5)*A2*A6*(~A1))+((~A5)*A2*(~A6)*A3*A1)+((~A5)*A2*(~A6)*A3*(~A1)*A4)+((~A5)*A2*(~A6)*(~A3)*(~A1)*A4)+((~A5)*(~A2)*(~A6)*A3*A1)+((~A5)*(~A2)*(~A6)*A3*(~A1)*A4)+((~A5)*(~A2)*(~A6)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X72Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*A2)+((~A1)*A3*(~A6)*A2)+((~A1)*(~A3)*A4*A6)+((~A1)*(~A3)*A4*(~A6)*A2)+((~A1)*(~A3)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X69Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4)+(A2*A5*(~A4)*A6*A1)+(A2*A5*(~A4)*A6*(~A1)*A3)+(A2*A5*(~A4)*(~A6)*(~A1)*A3)+(A2*(~A5)*A4*A1)+(A2*(~A5)*(~A4)*A6*A1)+(A2*(~A5)*(~A4)*A6*(~A1)*A3)+(A2*(~A5)*(~A4)*(~A6)*(~A1)*A3)+((~A2)*A5*A4*(~A1))+((~A2)*A5*(~A4)*A6*A1)+((~A2)*A5*(~A4)*A6*(~A1)*A3)+((~A2)*A5*(~A4)*(~A6)*(~A1)*A3)+((~A2)*(~A5)*(~A4)*A6*A1)+((~A2)*(~A5)*(~A4)*A6*(~A1)*A3)+((~A2)*(~A5)*(~A4)*(~A6)*(~A1)*A3) , 
NAME: SLICE_X67Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y105/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y105/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6)+(A5*A3*(~A6)*A2*(~A1))+(A5*(~A3)*A6*A1)+(A5*(~A3)*(~A6)*A2*(~A1))+((~A5)*A3*A6*(~A1))+((~A5)*A3*(~A6)*A2*(~A1))+((~A5)*(~A3)*(~A6)*A2*(~A1)) , 
NAME: SLICE_X71Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6)+(A3*A4*(~A6)*A5*A1)+(A3*A4*(~A6)*A5*(~A1)*A2)+(A3*A4*(~A6)*(~A5)*(~A1)*A2)+(A3*(~A4)*A6*A1)+(A3*(~A4)*(~A6)*A5*A1)+(A3*(~A4)*(~A6)*A5*(~A1)*A2)+(A3*(~A4)*(~A6)*(~A5)*(~A1)*A2)+((~A3)*A4*A6*(~A1))+((~A3)*A4*(~A6)*A5*A1)+((~A3)*A4*(~A6)*A5*(~A1)*A2)+((~A3)*A4*(~A6)*(~A5)*(~A1)*A2)+((~A3)*(~A4)*(~A6)*A5*A1)+((~A3)*(~A4)*(~A6)*A5*(~A1)*A2)+((~A3)*(~A4)*(~A6)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X71Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y105/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y105/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1)+(A6*A4*(~A1)*A3*(~A2))+(A6*(~A4)*A1*A2)+(A6*(~A4)*(~A1)*A3*(~A2))+((~A6)*A4*A1*(~A2))+((~A6)*A4*(~A1)*A3*(~A2))+((~A6)*(~A4)*(~A1)*A3*(~A2)) , 
NAME: SLICE_X74Y105/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5)+(A3*A6*(~A5)*A4*A2)+(A3*A6*(~A5)*A4*(~A2)*A1)+(A3*A6*(~A5)*(~A4)*(~A2)*A1)+(A3*(~A6)*A5*A2)+(A3*(~A6)*(~A5)*A4*A2)+(A3*(~A6)*(~A5)*A4*(~A2)*A1)+(A3*(~A6)*(~A5)*(~A4)*(~A2)*A1)+((~A3)*A6*A5*(~A2))+((~A3)*A6*(~A5)*A4*A2)+((~A3)*A6*(~A5)*A4*(~A2)*A1)+((~A3)*A6*(~A5)*(~A4)*(~A2)*A1)+((~A3)*(~A6)*(~A5)*A4*A2)+((~A3)*(~A6)*(~A5)*A4*(~A2)*A1)+((~A3)*(~A6)*(~A5)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X74Y105/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y106/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y106/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6)+(A2*A3*(~A6)*A4*(~A5))+(A2*(~A3)*A6*A5)+(A2*(~A3)*(~A6)*A4*(~A5))+((~A2)*A3*A6*(~A5))+((~A2)*A3*(~A6)*A4*(~A5))+((~A2)*(~A3)*(~A6)*A4*(~A5)) , 
NAME: SLICE_X68Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*A2*(~A3)*A4*A5)+(A6*A2*(~A3)*A4*(~A5)*A1)+(A6*A2*(~A3)*(~A4)*(~A5)*A1)+(A6*(~A2)*A3*A5)+(A6*(~A2)*(~A3)*A4*A5)+(A6*(~A2)*(~A3)*A4*(~A5)*A1)+(A6*(~A2)*(~A3)*(~A4)*(~A5)*A1)+((~A6)*A2*A3*(~A5))+((~A6)*A2*(~A3)*A4*A5)+((~A6)*A2*(~A3)*A4*(~A5)*A1)+((~A6)*A2*(~A3)*(~A4)*(~A5)*A1)+((~A6)*(~A2)*(~A3)*A4*A5)+((~A6)*(~A2)*(~A3)*A4*(~A5)*A1)+((~A6)*(~A2)*(~A3)*(~A4)*(~A5)*A1) , 
NAME: SLICE_X68Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y106/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y106/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3)+(A4*A2*(~A3)*A6*(~A1))+(A4*(~A2)*A3*A1)+(A4*(~A2)*(~A3)*A6*(~A1))+((~A4)*A2*A3*(~A1))+((~A4)*A2*(~A3)*A6*(~A1))+((~A4)*(~A2)*(~A3)*A6*(~A1)) , 
NAME: SLICE_X74Y106/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5)+(A6*A4*(~A5)*A1*A2)+(A6*A4*(~A5)*A1*(~A2)*A3)+(A6*A4*(~A5)*(~A1)*(~A2)*A3)+(A6*(~A4)*A5*A2)+(A6*(~A4)*(~A5)*A1*A2)+(A6*(~A4)*(~A5)*A1*(~A2)*A3)+(A6*(~A4)*(~A5)*(~A1)*(~A2)*A3)+((~A6)*A4*A5*(~A2))+((~A6)*A4*(~A5)*A1*A2)+((~A6)*A4*(~A5)*A1*(~A2)*A3)+((~A6)*A4*(~A5)*(~A1)*(~A2)*A3)+((~A6)*(~A4)*(~A5)*A1*A2)+((~A6)*(~A4)*(~A5)*A1*(~A2)*A3)+((~A6)*(~A4)*(~A5)*(~A1)*(~A2)*A3) , 
NAME: SLICE_X74Y106/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y107/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y107/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4)+(A5*A3*(~A4)*A2*(~A1))+(A5*(~A3)*A4*A1)+(A5*(~A3)*(~A4)*A2*(~A1))+((~A5)*A3*A4*(~A1))+((~A5)*A3*(~A4)*A2*(~A1))+((~A5)*(~A3)*(~A4)*A2*(~A1)) , 
NAME: SLICE_X74Y107/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6)+(A3*A5*(~A6)*A2*A1)+(A3*A5*(~A6)*A2*(~A1)*A4)+(A3*A5*(~A6)*(~A2)*(~A1)*A4)+(A3*(~A5)*A6*A1)+(A3*(~A5)*(~A6)*A2*A1)+(A3*(~A5)*(~A6)*A2*(~A1)*A4)+(A3*(~A5)*(~A6)*(~A2)*(~A1)*A4)+((~A3)*A5*A6*(~A1))+((~A3)*A5*(~A6)*A2*A1)+((~A3)*A5*(~A6)*A2*(~A1)*A4)+((~A3)*A5*(~A6)*(~A2)*(~A1)*A4)+((~A3)*(~A5)*(~A6)*A2*A1)+((~A3)*(~A5)*(~A6)*A2*(~A1)*A4)+((~A3)*(~A5)*(~A6)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X74Y107/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y107/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y107/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1)+(A5*A2*(~A1)*A4*(~A6))+(A5*(~A2)*A1*A6)+(A5*(~A2)*(~A1)*A4*(~A6))+((~A5)*A2*A1*(~A6))+((~A5)*A2*(~A1)*A4*(~A6))+((~A5)*(~A2)*(~A1)*A4*(~A6)) , 
NAME: SLICE_X68Y107/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2)+(A5*A1*(~A2)*A6*A4)+(A5*A1*(~A2)*A6*(~A4)*A3)+(A5*A1*(~A2)*(~A6)*(~A4)*A3)+(A5*(~A1)*A2*A4)+(A5*(~A1)*(~A2)*A6*A4)+(A5*(~A1)*(~A2)*A6*(~A4)*A3)+(A5*(~A1)*(~A2)*(~A6)*(~A4)*A3)+((~A5)*A1*A2*(~A4))+((~A5)*A1*(~A2)*A6*A4)+((~A5)*A1*(~A2)*A6*(~A4)*A3)+((~A5)*A1*(~A2)*(~A6)*(~A4)*A3)+((~A5)*(~A1)*(~A2)*A6*A4)+((~A5)*(~A1)*(~A2)*A6*(~A4)*A3)+((~A5)*(~A1)*(~A2)*(~A6)*(~A4)*A3) , 
NAME: SLICE_X68Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y108/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y108/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5)+(A4*A1*(~A5)*A2*(~A6))+(A4*(~A1)*A5*A6)+(A4*(~A1)*(~A5)*A2*(~A6))+((~A4)*A1*A5*(~A6))+((~A4)*A1*(~A5)*A2*(~A6))+((~A4)*(~A1)*(~A5)*A2*(~A6)) , 
NAME: SLICE_X70Y108/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A6)+(A1*A2*(~A5)*A4*(~A6)*A3)+(A1*A2*(~A5)*(~A4)*(~A6)*A3)+(A1*(~A2)*A5*A6)+(A1*(~A2)*(~A5)*A4*A6)+(A1*(~A2)*(~A5)*A4*(~A6)*A3)+(A1*(~A2)*(~A5)*(~A4)*(~A6)*A3)+((~A1)*A2*A5*(~A6))+((~A1)*A2*(~A5)*A4*A6)+((~A1)*A2*(~A5)*A4*(~A6)*A3)+((~A1)*A2*(~A5)*(~A4)*(~A6)*A3)+((~A1)*(~A2)*(~A5)*A4*A6)+((~A1)*(~A2)*(~A5)*A4*(~A6)*A3)+((~A1)*(~A2)*(~A5)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X70Y108/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y108/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y108/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2)+(A3*A1*(~A2)*A4*(~A6))+(A3*(~A1)*A2*A6)+(A3*(~A1)*(~A2)*A4*(~A6))+((~A3)*A1*A2*(~A6))+((~A3)*A1*(~A2)*A4*(~A6))+((~A3)*(~A1)*(~A2)*A4*(~A6)) , 
NAME: SLICE_X72Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3)+(A4*A1*(~A3)*A2*A6)+(A4*A1*(~A3)*A2*(~A6)*A5)+(A4*A1*(~A3)*(~A2)*(~A6)*A5)+(A4*(~A1)*A3*A6)+(A4*(~A1)*(~A3)*A2*A6)+(A4*(~A1)*(~A3)*A2*(~A6)*A5)+(A4*(~A1)*(~A3)*(~A2)*(~A6)*A5)+((~A4)*A1*A3*(~A6))+((~A4)*A1*(~A3)*A2*A6)+((~A4)*A1*(~A3)*A2*(~A6)*A5)+((~A4)*A1*(~A3)*(~A2)*(~A6)*A5)+((~A4)*(~A1)*(~A3)*A2*A6)+((~A4)*(~A1)*(~A3)*A2*(~A6)*A5)+((~A4)*(~A1)*(~A3)*(~A2)*(~A6)*A5) , 
NAME: SLICE_X72Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y108/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X70Y108/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y108/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1)+(A6*A3*(~A1)*A2*(~A4))+(A6*(~A3)*A1*A4)+(A6*(~A3)*(~A1)*A2*(~A4))+((~A6)*A3*A1*(~A4))+((~A6)*A3*(~A1)*A2*(~A4))+((~A6)*(~A3)*(~A1)*A2*(~A4)) , 
NAME: SLICE_X70Y108/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1)+(A4*A5*(~A1)*A2*A6)+(A4*A5*(~A1)*A2*(~A6)*A3)+(A4*A5*(~A1)*(~A2)*(~A6)*A3)+(A4*(~A5)*A1*A6)+(A4*(~A5)*(~A1)*A2*A6)+(A4*(~A5)*(~A1)*A2*(~A6)*A3)+(A4*(~A5)*(~A1)*(~A2)*(~A6)*A3)+((~A4)*A5*A1*(~A6))+((~A4)*A5*(~A1)*A2*A6)+((~A4)*A5*(~A1)*A2*(~A6)*A3)+((~A4)*A5*(~A1)*(~A2)*(~A6)*A3)+((~A4)*(~A5)*(~A1)*A2*A6)+((~A4)*(~A5)*(~A1)*A2*(~A6)*A3)+((~A4)*(~A5)*(~A1)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X70Y108/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y108/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X72Y108/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y108/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1)+(A5*A6*(~A1)*A3*(~A2))+(A5*(~A6)*A1*A2)+(A5*(~A6)*(~A1)*A3*(~A2))+((~A5)*A6*A1*(~A2))+((~A5)*A6*(~A1)*A3*(~A2))+((~A5)*(~A6)*(~A1)*A3*(~A2)) , 
NAME: SLICE_X72Y108/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1)+(A4*A5*(~A1)*A3*A6)+(A4*A5*(~A1)*A3*(~A6)*A2)+(A4*A5*(~A1)*(~A3)*(~A6)*A2)+(A4*(~A5)*A1*A6)+(A4*(~A5)*(~A1)*A3*A6)+(A4*(~A5)*(~A1)*A3*(~A6)*A2)+(A4*(~A5)*(~A1)*(~A3)*(~A6)*A2)+((~A4)*A5*A1*(~A6))+((~A4)*A5*(~A1)*A3*A6)+((~A4)*A5*(~A1)*A3*(~A6)*A2)+((~A4)*A5*(~A1)*(~A3)*(~A6)*A2)+((~A4)*(~A5)*(~A1)*A3*A6)+((~A4)*(~A5)*(~A1)*A3*(~A6)*A2)+((~A4)*(~A5)*(~A1)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X72Y108/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y99/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y99/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3)+(A1*A4*(~A3)*A2*(~A6))+(A1*(~A4)*A3*A6)+(A1*(~A4)*(~A3)*A2*(~A6))+((~A1)*A4*A3*(~A6))+((~A1)*A4*(~A3)*A2*(~A6))+((~A1)*(~A4)*(~A3)*A2*(~A6)) , 
NAME: SLICE_X73Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A2))+(A1*(~A3)*A6*A2)+(A1*(~A3)*A6*(~A2)*A4)+(A1*(~A3)*(~A6)*(~A2)*A4)+((~A1)*(~A3)*A6*A2)+((~A1)*(~A3)*A6*(~A2)*A4)+((~A1)*(~A3)*(~A6)*(~A2)*A4) , 
NAME: SLICE_X73Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y108/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y108/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5)+(A1*A4*(~A5)*A2*(~A6))+(A1*(~A4)*A5*A6)+(A1*(~A4)*(~A5)*A2*(~A6))+((~A1)*A4*A5*(~A6))+((~A1)*A4*(~A5)*A2*(~A6))+((~A1)*(~A4)*(~A5)*A2*(~A6)) , 
NAME: SLICE_X71Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2)+(A1*A5*(~A2)*A4*A6)+(A1*A5*(~A2)*A4*(~A6)*A3)+(A1*A5*(~A2)*(~A4)*(~A6)*A3)+(A1*(~A5)*A2*A6)+(A1*(~A5)*(~A2)*A4*A6)+(A1*(~A5)*(~A2)*A4*(~A6)*A3)+(A1*(~A5)*(~A2)*(~A4)*(~A6)*A3)+((~A1)*A5*A2*(~A6))+((~A1)*A5*(~A2)*A4*A6)+((~A1)*A5*(~A2)*A4*(~A6)*A3)+((~A1)*A5*(~A2)*(~A4)*(~A6)*A3)+((~A1)*(~A5)*(~A2)*A4*A6)+((~A1)*(~A5)*(~A2)*A4*(~A6)*A3)+((~A1)*(~A5)*(~A2)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X71Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y107/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y107/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6)+(A5*A3*(~A6)*A2*(~A4))+(A5*(~A3)*A6*A4)+(A5*(~A3)*(~A6)*A2*(~A4))+((~A5)*A3*A6*(~A4))+((~A5)*A3*(~A6)*A2*(~A4))+((~A5)*(~A3)*(~A6)*A2*(~A4)) , 
NAME: SLICE_X71Y107/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6)+(A1*A5*(~A6)*A3*A2)+(A1*A5*(~A6)*A3*(~A2)*A4)+(A1*A5*(~A6)*(~A3)*(~A2)*A4)+(A1*(~A5)*A6*A2)+(A1*(~A5)*(~A6)*A3*A2)+(A1*(~A5)*(~A6)*A3*(~A2)*A4)+(A1*(~A5)*(~A6)*(~A3)*(~A2)*A4)+((~A1)*A5*A6*(~A2))+((~A1)*A5*(~A6)*A3*A2)+((~A1)*A5*(~A6)*A3*(~A2)*A4)+((~A1)*A5*(~A6)*(~A3)*(~A2)*A4)+((~A1)*(~A5)*(~A6)*A3*A2)+((~A1)*(~A5)*(~A6)*A3*(~A2)*A4)+((~A1)*(~A5)*(~A6)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X71Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y98/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y98/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3)+(A6*A5*(~A3)*A4*(~A1))+(A6*(~A5)*A3*A1)+(A6*(~A5)*(~A3)*A4*(~A1))+((~A6)*A5*A3*(~A1))+((~A6)*A5*(~A3)*A4*(~A1))+((~A6)*(~A5)*(~A3)*A4*(~A1)) , 
NAME: SLICE_X68Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A4))+(A6*(~A2)*A1*A4)+(A6*(~A2)*A1*(~A4)*A3)+(A6*(~A2)*(~A1)*(~A4)*A3)+((~A6)*(~A2)*A1*A4)+((~A6)*(~A2)*A1*(~A4)*A3)+((~A6)*(~A2)*(~A1)*(~A4)*A3) , 
NAME: SLICE_X68Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y99/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y99/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1)+(A4*A2*(~A1)*A3*A5)+(A4*A2*(~A1)*A3*(~A5)*A6)+(A4*A2*(~A1)*(~A3)*(~A5)*A6)+(A4*(~A2)*A1*A5)+(A4*(~A2)*(~A1)*A3*A5)+(A4*(~A2)*(~A1)*A3*(~A5)*A6)+(A4*(~A2)*(~A1)*(~A3)*(~A5)*A6)+((~A4)*A2*A1*(~A5))+((~A4)*A2*(~A1)*A3*A5)+((~A4)*A2*(~A1)*A3*(~A5)*A6)+((~A4)*A2*(~A1)*(~A3)*(~A5)*A6)+((~A4)*(~A2)*(~A1)*A3*A5)+((~A4)*(~A2)*(~A1)*A3*(~A5)*A6)+((~A4)*(~A2)*(~A1)*(~A3)*(~A5)*A6) , 
NAME: SLICE_X72Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*A4*(~A5)*A6)+(A2*(~A3)*(~A4)*(~A5)*A6)+((~A2)*(~A3)*A4*A5)+((~A2)*(~A3)*A4*(~A5)*A6)+((~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y100/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y100/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3)+(A6*A5*(~A3)*A2*A1)+(A6*A5*(~A3)*A2*(~A1)*A4)+(A6*A5*(~A3)*(~A2)*(~A1)*A4)+(A6*(~A5)*A3*A1)+(A6*(~A5)*(~A3)*A2*A1)+(A6*(~A5)*(~A3)*A2*(~A1)*A4)+(A6*(~A5)*(~A3)*(~A2)*(~A1)*A4)+((~A6)*A5*A3*(~A1))+((~A6)*A5*(~A3)*A2*A1)+((~A6)*A5*(~A3)*A2*(~A1)*A4)+((~A6)*A5*(~A3)*(~A2)*(~A1)*A4)+((~A6)*(~A5)*(~A3)*A2*A1)+((~A6)*(~A5)*(~A3)*A2*(~A1)*A4)+((~A6)*(~A5)*(~A3)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X68Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A1))+(A4*(~A2)*A6*A1)+(A4*(~A2)*A6*(~A1)*A3)+(A4*(~A2)*(~A6)*(~A1)*A3)+((~A4)*(~A2)*A6*A1)+((~A4)*(~A2)*A6*(~A1)*A3)+((~A4)*(~A2)*(~A6)*(~A1)*A3) , 
NAME: SLICE_X68Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y98/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y98/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*A2*A6)+(A3*A4*(~A5)*A2*(~A6)*A1)+(A3*A4*(~A5)*(~A2)*(~A6)*A1)+(A3*(~A4)*A5*A6)+(A3*(~A4)*(~A5)*A2*A6)+(A3*(~A4)*(~A5)*A2*(~A6)*A1)+(A3*(~A4)*(~A5)*(~A2)*(~A6)*A1)+((~A3)*A4*A5*(~A6))+((~A3)*A4*(~A5)*A2*A6)+((~A3)*A4*(~A5)*A2*(~A6)*A1)+((~A3)*A4*(~A5)*(~A2)*(~A6)*A1)+((~A3)*(~A4)*(~A5)*A2*A6)+((~A3)*(~A4)*(~A5)*A2*(~A6)*A1)+((~A3)*(~A4)*(~A5)*(~A2)*(~A6)*A1) , 
NAME: SLICE_X69Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*(~A2))+(A1*(~A4)*A6*A2)+(A1*(~A4)*A6*(~A2)*A3)+(A1*(~A4)*(~A6)*(~A2)*A3)+((~A1)*(~A4)*A6*A2)+((~A1)*(~A4)*A6*(~A2)*A3)+((~A1)*(~A4)*(~A6)*(~A2)*A3) , 
NAME: SLICE_X69Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y98/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y98/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3)+(A4*A1*(~A3)*A6*(~A5))+(A4*(~A1)*A3*A5)+(A4*(~A1)*(~A3)*A6*(~A5))+((~A4)*A1*A3*(~A5))+((~A4)*A1*(~A3)*A6*(~A5))+((~A4)*(~A1)*(~A3)*A6*(~A5)) , 
NAME: SLICE_X67Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A4))+(A5*(~A1)*A3*A4)+(A5*(~A1)*A3*(~A4)*A6)+(A5*(~A1)*(~A3)*(~A4)*A6)+((~A5)*(~A1)*A3*A4)+((~A5)*(~A1)*A3*(~A4)*A6)+((~A5)*(~A1)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X67Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y101/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y101/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3)+(A6*A1*(~A3)*A4*(~A5))+(A6*(~A1)*A3*A5)+(A6*(~A1)*(~A3)*A4*(~A5))+((~A6)*A1*A3*(~A5))+((~A6)*A1*(~A3)*A4*(~A5))+((~A6)*(~A1)*(~A3)*A4*(~A5)) , 
NAME: SLICE_X70Y101/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A3))+(A1*(~A2)*A6*A3)+(A1*(~A2)*A6*(~A3)*A4)+(A1*(~A2)*(~A6)*(~A3)*A4)+((~A1)*(~A2)*A6*A3)+((~A1)*(~A2)*A6*(~A3)*A4)+((~A1)*(~A2)*(~A6)*(~A3)*A4) , 
NAME: SLICE_X70Y101/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y100/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y100/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3)+(A4*A1*(~A3)*A6*(~A2))+(A4*(~A1)*A3*A2)+(A4*(~A1)*(~A3)*A6*(~A2))+((~A4)*A1*A3*(~A2))+((~A4)*A1*(~A3)*A6*(~A2))+((~A4)*(~A1)*(~A3)*A6*(~A2)) , 
NAME: SLICE_X70Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A1))+(A2*(~A3)*A6*A1)+(A2*(~A3)*A6*(~A1)*A5)+(A2*(~A3)*(~A6)*(~A1)*A5)+((~A2)*(~A3)*A6*A1)+((~A2)*(~A3)*A6*(~A1)*A5)+((~A2)*(~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X70Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*(~A1)*A2*A3*A4) , 
NAME: SLICE_X70Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3*(~A5)*A4*A1) , 
NAME: SLICE_X68Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y104/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A1))+((~A5)*A1) , 
NAME: SLICE_X70Y104/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X70Y104/C5FF - 
CLASS: bel, 
NAME: SLICE_X70Y104/C5FF, 
TYPE: FF_INIT, 

SLICE_X65Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A2*A6*(~A5))+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4))+((~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X65Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y103/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A3))+((~A2)*A1*(~A3))+((~A2)*(~A1)*A5*(~A3))+((~A2)*(~A1)*(~A5)*A4)+((~A2)*(~A1)*(~A5)*(~A4)*(~A3)) , 
NAME: SLICE_X67Y103/D5LUT, 
TYPE: LUT5, 

SLICE_X65Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A5*A3*A2*(~A6))+((~A1)*A5*A3*(~A2))+((~A1)*A5*(~A3)*(~A6))+((~A1)*(~A5)*(~A6)) , 
NAME: SLICE_X65Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X74Y111/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A5*(~A3))+(A1*(~A2)*(~A5)*A4*(~A3))+(A1*(~A2)*(~A5)*(~A4)*A6*(~A3))+(A1*(~A2)*(~A5)*(~A4)*(~A6)) , 
NAME: SLICE_X65Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6)+(A5*A4*(~A6)*A2*A3)+(A5*A4*(~A6)*(~A2))+(A5*(~A4)*A6*(~A3))+(A5*(~A4)*(~A6)*A2*A3)+(A5*(~A4)*(~A6)*(~A2)*(~A3))+((~A5)*A1*A4*A6)+((~A5)*A1*A4*(~A6)*A2*A3)+((~A5)*A1*A4*(~A6)*(~A2))+((~A5)*A1*(~A4)*A6*(~A3))+((~A5)*A1*(~A4)*(~A6)*A2*A3)+((~A5)*A1*(~A4)*(~A6)*(~A2)*(~A3))+((~A5)*(~A1)*A4*(~A6)*A2*A3)+((~A5)*(~A1)*(~A4)*A6*(~A3))+((~A5)*(~A1)*(~A4)*(~A6)*A2*A3)+((~A5)*(~A1)*(~A4)*(~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X67Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4*A2)+(A5*A3*(~A4))+(A5*(~A3)*A6*A4*(~A2))+(A5*(~A3)*A6*(~A4))+(A5*(~A3)*(~A6)*A4*A2)+(A5*(~A3)*(~A6)*(~A4))+((~A5)*A1*A3*A4*A2)+((~A5)*A1*(~A3)*A6*A4*(~A2))+((~A5)*A1*(~A3)*(~A6)*A4*A2)+((~A5)*(~A1)*A3*A4*A2)+((~A5)*(~A1)*(~A3)*(~A6)*A4*A2) , 
NAME: SLICE_X67Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*A6*A2)+(A1*A3*A5*(~A6))+(A1*A3*(~A5)*A4*A6*(~A2))+(A1*A3*(~A5)*A4*(~A6))+(A1*A3*(~A5)*(~A4)*A6*A2)+(A1*A3*(~A5)*(~A4)*(~A6))+(A1*(~A3)*A5*A6*A2)+(A1*(~A3)*(~A5)*(~A4)*A6*A2)+((~A1)*A5*A6*A2)+((~A1)*(~A5)*(~A4)*A6*A2) , 
NAME: SLICE_X67Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A1)) , 
NAME: SLICE_X67Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+((~A2)*(~A3)*A6*A1)+((~A2)*(~A3)*A6*(~A1)*A4) , 
NAME: SLICE_X64Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y99/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X67Y99/D5LUT, 
TYPE: LUT5, 

SLICE_X67Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*(~A5))) , 
NAME: SLICE_X67Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5*(~A4))+(A2*A3*(~A5))+(A2*(~A3))+((~A2)*(~A3)*A5*A4) , 
NAME: SLICE_X62Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4)+(A2*A5*(~A4)*A1)+(A2*(~A5)*A1)+((~A2)*A5*(~A4)*A1)+((~A2)*(~A5)*A1) , 
NAME: SLICE_X60Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4)+(A3*A6*(~A4)*A2)+(A3*(~A6)*A2)+((~A3)*A6*(~A4)*A2)+((~A3)*(~A6)*A2) , 
NAME: SLICE_X60Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6)+(A5*A3*(~A6)*A4)+(A5*(~A3)*A4)+((~A5)*A3*(~A6)*A4)+((~A5)*(~A3)*A4) , 
NAME: SLICE_X60Y100/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2)+(A5*A3*(~A2)*A6)+(A5*(~A3)*A6)+((~A5)*A3*(~A2)*A6)+((~A5)*(~A3)*A6) , 
NAME: SLICE_X61Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4)+(A2*A3*(~A4)*A1)+(A2*(~A3)*A1)+((~A2)*A3*(~A4)*A1)+((~A2)*(~A3)*A1) , 
NAME: SLICE_X61Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*(~A5)) , 
NAME: SLICE_X62Y102/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6)+(A1*A2*(~A6)*A5)+(A1*(~A2)*A5)+((~A1)*A2*(~A6)*A5)+((~A1)*(~A2)*A5) , 
NAME: SLICE_X61Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X60Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4)+(A1*A5*(~A4)*A3)+(A1*(~A5)*A3)+((~A1)*A5*(~A4)*A3)+((~A1)*(~A5)*A3) , 
NAME: SLICE_X60Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2)+(A6*A3*(~A2)*A4)+(A6*(~A3)*A4)+((~A6)*A3*(~A2)*A4)+((~A6)*(~A3)*A4) , 
NAME: SLICE_X60Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A3)+(A2*(~A1)*A3)+((~A2)*A1*(~A6)*A3)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X60Y98/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6)+(A5*A1*(~A6)*A4)+(A5*(~A1)*A4)+((~A5)*A1*(~A6)*A4)+((~A5)*(~A1)*A4) , 
NAME: SLICE_X60Y98/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6)+(A4*A1*(~A6)*A2)+(A4*(~A1)*A2)+((~A4)*A1*(~A6)*A2)+((~A4)*(~A1)*A2) , 
NAME: SLICE_X60Y99/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A4)+(A2*(~A1)*A4)+((~A2)*A1*(~A6)*A4)+((~A2)*(~A1)*A4) , 
NAME: SLICE_X60Y99/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6)+(A2*A5*(~A6)*A3)+(A2*(~A5)*A3)+((~A2)*A5*(~A6)*A3)+((~A2)*(~A5)*A3) , 
NAME: SLICE_X60Y99/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6)+(A1*A3*(~A6)*A5)+(A1*(~A3)*A5)+((~A1)*A3*(~A6)*A5)+((~A1)*(~A3)*A5) , 
NAME: SLICE_X60Y99/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6)+(A2*A4*(~A6)*A5)+(A2*(~A4)*A5)+((~A2)*A4*(~A6)*A5)+((~A2)*(~A4)*A5) , 
NAME: SLICE_X60Y100/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y102/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+((~A1)*A4*A2)+((~A1)*(~A4)*A5*A2)+((~A1)*(~A4)*(~A5)*A3*(~A2))+((~A1)*(~A4)*(~A5)*(~A3)*A2) , 
NAME: SLICE_X67Y102/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+((~A3)*A1*A4)+((~A3)*(~A1)*A2*A4)+((~A3)*(~A1)*(~A2)*A5*(~A4))+((~A3)*(~A1)*(~A2)*(~A5)*A4)) , 
NAME: SLICE_X67Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*(~A4)*(~A2))+(A6*A3*(~A1))+(A6*(~A3))+((~A6)*(~A3)*A1*A4)+((~A6)*(~A3)*A1*(~A4)*A2) , 
NAME: SLICE_X65Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2)+(A1*A5*(~A2)*A6)+(A1*A5*(~A2)*(~A6)*A3)+(A1*(~A5)*A3)+((~A1)*A5*(~A2)*(~A6)*A3)+((~A1)*(~A5)*A3) , 
NAME: SLICE_X65Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2)+(A3*A5*(~A2)*A4)+(A3*A5*(~A2)*(~A4)*A1)+(A3*(~A5)*A1)+((~A3)*A5*(~A2)*(~A4)*A1)+((~A3)*(~A5)*A1) , 
NAME: SLICE_X65Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1)+(A2*A3*(~A1)*A4)+(A2*A3*(~A1)*(~A4)*A6)+(A2*(~A3)*A6)+((~A2)*A3*(~A1)*(~A4)*A6)+((~A2)*(~A3)*A6) , 
NAME: SLICE_X65Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2)+(A1*A3*(~A2)*A6)+(A1*A3*(~A2)*(~A6)*A5)+(A1*(~A3)*A5)+((~A1)*A3*(~A2)*(~A6)*A5)+((~A1)*(~A3)*A5) , 
NAME: SLICE_X65Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A2)+(A3*A1*(~A4)*(~A2)*A6)+(A3*(~A1)*A6)+((~A3)*A1*(~A4)*(~A2)*A6)+((~A3)*(~A1)*A6) , 
NAME: SLICE_X65Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A3))+(A2*(~A6))+((~A2)*(~A3)) , 
NAME: SLICE_X67Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3)+(A5*A1*(~A3)*A2)+(A5*A1*(~A3)*(~A2)*A4)+(A5*(~A1)*A4)+((~A5)*A1*(~A3)*(~A2)*A4)+((~A5)*(~A1)*A4) , 
NAME: SLICE_X65Y102/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*A3*(~A2)*A1)+(A4*A3*(~A2)*(~A1)*A6)+(A4*(~A3)*A6)+((~A4)*A3*(~A2)*(~A1)*A6)+((~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2)+(A6*A5*(~A2)*A1)+(A6*A5*(~A2)*(~A1)*A3)+(A6*(~A5)*A3)+((~A6)*A5*(~A2)*(~A1)*A3)+((~A6)*(~A5)*A3) , 
NAME: SLICE_X65Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2)+(A5*A1*(~A2)*A4)+(A5*A1*(~A2)*(~A4)*A3)+(A5*(~A1)*A3)+((~A5)*A1*(~A2)*(~A4)*A3)+((~A5)*(~A1)*A3) , 
NAME: SLICE_X65Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6)+(A1*A3*(~A6)*A4)+(A1*A3*(~A6)*(~A4)*A2)+(A1*(~A3)*A2)+((~A1)*A3*(~A6)*(~A4)*A2)+((~A1)*(~A3)*A2) , 
NAME: SLICE_X65Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2)+(A3*A5*(~A2)*A4)+(A3*A5*(~A2)*(~A4)*A6)+(A3*(~A5)*A6)+((~A3)*A5*(~A2)*(~A4)*A6)+((~A3)*(~A5)*A6) , 
NAME: SLICE_X65Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*A3*(~A2)*A5)+(A4*A3*(~A2)*(~A5)*A6)+(A4*(~A3)*A6)+((~A4)*A3*(~A2)*(~A5)*A6)+((~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2)+(A5*A6*(~A2)*A1)+(A5*A6*(~A2)*(~A1)*A3)+(A5*(~A6)*A3)+((~A5)*A6*(~A2)*(~A1)*A3)+((~A5)*(~A6)*A3) , 
NAME: SLICE_X65Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6)+(A3*A5*(~A6)*A1)+(A3*A5*(~A6)*(~A1)*A4)+(A3*(~A5)*A4)+((~A3)*A5*(~A6)*(~A1)*A4)+((~A3)*(~A5)*A4) , 
NAME: SLICE_X65Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A4)+(A2*A1*(~A6)*(~A4)*A5)+(A2*(~A1)*A5)+((~A2)*A1*(~A6)*(~A4)*A5)+((~A2)*(~A1)*A5) , 
NAME: SLICE_X65Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*A5*A1)+(A3*A6*A2*A5*(~A1)*A4)+(A3*A6*A2*(~A5)*(~A1)*A4)+(A3*A6*(~A2))+(A3*(~A6)*A5*A1)+(A3*(~A6)*A5*(~A1)*A4)+(A3*(~A6)*(~A5)*(~A1)*A4)+((~A3)*A6*A2*A5*A1)+((~A3)*A6*A2*A5*(~A1)*A4)+((~A3)*A6*A2*(~A5)*(~A1)*A4)+((~A3)*(~A6)*A5*A1)+((~A3)*(~A6)*A5*(~A1)*A4)+((~A3)*(~A6)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X69Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1*A4*A5)+(A2*A3*A1*A4*(~A5)*A6)+(A2*A3*A1*(~A4)*(~A5)*A6)+(A2*A3*(~A1))+(A2*(~A3)*A4*A5)+(A2*(~A3)*A4*(~A5)*A6)+(A2*(~A3)*(~A4)*(~A5)*A6)+((~A2)*A3*A1*A4*A5)+((~A2)*A3*A1*A4*(~A5)*A6)+((~A2)*A3*A1*(~A4)*(~A5)*A6)+((~A2)*(~A3)*A4*A5)+((~A2)*(~A3)*A4*(~A5)*A6)+((~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A4*A6)+(A2*A1*A3*A4*(~A6)*A5)+(A2*A1*A3*(~A4)*(~A6)*A5)+(A2*A1*(~A3))+(A2*(~A1)*A4*A6)+(A2*(~A1)*A4*(~A6)*A5)+(A2*(~A1)*(~A4)*(~A6)*A5)+((~A2)*A1*A3*A4*A6)+((~A2)*A1*A3*A4*(~A6)*A5)+((~A2)*A1*A3*(~A4)*(~A6)*A5)+((~A2)*(~A1)*A4*A6)+((~A2)*(~A1)*A4*(~A6)*A5)+((~A2)*(~A1)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X69Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A5*A6)+(A3*A1*A2*A5*(~A6)*A4)+(A3*A1*A2*(~A5)*(~A6)*A4)+(A3*A1*(~A2))+(A3*(~A1)*A5*A6)+(A3*(~A1)*A5*(~A6)*A4)+(A3*(~A1)*(~A5)*(~A6)*A4)+((~A3)*A1*A2*A5*A6)+((~A3)*A1*A2*A5*(~A6)*A4)+((~A3)*A1*A2*(~A5)*(~A6)*A4)+((~A3)*(~A1)*A5*A6)+((~A3)*(~A1)*A5*(~A6)*A4)+((~A3)*(~A1)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X69Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4*A2*A1)+(A3*A5*A4*A2*(~A1)*A6)+(A3*A5*A4*(~A2)*(~A1)*A6)+(A3*A5*(~A4))+(A3*(~A5)*A2*A1)+(A3*(~A5)*A2*(~A1)*A6)+(A3*(~A5)*(~A2)*(~A1)*A6)+((~A3)*A5*A4*A2*A1)+((~A3)*A5*A4*A2*(~A1)*A6)+((~A3)*A5*A4*(~A2)*(~A1)*A6)+((~A3)*(~A5)*A2*A1)+((~A3)*(~A5)*A2*(~A1)*A6)+((~A3)*(~A5)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X69Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A4*A1)+(A2*A5*A3*A4*(~A1)*A6)+(A2*A5*A3*(~A4)*(~A1)*A6)+(A2*A5*(~A3))+(A2*(~A5)*A4*A1)+(A2*(~A5)*A4*(~A1)*A6)+(A2*(~A5)*(~A4)*(~A1)*A6)+((~A2)*A5*A3*A4*A1)+((~A2)*A5*A3*A4*(~A1)*A6)+((~A2)*A5*A3*(~A4)*(~A1)*A6)+((~A2)*(~A5)*A4*A1)+((~A2)*(~A5)*A4*(~A1)*A6)+((~A2)*(~A5)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X69Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1*A5*A3)+(A2*A4*A1*A5*(~A3)*A6)+(A2*A4*A1*(~A5)*(~A3)*A6)+(A2*A4*(~A1))+(A2*(~A4)*A5*A3)+(A2*(~A4)*A5*(~A3)*A6)+(A2*(~A4)*(~A5)*(~A3)*A6)+((~A2)*A4*A1*A5*A3)+((~A2)*A4*A1*A5*(~A3)*A6)+((~A2)*A4*A1*(~A5)*(~A3)*A6)+((~A2)*(~A4)*A5*A3)+((~A2)*(~A4)*A5*(~A3)*A6)+((~A2)*(~A4)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X69Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*A6*A5)+(A3*A2*A1*A6*(~A5)*A4)+(A3*A2*A1*(~A6)*(~A5)*A4)+(A3*A2*(~A1))+(A3*(~A2)*A6*A5)+(A3*(~A2)*A6*(~A5)*A4)+(A3*(~A2)*(~A6)*(~A5)*A4)+((~A3)*A2*A1*A6*A5)+((~A3)*A2*A1*A6*(~A5)*A4)+((~A3)*A2*A1*(~A6)*(~A5)*A4)+((~A3)*(~A2)*A6*A5)+((~A3)*(~A2)*A6*(~A5)*A4)+((~A3)*(~A2)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X69Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*A4*A1)+(A3*A6*A2*A4*(~A1)*A5)+(A3*A6*A2*(~A4)*(~A1)*A5)+(A3*A6*(~A2))+(A3*(~A6)*A4*A1)+(A3*(~A6)*A4*(~A1)*A5)+(A3*(~A6)*(~A4)*(~A1)*A5)+((~A3)*A6*A2*A4*A1)+((~A3)*A6*A2*A4*(~A1)*A5)+((~A3)*A6*A2*(~A4)*(~A1)*A5)+((~A3)*(~A6)*A4*A1)+((~A3)*(~A6)*A4*(~A1)*A5)+((~A3)*(~A6)*(~A4)*(~A1)*A5) , 
NAME: SLICE_X69Y105/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*A5*A1)+(A2*A3*A4*A5*(~A1)*A6)+(A2*A3*A4*(~A5)*(~A1)*A6)+(A2*A3*(~A4))+(A2*(~A3)*A5*A1)+(A2*(~A3)*A5*(~A1)*A6)+(A2*(~A3)*(~A5)*(~A1)*A6)+((~A2)*A3*A4*A5*A1)+((~A2)*A3*A4*A5*(~A1)*A6)+((~A2)*A3*A4*(~A5)*(~A1)*A6)+((~A2)*(~A3)*A5*A1)+((~A2)*(~A3)*A5*(~A1)*A6)+((~A2)*(~A3)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X69Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*A5*A3)+(A2*A1*A6*A5*(~A3)*A4)+(A2*A1*A6*(~A5)*(~A3)*A4)+(A2*A1*(~A6))+(A2*(~A1)*A5*A3)+(A2*(~A1)*A5*(~A3)*A4)+(A2*(~A1)*(~A5)*(~A3)*A4)+((~A2)*A1*A6*A5*A3)+((~A2)*A1*A6*A5*(~A3)*A4)+((~A2)*A1*A6*(~A5)*(~A3)*A4)+((~A2)*(~A1)*A5*A3)+((~A2)*(~A1)*A5*(~A3)*A4)+((~A2)*(~A1)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X69Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A4*A5)+(A3*A1*A2*A4*(~A5)*A6)+(A3*A1*A2*(~A4)*(~A5)*A6)+(A3*A1*(~A2))+(A3*(~A1)*A4*A5)+(A3*(~A1)*A4*(~A5)*A6)+(A3*(~A1)*(~A4)*(~A5)*A6)+((~A3)*A1*A2*A4*A5)+((~A3)*A1*A2*A4*(~A5)*A6)+((~A3)*A1*A2*(~A4)*(~A5)*A6)+((~A3)*(~A1)*A4*A5)+((~A3)*(~A1)*A4*(~A5)*A6)+((~A3)*(~A1)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y106/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4*A5*A1)+(A3*A6*A4*A5*(~A1)*A2)+(A3*A6*A4*(~A5)*(~A1)*A2)+(A3*A6*(~A4))+(A3*(~A6)*A5*A1)+(A3*(~A6)*A5*(~A1)*A2)+(A3*(~A6)*(~A5)*(~A1)*A2)+((~A3)*A6*A4*A5*A1)+((~A3)*A6*A4*A5*(~A1)*A2)+((~A3)*A6*A4*(~A5)*(~A1)*A2)+((~A3)*(~A6)*A5*A1)+((~A3)*(~A6)*A5*(~A1)*A2)+((~A3)*(~A6)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X69Y106/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*A6*A1)+(A2*A4*A3*A6*(~A1)*A5)+(A2*A4*A3*(~A6)*(~A1)*A5)+(A2*A4*(~A3))+(A2*(~A4)*A6*A1)+(A2*(~A4)*A6*(~A1)*A5)+(A2*(~A4)*(~A6)*(~A1)*A5)+((~A2)*A4*A3*A6*A1)+((~A2)*A4*A3*A6*(~A1)*A5)+((~A2)*A4*A3*(~A6)*(~A1)*A5)+((~A2)*(~A4)*A6*A1)+((~A2)*(~A4)*A6*(~A1)*A5)+((~A2)*(~A4)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X69Y106/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1*A6*A5)+(A2*A3*A1*A6*(~A5)*A4)+(A2*A3*A1*(~A6)*(~A5)*A4)+(A2*A3*(~A1))+(A2*(~A3)*A6*A5)+(A2*(~A3)*A6*(~A5)*A4)+(A2*(~A3)*(~A6)*(~A5)*A4)+((~A2)*A3*A1*A6*A5)+((~A2)*A3*A1*A6*(~A5)*A4)+((~A2)*A3*A1*(~A6)*(~A5)*A4)+((~A2)*(~A3)*A6*A5)+((~A2)*(~A3)*A6*(~A5)*A4)+((~A2)*(~A3)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X69Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1*A4*A5)+(A3*A6*A1*A4*(~A5)*A2)+(A3*A6*A1*(~A4)*(~A5)*A2)+(A3*A6*(~A1))+(A3*(~A6)*A4*A5)+(A3*(~A6)*A4*(~A5)*A2)+(A3*(~A6)*(~A4)*(~A5)*A2)+((~A3)*A6*A1*A4*A5)+((~A3)*A6*A1*A4*(~A5)*A2)+((~A3)*A6*A1*(~A4)*(~A5)*A2)+((~A3)*(~A6)*A4*A5)+((~A3)*(~A6)*A4*(~A5)*A2)+((~A3)*(~A6)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X69Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y107/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2*A5*A1)+(A4*A6*A2*A5*(~A1)*A3)+(A4*A6*A2*(~A5)*(~A1)*A3)+(A4*A6*(~A2))+(A4*(~A6)*A5*A1)+(A4*(~A6)*A5*(~A1)*A3)+(A4*(~A6)*(~A5)*(~A1)*A3)+((~A4)*A6*A2*A5*A1)+((~A4)*A6*A2*A5*(~A1)*A3)+((~A4)*A6*A2*(~A5)*(~A1)*A3)+((~A4)*(~A6)*A5*A1)+((~A4)*(~A6)*A5*(~A1)*A3)+((~A4)*(~A6)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X69Y107/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*A5*A1)+(A2*A6*A4*A5*(~A1)*A3)+(A2*A6*A4*(~A5)*(~A1)*A3)+(A2*A6*(~A4))+(A2*(~A6)*A5*A1)+(A2*(~A6)*A5*(~A1)*A3)+(A2*(~A6)*(~A5)*(~A1)*A3)+((~A2)*A6*A4*A5*A1)+((~A2)*A6*A4*A5*(~A1)*A3)+((~A2)*A6*A4*(~A5)*(~A1)*A3)+((~A2)*(~A6)*A5*A1)+((~A2)*(~A6)*A5*(~A1)*A3)+((~A2)*(~A6)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X69Y107/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*A1*A5)+(A2*A4*A6*A1*(~A5)*A3)+(A2*A4*A6*(~A1)*(~A5)*A3)+(A2*A4*(~A6))+(A2*(~A4)*A1*A5)+(A2*(~A4)*A1*(~A5)*A3)+(A2*(~A4)*(~A1)*(~A5)*A3)+((~A2)*A4*A6*A1*A5)+((~A2)*A4*A6*A1*(~A5)*A3)+((~A2)*A4*A6*(~A1)*(~A5)*A3)+((~A2)*(~A4)*A1*A5)+((~A2)*(~A4)*A1*(~A5)*A3)+((~A2)*(~A4)*(~A1)*(~A5)*A3) , 
NAME: SLICE_X69Y107/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*A4*A5)+(A3*A2*A6*A4*(~A5)*A1)+(A3*A2*A6*(~A4)*(~A5)*A1)+(A3*A2*(~A6))+(A3*(~A2)*A4*A5)+(A3*(~A2)*A4*(~A5)*A1)+(A3*(~A2)*(~A4)*(~A5)*A1)+((~A3)*A2*A6*A4*A5)+((~A3)*A2*A6*A4*(~A5)*A1)+((~A3)*A2*A6*(~A4)*(~A5)*A1)+((~A3)*(~A2)*A4*A5)+((~A3)*(~A2)*A4*(~A5)*A1)+((~A3)*(~A2)*(~A4)*(~A5)*A1) , 
NAME: SLICE_X69Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A1)+(A4*(~A2)*(~A1)*(~A5))+((~A4)*A1)+((~A4)*(~A1)*(~A5))) , 
NAME: SLICE_X67Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5)) , 
NAME: SLICE_X68Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6*A2*A1)+(A3*A5*A6*A2*(~A1)*A4)+(A3*A5*A6*(~A2)*(~A1)*A4)+(A3*A5*(~A6))+(A3*(~A5)*A2*A1)+(A3*(~A5)*A2*(~A1)*A4)+(A3*(~A5)*(~A2)*(~A1)*A4)+((~A3)*A5*A6*A2*A1)+((~A3)*A5*A6*A2*(~A1)*A4)+((~A3)*A5*A6*(~A2)*(~A1)*A4)+((~A3)*(~A5)*A2*A1)+((~A3)*(~A5)*A2*(~A1)*A4)+((~A3)*(~A5)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X69Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A4*A1)+(A2*A5*A3*A4*(~A1)*A6)+(A2*A5*A3*(~A4)*(~A1)*A6)+(A2*A5*(~A3))+(A2*(~A5)*A4*A1)+(A2*(~A5)*A4*(~A1)*A6)+(A2*(~A5)*(~A4)*(~A1)*A6)+((~A2)*A5*A3*A4*A1)+((~A2)*A5*A3*A4*(~A1)*A6)+((~A2)*A5*A3*(~A4)*(~A1)*A6)+((~A2)*(~A5)*A4*A1)+((~A2)*(~A5)*A4*(~A1)*A6)+((~A2)*(~A5)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X69Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5*A4*A1)+(A2*A6*A5*A4*(~A1)*A3)+(A2*A6*A5*(~A4)*(~A1)*A3)+(A2*A6*(~A5))+(A2*(~A6)*A4*A1)+(A2*(~A6)*A4*(~A1)*A3)+(A2*(~A6)*(~A4)*(~A1)*A3)+((~A2)*A6*A5*A4*A1)+((~A2)*A6*A5*A4*(~A1)*A3)+((~A2)*A6*A5*(~A4)*(~A1)*A3)+((~A2)*(~A6)*A4*A1)+((~A2)*(~A6)*A4*(~A1)*A3)+((~A2)*(~A6)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X69Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3*A1*A2)+(A5*A4*A3*A1*(~A2)*(~A6))+(A5*A4*A3*(~A1))+(A5*A4*(~A3)*(~A1)*(~A2)*A6)+(A5*(~A4)*A1*A2)+(A5*(~A4)*A1*(~A2)*(~A6))+(A5*(~A4)*(~A1))+((~A5)*A4*A3*A1*A2)+((~A5)*A4*A3*A1*(~A2)*(~A6))+((~A5)*A4*A3*(~A1))+((~A5)*A4*(~A3)*(~A1)*(~A2)*A6)+((~A5)*(~A4)*(~A1)*(~A2)*A6) , 
NAME: SLICE_X69Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*A5*A4)+(A2*A6*A1*A5*(~A4)*A3)+(A2*A6*A1*(~A5)*(~A4)*A3)+(A2*A6*(~A1))+(A2*(~A6)*A5*A4)+(A2*(~A6)*A5*(~A4)*A3)+(A2*(~A6)*(~A5)*(~A4)*A3)+((~A2)*A6*A1*A5*A4)+((~A2)*A6*A1*A5*(~A4)*A3)+((~A2)*A6*A1*(~A5)*(~A4)*A3)+((~A2)*(~A6)*A5*A4)+((~A2)*(~A6)*A5*(~A4)*A3)+((~A2)*(~A6)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X69Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1*A2*A4)+(A3*A6*A1*A2*(~A4)*A5)+(A3*A6*A1*(~A2)*(~A4)*A5)+(A3*A6*(~A1))+(A3*(~A6)*A2*A4)+(A3*(~A6)*A2*(~A4)*A5)+(A3*(~A6)*(~A2)*(~A4)*A5)+((~A3)*A6*A1*A2*A4)+((~A3)*A6*A1*A2*(~A4)*A5)+((~A3)*A6*A1*(~A2)*(~A4)*A5)+((~A3)*(~A6)*A2*A4)+((~A3)*(~A6)*A2*(~A4)*A5)+((~A3)*(~A6)*(~A2)*(~A4)*A5) , 
NAME: SLICE_X69Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5*A1*A6)+(A3*A2*A5*A1*(~A6)*A4)+(A3*A2*A5*(~A1)*(~A6)*A4)+(A3*A2*(~A5))+(A3*(~A2)*A1*A6)+(A3*(~A2)*A1*(~A6)*A4)+(A3*(~A2)*(~A1)*(~A6)*A4)+((~A3)*A2*A5*A1*A6)+((~A3)*A2*A5*A1*(~A6)*A4)+((~A3)*A2*A5*(~A1)*(~A6)*A4)+((~A3)*(~A2)*A1*A6)+((~A3)*(~A2)*A1*(~A6)*A4)+((~A3)*(~A2)*(~A1)*(~A6)*A4) , 
NAME: SLICE_X69Y102/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4*A3*A6)+(A2*A1*A4*A3*(~A6)*A5)+(A2*A1*A4*(~A3)*(~A6)*A5)+(A2*A1*(~A4))+(A2*(~A1)*A3*A6)+(A2*(~A1)*A3*(~A6)*A5)+(A2*(~A1)*(~A3)*(~A6)*A5)+((~A2)*A1*A4*A3*A6)+((~A2)*A1*A4*A3*(~A6)*A5)+((~A2)*A1*A4*(~A3)*(~A6)*A5)+((~A2)*(~A1)*A3*A6)+((~A2)*(~A1)*A3*(~A6)*A5)+((~A2)*(~A1)*(~A3)*(~A6)*A5) , 
NAME: SLICE_X69Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A1*A4)+(A2*A5*A3*A1*(~A4)*A6)+(A2*A5*A3*(~A1)*(~A4)*A6)+(A2*A5*(~A3))+(A2*(~A5)*A1*A4)+(A2*(~A5)*A1*(~A4)*A6)+(A2*(~A5)*(~A1)*(~A4)*A6)+((~A2)*A5*A3*A1*A4)+((~A2)*A5*A3*A1*(~A4)*A6)+((~A2)*A5*A3*(~A1)*(~A4)*A6)+((~A2)*(~A5)*A1*A4)+((~A2)*(~A5)*A1*(~A4)*A6)+((~A2)*(~A5)*(~A1)*(~A4)*A6) , 
NAME: SLICE_X69Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*A6*A4)+(A3*A5*A1*A6*(~A4)*A2)+(A3*A5*A1*(~A6)*(~A4)*A2)+(A3*A5*(~A1))+(A3*(~A5)*A6*A4)+(A3*(~A5)*A6*(~A4)*A2)+(A3*(~A5)*(~A6)*(~A4)*A2)+((~A3)*A5*A1*A6*A4)+((~A3)*A5*A1*A6*(~A4)*A2)+((~A3)*A5*A1*(~A6)*(~A4)*A2)+((~A3)*(~A5)*A6*A4)+((~A3)*(~A5)*A6*(~A4)*A2)+((~A3)*(~A5)*(~A6)*(~A4)*A2) , 
NAME: SLICE_X69Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y103/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y103/CARRY4, 
TYPE: CARRY4, 

SLICE_X69Y104/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y104/CARRY4, 
TYPE: CARRY4, 

SLICE_X69Y105/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y105/CARRY4, 
TYPE: CARRY4, 

SLICE_X69Y106/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y106/CARRY4, 
TYPE: CARRY4, 

SLICE_X69Y107/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y107/CARRY4, 
TYPE: CARRY4, 

SLICE_X69Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X69Y108/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y108/CARRY4, 
TYPE: CARRY4, 

SLICE_X69Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X64Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3)*(~A4))+((~A6)*A1*(~A4))+((~A6)*(~A1)*A5*(~A4))+((~A6)*(~A1)*(~A5)*A2*(~A4))+((~A6)*(~A1)*(~A5)*(~A2)*(~A3)*(~A4)) , 
NAME: SLICE_X64Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X73Y105/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X63Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X71Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X66Y99/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4))) , 
NAME: SLICE_X73Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X63Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X71Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X66Y99/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X73Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X63Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1))) , 
NAME: SLICE_X71Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1))) , 
NAME: SLICE_X66Y99/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4))) , 
NAME: SLICE_X73Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X63Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X71Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1))) , 
NAME: SLICE_X66Y99/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y106/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1))) , 
NAME: SLICE_X73Y106/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X63Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X71Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X66Y100/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1))) , 
NAME: SLICE_X73Y106/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X63Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X71Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1))) , 
NAME: SLICE_X66Y100/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X73Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X63Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X71Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X66Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4))) , 
NAME: SLICE_X73Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X63Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X71Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1))) , 
NAME: SLICE_X66Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y107/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X73Y107/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X63Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X71Y102/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4))) , 
NAME: SLICE_X66Y101/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X73Y107/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X63Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X71Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X66Y101/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X73Y107/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X63Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4))) , 
NAME: SLICE_X71Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4))) , 
NAME: SLICE_X66Y101/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X73Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X63Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X71Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X66Y101/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1))) , 
NAME: SLICE_X73Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X63Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X71Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X66Y98/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X73Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X63Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X71Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X66Y98/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X73Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X63Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X71Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X66Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+((~A2)*(~A3))) , 
NAME: SLICE_X73Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X63Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+((~A4)*(~A6)) , 
NAME: SLICE_X71Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+((~A4)*(~A5))) , 
NAME: SLICE_X66Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2))+((~A5)*A2) , 
NAME: SLICE_X63Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y104/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+((~A3)*A5*(~A1))+((~A3)*(~A5)*A1) , 
NAME: SLICE_X63Y104/B5LUT, 
TYPE: LUT5, 

SLICE_X66Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A3))) , 
NAME: SLICE_X66Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y104/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A2)) , 
NAME: SLICE_X68Y104/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A2))) , 
NAME: SLICE_X68Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y101/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A3)) , 
NAME: SLICE_X73Y101/A5LUT, 
TYPE: LUT5, 

SLICE_X73Y102/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A4)) , 
NAME: SLICE_X73Y102/A5LUT, 
TYPE: LUT5, 

SLICE_X72Y106/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A5)) , 
NAME: SLICE_X72Y106/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y105/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A2)) , 
NAME: SLICE_X67Y105/D5LUT, 
TYPE: LUT5, 

SLICE_X74Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X74Y111/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y104/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)) , 
NAME: SLICE_X72Y104/C5LUT, 
TYPE: LUT5, 

SLICE_X74Y105/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A1)) , 
NAME: SLICE_X74Y105/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X73Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3))) , 
NAME: SLICE_X73Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A4))) , 
NAME: SLICE_X73Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A3))) , 
NAME: SLICE_X66Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A5))) , 
NAME: SLICE_X72Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y107/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A1)) , 
NAME: SLICE_X74Y107/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X67Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2))) , 
NAME: SLICE_X67Y105/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1))) , 
NAME: SLICE_X72Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1))) , 
NAME: SLICE_X74Y105/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1))) , 
NAME: SLICE_X74Y107/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y108/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A5)) , 
NAME: SLICE_X71Y108/C5LUT, 
TYPE: LUT5, 

SLICE_X74Y107/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4))) , 
NAME: SLICE_X74Y107/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y109/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4)) , 
NAME: SLICE_X73Y109/A5LUT, 
TYPE: LUT5, 

SLICE_X73Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4))) , 
NAME: SLICE_X73Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A3)) , 
NAME: SLICE_X72Y97/A5LUT, 
TYPE: LUT5, 

SLICE_X71Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))) , 
NAME: SLICE_X71Y108/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*(~A4)*(~A2)*A6*(~A1)) , 
NAME: SLICE_X73Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y107/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A4)) , 
NAME: SLICE_X74Y107/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X65Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6)) , 
NAME: SLICE_X65Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4*A3*A6*(~A1))+(A2*A5*A4*A3*(~A6))+(A2*A5*A4*(~A3))+(A2*A5*(~A4))+(A2*(~A5))+((~A2)) , 
NAME: SLICE_X64Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A3))) , 
NAME: SLICE_X72Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A1))) , 
NAME: SLICE_X72Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A1))) , 
NAME: SLICE_X68Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y98/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A3)) , 
NAME: SLICE_X69Y98/C5LUT, 
TYPE: LUT5, 

SLICE_X69Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3))) , 
NAME: SLICE_X69Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y99/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)) , 
NAME: SLICE_X68Y99/B5LUT, 
TYPE: LUT5, 

SLICE_X68Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1))) , 
NAME: SLICE_X68Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3) , 
NAME: SLICE_X76Y104/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A1*A5)+(A3*A4*(~A1)*(~A5))+(A3*(~A4)*(~A5))+((~A3)*A4*A1*(~A5))+((~A3)*A4*(~A1)*A5)+((~A3)*(~A4)*A5)) , 
NAME: SLICE_X63Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A3*A1)+(A2*(~A4)*(~A3)*A1)+((~A2)*A4*(~A3)*A1)+((~A2)*(~A4)*A3*A1)) , 
NAME: SLICE_X63Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A1*A4)+(A2*A3*A1*(~A4)*(~A5))+(A2*A3*(~A1)*A4*A5)+(A2*A3*(~A1)*(~A4))+(A2*(~A3)*A1*(~A4)*A5)+(A2*(~A3)*(~A1)*A4*(~A5))) , 
NAME: SLICE_X62Y106/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y105/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A2)+(A3*(~A5)*A1*A4*(~A2))+(A3*(~A5)*A1*(~A4)*A2)+(A3*(~A5)*(~A1)*A2)+((~A3)*A5*A1*A4*A2)+((~A3)*A5*A1*(~A4)*(~A2))+((~A3)*A5*(~A1)*(~A2))+((~A3)*(~A5)*A2) , 
NAME: SLICE_X63Y105/A5LUT, 
TYPE: LUT5, 

SLICE_X62Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A4)+(A1*A3*A2*(~A4)*A6*(~A5))+(A1*A3*A2*(~A4)*(~A6))+(A1*A3*(~A2)*(~A4)*A6*A5)+(A1*(~A3)*A2*A4*A6)+(A1*(~A3)*A2*A4*(~A6)*A5)+(A1*(~A3)*A2*(~A4))+(A1*(~A3)*(~A2)*A4*(~A6)*(~A5)) , 
NAME: SLICE_X62Y106/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1*A2)+(A3*A6*(~A1)*A4*A2*(~A5))+(A3*A6*(~A1)*A4*(~A2)*A5)+(A3*A6*(~A1)*(~A4)*A2)+(A3*(~A6)*A1*A4*A2)+(A3*(~A6)*A1*(~A4)*A2*A5)+(A3*(~A6)*A1*(~A4)*(~A2)*(~A5))+(A3*(~A6)*(~A1)*A2)+((~A3)*A1*A4*A2)+((~A3)*A1*(~A4)*A2*A5)+((~A3)*A1*(~A4)*(~A2)*(~A5))+((~A3)*(~A1)*A2) , 
NAME: SLICE_X65Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1*A2)+(A5*A4*(~A1)*A3*A2)+(A5*A4*(~A1)*(~A3)*(~A2))+(A5*(~A4)*A1*A3*(~A2))+(A5*(~A4)*A1*(~A3)*A2)+(A5*(~A4)*(~A1)*A2) , 
NAME: SLICE_X62Y106/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5*A1*A4)+(A3*A6*A5*A1*(~A4)*(~A2))+(A3*A6*A5*(~A1))+(A3*A6*(~A5))+(A3*(~A6)*A5)+(A3*(~A6)*(~A5)*A1)+(A3*(~A6)*(~A5)*(~A1)*A4*A2)+(A3*(~A6)*(~A5)*(~A1)*(~A4))+((~A3)*A6*A5*A1*(~A4)*A2)+((~A3)*(~A6)*(~A5)*(~A1)*A4*(~A2)) , 
NAME: SLICE_X65Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y106/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A1*(~A5))+(A3*(~A4)*(~A1))+((~A3)*A4*(~A1)*(~A5)) , 
NAME: SLICE_X62Y106/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*(~A6))+(A3*(~A4)*A5*A6)+(A3*(~A4)*(~A5)*(~A6))+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A5*(~A6))+((~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2)+(A4*A1*(~A2)*A5*A3*(~A6))+(A4*A1*(~A2)*A5*(~A3))+(A4*A1*(~A2)*(~A5))+(A4*(~A1))+((~A4)) , 
NAME: SLICE_X64Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A5)*A1*(~A4)*A3*(~A6))+((~A2)*(~A5)*(~A1)*A3*(~A6)) , 
NAME: SLICE_X64Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A4))+((~A3)*(~A1)*(~A5)*(~A4)*(~A2))) , 
NAME: SLICE_X62Y105/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A2) , 
NAME: SLICE_X62Y101/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3) , 
NAME: SLICE_X62Y101/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A6)*A1*(~A4)*(~A3)) , 
NAME: SLICE_X70Y105/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X63Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1))+((~A4)*A3*(~A1)) , 
NAME: SLICE_X76Y104/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4))+((~A5)*A2*(~A4)) , 
NAME: SLICE_X76Y104/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A5)*A2*(~A1)*(~A4)) , 
NAME: SLICE_X71Y111/D6LUT, 
TYPE: LUT6, 

SLICE_X76Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*(~A1))) , 
NAME: SLICE_X76Y104/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y104/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*A2)+(A3*(~A1))+((~A3)*A5*A1*A2)+((~A3)*(~A5)*A1*A2)+((~A3)*(~A5)*(~A1)) , 
NAME: SLICE_X76Y104/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X73Y108/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X73Y108/CARRY4, 
TYPE: CARRY4, 

SLICE_X72Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*(~A1)*(~A6)*A4*A3) , 
NAME: SLICE_X72Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*(~A1)*(~A2)*A3*A6) , 
NAME: SLICE_X73Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y99/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A2) , 
NAME: SLICE_X59Y99/A5LUT, 
TYPE: LUT5, 

SLICE_X59Y99/A5FF - 
CLASS: bel, 
NAME: SLICE_X59Y99/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2) , 
NAME: SLICE_X65Y105/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+((~A2)*(~A3)) , 
NAME: SLICE_X59Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+((~A3)*(~A1)) , 
NAME: SLICE_X59Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+((~A2)*(~A4)) , 
NAME: SLICE_X59Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+((~A4)*(~A5))) , 
NAME: SLICE_X59Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+((~A3)*(~A1)) , 
NAME: SLICE_X59Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+((~A4)*(~A2)) , 
NAME: SLICE_X59Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+((~A2)*(~A4)) , 
NAME: SLICE_X59Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*(~A2)) , 
NAME: SLICE_X59Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5)) , 
NAME: SLICE_X71Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)) , 
NAME: SLICE_X71Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X71Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X71Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3))+((~A6)*A1*(~A3))+((~A6)*(~A1)*A2*(~A3))+((~A6)*(~A1)*(~A2)) , 
NAME: SLICE_X65Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A3*A2)+((~A5)*A3*(~A2)*A6) , 
NAME: SLICE_X75Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*(~A6)) , 
NAME: SLICE_X73Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A3))+((~A1)*A5*(~A3)) , 
NAME: SLICE_X65Y97/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A4*(~A2)) , 
NAME: SLICE_X69Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A4))+((~A1)*A3*A2*(~A4)) , 
NAME: SLICE_X62Y99/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6))+((~A2)*A3*(~A6)) , 
NAME: SLICE_X75Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A1))+((~A6)*A3*A2*(~A1)) , 
NAME: SLICE_X75Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A1))+((~A3)*A2*A4*(~A1)) , 
NAME: SLICE_X74Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A1*(~A5)) , 
NAME: SLICE_X75Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A4)*A2*(~A3)*(~A6)) , 
NAME: SLICE_X74Y108/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A5)*A1*(~A6)*(~A4)) , 
NAME: SLICE_X75Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*(~A6)*(~A3)*A2*(~A4)*(~A1)) , 
NAME: SLICE_X74Y108/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*(~A3)*(~A6)*A1*(~A4)*(~A2)) , 
NAME: SLICE_X75Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y103/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X71Y103/CARRY4, 
TYPE: CARRY4, 

SLICE_X66Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X66Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X60Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*A1*(~A4)*(~A5))+(A3*A6*(~A2)*(~A1)*(~A4)*(~A5))+((~A3)*(~A6)*A2*A1*(~A4)*(~A5))+((~A3)*(~A6)*(~A2)*(~A1)*(~A4)*(~A5)) , 
NAME: SLICE_X60Y101/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A6*A4*(~A1))+(A2*A5*A3*A6*(~A4)*A1)+(A2*A5*A3*(~A6))+(A2*A5*(~A3)*A6)+(A2*A5*(~A3)*(~A6)*A4*(~A1))+(A2*A5*(~A3)*(~A6)*(~A4)*A1)+(A2*(~A5))+((~A2)*A5)+((~A2)*(~A5)*A3*A6*A4*(~A1))+((~A2)*(~A5)*A3*A6*(~A4)*A1)+((~A2)*(~A5)*A3*(~A6))+((~A2)*(~A5)*(~A3)*A6)+((~A2)*(~A5)*(~A3)*(~A6)*A4*(~A1))+((~A2)*(~A5)*(~A3)*(~A6)*(~A4)*A1) , 
NAME: SLICE_X60Y101/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A3*A5*(~A4))+(A1*A2*A6*A3*(~A5)*A4)+(A1*A2*A6*(~A3))+(A1*A2*(~A6)*A3)+(A1*A2*(~A6)*(~A3)*A5*(~A4))+(A1*A2*(~A6)*(~A3)*(~A5)*A4)+(A1*(~A2))+((~A1)*A2)+((~A1)*(~A2)*A6*A3*A5*(~A4))+((~A1)*(~A2)*A6*A3*(~A5)*A4)+((~A1)*(~A2)*A6*(~A3))+((~A1)*(~A2)*(~A6)*A3)+((~A1)*(~A2)*(~A6)*(~A3)*A5*(~A4))+((~A1)*(~A2)*(~A6)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X60Y101/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*(~A2))+((~A6)*A5*A2) , 
NAME: SLICE_X63Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X60Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X60Y103/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X64Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A3*(~A2))+(A1*(~A4)*A3*A2)+((~A1)*A3*A2)) , 
NAME: SLICE_X63Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y106/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X64Y106/A5LUT, 
TYPE: LUT5, 

SLICE_X60Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A2))+((~A3)*A2)) , 
NAME: SLICE_X60Y103/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y103/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A4*A3*(~A5))+(A1*A2*(~A4)*A3*A5)+(A1*(~A2)*A3*A5)+((~A1)*A3*A5) , 
NAME: SLICE_X63Y103/B5LUT, 
TYPE: LUT5, 

SLICE_X64Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*(~A3))+(A2*(~A4))+((~A2)*A4*A3)) , 
NAME: SLICE_X64Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X60Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*(~A3))+(A5*(~A2))+((~A5)*A2*A3) , 
NAME: SLICE_X60Y103/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y106/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A3*(~A1))+(A2*A4*(~A3)*A1)+(A2*(~A4)*A1)+((~A2)*A1) , 
NAME: SLICE_X64Y106/B5LUT, 
TYPE: LUT5, 

SLICE_X58Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A2*(~A4))+(A3*A1*(~A2))+(A3*(~A1))+((~A3)*A1*A2*A4)) , 
NAME: SLICE_X58Y102/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y102/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*A4*A2*(~A1))+(A5*A3*A4*(~A2))+(A5*A3*(~A4))+(A5*(~A3))+((~A5)*A3*A4*A2*A1) , 
NAME: SLICE_X58Y102/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X59Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*A3*A4*(~A5))+(A2*A1*A6*A3*(~A4))+(A2*A1*A6*(~A3))+(A2*A1*(~A6))+(A2*(~A1))+((~A2)*A1*A6*A3*A4*A5) , 
NAME: SLICE_X59Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+((~A3)*(~A5))) , 
NAME: SLICE_X59Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6) , 
NAME: SLICE_X60Y101/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y102/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*(~A3))+((~A2)*(~A5)*A3) , 
NAME: SLICE_X59Y102/A5LUT, 
TYPE: LUT5, 

SLICE_X59Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*A6*A1*(~A3))+(A2*A4*A5*A6*(~A1))+(A2*A4*A5*(~A6))+(A2*A4*(~A5))+(A2*(~A4))+((~A2)) , 
NAME: SLICE_X59Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y107/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*(~A3))+((~A5)*A2*A1*(~A3))+((~A5)*(~A2)*A4*A1*(~A3)) , 
NAME: SLICE_X64Y107/B5LUT, 
TYPE: LUT5, 

SLICE_X64Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*(~A5))+(A1*A2*(~A3)*A5)+((~A1)*A4*A2*A3*(~A5))+((~A1)*A4*A2*(~A3)*A5)+((~A1)*(~A4)*A6*A2*A3*(~A5))+((~A1)*(~A4)*A6*A2*(~A3)*A5) , 
NAME: SLICE_X64Y107/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A5*(~A2))+(A4*A3*(~A5)*A2)+(A4*(~A3)*A2)) , 
NAME: SLICE_X64Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A6*(~A1))+((~A3)*(~A6)*A5*(~A1))+((~A3)*(~A6)*(~A5)*A4*(~A1))+((~A3)*(~A6)*(~A5)*(~A4)) , 
NAME: SLICE_X64Y106/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y107/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A5*A3*(~A1))+(A4*A2*A5*(~A3)*A1)+(A4*A2*(~A5)*A1)+(A4*(~A2)*A1) , 
NAME: SLICE_X64Y107/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A2)+(A1*(~A4)*(~A2)*A5)) , 
NAME: SLICE_X64Y107/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A2)+((~A3)*(~A2)*A4*A1*(~A5))+((~A3)*(~A2)*A4*(~A1)) , 
NAME: SLICE_X66Y97/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X67Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A6) , 
NAME: SLICE_X67Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A2))) , 
NAME: SLICE_X68Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y103/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)) , 
NAME: SLICE_X68Y103/C5LUT, 
TYPE: LUT5, 

SLICE_X66Y97/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A5)+((~A3)*(~A5)*A1*(~A2)*A4)+((~A3)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X66Y97/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X72Y98/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A3)+((~A1)*(~A3)*A4*(~A2)*A5)+((~A1)*(~A3)*(~A4)*A5) , 
NAME: SLICE_X72Y98/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y99/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A4)+((~A1)*(~A4)*A5*(~A2)*A3)+((~A1)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X68Y99/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A6*A1)+((~A2)*A6*(~A1)*A3*A4*(~A5))+((~A2)*A6*(~A1)*A3*(~A4))+((~A2)*(~A6)*A3*A4*(~A5))+((~A2)*(~A6)*A3*(~A4)) , 
NAME: SLICE_X69Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*A5*A3)+(A6*A2*A4*A5*(~A3)*A1)+(A6*A2*(~A4)*A5*A3*(~A1))+(A6*A2*(~A4)*A5*(~A3)*A1)+(A6*(~A2)*A4*A5*A1)+(A6*(~A2)*(~A4)*A5*(~A3)*A1)+((~A6)*A2*A4*A5*A3)+((~A6)*A2*(~A4)*A5*A3*(~A1))+((~A6)*(~A2)*A4*A5*A3*A1) , 
NAME: SLICE_X65Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3)+(A1*A4*(~A3)*A6*A5)+(A1*A4*(~A3)*A6*(~A5)*A2)+(A1*A4*(~A3)*(~A6)*(~A5)*A2)+(A1*(~A4)*A3*A5)+(A1*(~A4)*(~A3)*A6*A5)+(A1*(~A4)*(~A3)*A6*(~A5)*A2)+(A1*(~A4)*(~A3)*(~A6)*(~A5)*A2)+((~A1)*A4*A3*(~A5))+((~A1)*A4*(~A3)*A6*A5)+((~A1)*A4*(~A3)*A6*(~A5)*A2)+((~A1)*A4*(~A3)*(~A6)*(~A5)*A2)+((~A1)*(~A4)*(~A3)*A6*A5)+((~A1)*(~A4)*(~A3)*A6*(~A5)*A2)+((~A1)*(~A4)*(~A3)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X65Y107/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4*A3*A2)+(A1*A6*A4*A3*(~A2)*A5)+(A1*A6*(~A4)*A3*A2*(~A5))+(A1*A6*(~A4)*A3*(~A2)*A5)+(A1*(~A6)*A4*A3*A5)+(A1*(~A6)*(~A4)*A3*(~A2)*A5)+((~A1)*A6*A4*A3*A2)+((~A1)*A6*(~A4)*A3*A2*(~A5))+((~A1)*(~A6)*A4*A3*A2*A5) , 
NAME: SLICE_X66Y106/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*A6*(~A3)*A5*A2)+(A4*A6*(~A3)*A5*(~A2)*A1)+(A4*A6*(~A3)*(~A5)*(~A2)*A1)+(A4*(~A6)*A3*A2)+(A4*(~A6)*(~A3)*A5*A2)+(A4*(~A6)*(~A3)*A5*(~A2)*A1)+(A4*(~A6)*(~A3)*(~A5)*(~A2)*A1)+((~A4)*A6*A3*(~A2))+((~A4)*A6*(~A3)*A5*A2)+((~A4)*A6*(~A3)*A5*(~A2)*A1)+((~A4)*A6*(~A3)*(~A5)*(~A2)*A1)+((~A4)*(~A6)*(~A3)*A5*A2)+((~A4)*(~A6)*(~A3)*A5*(~A2)*A1)+((~A4)*(~A6)*(~A3)*(~A5)*(~A2)*A1) , 
NAME: SLICE_X67Y108/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*A5*A2)+(A6*A1*A3*A5*(~A2)*A4)+(A6*A1*(~A3)*A5*A2*(~A4))+(A6*A1*(~A3)*A5*(~A2)*A4)+(A6*(~A1)*A3*A5*A4)+(A6*(~A1)*(~A3)*A5*(~A2)*A4)+((~A6)*A1*A3*A5*A2)+((~A6)*A1*(~A3)*A5*A2*(~A4))+((~A6)*(~A1)*A3*A5*A2*A4) , 
NAME: SLICE_X66Y106/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A4*A5)+(A2*A1*(~A6)*A4*(~A5)*A3)+(A2*A1*(~A6)*(~A4)*(~A5)*A3)+(A2*(~A1)*A6*A5)+(A2*(~A1)*(~A6)*A4*A5)+(A2*(~A1)*(~A6)*A4*(~A5)*A3)+(A2*(~A1)*(~A6)*(~A4)*(~A5)*A3)+((~A2)*A1*A6*(~A5))+((~A2)*A1*(~A6)*A4*A5)+((~A2)*A1*(~A6)*A4*(~A5)*A3)+((~A2)*A1*(~A6)*(~A4)*(~A5)*A3)+((~A2)*(~A1)*(~A6)*A4*A5)+((~A2)*(~A1)*(~A6)*A4*(~A5)*A3)+((~A2)*(~A1)*(~A6)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X64Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A4*(~A5)*A3)+((~A6)*(~A1)*A4*A5*A2) , 
NAME: SLICE_X67Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4*A1*A5)+(A3*A6*A4*(~A1)*A2*(~A5))+(A3*A6*(~A4)*A1*(~A2)*A5)+(A3*A6*(~A4)*(~A1)*A2*(~A5))+(A3*(~A6)*A4*A1*A5)+(A3*(~A6)*(~A4)*A1*(~A2)*A5)+((~A3)*A6*A4*A1*A2*A5)+((~A3)*A6*A4*(~A1)*A2*(~A5))+((~A3)*A6*(~A4)*(~A1)*A2*(~A5))+((~A3)*(~A6)*A4*A1*A2*A5) , 
NAME: SLICE_X67Y106/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*A2*(~A3)*A1*A5)+(A6*A2*(~A3)*A1*(~A5)*A4)+(A6*A2*(~A3)*(~A1)*(~A5)*A4)+(A6*(~A2)*A3*A5)+(A6*(~A2)*(~A3)*A1*A5)+(A6*(~A2)*(~A3)*A1*(~A5)*A4)+(A6*(~A2)*(~A3)*(~A1)*(~A5)*A4)+((~A6)*A2*A3*(~A5))+((~A6)*A2*(~A3)*A1*A5)+((~A6)*A2*(~A3)*A1*(~A5)*A4)+((~A6)*A2*(~A3)*(~A1)*(~A5)*A4)+((~A6)*(~A2)*(~A3)*A1*A5)+((~A6)*(~A2)*(~A3)*A1*(~A5)*A4)+((~A6)*(~A2)*(~A3)*(~A1)*(~A5)*A4) , 
NAME: SLICE_X68Y109/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5*A2*(~A3)*A6)+((~A1)*(~A5)*A2*A3*A4) , 
NAME: SLICE_X67Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y106/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A1*A5)+(A3*A4*A6*(~A1)*A2*(~A5))+(A3*A4*(~A6)*A1*(~A2)*A5)+(A3*A4*(~A6)*(~A1)*A2*(~A5))+(A3*(~A4)*A6*A1*A5)+(A3*(~A4)*(~A6)*A1*(~A2)*A5)+((~A3)*A4*A6*A1*A2*A5)+((~A3)*A4*A6*(~A1)*A2*(~A5))+((~A3)*A4*(~A6)*(~A1)*A2*(~A5))+((~A3)*(~A4)*A6*A1*A2*A5) , 
NAME: SLICE_X67Y106/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1)+(A6*A3*(~A1)*A2*A4)+(A6*A3*(~A1)*A2*(~A4)*A5)+(A6*A3*(~A1)*(~A2)*(~A4)*A5)+(A6*(~A3)*A1*A4)+(A6*(~A3)*(~A1)*A2*A4)+(A6*(~A3)*(~A1)*A2*(~A4)*A5)+(A6*(~A3)*(~A1)*(~A2)*(~A4)*A5)+((~A6)*A3*A1*(~A4))+((~A6)*A3*(~A1)*A2*A4)+((~A6)*A3*(~A1)*A2*(~A4)*A5)+((~A6)*A3*(~A1)*(~A2)*(~A4)*A5)+((~A6)*(~A3)*(~A1)*A2*A4)+((~A6)*(~A3)*(~A1)*A2*(~A4)*A5)+((~A6)*(~A3)*(~A1)*(~A2)*(~A4)*A5) , 
NAME: SLICE_X65Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A6*A5*(~A3)*A1)+((~A2)*(~A6)*A5*A3*A4) , 
NAME: SLICE_X62Y107/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A5*A6)+(A4*A3*A2*(~A5)*A1*(~A6))+(A4*A3*(~A2)*A5*(~A1)*A6)+(A4*A3*(~A2)*(~A5)*A1*(~A6))+(A4*(~A3)*A2*A5*A6)+(A4*(~A3)*(~A2)*A5*(~A1)*A6)+((~A4)*A3*A2*A5*A1*A6)+((~A4)*A3*A2*(~A5)*A1*(~A6))+((~A4)*A3*(~A2)*(~A5)*A1*(~A6))+((~A4)*(~A3)*A2*A5*A1*A6) , 
NAME: SLICE_X62Y111/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1)+(A4*A5*(~A1)*A3*A2)+(A4*A5*(~A1)*A3*(~A2)*A6)+(A4*A5*(~A1)*(~A3)*(~A2)*A6)+(A4*(~A5)*A1*A2)+(A4*(~A5)*(~A1)*A3*A2)+(A4*(~A5)*(~A1)*A3*(~A2)*A6)+(A4*(~A5)*(~A1)*(~A3)*(~A2)*A6)+((~A4)*A5*A1*(~A2))+((~A4)*A5*(~A1)*A3*A2)+((~A4)*A5*(~A1)*A3*(~A2)*A6)+((~A4)*A5*(~A1)*(~A3)*(~A2)*A6)+((~A4)*(~A5)*(~A1)*A3*A2)+((~A4)*(~A5)*(~A1)*A3*(~A2)*A6)+((~A4)*(~A5)*(~A1)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X65Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A4*(~A3)*A2)+((~A6)*(~A1)*A4*A3*A5) , 
NAME: SLICE_X66Y108/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*A1*A2)+(A6*A3*A4*(~A1)*A5*(~A2))+(A6*A3*(~A4)*A1*(~A5)*A2)+(A6*A3*(~A4)*(~A1)*A5*(~A2))+(A6*(~A3)*A4*A1*A2)+(A6*(~A3)*(~A4)*A1*(~A5)*A2)+((~A6)*A3*A4*A1*A5*A2)+((~A6)*A3*A4*(~A1)*A5*(~A2))+((~A6)*A3*(~A4)*(~A1)*A5*(~A2))+((~A6)*(~A3)*A4*A1*A5*A2) , 
NAME: SLICE_X67Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1)+(A6*A3*(~A1)*A4*A5)+(A6*A3*(~A1)*A4*(~A5)*A2)+(A6*A3*(~A1)*(~A4)*(~A5)*A2)+(A6*(~A3)*A1*A5)+(A6*(~A3)*(~A1)*A4*A5)+(A6*(~A3)*(~A1)*A4*(~A5)*A2)+(A6*(~A3)*(~A1)*(~A4)*(~A5)*A2)+((~A6)*A3*A1*(~A5))+((~A6)*A3*(~A1)*A4*A5)+((~A6)*A3*(~A1)*A4*(~A5)*A2)+((~A6)*A3*(~A1)*(~A4)*(~A5)*A2)+((~A6)*(~A3)*(~A1)*A4*A5)+((~A6)*(~A3)*(~A1)*A4*(~A5)*A2)+((~A6)*(~A3)*(~A1)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X67Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A2*(~A5)*A3)+((~A6)*(~A1)*A2*A5*A4) , 
NAME: SLICE_X66Y108/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*A6*A1)+(A4*A3*A5*(~A6)*A2*(~A1))+(A4*A3*(~A5)*A6*(~A2)*A1)+(A4*A3*(~A5)*(~A6)*A2*(~A1))+(A4*(~A3)*A5*A6*A1)+(A4*(~A3)*(~A5)*A6*(~A2)*A1)+((~A4)*A3*A5*A6*A2*A1)+((~A4)*A3*A5*(~A6)*A2*(~A1))+((~A4)*A3*(~A5)*(~A6)*A2*(~A1))+((~A4)*(~A3)*A5*A6*A2*A1) , 
NAME: SLICE_X64Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2)+(A1*A6*(~A2)*A4*A5)+(A1*A6*(~A2)*A4*(~A5)*A3)+(A1*A6*(~A2)*(~A4)*(~A5)*A3)+(A1*(~A6)*A2*A5)+(A1*(~A6)*(~A2)*A4*A5)+(A1*(~A6)*(~A2)*A4*(~A5)*A3)+(A1*(~A6)*(~A2)*(~A4)*(~A5)*A3)+((~A1)*A6*A2*(~A5))+((~A1)*A6*(~A2)*A4*A5)+((~A1)*A6*(~A2)*A4*(~A5)*A3)+((~A1)*A6*(~A2)*(~A4)*(~A5)*A3)+((~A1)*(~A6)*(~A2)*A4*A5)+((~A1)*(~A6)*(~A2)*A4*(~A5)*A3)+((~A1)*(~A6)*(~A2)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X63Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4)*A2)) , 
NAME: SLICE_X65Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2)*A1)) , 
NAME: SLICE_X68Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3)*A6) , 
NAME: SLICE_X64Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y109/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)*A1) , 
NAME: SLICE_X68Y109/A5LUT, 
TYPE: LUT5, 

SLICE_X65Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A4)*A2) , 
NAME: SLICE_X65Y108/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A5)*A4)) , 
NAME: SLICE_X64Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A4)*A3)) , 
NAME: SLICE_X67Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A3*(~A2))+(A5*(~A6)*(~A3)) , 
NAME: SLICE_X67Y111/D6LUT, 
TYPE: LUT6, 

SLICE_X62Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2*A4)+(A1*A6*(~A2)*A4*A3)+(A1*A6*(~A2)*A4*(~A3)*(~A5))+(A1*(~A6)*A4*A3)+(A1*(~A6)*A4*(~A3)*(~A5))+((~A1)*A4*A3*A5) , 
NAME: SLICE_X62Y105/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A2)*A5)) , 
NAME: SLICE_X64Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A1*A5)+(A3*A4*A6*A1*(~A5)*A2)+(A3*A4*(~A6)*A1*A5*(~A2))+(A3*A4*(~A6)*A1*(~A5)*A2)+(A3*(~A4)*A6*A1*A2)+(A3*(~A4)*(~A6)*A1*(~A5)*A2)+((~A3)*A4*A6*A1*A5)+((~A3)*A4*(~A6)*A1*A5*(~A2))+((~A3)*(~A4)*A6*A1*A5*A2) , 
NAME: SLICE_X66Y108/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A5)+(A1*A2*(~A5)*A4)+(A1*(~A2)*A3*A5)+(A1*(~A2)*A3*(~A5)*A4)+(A1*(~A2)*(~A3)*(~A5)*A4)+((~A1)*A2*(~A5)*A4)+((~A1)*(~A2)*A3*A5)+((~A1)*(~A2)*A3*(~A5)*A4)+((~A1)*(~A2)*(~A3)*(~A5)*A4)) , 
NAME: SLICE_X65Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y108/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4*A1*A6)+(A3*A5*A4*A1*(~A6)*A2)+(A3*A5*(~A4)*A1*A6*(~A2))+(A3*A5*(~A4)*A1*(~A6)*A2)+(A3*(~A5)*A4*A1*A2)+(A3*(~A5)*(~A4)*A1*(~A6)*A2)+((~A3)*A5*A4*A1*A6)+((~A3)*A5*(~A4)*A1*A6*(~A2))+((~A3)*(~A5)*A4*A1*A6*A2) , 
NAME: SLICE_X66Y108/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y108/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*A4*(~A2)*A3)+(A5*(~A4)*A6*A2)+(A5*(~A4)*A6*(~A2)*A3)+(A5*(~A4)*(~A6)*(~A2)*A3)+((~A5)*A4*(~A2)*A3)+((~A5)*(~A4)*A6*A2)+((~A5)*(~A4)*A6*(~A2)*A3)+((~A5)*(~A4)*(~A6)*(~A2)*A3) , 
NAME: SLICE_X67Y108/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2*A5*(~A4)*A1)+((~A6)*(~A2)*A5*A4*A3) , 
NAME: SLICE_X68Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*A6*A2)+(A1*A3*A5*(~A6)*A4*(~A2))+(A1*A3*(~A5)*A6*(~A4)*A2)+(A1*A3*(~A5)*(~A6)*A4*(~A2))+(A1*(~A3)*A5*A6*A2)+(A1*(~A3)*(~A5)*A6*(~A4)*A2)+((~A1)*A3*A5*A6*A4*A2)+((~A1)*A3*A5*(~A6)*A4*(~A2))+((~A1)*A3*(~A5)*(~A6)*A4*(~A2))+((~A1)*(~A3)*A5*A6*A4*A2) , 
NAME: SLICE_X65Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5)+(A6*A2*(~A5)*A3)+(A6*(~A2)*A4*A5)+(A6*(~A2)*A4*(~A5)*A3)+(A6*(~A2)*(~A4)*(~A5)*A3)+((~A6)*A2*(~A5)*A3)+((~A6)*(~A2)*A4*A5)+((~A6)*(~A2)*A4*(~A5)*A3)+((~A6)*(~A2)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X64Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2*A5*(~A6)*A4)+((~A1)*(~A2)*A5*A6*A3) , 
NAME: SLICE_X68Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5*A3*A4)+(A2*A6*A5*(~A3)*A1*(~A4))+(A2*A6*(~A5)*A3*(~A1)*A4)+(A2*A6*(~A5)*(~A3)*A1*(~A4))+(A2*(~A6)*A5*A3*A4)+(A2*(~A6)*(~A5)*A3*(~A1)*A4)+((~A2)*A6*A5*A3*A1*A4)+((~A2)*A6*A5*(~A3)*A1*(~A4))+((~A2)*A6*(~A5)*(~A3)*A1*(~A4))+((~A2)*(~A6)*A5*A3*A1*A4) , 
NAME: SLICE_X68Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3)+(A2*A6*(~A3)*A1)+(A2*(~A6)*A4*A3)+(A2*(~A6)*A4*(~A3)*A1)+(A2*(~A6)*(~A4)*(~A3)*A1)+((~A2)*A6*(~A3)*A1)+((~A2)*(~A6)*A4*A3)+((~A2)*(~A6)*A4*(~A3)*A1)+((~A2)*(~A6)*(~A4)*(~A3)*A1) , 
NAME: SLICE_X69Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A2*(~A4)*A5)+((~A6)*(~A1)*A2*A4*A3) , 
NAME: SLICE_X63Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*A5*A3)+(A2*A1*A6*(~A5)*A4*(~A3))+(A2*A1*(~A6)*A5*(~A4)*A3)+(A2*A1*(~A6)*(~A5)*A4*(~A3))+(A2*(~A1)*A6*A5*A3)+(A2*(~A1)*(~A6)*A5*(~A4)*A3)+((~A2)*A1*A6*A5*A4*A3)+((~A2)*A1*A6*(~A5)*A4*(~A3))+((~A2)*A1*(~A6)*(~A5)*A4*(~A3))+((~A2)*(~A1)*A6*A5*A4*A3) , 
NAME: SLICE_X64Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6)+(A5*A2*(~A6)*A1)+(A5*(~A2)*A3*A6)+(A5*(~A2)*A3*(~A6)*A1)+(A5*(~A2)*(~A3)*(~A6)*A1)+((~A5)*A2*(~A6)*A1)+((~A5)*(~A2)*A3*A6)+((~A5)*(~A2)*A3*(~A6)*A1)+((~A5)*(~A2)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X67Y109/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2*A3*(~A5)*A6)+((~A4)*(~A2)*A3*A5*A1) , 
NAME: SLICE_X64Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A3*A4)+(A1*A2*A6*(~A3)*A5*(~A4))+(A1*A2*(~A6)*A3*(~A5)*A4)+(A1*A2*(~A6)*(~A3)*A5*(~A4))+(A1*(~A2)*A6*A3*A4)+(A1*(~A2)*(~A6)*A3*(~A5)*A4)+((~A1)*A2*A6*A3*A5*A4)+((~A1)*A2*A6*(~A3)*A5*(~A4))+((~A1)*A2*(~A6)*(~A3)*A5*(~A4))+((~A1)*(~A2)*A6*A3*A5*A4) , 
NAME: SLICE_X65Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1)+(A2*A3*(~A1)*A5)+(A2*(~A3)*A6*A1)+(A2*(~A3)*A6*(~A1)*A5)+(A2*(~A3)*(~A6)*(~A1)*A5)+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A6*A1)+((~A2)*(~A3)*A6*(~A1)*A5)+((~A2)*(~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X65Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X62Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2*A5*(~A3)*A6)+((~A4)*(~A2)*A5*A3*A1) , 
NAME: SLICE_X62Y107/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*A1*A2)+(A4*A3*A6*(~A1)*A5*(~A2))+(A4*A3*(~A6)*A1*(~A5)*A2)+(A4*A3*(~A6)*(~A1)*A5*(~A2))+(A4*(~A3)*A6*A1*A2)+(A4*(~A3)*(~A6)*A1*(~A5)*A2)+((~A4)*A3*A6*A1*A5*A2)+((~A4)*A3*A6*(~A1)*A5*(~A2))+((~A4)*A3*(~A6)*(~A1)*A5*(~A2))+((~A4)*(~A3)*A6*A1*A5*A2) , 
NAME: SLICE_X67Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6)+(A1*A4*(~A6)*A5)+(A1*(~A4)*A3*A6)+(A1*(~A4)*A3*(~A6)*A5)+(A1*(~A4)*(~A3)*(~A6)*A5)+((~A1)*A4*(~A6)*A5)+((~A1)*(~A4)*A3*A6)+((~A1)*(~A4)*A3*(~A6)*A5)+((~A1)*(~A4)*(~A3)*(~A6)*A5) , 
NAME: SLICE_X67Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A2*(~A5)*A4)+((~A6)*(~A1)*A2*A5*A3) , 
NAME: SLICE_X63Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6*A3*A1)+(A5*A2*A6*(~A3)*A4*(~A1))+(A5*A2*(~A6)*A3*(~A4)*A1)+(A5*A2*(~A6)*(~A3)*A4*(~A1))+(A5*(~A2)*A6*A3*A1)+(A5*(~A2)*(~A6)*A3*(~A4)*A1)+((~A5)*A2*A6*A3*A4*A1)+((~A5)*A2*A6*(~A3)*A4*(~A1))+((~A5)*A2*(~A6)*(~A3)*A4*(~A1))+((~A5)*(~A2)*A6*A3*A4*A1) , 
NAME: SLICE_X63Y112/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1)+(A5*A4*(~A1)*A3)+(A5*(~A4)*A2*A1)+(A5*(~A4)*A2*(~A1)*A3)+(A5*(~A4)*(~A2)*(~A1)*A3)+((~A5)*A4*(~A1)*A3)+((~A5)*(~A4)*A2*A1)+((~A5)*(~A4)*A2*(~A1)*A3)+((~A5)*(~A4)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X63Y112/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*(~A1))+(A2*(~A3)*A1*A5)+((~A2)*(~A3)*A1*A5)) , 
NAME: SLICE_X65Y108/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*(~A5))+(A2*(~A1)*A5*A4)+((~A2)*(~A1)*A5*A4)) , 
NAME: SLICE_X67Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*(~A2))+(A3*(~A1)*A2*A5)+((~A3)*(~A1)*A2*A5)) , 
NAME: SLICE_X64Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*(~A4))+(A2*(~A1)*A4*A5)+((~A2)*(~A1)*A4*A5)) , 
NAME: SLICE_X69Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*(~A5))+(A3*(~A1)*A5*A2)+((~A3)*(~A1)*A5*A2)) , 
NAME: SLICE_X68Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*(~A3))+(A4*(~A2)*A3*A5)+((~A4)*(~A2)*A3*A5)) , 
NAME: SLICE_X65Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*(~A3))+(A5*(~A1)*A3*A2)+((~A5)*(~A1)*A3*A2)) , 
NAME: SLICE_X67Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A4*(~A3))+(A1*A5*(~A4)*A3)+(A1*(~A5)*A4*(~A3))+((~A1)*A5*(~A4)*A3)) , 
NAME: SLICE_X63Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4*A1*A3)+(A2*A5*A4*A1*(~A3)*A6)+(A2*A5*(~A4)*A1*A3*(~A6))+(A2*A5*(~A4)*A1*(~A3)*A6)+(A2*(~A5)*A4*A1*A6)+(A2*(~A5)*(~A4)*A1*(~A3)*A6)+((~A2)*A5*A4*A1*A3)+((~A2)*A5*(~A4)*A1*A3*(~A6))+((~A2)*(~A5)*A4*A1*A3*A6) , 
NAME: SLICE_X62Y107/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A2)+(A4*A5*(~A2)*A3)+(A4*(~A5)*A3)+((~A4)*A5*(~A2)*A3)+((~A4)*(~A5)*A3) , 
NAME: SLICE_X64Y108/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A1*A4)+(A2*A3*A6*A1*(~A4)*A5)+(A2*A3*(~A6)*A1*A4*(~A5))+(A2*A3*(~A6)*A1*(~A4)*A5)+(A2*(~A3)*A6*A1*A5)+(A2*(~A3)*(~A6)*A1*(~A4)*A5)+((~A2)*A3*A6*A1*A4)+((~A2)*A3*(~A6)*A1*A4*(~A5))+((~A2)*(~A3)*A6*A1*A4*A5) , 
NAME: SLICE_X64Y108/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y109/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3*A4)+(A2*A3*(~A4)*A1)+(A2*(~A3)*A1)+((~A2)*A3*(~A4)*A1)+((~A2)*(~A3)*A1) , 
NAME: SLICE_X67Y109/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*A5*A6)+(A4*A3*A1*A5*(~A6)*A2)+(A4*A3*(~A1)*A5*A6*(~A2))+(A4*A3*(~A1)*A5*(~A6)*A2)+(A4*(~A3)*A1*A5*A2)+(A4*(~A3)*(~A1)*A5*(~A6)*A2)+((~A4)*A3*A1*A5*A6)+((~A4)*A3*(~A1)*A5*A6*(~A2))+((~A4)*(~A3)*A1*A5*A6*A2) , 
NAME: SLICE_X63Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y110/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A5)+(A2*A4*(~A5)*A1)+(A2*(~A4)*A1)+((~A2)*A4*(~A5)*A1)+((~A2)*(~A4)*A1) , 
NAME: SLICE_X64Y110/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A1)+((~A5)*(~A1)*A3*A2)+((~A5)*(~A1)*A3*(~A2)*A6*A4)+((~A5)*(~A1)*(~A3)*A6*A4) , 
NAME: SLICE_X63Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A5*A2)) , 
NAME: SLICE_X67Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A5*(~A1)*A2*A6)+(A4*(~A3)*(~A5)*A2*A6)+((~A4)*A3*A5*A1*A6)+((~A4)*A3*A5*(~A1)*A2*A6)+((~A4)*A3*(~A5)*A2*A6)+((~A4)*(~A3)*A5*(~A1)*A2*A6)+((~A4)*(~A3)*(~A5)*A2*A6) , 
NAME: SLICE_X65Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4)+((~A6)*(~A4)*A3*A2)+((~A6)*(~A4)*A3*(~A2)*A1*A5)+((~A6)*(~A4)*(~A3)*A1*A5) , 
NAME: SLICE_X63Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A1*A3)) , 
NAME: SLICE_X64Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A4*(~A2)*A1*A6)+(A3*(~A5)*(~A4)*A1*A6)+((~A3)*A5*A4*A2*A6)+((~A3)*A5*A4*(~A2)*A1*A6)+((~A3)*A5*(~A4)*A1*A6)+((~A3)*(~A5)*A4*(~A2)*A1*A6)+((~A3)*(~A5)*(~A4)*A1*A6) , 
NAME: SLICE_X64Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4)+((~A5)*(~A4)*A2*A6)+((~A5)*(~A4)*A2*(~A6)*A3*A1)+((~A5)*(~A4)*(~A2)*A3*A1) , 
NAME: SLICE_X63Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A3) , 
NAME: SLICE_X62Y111/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A5*(~A1)*A2*A3)+(A4*(~A6)*(~A5)*A2*A3)+((~A4)*A6*A5*A1*A3)+((~A4)*A6*A5*(~A1)*A2*A3)+((~A4)*A6*(~A5)*A2*A3)+((~A4)*(~A6)*A5*(~A1)*A2*A3)+((~A4)*(~A6)*(~A5)*A2*A3) , 
NAME: SLICE_X64Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3)+((~A1)*(~A3)*A5*A2)+((~A1)*(~A3)*A5*(~A2)*A4*A6)+((~A1)*(~A3)*(~A5)*A4*A6) , 
NAME: SLICE_X64Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*A6) , 
NAME: SLICE_X67Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A5*(~A1)*A2*A6)+(A4*(~A3)*(~A5)*A2*A6)+((~A4)*A3*A5*A1*A6)+((~A4)*A3*A5*(~A1)*A2*A6)+((~A4)*A3*(~A5)*A2*A6)+((~A4)*(~A3)*A5*(~A1)*A2*A6)+((~A4)*(~A3)*(~A5)*A2*A6) , 
NAME: SLICE_X65Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A2)+((~A3)*(~A2)*A6*A1)+((~A3)*(~A2)*A6*(~A1)*A5*A4)+((~A3)*(~A2)*(~A6)*A5*A4) , 
NAME: SLICE_X63Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*A6) , 
NAME: SLICE_X63Y111/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A5*(~A1)*A4*A2)+(A6*(~A3)*(~A5)*A4*A2)+((~A6)*A3*A5*A1*A2)+((~A6)*A3*A5*(~A1)*A4*A2)+((~A6)*A3*(~A5)*A4*A2)+((~A6)*(~A3)*A5*(~A1)*A4*A2)+((~A6)*(~A3)*(~A5)*A4*A2) , 
NAME: SLICE_X63Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A1)) , 
NAME: SLICE_X64Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A6*A3) , 
NAME: SLICE_X64Y109/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A1*(~A4)) , 
NAME: SLICE_X67Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X62Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A3)) , 
NAME: SLICE_X62Y111/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y108/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*A3)+(A5*A4*(~A3)*A1*A2)+(A5*(~A4)*A3*A1)+(A5*(~A4)*(~A3)*A1*A2)+((~A5)*A4*A3*(~A1))+((~A5)*A4*(~A3)*A1*A2)+((~A5)*(~A4)*(~A3)*A1*A2) , 
NAME: SLICE_X65Y108/C5LUT, 
TYPE: LUT5, 

SLICE_X67Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*A1)+(A4*A3*(~A1)*A5*A2)+(A4*(~A3)*A1*A5)+(A4*(~A3)*(~A1)*A5*A2)+((~A4)*A3*A1*(~A5))+((~A4)*A3*(~A1)*A5*A2)+((~A4)*(~A3)*(~A1)*A5*A2) , 
NAME: SLICE_X67Y108/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y111/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*A1)+(A5*A4*(~A1)*A2*A3)+(A5*(~A4)*A1*A2)+(A5*(~A4)*(~A1)*A2*A3)+((~A5)*A4*A1*(~A2))+((~A5)*A4*(~A1)*A2*A3)+((~A5)*(~A4)*(~A1)*A2*A3) , 
NAME: SLICE_X64Y111/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y109/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*A1)+(A5*A3*(~A1)*A4*A2)+(A5*(~A3)*A1*A4)+(A5*(~A3)*(~A1)*A4*A2)+((~A5)*A3*A1*(~A4))+((~A5)*A3*(~A1)*A4*A2)+((~A5)*(~A3)*(~A1)*A4*A2) , 
NAME: SLICE_X69Y109/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y109/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A1)+(A2*A4*(~A1)*A5*A3)+(A2*(~A4)*A1*A5)+(A2*(~A4)*(~A1)*A5*A3)+((~A2)*A4*A1*(~A5))+((~A2)*A4*(~A1)*A5*A3)+((~A2)*(~A4)*(~A1)*A5*A3) , 
NAME: SLICE_X68Y109/B5LUT, 
TYPE: LUT5, 

SLICE_X65Y110/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A2)+(A5*A1*(~A2)*A3*A4)+(A5*(~A1)*A2*A3)+(A5*(~A1)*(~A2)*A3*A4)+((~A5)*A1*A2*(~A3))+((~A5)*A1*(~A2)*A3*A4)+((~A5)*(~A1)*(~A2)*A3*A4) , 
NAME: SLICE_X65Y110/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y111/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A1)+(A2*A4*(~A1)*A3*A5)+(A2*(~A4)*A1*A3)+(A2*(~A4)*(~A1)*A3*A5)+((~A2)*A4*A1*(~A3))+((~A2)*A4*(~A1)*A3*A5)+((~A2)*(~A4)*(~A1)*A3*A5) , 
NAME: SLICE_X67Y111/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y111/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*A4)+(A5*A2*(~A4)*A3*A1)+(A5*(~A2)*A4*A3)+(A5*(~A2)*(~A4)*A3*A1)+((~A5)*A2*A4*(~A3))+((~A5)*A2*(~A4)*A3*A1)+((~A5)*(~A2)*(~A4)*A3*A1) , 
NAME: SLICE_X63Y111/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*A6*(~A4)*A3*A5) , 
NAME: SLICE_X63Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*(~A1)*(~A3))) , 
NAME: SLICE_X63Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A6*(~A3)*(~A4)) , 
NAME: SLICE_X63Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A4))+((~A1)*A6*A3*(~A4))+((~A1)*(~A6)*A5*A3*(~A4)) , 
NAME: SLICE_X63Y105/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A3)*(~A1)*(~A2)*(~A6)) , 
NAME: SLICE_X64Y105/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y104/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y104/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y104/DFF - 
CLASS: bel, 
NAME: SLICE_X71Y104/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y106/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y106/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y106/A5FF - 
CLASS: bel, 
NAME: SLICE_X70Y106/A5FF, 
TYPE: FF_INIT, 

SLICE_X73Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y106/B5FF - 
CLASS: bel, 
NAME: SLICE_X70Y106/B5FF, 
TYPE: FF_INIT, 

SLICE_X70Y106/C5FF - 
CLASS: bel, 
NAME: SLICE_X70Y106/C5FF, 
TYPE: FF_INIT, 

SLICE_X68Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y103/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y103/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y103/C5FF - 
CLASS: bel, 
NAME: SLICE_X72Y103/C5FF, 
TYPE: FF_INIT, 

SLICE_X72Y103/D5FF - 
CLASS: bel, 
NAME: SLICE_X72Y103/D5FF, 
TYPE: FF_INIT, 

SLICE_X73Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y106/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y106/DFF, 
TYPE: REG_INIT, 

SLICE_X70Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y107/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y107/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y107/A5FF - 
CLASS: bel, 
NAME: SLICE_X70Y107/A5FF, 
TYPE: FF_INIT, 

SLICE_X72Y108/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y108/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y107/B5FF - 
CLASS: bel, 
NAME: SLICE_X70Y107/B5FF, 
TYPE: FF_INIT, 

SLICE_X70Y107/C5FF - 
CLASS: bel, 
NAME: SLICE_X70Y107/C5FF, 
TYPE: FF_INIT, 

SLICE_X68Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y98/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y98/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y101/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y101/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y103/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y103/DFF, 
TYPE: REG_INIT, 

SLICE_X70Y103/A5FF - 
CLASS: bel, 
NAME: SLICE_X70Y103/A5FF, 
TYPE: FF_INIT, 

SLICE_X72Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y105/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y105/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y105/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y105/A5FF, 
TYPE: FF_INIT, 

SLICE_X72Y106/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y106/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y105/B5FF - 
CLASS: bel, 
NAME: SLICE_X68Y105/B5FF, 
TYPE: FF_INIT, 

SLICE_X71Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y106/B5FF - 
CLASS: bel, 
NAME: SLICE_X72Y106/B5FF, 
TYPE: FF_INIT, 

SLICE_X71Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y106/C5FF - 
CLASS: bel, 
NAME: SLICE_X72Y106/C5FF, 
TYPE: FF_INIT, 

SLICE_X69Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y106/DFF - 
CLASS: bel, 
NAME: SLICE_X71Y106/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y106/A5FF - 
CLASS: bel, 
NAME: SLICE_X71Y106/A5FF, 
TYPE: FF_INIT, 

SLICE_X69Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y100/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y100/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y100/A5FF - 
CLASS: bel, 
NAME: SLICE_X69Y100/A5FF, 
TYPE: FF_INIT, 

SLICE_X69Y100/B5FF - 
CLASS: bel, 
NAME: SLICE_X69Y100/B5FF, 
TYPE: FF_INIT, 

SLICE_X69Y100/C5FF - 
CLASS: bel, 
NAME: SLICE_X69Y100/C5FF, 
TYPE: FF_INIT, 

SLICE_X69Y100/D5FF - 
CLASS: bel, 
NAME: SLICE_X69Y100/D5FF, 
TYPE: FF_INIT, 

SLICE_X64Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y105/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y105/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y107/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y107/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y98/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y98/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y105/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y105/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y105/C5FF - 
CLASS: bel, 
NAME: SLICE_X72Y105/C5FF, 
TYPE: FF_INIT, 

SLICE_X70Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y105/D5FF - 
CLASS: bel, 
NAME: SLICE_X72Y105/D5FF, 
TYPE: FF_INIT, 

SLICE_X71Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X71Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y99/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y99/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y100/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y100/DFF, 
TYPE: REG_INIT, 

SLICE_X70Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y102/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y102/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y102/C5FF - 
CLASS: bel, 
NAME: SLICE_X72Y102/C5FF, 
TYPE: FF_INIT, 

SLICE_X77Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X77Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y106/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y106/DFF, 
TYPE: REG_INIT, 

SLICE_X76Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y106/C5FF - 
CLASS: bel, 
NAME: SLICE_X74Y106/C5FF, 
TYPE: FF_INIT, 

SLICE_X74Y106/D5FF - 
CLASS: bel, 
NAME: SLICE_X74Y106/D5FF, 
TYPE: FF_INIT, 

SLICE_X74Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y108/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y108/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y100/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y100/DFF, 
TYPE: REG_INIT, 

SLICE_X70Y100/C5FF - 
CLASS: bel, 
NAME: SLICE_X70Y100/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y103/C5FF - 
CLASS: bel, 
NAME: SLICE_X68Y103/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y99/A5FF - 
CLASS: bel, 
NAME: SLICE_X69Y99/A5FF, 
TYPE: FF_INIT, 

SLICE_X69Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y102/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y102/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y106/DFF - 
CLASS: bel, 
NAME: SLICE_X76Y106/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y109/B5FF - 
CLASS: bel, 
NAME: SLICE_X73Y109/B5FF, 
TYPE: FF_INIT, 

SLICE_X76Y106/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y106/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y98/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y98/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y100/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y100/DFF, 
TYPE: REG_INIT, 

SLICE_X61Y98/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X61Y98/CARRY4, 
TYPE: CARRY4, 

SLICE_X61Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X61Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X61Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X61Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X61Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X61Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X64Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X64Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X64Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X64Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X64Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X64Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X64Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X64Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X66Y104/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y104/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y103/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y103/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y103/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y103/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y103/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y103/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y103/C5FF - 
CLASS: bel, 
NAME: SLICE_X62Y103/C5FF, 
TYPE: FF_INIT, 

SLICE_X62Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y104/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y104/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y104/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y104/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y104/C5FF - 
CLASS: bel, 
NAME: SLICE_X62Y104/C5FF, 
TYPE: FF_INIT, 

SLICE_X62Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y104/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y104/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y104/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y104/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y103/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y103/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y103/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y103/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y104/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y104/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y104/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y104/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y104/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y104/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y104/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y104/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y104/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y104/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y104/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y104/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y103/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y103/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y103/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y103/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y103/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y103/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y103/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y103/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y103/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y103/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y103/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y104/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y104/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y104/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y104/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y104/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y104/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y104/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y104/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y104/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y104/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y104/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y104/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y103/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y103/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y103/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y103/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y103/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y103/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y103/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y103/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y103/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y103/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y103/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y103/B5FF - 
CLASS: bel, 
NAME: SLICE_X63Y103/B5FF, 
TYPE: FF_INIT, 

SLICE_X63Y103/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y103/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y103/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y103/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y103/D5FF - 
CLASS: bel, 
NAME: SLICE_X63Y103/D5FF, 
TYPE: FF_INIT, 

SLICE_X62Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X60Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X61Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X61Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X61Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X61Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X60Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X60Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X60Y98/DFF - 
CLASS: bel, 
NAME: SLICE_X60Y98/DFF, 
TYPE: REG_INIT, 

SLICE_X60Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X60Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X60Y99/DFF - 
CLASS: bel, 
NAME: SLICE_X60Y99/DFF, 
TYPE: REG_INIT, 

SLICE_X60Y100/DFF - 
CLASS: bel, 
NAME: SLICE_X60Y100/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y102/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y102/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y99/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y99/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y102/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y102/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y100/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y100/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y103/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y103/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y104/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y104/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y105/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y105/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y106/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y106/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y107/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y107/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y102/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y102/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y108/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y108/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y110/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y110/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y110/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y110/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y110/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y110/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y107/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y107/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y107/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y107/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y107/B5FF - 
CLASS: bel, 
NAME: SLICE_X67Y107/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y110/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y110/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y107/C5FF - 
CLASS: bel, 
NAME: SLICE_X67Y107/C5FF, 
TYPE: FF_INIT, 

SLICE_X67Y107/D5FF - 
CLASS: bel, 
NAME: SLICE_X67Y107/D5FF, 
TYPE: FF_INIT, 

SLICE_X65Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y104/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y104/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y109/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y109/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y108/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y108/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y104/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y104/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y110/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y110/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y108/C5FF - 
CLASS: bel, 
NAME: SLICE_X65Y108/C5FF, 
TYPE: FF_INIT, 

SLICE_X67Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y111/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y111/A5FF, 
TYPE: FF_INIT, 

SLICE_X69Y109/A5FF - 
CLASS: bel, 
NAME: SLICE_X69Y109/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y109/B5FF - 
CLASS: bel, 
NAME: SLICE_X68Y109/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y110/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y110/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y111/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y111/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y111/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y111/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y107/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y107/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y109/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y109/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y108/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y108/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y108/C5FF - 
CLASS: bel, 
NAME: SLICE_X62Y108/C5FF, 
TYPE: FF_INIT, 

SLICE_X62Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y110/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y110/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y110/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y110/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y110/C5FF - 
CLASS: bel, 
NAME: SLICE_X62Y110/C5FF, 
TYPE: FF_INIT, 

SLICE_X62Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y110/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y110/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y110/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y110/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y110/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y110/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y107/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y107/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y109/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y109/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y107/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y107/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y109/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y109/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y109/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y109/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y105/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y105/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y107/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y107/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y107/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y107/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y107/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y107/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y107/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y107/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y107/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y107/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y107/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y107/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y107/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y108/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y108/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y108/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y108/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y108/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y108/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y108/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y108/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y108/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y108/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y108/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y108/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y110/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y110/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y110/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y110/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y110/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y110/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y110/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y110/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y110/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y110/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y110/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y110/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y110/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y110/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y110/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y110/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y110/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y110/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y110/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y110/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y110/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y110/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y110/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y110/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y109/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y109/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y109/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y109/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y109/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y109/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y109/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y109/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y109/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y109/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y109/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y109/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y109/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y109/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y109/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y109/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y109/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y109/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y109/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y109/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y109/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y109/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y109/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y109/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y106/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y106/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y106/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y106/B5FF, 
TYPE: FF_INIT, 

SLICE_X64Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y107/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y107/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y107/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y107/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y107/B5FF - 
CLASS: bel, 
NAME: SLICE_X63Y107/B5FF, 
TYPE: FF_INIT, 

SLICE_X71Y98/A5FF - 
CLASS: bel, 
NAME: SLICE_X71Y98/A5FF, 
TYPE: FF_INIT, 

SLICE_X71Y98/B5FF - 
CLASS: bel, 
NAME: SLICE_X71Y98/B5FF, 
TYPE: FF_INIT, 

SLICE_X71Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y98/DFF - 
CLASS: bel, 
NAME: SLICE_X71Y98/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y104/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y104/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y100/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y100/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y100/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y100/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y97/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y97/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y97/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y97/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y99/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y99/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y99/C5FF - 
CLASS: bel, 
NAME: SLICE_X62Y99/C5FF, 
TYPE: FF_INIT, 

SLICE_X62Y99/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y99/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X63Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X63Y98/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X63Y98/CARRY4, 
TYPE: CARRY4, 

SLICE_X63Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X63Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X63Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X63Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X62Y99/DFF - 
CLASS: bel, 
NAME: SLICE_X62Y99/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y97/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y97/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y105/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y105/DFF, 
TYPE: REG_INIT, 

SLICE_X77Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y104/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X73Y104/CARRY4, 
TYPE: CARRY4, 

SLICE_X73Y105/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X73Y105/CARRY4, 
TYPE: CARRY4, 

SLICE_X73Y106/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X73Y106/CARRY4, 
TYPE: CARRY4, 

SLICE_X73Y107/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X73Y107/CARRY4, 
TYPE: CARRY4, 

SLICE_X75Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y104/DFF - 
CLASS: bel, 
NAME: SLICE_X76Y104/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y101/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y101/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y101/C5FF - 
CLASS: bel, 
NAME: SLICE_X67Y101/C5FF, 
TYPE: FF_INIT, 

SLICE_X67Y101/B5FF - 
CLASS: bel, 
NAME: SLICE_X67Y101/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y100/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y100/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y100/B5FF - 
CLASS: bel, 
NAME: SLICE_X67Y100/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y99/C5FF - 
CLASS: bel, 
NAME: SLICE_X67Y99/C5FF, 
TYPE: FF_INIT, 

SLICE_X67Y99/B5FF - 
CLASS: bel, 
NAME: SLICE_X67Y99/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y99/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y99/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y98/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X66Y98/CARRY4, 
TYPE: CARRY4, 

SLICE_X66Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X66Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X66Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X66Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X66Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X66Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X75Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y103/DFF - 
CLASS: bel, 
NAME: SLICE_X76Y103/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y104/C5FF - 
CLASS: bel, 
NAME: SLICE_X76Y104/C5FF, 
TYPE: FF_INIT, 

SLICE_X72Y99/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y99/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y102/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y102/DFF, 
TYPE: REG_INIT, 

SLICE_X70Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X70Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y99/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y99/DFF, 
TYPE: REG_INIT, 

SLICE_X70Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X71Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X71Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X71Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X71Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X71Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X71Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X71Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X74Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y107/AFF, 
TYPE: REG_INIT, 

RAMB18_X1Y40/RAMB18E1 - 
CLASS: bel, 
NAME: RAMB18_X1Y40/RAMB18E1, 
TYPE: RAMB18E1_RAMB18E1, 

SLICE_X59Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y103/A5FF - 
CLASS: bel, 
NAME: SLICE_X60Y103/A5FF, 
TYPE: FF_INIT, 

SLICE_X58Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y102/A5FF - 
CLASS: bel, 
NAME: SLICE_X58Y102/A5FF, 
TYPE: FF_INIT, 

SLICE_X59Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y102/A5FF - 
CLASS: bel, 
NAME: SLICE_X59Y102/A5FF, 
TYPE: FF_INIT, 

SLICE_X58Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y102/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y102/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y102/C5FF - 
CLASS: bel, 
NAME: SLICE_X62Y102/C5FF, 
TYPE: FF_INIT, 

SLICE_X60Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y102/B5FF - 
CLASS: bel, 
NAME: SLICE_X60Y102/B5FF, 
TYPE: FF_INIT, 

SLICE_X61Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1*A5*A3*(~A4)) , 
NAME: SLICE_X70Y98/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*(~A4)) , 
NAME: SLICE_X58Y101/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*(~A6))+(A1*A5*(~A3))+(A1*(~A5))+((~A1)) , 
NAME: SLICE_X58Y101/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*(~A5))+((~A4)*A1*A5) , 
NAME: SLICE_X63Y103/A5LUT, 
TYPE: LUT5, 

SLICE_X62Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y102/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X63Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A5*(~A3))+(A4*(~A2)*A5*A3)+((~A4)*A5*A3)) , 
NAME: SLICE_X63Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y107/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X63Y107/A5LUT, 
TYPE: LUT5, 

SLICE_X62Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A2))+((~A3)*A2)) , 
NAME: SLICE_X62Y102/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y103/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*A2*A5*(~A1))+(A4*A3*(~A2)*A5*A1)+(A4*(~A3)*A5*A1)+((~A4)*A5*A1) , 
NAME: SLICE_X63Y103/D5LUT, 
TYPE: LUT5, 

SLICE_X63Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*(~A3))+(A2*(~A5))+((~A2)*A5*A3)) , 
NAME: SLICE_X63Y107/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y102/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*(~A2))+(A1*(~A3))+((~A1)*A3*A2) , 
NAME: SLICE_X62Y102/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A3*(~A5))+(A2*A4*(~A3))+(A2*(~A4))+((~A2)*A4*A3*A5)) , 
NAME: SLICE_X62Y102/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y106/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A5*(~A1))+((~A6)*(~A5)*A4*(~A1))+((~A6)*(~A5)*(~A4)) , 
NAME: SLICE_X64Y106/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A2*(~A4))+(A5*(~A1)*(~A2)*A6*(~A4))+(A5*(~A1)*(~A2)*(~A6)*A3*(~A4))+(A5*(~A1)*(~A2)*(~A6)*(~A3))+((~A5)*A2*(~A4))+((~A5)*(~A2)*A6*(~A4))+((~A5)*(~A2)*(~A6)*A3*(~A4))+((~A5)*(~A2)*(~A6)*(~A3)) , 
NAME: SLICE_X63Y107/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y107/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*A5*(~A2))+(A1*A3*(~A5))+(A1*(~A3))+((~A1)*A3*A5*A2) , 
NAME: SLICE_X63Y107/B5LUT, 
TYPE: LUT5, 

SLICE_X62Y102/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5*A3*A4*(~A2))+(A1*A5*A3*(~A4))+(A1*A5*(~A3))+(A1*(~A5))+((~A1)*A5*A3*A4*A2) , 
NAME: SLICE_X62Y102/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X60Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2*A4*A1*(~A6))+(A3*A5*A2*A4*(~A1))+(A3*A5*A2*(~A4))+(A3*A5*(~A2))+(A3*(~A5))+((~A3)*A5*A2*A4*A1*A6) , 
NAME: SLICE_X60Y102/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+((~A5)*(~A2))) , 
NAME: SLICE_X60Y102/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y102/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5)+(A1*(~A5)*(~A2))+((~A1)*(~A5)*A2) , 
NAME: SLICE_X60Y102/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X60Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4*A1*A2*(~A3))+(A6*A5*A4*A1*(~A2))+(A6*A5*A4*(~A1))+(A6*A5*(~A4))+(A6*(~A5))+((~A6)) , 
NAME: SLICE_X60Y102/C6LUT, 
TYPE: LUT_OR_MEM6, 

