module counter (clock,reset,mode,load,data,cout);
	
	input clock,reset,mode,load;
	input [3:0] data;
	output reg [3:0] cout;
		
	always @(posedge clock)
	begin
		if(reset)
		begin
			cout<=4'b0000;
		end
		else if(load)
		begin
			cout<=data;
		end
		else if(cout==13)
		begin
			cout<=4'b0;
		end
		else if(cout==0)
		begin
			cout<=4'b1101;
		end
		else if(mode)
		begin
			cout<=cout+1;
		end
		else
		begin
			cout<=cout-1;
		end
	end
	
endmodule
