arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_N10_40nm.xml	stereovision0.v	common	56.80	vpr	262.38 MiB		-1	-1	4.78	124120	5	14.93	-1	-1	69252	-1	-1	1378	169	-1	-1	success	v8.0.0-12803-g53682df9f	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.8.0-60-generic x86_64	2025-06-13T11:40:41	llavign1-OptiPlex-7070	/home/llavign1/Gits/vtr-clone/vtr_flow/tasks	268672	169	197	21353	21550	1	6641	1744	40	40	1600	clb	auto	135.6 MiB	3.13	196542	49632	998579	348826	629739	20014	262.4 MiB	5.97	0.07	9.18492	4.17823	-16108.4	-4.17823	4.17823	2.84	0.0126732	0.010553	1.38908	1.1369	-1	-1	-1	-1	40	62686	43	2.5992e+07	2.4804e+07	4.69761e+06	2936.01	16.69	7.59565	6.30478	126844	962625	-1	59483	20	29424	63880	2562291	448912	4.36855	4.36855	-16884.5	-4.36855	0	0	5.88705e+06	3679.40	0.20	1.18	0.43	-1	-1	0.20	0.866729	0.776807	
k6_N10_40nm_diff_switch_for_inc_dec_wires.xml	stereovision0.v	common	56.28	vpr	241.62 MiB		-1	-1	4.67	123360	5	14.39	-1	-1	69516	-1	-1	1395	169	-1	-1	success	v8.0.0-12803-g53682df9f	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.8.0-60-generic x86_64	2025-06-13T11:40:41	llavign1-OptiPlex-7070	/home/llavign1/Gits/vtr-clone/vtr_flow/tasks	247420	169	197	21353	21550	1	6728	1761	40	40	1600	clb	auto	135.4 MiB	3.08	201893	52706	1032871	365463	646816	20592	241.2 MiB	6.21	0.06	8.95263	3.62361	-15063.3	-3.62361	3.62361	3.00	0.0121626	0.0100032	1.42449	1.16028	-1	-1	-1	-1	42	66494	39	7.78246e+07	7.51837e+07	4.73427e+06	2958.92	16.23	7.57973	6.24979	128444	955862	-1	63179	24	32153	72795	2778365	503801	3.42381	3.42381	-15716.6	-3.42381	0	0	5.90781e+06	3692.38	0.20	1.39	0.44	-1	-1	0.20	0.987378	0.877839	
