Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Feb 21 14:28:04 2025
| Host         : jasper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_toplevel_timing_summary_routed.rpt -pb multiplier_toplevel_timing_summary_routed.pb -rpx multiplier_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.799        0.000                      0                  648        0.150        0.000                      0                  648        4.500        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.799        0.000                      0                  648        0.150        0.000                      0                  648        4.500        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.670ns (19.050%)  route 2.847ns (80.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.614     5.122    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  button_sync[1]/q_reg/Q
                         net (fo=67, routed)          1.595     7.235    mult_control_unit/reset_load_clr_s
    SLICE_X4Y86          LUT3 (Prop_lut3_I2_O)        0.152     7.387 r  mult_control_unit/Data_Out[7]_i_1__0/O
                         net (fo=9, routed)           1.252     8.639    regA/SR[0]
    SLICE_X1Y86          FDRE                                         r  regA/Data_Out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.504    14.833    regA/Clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  regA/Data_Out_reg[2]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.631    14.437    regA/Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.670ns (19.050%)  route 2.847ns (80.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.614     5.122    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  button_sync[1]/q_reg/Q
                         net (fo=67, routed)          1.595     7.235    mult_control_unit/reset_load_clr_s
    SLICE_X4Y86          LUT3 (Prop_lut3_I2_O)        0.152     7.387 r  mult_control_unit/Data_Out[7]_i_1__0/O
                         net (fo=9, routed)           1.252     8.639    regA/SR[0]
    SLICE_X1Y86          FDRE                                         r  regA/Data_Out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.504    14.833    regA/Clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  regA/Data_Out_reg[4]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.631    14.437    regA/Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.670ns (19.050%)  route 2.847ns (80.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.614     5.122    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  button_sync[1]/q_reg/Q
                         net (fo=67, routed)          1.595     7.235    mult_control_unit/reset_load_clr_s
    SLICE_X4Y86          LUT3 (Prop_lut3_I2_O)        0.152     7.387 r  mult_control_unit/Data_Out[7]_i_1__0/O
                         net (fo=9, routed)           1.252     8.639    regA/SR[0]
    SLICE_X1Y86          FDRE                                         r  regA/Data_Out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.504    14.833    regA/Clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  regA/Data_Out_reg[6]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.631    14.437    regA/Data_Out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/Data_Out_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.642ns (16.020%)  route 3.365ns (83.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.614     5.122    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  button_sync[1]/q_reg/Q
                         net (fo=67, routed)          2.705     8.345    Sw_sync[0]/reset_load_clr_s
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.124     8.469 r  Sw_sync[0]/Data_Out[0]_i_1__0/O
                         net (fo=2, routed)           0.660     9.129    regB/Data_Out_reg[0]_0
    SLICE_X3Y88          FDRE                                         r  regB/Data_Out_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.506    14.835    regB/Clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  regB/Data_Out_reg[0]_lopt_replica/C
                         clock pessimism              0.271    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.081    14.989    regB/Data_Out_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 mult_control_unit/FSM_onehot_curr_state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.087ns (26.302%)  route 3.046ns (73.698%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.619     5.127    mult_control_unit/Clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  mult_control_unit/FSM_onehot_curr_state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.419     5.546 r  mult_control_unit/FSM_onehot_curr_state_reg[24]/Q
                         net (fo=12, routed)          1.198     6.744    mult_control_unit/FSM_onehot_curr_state_reg[25]_1[10]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.296     7.040 r  mult_control_unit/Data_Out[7]_i_16/O
                         net (fo=1, routed)           0.787     7.827    mult_control_unit/Data_Out[7]_i_16_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124     7.951 f  mult_control_unit/Data_Out[7]_i_11/O
                         net (fo=1, routed)           0.602     8.553    mult_control_unit/Data_Out[7]_i_11_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.677 r  mult_control_unit/Data_Out[7]_i_7/O
                         net (fo=2, routed)           0.459     9.136    mult_control_unit/Data_Out[7]_i_7_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I4_O)        0.124     9.260 r  mult_control_unit/Data_Out[7]_i_3/O
                         net (fo=1, routed)           0.000     9.260    regA/D[1]
    SLICE_X2Y88          FDRE                                         r  regA/Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.506    14.835    regA/Clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  regA/Data_Out_reg[7]/C
                         clock pessimism              0.257    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.077    15.133    regA/Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 mult_control_unit/FSM_onehot_curr_state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regX/Data_Out_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.087ns (26.321%)  route 3.043ns (73.679%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.619     5.127    mult_control_unit/Clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  mult_control_unit/FSM_onehot_curr_state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.419     5.546 r  mult_control_unit/FSM_onehot_curr_state_reg[24]/Q
                         net (fo=12, routed)          1.198     6.744    mult_control_unit/FSM_onehot_curr_state_reg[25]_1[10]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.296     7.040 f  mult_control_unit/Data_Out[7]_i_16/O
                         net (fo=1, routed)           0.787     7.827    mult_control_unit/Data_Out[7]_i_16_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  mult_control_unit/Data_Out[7]_i_11/O
                         net (fo=1, routed)           0.602     8.553    mult_control_unit/Data_Out[7]_i_11_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.677 f  mult_control_unit/Data_Out[7]_i_7/O
                         net (fo=2, routed)           0.456     9.133    mult_control_unit/Data_Out[7]_i_7_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.124     9.257 r  mult_control_unit/Data_Out_i_1/O
                         net (fo=1, routed)           0.000     9.257    regX/Data_Out_reg_0
    SLICE_X2Y88          FDRE                                         r  regX/Data_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.506    14.835    regX/Clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  regX/Data_Out_reg/C
                         clock pessimism              0.257    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.081    15.137    regX/Data_Out_reg
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/Data_Out_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.642ns (16.380%)  route 3.277ns (83.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.614     5.122    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  button_sync[1]/q_reg/Q
                         net (fo=67, routed)          2.547     8.187    Sw_sync[7]/reset_load_clr_s
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.311 r  Sw_sync[7]/Data_Out[7]_i_2__0/O
                         net (fo=2, routed)           0.730     9.041    regB/Data_Out_reg[7]_1
    SLICE_X2Y87          FDRE                                         r  regB/Data_Out_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.505    14.834    regB/Clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  regB/Data_Out_reg[7]_lopt_replica/C
                         clock pessimism              0.271    15.105    
                         clock uncertainty           -0.035    15.069    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)       -0.028    15.041    regB/Data_Out_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.642ns (16.815%)  route 3.176ns (83.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.614     5.122    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  button_sync[1]/q_reg/Q
                         net (fo=67, routed)          2.705     8.345    Sw_sync[0]/reset_load_clr_s
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.124     8.469 r  Sw_sync[0]/Data_Out[0]_i_1__0/O
                         net (fo=2, routed)           0.471     8.940    regB/Data_Out_reg[0]_0
    SLICE_X3Y88          FDRE                                         r  regB/Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.506    14.835    regB/Clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  regB/Data_Out_reg[0]/C
                         clock pessimism              0.271    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.067    15.003    regB/Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.670ns (20.694%)  route 2.568ns (79.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.614     5.122    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  button_sync[1]/q_reg/Q
                         net (fo=67, routed)          1.595     7.235    mult_control_unit/reset_load_clr_s
    SLICE_X4Y86          LUT3 (Prop_lut3_I2_O)        0.152     7.387 r  mult_control_unit/Data_Out[7]_i_1__0/O
                         net (fo=9, routed)           0.972     8.359    regA/SR[0]
    SLICE_X1Y87          FDRE                                         r  regA/Data_Out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.505    14.834    regA/Clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  regA/Data_Out_reg[0]/C
                         clock pessimism              0.271    15.105    
                         clock uncertainty           -0.035    15.069    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.631    14.438    regA/Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.670ns (20.694%)  route 2.568ns (79.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.614     5.122    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  button_sync[1]/q_reg/Q
                         net (fo=67, routed)          1.595     7.235    mult_control_unit/reset_load_clr_s
    SLICE_X4Y86          LUT3 (Prop_lut3_I2_O)        0.152     7.387 r  mult_control_unit/Data_Out[7]_i_1__0/O
                         net (fo=9, routed)           0.972     8.359    regA/SR[0]
    SLICE_X1Y87          FDRE                                         r  regA/Data_Out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.505    14.834    regA/Clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  regA/Data_Out_reg[1]/C
                         clock pessimism              0.271    15.105    
                         clock uncertainty           -0.035    15.069    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.631    14.438    regA/Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mult_control_unit/FSM_onehot_curr_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_control_unit/FSM_onehot_curr_state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.588     1.456    mult_control_unit/Clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  mult_control_unit/FSM_onehot_curr_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.597 r  mult_control_unit/FSM_onehot_curr_state_reg[21]/Q
                         net (fo=1, routed)           0.117     1.715    mult_control_unit/FSM_onehot_curr_state_reg_n_0_[21]
    SLICE_X3Y87          FDRE                                         r  mult_control_unit/FSM_onehot_curr_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.859     1.973    mult_control_unit/Clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  mult_control_unit/FSM_onehot_curr_state_reg[22]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.070     1.564    mult_control_unit/FSM_onehot_curr_state_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Sw_sync[3]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sw_sync[3]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.587     1.455    Sw_sync[3]/Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  Sw_sync[3]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  Sw_sync[3]/ff2_reg/Q
                         net (fo=2, routed)           0.097     1.693    Sw_sync[3]/ff2
    SLICE_X5Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.738 r  Sw_sync[3]/q_i_1__2/O
                         net (fo=1, routed)           0.000     1.738    Sw_sync[3]/q_i_1__2_n_0
    SLICE_X5Y86          FDRE                                         r  Sw_sync[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.856     1.970    Sw_sync[3]/Clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  Sw_sync[3]/q_reg/C
                         clock pessimism             -0.502     1.468    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.091     1.559    Sw_sync[3]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 regB/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regB/Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.589     1.457    regB/Clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  regB/Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  regB/Data_Out_reg[5]/Q
                         net (fo=8, routed)           0.099     1.697    Sw_sync[4]/Bval_OBUF[0]
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.045     1.742 r  Sw_sync[4]/Data_Out[4]_i_1__0/O
                         net (fo=2, routed)           0.000     1.742    regB/Data_Out_reg[4]_0
    SLICE_X1Y85          FDRE                                         r  regB/Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.858     1.972    regB/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  regB/Data_Out_reg[4]/C
                         clock pessimism             -0.502     1.470    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.092     1.562    regB/Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Sw_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sw_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.589     1.457    Sw_sync[0]/Clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  Sw_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.148     1.605 r  Sw_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.679    Sw_sync[0]/ff2
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.098     1.777 r  Sw_sync[0]/q_i_1/O
                         net (fo=1, routed)           0.000     1.777    Sw_sync[0]/q_i_1_n_0
    SLICE_X6Y88          FDRE                                         r  Sw_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.860     1.973    Sw_sync[0]/Clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  Sw_sync[0]/q_reg/C
                         clock pessimism             -0.516     1.457    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.120     1.577    Sw_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 button_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.585     1.453    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.148     1.601 r  button_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.675    button_sync[1]/ff2
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.098     1.773 r  button_sync[1]/q_i_1__8/O
                         net (fo=1, routed)           0.000     1.773    button_sync[1]/q_i_1__8_n_0
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.853     1.967    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.514     1.453    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.120     1.573    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Sw_sync[5]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sw_sync[5]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.584     1.452    Sw_sync[5]/Clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  Sw_sync[5]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     1.580 r  Sw_sync[5]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.649    Sw_sync[5]/ff2
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.099     1.748 r  Sw_sync[5]/q_i_1__4/O
                         net (fo=1, routed)           0.000     1.748    Sw_sync[5]/q_i_1__4_n_0
    SLICE_X5Y81          FDRE                                         r  Sw_sync[5]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.853     1.966    Sw_sync[5]/Clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  Sw_sync[5]/q_reg/C
                         clock pessimism             -0.514     1.452    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.091     1.543    Sw_sync[5]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Sw_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sw_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.459    Sw_sync[2]/Clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  Sw_sync[2]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.128     1.587 r  Sw_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.656    Sw_sync[2]/ff2
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.099     1.755 r  Sw_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.755    Sw_sync[2]/q_i_1__1_n_0
    SLICE_X1Y88          FDRE                                         r  Sw_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     1.975    Sw_sync[2]/Clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  Sw_sync[2]/q_reg/C
                         clock pessimism             -0.516     1.459    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091     1.550    Sw_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Sw_sync[6]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sw_sync[6]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.586     1.454    Sw_sync[6]/Clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  Sw_sync[6]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.128     1.582 r  Sw_sync[6]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.651    Sw_sync[6]/ff2
    SLICE_X7Y83          LUT4 (Prop_lut4_I1_O)        0.099     1.750 r  Sw_sync[6]/q_i_1__5/O
                         net (fo=1, routed)           0.000     1.750    Sw_sync[6]/q_i_1__5_n_0
    SLICE_X7Y83          FDRE                                         r  Sw_sync[6]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.855     1.968    Sw_sync[6]/Clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  Sw_sync[6]/q_reg/C
                         clock pessimism             -0.514     1.454    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.091     1.545    Sw_sync[6]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Sw_sync[7]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regA/Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.065%)  route 0.165ns (46.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.459    Sw_sync[7]/Clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  Sw_sync[7]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  Sw_sync[7]/q_reg/Q
                         net (fo=4, routed)           0.165     1.765    mult_control_unit/sw_s[7]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  mult_control_unit/Data_Out[7]_i_3/O
                         net (fo=1, routed)           0.000     1.810    regA/D[1]
    SLICE_X2Y88          FDRE                                         r  regA/Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     1.975    regA/Clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  regA/Data_Out_reg[7]/C
                         clock pessimism             -0.500     1.475    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.120     1.595    regA/Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mult_control_unit/FSM_onehot_curr_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_control_unit/FSM_onehot_curr_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.588     1.456    mult_control_unit/Clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  mult_control_unit/FSM_onehot_curr_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  mult_control_unit/FSM_onehot_curr_state_reg[15]/Q
                         net (fo=1, routed)           0.116     1.737    mult_control_unit/FSM_onehot_curr_state_reg_n_0_[15]
    SLICE_X6Y87          FDRE                                         r  mult_control_unit/FSM_onehot_curr_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.858     1.971    mult_control_unit/Clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  mult_control_unit/FSM_onehot_curr_state_reg[16]/C
                         clock pessimism             -0.515     1.456    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.063     1.519    mult_control_unit/FSM_onehot_curr_state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y93    Sw_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95    Sw_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95    Sw_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96    Sw_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96    Sw_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96    Sw_sync[0]/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96    Sw_sync[0]/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y93    Sw_sync[0]/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y93    Sw_sync[0]/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93    Sw_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93    Sw_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95    Sw_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95    Sw_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95    Sw_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95    Sw_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96    Sw_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96    Sw_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96    Sw_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96    Sw_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93    Sw_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93    Sw_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95    Sw_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95    Sw_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95    Sw_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95    Sw_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96    Sw_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96    Sw_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96    Sw_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96    Sw_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regA/Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 3.790ns (36.399%)  route 6.622ns (63.601%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.623     5.131    regA/Clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  regA/Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.649 r  regA/Data_Out_reg[7]/Q
                         net (fo=11, routed)          1.448     7.096    regA/Q[7]
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.220 f  regA/hex_seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.797     8.018    regB/hex_seg_OBUF[0]_inst_i_1_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.142 f  regB/hex_seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.797     8.939    regB/hex_seg_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I0_O)        0.124     9.063 r  regB/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.580    12.643    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    15.542 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.542    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.057ns  (logic 4.043ns (40.206%)  route 6.013ns (59.794%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.623     5.131    regA/Clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  regA/Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.649 r  regA/Data_Out_reg[7]/Q
                         net (fo=11, routed)          1.448     7.096    regA/Q[7]
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.152     7.248 r  regA/hex_seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.266     7.514    regB/hex_seg_OBUF[1]_inst_i_1_1
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.332     7.846 r  regB/hex_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.806     8.652    regB/hex_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I1_O)        0.124     8.776 r  regB/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.494    12.270    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    15.187 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.187    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.035ns  (logic 3.558ns (35.453%)  route 6.477ns (64.547%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.614     5.122    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  button_sync[1]/q_reg/Q
                         net (fo=67, routed)          3.039     8.679    regB/reset_load_clr_s
    SLICE_X4Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.803 r  regB/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.438    12.241    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    15.157 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.157    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_b/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.879ns  (logic 3.795ns (38.413%)  route 6.084ns (61.587%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.621     5.129    hex_b/Clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  hex_b/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.647 f  hex_b/counter_reg[16]/Q
                         net (fo=23, routed)          0.826     6.472    regA/p_0_in[1]
    SLICE_X1Y85          LUT5 (Prop_lut5_I4_O)        0.124     6.596 r  regA/hex_seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.880     7.477    regB/hex_seg_OBUF[5]_inst_i_1_1
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.601 f  regB/hex_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.030     8.631    regB/hex_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.755 r  regB/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.348    12.103    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    15.007 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.007    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.622ns  (logic 4.034ns (41.928%)  route 5.588ns (58.072%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.621     5.129    regA/Clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  regA/Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.647 r  regA/Data_Out_reg[3]/Q
                         net (fo=12, routed)          1.010     6.657    regA/Q[3]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.152     6.809 f  regA/hex_seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.430     7.239    regB/hex_seg_OBUF[6]_inst_i_1_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.326     7.565 f  regB/hex_seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.809     8.373    regB/hex_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.497 r  regB/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.339    11.836    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    14.751 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.751    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.513ns  (logic 3.967ns (41.701%)  route 5.546ns (58.299%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.621     5.129    regA/Clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  regA/Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.585 f  regA/Data_Out_reg[4]/Q
                         net (fo=14, routed)          0.861     6.446    regA/Q[4]
    SLICE_X1Y85          LUT4 (Prop_lut4_I2_O)        0.152     6.598 f  regA/hex_seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.949     7.547    regB/hex_seg_OBUF[2]_inst_i_1_1
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.326     7.873 f  regB/hex_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.867     8.740    regB/hex_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     8.864 r  regB/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.868    11.733    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    14.642 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.642    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.332ns  (logic 3.782ns (40.530%)  route 5.550ns (59.470%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.614     5.122    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  button_sync[1]/q_reg/Q
                         net (fo=67, routed)          1.293     6.933    hex_b/reset_load_clr_s
    SLICE_X7Y83          LUT3 (Prop_lut3_I2_O)        0.154     7.087 r  hex_b/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.257    11.343    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.110    14.454 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.454    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.197ns  (logic 3.542ns (38.517%)  route 5.655ns (61.483%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.614     5.122    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  button_sync[1]/q_reg/Q
                         net (fo=67, routed)          1.282     6.922    hex_b/reset_load_clr_s
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124     7.046 r  hex_b/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.373    11.418    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    14.319 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.319    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.990ns  (logic 3.674ns (40.866%)  route 5.316ns (59.134%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.621     5.129    regA/Clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  regA/Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.647 r  regA/Data_Out_reg[3]/Q
                         net (fo=12, routed)          1.467     7.114    regA/Q[3]
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.238 r  regA/hex_seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.855     8.092    regB/hex_seg[3]
    SLICE_X5Y87          LUT5 (Prop_lut5_I2_O)        0.124     8.216 r  regB/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.994    11.211    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    14.118 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.118    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 3.558ns (43.426%)  route 4.636ns (56.574%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.614     5.122    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.640 r  button_sync[1]/q_reg/Q
                         net (fo=67, routed)          1.293     6.933    hex_b/reset_load_clr_s
    SLICE_X7Y83          LUT3 (Prop_lut3_I1_O)        0.124     7.057 r  hex_b/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.343    10.400    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         2.916    13.316 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.316    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regB/Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.361ns (80.660%)  route 0.326ns (19.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.459    regB/Clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  regB/Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  regB/Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.927    lopt
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.147 r  Bval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.147    Bval[0]
    C13                                                               r  Bval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.356ns (78.314%)  route 0.375ns (21.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.459    regB/Clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  regB/Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  regB/Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.375     1.976    lopt_1
    C14                  OBUF (Prop_obuf_I_O)         1.215     3.191 r  Bval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.191    Bval[1]
    C14                                                               r  Bval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.389ns (78.879%)  route 0.372ns (21.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.589     1.457    regA/Clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  regA/Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  regA/Data_Out_reg[2]/Q
                         net (fo=13, routed)          0.372     1.970    Aval_OBUF[2]
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.218 r  Aval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.218    Aval[2]
    A17                                                               r  Aval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.411ns (79.010%)  route 0.375ns (20.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.589     1.457    regA/Clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  regA/Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.621 r  regA/Data_Out_reg[3]/Q
                         net (fo=12, routed)          0.375     1.996    Aval_OBUF[3]
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.244 r  Aval_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.244    Aval[3]
    B17                                                               r  Aval[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.386ns (77.582%)  route 0.400ns (22.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.590     1.458    regA/Clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  regA/Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  regA/Data_Out_reg[1]/Q
                         net (fo=11, routed)          0.400     2.000    Aval_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.245 r  Aval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.245    Aval[1]
    B18                                                               r  Aval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.359ns (75.612%)  route 0.438ns (24.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.589     1.457    regB/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  regB/Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  regB/Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.438     2.037    lopt_2
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.255 r  Bval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.255    Bval[2]
    D14                                                               r  Bval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.389ns (77.209%)  route 0.410ns (22.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.589     1.457    regB/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  regB/Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  regB/Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.410     2.008    lopt_4
    D16                  OBUF (Prop_obuf_I_O)         1.248     3.257 r  Bval_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.257    Bval[4]
    D16                                                               r  Bval[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.373ns (76.229%)  route 0.428ns (23.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.589     1.457    regB/Clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  regB/Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  regB/Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.428     2.027    lopt_6
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.259 r  Bval_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.259    Bval[6]
    E17                                                               r  Bval[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.388ns (76.465%)  route 0.427ns (23.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.590     1.458    regA/Clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  regA/Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  regA/Data_Out_reg[0]/Q
                         net (fo=12, routed)          0.427     2.027    Aval_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.274 r  Aval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.274    Aval[0]
    C17                                                               r  Aval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regB/Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.411ns (76.514%)  route 0.433ns (23.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.590     1.458    regB/Clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  regB/Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.622 r  regB/Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.433     2.055    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.302 r  Bval_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.302    Bval[7]
    D17                                                               r  Bval[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 1.316ns (28.638%)  route 3.281ns (71.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=1, routed)           3.281     4.597    button_sync[1]/Reset_Load_Clear_IBUF
    SLICE_X2Y75          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.492     4.821    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            Sw_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.591ns  (logic 1.325ns (28.871%)  route 3.265ns (71.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           3.265     4.591    Sw_sync[0]/SW_IBUF[0]
    SLICE_X8Y88          FDRE                                         r  Sw_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.437     4.766    Sw_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  Sw_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 Run
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.515ns  (logic 1.322ns (29.270%)  route 3.193ns (70.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Run (IN)
                         net (fo=0)                   0.000     0.000    Run
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  Run_IBUF_inst/O
                         net (fo=1, routed)           3.193     4.515    button_sync[0]/Run_IBUF
    SLICE_X8Y82          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.432     4.761    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            Sw_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.393ns  (logic 1.328ns (30.226%)  route 3.065ns (69.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           3.065     4.393    Sw_sync[2]/SW_IBUF[0]
    SLICE_X8Y85          FDRE                                         r  Sw_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.435     4.764    Sw_sync[2]/Clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  Sw_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            Sw_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.347ns  (logic 1.327ns (30.525%)  route 3.020ns (69.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           3.020     4.347    Sw_sync[1]/SW_IBUF[0]
    SLICE_X8Y87          FDRE                                         r  Sw_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.436     4.765    Sw_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  Sw_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            Sw_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.350ns (32.347%)  route 2.824ns (67.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           2.824     4.174    Sw_sync[3]/SW_IBUF[0]
    SLICE_X8Y85          FDRE                                         r  Sw_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.435     4.764    Sw_sync[3]/Clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  Sw_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            Sw_sync[5]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.128ns  (logic 1.349ns (32.686%)  route 2.779ns (67.314%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           2.779     4.128    Sw_sync[5]/SW_IBUF[0]
    SLICE_X8Y80          FDRE                                         r  Sw_sync[5]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.429     4.758    Sw_sync[5]/Clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  Sw_sync[5]/ff1_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            Sw_sync[4]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 1.325ns (32.095%)  route 2.803ns (67.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           2.803     4.127    Sw_sync[4]/SW_IBUF[0]
    SLICE_X8Y82          FDRE                                         r  Sw_sync[4]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.432     4.761    Sw_sync[4]/Clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  Sw_sync[4]/ff1_reg/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            Sw_sync[7]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 1.336ns (32.374%)  route 2.791ns (67.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         1.336     1.336 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           2.791     4.127    Sw_sync[7]/SW_IBUF[0]
    SLICE_X8Y88          FDRE                                         r  Sw_sync[7]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.437     4.766    Sw_sync[7]/Clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  Sw_sync[7]/ff1_reg/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            Sw_sync[6]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 1.326ns (33.404%)  route 2.643ns (66.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           2.643     3.968    Sw_sync[6]/SW_IBUF[0]
    SLICE_X8Y80          FDRE                                         r  Sw_sync[6]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.429     4.758    Sw_sync[6]/Clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  Sw_sync[6]/ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            Sw_sync[6]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.403ns (25.139%)  route 1.199ns (74.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.199     1.601    Sw_sync[6]/SW_IBUF[0]
    SLICE_X8Y80          FDRE                                         r  Sw_sync[6]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.823     1.937    Sw_sync[6]/Clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  Sw_sync[6]/ff1_reg/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            Sw_sync[7]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.628ns  (logic 0.413ns (25.369%)  route 1.215ns (74.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.215     1.628    Sw_sync[7]/SW_IBUF[0]
    SLICE_X8Y88          FDRE                                         r  Sw_sync[7]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.831     1.945    Sw_sync[7]/Clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  Sw_sync[7]/ff1_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            Sw_sync[4]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.402ns (24.427%)  route 1.243ns (75.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           1.243     1.644    Sw_sync[4]/SW_IBUF[0]
    SLICE_X8Y82          FDRE                                         r  Sw_sync[4]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.825     1.939    Sw_sync[4]/Clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  Sw_sync[4]/ff1_reg/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            Sw_sync[5]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.426ns (25.578%)  route 1.240ns (74.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.240     1.666    Sw_sync[5]/SW_IBUF[0]
    SLICE_X8Y80          FDRE                                         r  Sw_sync[5]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.823     1.937    Sw_sync[5]/Clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  Sw_sync[5]/ff1_reg/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            Sw_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.427ns (25.265%)  route 1.263ns (74.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.263     1.690    Sw_sync[3]/SW_IBUF[0]
    SLICE_X8Y85          FDRE                                         r  Sw_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.828     1.942    Sw_sync[3]/Clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  Sw_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            Sw_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.404ns (23.081%)  route 1.346ns (76.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.346     1.750    Sw_sync[1]/SW_IBUF[0]
    SLICE_X8Y87          FDRE                                         r  Sw_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.829     1.943    Sw_sync[1]/Clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  Sw_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            Sw_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.405ns (22.870%)  route 1.365ns (77.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.405     0.405 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.365     1.770    Sw_sync[2]/SW_IBUF[0]
    SLICE_X8Y85          FDRE                                         r  Sw_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.828     1.942    Sw_sync[2]/Clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  Sw_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 Run
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.399ns (21.898%)  route 1.421ns (78.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Run (IN)
                         net (fo=0)                   0.000     0.000    Run
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  Run_IBUF_inst/O
                         net (fo=1, routed)           1.421     1.820    button_sync[0]/Run_IBUF
    SLICE_X8Y82          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.825     1.939    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            Sw_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.402ns (21.439%)  route 1.474ns (78.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.474     1.877    Sw_sync[0]/SW_IBUF[0]
    SLICE_X8Y88          FDRE                                         r  Sw_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.831     1.945    Sw_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  Sw_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 Reset_Load_Clear
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.910ns  (logic 0.394ns (20.604%)  route 1.517ns (79.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset_Load_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Load_Clear
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_Load_Clear_IBUF_inst/O
                         net (fo=1, routed)           1.517     1.910    button_sync[1]/Reset_Load_Clear_IBUF
    SLICE_X2Y75          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.847     1.961    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  button_sync[1]/ff1_reg/C





