

================================================================
== Vitis HLS Report for 'decision_function_20'
================================================================
* Date:           Thu Jan 23 13:40:41 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.291 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.24>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_51_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_51_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_49_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_49_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_44_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_44_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_42_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_42_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_28_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_28_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_26_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_26_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_16_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_16_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 23 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_52_val_read, i18 136705" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_514 = icmp_slt  i18 %x_1_val_read, i18 80975" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_514' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_515 = icmp_slt  i18 %x_2_val_read, i18 261716" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_515' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_516 = icmp_slt  i18 %x_1_val_read, i18 57474" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_516' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_517 = icmp_slt  i18 %x_1_val_read, i18 92279" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_517' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_518 = icmp_slt  i18 %x_42_val_read, i18 310" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_518' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_519 = icmp_slt  i18 %x_12_val_read, i18 257813" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_519' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_520 = icmp_slt  i18 %x_52_val_read, i18 37377" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_520' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_521 = icmp_slt  i18 %x_47_val_read, i18 42004" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_521' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_522 = icmp_slt  i18 %x_5_val_read, i18 8682" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_522' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_523 = icmp_slt  i18 %x_52_val_read, i18 51713" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_523' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_524 = icmp_slt  i18 %x_23_val_read, i18 91" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_524' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_525 = icmp_slt  i18 %x_51_val_read, i18 65506" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_525' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_526 = icmp_slt  i18 %x_44_val_read, i18 100" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_526' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_527 = icmp_slt  i18 %x_2_val_read, i18 261804" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_527' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_528 = icmp_slt  i18 %x_50_val_read, i18 63466" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_528' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_529 = icmp_slt  i18 %x_18_val_read, i18 5618" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_529' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_530 = icmp_slt  i18 %x_9_val_read, i18 1364" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_530' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_531 = icmp_slt  i18 %x_17_val_read, i18 42" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_531' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_532 = icmp_slt  i18 %x_26_val_read, i18 3422" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_532' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_533 = icmp_slt  i18 %x_16_val_read, i18 49" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_533' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_534 = icmp_slt  i18 %x_14_val_read, i18 30" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_534' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_535 = icmp_slt  i18 %x_49_val_read, i18 13091" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_535' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_536 = icmp_slt  i18 %x_15_val_read, i18 52" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_536' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_537 = icmp_slt  i18 %x_23_val_read, i18 88" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_537' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_538 = icmp_slt  i18 %x_10_val_read, i18 522" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_538' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_539 = icmp_slt  i18 %x_23_val_read, i18 103" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_539' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%icmp_ln86_540 = icmp_slt  i18 %x_28_val_read, i18 48861" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_540' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%icmp_ln86_541 = icmp_slt  i18 %x_42_val_read, i18 294" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_541' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_514, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_248 = xor i1 %icmp_ln86_514, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_248" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns)   --->   "%and_ln102_494 = and i1 %icmp_ln86_515, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_494' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_101)   --->   "%xor_ln104_249 = xor i1 %icmp_ln86_515, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_101 = and i1 %xor_ln104_249, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns)   --->   "%and_ln102_495 = and i1 %icmp_ln86_516, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_495' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_102)   --->   "%xor_ln104_250 = xor i1 %icmp_ln86_516, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_102 = and i1 %and_ln102, i1 %xor_ln104_250" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%and_ln102_496 = and i1 %icmp_ln86_517, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_496' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_103)   --->   "%xor_ln104_251 = xor i1 %icmp_ln86_517, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_103 = and i1 %and_ln104, i1 %xor_ln104_251" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104_103' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns)   --->   "%and_ln102_497 = and i1 %icmp_ln86_518, i1 %and_ln102_494" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_497' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_104)   --->   "%xor_ln104_252 = xor i1 %icmp_ln86_518, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_104 = and i1 %and_ln102_494, i1 %xor_ln104_252" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns)   --->   "%and_ln102_499 = and i1 %icmp_ln86_520, i1 %and_ln102_495" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_499' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_502)   --->   "%xor_ln104_254 = xor i1 %icmp_ln86_520, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns)   --->   "%and_ln102_500 = and i1 %icmp_ln86_521, i1 %and_ln104_102" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_500' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_507)   --->   "%xor_ln104_255 = xor i1 %icmp_ln86_521, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns)   --->   "%and_ln102_501 = and i1 %icmp_ln86_522, i1 %and_ln102_496" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_501' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_511)   --->   "%xor_ln104_256 = xor i1 %icmp_ln86_522, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.12ns)   --->   "%and_ln102_503 = and i1 %icmp_ln86_524, i1 %and_ln102_497" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_503' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_258 = xor i1 %icmp_ln86_524, i1 1" [firmware/BDT.h:104]   --->   Operation 76 'xor' 'xor_ln104_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_106 = and i1 %and_ln102_497, i1 %xor_ln104_258" [firmware/BDT.h:104]   --->   Operation 77 'and' 'and_ln104_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.12ns)   --->   "%and_ln102_504 = and i1 %icmp_ln86_525, i1 %and_ln104_104" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_504' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_259 = xor i1 %icmp_ln86_525, i1 1" [firmware/BDT.h:104]   --->   Operation 79 'xor' 'xor_ln104_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_107 = and i1 %and_ln104_104, i1 %xor_ln104_259" [firmware/BDT.h:104]   --->   Operation 80 'and' 'and_ln104_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_500)   --->   "%and_ln102_507 = and i1 %icmp_ln86_528, i1 %and_ln102_499" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_502)   --->   "%and_ln102_521 = and i1 %icmp_ln86_529, i1 %xor_ln104_254" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_502)   --->   "%and_ln102_508 = and i1 %and_ln102_521, i1 %and_ln102_495" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_505)   --->   "%and_ln102_509 = and i1 %icmp_ln86_530, i1 %and_ln102_500" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_507)   --->   "%and_ln102_522 = and i1 %icmp_ln86_531, i1 %xor_ln104_255" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_507)   --->   "%and_ln102_510 = and i1 %and_ln102_522, i1 %and_ln104_102" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_509)   --->   "%and_ln102_511 = and i1 %icmp_ln86_532, i1 %and_ln102_501" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_511)   --->   "%and_ln102_523 = and i1 %icmp_ln86_533, i1 %xor_ln104_256" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_511)   --->   "%and_ln102_512 = and i1 %and_ln102_523, i1 %and_ln102_496" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln104_106, i1 %and_ln104_107" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_500)   --->   "%xor_ln117 = xor i1 %and_ln102_497, i1 1" [firmware/BDT.h:117]   --->   Operation 91 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_500)   --->   "%or_ln117_506 = or i1 %icmp_ln86_524, i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_500)   --->   "%zext_ln117 = zext i1 %or_ln117_506" [firmware/BDT.h:117]   --->   Operation 93 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_500)   --->   "%or_ln117_478 = or i1 %or_ln117, i1 %and_ln102_507" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_500)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.12ns)   --->   "%or_ln117_479 = or i1 %or_ln117, i1 %and_ln102_499" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_479' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_500 = select i1 %or_ln117_478, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_500' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_502)   --->   "%zext_ln117_57 = zext i2 %select_ln117_500" [firmware/BDT.h:117]   --->   Operation 98 'zext' 'zext_ln117_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_502)   --->   "%or_ln117_480 = or i1 %or_ln117_479, i1 %and_ln102_508" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_502)   --->   "%select_ln117_501 = select i1 %or_ln117_479, i3 %zext_ln117_57, i3 4" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_501' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.12ns)   --->   "%or_ln117_481 = or i1 %or_ln117, i1 %and_ln102_495" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_481' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_502 = select i1 %or_ln117_480, i3 %select_ln117_501, i3 5" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_502' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_505)   --->   "%or_ln117_482 = or i1 %or_ln117_481, i1 %and_ln102_509" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_505)   --->   "%select_ln117_503 = select i1 %or_ln117_481, i3 %select_ln117_502, i3 6" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_503' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.12ns)   --->   "%or_ln117_483 = or i1 %or_ln117_481, i1 %and_ln102_500" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_483' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_505)   --->   "%select_ln117_504 = select i1 %or_ln117_482, i3 %select_ln117_503, i3 7" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_504' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_505)   --->   "%zext_ln117_58 = zext i3 %select_ln117_504" [firmware/BDT.h:117]   --->   Operation 107 'zext' 'zext_ln117_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_507)   --->   "%or_ln117_484 = or i1 %or_ln117_483, i1 %and_ln102_510" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_505 = select i1 %or_ln117_483, i4 %zext_ln117_58, i4 8" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_505' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.12ns)   --->   "%or_ln117_485 = or i1 %or_ln117, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_485' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_507)   --->   "%select_ln117_506 = select i1 %or_ln117_484, i4 %select_ln117_505, i4 9" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_506' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_509)   --->   "%or_ln117_486 = or i1 %or_ln117_485, i1 %and_ln102_511" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_507 = select i1 %or_ln117_485, i4 %select_ln117_506, i4 10" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_507' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.12ns)   --->   "%or_ln117_487 = or i1 %or_ln117_485, i1 %and_ln102_501" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_487' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_509)   --->   "%select_ln117_508 = select i1 %or_ln117_486, i4 %select_ln117_507, i4 11" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_508' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_511)   --->   "%or_ln117_488 = or i1 %or_ln117_487, i1 %and_ln102_512" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_509 = select i1 %or_ln117_487, i4 %select_ln117_508, i4 12" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_509' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.12ns)   --->   "%or_ln117_489 = or i1 %or_ln117_485, i1 %and_ln102_496" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_489' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_511)   --->   "%select_ln117_510 = select i1 %or_ln117_488, i4 %select_ln117_509, i4 13" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_510' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_511 = select i1 %or_ln117_489, i4 %select_ln117_510, i4 14" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_511' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.12ns)   --->   "%or_ln117_493 = or i1 %or_ln117, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_493' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 122 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.12ns)   --->   "%and_ln102_498 = and i1 %icmp_ln86_519, i1 %and_ln104_101" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_498' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_105)   --->   "%xor_ln104_253 = xor i1 %icmp_ln86_519, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_105 = and i1 %and_ln104_101, i1 %xor_ln104_253" [firmware/BDT.h:104]   --->   Operation 125 'and' 'and_ln104_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.12ns)   --->   "%and_ln102_502 = and i1 %icmp_ln86_523, i1 %and_ln104_103" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_502' <Predicate = (or_ln117_493)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_515)   --->   "%xor_ln104_257 = xor i1 %icmp_ln86_523, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_257' <Predicate = (or_ln117_493)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.12ns)   --->   "%and_ln102_505 = and i1 %icmp_ln86_526, i1 %and_ln102_498" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_505' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_523)   --->   "%xor_ln104_260 = xor i1 %icmp_ln86_526, i1 1" [firmware/BDT.h:104]   --->   Operation 129 'xor' 'xor_ln104_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.12ns)   --->   "%and_ln102_506 = and i1 %icmp_ln86_527, i1 %and_ln104_105" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_506' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_261 = xor i1 %icmp_ln86_527, i1 1" [firmware/BDT.h:104]   --->   Operation 131 'xor' 'xor_ln104_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_513)   --->   "%and_ln102_513 = and i1 %icmp_ln86_534, i1 %and_ln102_502" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_513' <Predicate = (or_ln117_493)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_515)   --->   "%and_ln102_524 = and i1 %icmp_ln86_535, i1 %xor_ln104_257" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_524' <Predicate = (or_ln117_493)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_515)   --->   "%and_ln102_514 = and i1 %and_ln102_524, i1 %and_ln104_103" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_514' <Predicate = (or_ln117_493)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_517)   --->   "%and_ln102_515 = and i1 %icmp_ln86_536, i1 %and_ln102_503" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_519)   --->   "%and_ln102_516 = and i1 %icmp_ln86_537, i1 %and_ln102_504" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_521)   --->   "%and_ln102_517 = and i1 %icmp_ln86_538, i1 %and_ln102_505" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_523)   --->   "%and_ln102_525 = and i1 %icmp_ln86_539, i1 %xor_ln104_260" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_523)   --->   "%and_ln102_518 = and i1 %and_ln102_525, i1 %and_ln102_498" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_525)   --->   "%and_ln102_519 = and i1 %icmp_ln86_540, i1 %and_ln102_506" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_526 = and i1 %icmp_ln86_541, i1 %xor_ln104_261" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_520 = and i1 %and_ln102_526, i1 %and_ln104_105" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_513)   --->   "%or_ln117_490 = or i1 %or_ln117_489, i1 %and_ln102_513" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_490' <Predicate = (or_ln117_493)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.12ns)   --->   "%or_ln117_491 = or i1 %or_ln117_489, i1 %and_ln102_502" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_491' <Predicate = (or_ln117_493)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_513)   --->   "%select_ln117_512 = select i1 %or_ln117_490, i4 %select_ln117_511, i4 15" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_512' <Predicate = (or_ln117_493)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_513)   --->   "%zext_ln117_59 = zext i4 %select_ln117_512" [firmware/BDT.h:117]   --->   Operation 146 'zext' 'zext_ln117_59' <Predicate = (or_ln117_493)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_515)   --->   "%or_ln117_492 = or i1 %or_ln117_491, i1 %and_ln102_514" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_492' <Predicate = (or_ln117_493)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_513 = select i1 %or_ln117_491, i5 %zext_ln117_59, i5 16" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_513' <Predicate = (or_ln117_493)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_515)   --->   "%select_ln117_514 = select i1 %or_ln117_492, i5 %select_ln117_513, i5 17" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_514' <Predicate = (or_ln117_493)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_517)   --->   "%or_ln117_494 = or i1 %or_ln117_493, i1 %and_ln102_515" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_515 = select i1 %or_ln117_493, i5 %select_ln117_514, i5 18" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_515' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.12ns)   --->   "%or_ln117_495 = or i1 %or_ln117_493, i1 %and_ln102_503" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_495' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_517)   --->   "%select_ln117_516 = select i1 %or_ln117_494, i5 %select_ln117_515, i5 19" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_516' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_519)   --->   "%or_ln117_496 = or i1 %or_ln117_495, i1 %and_ln102_516" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_517 = select i1 %or_ln117_495, i5 %select_ln117_516, i5 20" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_517' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.12ns)   --->   "%or_ln117_497 = or i1 %or_ln117_495, i1 %and_ln102_504" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_497' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_519)   --->   "%select_ln117_518 = select i1 %or_ln117_496, i5 %select_ln117_517, i5 21" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_518' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_521)   --->   "%or_ln117_498 = or i1 %or_ln117_497, i1 %and_ln102_517" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_519 = select i1 %or_ln117_497, i5 %select_ln117_518, i5 22" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_519' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.12ns)   --->   "%or_ln117_499 = or i1 %or_ln117_497, i1 %and_ln102_505" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_499' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_521)   --->   "%select_ln117_520 = select i1 %or_ln117_498, i5 %select_ln117_519, i5 23" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_520' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_523)   --->   "%or_ln117_500 = or i1 %or_ln117_499, i1 %and_ln102_518" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_521 = select i1 %or_ln117_499, i5 %select_ln117_520, i5 24" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_521' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.12ns)   --->   "%or_ln117_501 = or i1 %or_ln117_497, i1 %and_ln102_498" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_501' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_523)   --->   "%select_ln117_522 = select i1 %or_ln117_500, i5 %select_ln117_521, i5 25" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_522' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_525)   --->   "%or_ln117_502 = or i1 %or_ln117_501, i1 %and_ln102_519" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_523 = select i1 %or_ln117_501, i5 %select_ln117_522, i5 26" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_523' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.12ns)   --->   "%or_ln117_503 = or i1 %or_ln117_501, i1 %and_ln102_506" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_503' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_525)   --->   "%select_ln117_524 = select i1 %or_ln117_502, i5 %select_ln117_523, i5 27" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_524' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_504 = or i1 %or_ln117_503, i1 %and_ln102_520" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_525 = select i1 %or_ln117_503, i5 %select_ln117_524, i5 28" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_525' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_505 = or i1 %or_ln117_497, i1 %and_ln104_101" [firmware/BDT.h:117]   --->   Operation 172 'or' 'or_ln117_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_526 = select i1 %or_ln117_504, i5 %select_ln117_525, i5 29" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_526' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.72ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.30i12.i12.i5, i5 0, i12 1410, i5 1, i12 3167, i5 2, i12 4050, i5 3, i12 3879, i5 4, i12 4088, i5 5, i12 108, i5 6, i12 13, i5 7, i12 3340, i5 8, i12 195, i5 9, i12 20, i5 10, i12 712, i5 11, i12 4009, i5 12, i12 184, i5 13, i12 3847, i5 14, i12 7, i5 15, i12 242, i5 16, i12 3540, i5 17, i12 4057, i5 18, i12 618, i5 19, i12 96, i5 20, i12 3901, i5 21, i12 646, i5 22, i12 3632, i5 23, i12 439, i5 24, i12 3138, i5 25, i12 178, i5 26, i12 61, i5 27, i12 2632, i5 28, i12 223, i5 29, i12 3861, i12 0, i5 %select_ln117_526" [firmware/BDT.h:118]   --->   Operation 174 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.72> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.29ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_505, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 175 'select' 'agg_result_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 176 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.245ns
The critical path consists of the following:
	wire read operation ('x_52_val_read', firmware/BDT.h:86) on port 'x_52_val' (firmware/BDT.h:86) [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [44]  (0.797 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [73]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_494', firmware/BDT.h:102) [77]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_104', firmware/BDT.h:104) [88]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_107', firmware/BDT.h:104) [105]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [130]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_478', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_500', firmware/BDT.h:117) [137]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_501', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_502', firmware/BDT.h:117) [142]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_503', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_504', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_505', firmware/BDT.h:117) [149]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_506', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_507', firmware/BDT.h:117) [153]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_508', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_509', firmware/BDT.h:117) [157]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_510', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_511', firmware/BDT.h:117) [161]  (0.351 ns)

 <State 2>: 3.291ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_502', firmware/BDT.h:102) [98]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_491', firmware/BDT.h:117) [162]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_513', firmware/BDT.h:117) [166]  (0.351 ns)
	'select' operation 5 bit ('select_ln117_514', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_515', firmware/BDT.h:117) [170]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_516', firmware/BDT.h:117) [172]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_517', firmware/BDT.h:117) [174]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_518', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_519', firmware/BDT.h:117) [178]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_520', firmware/BDT.h:117) [180]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_521', firmware/BDT.h:117) [182]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_522', firmware/BDT.h:117) [184]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_523', firmware/BDT.h:117) [186]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_524', firmware/BDT.h:117) [188]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_525', firmware/BDT.h:117) [190]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_526', firmware/BDT.h:117) [192]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [193]  (0.729 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [194]  (0.299 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
