{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520569783484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520569783487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 05:29:43 2018 " "Processing started: Fri Mar 09 05:29:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520569783487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520569783487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Predavanje1_V1 -c Predavanje1_V1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Predavanje1_V1 -c Predavanje1_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520569783487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520569784062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520569784062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux.vhd 3 1 " "Found 3 design units, including 1 entities, in source file tb_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_TB-TB " "Found design unit 1: Mux_TB-TB" {  } { { "tb_mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/tb_mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802363 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CFG_TB " "Found design unit 2: CFG_TB" {  } { { "tb_mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/tb_mux.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802363 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_TB " "Found entity 1: Mux_TB" {  } { { "tb_mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/tb_mux.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520569802363 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux mux.vhd " "Entity \"Mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/mux.vhd" 16 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1520569802366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-behv1 " "Found design unit 1: Mux-behv1" {  } { { "mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/mux.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Mux-behv2 " "Found design unit 2: Mux-behv2" {  } { { "mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/mux.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802366 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/mux.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520569802366 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "CFG_TB work tb_ckt.vhd(111) " "VHDL Primary Unit Declaration error at tb_ckt.vhd(111): primary unit \"CFG_TB\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tb_ckt.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/tb_ckt.vhd" 111 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1520569802369 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "CFG_TB tb_mux.vhd(110) " "HDL error at tb_mux.vhd(110): see declaration for object \"CFG_TB\"" {  } { { "tb_mux.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/tb_mux.vhd" 110 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520569802370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ckt.vhd 0 0 " "Found 0 design units, including 0 entities, in source file tb_ckt.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520569802370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_ckt.vhd 6 3 " "Found 6 design units, including 3 entities, in source file comb_ckt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_GATE-behv " "Found design unit 1: OR_GATE-behv" {  } { { "comb_ckt.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/comb_ckt.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802372 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND_GATE-behv " "Found design unit 2: AND_GATE-behv" {  } { { "comb_ckt.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/comb_ckt.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802372 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 comb_ckt-struct " "Found design unit 3: comb_ckt-struct" {  } { { "comb_ckt.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/comb_ckt.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802372 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE " "Found entity 1: OR_GATE" {  } { { "comb_ckt.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/comb_ckt.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802372 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_GATE " "Found entity 2: AND_GATE" {  } { { "comb_ckt.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/comb_ckt.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802372 ""} { "Info" "ISGN_ENTITY_NAME" "3 comb_ckt " "Found entity 3: comb_ckt" {  } { { "comb_ckt.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/comb_ckt.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520569802372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 example1-rtl " "Found design unit 1: example1-rtl" {  } { { "example1.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/example1.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802374 ""} { "Info" "ISGN_ENTITY_NAME" "1 example1 " "Found entity 1: example1" {  } { { "example1.vhd" "" { Text "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/example1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520569802374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/intelFPGA/16.1/Projects/Predavanja/Predavanje1_V1/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520569802376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520569802376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file top_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520569802378 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "756 " "Peak virtual memory: 756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520569802530 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 09 05:30:02 2018 " "Processing ended: Fri Mar 09 05:30:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520569802530 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520569802530 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520569802530 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520569802530 ""}
