set_property SRC_FILE_INFO {cfile:c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/spi_to_dma_processing_system7_0_0.xdc rfile:../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/spi_to_dma_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:spi_to_dma_i/processing_system7_0/inst} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc rfile:../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc id:2 order:EARLY scoped_inst:spi_to_dma_i/axi_dma_0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0.xdc rfile:../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0.xdc id:3 order:EARLY scoped_inst:spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc rfile:../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc id:4 order:EARLY scoped_inst:spi_to_dma_i/rst_ps7_0_50M/U0} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0.xdc rfile:../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0.xdc id:5 order:EARLY scoped_inst:spi_to_dma_i/axi_quad_spi_0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0.xdc rfile:../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0.xdc id:6 order:EARLY scoped_inst:spi_to_dma_i/axi_gpio/U0} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc rfile:../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc id:7 order:EARLY scoped_inst:spi_to_dma_i/ila_LVDS_DMA/inst} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc rfile:../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc id:8 order:EARLY scoped_inst:spi_to_dma_i/ila_DMA_PS/inst} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_1/ila_v6_2/constraints/ila.xdc rfile:../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_1/ila_v6_2/constraints/ila.xdc id:9 order:EARLY scoped_inst:spi_to_dma_i/ila_LVDS/inst} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_clk_wiz_0_0/spi_to_dma_clk_wiz_0_0.xdc rfile:../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_clk_wiz_0_0/spi_to_dma_clk_wiz_0_0.xdc id:10 order:EARLY scoped_inst:spi_to_dma_i/clk_wiz_0/inst} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_2/ila_v6_2/constraints/ila.xdc rfile:../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_2/ila_v6_2/constraints/ila.xdc id:11 order:EARLY scoped_inst:spi_to_dma_i/ila_fifo/inst} [current_design]
set_property SRC_FILE_INFO {cfile:c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_3/ila_v6_2/constraints/ila.xdc rfile:../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_3/ila_v6_2/constraints/ila.xdc id:12 order:EARLY scoped_inst:spi_to_dma_i/ila_before_fifo/inst} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.srcs/constrs_1/new/constraints.xdc rfile:../../../../../LVDS2DMAc.srcs/constrs_1/new/constraints.xdc id:13} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc rfile:../../../dont_touch.xdc id:14} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:15 order:LATE scoped_inst:spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:16 order:LATE scoped_inst:spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:17 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:18 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:19 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:20 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:21 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:22 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:23 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:24 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:25 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:26 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:27 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:28 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:29 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:30 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:31 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:32 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:33 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:34 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:35 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:36 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:37 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:38 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:39 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:40 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:41 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:42 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:43 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:44 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m04_nodes/m04_b_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:45 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:46 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m04_nodes/m04_r_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:47 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:48 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m04_nodes/m04_w_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:49 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:50 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:51 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:52 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:53 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:54 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:55 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:56 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:57 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:58 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:59 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:60 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:61 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:62 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:63 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:64 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:65 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:66 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:67 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:68 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:69 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:70 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:71 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:72 order:LATE scoped_inst:spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:73 order:LATE scoped_inst:spi_to_dma_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:74 order:LATE scoped_inst:spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:75 order:LATE scoped_inst:spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:76 order:LATE scoped_inst:spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:77 order:LATE scoped_inst:spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst unmanaged:yes} [current_design]
current_instance spi_to_dma_i/processing_system7_0/inst
set_property src_info {type:SCOPED_XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 5.000 -name clk_fpga_0 [get_pins {PS7_i/FCLKCLK[0]}]
current_instance
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[53]}]
set_property src_info {type:SCOPED_XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[53]}]
set_property src_info {type:SCOPED_XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[53]}]
set_property src_info {type:SCOPED_XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[53]}]
set_property src_info {type:SCOPED_XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[53]}]
set_property src_info {type:SCOPED_XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[52]}]
set_property src_info {type:SCOPED_XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[52]}]
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[52]}]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[52]}]
set_property src_info {type:SCOPED_XDC file:1 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[52]}]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[51]}]
set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[51]}]
set_property src_info {type:SCOPED_XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[51]}]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[51]}]
set_property src_info {type:SCOPED_XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[51]}]
set_property src_info {type:SCOPED_XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[50]}]
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[50]}]
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[50]}]
set_property src_info {type:SCOPED_XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[50]}]
set_property src_info {type:SCOPED_XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[50]}]
set_property src_info {type:SCOPED_XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[49]}]
set_property src_info {type:SCOPED_XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[49]}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[49]}]
set_property src_info {type:SCOPED_XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[49]}]
set_property src_info {type:SCOPED_XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_mio[49]}]
set_property src_info {type:SCOPED_XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[48]}]
set_property src_info {type:SCOPED_XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[48]}]
set_property src_info {type:SCOPED_XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[48]}]
set_property src_info {type:SCOPED_XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[48]}]
set_property src_info {type:SCOPED_XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[48]}]
set_property src_info {type:SCOPED_XDC file:1 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[47]}]
set_property src_info {type:SCOPED_XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[47]}]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[47]}]
set_property src_info {type:SCOPED_XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[47]}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_mio[47]}]
set_property src_info {type:SCOPED_XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[46]}]
set_property src_info {type:SCOPED_XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[46]}]
set_property src_info {type:SCOPED_XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[46]}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[46]}]
set_property src_info {type:SCOPED_XDC file:1 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[46]}]
set_property src_info {type:SCOPED_XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[45]}]
set_property src_info {type:SCOPED_XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[45]}]
set_property src_info {type:SCOPED_XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[45]}]
set_property src_info {type:SCOPED_XDC file:1 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[45]}]
set_property src_info {type:SCOPED_XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[45]}]
set_property src_info {type:SCOPED_XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[44]}]
set_property src_info {type:SCOPED_XDC file:1 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[44]}]
set_property src_info {type:SCOPED_XDC file:1 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[44]}]
set_property src_info {type:SCOPED_XDC file:1 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[44]}]
set_property src_info {type:SCOPED_XDC file:1 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[44]}]
set_property src_info {type:SCOPED_XDC file:1 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[43]}]
set_property src_info {type:SCOPED_XDC file:1 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[43]}]
set_property src_info {type:SCOPED_XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[43]}]
set_property src_info {type:SCOPED_XDC file:1 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[43]}]
set_property src_info {type:SCOPED_XDC file:1 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[43]}]
set_property src_info {type:SCOPED_XDC file:1 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[42]}]
set_property src_info {type:SCOPED_XDC file:1 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[42]}]
set_property src_info {type:SCOPED_XDC file:1 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[42]}]
set_property src_info {type:SCOPED_XDC file:1 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[42]}]
set_property src_info {type:SCOPED_XDC file:1 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[42]}]
set_property src_info {type:SCOPED_XDC file:1 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[41]}]
set_property src_info {type:SCOPED_XDC file:1 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[41]}]
set_property src_info {type:SCOPED_XDC file:1 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[41]}]
set_property src_info {type:SCOPED_XDC file:1 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[41]}]
set_property src_info {type:SCOPED_XDC file:1 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[41]}]
set_property src_info {type:SCOPED_XDC file:1 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[40]}]
set_property src_info {type:SCOPED_XDC file:1 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[40]}]
set_property src_info {type:SCOPED_XDC file:1 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[40]}]
set_property src_info {type:SCOPED_XDC file:1 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[40]}]
set_property src_info {type:SCOPED_XDC file:1 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[40]}]
set_property src_info {type:SCOPED_XDC file:1 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[39]}]
set_property src_info {type:SCOPED_XDC file:1 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[39]}]
set_property src_info {type:SCOPED_XDC file:1 line:131 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[39]}]
set_property src_info {type:SCOPED_XDC file:1 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[39]}]
set_property src_info {type:SCOPED_XDC file:1 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[39]}]
set_property src_info {type:SCOPED_XDC file:1 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[38]}]
set_property src_info {type:SCOPED_XDC file:1 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[38]}]
set_property src_info {type:SCOPED_XDC file:1 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[38]}]
set_property src_info {type:SCOPED_XDC file:1 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[38]}]
set_property src_info {type:SCOPED_XDC file:1 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[38]}]
set_property src_info {type:SCOPED_XDC file:1 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[37]}]
set_property src_info {type:SCOPED_XDC file:1 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[37]}]
set_property src_info {type:SCOPED_XDC file:1 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[37]}]
set_property src_info {type:SCOPED_XDC file:1 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[37]}]
set_property src_info {type:SCOPED_XDC file:1 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[37]}]
set_property src_info {type:SCOPED_XDC file:1 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[36]}]
set_property src_info {type:SCOPED_XDC file:1 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[36]}]
set_property src_info {type:SCOPED_XDC file:1 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[36]}]
set_property src_info {type:SCOPED_XDC file:1 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[36]}]
set_property src_info {type:SCOPED_XDC file:1 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_mio[36]}]
set_property src_info {type:SCOPED_XDC file:1 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[35]}]
set_property src_info {type:SCOPED_XDC file:1 line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[35]}]
set_property src_info {type:SCOPED_XDC file:1 line:159 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[35]}]
set_property src_info {type:SCOPED_XDC file:1 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[35]}]
set_property src_info {type:SCOPED_XDC file:1 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[35]}]
set_property src_info {type:SCOPED_XDC file:1 line:163 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[34]}]
set_property src_info {type:SCOPED_XDC file:1 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[34]}]
set_property src_info {type:SCOPED_XDC file:1 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[34]}]
set_property src_info {type:SCOPED_XDC file:1 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[34]}]
set_property src_info {type:SCOPED_XDC file:1 line:168 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[34]}]
set_property src_info {type:SCOPED_XDC file:1 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[33]}]
set_property src_info {type:SCOPED_XDC file:1 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[33]}]
set_property src_info {type:SCOPED_XDC file:1 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[33]}]
set_property src_info {type:SCOPED_XDC file:1 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[33]}]
set_property src_info {type:SCOPED_XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[33]}]
set_property src_info {type:SCOPED_XDC file:1 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[32]}]
set_property src_info {type:SCOPED_XDC file:1 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[32]}]
set_property src_info {type:SCOPED_XDC file:1 line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[32]}]
set_property src_info {type:SCOPED_XDC file:1 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[32]}]
set_property src_info {type:SCOPED_XDC file:1 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[32]}]
set_property src_info {type:SCOPED_XDC file:1 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_mio[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_mio[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:207 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:216 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_mio[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:219 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:223 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_mio[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:228 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:231 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_mio[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:233 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:237 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_mio[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_mio[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:249 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:251 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:252 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_mio[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:254 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:256 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:257 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:258 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:261 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:263 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:264 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:265 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:266 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:268 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:275 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:284 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:285 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:286 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:287 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:289 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:291 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {FIXED_IO_mio[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:292 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:293 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:296 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:298 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:299 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:300 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:301 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:303 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:305 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:306 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:307 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:308 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:310 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:312 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:315 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:317 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:321 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:322 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:324 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:326 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:327 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:328 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:329 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:331 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:333 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:334 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:335 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:336 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:338 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:340 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:341 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:342 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:343 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:347 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:348 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:351 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:353 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:354 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:355 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:357 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:359 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:360 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:361 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:363 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:365 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:366 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:367 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:369 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:371 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:372 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:373 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:375 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:377 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:378 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:379 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:381 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:383 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:384 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:385 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:387 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:389 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:390 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:392 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_mio[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:394 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:396 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:397 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:398 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLTYPE PULLUP [get_ports {FIXED_IO_mio[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:399 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_mio[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:400 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports FIXED_IO_ddr_vrp]
set_property src_info {type:SCOPED_XDC file:1 line:402 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports FIXED_IO_ddr_vrp]
set_property src_info {type:SCOPED_XDC file:1 line:403 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports FIXED_IO_ddr_vrp]
set_property src_info {type:SCOPED_XDC file:1 line:404 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports FIXED_IO_ddr_vrn]
set_property src_info {type:SCOPED_XDC file:1 line:406 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports FIXED_IO_ddr_vrn]
set_property src_info {type:SCOPED_XDC file:1 line:407 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports FIXED_IO_ddr_vrn]
set_property src_info {type:SCOPED_XDC file:1 line:408 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports DDR_we_n]
set_property src_info {type:SCOPED_XDC file:1 line:410 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports DDR_we_n]
set_property src_info {type:SCOPED_XDC file:1 line:411 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_we_n]
set_property src_info {type:SCOPED_XDC file:1 line:412 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports DDR_ras_n]
set_property src_info {type:SCOPED_XDC file:1 line:414 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports DDR_ras_n]
set_property src_info {type:SCOPED_XDC file:1 line:415 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_ras_n]
set_property src_info {type:SCOPED_XDC file:1 line:416 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports DDR_odt]
set_property src_info {type:SCOPED_XDC file:1 line:418 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports DDR_odt]
set_property src_info {type:SCOPED_XDC file:1 line:419 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_odt]
set_property src_info {type:SCOPED_XDC file:1 line:420 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports DDR_reset_n]
set_property src_info {type:SCOPED_XDC file:1 line:422 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports DDR_reset_n]
set_property src_info {type:SCOPED_XDC file:1 line:423 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports DDR_reset_n]
set_property src_info {type:SCOPED_XDC file:1 line:424 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL135_T_DCI [get_ports {DDR_dqs_p[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:426 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dqs_p[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:427 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dqs_p[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:428 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL135_T_DCI [get_ports {DDR_dqs_p[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:430 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dqs_p[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:431 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dqs_p[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:432 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL135_T_DCI [get_ports {DDR_dqs_p[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:434 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dqs_p[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:435 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dqs_p[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:436 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL135_T_DCI [get_ports {DDR_dqs_p[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:438 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dqs_p[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:439 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dqs_p[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:440 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL135_T_DCI [get_ports {DDR_dqs_n[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:442 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dqs_n[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:443 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dqs_n[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:444 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL135_T_DCI [get_ports {DDR_dqs_n[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:446 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dqs_n[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:447 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dqs_n[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:448 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL135_T_DCI [get_ports {DDR_dqs_n[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:450 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dqs_n[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:451 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dqs_n[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:452 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL135_T_DCI [get_ports {DDR_dqs_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:454 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dqs_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:455 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dqs_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:456 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:458 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:459 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:460 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:462 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:463 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:464 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:466 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:467 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:468 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:470 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:471 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:472 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:474 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:475 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:476 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:478 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:479 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:480 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:482 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:483 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:484 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:486 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:487 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:488 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:490 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:491 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:492 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:494 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:495 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:496 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:498 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:499 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:500 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:502 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:503 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:504 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:506 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:507 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:508 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:510 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:511 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:512 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:514 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:515 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:516 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:518 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:519 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:520 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:522 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:523 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:524 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:526 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:527 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:528 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:530 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:531 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:532 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:534 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:535 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:536 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:538 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:539 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:540 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:542 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:543 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:544 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:546 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:547 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:548 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:550 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:551 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:552 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:554 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:555 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:556 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:558 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:559 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:560 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:562 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:563 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:564 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:566 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:567 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:568 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:570 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:571 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:572 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:574 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:575 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:576 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:578 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:579 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:580 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:582 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dq[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:583 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dq[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:584 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dm[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:586 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dm[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:587 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dm[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:588 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dm[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:590 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dm[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:591 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dm[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:592 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dm[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:594 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dm[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:595 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dm[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:596 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dm[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:598 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR_dm[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:599 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_dm[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:600 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports DDR_cs_n]
set_property src_info {type:SCOPED_XDC file:1 line:602 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports DDR_cs_n]
set_property src_info {type:SCOPED_XDC file:1 line:603 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_cs_n]
set_property src_info {type:SCOPED_XDC file:1 line:604 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports DDR_cke]
set_property src_info {type:SCOPED_XDC file:1 line:606 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports DDR_cke]
set_property src_info {type:SCOPED_XDC file:1 line:607 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_cke]
set_property src_info {type:SCOPED_XDC file:1 line:608 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL135 [get_ports DDR_ck_p]
set_property src_info {type:SCOPED_XDC file:1 line:610 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports DDR_ck_p]
set_property src_info {type:SCOPED_XDC file:1 line:611 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION INPUT [get_ports DDR_ck_p]
set_property src_info {type:SCOPED_XDC file:1 line:612 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL135 [get_ports DDR_ck_n]
set_property src_info {type:SCOPED_XDC file:1 line:614 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports DDR_ck_n]
set_property src_info {type:SCOPED_XDC file:1 line:615 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION INPUT [get_ports DDR_ck_n]
set_property src_info {type:SCOPED_XDC file:1 line:616 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports DDR_cas_n]
set_property src_info {type:SCOPED_XDC file:1 line:618 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports DDR_cas_n]
set_property src_info {type:SCOPED_XDC file:1 line:619 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_cas_n]
set_property src_info {type:SCOPED_XDC file:1 line:620 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_ba[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:622 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_ba[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:623 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_ba[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:624 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_ba[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:626 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_ba[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:627 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_ba[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:628 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_ba[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:630 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_ba[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:631 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_ba[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:632 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:634 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:635 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:636 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:638 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:639 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:640 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:642 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:643 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:644 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:646 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:647 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:648 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:650 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:651 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:652 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:654 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:655 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:656 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:658 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:659 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:660 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:662 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:663 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:664 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:666 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:667 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:668 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:670 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:671 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:672 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:674 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:675 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:676 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:678 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:679 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:680 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:682 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:683 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:684 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:686 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:687 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:688 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:690 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {DDR_addr[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:691 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_addr[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:692 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_porb]
set_property src_info {type:SCOPED_XDC file:1 line:694 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports FIXED_IO_ps_porb]
set_property src_info {type:SCOPED_XDC file:1 line:695 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports FIXED_IO_ps_srstb]
set_property src_info {type:SCOPED_XDC file:1 line:697 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports FIXED_IO_ps_srstb]
set_property src_info {type:SCOPED_XDC file:1 line:698 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_clk]
set_property src_info {type:SCOPED_XDC file:1 line:700 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports FIXED_IO_ps_clk]
set_property src_info {type:SCOPED_XDC file:2 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list spi_to_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D spi_to_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D]]
set_property src_info {type:SCOPED_XDC file:3 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D]]
set_property src_info {type:SCOPED_XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D spi_to_dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D]]
current_instance spi_to_dma_i/axi_quad_spi_0/U0
set_property src_info {type:SCOPED_XDC file:5 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property IOB TRUE [get_cells NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG]
set_property src_info {type:SCOPED_XDC file:5 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property IOB TRUE [get_cells NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG]
set_property src_info {type:SCOPED_XDC file:5 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property IOB TRUE [get_cells NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG]
set_property src_info {type:SCOPED_XDC file:5 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property IOB TRUE [get_cells NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG]
current_instance
set_property src_info {type:SCOPED_XDC file:6 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D} \
          {spi_to_dma_i/axi_gpio/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D}]]
set_property src_info {type:SCOPED_XDC file:7 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg]] -to [get_cells [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg]]
set_property src_info {type:SCOPED_XDC file:7 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:7 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:7 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:7 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:7 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:7 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:7 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:7 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:7 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:7 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg]
set_property src_info {type:SCOPED_XDC file:7 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg]
set_property src_info {type:SCOPED_XDC file:7 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/use_probe_debug_circuit_2_reg]
set_property src_info {type:SCOPED_XDC file:7 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/en_adv_trigger_2_reg]
set_property src_info {type:SCOPED_XDC file:7 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/en_adv_trigger_2_reg]
set_property src_info {type:SCOPED_XDC file:7 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:7 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/debug_data_in_sync1_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:7 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[16]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[17]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[18]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[19]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[20]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[21]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[22]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[23]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[24]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[25]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[26]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[27]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[28]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[29]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[30]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[31]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[32]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:7 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg]
set_property src_info {type:SCOPED_XDC file:7 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg]
set_property src_info {type:SCOPED_XDC file:7 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[33]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[35]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[36]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[37]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[38]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[39]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[40]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[41]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[42]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[43]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[44]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[45]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[46]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[47]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[48]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[49]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[50]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[51]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[52]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[53]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[54]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[55]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[56]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[57]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[58]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[59]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[60]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[61]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[62]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[63]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]}]]
set_property src_info {type:SCOPED_XDC file:7 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[33]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[35]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[36]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[37]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[38]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[39]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[40]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[41]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[42]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[43]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[44]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[45]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[46]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[47]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[48]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[49]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[50]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[51]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[52]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[53]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[54]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[55]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[56]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[57]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[58]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[59]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[60]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[61]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[62]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[63]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]}]]
set_property src_info {type:SCOPED_XDC file:7 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]] -to [get_pins [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]]
set_property src_info {type:SCOPED_XDC file:7 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[6]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:7 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:7 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:7 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:7 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:7 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}] -to [get_pins {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/yes_output_reg.dout_reg_reg/D}]
set_property src_info {type:SCOPED_XDC file:7 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:7 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:7 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg]
set_property src_info {type:SCOPED_XDC file:7 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:7 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:7 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:7 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/CLK spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D/CLK]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:7 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/CLK spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D/CLK]] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:7 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}] -to [get_cells [list {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[0]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[1]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[2]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[3]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[4]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[5]} {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[6]}]]
set_property src_info {type:SCOPED_XDC file:7 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {spi_to_dma_i/ila_LVDS_DMA/inst/sync_reg1_reg[0]}]
set_property src_info {type:SCOPED_XDC file:7 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_temp_reg]
set_property src_info {type:SCOPED_XDC file:7 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_reg]
set_property src_info {type:SCOPED_XDC file:7 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_reg]
set_property src_info {type:SCOPED_XDC file:7 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_temp_reg]
set_property src_info {type:SCOPED_XDC file:7 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_temp_reg]
set_property src_info {type:SCOPED_XDC file:7 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}] -to [get_cells spi_to_dma_i/ila_LVDS_DMA/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_reg]
set_property src_info {type:SCOPED_XDC file:7 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {spi_to_dma_i/ila_LVDS_DMA/inst/ack_reg1_reg[0]}]
set_property src_info {type:SCOPED_XDC file:8 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg]] -to [get_cells [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg]]
set_property src_info {type:SCOPED_XDC file:8 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:8 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:8 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:8 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:8 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:8 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:8 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:8 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg]
set_property src_info {type:SCOPED_XDC file:8 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg]
set_property src_info {type:SCOPED_XDC file:8 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/use_probe_debug_circuit_2_reg]
set_property src_info {type:SCOPED_XDC file:8 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/en_adv_trigger_2_reg]
set_property src_info {type:SCOPED_XDC file:8 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/en_adv_trigger_2_reg]
set_property src_info {type:SCOPED_XDC file:8 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:8 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/debug_data_in_sync1_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[32]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg]
set_property src_info {type:SCOPED_XDC file:8 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg]
set_property src_info {type:SCOPED_XDC file:8 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[33]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[35]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[36]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[37]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[38]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[39]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[40]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[41]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[42]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[43]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[44]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[45]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[46]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[47]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[48]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[49]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[50]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[51]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[52]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[53]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[54]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[55]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[56]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[57]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[58]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[59]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[60]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[61]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[62]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[63]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[33]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[35]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[36]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[37]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[38]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[39]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[40]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[41]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[42]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[43]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[44]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[45]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[46]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[47]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[48]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[49]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[50]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[51]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[52]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[53]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[54]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[55]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[56]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[57]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[58]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[59]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[60]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[61]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[62]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[63]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[33]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[35]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[36]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[37]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[38]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[39]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[40]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[41]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[42]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[43]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[44]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[45]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[46]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[47]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[48]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[49]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[50]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[51]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[52]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[53]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[54]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[55]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[56]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[57]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[58]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[59]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[60]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[61]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[62]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[63]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[33]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[35]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[36]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[37]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[38]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[39]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[40]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[41]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[42]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[43]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[44]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[45]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[46]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[47]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[48]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[49]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[50]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[51]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[52]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[53]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[54]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[55]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[56]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[57]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[58]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[59]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[60]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[61]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[62]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[63]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[44].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[45].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[46].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[46].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[46].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[48].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[48].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[49].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[49].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[50].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[56].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[56].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[56].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[57].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[57].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[57].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[59].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[59].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[60].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[61].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[62].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[62].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[62].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[62].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[63].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[63].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[63].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[63].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[64].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[64].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[64].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[64].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[65].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[65].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[65].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[65].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[66].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[66].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[66].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[66].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[67].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[67].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[67].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[67].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[70].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[71].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[72].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[72].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[72].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[72].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[73].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[73].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[73].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[73].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[74].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[74].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[74].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[74].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[75].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[75].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[75].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[75].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[76].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[77].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[78].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[79].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[80].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[81].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[82].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[83].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[84].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[85].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[86].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[87].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]}]]
set_property src_info {type:SCOPED_XDC file:8 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[33]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[35]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[36]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[37]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[38]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[39]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[40]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[41]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[42]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[43]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[44]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[45]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[46]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[47]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[48]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[49]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[50]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[51]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[52]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[53]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[54]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[55]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[56]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[57]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[58]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[59]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[60]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[61]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[62]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[63]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[33]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[35]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[36]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[37]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[38]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[39]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[40]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[41]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[42]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[43]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[44]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[45]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[46]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[47]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[48]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[49]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[50]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[51]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[52]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[53]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[54]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[55]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[56]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[57]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[58]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[59]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[60]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[61]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[62]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[63]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[33]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[35]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[36]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[37]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[38]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[39]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[40]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[41]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[42]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[43]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[44]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[45]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[46]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[47]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[48]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[49]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[50]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[51]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[52]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[53]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[54]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[55]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[56]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[57]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[58]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[59]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[60]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[61]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[62]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[63]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[33]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[35]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[36]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[37]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[38]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[39]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[40]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[41]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[42]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[43]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[44]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[45]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[46]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[47]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[48]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[49]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[50]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[51]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[52]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[53]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[54]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[55]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[56]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[57]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[58]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[59]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[60]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[61]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[62]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[63]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[44].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[45].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[46].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[46].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[46].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[48].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[48].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[49].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[49].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[50].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[56].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[56].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[56].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[57].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[57].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[57].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[59].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[59].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[60].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[61].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[62].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[62].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[62].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[62].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[63].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[63].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[63].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[63].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[64].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[64].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[64].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[64].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[65].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[65].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[65].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[65].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[66].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[66].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[66].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[66].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[67].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[67].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[67].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[67].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[70].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[71].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[72].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[72].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[72].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[72].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[73].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[73].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[73].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[73].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[74].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[74].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[74].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[74].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[75].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[75].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[75].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[75].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[76].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[77].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[78].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[79].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[80].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[81].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[82].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[83].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[84].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[85].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[86].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[87].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]}]]
set_property src_info {type:SCOPED_XDC file:8 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[10].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[11].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[13].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[14].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[15].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[19].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[1].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[21].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[24].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[26].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[2].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[30].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[3].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[4].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[6].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[7].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[8].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[9].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[44].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[45].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[46].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[48].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[49].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[50].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[56].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[57].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[59].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[60].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[61].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[62].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[63].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[64].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[65].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[66].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[67].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[70].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[71].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[72].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[73].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[74].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[75].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[76].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[77].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[78].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[79].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[80].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[81].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[82].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[83].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[84].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[85].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[86].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[87].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]] -to [get_pins [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[10].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[11].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[13].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[14].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[15].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[19].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[1].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[21].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[24].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[26].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[2].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[30].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[3].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[4].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[6].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[7].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[8].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[9].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[35].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[44].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[45].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[46].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[48].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[49].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[50].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[51].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[54].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[55].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[56].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[57].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[59].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[60].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[61].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[62].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[63].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[64].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[65].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[66].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[67].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[70].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[71].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[72].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[73].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[74].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[75].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[76].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[77].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[78].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[79].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[80].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[81].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[82].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[83].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[84].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[85].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[86].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[87].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]]
set_property src_info {type:SCOPED_XDC file:8 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[6]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[10].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[11].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[13].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[14].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[15].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[19].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[1].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[21].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[24].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[26].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[2].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[30].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[3].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[4].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[6].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[7].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[8].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[9].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]] -to [get_pins [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[10].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[11].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[13].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[14].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[15].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[19].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[1].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[21].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[24].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[26].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[2].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[30].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[3].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[4].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[6].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[7].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[8].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[9].U_TC/yes_output_reg.dout_reg_reg/D}]]
set_property src_info {type:SCOPED_XDC file:8 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:8 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg]
set_property src_info {type:SCOPED_XDC file:8 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:8 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/CLK spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D/CLK]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:8 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/CLK spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D/CLK]] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:8 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/cntcmpsel_reg[0]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/cntcmpsel_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:8 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]} {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]}]]
set_property src_info {type:SCOPED_XDC file:8 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/trigger_reg]
set_property src_info {type:SCOPED_XDC file:8 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CAPTURE_O_reg]
set_property src_info {type:SCOPED_XDC file:8 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[0]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[10]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[11]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[12]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[13]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[14]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[15]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[16]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[17]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[18]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[19]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[1]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[20]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[21]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[22]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[23]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[24]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[25]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[26]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[27]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[28]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[29]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[2]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[30]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[31]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[3]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[4]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[5]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[6]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[7]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[8]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[9]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[0]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[10]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[11]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[12]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[13]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[14]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[15]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[18]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[19]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[1]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[20]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[21]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[22]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[23]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[24]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[25]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[26]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[27]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[28]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[29]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[2]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[30]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[31]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[3]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[4]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[5]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[6]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[7]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[8]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[9]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[0]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[10]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[11]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[12]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[13]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[14]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[15]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[16]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[17]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[18]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[19]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[1]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[20]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[21]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[22]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[23]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[24]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[25]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[26]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[27]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[28]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[29]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[2]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[30]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[31]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[3]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[4]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[5]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[6]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[7]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[8]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[9]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[0]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[10]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[11]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[12]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[13]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[14]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[15]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[16]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[17]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[18]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[19]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[1]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[20]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[21]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[22]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[23]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[24]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[25]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[26]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[27]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[28]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[29]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[2]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[30]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[31]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[3]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[4]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[5]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[6]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[7]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[8]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[9]/C}]] -to [get_pins [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[0]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[10]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[11]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[12]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[1]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[20]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[21]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[22]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[23]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[24]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[25]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[26]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[27]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[28]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[29]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[2]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[30]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[31]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[3]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[4]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[6]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[7]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[8]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[0]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[13]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[14]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[17]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[18]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[19]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[1]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[20]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[21]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[22]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[23]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[24]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[25]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[26]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[27]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[28]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[29]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[30]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[31]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[3]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[4]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[5]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[9]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[0]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[10]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[11]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[12]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[13]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[14]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[16]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[17]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[18]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[19]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[1]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[20]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[21]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[22]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[23]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[24]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[25]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[26]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[27]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[28]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[29]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[2]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[30]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[31]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[8]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[9]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[16]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[17]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[18]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[19]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[20]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[21]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[22]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[23]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[24]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[25]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[26]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[27]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[28]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[29]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[30]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[31]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[5]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/D}]]
set_property src_info {type:SCOPED_XDC file:8 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[10]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[11]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[12]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[13]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[14]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[15]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[1]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[2]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[3]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[4]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[5]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[6]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[7]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[8]/C} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[9]/C}]] -to [get_pins [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D}]]
set_property src_info {type:SCOPED_XDC file:8 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG0_O_reg/C spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG1_O_reg/C spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG2_O_reg/C spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG3_O_reg/C]] -to [get_pins [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D}]]
set_property src_info {type:SCOPED_XDC file:8 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[9]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/en_adv_trigger_reg] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/en_adv_trigger_reg] -to [get_cells [list {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:8 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_temp_reg]
set_property src_info {type:SCOPED_XDC file:8 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_reg]
set_property src_info {type:SCOPED_XDC file:8 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_reg]
set_property src_info {type:SCOPED_XDC file:8 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_temp_reg]
set_property src_info {type:SCOPED_XDC file:8 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_temp_reg]
set_property src_info {type:SCOPED_XDC file:8 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}] -to [get_cells spi_to_dma_i/ila_DMA_PS/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_reg]
set_property src_info {type:SCOPED_XDC file:8 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {spi_to_dma_i/ila_DMA_PS/inst/ack_reg1_reg[0]}]
set_property src_info {type:SCOPED_XDC file:9 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg]] -to [get_cells [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg]]
set_property src_info {type:SCOPED_XDC file:9 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:9 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:9 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:9 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:9 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:9 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:9 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:9 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:9 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:9 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg]
set_property src_info {type:SCOPED_XDC file:9 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg]
set_property src_info {type:SCOPED_XDC file:9 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/use_probe_debug_circuit_2_reg]
set_property src_info {type:SCOPED_XDC file:9 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/en_adv_trigger_2_reg]
set_property src_info {type:SCOPED_XDC file:9 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/en_adv_trigger_2_reg]
set_property src_info {type:SCOPED_XDC file:9 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:9 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/debug_data_in_sync1_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:9 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[16]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[17]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[18]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[19]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[20]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[21]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[22]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[23]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[24]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[25]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[26]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[27]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[28]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[29]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[30]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[31]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[32]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:9 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg]
set_property src_info {type:SCOPED_XDC file:9 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg]
set_property src_info {type:SCOPED_XDC file:9 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]}]]
set_property src_info {type:SCOPED_XDC file:9 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]}]]
set_property src_info {type:SCOPED_XDC file:9 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]] -to [get_pins [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]]
set_property src_info {type:SCOPED_XDC file:9 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[6]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:9 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:9 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:9 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:9 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:9 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}] -to [get_pins {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/yes_output_reg.dout_reg_reg/D}]
set_property src_info {type:SCOPED_XDC file:9 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:9 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:9 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg]
set_property src_info {type:SCOPED_XDC file:9 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:9 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells [list {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]} {spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:9 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:9 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/CLK spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D/CLK]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:9 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/CLK spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D/CLK]] -to [get_cells spi_to_dma_i/ila_LVDS/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:10 line:53 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 5.000 -name spi_to_dma_i/clk_wiz_0/inst/clk_in1 [get_pins spi_to_dma_i/clk_wiz_0/inst/clk_in1]
current_instance spi_to_dma_i/clk_wiz_0/inst
set_property src_info {type:SCOPED_XDC file:10 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property PHASESHIFT_MODE WAVEFORM [get_cells mmcm_adv_inst]
current_instance
set_property src_info {type:SCOPED_XDC file:11 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg]] -to [get_cells [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg]]
set_property src_info {type:SCOPED_XDC file:11 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:11 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:11 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:11 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:11 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:11 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:11 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:11 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg]
set_property src_info {type:SCOPED_XDC file:11 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg]
set_property src_info {type:SCOPED_XDC file:11 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/use_probe_debug_circuit_2_reg]
set_property src_info {type:SCOPED_XDC file:11 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/en_adv_trigger_2_reg]
set_property src_info {type:SCOPED_XDC file:11 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/en_adv_trigger_2_reg]
set_property src_info {type:SCOPED_XDC file:11 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]} {spi_to_dma_i/ila_fifo/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:11 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[32]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg]
set_property src_info {type:SCOPED_XDC file:11 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg]
set_property src_info {type:SCOPED_XDC file:11 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[10].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[11].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[13].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[14].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[15].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[19].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[1].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[21].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[24].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[26].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[2].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[30].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[3].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[4].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[6].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[7].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[8].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[9].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]] -to [get_pins [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[10].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[11].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[13].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[14].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[15].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[19].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[1].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[21].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[24].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[26].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[2].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[30].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[3].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[4].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[6].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[7].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[8].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[9].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/STRG_QUAL.U_STRG_QUAL/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]]
set_property src_info {type:SCOPED_XDC file:11 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[10].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[11].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[13].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[14].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[15].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[19].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[1].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[21].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[24].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[26].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[2].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[30].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[3].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[4].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[6].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[7].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[8].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[9].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]] -to [get_pins [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[10].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[11].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[13].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[14].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[15].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[18].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[19].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[1].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[21].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[24].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[26].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[2].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[30].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[3].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[4].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[5].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[6].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[7].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[8].U_TC/yes_output_reg.dout_reg_reg/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[9].U_TC/yes_output_reg.dout_reg_reg/D}]]
set_property src_info {type:SCOPED_XDC file:11 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:11 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg]
set_property src_info {type:SCOPED_XDC file:11 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:11 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/CLK spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D/CLK]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:11 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/CLK spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D/CLK]] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:11 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/cntcmpsel_reg[0]} {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/cntcmpsel_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:11 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]} {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]} {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]} {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]}]]
set_property src_info {type:SCOPED_XDC file:11 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/trigger_reg]
set_property src_info {type:SCOPED_XDC file:11 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CAPTURE_O_reg]
set_property src_info {type:SCOPED_XDC file:11 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[0]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[10]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[11]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[12]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[13]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[14]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[15]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[16]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[17]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[18]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[19]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[1]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[20]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[21]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[22]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[23]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[24]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[25]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[26]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[27]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[28]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[29]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[2]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[30]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[31]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[3]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[4]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[5]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[6]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[7]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[8]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[9]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[0]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[10]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[11]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[12]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[13]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[14]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[15]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[16]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[17]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[18]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[19]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[1]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[20]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[21]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[22]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[23]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[24]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[25]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[26]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[27]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[28]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[29]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[2]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[30]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[31]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[3]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[4]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[5]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[6]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[7]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[8]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[9]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[0]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[10]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[11]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[12]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[13]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[14]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[15]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[16]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[17]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[18]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[19]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[1]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[20]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[21]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[22]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[23]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[24]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[25]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[26]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[27]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[28]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[29]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[2]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[30]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[31]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[3]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[4]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[5]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[6]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[7]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[8]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_load_i_reg[9]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[0]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[10]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[11]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[12]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[13]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[14]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[15]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[16]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[17]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[18]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[19]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[1]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[20]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[21]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[22]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[23]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[24]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[25]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[26]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[27]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[28]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[29]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[2]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[30]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[31]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[3]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[4]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[5]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[6]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[7]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[8]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[9]/C}]] -to [get_pins [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[0]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[10]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[11]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[12]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[1]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[20]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[21]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[22]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[23]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[24]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[25]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[26]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[27]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[28]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[29]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[2]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[30]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[31]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[3]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[4]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[6]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[7]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[8]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[0]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[13]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[14]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[17]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[18]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[19]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[1]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[20]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[21]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[22]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[23]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[24]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[25]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[26]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[27]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[28]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[29]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[30]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[31]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[3]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[4]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[5]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[9]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[0]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[10]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[11]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[12]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[13]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[14]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[16]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[17]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[18]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[19]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[1]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[20]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[21]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[22]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[23]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[24]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[25]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[26]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[27]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[28]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[29]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[2]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[30]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[31]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[8]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[9]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[16]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[17]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[18]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[19]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[20]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[21]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[22]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[23]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[24]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[25]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[26]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[27]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[28]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[29]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[30]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[31]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[5]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/D}]]
set_property src_info {type:SCOPED_XDC file:11 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[10]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[11]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[12]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[13]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[14]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[15]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[1]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[2]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[3]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[4]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[5]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[6]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[7]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[8]/C} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[9]/C}]] -to [get_pins [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D}]]
set_property src_info {type:SCOPED_XDC file:11 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG0_O_reg/C spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG1_O_reg/C spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG2_O_reg/C spi_to_dma_i/ila_fifo/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG3_O_reg/C]] -to [get_pins [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D}]]
set_property src_info {type:SCOPED_XDC file:11 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[9]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[16]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[17]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[18]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[19]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[20]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[21]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[22]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[23]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[24]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[25]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[26]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[27]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[28]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[29]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[30]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[31]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/en_adv_trigger_reg] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/en_adv_trigger_reg] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:11 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}] -to [get_cells [list {spi_to_dma_i/ila_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[0]} {spi_to_dma_i/ila_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[1]} {spi_to_dma_i/ila_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[2]} {spi_to_dma_i/ila_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[3]} {spi_to_dma_i/ila_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[4]} {spi_to_dma_i/ila_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[5]} {spi_to_dma_i/ila_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[6]}]]
set_property src_info {type:SCOPED_XDC file:11 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {spi_to_dma_i/ila_fifo/inst/sync_reg1_reg[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_temp_reg]
set_property src_info {type:SCOPED_XDC file:11 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_reg]
set_property src_info {type:SCOPED_XDC file:11 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_reg]
set_property src_info {type:SCOPED_XDC file:11 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_temp_reg]
set_property src_info {type:SCOPED_XDC file:11 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_temp_reg]
set_property src_info {type:SCOPED_XDC file:11 line:131 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}] -to [get_cells spi_to_dma_i/ila_fifo/inst/ila_core_inst/I_EN_TRIGOUT.ext_trig_out_reg]
set_property src_info {type:SCOPED_XDC file:11 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {spi_to_dma_i/ila_fifo/inst/ack_reg1_reg[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg]] -to [get_cells [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg]]
set_property src_info {type:SCOPED_XDC file:12 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:12 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:12 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:12 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg]
set_property src_info {type:SCOPED_XDC file:12 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:12 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:12 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:12 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:12 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:12 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg]
set_property src_info {type:SCOPED_XDC file:12 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg]
set_property src_info {type:SCOPED_XDC file:12 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/use_probe_debug_circuit_2_reg]
set_property src_info {type:SCOPED_XDC file:12 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/en_adv_trigger_2_reg]
set_property src_info {type:SCOPED_XDC file:12 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/en_adv_trigger_2_reg]
set_property src_info {type:SCOPED_XDC file:12 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:12 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/debug_data_in_sync1_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:12 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[16]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[17]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[18]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[19]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[20]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[21]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[22]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[23]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[24]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[25]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[26]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[27]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[28]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[29]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[30]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[31]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[32]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:12 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg]
set_property src_info {type:SCOPED_XDC file:12 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg]
set_property src_info {type:SCOPED_XDC file:12 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[33]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[35]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[36]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[37]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[38]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[39]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[40]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[41]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[42]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[43]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[44]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[45]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[46]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[47]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[48]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[49]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[50]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[51]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[52]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[53]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[54]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[55]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[56]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[57]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[58]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[59]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[60]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[61]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[62]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[63]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]}]]
set_property src_info {type:SCOPED_XDC file:12 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[20]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[22]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[32]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[33]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[34]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[35]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[36]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[37]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[38]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[39]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[40]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[41]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[42]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[43]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[44]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[45]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[46]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[47]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[48]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[49]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[50]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[51]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[52]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[53]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[54]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[55]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[56]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[57]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[58]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[59]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[60]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[61]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[62]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[63]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]}]]
set_property src_info {type:SCOPED_XDC file:12 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]] -to [get_pins [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]]
set_property src_info {type:SCOPED_XDC file:12 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[6]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:12 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]}]] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:12 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:12 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:12 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]} \
          {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:12 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}] -to [get_pins {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/yes_output_reg.dout_reg_reg/D}]
set_property src_info {type:SCOPED_XDC file:12 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32/CLK] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property src_info {type:SCOPED_XDC file:12 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:12 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg]
set_property src_info {type:SCOPED_XDC file:12 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:12 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E/CLK] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]}]]
set_property src_info {type:SCOPED_XDC file:12 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:12 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B/CLK spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C/CLK spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D/CLK]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:12 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A/CLK spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B/CLK spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D/CLK]] -to [get_cells spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property src_info {type:SCOPED_XDC file:12 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}] -to [get_cells [list {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[0]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[1]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[2]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[3]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[4]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[5]} {spi_to_dma_i/ila_before_fifo/inst/ila_core_inst/I_EN_TRIGIN.shifted_trig_in_reg[6]}]]
set_property src_info {type:SCOPED_XDC file:12 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {spi_to_dma_i/ila_before_fifo/inst/sync_reg1_reg[0]}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clkfbout_spi_to_dma_clk_wiz_0_0 -source [get_pins spi_to_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1] -multiply_by 1 -add -master_clock [get_clocks spi_to_dma_i/clk_wiz_0/inst/clk_in1] [get_pins spi_to_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clk_out1_spi_to_dma_clk_wiz_0_0 -source [get_pins spi_to_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1] -multiply_by 1 -add -master_clock [get_clocks spi_to_dma_i/clk_wiz_0/inst/clk_in1] [get_pins spi_to_dma_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0]
set_property src_info {type:XDC file:13 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports gpio0_out*]
set_property src_info {type:XDC file:13 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports TTC0_WAVE0_OUT]
set_property src_info {type:XDC file:13 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports TTC0_WAVE1_OUT]
set_property src_info {type:XDC file:13 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports TTC0_WAVE2_OUT]
set_property src_info {type:XDC file:13 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports TTC1_WAVE0_OUT]
set_property src_info {type:XDC file:13 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports TTC1_WAVE1_OUT]
set_property src_info {type:XDC file:13 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports TTC1_WAVE2_OUT]
set_property src_info {type:XDC file:13 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {spi_cs_n[0]}]
set_property src_info {type:XDC file:13 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports spi_mosi]
set_property src_info {type:XDC file:13 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports spi_miso]
set_property src_info {type:XDC file:13 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports spi_sclk]
set_property src_info {type:XDC file:14 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/processing_system7_0/inst]
set_property src_info {type:XDC file:14 line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_dma_0/U0]
set_property src_info {type:XDC file:14 line:321 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst]
set_property src_info {type:XDC file:14 line:324 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/rst_ps7_0_50M/U0]
set_property src_info {type:XDC file:14 line:330 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0]
set_property src_info {type:XDC file:14 line:341 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_gpio/U0]
set_property src_info {type:XDC file:14 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/ila_LVDS_DMA/inst]
set_property src_info {type:XDC file:14 line:357 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/ila_DMA_PS/inst]
set_property src_info {type:XDC file:14 line:367 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/ila_LVDS/inst]
set_property src_info {type:XDC file:14 line:375 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/clk_wiz_0/inst]
set_property src_info {type:XDC file:14 line:383 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/ila_fifo/inst]
set_property src_info {type:XDC file:14 line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/ila_before_fifo/inst]
set_property src_info {type:SCOPED_XDC file:15 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:16 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:17 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:18 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:19 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:20 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:21 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:22 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:23 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:24 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:25 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:26 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:27 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:28 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:29 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:30 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:31 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:32 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:33 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:34 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:35 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:36 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:37 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:38 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:39 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:40 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:41 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:42 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:43 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:44 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m04_nodes/m04_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:45 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:46 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m04_nodes/m04_r_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:47 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:48 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m04_nodes/m04_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:49 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:50 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:51 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:52 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:53 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:54 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:55 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:56 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:57 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:58 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:59 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:60 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:61 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:62 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:63 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:64 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:65 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:66 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:67 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:68 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:69 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:70 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:71 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst]
set_property src_info {type:SCOPED_XDC file:72 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst]
current_instance spi_to_dma_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst
set_property src_info {type:SCOPED_XDC file:73 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_property src_info {type:SCOPED_XDC file:74 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_property src_info {type:SCOPED_XDC file:75 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_property src_info {type:SCOPED_XDC file:76 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_property src_info {type:SCOPED_XDC file:77 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/processing_system7_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_dma_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/rst_ps7_0_50M]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_mem_intercon]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_gpio]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/xlslice_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/LVDS_En]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/dma_start]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/result_channel]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/disable_p_RnM]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/level_shifter_oe_RnM]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/refres_p_RnM]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/msglen]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/ila_LVDS_DMA]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/ila_DMA_PS]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/LVDS_to_AXIS_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/ila_LVDS]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/clk_wiz_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/ila_fifo]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/ila_before_fifo]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m04_nodes/m04_b_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m04_nodes/m04_r_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m04_nodes/m04_w_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst]
