$comment
	File created using the following command:
		vcd file maquinaDeVendas.msim.vcd -direction
$end
$date
	Thu Dec 05 16:19:52 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module maquinadevendas_vhd_vec_tst $end
$var wire 1 ! BT $end
$var wire 1 " C $end
$var wire 1 # CEN [6] $end
$var wire 1 $ CEN [5] $end
$var wire 1 % CEN [4] $end
$var wire 1 & CEN [3] $end
$var wire 1 ' CEN [2] $end
$var wire 1 ( CEN [1] $end
$var wire 1 ) CEN [0] $end
$var wire 1 * DEZ [6] $end
$var wire 1 + DEZ [5] $end
$var wire 1 , DEZ [4] $end
$var wire 1 - DEZ [3] $end
$var wire 1 . DEZ [2] $end
$var wire 1 / DEZ [1] $end
$var wire 1 0 DEZ [0] $end
$var wire 1 1 ESTADO [2] $end
$var wire 1 2 ESTADO [1] $end
$var wire 1 3 ESTADO [0] $end
$var wire 1 4 M [3] $end
$var wire 1 5 M [2] $end
$var wire 1 6 M [1] $end
$var wire 1 7 M [0] $end
$var wire 1 8 R $end
$var wire 1 9 UNI [6] $end
$var wire 1 : UNI [5] $end
$var wire 1 ; UNI [4] $end
$var wire 1 < UNI [3] $end
$var wire 1 = UNI [2] $end
$var wire 1 > UNI [1] $end
$var wire 1 ? UNI [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var wire 1 C devoe $end
$var wire 1 D devclrn $end
$var wire 1 E devpor $end
$var wire 1 F ww_devoe $end
$var wire 1 G ww_devclrn $end
$var wire 1 H ww_devpor $end
$var wire 1 I ww_CEN [6] $end
$var wire 1 J ww_CEN [5] $end
$var wire 1 K ww_CEN [4] $end
$var wire 1 L ww_CEN [3] $end
$var wire 1 M ww_CEN [2] $end
$var wire 1 N ww_CEN [1] $end
$var wire 1 O ww_CEN [0] $end
$var wire 1 P ww_C $end
$var wire 1 Q ww_R $end
$var wire 1 R ww_BT $end
$var wire 1 S ww_M [3] $end
$var wire 1 T ww_M [2] $end
$var wire 1 U ww_M [1] $end
$var wire 1 V ww_M [0] $end
$var wire 1 W ww_DEZ [6] $end
$var wire 1 X ww_DEZ [5] $end
$var wire 1 Y ww_DEZ [4] $end
$var wire 1 Z ww_DEZ [3] $end
$var wire 1 [ ww_DEZ [2] $end
$var wire 1 \ ww_DEZ [1] $end
$var wire 1 ] ww_DEZ [0] $end
$var wire 1 ^ ww_ESTADO [2] $end
$var wire 1 _ ww_ESTADO [1] $end
$var wire 1 ` ww_ESTADO [0] $end
$var wire 1 a ww_UNI [6] $end
$var wire 1 b ww_UNI [5] $end
$var wire 1 c ww_UNI [4] $end
$var wire 1 d ww_UNI [3] $end
$var wire 1 e ww_UNI [2] $end
$var wire 1 f ww_UNI [1] $end
$var wire 1 g ww_UNI [0] $end
$var wire 1 h \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 i \R~input_o\ $end
$var wire 1 j \BT~input_o\ $end
$var wire 1 k \inst|estado.init~6_combout\ $end
$var wire 1 l \C~input_o\ $end
$var wire 1 m \C~inputCLKENA0_outclk\ $end
$var wire 1 n \inst|estado~1_combout\ $end
$var wire 1 o \inst|estado.init~1_combout\ $end
$var wire 1 p \M[0]~input_o\ $end
$var wire 1 q \M[2]~input_o\ $end
$var wire 1 r \M[1]~input_o\ $end
$var wire 1 s \M[3]~input_o\ $end
$var wire 1 t \inst|Equal1~0_combout\ $end
$var wire 1 u \inst|Selector0~0_combout\ $end
$var wire 1 v \inst|Mux1~0_combout\ $end
$var wire 1 w \inst|Mux1~1_combout\ $end
$var wire 1 x \inst|atual~58_combout\ $end
$var wire 1 y \inst|atual[4]~29_combout\ $end
$var wire 1 z \inst|atual~56_combout\ $end
$var wire 1 { \inst|atual[3]~13_combout\ $end
$var wire 1 | \inst|Mux6~0_combout\ $end
$var wire 1 } \inst|Add2~17_sumout\ $end
$var wire 1 ~ \inst|Add0~17_sumout\ $end
$var wire 1 !! \inst|Mux6~1_combout\ $end
$var wire 1 "! \inst|atual~49_combout\ $end
$var wire 1 #! \inst|atual[0]~1_combout\ $end
$var wire 1 $! \inst|Add1~17_sumout\ $end
$var wire 1 %! \inst|Mux7~0_combout\ $end
$var wire 1 &! \inst|atual~48_combout\ $end
$var wire 1 '! \inst|Mux6~2_combout\ $end
$var wire 1 (! \inst|LessThan0~0_combout\ $end
$var wire 1 )! \inst|Add3~1_combout\ $end
$var wire 1 *! \inst|Add2~18\ $end
$var wire 1 +! \inst|Add2~14\ $end
$var wire 1 ,! \inst|Add2~6\ $end
$var wire 1 -! \inst|Add2~9_sumout\ $end
$var wire 1 .! \inst|Mux1~3_combout\ $end
$var wire 1 /! \inst|Mux1~2_combout\ $end
$var wire 1 0! \inst|Add1~22\ $end
$var wire 1 1! \inst|Add1~14\ $end
$var wire 1 2! \inst|Add1~6\ $end
$var wire 1 3! \inst|Add1~9_sumout\ $end
$var wire 1 4! \inst|Mux3~0_combout\ $end
$var wire 1 5! \inst|Add2~5_sumout\ $end
$var wire 1 6! \inst|Add1~5_sumout\ $end
$var wire 1 7! \inst|Mux4~2_combout\ $end
$var wire 1 8! \inst|LessThan0~3_combout\ $end
$var wire 1 9! \inst|Equal0~0_combout\ $end
$var wire 1 :! \inst|atual~53_combout\ $end
$var wire 1 ;! \inst|atual~62_combout\ $end
$var wire 1 <! \inst|atual[6]~21_combout\ $end
$var wire 1 =! \inst|Add0~10\ $end
$var wire 1 >! \inst|Add0~22\ $end
$var wire 1 ?! \inst|Add0~25_sumout\ $end
$var wire 1 @! \inst|Add3~3_combout\ $end
$var wire 1 A! \inst|Add1~10\ $end
$var wire 1 B! \inst|Add1~26\ $end
$var wire 1 C! \inst|Add1~29_sumout\ $end
$var wire 1 D! \inst|Add2~10\ $end
$var wire 1 E! \inst|Add2~22\ $end
$var wire 1 F! \inst|Add2~25_sumout\ $end
$var wire 1 G! \inst|Mux1~5_combout\ $end
$var wire 1 H! \inst|atual~61_combout\ $end
$var wire 1 I! \inst|atual[6]~23_combout\ $end
$var wire 1 J! \inst|estado.recebe~0_combout\ $end
$var wire 1 K! \inst|atual[6]~_emulated_q\ $end
$var wire 1 L! \inst|atual[6]~22_combout\ $end
$var wire 1 M! \inst|atual~64_combout\ $end
$var wire 1 N! \inst|atual[5]~25_combout\ $end
$var wire 1 O! \inst|Add3~2_combout\ $end
$var wire 1 P! \inst|Add2~21_sumout\ $end
$var wire 1 Q! \inst|Add1~25_sumout\ $end
$var wire 1 R! \inst|Mux2~1_combout\ $end
$var wire 1 S! \inst|Add0~21_sumout\ $end
$var wire 1 T! \inst|Mux2~0_combout\ $end
$var wire 1 U! \inst|atual~63_combout\ $end
$var wire 1 V! \inst|atual[5]~27_combout\ $end
$var wire 1 W! \inst|atual[5]~_emulated_q\ $end
$var wire 1 X! \inst|atual[5]~26_combout\ $end
$var wire 1 Y! \inst|Mux1~4_combout\ $end
$var wire 1 Z! \inst|LessThan0~2_combout\ $end
$var wire 1 [! \inst|Add0~26\ $end
$var wire 1 \! \inst|Add0~1_sumout\ $end
$var wire 1 ]! \inst|Add3~0_combout\ $end
$var wire 1 ^! \inst|Add1~30\ $end
$var wire 1 _! \inst|Add1~1_sumout\ $end
$var wire 1 `! \inst|Add2~26\ $end
$var wire 1 a! \inst|Add2~1_sumout\ $end
$var wire 1 b! \inst|Mux0~0_combout\ $end
$var wire 1 c! \inst|Mux0~1_combout\ $end
$var wire 1 d! \inst|Selector1~1_combout\ $end
$var wire 1 e! \inst|atual[0]~3_combout\ $end
$var wire 1 f! \inst|atual[0]~_emulated_q\ $end
$var wire 1 g! \inst|atual[0]~2_combout\ $end
$var wire 1 h! \inst|Add1~18\ $end
$var wire 1 i! \inst|Add1~21_sumout\ $end
$var wire 1 j! \inst|Mux6~3_combout\ $end
$var wire 1 k! \inst|atual~50_combout\ $end
$var wire 1 l! \inst|atual~51_combout\ $end
$var wire 1 m! \inst|atual[1]~5_combout\ $end
$var wire 1 n! \inst|atual[1]~7_combout\ $end
$var wire 1 o! \inst|atual[1]~_emulated_q\ $end
$var wire 1 p! \inst|atual[1]~6_combout\ $end
$var wire 1 q! \inst|Add0~18\ $end
$var wire 1 r! \inst|Add0~14\ $end
$var wire 1 s! \inst|Add0~5_sumout\ $end
$var wire 1 t! \inst|Mux4~0_combout\ $end
$var wire 1 u! \inst|atual~55_combout\ $end
$var wire 1 v! \inst|atual[3]~15_combout\ $end
$var wire 1 w! \inst|atual[3]~_emulated_q\ $end
$var wire 1 x! \inst|atual[3]~14_combout\ $end
$var wire 1 y! \inst|Add0~6\ $end
$var wire 1 z! \inst|Add0~9_sumout\ $end
$var wire 1 {! \inst|Mux3~1_combout\ $end
$var wire 1 |! \inst|atual~57_combout\ $end
$var wire 1 }! \inst|atual[4]~31_combout\ $end
$var wire 1 ~! \inst|atual[4]~_emulated_q\ $end
$var wire 1 !" \inst|atual[4]~30_combout\ $end
$var wire 1 "" \inst|atual~54_combout\ $end
$var wire 1 #" \inst|atual[2]~9_combout\ $end
$var wire 1 $" \inst|Add0~13_sumout\ $end
$var wire 1 %" \inst|Add2~13_sumout\ $end
$var wire 1 &" \inst|Add1~13_sumout\ $end
$var wire 1 '" \inst|Mux5~0_combout\ $end
$var wire 1 (" \inst|atual~52_combout\ $end
$var wire 1 )" \inst|atual[2]~11_combout\ $end
$var wire 1 *" \inst|atual[2]~_emulated_q\ $end
$var wire 1 +" \inst|atual[2]~10_combout\ $end
$var wire 1 ," \inst|Mux5~1_combout\ $end
$var wire 1 -" \inst|estado~0_combout\ $end
$var wire 1 ." \inst|estado.init~3_combout\ $end
$var wire 1 /" \inst|estado.init~_emulated_q\ $end
$var wire 1 0" \inst|estado.init~2_combout\ $end
$var wire 1 1" \inst|Mux4~1_combout\ $end
$var wire 1 2" \inst|LessThan0~1_combout\ $end
$var wire 1 3" \inst|Selector1~0_combout\ $end
$var wire 1 4" \inst|estado.recebe~q\ $end
$var wire 1 5" \inst|atual~60_combout\ $end
$var wire 1 6" \inst|atual[7]~17_combout\ $end
$var wire 1 7" \inst|atual~59_combout\ $end
$var wire 1 8" \inst|atual[7]~19_combout\ $end
$var wire 1 9" \inst|atual[7]~_emulated_q\ $end
$var wire 1 :" \inst|atual[7]~18_combout\ $end
$var wire 1 ;" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ $end
$var wire 1 <" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ $end
$var wire 1 =" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ $end
$var wire 1 >" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ $end
$var wire 1 ?" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ $end
$var wire 1 @" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ $end
$var wire 1 A" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ $end
$var wire 1 B" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ $end
$var wire 1 C" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14\ $end
$var wire 1 D" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15\ $end
$var wire 1 E" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ $end
$var wire 1 F" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ $end
$var wire 1 G" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ $end
$var wire 1 H" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ $end
$var wire 1 I" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ $end
$var wire 1 J" \inst|comb~0_combout\ $end
$var wire 1 K" \inst|button_pressed~combout\ $end
$var wire 1 L" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\ $end
$var wire 1 M" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout\ $end
$var wire 1 N" \inst|Div0|auto_generated|divider|divider|StageOut[53]~0_combout\ $end
$var wire 1 O" \inst|Div0|auto_generated|divider|divider|StageOut[53]~1_combout\ $end
$var wire 1 P" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout\ $end
$var wire 1 Q" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ $end
$var wire 1 R" \inst|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\ $end
$var wire 1 S" \inst|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\ $end
$var wire 1 T" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\ $end
$var wire 1 U" \inst|Div0|auto_generated|divider|divider|StageOut[49]~5_combout\ $end
$var wire 1 V" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\ $end
$var wire 1 W" \inst|Div0|auto_generated|divider|divider|StageOut[49]~4_combout\ $end
$var wire 1 X" \inst|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\ $end
$var wire 1 Y" \inst|Div0|auto_generated|divider|divider|op_8~38_cout\ $end
$var wire 1 Z" \inst|Div0|auto_generated|divider|divider|op_8~34_cout\ $end
$var wire 1 [" \inst|Div0|auto_generated|divider|divider|op_8~30_cout\ $end
$var wire 1 \" \inst|Div0|auto_generated|divider|divider|op_8~26_cout\ $end
$var wire 1 ]" \inst|Div0|auto_generated|divider|divider|op_8~22_cout\ $end
$var wire 1 ^" \inst|Div0|auto_generated|divider|divider|op_8~18_cout\ $end
$var wire 1 _" \inst|Div0|auto_generated|divider|divider|op_8~14_cout\ $end
$var wire 1 `" \inst|Div0|auto_generated|divider|divider|op_8~10_cout\ $end
$var wire 1 a" \inst|Div0|auto_generated|divider|divider|op_8~6_cout\ $end
$var wire 1 b" \inst|Div0|auto_generated|divider|divider|op_8~1_sumout\ $end
$var wire 1 c" \inst|Mux8~0_combout\ $end
$var wire 1 d" \inst|Mux8~1_combout\ $end
$var wire 1 e" \inst|Mux10~0_combout\ $end
$var wire 1 f" \inst|Mux10~1_combout\ $end
$var wire 1 g" \inst|Mux13~0_combout\ $end
$var wire 1 h" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ $end
$var wire 1 i" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ $end
$var wire 1 j" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ $end
$var wire 1 k" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ $end
$var wire 1 l" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ $end
$var wire 1 m" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ $end
$var wire 1 n" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~10\ $end
$var wire 1 o" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~11\ $end
$var wire 1 p" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~14\ $end
$var wire 1 q" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~15\ $end
$var wire 1 r" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~18\ $end
$var wire 1 s" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~19\ $end
$var wire 1 t" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ $end
$var wire 1 u" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ $end
$var wire 1 v" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ $end
$var wire 1 w" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\ $end
$var wire 1 x" \inst|Mod0|auto_generated|divider|divider|StageOut[54]~0_combout\ $end
$var wire 1 y" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~17_sumout\ $end
$var wire 1 z" \inst|Mod0|auto_generated|divider|divider|StageOut[53]~7_combout\ $end
$var wire 1 {" \inst|Mod0|auto_generated|divider|divider|StageOut[53]~8_combout\ $end
$var wire 1 |" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout\ $end
$var wire 1 }" \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~9_sumout\ $end
$var wire 1 ~" \inst|Mod0|auto_generated|divider|divider|StageOut[51]~2_combout\ $end
$var wire 1 !# \inst|Mod0|auto_generated|divider|divider|StageOut[51]~3_combout\ $end
$var wire 1 "# \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\ $end
$var wire 1 ## \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\ $end
$var wire 1 $# \inst|Mod0|auto_generated|divider|divider|StageOut[49]~16_combout\ $end
$var wire 1 %# \inst|Mod0|auto_generated|divider|divider|StageOut[49]~17_combout\ $end
$var wire 1 &# \inst|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\ $end
$var wire 1 '# \inst|Mod0|auto_generated|divider|divider|op_8~38_cout\ $end
$var wire 1 (# \inst|Mod0|auto_generated|divider|divider|op_8~34\ $end
$var wire 1 )# \inst|Mod0|auto_generated|divider|divider|op_8~30\ $end
$var wire 1 *# \inst|Mod0|auto_generated|divider|divider|op_8~26\ $end
$var wire 1 +# \inst|Mod0|auto_generated|divider|divider|op_8~22\ $end
$var wire 1 ,# \inst|Mod0|auto_generated|divider|divider|op_8~10\ $end
$var wire 1 -# \inst|Mod0|auto_generated|divider|divider|op_8~14\ $end
$var wire 1 .# \inst|Mod0|auto_generated|divider|divider|op_8~18\ $end
$var wire 1 /# \inst|Mod0|auto_generated|divider|divider|op_8~5_sumout\ $end
$var wire 1 0# \inst|Mod0|auto_generated|divider|divider|op_8~6\ $end
$var wire 1 1# \inst|Mod0|auto_generated|divider|divider|op_8~1_sumout\ $end
$var wire 1 2# \inst|Mod0|auto_generated|divider|divider|StageOut[54]~1_combout\ $end
$var wire 1 3# \inst|Mod0|auto_generated|divider|divider|op_8~17_sumout\ $end
$var wire 1 4# \inst|Mod0|auto_generated|divider|divider|StageOut[52]~5_combout\ $end
$var wire 1 5# \inst|Mod0|auto_generated|divider|divider|op_8~13_sumout\ $end
$var wire 1 6# \inst|Mod0|auto_generated|divider|divider|op_8~9_sumout\ $end
$var wire 1 7# \inst|Div1|auto_generated|divider|divider|op_4~22_cout\ $end
$var wire 1 8# \inst|Div1|auto_generated|divider|divider|op_4~14\ $end
$var wire 1 9# \inst|Div1|auto_generated|divider|divider|op_4~18\ $end
$var wire 1 :# \inst|Div1|auto_generated|divider|divider|op_4~10\ $end
$var wire 1 ;# \inst|Div1|auto_generated|divider|divider|op_4~6\ $end
$var wire 1 <# \inst|Div1|auto_generated|divider|divider|op_4~1_sumout\ $end
$var wire 1 =# \inst|Div1|auto_generated|divider|divider|op_4~5_sumout\ $end
$var wire 1 ># \inst|Mod0|auto_generated|divider|divider|StageOut[63]~9_combout\ $end
$var wire 1 ?# \inst|Mod0|auto_generated|divider|divider|StageOut[63]~10_combout\ $end
$var wire 1 @# \inst|Div1|auto_generated|divider|divider|op_4~9_sumout\ $end
$var wire 1 A# \inst|Div1|auto_generated|divider|divider|StageOut[17]~11_combout\ $end
$var wire 1 B# \inst|Div1|auto_generated|divider|divider|op_4~17_sumout\ $end
$var wire 1 C# \inst|Mod0|auto_generated|divider|divider|StageOut[61]~4_combout\ $end
$var wire 1 D# \inst|Mod0|auto_generated|divider|divider|StageOut[61]~6_combout\ $end
$var wire 1 E# \inst|Div1|auto_generated|divider|divider|op_4~13_sumout\ $end
$var wire 1 F# \inst|Div1|auto_generated|divider|divider|StageOut[15]~1_combout\ $end
$var wire 1 G# \inst|Mod0|auto_generated|divider|divider|StageOut[50]~12_combout\ $end
$var wire 1 H# \inst|Mod0|auto_generated|divider|divider|op_8~21_sumout\ $end
$var wire 1 I# \inst|Mod0|auto_generated|divider|divider|StageOut[50]~13_combout\ $end
$var wire 1 J# \inst|Div1|auto_generated|divider|divider|op_5~26_cout\ $end
$var wire 1 K# \inst|Div1|auto_generated|divider|divider|op_5~22\ $end
$var wire 1 L# \inst|Div1|auto_generated|divider|divider|op_5~10\ $end
$var wire 1 M# \inst|Div1|auto_generated|divider|divider|op_5~14\ $end
$var wire 1 N# \inst|Div1|auto_generated|divider|divider|op_5~18\ $end
$var wire 1 O# \inst|Div1|auto_generated|divider|divider|op_5~6_cout\ $end
$var wire 1 P# \inst|Div1|auto_generated|divider|divider|op_5~1_sumout\ $end
$var wire 1 Q# \inst|Div1|auto_generated|divider|divider|StageOut[16]~5_combout\ $end
$var wire 1 R# \inst|Div1|auto_generated|divider|divider|op_5~13_sumout\ $end
$var wire 1 S# \inst|Div1|auto_generated|divider|divider|op_5~9_sumout\ $end
$var wire 1 T# \inst|Div1|auto_generated|divider|divider|op_5~21_sumout\ $end
$var wire 1 U# \inst|Mod0|auto_generated|divider|divider|StageOut[59]~11_combout\ $end
$var wire 1 V# \inst|Mod0|auto_generated|divider|divider|StageOut[59]~14_combout\ $end
$var wire 1 W# \inst|Mod0|auto_generated|divider|divider|op_8~25_sumout\ $end
$var wire 1 X# \inst|Div1|auto_generated|divider|divider|op_6~26_cout\ $end
$var wire 1 Y# \inst|Div1|auto_generated|divider|divider|op_6~22\ $end
$var wire 1 Z# \inst|Div1|auto_generated|divider|divider|op_6~18\ $end
$var wire 1 [# \inst|Div1|auto_generated|divider|divider|op_6~10\ $end
$var wire 1 \# \inst|Div1|auto_generated|divider|divider|op_6~13_sumout\ $end
$var wire 1 ]# \inst|Div1|auto_generated|divider|divider|StageOut[17]~7_combout\ $end
$var wire 1 ^# \inst|Div1|auto_generated|divider|divider|op_5~17_sumout\ $end
$var wire 1 _# \inst|Div1|auto_generated|divider|divider|StageOut[17]~8_combout\ $end
$var wire 1 `# \inst|Div1|auto_generated|divider|divider|op_6~14\ $end
$var wire 1 a# \inst|Div1|auto_generated|divider|divider|op_6~6_cout\ $end
$var wire 1 b# \inst|Div1|auto_generated|divider|divider|op_6~1_sumout\ $end
$var wire 1 c# \inst|Div1|auto_generated|divider|divider|StageOut[22]~4_combout\ $end
$var wire 1 d# \inst|Div1|auto_generated|divider|divider|StageOut[22]~6_combout\ $end
$var wire 1 e# \inst|Div1|auto_generated|divider|divider|StageOut[21]~2_combout\ $end
$var wire 1 f# \inst|Div1|auto_generated|divider|divider|op_6~9_sumout\ $end
$var wire 1 g# \inst|Div1|auto_generated|divider|divider|StageOut[20]~9_combout\ $end
$var wire 1 h# \inst|Div1|auto_generated|divider|divider|op_6~17_sumout\ $end
$var wire 1 i# \inst|Div1|auto_generated|divider|divider|op_6~21_sumout\ $end
$var wire 1 j# \inst|Mod0|auto_generated|divider|divider|StageOut[58]~15_combout\ $end
$var wire 1 k# \inst|Mod0|auto_generated|divider|divider|StageOut[58]~18_combout\ $end
$var wire 1 l# \inst|Mod0|auto_generated|divider|divider|op_8~29_sumout\ $end
$var wire 1 m# \inst|Mod0|auto_generated|divider|divider|StageOut[48]~20_combout\ $end
$var wire 1 n# \inst|Mod0|auto_generated|divider|divider|StageOut[48]~21_combout\ $end
$var wire 1 o# \inst|Div1|auto_generated|divider|divider|op_7~26_cout\ $end
$var wire 1 p# \inst|Div1|auto_generated|divider|divider|op_7~22\ $end
$var wire 1 q# \inst|Div1|auto_generated|divider|divider|op_7~18\ $end
$var wire 1 r# \inst|Div1|auto_generated|divider|divider|op_7~14\ $end
$var wire 1 s# \inst|Div1|auto_generated|divider|divider|op_7~10\ $end
$var wire 1 t# \inst|Div1|auto_generated|divider|divider|op_7~6_cout\ $end
$var wire 1 u# \inst|Div1|auto_generated|divider|divider|op_7~1_sumout\ $end
$var wire 1 v# \inst|Div1|auto_generated|divider|divider|op_7~9_sumout\ $end
$var wire 1 w# \inst|Div1|auto_generated|divider|divider|StageOut[27]~0_combout\ $end
$var wire 1 x# \inst|Div1|auto_generated|divider|divider|StageOut[27]~3_combout\ $end
$var wire 1 y# \inst|Div1|auto_generated|divider|divider|StageOut[26]~10_combout\ $end
$var wire 1 z# \inst|Div1|auto_generated|divider|divider|op_7~13_sumout\ $end
$var wire 1 {# \inst|Div1|auto_generated|divider|divider|StageOut[25]~12_combout\ $end
$var wire 1 |# \inst|Div1|auto_generated|divider|divider|op_7~17_sumout\ $end
$var wire 1 }# \inst|Div1|auto_generated|divider|divider|op_7~21_sumout\ $end
$var wire 1 ~# \inst|Mod0|auto_generated|divider|divider|StageOut[57]~19_combout\ $end
$var wire 1 !$ \inst|Mod0|auto_generated|divider|divider|StageOut[57]~22_combout\ $end
$var wire 1 "$ \inst|Mod0|auto_generated|divider|divider|op_8~33_sumout\ $end
$var wire 1 #$ \inst|Div1|auto_generated|divider|divider|op_8~26_cout\ $end
$var wire 1 $$ \inst|Div1|auto_generated|divider|divider|op_8~22_cout\ $end
$var wire 1 %$ \inst|Div1|auto_generated|divider|divider|op_8~18_cout\ $end
$var wire 1 &$ \inst|Div1|auto_generated|divider|divider|op_8~14_cout\ $end
$var wire 1 '$ \inst|Div1|auto_generated|divider|divider|op_8~10_cout\ $end
$var wire 1 ($ \inst|Div1|auto_generated|divider|divider|op_8~6_cout\ $end
$var wire 1 )$ \inst|Div1|auto_generated|divider|divider|op_8~1_sumout\ $end
$var wire 1 *$ \inst|Mux15~0_combout\ $end
$var wire 1 +$ \inst|Mux16~0_combout\ $end
$var wire 1 ,$ \inst|Mux17~0_combout\ $end
$var wire 1 -$ \inst|Mux18~0_combout\ $end
$var wire 1 .$ \inst|Mux19~0_combout\ $end
$var wire 1 /$ \inst|Mux20~0_combout\ $end
$var wire 1 0$ \inst|Mux21~0_combout\ $end
$var wire 1 1$ \inst|Selector3~0_combout\ $end
$var wire 1 2$ \inst|estado~3_combout\ $end
$var wire 1 3$ \inst|estado.retorna~1_combout\ $end
$var wire 1 4$ \inst|estado~2_combout\ $end
$var wire 1 5$ \inst|estado.retorna~3_combout\ $end
$var wire 1 6$ \inst|estado.retorna~_emulated_q\ $end
$var wire 1 7$ \inst|estado.retorna~2_combout\ $end
$var wire 1 8$ \inst|Selector3~1_combout\ $end
$var wire 1 9$ \inst|estado~4_combout\ $end
$var wire 1 :$ \inst|estado.refri~1_combout\ $end
$var wire 1 ;$ \inst|estado.refri~3_combout\ $end
$var wire 1 <$ \inst|estado.refri~_emulated_q\ $end
$var wire 1 =$ \inst|estado.refri~2_combout\ $end
$var wire 1 >$ \inst|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ $end
$var wire 1 ?$ \inst|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ $end
$var wire 1 @$ \inst|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~18\ $end
$var wire 1 A$ \inst|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~19\ $end
$var wire 1 B$ \inst|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ $end
$var wire 1 C$ \inst|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ $end
$var wire 1 D$ \inst|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\ $end
$var wire 1 E$ \inst|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~10\ $end
$var wire 1 F$ \inst|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~11\ $end
$var wire 1 G$ \inst|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ $end
$var wire 1 H$ \inst|Mod1|auto_generated|divider|divider|StageOut[27]~14_combout\ $end
$var wire 1 I$ \inst|Mod1|auto_generated|divider|divider|StageOut[27]~15_combout\ $end
$var wire 1 J$ \inst|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ $end
$var wire 1 K$ \inst|Mod1|auto_generated|divider|divider|StageOut[25]~27_combout\ $end
$var wire 1 L$ \inst|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\ $end
$var wire 1 M$ \inst|Mod1|auto_generated|divider|divider|StageOut[25]~26_combout\ $end
$var wire 1 N$ \inst|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ $end
$var wire 1 O$ \inst|Mod1|auto_generated|divider|divider|op_5~26_cout\ $end
$var wire 1 P$ \inst|Mod1|auto_generated|divider|divider|op_5~6\ $end
$var wire 1 Q$ \inst|Mod1|auto_generated|divider|divider|op_5~10\ $end
$var wire 1 R$ \inst|Mod1|auto_generated|divider|divider|op_5~22\ $end
$var wire 1 S$ \inst|Mod1|auto_generated|divider|divider|op_5~18\ $end
$var wire 1 T$ \inst|Mod1|auto_generated|divider|divider|op_5~14\ $end
$var wire 1 U$ \inst|Mod1|auto_generated|divider|divider|op_5~1_sumout\ $end
$var wire 1 V$ \inst|Mod1|auto_generated|divider|divider|op_5~13_sumout\ $end
$var wire 1 W$ \inst|Mod1|auto_generated|divider|divider|op_5~17_sumout\ $end
$var wire 1 X$ \inst|Mod1|auto_generated|divider|divider|StageOut[26]~20_combout\ $end
$var wire 1 Y$ \inst|Mod1|auto_generated|divider|divider|StageOut[26]~21_combout\ $end
$var wire 1 Z$ \inst|Mod1|auto_generated|divider|divider|StageOut[25]~28_combout\ $end
$var wire 1 [$ \inst|Mod1|auto_generated|divider|divider|op_5~21_sumout\ $end
$var wire 1 \$ \inst|Mod1|auto_generated|divider|divider|StageOut[24]~8_combout\ $end
$var wire 1 ]$ \inst|Mod1|auto_generated|divider|divider|op_5~9_sumout\ $end
$var wire 1 ^$ \inst|Mod1|auto_generated|divider|divider|op_5~5_sumout\ $end
$var wire 1 _$ \inst|Mod1|auto_generated|divider|divider|op_6~30_cout\ $end
$var wire 1 `$ \inst|Mod1|auto_generated|divider|divider|op_6~6\ $end
$var wire 1 a$ \inst|Mod1|auto_generated|divider|divider|op_6~10\ $end
$var wire 1 b$ \inst|Mod1|auto_generated|divider|divider|op_6~14\ $end
$var wire 1 c$ \inst|Mod1|auto_generated|divider|divider|op_6~26\ $end
$var wire 1 d$ \inst|Mod1|auto_generated|divider|divider|op_6~22\ $end
$var wire 1 e$ \inst|Mod1|auto_generated|divider|divider|op_6~18\ $end
$var wire 1 f$ \inst|Mod1|auto_generated|divider|divider|op_6~1_sumout\ $end
$var wire 1 g$ \inst|Mod1|auto_generated|divider|divider|op_6~5_sumout\ $end
$var wire 1 h$ \inst|Mod1|auto_generated|divider|divider|op_7~34_cout\ $end
$var wire 1 i$ \inst|Mod1|auto_generated|divider|divider|op_7~6\ $end
$var wire 1 j$ \inst|Mod1|auto_generated|divider|divider|op_7~9_sumout\ $end
$var wire 1 k$ \inst|Mod1|auto_generated|divider|divider|op_6~17_sumout\ $end
$var wire 1 l$ \inst|Mod1|auto_generated|divider|divider|StageOut[36]~13_combout\ $end
$var wire 1 m$ \inst|Mod1|auto_generated|divider|divider|StageOut[36]~16_combout\ $end
$var wire 1 n$ \inst|Mod1|auto_generated|divider|divider|StageOut[35]~22_combout\ $end
$var wire 1 o$ \inst|Mod1|auto_generated|divider|divider|op_6~21_sumout\ $end
$var wire 1 p$ \inst|Mod1|auto_generated|divider|divider|StageOut[34]~25_combout\ $end
$var wire 1 q$ \inst|Mod1|auto_generated|divider|divider|op_6~25_sumout\ $end
$var wire 1 r$ \inst|Mod1|auto_generated|divider|divider|StageOut[34]~29_combout\ $end
$var wire 1 s$ \inst|Mod1|auto_generated|divider|divider|StageOut[33]~9_combout\ $end
$var wire 1 t$ \inst|Mod1|auto_generated|divider|divider|op_6~13_sumout\ $end
$var wire 1 u$ \inst|Mod1|auto_generated|divider|divider|StageOut[32]~4_combout\ $end
$var wire 1 v$ \inst|Mod1|auto_generated|divider|divider|op_6~9_sumout\ $end
$var wire 1 w$ \inst|Mod1|auto_generated|divider|divider|op_7~10\ $end
$var wire 1 x$ \inst|Mod1|auto_generated|divider|divider|op_7~14\ $end
$var wire 1 y$ \inst|Mod1|auto_generated|divider|divider|op_7~18\ $end
$var wire 1 z$ \inst|Mod1|auto_generated|divider|divider|op_7~30\ $end
$var wire 1 {$ \inst|Mod1|auto_generated|divider|divider|op_7~26\ $end
$var wire 1 |$ \inst|Mod1|auto_generated|divider|divider|op_7~22\ $end
$var wire 1 }$ \inst|Mod1|auto_generated|divider|divider|op_7~1_sumout\ $end
$var wire 1 ~$ \inst|Mod1|auto_generated|divider|divider|StageOut[40]~2_combout\ $end
$var wire 1 !% \inst|Mod1|auto_generated|divider|divider|op_7~5_sumout\ $end
$var wire 1 "% \inst|Mod1|auto_generated|divider|divider|op_8~38_cout\ $end
$var wire 1 #% \inst|Mod1|auto_generated|divider|divider|op_8~6\ $end
$var wire 1 $% \inst|Mod1|auto_generated|divider|divider|op_8~10\ $end
$var wire 1 %% \inst|Mod1|auto_generated|divider|divider|op_8~13_sumout\ $end
$var wire 1 &% \inst|Mod1|auto_generated|divider|divider|op_7~21_sumout\ $end
$var wire 1 '% \inst|Mod1|auto_generated|divider|divider|StageOut[45]~12_combout\ $end
$var wire 1 (% \inst|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout\ $end
$var wire 1 )% \inst|Mod1|auto_generated|divider|divider|StageOut[44]~19_combout\ $end
$var wire 1 *% \inst|Mod1|auto_generated|divider|divider|op_7~25_sumout\ $end
$var wire 1 +% \inst|Mod1|auto_generated|divider|divider|StageOut[44]~23_combout\ $end
$var wire 1 ,% \inst|Mod1|auto_generated|divider|divider|StageOut[43]~30_combout\ $end
$var wire 1 -% \inst|Mod1|auto_generated|divider|divider|op_7~29_sumout\ $end
$var wire 1 .% \inst|Mod1|auto_generated|divider|divider|StageOut[42]~7_combout\ $end
$var wire 1 /% \inst|Mod1|auto_generated|divider|divider|op_7~17_sumout\ $end
$var wire 1 0% \inst|Mod1|auto_generated|divider|divider|StageOut[42]~10_combout\ $end
$var wire 1 1% \inst|Mod1|auto_generated|divider|divider|StageOut[41]~5_combout\ $end
$var wire 1 2% \inst|Mod1|auto_generated|divider|divider|op_7~13_sumout\ $end
$var wire 1 3% \inst|Mod1|auto_generated|divider|divider|op_8~14\ $end
$var wire 1 4% \inst|Mod1|auto_generated|divider|divider|op_8~18\ $end
$var wire 1 5% \inst|Mod1|auto_generated|divider|divider|op_8~30\ $end
$var wire 1 6% \inst|Mod1|auto_generated|divider|divider|op_8~26\ $end
$var wire 1 7% \inst|Mod1|auto_generated|divider|divider|op_8~22\ $end
$var wire 1 8% \inst|Mod1|auto_generated|divider|divider|op_8~34\ $end
$var wire 1 9% \inst|Mod1|auto_generated|divider|divider|op_8~1_sumout\ $end
$var wire 1 :% \inst|Mod1|auto_generated|divider|divider|StageOut[58]~3_combout\ $end
$var wire 1 ;% \inst|Mod1|auto_generated|divider|divider|op_8~21_sumout\ $end
$var wire 1 <% \inst|Mod1|auto_generated|divider|divider|StageOut[62]~24_combout\ $end
$var wire 1 =% \inst|Mod1|auto_generated|divider|divider|StageOut[63]~18_combout\ $end
$var wire 1 >% \inst|Mod1|auto_generated|divider|divider|op_8~33_sumout\ $end
$var wire 1 ?% \inst|Mux28~2_combout\ $end
$var wire 1 @% \inst|Mod1|auto_generated|divider|divider|op_8~25_sumout\ $end
$var wire 1 A% \inst|Mod1|auto_generated|divider|divider|op_8~29_sumout\ $end
$var wire 1 B% \inst|Mod1|auto_generated|divider|divider|StageOut[60]~11_combout\ $end
$var wire 1 C% \inst|Mux28~0_combout\ $end
$var wire 1 D% \inst|Mod1|auto_generated|divider|divider|op_8~9_sumout\ $end
$var wire 1 E% \inst|Mod1|auto_generated|divider|divider|StageOut[57]~1_combout\ $end
$var wire 1 F% \inst|Mod1|auto_generated|divider|divider|op_8~5_sumout\ $end
$var wire 1 G% \inst|Mod1|auto_generated|divider|divider|StageOut[56]~0_combout\ $end
$var wire 1 H% \inst|Mod1|auto_generated|divider|divider|op_8~17_sumout\ $end
$var wire 1 I% \inst|Mod1|auto_generated|divider|divider|StageOut[59]~6_combout\ $end
$var wire 1 J% \inst|Mux22~0_combout\ $end
$var wire 1 K% \inst|Mux23~0_combout\ $end
$var wire 1 L% \inst|Mux24~0_combout\ $end
$var wire 1 M% \inst|Mux25~0_combout\ $end
$var wire 1 N% \inst|Mux26~0_combout\ $end
$var wire 1 O% \inst|Mux27~0_combout\ $end
$var wire 1 P% \inst|Mux28~1_combout\ $end
$var wire 1 Q% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ $end
$var wire 1 R% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ $end
$var wire 1 S% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ $end
$var wire 1 T% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ $end
$var wire 1 U% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ $end
$var wire 1 V% \inst|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ $end
$var wire 1 W% \inst|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ $end
$var wire 1 X% \inst|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ $end
$var wire 1 Y% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ $end
$var wire 1 Z% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ $end
$var wire 1 [% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ $end
$var wire 1 \% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ $end
$var wire 1 ]% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ $end
$var wire 1 ^% \inst|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ $end
$var wire 1 _% \inst|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ $end
$var wire 1 `% \inst|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ $end
$var wire 1 a% \inst|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ $end
$var wire 1 b% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ $end
$var wire 1 c% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ $end
$var wire 1 d% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ $end
$var wire 1 e% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ $end
$var wire 1 f% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ $end
$var wire 1 g% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ $end
$var wire 1 h% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ $end
$var wire 1 i% \inst|ALT_INV_Add1~1_sumout\ $end
$var wire 1 j% \inst|ALT_INV_Add0~9_sumout\ $end
$var wire 1 k% \inst|ALT_INV_Add1~9_sumout\ $end
$var wire 1 l% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ $end
$var wire 1 m% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ $end
$var wire 1 n% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ $end
$var wire 1 o% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ $end
$var wire 1 p% \inst|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ $end
$var wire 1 q% \inst|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~17_sumout\ $end
$var wire 1 r% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ $end
$var wire 1 s% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ $end
$var wire 1 t% \inst|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\ $end
$var wire 1 u% \inst|ALT_INV_Add0~1_sumout\ $end
$var wire 1 v% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ $end
$var wire 1 w% \inst|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ $end
$var wire 1 x% \inst|ALT_INV_Add0~5_sumout\ $end
$var wire 1 y% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ $end
$var wire 1 z% \inst|ALT_INV_Add2~1_sumout\ $end
$var wire 1 {% \inst|ALT_INV_Add2~9_sumout\ $end
$var wire 1 |% \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ $end
$var wire 1 }% \inst|Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ $end
$var wire 1 ~% \inst|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~9_sumout\ $end
$var wire 1 !& \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ $end
$var wire 1 "& \inst|ALT_INV_Add1~5_sumout\ $end
$var wire 1 #& \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ $end
$var wire 1 $& \inst|ALT_INV_Add2~5_sumout\ $end
$var wire 1 %& \inst|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ $end
$var wire 1 && \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ $end
$var wire 1 '& \inst|Mod1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ $end
$var wire 1 (& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ $end
$var wire 1 )& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ $end
$var wire 1 *& \inst|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ $end
$var wire 1 +& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ $end
$var wire 1 ,& \inst|ALT_INV_Add2~13_sumout\ $end
$var wire 1 -& \inst|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ $end
$var wire 1 .& \inst|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~9_sumout\ $end
$var wire 1 /& \inst|ALT_INV_Add0~17_sumout\ $end
$var wire 1 0& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ $end
$var wire 1 1& \inst|ALT_INV_Add1~21_sumout\ $end
$var wire 1 2& \inst|ALT_INV_Add2~21_sumout\ $end
$var wire 1 3& \inst|ALT_INV_Add2~25_sumout\ $end
$var wire 1 4& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ $end
$var wire 1 5& \inst|ALT_INV_Add1~29_sumout\ $end
$var wire 1 6& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ $end
$var wire 1 7& \inst|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ $end
$var wire 1 8& \inst|ALT_INV_Add0~25_sumout\ $end
$var wire 1 9& \inst|ALT_INV_Add1~17_sumout\ $end
$var wire 1 :& \inst|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\ $end
$var wire 1 ;& \inst|ALT_INV_Add1~25_sumout\ $end
$var wire 1 <& \inst|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~9_sumout\ $end
$var wire 1 =& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ $end
$var wire 1 >& \inst|ALT_INV_Add0~13_sumout\ $end
$var wire 1 ?& \inst|ALT_INV_Add0~21_sumout\ $end
$var wire 1 @& \inst|ALT_INV_Add2~17_sumout\ $end
$var wire 1 A& \inst|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ $end
$var wire 1 B& \inst|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ $end
$var wire 1 C& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ $end
$var wire 1 D& \inst|ALT_INV_Add1~13_sumout\ $end
$var wire 1 E& \inst|Mod0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ $end
$var wire 1 F& \inst|Mod0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ $end
$var wire 1 G& \inst|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~13_sumout\ $end
$var wire 1 H& \inst|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\ $end
$var wire 1 I& \inst|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ $end
$var wire 1 J& \inst|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\ $end
$var wire 1 K& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ $end
$var wire 1 L& \inst|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~25_sumout\ $end
$var wire 1 M& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ $end
$var wire 1 N& \inst|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~13_sumout\ $end
$var wire 1 O& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ $end
$var wire 1 P& \inst|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~17_sumout\ $end
$var wire 1 Q& \inst|Mod0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ $end
$var wire 1 R& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ $end
$var wire 1 S& \inst|Mod0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ $end
$var wire 1 T& \inst|Mod0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ $end
$var wire 1 U& \inst|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\ $end
$var wire 1 V& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ $end
$var wire 1 W& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ $end
$var wire 1 X& \inst|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~25_sumout\ $end
$var wire 1 Y& \inst|Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ $end
$var wire 1 Z& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[58]~3_combout\ $end
$var wire 1 [& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\ $end
$var wire 1 \& \inst|ALT_INV_Mux4~2_combout\ $end
$var wire 1 ]& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[40]~2_combout\ $end
$var wire 1 ^& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[34]~25_combout\ $end
$var wire 1 _& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[43]~30_combout\ $end
$var wire 1 `& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[25]~27_combout\ $end
$var wire 1 a& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[63]~18_combout\ $end
$var wire 1 b& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[25]~28_combout\ $end
$var wire 1 c& \inst|ALT_INV_comb~0_combout\ $end
$var wire 1 d& \inst|ALT_INV_Equal1~0_combout\ $end
$var wire 1 e& \inst|ALT_INV_Mux1~0_combout\ $end
$var wire 1 f& \inst|ALT_INV_Mux28~0_combout\ $end
$var wire 1 g& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~11_combout\ $end
$var wire 1 h& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\ $end
$var wire 1 i& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[24]~8_combout\ $end
$var wire 1 j& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~14_combout\ $end
$var wire 1 k& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~16_combout\ $end
$var wire 1 l& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~0_combout\ $end
$var wire 1 m& \inst|ALT_INV_Mux10~0_combout\ $end
$var wire 1 n& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[32]~4_combout\ $end
$var wire 1 o& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[41]~5_combout\ $end
$var wire 1 p& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[59]~6_combout\ $end
$var wire 1 q& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~7_combout\ $end
$var wire 1 r& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[33]~9_combout\ $end
$var wire 1 s& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[44]~19_combout\ $end
$var wire 1 t& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[26]~20_combout\ $end
$var wire 1 u& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[35]~22_combout\ $end
$var wire 1 v& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[44]~23_combout\ $end
$var wire 1 w& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~1_combout\ $end
$var wire 1 x& \inst|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\ $end
$var wire 1 y& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~24_combout\ $end
$var wire 1 z& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[25]~26_combout\ $end
$var wire 1 {& \inst|ALT_INV_Mux8~0_combout\ $end
$var wire 1 |& \inst|ALT_INV_estado.recebe~q\ $end
$var wire 1 }& \inst|ALT_INV_Mux28~2_combout\ $end
$var wire 1 ~& \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[45]~12_combout\ $end
$var wire 1 !' \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[26]~21_combout\ $end
$var wire 1 "' \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[34]~29_combout\ $end
$var wire 1 #' \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~13_combout\ $end
$var wire 1 $' \inst|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~10_combout\ $end
$var wire 1 %' \inst|ALT_INV_Mux5~0_combout\ $end
$var wire 1 &' \inst|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~0_combout\ $end
$var wire 1 '' \inst|ALT_INV_Mux3~0_combout\ $end
$var wire 1 (' \inst|ALT_INV_atual[2]~10_combout\ $end
$var wire 1 )' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~0_combout\ $end
$var wire 1 *' \inst|Div1|auto_generated|divider|divider|ALT_INV_StageOut[22]~4_combout\ $end
$var wire 1 +' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~4_combout\ $end
$var wire 1 ,' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~5_combout\ $end
$var wire 1 -' \inst|ALT_INV_Mux6~0_combout\ $end
$var wire 1 .' \inst|ALT_INV_Mux5~1_combout\ $end
$var wire 1 /' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~6_combout\ $end
$var wire 1 0' \inst|Div1|auto_generated|divider|divider|ALT_INV_StageOut[15]~1_combout\ $end
$var wire 1 1' \inst|Div1|auto_generated|divider|divider|ALT_INV_StageOut[22]~6_combout\ $end
$var wire 1 2' \inst|Div1|auto_generated|divider|divider|ALT_INV_StageOut[16]~5_combout\ $end
$var wire 1 3' \inst|Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~7_combout\ $end
$var wire 1 4' \inst|ALT_INV_Mux1~4_combout\ $end
$var wire 1 5' \inst|ALT_INV_atual[7]~18_combout\ $end
$var wire 1 6' \inst|ALT_INV_Mux6~2_combout\ $end
$var wire 1 7' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~7_combout\ $end
$var wire 1 8' \inst|ALT_INV_Mux1~2_combout\ $end
$var wire 1 9' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~8_combout\ $end
$var wire 1 :' \inst|Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~8_combout\ $end
$var wire 1 ;' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[63]~9_combout\ $end
$var wire 1 <' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[63]~10_combout\ $end
$var wire 1 =' \inst|ALT_INV_estado.init~_emulated_q\ $end
$var wire 1 >' \inst|ALT_INV_estado.init~2_combout\ $end
$var wire 1 ?' \inst|ALT_INV_atual[1]~6_combout\ $end
$var wire 1 @' \inst|ALT_INV_Mux4~1_combout\ $end
$var wire 1 A' \inst|ALT_INV_atual[4]~_emulated_q\ $end
$var wire 1 B' \inst|ALT_INV_Add3~1_combout\ $end
$var wire 1 C' \inst|ALT_INV_Mux6~1_combout\ $end
$var wire 1 D' \inst|ALT_INV_Mux4~0_combout\ $end
$var wire 1 E' \inst|ALT_INV_atual[4]~30_combout\ $end
$var wire 1 F' \inst|ALT_INV_atual[7]~_emulated_q\ $end
$var wire 1 G' \inst|ALT_INV_atual[0]~2_combout\ $end
$var wire 1 H' \inst|ALT_INV_atual[6]~22_combout\ $end
$var wire 1 I' \inst|ALT_INV_atual[5]~26_combout\ $end
$var wire 1 J' \inst|ALT_INV_Mux0~1_combout\ $end
$var wire 1 K' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~1_combout\ $end
$var wire 1 L' \inst|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~3_combout\ $end
$var wire 1 M' \inst|ALT_INV_Mux1~1_combout\ $end
$var wire 1 N' \inst|ALT_INV_Mux1~3_combout\ $end
$var wire 1 O' \inst|ALT_INV_LessThan0~0_combout\ $end
$var wire 1 P' \inst|ALT_INV_Add3~2_combout\ $end
$var wire 1 Q' \inst|ALT_INV_atual[2]~_emulated_q\ $end
$var wire 1 R' \inst|ALT_INV_Add3~0_combout\ $end
$var wire 1 S' \inst|ALT_INV_atual[3]~_emulated_q\ $end
$var wire 1 T' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~3_combout\ $end
$var wire 1 U' \inst|ALT_INV_estado.recebe~0_combout\ $end
$var wire 1 V' \inst|ALT_INV_Mux2~1_combout\ $end
$var wire 1 W' \inst|ALT_INV_LessThan0~1_combout\ $end
$var wire 1 X' \inst|ALT_INV_atual[0]~_emulated_q\ $end
$var wire 1 Y' \inst|ALT_INV_Mux0~0_combout\ $end
$var wire 1 Z' \inst|ALT_INV_atual[1]~_emulated_q\ $end
$var wire 1 [' \inst|ALT_INV_Mux7~0_combout\ $end
$var wire 1 \' \inst|ALT_INV_Add3~3_combout\ $end
$var wire 1 ]' \inst|ALT_INV_atual[6]~_emulated_q\ $end
$var wire 1 ^' \inst|ALT_INV_atual[5]~_emulated_q\ $end
$var wire 1 _' \inst|ALT_INV_Mux2~0_combout\ $end
$var wire 1 `' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\ $end
$var wire 1 a' \inst|ALT_INV_atual[3]~14_combout\ $end
$var wire 1 b' \inst|Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~2_combout\ $end
$var wire 1 c' \inst|ALT_INV_LessThan0~2_combout\ $end
$var wire 1 d' \inst|ALT_INV_Mux1~5_combout\ $end
$var wire 1 e' \inst|ALT_INV_atual~64_combout\ $end
$var wire 1 f' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~13_combout\ $end
$var wire 1 g' \inst|ALT_INV_LessThan0~3_combout\ $end
$var wire 1 h' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\ $end
$var wire 1 i' \inst|ALT_INV_estado~3_combout\ $end
$var wire 1 j' \inst|ALT_INV_estado.retorna~_emulated_q\ $end
$var wire 1 k' \inst|ALT_INV_atual~55_combout\ $end
$var wire 1 l' \inst|ALT_INV_atual~54_combout\ $end
$var wire 1 m' \inst|ALT_INV_atual~49_combout\ $end
$var wire 1 n' \inst|ALT_INV_atual~58_combout\ $end
$var wire 1 o' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~14_combout\ $end
$var wire 1 p' \inst|ALT_INV_estado.init~6_combout\ $end
$var wire 1 q' \inst|ALT_INV_atual~50_combout\ $end
$var wire 1 r' \inst|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~9_combout\ $end
$var wire 1 s' \inst|ALT_INV_Selector1~1_combout\ $end
$var wire 1 t' \inst|ALT_INV_Mux3~1_combout\ $end
$var wire 1 u' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~16_combout\ $end
$var wire 1 v' \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~17_combout\ $end
$var wire 1 w' \inst|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\ $end
$var wire 1 x' \inst|ALT_INV_estado.retorna~2_combout\ $end
$var wire 1 y' \inst|ALT_INV_Equal0~0_combout\ $end
$var wire 1 z' \inst|ALT_INV_atual~53_combout\ $end
$var wire 1 {' \inst|ALT_INV_estado.refri~_emulated_q\ $end
$var wire 1 |' \inst|ALT_INV_atual~56_combout\ $end
$var wire 1 }' \inst|Div1|auto_generated|divider|divider|ALT_INV_StageOut[26]~10_combout\ $end
$var wire 1 ~' \inst|Div0|auto_generated|divider|divider|ALT_INV_StageOut[53]~1_combout\ $end
$var wire 1 !( \inst|ALT_INV_Selector3~0_combout\ $end
$var wire 1 "( \inst|ALT_INV_atual~51_combout\ $end
$var wire 1 #( \inst|ALT_INV_atual~60_combout\ $end
$var wire 1 $( \inst|ALT_INV_atual~63_combout\ $end
$var wire 1 %( \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~11_combout\ $end
$var wire 1 &( \inst|ALT_INV_estado~2_combout\ $end
$var wire 1 '( \inst|ALT_INV_Selector3~1_combout\ $end
$var wire 1 (( \inst|ALT_INV_atual~59_combout\ $end
$var wire 1 )( \inst|ALT_INV_atual~52_combout\ $end
$var wire 1 *( \inst|Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~11_combout\ $end
$var wire 1 +( \inst|ALT_INV_estado~0_combout\ $end
$var wire 1 ,( \inst|ALT_INV_estado~4_combout\ $end
$var wire 1 -( \inst|ALT_INV_atual~62_combout\ $end
$var wire 1 .( \inst|ALT_INV_Selector0~0_combout\ $end
$var wire 1 /( \inst|Div0|auto_generated|divider|divider|ALT_INV_StageOut[53]~0_combout\ $end
$var wire 1 0( \inst|ALT_INV_Mux6~3_combout\ $end
$var wire 1 1( \inst|ALT_INV_estado~1_combout\ $end
$var wire 1 2( \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~15_combout\ $end
$var wire 1 3( \inst|ALT_INV_atual~48_combout\ $end
$var wire 1 4( \inst|ALT_INV_atual~57_combout\ $end
$var wire 1 5( \inst|ALT_INV_atual~61_combout\ $end
$var wire 1 6( \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~18_combout\ $end
$var wire 1 7( \inst|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~12_combout\ $end
$var wire 1 8( \inst|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~3_combout\ $end
$var wire 1 9( \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~19_combout\ $end
$var wire 1 :( \inst|ALT_INV_estado.refri~2_combout\ $end
$var wire 1 ;( \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[48]~21_combout\ $end
$var wire 1 <( \inst|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~5_combout\ $end
$var wire 1 =( \inst|ALT_INV_atual[0]~1_combout\ $end
$var wire 1 >( \inst|ALT_INV_estado.retorna~1_combout\ $end
$var wire 1 ?( \inst|ALT_INV_estado.refri~1_combout\ $end
$var wire 1 @( \ALT_INV_C~input_o\ $end
$var wire 1 A( \ALT_INV_R~input_o\ $end
$var wire 1 B( \inst|ALT_INV_estado.init~1_combout\ $end
$var wire 1 C( \ALT_INV_BT~input_o\ $end
$var wire 1 D( \inst|ALT_INV_atual[1]~5_combout\ $end
$var wire 1 E( \inst|ALT_INV_atual[7]~17_combout\ $end
$var wire 1 F( \ALT_INV_M[2]~input_o\ $end
$var wire 1 G( \inst|ALT_INV_atual[6]~21_combout\ $end
$var wire 1 H( \inst|ALT_INV_atual[3]~13_combout\ $end
$var wire 1 I( \inst|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~4_combout\ $end
$var wire 1 J( \inst|ALT_INV_atual[5]~25_combout\ $end
$var wire 1 K( \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[48]~20_combout\ $end
$var wire 1 L( \inst|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\ $end
$var wire 1 M( \ALT_INV_M[0]~input_o\ $end
$var wire 1 N( \inst|ALT_INV_button_pressed~combout\ $end
$var wire 1 O( \inst|ALT_INV_atual[4]~29_combout\ $end
$var wire 1 P( \inst|ALT_INV_atual[2]~9_combout\ $end
$var wire 1 Q( \ALT_INV_M[1]~input_o\ $end
$var wire 1 R( \ALT_INV_M[3]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
08
0@
1A
xB
1C
1D
1E
1F
1G
1H
0P
0Q
0R
xh
0i
0j
0k
0l
0m
xn
xo
0p
0q
0r
0s
1t
0u
0v
1w
xx
xy
xz
x{
x|
x}
x~
0!!
x"!
x#!
x$!
x%!
x&!
0'!
x(!
x)!
x*!
x+!
x,!
x-!
1.!
0/!
x0!
x1!
x2!
x3!
x4!
x5!
x6!
07!
x8!
x9!
0:!
x;!
x<!
x=!
x>!
x?!
x@!
xA!
xB!
xC!
xD!
xE!
xF!
0G!
xH!
xI!
0J!
0K!
xL!
xM!
xN!
xO!
xP!
xQ!
0R!
xS!
xT!
xU!
xV!
0W!
xX!
xY!
xZ!
x[!
x\!
x]!
x^!
x_!
x`!
xa!
0b!
xc!
0d!
xe!
0f!
xg!
xh!
xi!
0j!
xk!
xl!
xm!
xn!
0o!
xp!
xq!
xr!
xs!
xt!
xu!
xv!
0w!
xx!
xy!
xz!
0{!
x|!
x}!
0~!
x!"
x""
x#"
x$"
x%"
x&"
x'"
x("
x)"
0*"
x+"
x,"
x-"
x."
0/"
x0"
x1"
x2"
03"
04"
x5"
x6"
x7"
x8"
09"
x:"
0;"
1<"
x="
x>"
x?"
0@"
xA"
xB"
xC"
xD"
xE"
0F"
xG"
0H"
xI"
0J"
xK"
xL"
xM"
xN"
xO"
xP"
xQ"
xR"
xS"
xT"
xU"
xV"
xW"
xX"
1Y"
1Z"
1["
x\"
x]"
x^"
x_"
x`"
xa"
xb"
xc"
xd"
xe"
xf"
xg"
0h"
1i"
xj"
xk"
xl"
0m"
xn"
xo"
xp"
xq"
xr"
0s"
xt"
0u"
xv"
xw"
xx"
xy"
xz"
x{"
x|"
x}"
x~"
x!#
x"#
x##
x$#
x%#
x&#
1'#
1(#
1)#
x*#
x+#
x,#
x-#
x.#
x/#
x0#
x1#
x2#
x3#
x4#
x5#
x6#
17#
18#
x9#
x:#
x;#
x<#
x=#
x>#
x?#
x@#
xA#
xB#
xC#
xD#
xE#
xF#
xG#
xH#
xI#
1J#
1K#
xL#
xM#
xN#
xO#
xP#
xQ#
xR#
xS#
xT#
xU#
xV#
xW#
1X#
1Y#
xZ#
x[#
x\#
x]#
x^#
x_#
x`#
xa#
xb#
xc#
xd#
xe#
xf#
xg#
xh#
xi#
xj#
xk#
xl#
xm#
xn#
1o#
1p#
xq#
xr#
xs#
xt#
xu#
xv#
xw#
xx#
xy#
xz#
x{#
x|#
x}#
x~#
x!$
x"$
1#$
1$$
x%$
x&$
x'$
x($
x)$
x*$
x+$
x,$
x-$
x.$
x/$
x0$
x1$
x2$
x3$
x4$
x5$
06$
x7$
x8$
x9$
x:$
x;$
0<$
x=$
0>$
1?$
x@$
0A$
xB$
xC$
xD$
xE$
0F$
xG$
xH$
xI$
xJ$
xK$
xL$
xM$
xN$
1O$
1P$
xQ$
xR$
xS$
xT$
xU$
xV$
xW$
xX$
xY$
xZ$
x[$
x\$
x]$
x^$
1_$
1`$
xa$
xb$
xc$
xd$
xe$
xf$
xg$
1h$
1i$
xj$
xk$
xl$
xm$
xn$
xo$
xp$
xq$
xr$
xs$
xt$
xu$
xv$
xw$
xx$
xy$
xz$
x{$
x|$
x}$
x~$
x!%
1"%
1#%
x$%
x%%
x&%
x'%
x(%
x)%
x*%
x+%
x,%
x-%
x.%
x/%
x0%
x1%
x2%
x3%
x4%
x5%
x6%
x7%
x8%
x9%
x:%
x;%
x<%
x=%
x>%
x?%
x@%
xA%
xB%
xC%
xD%
xE%
xF%
xG%
xH%
xI%
xJ%
xK%
xL%
xM%
xN%
xO%
xP%
xQ%
xR%
xS%
xT%
xU%
xV%
xW%
xX%
xY%
xZ%
x[%
x\%
x]%
x^%
x_%
x`%
xa%
xb%
xc%
xd%
xe%
xf%
xg%
xh%
xi%
xj%
xk%
xl%
xm%
xn%
xo%
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
xx%
xy%
xz%
x{%
x|%
x}%
x~%
x!&
x"&
x#&
x$&
x%&
x&&
x'&
x(&
x)&
x*&
x+&
x,&
x-&
x.&
x/&
x0&
x1&
x2&
x3&
x4&
x5&
x6&
x7&
x8&
x9&
x:&
x;&
x<&
x=&
x>&
x?&
x@&
xA&
xB&
xC&
xD&
xE&
xF&
xG&
xH&
xI&
xJ&
xK&
xL&
xM&
xN&
xO&
xP&
xQ&
xR&
xS&
xT&
xU&
xV&
xW&
xX&
xY&
xZ&
x[&
1\&
x]&
x^&
x_&
x`&
xa&
xb&
1c&
0d&
1e&
xf&
xg&
xh&
xi&
xj&
xk&
xl&
xm&
xn&
xo&
xp&
xq&
xr&
xs&
xt&
xu&
xv&
xw&
xx&
xy&
xz&
x{&
1|&
x}&
x~&
x!'
x"'
x#'
x$'
x%'
x&'
x''
x('
x)'
x*'
x+'
x,'
x-'
x.'
x/'
x0'
x1'
x2'
x3'
x4'
x5'
16'
x7'
18'
x9'
x:'
x;'
x<'
1='
x>'
x?'
x@'
1A'
xB'
1C'
xD'
xE'
1F'
xG'
xH'
xI'
xJ'
xK'
xL'
0M'
0N'
xO'
xP'
1Q'
xR'
1S'
xT'
1U'
1V'
xW'
1X'
1Y'
1Z'
x['
x\'
1]'
1^'
x_'
x`'
xa'
xb'
xc'
1d'
xe'
xf'
xg'
xh'
xi'
1j'
xk'
xl'
xm'
xn'
xo'
1p'
xq'
xr'
1s'
1t'
xu'
xv'
xw'
xx'
xy'
1z'
1{'
x|'
x}'
x~'
x!(
x"(
x#(
x$(
x%(
x&(
x'(
x((
x)(
x*(
x+(
x,(
x-(
1.(
x/(
10(
x1(
x2(
x3(
x4(
x5(
x6(
x7(
x8(
x9(
x:(
x;(
x<(
x=(
x>(
x?(
1@(
1A(
xB(
1C(
xD(
xE(
1F(
xG(
xH(
xI(
xJ(
xK(
xL(
1M(
xN(
xO(
xP(
1Q(
1R(
04
05
06
07
xI
0J
xK
xL
xM
xN
xO
0S
0T
0U
0V
xW
xX
xY
xZ
x[
x\
x]
0^
x_
x`
xa
xb
xc
xd
xe
xf
xg
x#
0$
x%
x&
x'
x(
x)
x*
x+
x,
x-
x.
x/
x0
01
x2
x3
x9
x:
x;
x<
x=
x>
x?
$end
#500000
1"
1P
1l
1m
0@(
1J"
xK!
xW!
xf!
xo!
xw!
x~!
x*"
x/"
x9"
x6$
x<$
x{'
xj'
xF'
x='
xQ'
xA'
xS'
xZ'
xX'
x^'
x]'
0c&
0K"
1N(
#1000000
0"
14
0P
1S
1s
0l
0m
1@(
0R(
0t
1v
0w
0.!
x7!
xG!
xR!
0T!
xb!
0t!
x{!
0J"
1c&
xt'
1D'
xY'
1_'
xV'
xd'
x\&
1N'
1M'
0e&
1d&
xu
x3"
01$
08$
1'(
1!(
x.(
#1500000
1"
1P
1l
1m
0@(
1J"
x4"
x|&
0c&
x:!
xd!
xs'
xz'
x^
x1
#2000000
0"
04
0P
0S
0s
0l
0m
1@(
1R(
1t
0v
1w
1.!
07!
0G!
0R!
xT!
0b!
xt!
0{!
0J"
1c&
1t'
xD'
1Y'
x_'
1V'
1d'
1\&
0N'
0M'
1e&
0d&
0u
x1$
x8$
x'(
x!(
1.(
#2500000
1"
1P
1l
1m
0@(
1J"
0c&
#3000000
0"
1!
0P
1R
1j
0l
0m
1@(
0C(
1k
0J"
1c&
0p'
1J!
1K"
0N(
0U'
0K!
0W!
0f!
0o!
0w!
0~!
0*"
0/"
04"
09"
06$
0<$
0c"
0e"
0g"
0*$
0+$
0,$
0-$
0.$
0/$
10$
0J%
0K%
0L%
0M%
0N%
0O%
1P%
1m&
1{&
1{'
1j'
1F'
1|&
1='
1Q'
1A'
1S'
1Z'
1X'
1^'
1]'
0:!
0d!
03"
0d"
0f"
1s'
1z'
1g
0f
0e
0d
0c
0b
0a
1]
0\
0[
0Z
0Y
0X
0W
0N
0M
0^
1O
1?
0>
0=
0<
0;
0:
09
10
0/
0.
0-
0,
0+
0*
0(
0'
01
1)
0K
0I
0L
0&
0%
0#
#3500000
1"
1P
1l
1m
0@(
#4000000
0"
0!
0P
0R
0j
0l
0m
1@(
1C(
0k
1p'
0J!
1U'
#4500000
1"
1P
1l
1m
0@(
1J"
xK!
xW!
xf!
xo!
xw!
x~!
x*"
x/"
x9"
x6$
x<$
x{'
xj'
xF'
x='
xQ'
xA'
xS'
xZ'
xX'
x^'
x]'
0c&
0K"
1N(
xc"
xe"
xg"
x*$
x+$
x,$
x-$
x.$
x/$
x0$
xJ%
xK%
xL%
xM%
xN%
xO%
xP%
xm&
x{&
xd"
xf"
xg
xf
xe
xd
xc
xb
xa
x]
x\
x[
xZ
xY
xX
xW
xN
xM
xO
x?
x>
x=
x<
x;
x:
x9
x0
x/
x.
x-
x,
x+
x*
x(
x'
x)
xK
xI
xL
x&
x%
x#
#5000000
0"
0P
0l
0m
1@(
0J"
1c&
#5500000
1"
1P
1l
1m
0@(
1J"
0c&
#6000000
0"
15
0P
1T
1q
0l
0m
1@(
0F(
0t
1v
0w
0|
x!!
0.!
1/!
x7!
xG!
xR!
0T!
xb!
0t!
x{!
0J"
1c&
xt'
1D'
xY'
1_'
xV'
xd'
x\&
08'
1N'
xC'
1-'
1M'
0e&
1d&
xu
x3"
01$
08$
1'(
1!(
x.(
#6500000
1"
1P
1l
1m
0@(
1J"
x4"
x|&
0c&
x:!
xd!
xs'
xz'
x^
x1
#7000000
0"
05
0P
0T
0q
0l
0m
1@(
1F(
1t
0v
1w
x|
0!!
1.!
0/!
07!
0G!
0R!
xT!
0b!
xt!
0{!
0J"
1c&
1t'
xD'
1Y'
x_'
1V'
1d'
1\&
18'
0N'
1C'
x-'
0M'
1e&
0d&
0u
x1$
x8$
x'(
x!(
1.(
#7500000
1"
1P
1l
1m
0@(
1J"
0c&
#8000000
0"
1!
0P
1R
1j
0l
0m
1@(
0C(
1k
0J"
1c&
0p'
1J!
1K"
0N(
0U'
0K!
0W!
0f!
0o!
0w!
0~!
0*"
0/"
04"
09"
06$
0<$
0c"
0e"
0g"
0*$
0+$
0,$
0-$
0.$
0/$
10$
0J%
0K%
0L%
0M%
0N%
0O%
1P%
1m&
1{&
1{'
1j'
1F'
1|&
1='
1Q'
1A'
1S'
1Z'
1X'
1^'
1]'
0:!
0d!
03"
0d"
0f"
1s'
1z'
1g
0f
0e
0d
0c
0b
0a
1]
0\
0[
0Z
0Y
0X
0W
0N
0M
0^
1O
1?
0>
0=
0<
0;
0:
09
10
0/
0.
0-
0,
0+
0*
0(
0'
01
1)
0K
0I
0L
0&
0%
0#
#8500000
1"
1P
1l
1m
0@(
#9000000
0"
0!
0P
0R
0j
0l
0m
1@(
1C(
0k
1p'
0J!
1U'
#9500000
1"
1P
1l
1m
0@(
1J"
xK!
xW!
xf!
xo!
xw!
x~!
x*"
x/"
x9"
x6$
x<$
x{'
xj'
xF'
x='
xQ'
xA'
xS'
xZ'
xX'
x^'
x]'
0c&
0K"
1N(
xc"
xe"
xg"
x*$
x+$
x,$
x-$
x.$
x/$
x0$
xJ%
xK%
xL%
xM%
xN%
xO%
xP%
xm&
x{&
xd"
xf"
xg
xf
xe
xd
xc
xb
xa
x]
x\
x[
xZ
xY
xX
xW
xN
xM
xO
x?
x>
x=
x<
x;
x:
x9
x0
x/
x.
x-
x,
x+
x*
x(
x'
x)
xK
xI
xL
x&
x%
x#
#10000000
0"
0P
0l
0m
1@(
0J"
1c&
#10500000
1"
1P
1l
1m
0@(
1J"
0c&
#11000000
0"
14
0P
1S
1s
0l
0m
1@(
0R(
0t
1v
0w
0.!
x7!
xG!
xR!
0T!
xb!
0t!
x{!
0J"
1c&
xt'
1D'
xY'
1_'
xV'
xd'
x\&
1N'
1M'
0e&
1d&
xu
x3"
01$
08$
1'(
1!(
x.(
#11500000
1"
1P
1l
1m
0@(
1J"
x4"
x|&
0c&
x:!
xd!
xs'
xz'
x^
x1
#12000000
0"
0P
0l
0m
1@(
0J"
1c&
#12500000
1"
1P
1l
1m
0@(
1J"
0c&
#13000000
0"
04
0P
0S
0s
0l
0m
1@(
1R(
1t
0v
1w
1.!
07!
0G!
0R!
xT!
0b!
xt!
0{!
0J"
1c&
1t'
xD'
1Y'
x_'
1V'
1d'
1\&
0N'
0M'
1e&
0d&
0u
x1$
x8$
x'(
x!(
1.(
#13500000
1"
1P
1l
1m
0@(
1J"
0c&
#14000000
0"
0P
0l
0m
1@(
0J"
1c&
#14500000
1"
1P
1l
1m
0@(
1J"
0c&
#15000000
0"
0P
0l
0m
1@(
0J"
1c&
#15500000
1"
1P
1l
1m
0@(
1J"
0c&
#16000000
0"
0P
0l
0m
1@(
0J"
1c&
#16500000
1"
1P
1l
1m
0@(
1J"
0c&
#17000000
0"
0P
0l
0m
1@(
0J"
1c&
#17500000
1"
1P
1l
1m
0@(
1J"
0c&
#18000000
0"
0P
0l
0m
1@(
0J"
1c&
#18500000
1"
1P
1l
1m
0@(
1J"
0c&
#19000000
0"
0P
0l
0m
1@(
0J"
1c&
#19500000
1"
1P
1l
1m
0@(
1J"
0c&
#20000000
0"
0P
0l
0m
1@(
0J"
1c&
#20500000
1"
1P
1l
1m
0@(
1J"
0c&
#21000000
0"
0P
0l
0m
1@(
0J"
1c&
#21500000
1"
1P
1l
1m
0@(
1J"
0c&
#22000000
0"
0P
0l
0m
1@(
0J"
1c&
#22500000
1"
1P
1l
1m
0@(
1J"
0c&
#23000000
0"
0P
0l
0m
1@(
0J"
1c&
#23500000
1"
1P
1l
1m
0@(
1J"
0c&
#24000000
0"
0P
0l
0m
1@(
0J"
1c&
#24500000
1"
1P
1l
1m
0@(
1J"
0c&
#25000000
0"
0P
0l
0m
1@(
0J"
1c&
#25500000
1"
1P
1l
1m
0@(
1J"
0c&
#26000000
0"
0P
0l
0m
1@(
0J"
1c&
#26500000
1"
1P
1l
1m
0@(
1J"
0c&
#27000000
0"
0P
0l
0m
1@(
0J"
1c&
#27500000
1"
1P
1l
1m
0@(
1J"
0c&
#28000000
0"
0P
0l
0m
1@(
0J"
1c&
#28500000
1"
1P
1l
1m
0@(
1J"
0c&
#29000000
0"
0P
0l
0m
1@(
0J"
1c&
#29500000
1"
1P
1l
1m
0@(
1J"
0c&
#30000000
0"
0P
0l
0m
1@(
0J"
1c&
#30500000
1"
1P
1l
1m
0@(
1J"
0c&
#31000000
0"
0P
0l
0m
1@(
0J"
1c&
#31500000
1"
1P
1l
1m
0@(
1J"
0c&
#32000000
0"
0P
0l
0m
1@(
0J"
1c&
#32500000
1"
1P
1l
1m
0@(
1J"
0c&
#33000000
0"
0P
0l
0m
1@(
0J"
1c&
#33500000
1"
1P
1l
1m
0@(
1J"
0c&
#34000000
0"
0P
0l
0m
1@(
0J"
1c&
#34500000
1"
1P
1l
1m
0@(
1J"
0c&
#35000000
0"
0P
0l
0m
1@(
0J"
1c&
#35500000
1"
1P
1l
1m
0@(
1J"
0c&
#36000000
0"
0P
0l
0m
1@(
0J"
1c&
#36500000
1"
1P
1l
1m
0@(
1J"
0c&
#37000000
0"
0P
0l
0m
1@(
0J"
1c&
#37500000
1"
1P
1l
1m
0@(
1J"
0c&
#38000000
0"
0P
0l
0m
1@(
0J"
1c&
#38500000
1"
1P
1l
1m
0@(
1J"
0c&
#39000000
0"
0P
0l
0m
1@(
0J"
1c&
#39500000
1"
1P
1l
1m
0@(
1J"
0c&
#40000000
0"
0P
0l
0m
1@(
0J"
1c&
#40500000
1"
1P
1l
1m
0@(
1J"
0c&
#41000000
0"
0P
0l
0m
1@(
0J"
1c&
#41500000
1"
1P
1l
1m
0@(
1J"
0c&
#42000000
0"
0P
0l
0m
1@(
0J"
1c&
#42500000
1"
1P
1l
1m
0@(
1J"
0c&
#43000000
0"
0P
0l
0m
1@(
0J"
1c&
#43500000
1"
1P
1l
1m
0@(
1J"
0c&
#44000000
0"
0P
0l
0m
1@(
0J"
1c&
#44500000
1"
1P
1l
1m
0@(
1J"
0c&
#45000000
0"
0P
0l
0m
1@(
0J"
1c&
#45500000
1"
1P
1l
1m
0@(
1J"
0c&
#46000000
0"
0P
0l
0m
1@(
0J"
1c&
#46500000
1"
1P
1l
1m
0@(
1J"
0c&
#47000000
0"
0P
0l
0m
1@(
0J"
1c&
#47500000
1"
1P
1l
1m
0@(
1J"
0c&
#48000000
0"
0P
0l
0m
1@(
0J"
1c&
#48500000
1"
1P
1l
1m
0@(
1J"
0c&
#49000000
0"
0P
0l
0m
1@(
0J"
1c&
#49500000
1"
1P
1l
1m
0@(
1J"
0c&
#50000000
