#summary Log of files used by Libero SoC v10.0
#labels Phase-Support,Phase-Deploy

Abbreviations in comments:

|| RG || Regenerated by Libero if missing ||

= IGLOO project =

___Note: an IGLOO project is used first to exclude any generated cores including the MSS.___

== Step 1 - Created project ==

{{{
 component
 constraint
 coreconsole
 designer
 hdl
 phy_synthesis
+simulation
+-modelsim.ini (1) // + a .sav file (ignored)
+smartgen
+-smartgen.aws (1)
 stimulus
 synthesis
+viewdraw
+-[junk] (1) // this directory is being ignored
-igloo-test.prjx (1)
}}}

== Step 2 - Added top-level VHD file ==

{{{
 component
 constraint
 coreconsole
 designer
+hdl
+-dummy_top.vhd (2)
+-dummy_top_tools.xml (2) // long XML file w/o relevant info (RG)
 phy_synthesis
+simulation
+-modelsim.ini (1)
+smartgen
+-smartgen.aws (1)
 stimulus
 synthesis
+viewdraw
+-[junk] (1)
-igloo-test.prjx (1)
}}}

== Step 3 - Run synthesis ==

{{{
 component
 constraint
 coreconsole
 designer
+hdl
+-dummy_top.vhd (2)
+-dummy_top_tools.xml (2)
 phy_synthesis
+simulation
+-modelsim.ini (1)
+smartgen
+-smartgen.aws (1)
 stimulus
+synthesis (3)
+-[synthesis results] // (RG)
+viewdraw
+-[junk] (1)
-igloo-test.prjx (1)
}}}

 * Synthesis directory filled up with files (Assuming that its content  can be ignored)
 * Content of other directories unchanged
 * Project file updated, reflects synthesis result


----

= SmartFusion project =