../sim_define.v

../../src/rtl/00_building_block/cla_32.v
../../src/rtl/00_building_block/extend_logic.v
../../src/rtl/00_building_block/pc_prefix_adder.v
../../src/rtl/00_building_block/register_file.sv
../../src/rtl/00_building_block/sram_model.sv

../../src/rtl/01_IF_stage/IF_stage.v
../../src/rtl/02_ID_stage/ID_stage.v

//../../testbench/tb_IF_stage.v
../../testbench/tb_ID_stage.v
