

================================================================
== Vivado HLS Report for 'mult_accel_core'
================================================================
* Date:           Sun Dec 11 17:08:42 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Acceleration_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11764|  11764|  11764|  11764|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+------+------+------+------+---------+
        |                               |                    |   Latency   |   Interval  | Pipeline|
        |            Instance           |       Module       |  min |  max |  min |  max |   Type  |
        +-------------------------------+--------------------+------+------+------+------+---------+
        |grp_vector_multiply_hw_fu_193  |vector_multiply_hw  |  8625|  8625|  8625|  8625|   none  |
        |grp_pop_stream_fu_199          |pop_stream          |     0|     0|     0|     0|   none  |
        |call_ret_push_stream_fu_219    |push_stream         |     0|     0|     0|     0|   none  |
        +-------------------------------+--------------------+------+------+------+------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1568|  1568|         2|          -|          -|   784|    no    |
        |- Loop 2  |  1568|  1568|         2|          -|          -|   784|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     58|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      5|    573|    895|
|Memory           |        4|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    305|
|Register         |        -|      -|     47|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        4|      5|    620|   1258|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        4|      7|      2|      8|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |grp_pop_stream_fu_199          |pop_stream          |        0|      0|   33|   74|
    |call_ret_push_stream_fu_219    |push_stream         |        0|      0|    0|    0|
    |grp_vector_multiply_hw_fu_193  |vector_multiply_hw  |        0|      5|  540|  821|
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |Total                          |                    |        0|      5|  573|  895|
    +-------------------------------+--------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |a_U    |mult_accel_core_a  |        2|  0|   0|   784|   32|     1|        25088|
    |b_U    |mult_accel_core_a  |        2|  0|   0|   784|   32|     1|        25088|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                   |        4|  0|   0|  1568|   64|     2|        50176|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_232_p2        |     +    |      0|  0|  14|          10|           1|
    |i_3_fu_249_p2        |     +    |      0|  0|  14|          10|           1|
    |exitcond1_fu_226_p2  |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_fu_243_p2   |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state3      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  58|          42|          22|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_address0               |  15|          3|   10|         30|
    |a_ce0                    |  15|          3|    1|          3|
    |ap_NS_fsm                |  38|          7|    1|          7|
    |b_address0               |  15|          3|   10|         30|
    |b_ce0                    |  15|          3|    1|          3|
    |i1_reg_181               |   9|          2|   10|         20|
    |i_reg_169                |   9|          2|   10|         20|
    |in_stream_data_V_blk_n   |   9|          2|    1|          2|
    |in_stream_data_V_read    |   9|          2|    1|          2|
    |in_stream_dest_V_blk_n   |   9|          2|    1|          2|
    |in_stream_dest_V_read    |   9|          2|    1|          2|
    |in_stream_id_V_blk_n     |   9|          2|    1|          2|
    |in_stream_id_V_read      |   9|          2|    1|          2|
    |in_stream_keep_V_blk_n   |   9|          2|    1|          2|
    |in_stream_keep_V_read    |   9|          2|    1|          2|
    |in_stream_last_V_blk_n   |   9|          2|    1|          2|
    |in_stream_last_V_read    |   9|          2|    1|          2|
    |in_stream_strb_V_blk_n   |   9|          2|    1|          2|
    |in_stream_strb_V_read    |   9|          2|    1|          2|
    |in_stream_user_V_blk_n   |   9|          2|    1|          2|
    |in_stream_user_V_read    |   9|          2|    1|          2|
    |out_stream_data_V_blk_n  |   9|          2|    1|          2|
    |out_stream_dest_V_blk_n  |   9|          2|    1|          2|
    |out_stream_id_V_blk_n    |   9|          2|    1|          2|
    |out_stream_keep_V_blk_n  |   9|          2|    1|          2|
    |out_stream_last_V_blk_n  |   9|          2|    1|          2|
    |out_stream_strb_V_blk_n  |   9|          2|    1|          2|
    |out_stream_user_V_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 305|         65|   64|        155|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   6|   0|    6|          0|
    |grp_vector_multiply_hw_fu_193_ap_start_reg  |   1|   0|    1|          0|
    |i1_reg_181                                  |  10|   0|   10|          0|
    |i_2_reg_263                                 |  10|   0|   10|          0|
    |i_3_reg_271                                 |  10|   0|   10|          0|
    |i_reg_169                                   |  10|   0|   10|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  47|   0|   47|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  mult_accel_core  | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  mult_accel_core  | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  mult_accel_core  | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  mult_accel_core  | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  mult_accel_core  | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  mult_accel_core  | return value |
|in_stream_data_V_dout     |  in |   32|   ap_fifo  |  in_stream_data_V |    pointer   |
|in_stream_data_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_data_V |    pointer   |
|in_stream_data_V_read     | out |    1|   ap_fifo  |  in_stream_data_V |    pointer   |
|in_stream_keep_V_dout     |  in |    4|   ap_fifo  |  in_stream_keep_V |    pointer   |
|in_stream_keep_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_keep_V |    pointer   |
|in_stream_keep_V_read     | out |    1|   ap_fifo  |  in_stream_keep_V |    pointer   |
|in_stream_strb_V_dout     |  in |    4|   ap_fifo  |  in_stream_strb_V |    pointer   |
|in_stream_strb_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_strb_V |    pointer   |
|in_stream_strb_V_read     | out |    1|   ap_fifo  |  in_stream_strb_V |    pointer   |
|in_stream_user_V_dout     |  in |    4|   ap_fifo  |  in_stream_user_V |    pointer   |
|in_stream_user_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_user_V |    pointer   |
|in_stream_user_V_read     | out |    1|   ap_fifo  |  in_stream_user_V |    pointer   |
|in_stream_last_V_dout     |  in |    1|   ap_fifo  |  in_stream_last_V |    pointer   |
|in_stream_last_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_last_V |    pointer   |
|in_stream_last_V_read     | out |    1|   ap_fifo  |  in_stream_last_V |    pointer   |
|in_stream_id_V_dout       |  in |    5|   ap_fifo  |   in_stream_id_V  |    pointer   |
|in_stream_id_V_empty_n    |  in |    1|   ap_fifo  |   in_stream_id_V  |    pointer   |
|in_stream_id_V_read       | out |    1|   ap_fifo  |   in_stream_id_V  |    pointer   |
|in_stream_dest_V_dout     |  in |    5|   ap_fifo  |  in_stream_dest_V |    pointer   |
|in_stream_dest_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_dest_V |    pointer   |
|in_stream_dest_V_read     | out |    1|   ap_fifo  |  in_stream_dest_V |    pointer   |
|out_stream_data_V_din     | out |   32|   ap_fifo  | out_stream_data_V |    pointer   |
|out_stream_data_V_full_n  |  in |    1|   ap_fifo  | out_stream_data_V |    pointer   |
|out_stream_data_V_write   | out |    1|   ap_fifo  | out_stream_data_V |    pointer   |
|out_stream_keep_V_din     | out |    4|   ap_fifo  | out_stream_keep_V |    pointer   |
|out_stream_keep_V_full_n  |  in |    1|   ap_fifo  | out_stream_keep_V |    pointer   |
|out_stream_keep_V_write   | out |    1|   ap_fifo  | out_stream_keep_V |    pointer   |
|out_stream_strb_V_din     | out |    4|   ap_fifo  | out_stream_strb_V |    pointer   |
|out_stream_strb_V_full_n  |  in |    1|   ap_fifo  | out_stream_strb_V |    pointer   |
|out_stream_strb_V_write   | out |    1|   ap_fifo  | out_stream_strb_V |    pointer   |
|out_stream_user_V_din     | out |    4|   ap_fifo  | out_stream_user_V |    pointer   |
|out_stream_user_V_full_n  |  in |    1|   ap_fifo  | out_stream_user_V |    pointer   |
|out_stream_user_V_write   | out |    1|   ap_fifo  | out_stream_user_V |    pointer   |
|out_stream_last_V_din     | out |    1|   ap_fifo  | out_stream_last_V |    pointer   |
|out_stream_last_V_full_n  |  in |    1|   ap_fifo  | out_stream_last_V |    pointer   |
|out_stream_last_V_write   | out |    1|   ap_fifo  | out_stream_last_V |    pointer   |
|out_stream_id_V_din       | out |    5|   ap_fifo  |  out_stream_id_V  |    pointer   |
|out_stream_id_V_full_n    |  in |    1|   ap_fifo  |  out_stream_id_V  |    pointer   |
|out_stream_id_V_write     | out |    1|   ap_fifo  |  out_stream_id_V  |    pointer   |
|out_stream_dest_V_din     | out |    5|   ap_fifo  | out_stream_dest_V |    pointer   |
|out_stream_dest_V_full_n  |  in |    1|   ap_fifo  | out_stream_dest_V |    pointer   |
|out_stream_dest_V_write   | out |    1|   ap_fifo  | out_stream_dest_V |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

