16-bit Verilog CPU by Jason Hao and Daniel Park
===
This file contains the documentation and details for the 16-bit CPU Final Project for ECE251. The "green card", CPU diagram, and a timing diagram are provided as images in the same directory.

Overall Design
---
