{"version":3,"sources":["components/pin-row.js","utils/cls.js","store.js","components/pin-attribute.js","components/chip-leg.js","components/chip-topic.js","views/chip-view.js","components/registry-link.js","components/registry-offset.js","components/registry-offsets.js","components/datasheet-link.js","components/registry.js","components/topic-link.js","utils/extend/literals.js","utils/extend/builtins.js","views/topic-view.js","views/registry-view.js","utils/extend-c.js","App.js","serviceWorker.js","index.js","config/attinyx14-pins.toml","config/attinyx14-topics.toml"],"names":["PinRow","props","pin","children","className","cls","args","filter","arg","join","PinAttributeModel","types","model","type","string","label","alt","optional","boolean","groups","array","PinModel","number","attributes","TopicModel","topic","title","text","chip","FieldModel","name","maybeNull","size","description","relatedGroups","OffsetModel","fields","RegistryModel","datasheetPage","offsets","store","topics","registries","pins","highlightGroups","datasheetUrl","actions","self","setTopics","setRegistries","setPins","setHighlightGroups","views","length","slice","getTopic","find","t","getRegistry","registryName","r","getRegistryDatasheetLink","registry","getDatasheetPageLink","page","create","PinAttribute","observer","attribute","params","useParams","activeGroup","activePin","parseInt","pinPrimaryGroup","pinActive","pinInActiveGroup","includes","pinInactive","pinPrimaryHighlight","primaryHighlightGroup","pinSecondaryHighlight","secondaryHighlightGroups","g","to","onMouseEnter","getSnapshot","onMouseLeave","onClick","e","stopPropagation","ChipLeg","ChipTopic","active","inactive","withRouter","pinsPerSide","leftPins","map","a","i","key","reverse","rightPins","chipTopics","history","push","RegistryLink","offset","field","md","MarkdownIt","RegistryOffset","fieldInt","bits","useState","activeField","setActiveField","detailField","fieldNameBlocks","fieldObj","disabled","range","rows","Array","keys","bit","block","console","log","Fragment","dangerouslySetInnerHTML","__html","render","RegistryOffsets","DatasheetLink","link","href","target","rel","Registry","o","linkElement","TopicLink","topicObj","literals","literalMap","reduce","acc","literal","builtIns","registryGroupMap","rg","highlight","str","lang","hljs","value","__","html","TopicView","formatted","references","jsx","ReactHtmlParser","transform","node","index","attribs","class","data","nameCandidate","split","nameCandidate2","registryGroup","convertNodeToElement","preprocessNodes","nodes","codes","n","code","cnode","isEmptyTextNode","formatText","RegistryView","registryObj","extended","extendC","C","avrDefinition","rawDefinition","keywords","l","built_in","httpGet","theUrl","xmlHttp","XMLHttpRequest","open","send","responseText","attinyx14pins","attinyx14pinsPath","attinyx14topics","attinyx14topicsPath","toml","attinyx14registries","regs","App","path","Boolean","window","location","hostname","match","ReactDOM","document","getElementById","navigator","serviceWorker","ready","then","registration","unregister","catch","error","message","module","exports"],"mappings":"0SAeeA,EAZA,SAAgBC,GAAQ,IAC5BC,EAAiBD,EAAjBC,IAAKC,EAAYF,EAAZE,SACZ,OACI,yBAAKC,UAAS,sBAAiBF,EAAIA,MAC9BC,ICHEE,G,MAJH,WAAuB,IAAD,uBAANC,EAAM,yBAANA,EAAM,gBAC9B,OAAOA,EAAKC,QAAO,SAAAC,GAAG,OAAIA,KAAKC,KAAK,O,OCElCC,EAAoBC,IAAMC,MAAM,CAClCC,KAAMF,IAAMG,OACZC,MAAOJ,IAAMG,OACbE,IAAKL,IAAMM,SAASN,IAAMO,SAAS,GACnCC,OAAQR,IAAMS,MAAMT,IAAMG,UAGxBO,EAAWV,IAAMC,MAAM,CACzBV,IAAKS,IAAMW,OACXC,WAAYZ,IAAMS,MAAMV,KAGtBc,EAAab,IAAMC,MAAO,CAC5Ba,MAAOd,IAAMG,OACbY,MAAOf,IAAMG,OACba,KAAMhB,IAAMG,OACZc,KAAMjB,IAAMM,SAASN,IAAMO,SAAS,KAGlCW,EAAalB,IAAMC,MAAM,CAC3BkB,KAAMnB,IAAMoB,UAAUpB,IAAMG,QAC5BY,MAAOf,IAAMoB,UAAUpB,IAAMG,QAC7BkB,KAAMrB,IAAMM,SAASN,IAAMW,OAAQ,GACnCW,YAAatB,IAAMoB,UAAUpB,IAAMG,QACnCoB,cAAevB,IAAMS,MAAMT,IAAMG,UAG/BqB,EAAcxB,IAAMC,MAAM,CAC5BkB,KAAMnB,IAAMG,OACZY,MAAOf,IAAMG,OACbsB,OAAQzB,IAAMS,MAAMS,GACpBI,YAAatB,IAAMoB,UAAUpB,IAAMG,UAGjCuB,EAAgB1B,IAAMC,MAAM,CAC9BkB,KAAMnB,IAAMG,OACZwB,cAAe3B,IAAMoB,UAAUpB,IAAMW,QACrCiB,QAAS5B,IAAMS,MAAMe,KAmDVK,EAhDD7B,IAAMC,MAAM,CACtB6B,OAAQ9B,IAAMS,MAAMI,GACpBkB,WAAY/B,IAAMS,MAAMiB,GACxBM,KAAMhC,IAAMS,MAAMC,GAClBuB,gBAAiBjC,IAAMS,MAAMT,IAAMG,QACnC+B,aAAclC,IAAMM,SAASN,IAAMG,OAAQ,iGAE5CgC,SAAQ,SAAAC,GAAI,MAAK,CAChBC,UADgB,SACNP,GACNM,EAAKN,OAASA,GAElBQ,cAJgB,SAIFP,GACVK,EAAKL,WAAaA,GAEtBQ,QAPgB,SAORP,GACJI,EAAKJ,KAAOA,GAEhBQ,mBAVgB,SAUGP,GACXA,IAAoBG,EAAKH,kBACzBG,EAAKH,gBAAkBA,GAAoC,SAGnEQ,OAAM,SAAAL,GAAI,MAAK,CACf,4BACI,OAAOA,EAAKH,gBAAgBS,OAASN,EAAKH,gBAAgB,GAAK,MAEnE,+BACI,OAAOG,EAAKH,gBAAgBU,MAAM,IAEtCC,SAPe,SAON9B,GACL,OAAOsB,EAAKN,OAAOe,MAAK,SAACC,GAAD,OAAOA,EAAEhC,QAAUA,MAE/CiC,YAVe,SAUHC,GACR,OAAOZ,EAAKL,WAAWc,MAAK,SAACI,GAAD,OAAOA,EAAE9B,OAAS6B,MAElDE,yBAbe,SAaUC,GACrB,OAAOf,EAAKgB,qBAAqBD,EAASxB,gBAE7CyB,qBAhBc,SAgBOC,GAClB,OAAOA,EAAI,UAAMjB,EAAKF,aAAX,iBAAgCmB,GAAS,MAExD,iBACI,OAAOjB,EAAKN,OAAOlC,QAAO,SAAAkD,GAAC,OAAIA,EAAE7B,aAKrBqC,S,qBC5CLC,EArCMC,aAAS,SAAsBlE,GAAQ,IAChDC,EAAmBD,EAAnBC,IAAKkE,EAAcnE,EAAdmE,UACLrD,EAA6BqD,EAA7BrD,MAAOF,EAAsBuD,EAAtBvD,KAAMG,EAAgBoD,EAAhBpD,IAAKG,EAAWiD,EAAXjD,OACpBkD,EAASC,cACTC,EAAcF,EAAOE,YACrBC,EAAYC,SAASJ,EAAOG,WAC5BE,EAAkBvD,EAAOkC,OAASlC,EAAO,GAAK,KAE9CwD,EAAYH,GAAaA,IAActE,EAAIA,IAC3C0E,EAAmBzD,EAAO0D,SAASN,GACnCO,EAAeP,IAAgBK,EAC/BG,EAAuB5D,EAAO0D,SAASrC,EAAMwC,uBAC7CC,GAAyBF,GAAuBvC,EAAM0C,yBAAyB3E,QAAO,SAAC4E,GAAD,OAAOhE,EAAO0D,SAASM,MAAI9B,OACvH,OACI,kBAAC,IAAD,CAAM+B,GAAE,iBAAYV,EAAZ,YAA+BxE,EAAIA,KAAOE,UAC9CC,EAAI,gBAAD,UAEIQ,EAFJ,QAGCG,GAAG,UACH+D,GAAmB,wBACnBE,GAAqB,0BACrBN,GAAS,aACTC,GAAgB,eAChBE,GAAW,kBAEdO,aAAc,kBAAM7C,EAAMW,mBAAmBmC,YAAYnE,KACzDoE,aAAc,kBAAM/C,EAAMW,mBAAmB,KAC7CqC,QAAS,SAACC,GAENA,EAAEC,oBAGL3E,MC7BC4E,G,MARC,SAAiB1F,GAAQ,IAC9BC,EAAOD,EAAPC,IACP,OAAO,yBAAKE,UAAU,YAAW,0BAAMA,UAAU,cAAcF,MCiCpD0F,G,MA7BGzB,aAAS,SAAmBlE,GAAQ,IAC3CwB,EAASxB,EAATwB,MACA8C,EAAeD,cAAfC,YACDsB,EAAStB,IAAgB9C,EACzBqE,EAAWvB,IAAgBsB,EAEjC,OACI,kBAAC,IAAD,CAAMT,GAAE,iBAAY3D,GAASrB,UACzBC,EAAI,aAEAwF,GAAM,eACNC,GAAQ,kBAEXT,aAAc,kBAAM7C,EAAMW,mBAAmB,CAAC1B,KAC9C8D,aAAc,kBAAM/C,EAAMW,mBAAmB,KAC7CqC,QAAS,SAACC,GAENA,EAAEC,oBAINjE,OC+BEsE,eArDE,SAAkB9F,GAAQ,IAC/B0C,EAASH,EAATG,KACFqD,EAAcrD,EAAKU,OAAS,EAC5B4C,EAAWtD,EAAKW,MAAM,EAAG0C,GAAaE,KAAI,SAAAhG,GAC5C,IAAMqB,EAAarB,EAAIqB,WAAW2E,KAAI,SAACC,EAAGC,GACtC,OAAO,kBAAC,EAAD,CAAcC,IAAG,eAAUD,GAAKhC,UAAW+B,EAAGjG,IAAKA,OAG9D,OADAqB,EAAW+E,UAEP,kBAAC,EAAD,CAAQpG,IAAKA,EAAKmG,IAAG,cAASnG,EAAIA,MAC7BqB,EACD,kBAAC,EAAD,CAASrB,IAAKA,EAAIA,UAIxBqG,EAAY5D,EAAKW,MAAM0C,EAAarD,EAAKU,QAAQ6C,KAAI,SAAAhG,GACvD,IAAMqB,EAAarB,EAAIqB,WAAW2E,KAAI,SAACC,EAAGC,GACtC,OAAO,kBAAC,EAAD,CAAcC,IAAKD,EAAGhC,UAAW+B,EAAGjG,IAAKA,OAEpD,OACI,kBAAC,EAAD,CAAQA,IAAKA,EAAKmG,IAAG,cAASnG,EAAIA,MAC9B,kBAAC,EAAD,CAASA,IAAKA,EAAIA,MACjBqB,MAKPiF,EAAahE,EAAMgE,WAAWN,KAAI,SAAAzE,GACpC,OAAO,kBAAC,EAAD,CAAW4E,IAAK5E,EAAMA,MAAOA,MAAOA,EAAMA,WAG7CgF,EAAYxG,EAAZwG,QAER,OACI,yBAAKrG,UAAU,YAAYoF,QAAS,kBAAMiB,EAAQC,KAAK,OACnD,yBAAKtG,UAAU,0BACV6F,GAEL,yBAAK7F,UAAU,4BACX,yBAAKA,UAAU,UACX,yBAAKA,UAAU,eACboG,IAGV,yBAAKpG,UAAU,2BACVmG,O,QCpCFI,G,MAfM,SAAsB1G,GAAQ,IACxC6D,EAA2B7D,EAA3B6D,SAAU8C,EAAiB3G,EAAjB2G,OAAQC,EAAS5G,EAAT4G,MAEnBlF,EAAI,UAAMmC,GAAN,OAAiB8C,EAAS,IAAMA,EAAS,IAAzC,OAA8CC,EAAQ,IAAMA,EAAQ,IAAM,IACpF,OACI,2BACMlF,K,iCCFRmF,EAAK,IAAIC,IAmFAC,EAjFQ,SAAwB/G,GAAQ,IAC5C6D,EAA2B7D,EAA3B6D,SAAU8C,EAAiB3G,EAAjB2G,OAAQC,EAAS5G,EAAT4G,MACnBI,EAAWxC,SAASoC,GACtBK,EAAO,EAHuC,EAIZC,mBAAS,MAJG,mBAI3CC,EAJ2C,KAI9BC,EAJ8B,KAM9CC,EAAc,KAEZC,EAAkBX,EAAOxE,OAAO8D,KAAI,SAACsB,EAAUpB,GACjDc,GAAQM,EAASxF,KACjB,IAAM6D,EAA0B,OAAhBuB,GAAwBP,IAAUW,EAAS1F,MAAUsF,GAAeA,IAAgBI,EAAS1F,KACzG+D,IACAyB,EAAcE,GAElB,IAAMC,GAAYD,EAAS1F,KACrB4F,EAAQF,EAASxF,KAAO,IAAMyF,EAAtB,WAAqC,EAAIP,EAAOM,EAASxF,KAAzD,YAAiE,EAAEkF,EAAK,EAAxE,KAA+E,GACvFpF,EAAO0F,EAAS1F,KAAT,UAAmB0F,EAAS1F,MAA5B,OAAmC4F,GAAU,GAC1D,OACI,yBAAKtH,UAAWC,EAAI,aAAD,qBAEDmH,EAASxF,MACvB6D,GAAM,SACN4B,GAAQ,YAEPpB,IAAKvE,EACL0D,QAAS,WACAK,GACDwB,EAAeG,EAAS1F,QAIhCA,MAmBP6F,EAAO,CAdK,YAAIC,MAAMV,GAAMW,QAAQ3B,KAAI,SAAA4B,GAC1C,OACI,yBAAK1H,UAAWC,EAAI,eAAD,aAGf4G,IAAaa,GAAb,UAECzB,IAAG,cAASyB,IAEZA,MAGVxB,UAEsBiB,GAAiBrB,KAAI,SAAC6B,EAAO3B,GAClD,OACI,yBAAKC,IAAG,gBAAWD,GAAKhG,UAAU,aAAa2H,MAIjDrG,EAAK,UAAMoC,EAAShC,KAAf,YAAuB8E,EAAO9E,KAA9B,cAAwC8E,EAAOlF,OAE1D,OADAsG,QAAQC,IAAI,UAAWX,GAEnB,kBAAC,IAAMY,SAAP,KACI,0BAAM9H,UAAU,SAASsB,GACzB,yBAAKtB,UAAU,iCACVuH,GAGDL,GACA,6BACI,6BAAMA,EAAYxF,KAAlB,MAA2BwF,EAAY5F,OACvC,yBAAKtB,UAAU,oBACV+H,wBAAyB,CAACC,OAAQtB,EAAGuB,OAAOf,EAAYrF,mBCrDlEqG,G,OAlBSnE,aAAS,SAAyBlE,GAAQ,IACvD6D,EAAY7D,EAAZ6D,SACDvB,EAAUuB,EAASvB,QAAQ2D,KAAI,SAACU,EAAQR,GAC1C,OACI,kBAAC,EAAD,CAAgBC,IAAKD,EAAGtC,SAAUA,EAAU8C,OAAQA,OAI5D,OACI,kBAAC,IAAMsB,SAAP,KACK3F,OCFEgG,EAVO,SAAuBtI,GAAQ,IAC1C6D,EAAkB7D,EAAlB6D,SAAUE,EAAQ/D,EAAR+D,KACXwE,EAAO1E,EAAWtB,EAAMqB,yBAAyBC,GAAYtB,EAAMuB,qBAAqBC,GAC9F,OAAOwE,EAAO,uBAAGC,KAAMD,EAAME,OAAO,SAASC,IAAI,uBAAnC,gBAAkE,iDCqCrEC,EArCE,SAAkB3I,GAC/B,IAAM6D,EAAWtB,EAAMkB,YAAYzD,EAAM6D,UACzC,IAAKA,EACD,OAAO,yDAA+B7D,EAAM6D,SAArC,gBAIX,IAAM8C,EAAS9C,EAASvB,QAAQiB,MAAK,SAAAqF,GAAC,OAAIA,EAAE/G,OAAS7B,EAAM2G,UACnDC,EAAU5G,EAAV4G,MACFnF,EAAQkF,EAAM,UAAM9C,EAAShC,KAAf,cAAyB8E,EAAO9E,MAASgC,EAAShC,KAChEgH,EAAc,kBAAC,EAAD,CAAehF,SAAUA,IAC7C,OAAK7D,EAAM2G,OAYP,yBAAKxG,UAAU,YACX,6BACI,0BAAMA,UAAU,SAASsB,EAAzB,IAAiCoH,GAChClC,GAAU,kBAAC,EAAD,CAAgB9C,SAAUA,EAAU8C,OAAQA,EAAQC,MAAOA,MAb1E,yBAAKzG,UAAU,YACX,6BACI,0BAAMA,UAAU,SAASsB,EAAzB,IAAiCoH,GACjC,kBAAC,EAAD,CAAiBhF,SAAUA,O,iCCHhCiF,EAhBG,SAAmB9I,GAAQ,IAClCwB,EAASxB,EAATwB,MACDuH,EAAWxG,EAAMe,SAAS9B,GAChC,OAAOuH,EACH,kBAAC,IAAD,CAAM5I,UAAU,aAAagF,GAAE,iBAAY3D,IACtCuH,EAAStH,OAGd,yCAAWD,EAAX,uB,iBCSFwH,EAAW,CACf,CAAC,eAAgB,OAAQ,oBACzB,CAAC,eAAgB,IAAK,wBACtB,CAAC,gBAAiB,OAAQ,+BAC1B,CAAC,gBAAiB,IAAK,mCACvB,CAAC,iBAAkB,SAAU,+BAC7B,CAAC,iBAAkB,IAAK,mCACxB,CAAC,iBAAkB,SAAU,+BAC7B,CAAC,iBAAkB,IAAK,mCACxB,CAAC,eAAgB,OAAQ,4BACzB,CAAC,eAAgB,IAAK,gCACtB,CAAC,gBAAiB,OAAQ,8BAC1B,CAAC,gBAAiB,IAAK,kCACvB,CAAC,iBAAkB,SAAU,8BAC7B,CAAC,iBAAkB,IAAK,kCACxB,CAAC,iBAAkB,SAAU,8BAC7B,CAAC,iBAAkB,IAAK,kCACxB,CAAC,cAAe,OAAQ,kCACxB,CAAC,cAAe,IAAK,sCACrB,CAAC,iBAAkB,OAAQ,iCAC3B,CAAC,iBAAkB,IAAK,qCACxB,CAAC,eAAgB,OAAQ,4CACzB,CAAC,eAAgB,IAAK,gDACtB,CAAC,gBAAiB,SAAU,4CAC5B,CAAC,gBAAiB,IAAK,gDACvB,CAAC,gBAAiB,SAAU,4CAC5B,CAAC,gBAAiB,IAAK,gDACvB,CAAC,eAAgB,OAAQ,0CACzB,CAAC,eAAgB,IAAK,8CACtB,CAAC,eAAgB,OAAQ,8BACzB,CAAC,eAAgB,IAAK,kCACtB,CAAC,YAAa,OAAQ,kDACtB,CAAC,YAAa,IAAK,sDACnB,CAAC,cAAe,OAAQ,qCACxB,CAAC,cAAe,IAAK,yCACrB,CAAC,gBAAiB,OAAQ,wBAC1B,CAAC,gBAAiB,IAAK,4BACvB,CAAC,iBAAkB,OAAQ,8BAC3B,CAAC,iBAAkB,IAAK,kCACxB,CAAC,gBAAiB,OAAQ,4BAC1B,CAAC,gBAAiB,IAAK,gCACvB,CAAC,iBAAkB,OAAQ,8BAC3B,CAAC,iBAAkB,IAAK,kCACxB,CAAC,iBAAkB,OAAQ,oCAC3B,CAAC,iBAAkB,IAAK,wCACxB,CAAC,kBAAmB,SAAU,oCAC9B,CAAC,kBAAmB,IAAK,wCACzB,CAAC,kBAAmB,SAAU,oCAC9B,CAAC,kBAAmB,IAAK,wCACzB,CAAC,kBAAmB,SAAU,oCAC9B,CAAC,kBAAmB,IAAK,wCACzB,CAAC,eAAgB,OAAQ,gCACzB,CAAC,eAAgB,IAAK,oCACtB,CAAC,gBAAiB,SAAU,gCAC5B,CAAC,gBAAiB,IAAK,oCACvB,CAAC,gBAAiB,SAAU,gCAC5B,CAAC,gBAAiB,IAAK,oCACvB,CAAC,gBAAiB,SAAU,gCAC5B,CAAC,gBAAiB,IAAK,oCACvB,CAAC,gBAAiB,OAAQ,mCAC1B,CAAC,gBAAiB,IAAK,uCACvB,CAAC,iBAAkB,SAAU,mCAC7B,CAAC,iBAAkB,IAAK,uCACxB,CAAC,iBAAkB,SAAU,mCAC7B,CAAC,iBAAkB,IAAK,uCACxB,CAAC,iBAAkB,OAAQ,0CAC3B,CAAC,iBAAkB,IAAK,8CACxB,CAAC,iBAAkB,OAAQ,wCAC3B,CAAC,iBAAkB,IAAK,4CACxB,CAAC,kBAAmB,SAAU,wCAC9B,CAAC,kBAAmB,IAAK,4CACzB,CAAC,kBAAmB,SAAU,wCAC9B,CAAC,kBAAmB,IAAK,4CACzB,CAAC,kBAAmB,SAAU,wCAC9B,CAAC,kBAAmB,IAAK,4CACzB,CAAC,kBAAmB,SAAU,wCAC9B,CAAC,kBAAmB,IAAK,4CACzB,CAAC,cAAe,OAAQ,gDACxB,CAAC,cAAe,IAAK,oDACrB,CAAC,iBAAkB,OAAQ,uCAC3B,CAAC,iBAAkB,IAAK,2CACxB,CAAC,kBAAmB,SAAU,uCAC9B,CAAC,kBAAmB,IAAK,2CACzB,CAAC,kBAAmB,SAAU,uCAC9B,CAAC,kBAAmB,IAAK,2CACzB,CAAC,kBAAmB,SAAU,uCAC9B,CAAC,kBAAmB,IAAK,2CACzB,CAAC,eAAgB,OAAQ,sCACzB,CAAC,eAAgB,IAAK,0CACtB,CAAC,gBAAiB,SAAU,sCAC5B,CAAC,gBAAiB,IAAK,0CACvB,CAAC,gBAAiB,SAAU,sCAC5B,CAAC,gBAAiB,IAAK,0CACvB,CAAC,gBAAiB,SAAU,sCAC5B,CAAC,gBAAiB,IAAK,0CACvB,CAAC,iBAAkB,OAAQ,6BAC3B,CAAC,iBAAkB,IAAK,iCACxB,CAAC,kBAAmB,SAAU,6BAC9B,CAAC,kBAAmB,IAAK,iCACzB,CAAC,kBAAmB,SAAU,6BAC9B,CAAC,kBAAmB,IAAK,iCACzB,CAAC,kBAAmB,SAAU,6BAC9B,CAAC,kBAAmB,IAAK,iCACzB,CAAC,kBAAmB,SAAU,6BAC9B,CAAC,kBAAmB,IAAK,iCACzB,CAAC,kBAAmB,SAAU,6BAC9B,CAAC,kBAAmB,IAAK,iCACzB,CAAC,gBAAiB,OAAQ,6CAC1B,CAAC,gBAAiB,IAAK,iDACvB,CAAC,iBAAkB,SAAU,6CAC7B,CAAC,iBAAkB,IAAK,iDACxB,CAAC,iBAAkB,SAAU,6CAC7B,CAAC,iBAAkB,IAAK,iDACxB,CAAC,iBAAkB,SAAU,6CAC7B,CAAC,iBAAkB,IAAK,iDACxB,CAAC,iBAAkB,SAAU,6CAC7B,CAAC,iBAAkB,IAAK,iDACxB,CAAC,iBAAkB,SAAU,6CAC7B,CAAC,iBAAkB,IAAK,iDACxB,CAAC,gBAAiB,OAAQ,wCAC1B,CAAC,gBAAiB,IAAK,4CACvB,CAAC,iBAAkB,OAAQ,sCAC3B,CAAC,iBAAkB,IAAK,0CACxB,CAAC,gBAAiB,OAAQ,2CAC1B,CAAC,gBAAiB,IAAK,+CACvB,CAAC,cAAe,OAAQ,gDACxB,CAAC,cAAe,IAAK,oDACrB,CAAC,gBAAiB,OAAQ,uBAC1B,CAAC,gBAAiB,IAAK,2BACvB,CAAC,cAAe,OAAQ,yBACxB,CAAC,cAAe,IAAK,6BACrB,CAAC,eAAgB,SAAU,yBAC3B,CAAC,eAAgB,IAAK,6BACtB,CAAC,eAAgB,SAAU,yBAC3B,CAAC,eAAgB,IAAK,6BACtB,CAAC,eAAgB,SAAU,yBAC3B,CAAC,eAAgB,IAAK,6BACtB,CAAC,eAAgB,SAAU,yBAC3B,CAAC,eAAgB,IAAK,6BACtB,CAAC,eAAgB,SAAU,yBAC3B,CAAC,eAAgB,IAAK,6BACtB,CAAC,eAAgB,SAAU,yBAC3B,CAAC,eAAgB,IAAK,6BACtB,CAAC,eAAgB,SAAU,yBAC3B,CAAC,eAAgB,IAAK,6BACtB,CAAC,eAAgB,SAAU,yBAC3B,CAAC,eAAgB,IAAK,6BACtB,CAAC,iBAAkB,OAAQ,wBAC3B,CAAC,iBAAkB,IAAK,4BACxB,CAAC,eAAgB,OAAQ,uCACzB,CAAC,eAAgB,IAAK,2CACtB,CAAC,gBAAiB,SAAU,uCAC5B,CAAC,gBAAiB,IAAK,2CACvB,CAAC,gBAAiB,SAAU,uCAC5B,CAAC,gBAAiB,IAAK,2CACvB,CAAC,gBAAiB,OAAQ,wCAC1B,CAAC,gBAAiB,IAAK,4CACvB,CAAC,iBAAkB,SAAU,wCAC7B,CAAC,iBAAkB,IAAK,4CACxB,CAAC,iBAAkB,SAAU,wCAC7B,CAAC,iBAAkB,IAAK,4CACxB,CAAC,kBAAmB,OAAQ,8BAC5B,CAAC,kBAAmB,IAAK,kCACzB,CAAC,aAAc,OAAQ,yBACvB,CAAC,aAAc,IAAK,6BACpB,CAAC,cAAe,SAAU,yBAC1B,CAAC,cAAe,IAAK,6BACrB,CAAC,cAAe,SAAU,yBAC1B,CAAC,cAAe,IAAK,6BACrB,CAAC,cAAe,SAAU,yBAC1B,CAAC,cAAe,IAAK,6BACrB,CAAC,gBAAiB,OAAQ,2CAC1B,CAAC,gBAAiB,IAAK,+CACvB,CAAC,iBAAkB,SAAU,2CAC7B,CAAC,iBAAkB,IAAK,+CACxB,CAAC,iBAAkB,SAAU,2CAC7B,CAAC,iBAAkB,IAAK,+CACxB,CAAC,eAAgB,OAAQ,qDACzB,CAAC,eAAgB,IAAK,yDACtB,CAAC,gBAAiB,OAAQ,6BAC1B,CAAC,gBAAiB,IAAK,iCACvB,CAAC,iBAAkB,SAAU,6BAC7B,CAAC,iBAAkB,IAAK,iCACxB,CAAC,iBAAkB,SAAU,6BAC7B,CAAC,iBAAkB,IAAK,iCACxB,CAAC,eAAgB,OAAQ,kDACzB,CAAC,eAAgB,IAAK,sDACtB,CAAC,cAAe,OAAQ,0CACxB,CAAC,cAAe,IAAK,8CACrB,CAAC,gBAAiB,OAAQ,oBAC1B,CAAC,gBAAiB,IAAK,wBACvB,CAAC,kBAAmB,OAAQ,4BAC5B,CAAC,kBAAmB,IAAK,gCACzB,CAAC,gBAAiB,OAAQ,oCAC1B,CAAC,gBAAiB,IAAK,wCACvB,CAAC,iBAAkB,SAAU,oCAC7B,CAAC,iBAAkB,IAAK,wCACxB,CAAC,iBAAkB,SAAU,oCAC7B,CAAC,iBAAkB,IAAK,wCACxB,CAAC,iBAAkB,SAAU,oCAC7B,CAAC,iBAAkB,IAAK,wCACxB,CAAC,eAAgB,OAAQ,2BACzB,CAAC,eAAgB,IAAK,+BACtB,CAAC,iBAAkB,OAAQ,gCAC3B,CAAC,iBAAkB,IAAK,oCACxB,CAAC,kBAAmB,SAAU,gCAC9B,CAAC,kBAAmB,IAAK,oCACzB,CAAC,kBAAmB,SAAU,gCAC9B,CAAC,kBAAmB,IAAK,oCACzB,CAAC,gBAAiB,OAAQ,oCAC1B,CAAC,gBAAiB,IAAK,wCACvB,CAAC,iBAAkB,OAAQ,mCAC3B,CAAC,iBAAkB,IAAK,uCACxB,CAAC,gBAAiB,OAAQ,4CAC1B,CAAC,gBAAiB,IAAK,gDACvB,CAAC,iBAAkB,SAAU,4CAC7B,CAAC,iBAAkB,IAAK,gDACxB,CAAC,iBAAkB,SAAU,4CAC7B,CAAC,iBAAkB,IAAK,gDACxB,CAAC,iBAAkB,SAAU,4CAC7B,CAAC,iBAAkB,IAAK,gDACxB,CAAC,iBAAkB,SAAU,4CAC7B,CAAC,iBAAkB,IAAK,gDACxB,CAAC,gBAAiB,OAAQ,4CAC1B,CAAC,gBAAiB,IAAK,gDACvB,CAAC,iBAAkB,SAAU,4CAC7B,CAAC,iBAAkB,IAAK,gDACxB,CAAC,iBAAkB,SAAU,4CAC7B,CAAC,iBAAkB,IAAK,gDACxB,CAAC,iBAAkB,SAAU,4CAC7B,CAAC,iBAAkB,IAAK,gDACxB,CAAC,iBAAkB,SAAU,4CAC7B,CAAC,iBAAkB,IAAK,gDACxB,CAAC,gBAAiB,OAAQ,4CAC1B,CAAC,gBAAiB,IAAK,gDACvB,CAAC,iBAAkB,SAAU,4CAC7B,CAAC,iBAAkB,IAAK,gDACxB,CAAC,iBAAkB,SAAU,4CAC7B,CAAC,iBAAkB,IAAK,gDACxB,CAAC,iBAAkB,SAAU,4CAC7B,CAAC,iBAAkB,IAAK,gDACxB,CAAC,iBAAkB,SAAU,4CAC7B,CAAC,iBAAkB,IAAK,gDACxB,CAAC,oBAAqB,OAAQ,4BAC9B,CAAC,oBAAqB,IAAK,gCAC3B,CAAC,qBAAsB,SAAU,4BACjC,CAAC,qBAAsB,IAAK,gCAC5B,CAAC,qBAAsB,SAAU,4BACjC,CAAC,qBAAsB,IAAK,gCAC5B,CAAC,oBAAqB,OAAQ,8BAC9B,CAAC,oBAAqB,IAAK,kCAC3B,CAAC,iBAAkB,OAAQ,8BAC3B,CAAC,iBAAkB,IAAK,kCACxB,CAAC,kBAAmB,OAAQ,kCAC5B,CAAC,kBAAmB,IAAK,sCACzB,CAAC,mBAAoB,SAAU,kCAC/B,CAAC,mBAAoB,IAAK,sCAC1B,CAAC,mBAAoB,SAAU,kCAC/B,CAAC,mBAAoB,IAAK,sCAC1B,CAAC,mBAAoB,SAAU,kCAC/B,CAAC,mBAAoB,IAAK,sCAC1B,CAAC,mBAAoB,SAAU,kCAC/B,CAAC,mBAAoB,IAAK,sCAC1B,CAAC,oBAAqB,OAAQ,yBAC9B,CAAC,oBAAqB,IAAK,6BAC3B,CAAC,kBAAmB,OAAQ,wCAC5B,CAAC,kBAAmB,IAAK,4CACzB,CAAC,qBAAsB,OAAQ,qCAC/B,CAAC,qBAAsB,IAAK,yCAC5B,CAAC,qBAAsB,OAAQ,qCAC/B,CAAC,qBAAsB,IAAK,yCAC5B,CAAC,sBAAuB,OAAQ,kDAChC,CAAC,sBAAuB,IAAK,sDAC7B,CAAC,kBAAmB,OAAQ,mCAC5B,CAAC,kBAAmB,IAAK,uCACzB,CAAC,sBAAuB,OAAQ,yBAChC,CAAC,sBAAuB,IAAK,6BAC7B,CAAC,oBAAqB,OAAQ,2BAC9B,CAAC,oBAAqB,IAAK,+BAC3B,CAAC,qBAAsB,SAAU,2BACjC,CAAC,qBAAsB,IAAK,+BAC5B,CAAC,qBAAsB,SAAU,2BACjC,CAAC,qBAAsB,IAAK,+BAC5B,CAAC,qBAAsB,SAAU,2BACjC,CAAC,qBAAsB,IAAK,+BAC5B,CAAC,qBAAsB,SAAU,2BACjC,CAAC,qBAAsB,IAAK,+BAC5B,CAAC,qBAAsB,SAAU,2BACjC,CAAC,qBAAsB,IAAK,+BAC5B,CAAC,qBAAsB,SAAU,2BACjC,CAAC,qBAAsB,IAAK,+BAC5B,CAAC,wBAAyB,OAAQ,kDAClC,CAAC,wBAAyB,IAAK,sDAC/B,CAAC,yBAA0B,SAAU,kDACrC,CAAC,yBAA0B,IAAK,sDAChC,CAAC,yBAA0B,SAAU,kDACrC,CAAC,yBAA0B,IAAK,sDAChC,CAAC,yBAA0B,SAAU,kDACrC,CAAC,yBAA0B,IAAK,sDAChC,CAAC,yBAA0B,SAAU,kDACrC,CAAC,yBAA0B,IAAK,sDAChC,CAAC,kBAAmB,OAAQ,kBAC5B,CAAC,kBAAmB,IAAK,sBACzB,CAAC,oBAAqB,OAAQ,oBAC9B,CAAC,oBAAqB,IAAK,wBAC3B,CAAC,iBAAkB,OAAQ,oBAC3B,CAAC,iBAAkB,IAAK,wBACxB,CAAC,kBAAmB,OAAQ,oCAC5B,CAAC,kBAAmB,IAAK,wCACzB,CAAC,mBAAoB,SAAU,oCAC/B,CAAC,mBAAoB,IAAK,wCAC1B,CAAC,mBAAoB,SAAU,oCAC/B,CAAC,mBAAoB,IAAK,wCAC1B,CAAC,aAAc,OAAQ,6BACvB,CAAC,aAAc,IAAK,iCACpB,CAAC,cAAe,SAAU,6BAC1B,CAAC,cAAe,IAAK,iCACrB,CAAC,cAAe,SAAU,6BAC1B,CAAC,cAAe,IAAK,iCACrB,CAAC,cAAe,SAAU,6BAC1B,CAAC,cAAe,IAAK,iCACrB,CAAC,cAAe,SAAU,6BAC1B,CAAC,cAAe,IAAK,iCACrB,CAAC,cAAe,SAAU,6BAC1B,CAAC,cAAe,IAAK,iCACrB,CAAC,cAAe,SAAU,6BAC1B,CAAC,cAAe,IAAK,iCACrB,CAAC,cAAe,SAAU,6BAC1B,CAAC,cAAe,IAAK,iCACrB,CAAC,cAAe,SAAU,6BAC1B,CAAC,cAAe,IAAK,iCACrB,CAAC,WAAY,OAAQ,wBACrB,CAAC,WAAY,IAAK,4BAClB,CAAC,WAAY,OAAQ,uBACrB,CAAC,WAAY,IAAK,2BAClB,CAAC,WAAY,OAAQ,2BACrB,CAAC,WAAY,IAAK,+BAClB,CAAC,WAAY,OAAQ,4CACrB,CAAC,WAAY,IAAK,gDAClB,CAAC,WAAY,OAAQ,mCACrB,CAAC,WAAY,IAAK,uCAClB,CAAC,WAAY,OAAQ,6BACrB,CAAC,WAAY,IAAK,iCAClB,CAAC,WAAY,OAAQ,0BACrB,CAAC,WAAY,IAAK,8BAClB,CAAC,WAAY,OAAQ,0CACrB,CAAC,WAAY,IAAK,8CAClB,CAAC,mBAAoB,OAAQ,2CAC7B,CAAC,mBAAoB,IAAK,+CAC1B,CAAC,gBAAiB,OAAQ,kCAC1B,CAAC,gBAAiB,IAAK,sCACvB,CAAC,kBAAmB,OAAQ,qCAC5B,CAAC,kBAAmB,IAAK,yCACzB,CAAC,mBAAoB,OAAQ,yCAC7B,CAAC,mBAAoB,IAAK,6CAC1B,CAAC,mBAAoB,OAAQ,yCAC7B,CAAC,mBAAoB,IAAK,6CAC1B,CAAC,kBAAmB,OAAQ,8CAC5B,CAAC,kBAAmB,IAAK,kDACzB,CAAC,oBAAqB,OAAQ,wCAC9B,CAAC,oBAAqB,IAAK,4CAC3B,CAAC,qBAAsB,SAAU,wCACjC,CAAC,qBAAsB,IAAK,4CAC5B,CAAC,qBAAsB,SAAU,wCACjC,CAAC,qBAAsB,IAAK,4CAC5B,CAAC,qBAAsB,SAAU,wCACjC,CAAC,qBAAsB,IAAK,4CAC5B,CAAC,qBAAsB,SAAU,wCACjC,CAAC,qBAAsB,IAAK,4CAC5B,CAAC,qBAAsB,SAAU,wCACjC,CAAC,qBAAsB,IAAK,4CAC5B,CAAC,qBAAsB,SAAU,wCACjC,CAAC,qBAAsB,IAAK,4CAC5B,CAAC,qBAAsB,SAAU,wCACjC,CAAC,qBAAsB,IAAK,4CAC5B,CAAC,qBAAsB,SAAU,wCACjC,CAAC,qBAAsB,IAAK,4CAC5B,CAAC,oBAAqB,OAAQ,mDAC9B,CAAC,oBAAqB,IAAK,uDAC3B,CAAC,qBAAsB,SAAU,mDACjC,CAAC,qBAAsB,IAAK,uDAC5B,CAAC,qBAAsB,SAAU,mDACjC,CAAC,qBAAsB,IAAK,uDAC5B,CAAC,qBAAsB,SAAU,mDACjC,CAAC,qBAAsB,IAAK,uDAC5B,CAAC,qBAAsB,SAAU,mDACjC,CAAC,qBAAsB,IAAK,uDAC5B,CAAC,qBAAsB,SAAU,mDACjC,CAAC,qBAAsB,IAAK,uDAC5B,CAAC,qBAAsB,SAAU,mDACjC,CAAC,qBAAsB,IAAK,uDAC5B,CAAC,qBAAsB,SAAU,mDACjC,CAAC,qBAAsB,IAAK,uDAC5B,CAAC,qBAAsB,SAAU,mDACjC,CAAC,qBAAsB,IAAK,uDAC5B,CAAC,oBAAqB,OAAQ,6BAC9B,CAAC,oBAAqB,IAAK,iCAC3B,CAAC,mBAAoB,OAAQ,gCAC7B,CAAC,mBAAoB,IAAK,oCAC1B,CAAC,mBAAoB,OAAQ,4BAC7B,CAAC,mBAAoB,IAAK,gCAC1B,CAAC,iBAAkB,OAAQ,0BAC3B,CAAC,iBAAkB,IAAK,8BACxB,CAAC,kBAAmB,SAAU,0BAC9B,CAAC,kBAAmB,IAAK,8BACzB,CAAC,kBAAmB,SAAU,0BAC9B,CAAC,kBAAmB,IAAK,8BACzB,CAAC,kBAAmB,OAAQ,qCAC5B,CAAC,kBAAmB,IAAK,yCACzB,CAAC,mBAAoB,SAAU,qCAC/B,CAAC,mBAAoB,IAAK,yCAC1B,CAAC,mBAAoB,SAAU,qCAC/B,CAAC,mBAAoB,IAAK,yCAC1B,CAAC,kBAAmB,OAAQ,sBAC5B,CAAC,kBAAmB,IAAK,0BACzB,CAAC,gBAAiB,OAAQ,oBAC1B,CAAC,gBAAiB,IAAK,wBACvB,CAAC,gBAAiB,OAAQ,wBAC1B,CAAC,gBAAiB,IAAK,4BACvB,CAAC,eAAgB,OAAQ,kCACzB,CAAC,eAAgB,IAAK,sCACtB,CAAC,kBAAmB,OAAQ,iCAC5B,CAAC,kBAAmB,IAAK,qCACzB,CAAC,oBAAqB,OAAQ,0DAC9B,CAAC,oBAAqB,IAAK,8DAC3B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,oBAAqB,OAAQ,0DAC9B,CAAC,oBAAqB,IAAK,8DAC3B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,oBAAqB,OAAQ,0DAC9B,CAAC,oBAAqB,IAAK,8DAC3B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,oBAAqB,OAAQ,0DAC9B,CAAC,oBAAqB,IAAK,8DAC3B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,qBAAsB,SAAU,0DACjC,CAAC,qBAAsB,IAAK,8DAC5B,CAAC,mBAAoB,OAAQ,yDAC7B,CAAC,mBAAoB,IAAK,6DAC1B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,mBAAoB,OAAQ,yDAC7B,CAAC,mBAAoB,IAAK,6DAC1B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,oBAAqB,SAAU,yDAChC,CAAC,oBAAqB,IAAK,6DAC3B,CAAC,sBAAuB,OAAQ,6DAChC,CAAC,sBAAuB,IAAK,iEAC7B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,sBAAuB,OAAQ,6DAChC,CAAC,sBAAuB,IAAK,iEAC7B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,uBAAwB,SAAU,6DACnC,CAAC,uBAAwB,IAAK,iEAC9B,CAAC,sBAAuB,OAAQ,yEAChC,CAAC,sBAAuB,IAAK,6EAC7B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,sBAAuB,OAAQ,yEAChC,CAAC,sBAAuB,IAAK,6EAC7B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,sBAAuB,OAAQ,yEAChC,CAAC,sBAAuB,IAAK,6EAC7B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,sBAAuB,OAAQ,yEAChC,CAAC,sBAAuB,IAAK,6EAC7B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,uBAAwB,SAAU,yEACnC,CAAC,uBAAwB,IAAK,6EAC9B,CAAC,sBAAuB,OAAQ,qEAChC,CAAC,sBAAuB,IAAK,yEAC7B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,sBAAuB,OAAQ,qEAChC,CAAC,sBAAuB,IAAK,yEAC7B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,uBAAwB,SAAU,qEACnC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,sBAAuB,OAAQ,oEAChC,CAAC,sBAAuB,IAAK,wEAC7B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,sBAAuB,OAAQ,oEAChC,CAAC,sBAAuB,IAAK,wEAC7B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,SAAU,oEACnC,CAAC,uBAAwB,IAAK,wEAC9B,CAAC,uBAAwB,OAAQ,qEACjC,CAAC,uBAAwB,IAAK,yEAC9B,CAAC,wBAAyB,SAAU,qEACpC,CAAC,wBAAyB,IAAK,yEAC/B,CAAC,wBAAyB,SAAU,qEACpC,CAAC,wBAAyB,IAAK,yEAC/B,CAAC,wBAAyB,SAAU,qEACpC,CAAC,wBAAyB,IAAK,yEAC/B,CAAC,wBAAyB,SAAU,qEACpC,CAAC,wBAAyB,IAAK,yEAC/B,CAAC,wBAAyB,SAAU,qEACpC,CAAC,wBAAyB,IAAK,yEAC/B,CAAC,wBAAyB,SAAU,qEACpC,CAAC,wBAAyB,IAAK,yEAC/B,CAAC,wBAAyB,SAAU,qEACpC,CAAC,wBAAyB,IAAK,yEAC/B,CAAC,wBAAyB,SAAU,qEACpC,CAAC,wBAAyB,IAAK,yEAC/B,CAAC,qBAAsB,OAAQ,4DAC/B,CAAC,qBAAsB,IAAK,gEAC5B,CAAC,sBAAuB,SAAU,4DAClC,CAAC,sBAAuB,IAAK,gEAC7B,CAAC,sBAAuB,SAAU,4DAClC,CAAC,sBAAuB,IAAK,gEAC7B,CAAC,sBAAuB,SAAU,4DAClC,CAAC,sBAAuB,IAAK,gEAC7B,CAAC,sBAAuB,SAAU,4DAClC,CAAC,sBAAuB,IAAK,gEAC7B,CAAC,sBAAuB,SAAU,4DAClC,CAAC,sBAAuB,IAAK,gEAC7B,CAAC,sBAAuB,SAAU,4DAClC,CAAC,sBAAuB,IAAK,gEAC7B,CAAC,sBAAuB,SAAU,4DAClC,CAAC,sBAAuB,IAAK,gEAC7B,CAAC,sBAAuB,SAAU,4DAClC,CAAC,sBAAuB,IAAK,gEAC7B,CAAC,qBAAsB,OAAQ,8DAC/B,CAAC,qBAAsB,IAAK,kEAC5B,CAAC,sBAAuB,SAAU,8DAClC,CAAC,sBAAuB,IAAK,kEAC7B,CAAC,sBAAuB,SAAU,8DAClC,CAAC,sBAAuB,IAAK,kEAC7B,CAAC,sBAAuB,SAAU,8DAClC,CAAC,sBAAuB,IAAK,kEAC7B,CAAC,sBAAuB,SAAU,8DAClC,CAAC,sBAAuB,IAAK,kEAC7B,CAAC,sBAAuB,SAAU,8DAClC,CAAC,sBAAuB,IAAK,kEAC7B,CAAC,sBAAuB,SAAU,8DAClC,CAAC,sBAAuB,IAAK,kEAC7B,CAAC,sBAAuB,SAAU,8DAClC,CAAC,sBAAuB,IAAK,kEAC7B,CAAC,sBAAuB,SAAU,8DAClC,CAAC,sBAAuB,IAAK,kEAC7B,CAAC,iBAAkB,OAAQ,uCAC3B,CAAC,iBAAkB,IAAK,2CACxB,CAAC,kBAAmB,SAAU,uCAC9B,CAAC,kBAAmB,IAAK,2CACzB,CAAC,kBAAmB,SAAU,uCAC9B,CAAC,kBAAmB,IAAK,2CACzB,CAAC,kBAAmB,SAAU,uCAC9B,CAAC,kBAAmB,IAAK,2CACzB,CAAC,kBAAmB,SAAU,uCAC9B,CAAC,kBAAmB,IAAK,2CACzB,CAAC,iBAAkB,OAAQ,8CAC3B,CAAC,iBAAkB,IAAK,kDACxB,CAAC,kBAAmB,SAAU,8CAC9B,CAAC,kBAAmB,IAAK,kDACzB,CAAC,kBAAmB,SAAU,8CAC9B,CAAC,kBAAmB,IAAK,kDACzB,CAAC,kBAAmB,SAAU,8CAC9B,CAAC,kBAAmB,IAAK,kDACzB,CAAC,kBAAmB,SAAU,8CAC9B,CAAC,kBAAmB,IAAK,kDACzB,CAAC,gBAAiB,OAAQ,2CAC1B,CAAC,gBAAiB,IAAK,+CACvB,CAAC,iBAAkB,SAAU,2CAC7B,CAAC,iBAAkB,IAAK,+CACxB,CAAC,iBAAkB,SAAU,2CAC7B,CAAC,iBAAkB,IAAK,+CACxB,CAAC,iBAAkB,OAAQ,4CAC3B,CAAC,iBAAkB,IAAK,gDACxB,CAAC,kBAAmB,SAAU,4CAC9B,CAAC,kBAAmB,IAAK,gDACzB,CAAC,kBAAmB,SAAU,4CAC9B,CAAC,kBAAmB,IAAK,gDACzB,CAAC,mBAAoB,OAAQ,kCAC7B,CAAC,mBAAoB,IAAK,sCAC1B,CAAC,cAAe,OAAQ,yBACxB,CAAC,cAAe,IAAK,6BACrB,CAAC,eAAgB,SAAU,yBAC3B,CAAC,eAAgB,IAAK,6BACtB,CAAC,eAAgB,SAAU,yBAC3B,CAAC,eAAgB,IAAK,6BACtB,CAAC,eAAgB,SAAU,yBAC3B,CAAC,eAAgB,IAAK,6BACtB,CAAC,kBAAmB,OAAQ,gCAC5B,CAAC,kBAAmB,IAAK,oCACzB,CAAC,mBAAoB,SAAU,gCAC/B,CAAC,mBAAoB,IAAK,oCAC1B,CAAC,mBAAoB,SAAU,gCAC/B,CAAC,mBAAoB,IAAK,oCAC1B,CAAC,kBAAmB,OAAQ,6BAC5B,CAAC,kBAAmB,IAAK,iCACzB,CAAC,eAAgB,OAAQ,4CACzB,CAAC,eAAgB,IAAK,gDACtB,CAAC,eAAgB,OAAQ,4CACzB,CAAC,eAAgB,IAAK,gDACtB,CAAC,eAAgB,OAAQ,4CACzB,CAAC,eAAgB,IAAK,gDACtB,CAAC,eAAgB,OAAQ,4CACzB,CAAC,eAAgB,IAAK,gDACtB,CAAC,iBAAkB,OAAQ,qCAC3B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,OAAQ,qCAC3B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,OAAQ,qCAC3B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,OAAQ,qCAC3B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,OAAQ,yBAC3B,CAAC,iBAAkB,IAAK,6BACxB,CAAC,oBAAqB,OAAQ,uCAC9B,CAAC,oBAAqB,IAAK,2CAC3B,CAAC,qBAAsB,SAAU,uCACjC,CAAC,qBAAsB,IAAK,2CAC5B,CAAC,qBAAsB,SAAU,uCACjC,CAAC,qBAAsB,IAAK,2CAC5B,CAAC,iBAAkB,OAAQ,0BAC3B,CAAC,iBAAkB,IAAK,8BACxB,CAAC,kBAAmB,SAAU,0BAC9B,CAAC,kBAAmB,IAAK,8BACzB,CAAC,kBAAmB,SAAU,0BAC9B,CAAC,kBAAmB,IAAK,8BACzB,CAAC,cAAe,OAAQ,4BACxB,CAAC,cAAe,IAAK,gCACrB,CAAC,eAAgB,SAAU,4BAC3B,CAAC,eAAgB,IAAK,gCACtB,CAAC,eAAgB,SAAU,4BAC3B,CAAC,eAAgB,IAAK,gCACtB,CAAC,eAAgB,SAAU,4BAC3B,CAAC,eAAgB,IAAK,gCACtB,CAAC,gBAAiB,OAAQ,yBAC1B,CAAC,gBAAiB,IAAK,6BACvB,CAAC,iBAAkB,SAAU,yBAC7B,CAAC,iBAAkB,IAAK,6BACxB,CAAC,iBAAkB,SAAU,yBAC7B,CAAC,iBAAkB,IAAK,6BACxB,CAAC,iBAAkB,SAAU,yBAC7B,CAAC,iBAAkB,IAAK,6BACxB,CAAC,iBAAkB,SAAU,yBAC7B,CAAC,iBAAkB,IAAK,6BACxB,CAAC,iBAAkB,SAAU,yBAC7B,CAAC,iBAAkB,IAAK,6BACxB,CAAC,iBAAkB,SAAU,yBAC7B,CAAC,iBAAkB,IAAK,6BACxB,CAAC,iBAAkB,SAAU,yBAC7B,CAAC,iBAAkB,IAAK,6BACxB,CAAC,iBAAkB,SAAU,yBAC7B,CAAC,iBAAkB,IAAK,6BACxB,CAAC,iBAAkB,OAAQ,uBAC3B,CAAC,iBAAkB,IAAK,2BACxB,CAAC,kBAAmB,SAAU,uBAC9B,CAAC,kBAAmB,IAAK,2BACzB,CAAC,kBAAmB,SAAU,uBAC9B,CAAC,kBAAmB,IAAK,2BACzB,CAAC,kBAAmB,SAAU,uBAC9B,CAAC,kBAAmB,IAAK,2BACzB,CAAC,mBAAoB,OAAQ,4CAC7B,CAAC,mBAAoB,IAAK,gDAC1B,CAAC,sBAAuB,OAAQ,uBAChC,CAAC,sBAAuB,IAAK,2BAC7B,CAAC,mBAAoB,OAAQ,wBAC7B,CAAC,mBAAoB,IAAK,4BAC1B,CAAC,oBAAqB,OAAQ,yBAC9B,CAAC,oBAAqB,IAAK,6BAC3B,CAAC,qBAAsB,OAAQ,yBAC/B,CAAC,qBAAsB,IAAK,6BAC5B,CAAC,qBAAsB,OAAQ,0BAC/B,CAAC,qBAAsB,IAAK,8BAC5B,CAAC,cAAe,OAAQ,6BACxB,CAAC,cAAe,IAAK,iCACrB,CAAC,eAAgB,SAAU,6BAC3B,CAAC,eAAgB,IAAK,iCACtB,CAAC,eAAgB,SAAU,6BAC3B,CAAC,eAAgB,IAAK,iCACtB,CAAC,eAAgB,SAAU,6BAC3B,CAAC,eAAgB,IAAK,iCACtB,CAAC,eAAgB,SAAU,6BAC3B,CAAC,eAAgB,IAAK,iCACtB,CAAC,eAAgB,SAAU,6BAC3B,CAAC,eAAgB,IAAK,iCACtB,CAAC,eAAgB,SAAU,6BAC3B,CAAC,eAAgB,IAAK,iCACtB,CAAC,eAAgB,SAAU,6BAC3B,CAAC,eAAgB,IAAK,iCACtB,CAAC,eAAgB,SAAU,6BAC3B,CAAC,eAAgB,IAAK,iCACtB,CAAC,cAAe,OAAQ,yCACxB,CAAC,cAAe,IAAK,6CACrB,CAAC,eAAgB,SAAU,yCAC3B,CAAC,eAAgB,IAAK,6CACtB,CAAC,eAAgB,SAAU,yCAC3B,CAAC,eAAgB,IAAK,6CACtB,CAAC,eAAgB,SAAU,yCAC3B,CAAC,eAAgB,IAAK,6CACtB,CAAC,mBAAoB,OAAQ,2BAC7B,CAAC,mBAAoB,IAAK,+BAC1B,CAAC,gBAAiB,OAAQ,iCAC1B,CAAC,gBAAiB,IAAK,qCACvB,CAAC,oBAAqB,OAAQ,4BAC9B,CAAC,oBAAqB,IAAK,gCAC3B,CAAC,oBAAqB,OAAQ,4BAC9B,CAAC,oBAAqB,IAAK,gCAC3B,CAAC,oBAAqB,OAAQ,4BAC9B,CAAC,oBAAqB,IAAK,gCAC3B,CAAC,kBAAmB,OAAQ,4CAC5B,CAAC,kBAAmB,IAAK,gDACzB,CAAC,kBAAmB,OAAQ,4CAC5B,CAAC,kBAAmB,IAAK,gDACzB,CAAC,oBAAqB,OAAQ,qCAC9B,CAAC,oBAAqB,IAAK,yCAC3B,CAAC,kBAAmB,OAAQ,mCAC5B,CAAC,kBAAmB,IAAK,uCACzB,CAAC,kBAAmB,OAAQ,mCAC5B,CAAC,kBAAmB,IAAK,uCACzB,CAAC,mBAAoB,OAAQ,4CAC7B,CAAC,mBAAoB,IAAK,gDAC1B,CAAC,mBAAoB,OAAQ,4CAC7B,CAAC,mBAAoB,IAAK,gDAC1B,CAAC,mBAAoB,OAAQ,4CAC7B,CAAC,mBAAoB,IAAK,gDAC1B,CAAC,mBAAoB,OAAQ,4CAC7B,CAAC,mBAAoB,IAAK,gDAC1B,CAAC,mBAAoB,OAAQ,4CAC7B,CAAC,mBAAoB,IAAK,gDAC1B,CAAC,mBAAoB,OAAQ,4CAC7B,CAAC,mBAAoB,IAAK,gDAC1B,CAAC,kBAAmB,OAAQ,kCAC5B,CAAC,kBAAmB,IAAK,sCACzB,CAAC,kBAAmB,OAAQ,iCAC5B,CAAC,kBAAmB,IAAK,qCACzB,CAAC,kBAAmB,OAAQ,2CAC5B,CAAC,kBAAmB,IAAK,+CACzB,CAAC,mBAAoB,OAAQ,iCAC7B,CAAC,mBAAoB,IAAK,qCAC1B,CAAC,kBAAmB,OAAQ,kCAC5B,CAAC,kBAAmB,IAAK,sCACzB,CAAC,kBAAmB,OAAQ,iCAC5B,CAAC,kBAAmB,IAAK,qCACzB,CAAC,oBAAqB,OAAQ,6BAC9B,CAAC,oBAAqB,IAAK,iCAC3B,CAAC,kBAAmB,OAAQ,mCAC5B,CAAC,kBAAmB,IAAK,uCACzB,CAAC,eAAgB,OAAQ,oBACzB,CAAC,eAAgB,IAAK,wBACtB,CAAC,mBAAoB,OAAQ,iCAC7B,CAAC,mBAAoB,IAAK,qCAC1B,CAAC,oBAAqB,SAAU,iCAChC,CAAC,oBAAqB,IAAK,qCAC3B,CAAC,oBAAqB,SAAU,iCAChC,CAAC,oBAAqB,IAAK,qCAC3B,CAAC,oBAAqB,SAAU,iCAChC,CAAC,oBAAqB,IAAK,qCAC3B,CAAC,oBAAqB,SAAU,iCAChC,CAAC,oBAAqB,IAAK,qCAC3B,CAAC,kBAAmB,OAAQ,4BAC5B,CAAC,kBAAmB,IAAK,gCACzB,CAAC,mBAAoB,OAAQ,6CAC7B,CAAC,mBAAoB,IAAK,iDAC1B,CAAC,iBAAkB,OAAQ,6CAC3B,CAAC,iBAAkB,IAAK,iDACxB,CAAC,iBAAkB,OAAQ,8CAC3B,CAAC,iBAAkB,IAAK,kDACxB,CAAC,iBAAkB,OAAQ,kDAC3B,CAAC,iBAAkB,IAAK,sDACxB,CAAC,aAAc,OAAQ,uCACvB,CAAC,aAAc,IAAK,2CACpB,CAAC,aAAc,OAAQ,4CACvB,CAAC,aAAc,IAAK,gDACpB,CAAC,gBAAiB,OAAQ,0BAC1B,CAAC,gBAAiB,IAAK,8BACvB,CAAC,gBAAiB,OAAQ,4BAC1B,CAAC,gBAAiB,IAAK,gCACvB,CAAC,iBAAkB,SAAU,4BAC7B,CAAC,iBAAkB,IAAK,gCACxB,CAAC,iBAAkB,SAAU,4BAC7B,CAAC,iBAAkB,IAAK,gCACxB,CAAC,eAAgB,OAAQ,oBACzB,CAAC,eAAgB,IAAK,wBACtB,CAAC,gBAAiB,OAAQ,sBAC1B,CAAC,gBAAiB,IAAK,0BACvB,CAAC,iBAAkB,SAAU,sBAC7B,CAAC,iBAAkB,IAAK,0BACxB,CAAC,iBAAkB,SAAU,sBAC7B,CAAC,iBAAkB,IAAK,0BACxB,CAAC,iBAAkB,SAAU,sBAC7B,CAAC,iBAAkB,IAAK,0BACxB,CAAC,iBAAkB,SAAU,sBAC7B,CAAC,iBAAkB,IAAK,0BACxB,CAAC,kBAAmB,OAAQ,6CAC5B,CAAC,kBAAmB,IAAK,iDACzB,CAAC,YAAa,OAAQ,gCACtB,CAAC,YAAa,IAAK,oCACnB,CAAC,iBAAkB,OAAQ,0BAC3B,CAAC,iBAAkB,IAAK,8BACxB,CAAC,mBAAoB,OAAQ,0BAC7B,CAAC,mBAAoB,IAAK,8BAC1B,CAAC,oBAAqB,SAAU,0BAChC,CAAC,oBAAqB,IAAK,8BAC3B,CAAC,oBAAqB,SAAU,0BAChC,CAAC,oBAAqB,IAAK,8BAC3B,CAAC,gBAAiB,OAAQ,2BAC1B,CAAC,gBAAiB,IAAK,+BACvB,CAAC,eAAgB,OAAQ,yBACzB,CAAC,eAAgB,IAAK,6BACtB,CAAC,gBAAiB,SAAU,yBAC5B,CAAC,gBAAiB,IAAK,6BACvB,CAAC,gBAAiB,SAAU,yBAC5B,CAAC,gBAAiB,IAAK,6BACvB,CAAC,eAAgB,OAAQ,iCACzB,CAAC,eAAgB,IAAK,qCACtB,CAAC,gBAAiB,OAAQ,qCAC1B,CAAC,gBAAiB,IAAK,yCACvB,CAAC,cAAe,OAAQ,gCACxB,CAAC,cAAe,IAAK,oCACrB,CAAC,cAAe,OAAQ,wBACxB,CAAC,cAAe,IAAK,4BACrB,CAAC,eAAgB,SAAU,wBAC3B,CAAC,eAAgB,IAAK,4BACtB,CAAC,eAAgB,SAAU,wBAC3B,CAAC,eAAgB,IAAK,4BACtB,CAAC,aAAc,OAAQ,kCACvB,CAAC,aAAc,IAAK,sCACpB,CAAC,eAAgB,OAAQ,+BACzB,CAAC,eAAgB,IAAK,mCACtB,CAAC,eAAgB,OAAQ,gCACzB,CAAC,eAAgB,IAAK,oCACtB,CAAC,YAAa,OAAQ,8BACtB,CAAC,YAAa,IAAK,kCACnB,CAAC,cAAe,OAAQ,mDACxB,CAAC,cAAe,IAAK,uDACrB,CAAC,eAAgB,OAAQ,kDACzB,CAAC,eAAgB,IAAK,sDACtB,CAAC,eAAgB,OAAQ,gDACzB,CAAC,eAAgB,IAAK,oDACtB,CAAC,eAAgB,OAAQ,+CACzB,CAAC,eAAgB,IAAK,mDACtB,CAAC,gBAAiB,OAAQ,6BAC1B,CAAC,gBAAiB,IAAK,iCACvB,CAAC,cAAe,OAAQ,iDACxB,CAAC,cAAe,IAAK,qDACrB,CAAC,eAAgB,OAAQ,gDACzB,CAAC,eAAgB,IAAK,oDACtB,CAAC,eAAgB,OAAQ,8CACzB,CAAC,eAAgB,IAAK,kDACtB,CAAC,eAAgB,OAAQ,6BACzB,CAAC,eAAgB,IAAK,iCACtB,CAAC,eAAgB,OAAQ,6CACzB,CAAC,eAAgB,IAAK,iDACtB,CAAC,YAAa,OAAQ,4BACtB,CAAC,YAAa,IAAK,gCACnB,CAAC,qBAAsB,OAAQ,mCAC/B,CAAC,qBAAsB,IAAK,uCAC5B,CAAC,uBAAwB,OAAQ,2BACjC,CAAC,uBAAwB,IAAK,+BAC9B,CAAC,uBAAwB,OAAQ,+BACjC,CAAC,uBAAwB,IAAK,mCAC9B,CAAC,wBAAyB,SAAU,+BACpC,CAAC,wBAAyB,IAAK,mCAC/B,CAAC,wBAAyB,SAAU,+BACpC,CAAC,wBAAyB,IAAK,mCAC/B,CAAC,wBAAyB,SAAU,+BACpC,CAAC,wBAAyB,IAAK,mCAC/B,CAAC,uBAAwB,OAAQ,wCACjC,CAAC,uBAAwB,IAAK,4CAC9B,CAAC,wBAAyB,SAAU,wCACpC,CAAC,wBAAyB,IAAK,4CAC/B,CAAC,wBAAyB,SAAU,wCACpC,CAAC,wBAAyB,IAAK,4CAC/B,CAAC,wBAAyB,SAAU,wCACpC,CAAC,wBAAyB,IAAK,4CAC/B,CAAC,sBAAuB,OAAQ,8BAChC,CAAC,sBAAuB,IAAK,kCAC7B,CAAC,uBAAwB,OAAQ,8BACjC,CAAC,uBAAwB,IAAK,kCAC9B,CAAC,uBAAwB,OAAQ,8BACjC,CAAC,uBAAwB,IAAK,kCAC9B,CAAC,uBAAwB,OAAQ,8BACjC,CAAC,uBAAwB,IAAK,kCAC9B,CAAC,uBAAwB,OAAQ,6CACjC,CAAC,uBAAwB,IAAK,iDAC9B,CAAC,uBAAwB,OAAQ,6CACjC,CAAC,uBAAwB,IAAK,iDAC9B,CAAC,uBAAwB,OAAQ,6CACjC,CAAC,uBAAwB,IAAK,iDAC9B,CAAC,uBAAwB,OAAQ,+BACjC,CAAC,uBAAwB,IAAK,mCAC9B,CAAC,oBAAqB,OAAQ,uBAC9B,CAAC,oBAAqB,IAAK,2BAC3B,CAAC,qBAAsB,OAAQ,yBAC/B,CAAC,qBAAsB,IAAK,6BAC5B,CAAC,oBAAqB,OAAQ,uBAC9B,CAAC,oBAAqB,IAAK,2BAC3B,CAAC,qBAAsB,SAAU,uBACjC,CAAC,qBAAsB,IAAK,2BAC5B,CAAC,qBAAsB,SAAU,uBACjC,CAAC,qBAAsB,IAAK,2BAC5B,CAAC,sBAAuB,OAAQ,iCAChC,CAAC,sBAAuB,IAAK,qCAC7B,CAAC,uBAAwB,OAAQ,oCACjC,CAAC,uBAAwB,IAAK,wCAC9B,CAAC,uBAAwB,OAAQ,oCACjC,CAAC,uBAAwB,IAAK,wCAC9B,CAAC,uBAAwB,OAAQ,oCACjC,CAAC,uBAAwB,IAAK,wCAC9B,CAAC,sBAAuB,OAAQ,kCAChC,CAAC,sBAAuB,IAAK,sCAC7B,CAAC,sBAAuB,OAAQ,4BAChC,CAAC,sBAAuB,IAAK,gCAC7B,CAAC,uBAAwB,SAAU,4BACnC,CAAC,uBAAwB,IAAK,gCAC9B,CAAC,uBAAwB,SAAU,4BACnC,CAAC,uBAAwB,IAAK,gCAC9B,CAAC,oBAAqB,OAAQ,gCAC9B,CAAC,oBAAqB,IAAK,oCAC3B,CAAC,qBAAsB,OAAQ,iCAC/B,CAAC,qBAAsB,IAAK,qCAC5B,CAAC,qBAAsB,OAAQ,iCAC/B,CAAC,qBAAsB,IAAK,qCAC5B,CAAC,qBAAsB,OAAQ,iCAC/B,CAAC,qBAAsB,IAAK,qCAC5B,CAAC,uBAAwB,OAAQ,uBACjC,CAAC,uBAAwB,IAAK,2BAC9B,CAAC,sBAAuB,OAAQ,2BAChC,CAAC,sBAAuB,IAAK,+BAC7B,CAAC,sBAAuB,OAAQ,+BAChC,CAAC,sBAAuB,IAAK,mCAC7B,CAAC,uBAAwB,SAAU,+BACnC,CAAC,uBAAwB,IAAK,mCAC9B,CAAC,uBAAwB,SAAU,+BACnC,CAAC,uBAAwB,IAAK,mCAC9B,CAAC,uBAAwB,SAAU,+BACnC,CAAC,uBAAwB,IAAK,mCAC9B,CAAC,uBAAwB,OAAQ,kCACjC,CAAC,uBAAwB,IAAK,sCAC9B,CAAC,uBAAwB,OAAQ,kCACjC,CAAC,uBAAwB,IAAK,sCAC9B,CAAC,uBAAwB,OAAQ,kCACjC,CAAC,uBAAwB,IAAK,sCAC9B,CAAC,uBAAwB,OAAQ,mCACjC,CAAC,uBAAwB,IAAK,uCAC9B,CAAC,uBAAwB,OAAQ,mCACjC,CAAC,uBAAwB,IAAK,uCAC9B,CAAC,uBAAwB,OAAQ,mCACjC,CAAC,uBAAwB,IAAK,uCAC9B,CAAC,uBAAwB,OAAQ,wCACjC,CAAC,uBAAwB,IAAK,4CAC9B,CAAC,uBAAwB,OAAQ,wCACjC,CAAC,uBAAwB,IAAK,4CAC9B,CAAC,uBAAwB,OAAQ,wCACjC,CAAC,uBAAwB,IAAK,4CAC9B,CAAC,uBAAwB,OAAQ,yCACjC,CAAC,uBAAwB,IAAK,6CAC9B,CAAC,uBAAwB,OAAQ,yCACjC,CAAC,uBAAwB,IAAK,6CAC9B,CAAC,uBAAwB,OAAQ,yCACjC,CAAC,uBAAwB,IAAK,6CAC9B,CAAC,sBAAuB,OAAQ,+BAChC,CAAC,sBAAuB,IAAK,mCAC7B,CAAC,mBAAoB,OAAQ,uBAC7B,CAAC,mBAAoB,IAAK,2BAC1B,CAAC,oBAAqB,SAAU,uBAChC,CAAC,oBAAqB,IAAK,2BAC3B,CAAC,oBAAqB,SAAU,uBAChC,CAAC,oBAAqB,IAAK,2BAC3B,CAAC,oBAAqB,OAAQ,4CAC9B,CAAC,oBAAqB,IAAK,gDAC3B,CAAC,oBAAqB,OAAQ,6CAC9B,CAAC,oBAAqB,IAAK,iDAC3B,CAAC,qBAAsB,OAAQ,4CAC/B,CAAC,qBAAsB,IAAK,gDAC5B,CAAC,qBAAsB,OAAQ,4CAC/B,CAAC,qBAAsB,IAAK,gDAC5B,CAAC,qBAAsB,OAAQ,4CAC/B,CAAC,qBAAsB,IAAK,gDAC5B,CAAC,sBAAuB,OAAQ,uBAChC,CAAC,sBAAuB,IAAK,2BAC7B,CAAC,gBAAiB,OAAQ,oBAC1B,CAAC,gBAAiB,IAAK,wBACvB,CAAC,gBAAiB,OAAQ,4BAC1B,CAAC,gBAAiB,IAAK,gCACvB,CAAC,iBAAkB,SAAU,4BAC7B,CAAC,iBAAkB,IAAK,gCACxB,CAAC,iBAAkB,SAAU,4BAC7B,CAAC,iBAAkB,IAAK,gCACxB,CAAC,iBAAkB,OAAQ,gCAC3B,CAAC,iBAAkB,IAAK,oCACxB,CAAC,kBAAmB,OAAQ,yBAC5B,CAAC,kBAAmB,IAAK,6BACzB,CAAC,iBAAkB,OAAQ,0BAC3B,CAAC,iBAAkB,IAAK,8BACxB,CAAC,kBAAmB,SAAU,0BAC9B,CAAC,kBAAmB,IAAK,8BACzB,CAAC,kBAAmB,SAAU,0BAC9B,CAAC,kBAAmB,IAAK,8BACzB,CAAC,kBAAmB,SAAU,0BAC9B,CAAC,kBAAmB,IAAK,8BACzB,CAAC,gBAAiB,OAAQ,+BAC1B,CAAC,gBAAiB,IAAK,mCACvB,CAAC,kBAAmB,OAAQ,+BAC5B,CAAC,kBAAmB,IAAK,mCACzB,CAAC,eAAgB,OAAQ,iCACzB,CAAC,eAAgB,IAAK,qCACtB,CAAC,gBAAiB,OAAQ,gCAC1B,CAAC,gBAAiB,IAAK,oCACvB,CAAC,cAAe,OAAQ,wBACxB,CAAC,cAAe,IAAK,4BACrB,CAAC,gBAAiB,OAAQ,qDAC1B,CAAC,gBAAiB,IAAK,yDACvB,CAAC,cAAe,OAAQ,gCACxB,CAAC,cAAe,IAAK,oCACrB,CAAC,aAAc,OAAQ,iBACvB,CAAC,aAAc,IAAK,qBACpB,CAAC,gBAAiB,OAAQ,uBAC1B,CAAC,gBAAiB,IAAK,2BACvB,CAAC,gBAAiB,OAAQ,oBAC1B,CAAC,gBAAiB,IAAK,wBACvB,CAAC,kBAAmB,OAAQ,wCAC5B,CAAC,kBAAmB,IAAK,4CACzB,CAAC,mBAAoB,SAAU,wCAC/B,CAAC,mBAAoB,IAAK,4CAC1B,CAAC,mBAAoB,SAAU,wCAC/B,CAAC,mBAAoB,IAAK,4CAC1B,CAAC,iBAAkB,OAAQ,iCAC3B,CAAC,iBAAkB,IAAK,qCACxB,CAAC,kBAAmB,SAAU,iCAC9B,CAAC,kBAAmB,IAAK,qCACzB,CAAC,kBAAmB,SAAU,iCAC9B,CAAC,kBAAmB,IAAK,qCACzB,CAAC,gBAAiB,OAAQ,4BAC1B,CAAC,gBAAiB,IAAK,gCACvB,CAAC,iBAAkB,SAAU,4BAC7B,CAAC,iBAAkB,IAAK,gCACxB,CAAC,iBAAkB,SAAU,4BAC7B,CAAC,iBAAkB,IAAK,gCACxB,CAAC,gBAAiB,OAAQ,wCAC1B,CAAC,gBAAiB,IAAK,4CACvB,CAAC,iBAAkB,SAAU,wCAC7B,CAAC,iBAAkB,IAAK,4CACxB,CAAC,iBAAkB,SAAU,wCAC7B,CAAC,iBAAkB,IAAK,4CACxB,CAAC,gBAAiB,OAAQ,2CAC1B,CAAC,gBAAiB,IAAK,+CACvB,CAAC,iBAAkB,OAAQ,yBAC3B,CAAC,iBAAkB,IAAK,6BACxB,CAAC,eAAgB,OAAQ,oCACzB,CAAC,eAAgB,IAAK,wCACtB,CAAC,iBAAkB,OAAQ,qCAC3B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,OAAQ,qCAC3B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,OAAQ,+BAC3B,CAAC,iBAAkB,IAAK,mCACxB,CAAC,kBAAmB,SAAU,+BAC9B,CAAC,kBAAmB,IAAK,mCACzB,CAAC,kBAAmB,SAAU,+BAC9B,CAAC,kBAAmB,IAAK,mCACzB,CAAC,kBAAmB,SAAU,+BAC9B,CAAC,kBAAmB,IAAK,mCACzB,CAAC,kBAAmB,SAAU,+BAC9B,CAAC,kBAAmB,IAAK,mCACzB,CAAC,iBAAkB,OAAQ,+BAC3B,CAAC,iBAAkB,IAAK,mCACxB,CAAC,kBAAmB,SAAU,+BAC9B,CAAC,kBAAmB,IAAK,mCACzB,CAAC,kBAAmB,SAAU,+BAC9B,CAAC,kBAAmB,IAAK,mCACzB,CAAC,kBAAmB,SAAU,+BAC9B,CAAC,kBAAmB,IAAK,mCACzB,CAAC,kBAAmB,SAAU,+BAC9B,CAAC,kBAAmB,IAAK,mCACzB,CAAC,iBAAkB,OAAQ,6CAC3B,CAAC,iBAAkB,IAAK,iDACxB,CAAC,cAAe,OAAQ,gCACxB,CAAC,cAAe,IAAK,oCACrB,CAAC,iBAAkB,OAAQ,4BAC3B,CAAC,iBAAkB,IAAK,gCACxB,CAAC,mBAAoB,OAAQ,uCAC7B,CAAC,mBAAoB,IAAK,2CAC1B,CAAC,mBAAoB,OAAQ,uCAC7B,CAAC,mBAAoB,IAAK,2CAC1B,CAAC,gBAAiB,OAAQ,qCAC1B,CAAC,gBAAiB,IAAK,yCACvB,CAAC,gBAAiB,OAAQ,kCAC1B,CAAC,gBAAiB,IAAK,sCACvB,CAAC,gBAAiB,OAAQ,0BAC1B,CAAC,gBAAiB,IAAK,8BACvB,CAAC,cAAe,OAAQ,yBACxB,CAAC,cAAe,IAAK,6BACrB,CAAC,aAAc,OAAQ,4BACvB,CAAC,aAAc,IAAK,gCACpB,CAAC,cAAe,SAAU,4BAC1B,CAAC,cAAe,IAAK,gCACrB,CAAC,cAAe,SAAU,4BAC1B,CAAC,cAAe,IAAK,gCACrB,CAAC,aAAc,OAAQ,uCACvB,CAAC,aAAc,IAAK,2CACpB,CAAC,eAAgB,OAAQ,wCACzB,CAAC,eAAgB,IAAK,4CACtB,CAAC,eAAgB,OAAQ,wCACzB,CAAC,eAAgB,IAAK,4CACtB,CAAC,eAAgB,OAAQ,0BACzB,CAAC,eAAgB,IAAK,8BACtB,CAAC,gBAAiB,OAAQ,2BAC1B,CAAC,gBAAiB,IAAK,+BACvB,CAAC,iBAAkB,OAAQ,+BAC3B,CAAC,iBAAkB,IAAK,mCACxB,CAAC,iBAAkB,OAAQ,+BAC3B,CAAC,iBAAkB,IAAK,mCACxB,CAAC,mBAAoB,OAAQ,0BAC7B,CAAC,mBAAoB,IAAK,8BAC1B,CAAC,oBAAqB,SAAU,0BAChC,CAAC,oBAAqB,IAAK,8BAC3B,CAAC,oBAAqB,SAAU,0BAChC,CAAC,oBAAqB,IAAK,8BAC3B,CAAC,oBAAqB,SAAU,0BAChC,CAAC,oBAAqB,IAAK,8BAC3B,CAAC,oBAAqB,SAAU,0BAChC,CAAC,oBAAqB,IAAK,8BAC3B,CAAC,cAAe,OAAQ,6BACxB,CAAC,cAAe,IAAK,iCACrB,CAAC,cAAe,OAAQ,6BACxB,CAAC,cAAe,IAAK,iCACrB,CAAC,cAAe,OAAQ,6BACxB,CAAC,cAAe,IAAK,iCACrB,CAAC,cAAe,OAAQ,6BACxB,CAAC,cAAe,IAAK,iCACrB,CAAC,gBAAiB,OAAQ,8BAC1B,CAAC,gBAAiB,IAAK,kCACvB,CAAC,gBAAiB,OAAQ,8BAC1B,CAAC,gBAAiB,IAAK,kCACvB,CAAC,gBAAiB,OAAQ,8BAC1B,CAAC,gBAAiB,IAAK,kCACvB,CAAC,gBAAiB,OAAQ,8BAC1B,CAAC,gBAAiB,IAAK,kCACvB,CAAC,gBAAiB,OAAQ,4BAC1B,CAAC,gBAAiB,IAAK,gCACvB,CAAC,iBAAkB,SAAU,4BAC7B,CAAC,iBAAkB,IAAK,gCACxB,CAAC,iBAAkB,SAAU,4BAC7B,CAAC,iBAAkB,IAAK,gCACxB,CAAC,iBAAkB,OAAQ,6BAC3B,CAAC,iBAAkB,IAAK,iCACxB,CAAC,kBAAmB,SAAU,6BAC9B,CAAC,kBAAmB,IAAK,iCACzB,CAAC,kBAAmB,SAAU,6BAC9B,CAAC,kBAAmB,IAAK,iCACzB,CAAC,kBAAmB,OAAQ,+BAC5B,CAAC,kBAAmB,IAAK,mCACzB,CAAC,mBAAoB,SAAU,+BAC/B,CAAC,mBAAoB,IAAK,mCAC1B,CAAC,mBAAoB,SAAU,+BAC/B,CAAC,mBAAoB,IAAK,mCAC1B,CAAC,gBAAiB,OAAQ,2BAC1B,CAAC,gBAAiB,IAAK,+BACvB,CAAC,iBAAkB,SAAU,2BAC7B,CAAC,iBAAkB,IAAK,+BACxB,CAAC,iBAAkB,SAAU,2BAC7B,CAAC,iBAAkB,IAAK,+BACxB,CAAC,iBAAkB,SAAU,2BAC7B,CAAC,iBAAkB,IAAK,+BACxB,CAAC,iBAAkB,SAAU,2BAC7B,CAAC,iBAAkB,IAAK,+BACxB,CAAC,iBAAkB,SAAU,2BAC7B,CAAC,iBAAkB,IAAK,+BACxB,CAAC,iBAAkB,SAAU,2BAC7B,CAAC,iBAAkB,IAAK,+BACxB,CAAC,iBAAkB,SAAU,2BAC7B,CAAC,iBAAkB,IAAK,+BACxB,CAAC,iBAAkB,SAAU,2BAC7B,CAAC,iBAAkB,IAAK,+BACxB,CAAC,mBAAoB,OAAQ,6BAC7B,CAAC,mBAAoB,IAAK,iCAC1B,CAAC,oBAAqB,SAAU,6BAChC,CAAC,oBAAqB,IAAK,iCAC3B,CAAC,oBAAqB,SAAU,6BAChC,CAAC,oBAAqB,IAAK,iCAC3B,CAAC,gBAAiB,OAAQ,4BAC1B,CAAC,gBAAiB,IAAK,gCACvB,CAAC,iBAAkB,SAAU,4BAC7B,CAAC,iBAAkB,IAAK,gCACxB,CAAC,iBAAkB,SAAU,4BAC7B,CAAC,iBAAkB,IAAK,gCACxB,CAAC,iBAAkB,SAAU,4BAC7B,CAAC,iBAAkB,IAAK,gCACxB,CAAC,iBAAkB,SAAU,4BAC7B,CAAC,iBAAkB,IAAK,gCACxB,CAAC,gBAAiB,OAAQ,uBAC1B,CAAC,gBAAiB,IAAK,2BACvB,CAAC,kBAAmB,OAAQ,6BAC5B,CAAC,kBAAmB,IAAK,iCACzB,CAAC,eAAgB,OAAQ,4BACzB,CAAC,eAAgB,IAAK,gCACtB,CAAC,iBAAkB,OAAQ,6BAC3B,CAAC,iBAAkB,IAAK,iCACxB,CAAC,kBAAmB,SAAU,6BAC9B,CAAC,kBAAmB,IAAK,iCACzB,CAAC,kBAAmB,SAAU,6BAC9B,CAAC,kBAAmB,IAAK,iCACzB,CAAC,kBAAmB,OAAQ,4BAC5B,CAAC,kBAAmB,IAAK,gCACzB,CAAC,gBAAiB,OAAQ,uBAC1B,CAAC,gBAAiB,IAAK,2BACvB,CAAC,gBAAiB,OAAQ,+BAC1B,CAAC,gBAAiB,IAAK,mCACvB,CAAC,cAAe,OAAQ,+BACxB,CAAC,cAAe,IAAK,mCACrB,CAAC,iBAAkB,OAAQ,oCAC3B,CAAC,iBAAkB,IAAK,wCACxB,CAAC,kBAAmB,SAAU,oCAC9B,CAAC,kBAAmB,IAAK,wCACzB,CAAC,kBAAmB,SAAU,oCAC9B,CAAC,kBAAmB,IAAK,wCACzB,CAAC,cAAe,OAAQ,kCACxB,CAAC,cAAe,IAAK,sCACrB,CAAC,cAAe,OAAQ,oCACxB,CAAC,cAAe,IAAK,wCACrB,CAAC,cAAe,OAAQ,mCACxB,CAAC,cAAe,IAAK,uCACrB,CAAC,cAAe,OAAQ,uBACxB,CAAC,cAAe,IAAK,2BACrB,CAAC,eAAgB,SAAU,uBAC3B,CAAC,eAAgB,IAAK,2BACtB,CAAC,eAAgB,SAAU,uBAC3B,CAAC,eAAgB,IAAK,2BACtB,CAAC,gBAAiB,OAAQ,gCAC1B,CAAC,gBAAiB,IAAK,oCACvB,CAAC,eAAgB,OAAQ,mBACzB,CAAC,eAAgB,IAAK,uBACtB,CAAC,kBAAmB,OAAQ,yBAC5B,CAAC,kBAAmB,IAAK,6BACzB,CAAC,mBAAoB,SAAU,yBAC/B,CAAC,mBAAoB,IAAK,6BAC1B,CAAC,mBAAoB,SAAU,yBAC/B,CAAC,mBAAoB,IAAK,6BAC1B,CAAC,gBAAiB,OAAQ,uBAC1B,CAAC,gBAAiB,IAAK,2BACvB,CAAC,iBAAkB,OAAQ,8BAC3B,CAAC,iBAAkB,IAAK,kCACxB,CAAC,eAAgB,OAAQ,kCACzB,CAAC,eAAgB,IAAK,sCACtB,CAAC,iBAAkB,OAAQ,wBAC3B,CAAC,iBAAkB,IAAK,4BACxB,CAAC,aAAc,OAAQ,kCACvB,CAAC,aAAc,IAAK,sCACpB,CAAC,aAAc,OAAQ,iCACvB,CAAC,aAAc,IAAK,qCACpB,CAAC,cAAe,OAAQ,qCACxB,CAAC,cAAe,IAAK,yCACrB,CAAC,cAAe,OAAQ,mCACxB,CAAC,cAAe,IAAK,uCACrB,CAAC,eAAgB,OAAQ,2CACzB,CAAC,eAAgB,IAAK,+CACtB,CAAC,cAAe,OAAQ,mCACxB,CAAC,cAAe,IAAK,uCACrB,CAAC,cAAe,OAAQ,uBACxB,CAAC,cAAe,IAAK,2BACrB,CAAC,eAAgB,SAAU,uBAC3B,CAAC,eAAgB,IAAK,2BACtB,CAAC,eAAgB,SAAU,uBAC3B,CAAC,eAAgB,IAAK,2BACtB,CAAC,YAAa,OAAQ,mCACtB,CAAC,YAAa,IAAK,uCACnB,CAAC,aAAc,OAAQ,kCACvB,CAAC,aAAc,IAAK,sCACpB,CAAC,cAAe,OAAQ,uBACxB,CAAC,cAAe,IAAK,2BACrB,CAAC,cAAe,OAAQ,yCACxB,CAAC,cAAe,IAAK,6CACrB,CAAC,aAAc,OAAQ,iCACvB,CAAC,aAAc,IAAK,qCACpB,CAAC,gBAAiB,OAAQ,4BAC1B,CAAC,gBAAiB,IAAK,gCACvB,CAAC,kBAAmB,OAAQ,4BAC5B,CAAC,kBAAmB,IAAK,gCACzB,CAAC,mBAAoB,SAAU,4BAC/B,CAAC,mBAAoB,IAAK,gCAC1B,CAAC,mBAAoB,SAAU,4BAC/B,CAAC,mBAAoB,IAAK,gCAC1B,CAAC,mBAAoB,SAAU,4BAC/B,CAAC,mBAAoB,IAAK,gCAC1B,CAAC,mBAAoB,SAAU,4BAC/B,CAAC,mBAAoB,IAAK,gCAC1B,CAAC,mBAAoB,SAAU,4BAC/B,CAAC,mBAAoB,IAAK,gCAC1B,CAAC,mBAAoB,SAAU,4BAC/B,CAAC,mBAAoB,IAAK,gCAC1B,CAAC,mBAAoB,SAAU,4BAC/B,CAAC,mBAAoB,IAAK,gCAC1B,CAAC,gBAAiB,OAAQ,uBAC1B,CAAC,gBAAiB,IAAK,2BACvB,CAAC,iBAAkB,SAAU,uBAC7B,CAAC,iBAAkB,IAAK,2BACxB,CAAC,iBAAkB,SAAU,uBAC7B,CAAC,iBAAkB,IAAK,2BACxB,CAAC,iBAAkB,SAAU,uBAC7B,CAAC,iBAAkB,IAAK,2BACxB,CAAC,iBAAkB,SAAU,uBAC7B,CAAC,iBAAkB,IAAK,2BACxB,CAAC,iBAAkB,SAAU,uBAC7B,CAAC,iBAAkB,IAAK,2BACxB,CAAC,iBAAkB,SAAU,uBAC7B,CAAC,iBAAkB,IAAK,2BACxB,CAAC,iBAAkB,SAAU,uBAC7B,CAAC,iBAAkB,IAAK,2BACxB,CAAC,iBAAkB,SAAU,uBAC7B,CAAC,iBAAkB,IAAK,2BACxB,CAAC,iBAAkB,OAAQ,oCAC3B,CAAC,iBAAkB,IAAK,wCACxB,CAAC,gBAAiB,OAAQ,0BAC1B,CAAC,gBAAiB,IAAK,8BACvB,CAAC,gBAAiB,OAAQ,yBAC1B,CAAC,gBAAiB,IAAK,6BACvB,CAAC,kBAAmB,OAAQ,6BAC5B,CAAC,kBAAmB,IAAK,iCACzB,CAAC,iBAAkB,OAAQ,6CAC3B,CAAC,iBAAkB,IAAK,iDACxB,CAAC,eAAgB,OAAQ,4BACzB,CAAC,eAAgB,IAAK,gCACtB,CAAC,eAAgB,OAAQ,iCACzB,CAAC,eAAgB,IAAK,qCACtB,CAAC,iBAAkB,OAAQ,oDAC3B,CAAC,iBAAkB,IAAK,wDACxB,CAAC,iBAAkB,OAAQ,qCAC3B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,OAAQ,sCAC3B,CAAC,iBAAkB,IAAK,0CACxB,CAAC,iBAAkB,OAAQ,qCAC3B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,OAAQ,+CAC3B,CAAC,iBAAkB,IAAK,mDACxB,CAAC,kBAAmB,SAAU,+CAC9B,CAAC,kBAAmB,IAAK,mDACzB,CAAC,kBAAmB,SAAU,+CAC9B,CAAC,kBAAmB,IAAK,mDACzB,CAAC,iBAAkB,OAAQ,8CAC3B,CAAC,iBAAkB,IAAK,kDACxB,CAAC,gBAAiB,OAAQ,mCAC1B,CAAC,gBAAiB,IAAK,uCACvB,CAAC,iBAAkB,OAAQ,mDAC3B,CAAC,iBAAkB,IAAK,uDACxB,CAAC,iBAAkB,OAAQ,kDAC3B,CAAC,iBAAkB,IAAK,sDACxB,CAAC,iBAAkB,OAAQ,gDAC3B,CAAC,iBAAkB,IAAK,oDACxB,CAAC,iBAAkB,OAAQ,+CAC3B,CAAC,iBAAkB,IAAK,mDACxB,CAAC,gBAAiB,OAAQ,gDAC1B,CAAC,gBAAiB,IAAK,oDACvB,CAAC,kBAAmB,OAAQ,6BAC5B,CAAC,kBAAmB,IAAK,iCACzB,CAAC,mBAAoB,SAAU,6BAC/B,CAAC,mBAAoB,IAAK,iCAC1B,CAAC,mBAAoB,SAAU,6BAC/B,CAAC,mBAAoB,IAAK,iCAC1B,CAAC,gBAAiB,OAAQ,oCAC1B,CAAC,gBAAiB,IAAK,wCACvB,CAAC,iBAAkB,OAAQ,0CAC3B,CAAC,iBAAkB,IAAK,8CACxB,CAAC,gBAAiB,OAAQ,gCAC1B,CAAC,gBAAiB,IAAK,oCACvB,CAAC,gBAAiB,OAAQ,6BAC1B,CAAC,gBAAiB,IAAK,iCACvB,CAAC,iBAAkB,OAAQ,0CAC3B,CAAC,iBAAkB,IAAK,8CACxB,CAAC,iBAAkB,OAAQ,yCAC3B,CAAC,iBAAkB,IAAK,6CACxB,CAAC,kBAAmB,OAAQ,8BAC5B,CAAC,kBAAmB,IAAK,kCACzB,CAAC,mBAAoB,SAAU,8BAC/B,CAAC,mBAAoB,IAAK,kCAC1B,CAAC,mBAAoB,SAAU,8BAC/B,CAAC,mBAAoB,IAAK,kCAC1B,CAAC,mBAAoB,SAAU,8BAC/B,CAAC,mBAAoB,IAAK,kCAC1B,CAAC,kBAAmB,OAAQ,2BAC5B,CAAC,kBAAmB,IAAK,+BACzB,CAAC,iBAAkB,OAAQ,2BAC3B,CAAC,iBAAkB,IAAK,+BACxB,CAAC,kBAAmB,SAAU,2BAC9B,CAAC,kBAAmB,IAAK,+BACzB,CAAC,kBAAmB,SAAU,2BAC9B,CAAC,kBAAmB,IAAK,+BACzB,CAAC,iBAAkB,OAAQ,kCAC3B,CAAC,iBAAkB,IAAK,sCACxB,CAAC,kBAAmB,SAAU,kCAC9B,CAAC,kBAAmB,IAAK,sCACzB,CAAC,kBAAmB,SAAU,kCAC9B,CAAC,kBAAmB,IAAK,sCACzB,CAAC,kBAAmB,OAAQ,uBAC5B,CAAC,kBAAmB,IAAK,2BACzB,CAAC,gBAAiB,OAAQ,qCAC1B,CAAC,gBAAiB,IAAK,yCACvB,CAAC,gBAAiB,OAAQ,qCAC1B,CAAC,gBAAiB,IAAK,yCACvB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,gBAAiB,OAAQ,qCAC1B,CAAC,gBAAiB,IAAK,yCACvB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,iBAAkB,SAAU,qCAC7B,CAAC,iBAAkB,IAAK,yCACxB,CAAC,eAAgB,OAAQ,6BACzB,CAAC,eAAgB,IAAK,iCACtB,CAAC,gBAAiB,SAAU,6BAC5B,CAAC,gBAAiB,IAAK,iCACvB,CAAC,gBAAiB,SAAU,6BAC5B,CAAC,gBAAiB,IAAK,iCACvB,CAAC,gBAAiB,SAAU,6BAC5B,CAAC,gBAAiB,IAAK,iCACvB,CAAC,gBAAiB,SAAU,6BAC5B,CAAC,gBAAiB,IAAK,iCACvB,CAAC,gBAAiB,SAAU,6BAC5B,CAAC,gBAAiB,IAAK,iCACvB,CAAC,gBAAiB,SAAU,6BAC5B,CAAC,gBAAiB,IAAK,iCACvB,CAAC,gBAAiB,SAAU,6BAC5B,CAAC,gBAAiB,IAAK,iCACvB,CAAC,gBAAiB,SAAU,6BAC5B,CAAC,gBAAiB,IAAK,iCACvB,CAAC,qBAAsB,OAAQ,yCAC/B,CAAC,qBAAsB,IAAK,6CAC5B,CAAC,sBAAuB,SAAU,yCAClC,CAAC,sBAAuB,IAAK,6CAC7B,CAAC,sBAAuB,SAAU,yCAClC,CAAC,sBAAuB,IAAK,6CAC7B,CAAC,sBAAuB,SAAU,yCAClC,CAAC,sBAAuB,IAAK,6CAC7B,CAAC,qBAAsB,OAAQ,qCAC/B,CAAC,qBAAsB,IAAK,yCAC5B,CAAC,sBAAuB,SAAU,qCAClC,CAAC,sBAAuB,IAAK,yCAC7B,CAAC,sBAAuB,SAAU,qCAClC,CAAC,sBAAuB,IAAK,yCAC7B,CAAC,sBAAuB,SAAU,qCAClC,CAAC,sBAAuB,IAAK,yCAC7B,CAAC,oBAAqB,OAAQ,uCAC9B,CAAC,oBAAqB,IAAK,2CAC3B,CAAC,oBAAqB,OAAQ,mCAC9B,CAAC,oBAAqB,IAAK,uCAC3B,CAAC,gBAAiB,OAAQ,sBAC1B,CAAC,gBAAiB,IAAK,0BACvB,CAAC,iBAAkB,SAAU,sBAC7B,CAAC,iBAAkB,IAAK,0BACxB,CAAC,iBAAkB,SAAU,sBAC7B,CAAC,iBAAkB,IAAK,0BACxB,CAAC,iBAAkB,SAAU,sBAC7B,CAAC,iBAAkB,IAAK,0BACxB,CAAC,iBAAkB,SAAU,sBAC7B,CAAC,iBAAkB,IAAK,0BACxB,CAAC,gBAAiB,OAAQ,sBAC1B,CAAC,gBAAiB,IAAK,0BACvB,CAAC,iBAAkB,SAAU,sBAC7B,CAAC,iBAAkB,IAAK,0BACxB,CAAC,iBAAkB,SAAU,sBAC7B,CAAC,iBAAkB,IAAK,0BACxB,CAAC,iBAAkB,SAAU,sBAC7B,CAAC,iBAAkB,IAAK,0BACxB,CAAC,iBAAkB,SAAU,sBAC7B,CAAC,iBAAkB,IAAK,0BACxB,CAAC,kBAAmB,OAAQ,iCAC5B,CAAC,kBAAmB,IAAK,qCACzB,CAAC,cAAe,OAAQ,yBACxB,CAAC,cAAe,IAAK,6BACrB,CAAC,uBAAwB,IAAK,IAC9B,CAAC,mBAAoB,IAAK,IAC1B,CAAC,sBAAuB,IAAK,IAC7B,CAAC,sBAAuB,IAAK,IAC7B,CAAC,mBAAoB,IAAK,IAC1B,CAAC,mBAAoB,IAAK,IAC1B,CAAC,qBAAsB,IAAK,IAC5B,CAAC,oBAAqB,IAAK,IAC3B,CAAC,qBAAsB,IAAK,IAC5B,CAAC,qBAAsB,KAAM,IAC7B,CAAC,sBAAuB,KAAM,IAC9B,CAAC,qBAAsB,KAAM,IAC7B,CAAC,sBAAuB,KAAM,IAC9B,CAAC,qBAAsB,KAAM,IAC7B,CAAC,sBAAuB,KAAM,IAC9B,CAAC,oBAAqB,KAAM,IAC5B,CAAC,oBAAqB,KAAM,IAC5B,CAAC,qBAAsB,KAAM,IAC7B,CAAC,kBAAmB,KAAM,IAC1B,CAAC,uBAAwB,KAAM,IAC/B,CAAC,sBAAuB,KAAM,IAC9B,CAAC,qBAAsB,KAAM,IAC7B,CAAC,qBAAsB,KAAM,IAC7B,CAAC,oBAAqB,KAAM,IAC5B,CAAC,sBAAuB,KAAM,IAC9B,CAAC,sBAAuB,KAAM,IAC9B,CAAC,sBAAuB,KAAM,IAC9B,CAAC,sBAAuB,KAAM,IAC9B,CAAC,eAAgB,wBAAyB,iCAC1C,CAAC,eAAgB,wBAAyB,iCAC1C,CAAC,eAAgB,wBAAyB,iCAC1C,CAAC,eAAgB,wBAAyB,iCAC1C,CAAC,eAAgB,wBAAyB,wCAC1C,CAAC,eAAgB,wBAAyB,wCAC1C,CAAC,eAAgB,wBAAyB,wCAC1C,CAAC,eAAgB,wBAAyB,wCAC1C,CAAC,gBAAiB,QAAS,IAC3B,CAAC,sBAAuB,QAAS,IACjC,CAAC,cAAe,wBAAyB,qCACzC,CAAC,cAAe,wBAAyB,qCACzC,CAAC,eAAgB,wBAAyB,sCAC1C,CAAC,eAAgB,wBAAyB,sCAC1C,CAAC,gBAAiB,wBAAyB,wBAC3C,CAAC,YAAa,wBAAyB,mBACvC,CAAC,YAAa,wBAAyB,mBACvC,CAAC,YAAa,wBAAyB,mBACvC,CAAC,gBAAiB,QAAS,IAC3B,CAAC,sBAAuB,QAAS,IACjC,CAAC,gBAAiB,wBAAyB,0BAC3C,CAAC,gBAAiB,wBAAyB,0BAC3C,CAAC,eAAgB,wBAAyB,mBAC1C,CAAC,gBAAiB,QAAS,IAC3B,CAAC,sBAAuB,QAAS,IACjC,CAAC,YAAa,wBAAyB,kCACvC,CAAC,YAAa,wBAAyB,kCACvC,CAAC,YAAa,wBAAyB,kCACvC,CAAC,YAAa,wBAAyB,kCACvC,CAAC,cAAe,wBAAyB,2BACzC,CAAC,cAAe,wBAAyB,2BACzC,CAAC,cAAe,wBAAyB,2BACzC,CAAC,cAAe,wBAAyB,2BACzC,CAAC,gBAAiB,QAAS,IAC3B,CAAC,uBAAwB,QAAS,IAClC,CAAC,cAAe,wBAAyB,eACzC,CAAC,kBAAmB,wBAAyB,iCAC7C,CAAC,kBAAmB,wBAAyB,iCAC7C,CAAC,eAAgB,wBAAyB,oBAC1C,CAAC,eAAgB,wBAAyB,oBAC1C,CAAC,gBAAiB,SAAU,IAC5B,CAAC,uBAAwB,SAAU,IACnC,CAAC,YAAa,wBAAyB,sBACvC,CAAC,YAAa,wBAAyB,sBACvC,CAAC,YAAa,wBAAyB,sBACvC,CAAC,gBAAiB,QAAS,IAC3B,CAAC,uBAAwB,QAAS,IAClC,CAAC,gBAAiB,QAAS,IAC3B,CAAC,sBAAuB,QAAS,IACjC,CAAC,gBAAiB,QAAS,IAC3B,CAAC,uBAAwB,QAAS,IAClC,CAAC,mBAAoB,SAAU,IAI/B,CAAC,oBAAqB,YAAa,iBACnC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,yBAA0B,YAAa,YACxC,CAAC,wBAAyB,YAAa,iBACvC,CAAC,wBAAyB,YAAa,iBACvC,CAAC,mBAAoB,YAAa,2BAClC,CAAC,kBAAmB,YAAa,0BACjC,CAAC,oBAAqB,YAAa,kBACnC,CAAC,oBAAqB,YAAa,kBACnC,CAAC,oBAAqB,YAAa,qBACnC,CAAC,mBAAoB,YAAa,cAClC,CAAC,oBAAqB,YAAa,kBACnC,CAAC,oBAAqB,YAAa,kBACnC,CAAC,qBAAsB,YAAa,sDACpC,CAAC,oBAAqB,YAAa,qDACnC,CAAC,wBAAyB,YAAa,kBACvC,CAAC,wBAAyB,YAAa,kBACvC,CAAC,sBAAuB,YAAa,0BACrC,CAAC,uBAAwB,YAAa,2BACtC,CAAC,uBAAwB,YAAa,2BACtC,CAAC,uBAAwB,YAAa,2BACtC,CAAC,wBAAyB,YAAa,4BACvC,CAAC,wBAAyB,YAAa,4BACvC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,qBAAsB,YAAa,QACpC,CAAC,uBAAwB,YAAa,gBACtC,CAAC,0BAA2B,YAAa,eACzC,CAAC,oBAAqB,YAAa,OACnC,CAAC,oBAAqB,YAAa,wBACnC,CAAC,oBAAqB,YAAa,wBACnC,CAAC,oBAAqB,YAAa,wBACnC,CAAC,qBAAsB,YAAa,yBACpC,CAAC,qBAAsB,YAAa,yBACpC,CAAC,qBAAsB,YAAa,yBACpC,CAAC,sBAAuB,YAAa,0BACrC,CAAC,sBAAuB,YAAa,0BACrC,CAAC,uBAAwB,YAAa,sBACtC,CAAC,uBAAwB,YAAa,OACtC,CAAC,sBAAuB,YAAa,eACrC,CAAC,qBAAsB,YAAa,cACpC,CAAC,sBAAuB,YAAa,gBACrC,CAAC,sBAAuB,YAAa,wBACrC,CAAC,sBAAuB,YAAa,wBACrC,CAAC,sBAAuB,YAAa,wBACrC,CAAC,uBAAwB,YAAa,yBACtC,CAAC,uBAAwB,YAAa,yBACtC,CAAC,uBAAwB,YAAa,yBACtC,CAAC,oBAAqB,YAAa,wBACnC,CAAC,qBAAsB,YAAa,gBACpC,CAAC,qBAAsB,YAAa,gBACpC,CAAC,sBAAuB,YAAa,iBACrC,CAAC,uBAAwB,YAAa,kBACtC,CAAC,oBAAqB,YAAa,YACnC,CAAC,wBAAyB,YAAa,WACvC,CAAC,wBAAyB,YAAa,WACvC,CAAC,uBAAwB,YAAa,4BACtC,CAAC,uBAAwB,YAAa,SACtC,CAAC,uBAAwB,YAAa,SACtC,CAAC,uBAAwB,YAAa,SACtC,CAAC,uBAAwB,YAAa,SACtC,CAAC,uBAAwB,YAAa,SACtC,CAAC,uBAAwB,YAAa,SACtC,CAAC,uBAAwB,YAAa,SACtC,CAAC,uBAAwB,YAAa,SACtC,CAAC,uBAAwB,YAAa,iBACtC,CAAC,wBAAyB,YAAa,kBACvC,CAAC,mBAAoB,YAAa,YAClC,CAAC,uBAAwB,YAAa,WACtC,CAAC,uBAAwB,YAAa,WACtC,CAAC,sBAAuB,YAAa,8CACrC,CAAC,sBAAuB,YAAa,8CACrC,CAAC,sBAAuB,YAAa,2CACrC,CAAC,uBAAwB,YAAa,oCACtC,CAAC,wBAAyB,YAAa,qCACvC,CAAC,wBAAyB,YAAa,qCACvC,CAAC,qBAAsB,YAAa,6BACpC,CAAC,oBAAqB,YAAa,4BACnC,CAAC,yBAA0B,YAAa,mBACxC,CAAC,uBAAwB,YAAa,wBACtC,CAAC,wBAAyB,YAAa,kBACvC,CAAC,qBAAsB,YAAa,gBACpC,CAAC,yBAA0B,YAAa,yBACxC,CAAC,qBAAsB,YAAa,2BACpC,CAAC,uBAAwB,YAAa,wBACtC,CAAC,uBAAwB,YAAa,wBACtC,CAAC,mBAAoB,YAAa,gCAClC,CAAC,oBAAqB,YAAa,wBACnC,CAAC,qBAAsB,YAAa,wBACpC,CAAC,qBAAsB,YAAa,yBACpC,CAAC,qBAAsB,YAAa,yBACpC,CAAC,uBAAwB,YAAa,2BACtC,CAAC,qBAAsB,YAAa,mBACpC,CAAC,qBAAsB,YAAa,gBACpC,CAAC,yBAA0B,YAAa,yBACxC,CAAC,qBAAsB,YAAa,2BACpC,CAAC,uBAAwB,YAAa,wBACtC,CAAC,uBAAwB,YAAa,wBACtC,CAAC,mBAAoB,YAAa,+BAClC,CAAC,oBAAqB,YAAa,wBACnC,CAAC,qBAAsB,YAAa,wBACpC,CAAC,qBAAsB,YAAa,yBACpC,CAAC,qBAAsB,YAAa,yBACpC,CAAC,uBAAwB,YAAa,2BACtC,CAAC,qBAAsB,YAAa,0BACpC,CAAC,qBAAsB,YAAa,gBACpC,CAAC,yBAA0B,YAAa,yBACxC,CAAC,qBAAsB,YAAa,2BACpC,CAAC,uBAAwB,YAAa,wBACtC,CAAC,uBAAwB,YAAa,wBACtC,CAAC,mBAAoB,YAAa,gCAClC,CAAC,oBAAqB,YAAa,wBACnC,CAAC,qBAAsB,YAAa,wBACpC,CAAC,qBAAsB,YAAa,yBACpC,CAAC,qBAAsB,YAAa,yBACpC,CAAC,qBAAsB,YAAa,oBACpC,CAAC,wBAAyB,YAAa,6BACvC,CAAC,oBAAqB,YAAa,cACnC,CAAC,mBAAoB,YAAa,eAClC,CAAC,sBAAuB,YAAa,WACrC,CAAC,mBAAoB,YAAa,YAClC,CAAC,2BAA4B,YAAa,6BAC1C,CAAC,8BAA+B,YAAa,6CAC7C,CAAC,4BAA6B,YAAa,yCAC3C,CAAC,2BAA4B,YAAa,kBAC1C,CAAC,qBAAsB,YAAa,aACpC,CAAC,sBAAuB,YAAa,cACrC,CAAC,sBAAuB,YAAa,cACrC,CAAC,sBAAuB,YAAa,cACrC,CAAC,qBAAsB,YAAa,MACpC,CAAC,qBAAsB,YAAa,MACpC,CAAC,qBAAsB,YAAa,MACpC,CAAC,sBAAuB,YAAa,OACrC,CAAC,sBAAuB,YAAa,OACrC,CAAC,sBAAuB,YAAa,OACrC,CAAC,qBAAsB,YAAa,MACpC,CAAC,sBAAuB,YAAa,OACrC,CAAC,sBAAuB,YAAa,OACrC,CAAC,sBAAuB,YAAa,OACrC,CAAC,sBAAuB,YAAa,OACrC,CAAC,aAAc,YAAa,8BAC5B,CAAC,eAAgB,YAAa,0BAC9B,CAAC,2BAA4B,YAAa,qBAC1C,CAAC,2BAA4B,YAAa,YAC1C,CAAC,6BAA8B,YAAa,4BAC5C,CAAC,6BAA8B,YAAa,mCAC5C,CAAC,uBAAwB,YAAa,uBACtC,CAAC,6BAA8B,YAAa,yCAC5C,CAAC,sBAAuB,YAAa,gCACrC,CAAC,wBAAyB,YAAa,OACvC,CAAC,6BAA8B,YAAa,kCAC5C,CAAC,6BAA8B,YAAa,kCAC5C,CAAC,4BAA6B,YAAa,2BAC3C,CAAC,iCAAkC,YAAa,oCAChD,CAAC,iCAAkC,YAAa,kCAChD,CAAC,iCAAkC,YAAa,kCAChD,CAAC,gCAAiC,YAAa,kCAC/C,CAAC,4BAA6B,YAAa,8BAC3C,CAAC,4BAA6B,YAAa,6BAC3C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,yBAA0B,YAAa,uCACxC,CAAC,wBAAyB,YAAa,OACvC,CAAC,6BAA8B,YAAa,kCAC5C,CAAC,6BAA8B,YAAa,kCAC5C,CAAC,4BAA6B,YAAa,2BAC3C,CAAC,iCAAkC,YAAa,oCAChD,CAAC,iCAAkC,YAAa,kCAChD,CAAC,iCAAkC,YAAa,kCAChD,CAAC,gCAAiC,YAAa,kCAC/C,CAAC,4BAA6B,YAAa,8BAC3C,CAAC,4BAA6B,YAAa,6BAC3C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,wBAAyB,YAAa,OACvC,CAAC,6BAA8B,YAAa,kCAC5C,CAAC,6BAA8B,YAAa,kCAC5C,CAAC,4BAA6B,YAAa,2BAC3C,CAAC,iCAAkC,YAAa,oCAChD,CAAC,iCAAkC,YAAa,kCAChD,CAAC,iCAAkC,YAAa,kCAChD,CAAC,gCAAiC,YAAa,kCAC/C,CAAC,4BAA6B,YAAa,8BAC3C,CAAC,4BAA6B,YAAa,6BAC3C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,+BAAgC,YAAa,mCAC9C,CAAC,wBAAyB,YAAa,OACvC,CAAC,6BAA8B,YAAa,kCAC5C,CAAC,6BAA8B,YAAa,kCAC5C,CAAC,4BAA6B,YAAa,2BAC3C,CAAC,iCAAkC,YAAa,wCAChD,CAAC,iCAAkC,YAAa,sCAChD,CAAC,iCAAkC,YAAa,sCAChD,CAAC,gCAAiC,YAAa,sCAC/C,CAAC,4BAA6B,YAAa,8BAC3C,CAAC,4BAA6B,YAAa,6BAC3C,CAAC,gCAAiC,YAAa,uCAC/C,CAAC,gCAAiC,YAAa,uCAC/C,CAAC,gCAAiC,YAAa,uCAC/C,CAAC,gCAAiC,YAAa,uCAC/C,CAAC,+BAAgC,YAAa,sCAC9C,CAAC,+BAAgC,YAAa,sCAC9C,CAAC,+BAAgC,YAAa,sCAC9C,CAAC,8BAA+B,YAAa,qCAC7C,CAAC,0BAA2B,YAAa,OACzC,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,0BAA2B,YAAa,OACzC,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,2BAA4B,YAAa,OAC1C,CAAC,+BAAgC,YAAa,+BAC9C,CAAC,+BAAgC,YAAa,+BAC9C,CAAC,gCAAiC,YAAa,gCAC/C,CAAC,gCAAiC,YAAa,gCAC/C,CAAC,gCAAiC,YAAa,gCAC/C,CAAC,gCAAiC,YAAa,gCAC/C,CAAC,0BAA2B,YAAa,OACzC,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,0BAA2B,YAAa,OACzC,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,0BAA2B,YAAa,OACzC,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,0BAA2B,YAAa,OACzC,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,0BAA2B,YAAa,OACzC,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,0BAA2B,YAAa,OACzC,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,0BAA2B,YAAa,OACzC,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,0BAA2B,YAAa,OACzC,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,8BAA+B,YAAa,+BAC7C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,+BAAgC,YAAa,gCAC9C,CAAC,uBAAwB,YAAa,OACtC,CAAC,wBAAyB,YAAa,oBACvC,CAAC,iCAAkC,YAAa,6BAChD,CAAC,6BAA8B,YAAa,qDAC5C,CAAC,6BAA8B,YAAa,8BAC5C,CAAC,6BAA8B,YAAa,8BAC5C,CAAC,6BAA8B,YAAa,8BAC5C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,uBAAwB,YAAa,OACtC,CAAC,wBAAyB,YAAa,oBACvC,CAAC,iCAAkC,YAAa,6BAChD,CAAC,6BAA8B,YAAa,qDAC5C,CAAC,6BAA8B,YAAa,8BAC5C,CAAC,6BAA8B,YAAa,8BAC5C,CAAC,6BAA8B,YAAa,8BAC5C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,8BAA+B,YAAa,kCAC7C,CAAC,yBAA0B,YAAa,OACxC,CAAC,6BAA8B,YAAa,+BAC5C,CAAC,6BAA8B,YAAa,+BAC5C,CAAC,yBAA0B,YAAa,OACxC,CAAC,6BAA8B,YAAa,+BAC5C,CAAC,6BAA8B,YAAa,+BAC5C,CAAC,gBAAiB,YAAa,YAC/B,CAAC,oBAAqB,YAAa,WACnC,CAAC,oBAAqB,YAAa,WACnC,CAAC,mBAAoB,YAAa,kDAClC,CAAC,kBAAmB,YAAa,mGACjC,CAAC,iBAAkB,YAAa,qDAChC,CAAC,oBAAqB,YAAa,0EACnC,CAAC,kBAAmB,YAAa,gBACjC,CAAC,mBAAoB,YAAa,UAClC,CAAC,mBAAoB,YAAa,UAClC,CAAC,mBAAoB,YAAa,SAClC,CAAC,mBAAoB,YAAa,SAClC,CAAC,mBAAoB,YAAa,SAClC,CAAC,gBAAiB,YAAa,uBAC/B,CAAC,iBAAkB,YAAa,kBAChC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,mBAAoB,YAAa,uBAClC,CAAC,mBAAoB,YAAa,uBAClC,CAAC,mBAAoB,YAAa,uBAClC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,oBAAqB,YAAa,aACnC,CAAC,oBAAqB,YAAa,aACnC,CAAC,mBAAoB,YAAa,cAClC,CAAC,mBAAoB,YAAa,2BAClC,CAAC,oBAAqB,YAAa,4BACnC,CAAC,eAAgB,YAAa,YAC9B,CAAC,mBAAoB,YAAa,WAClC,CAAC,mBAAoB,YAAa,WAClC,CAAC,aAAc,YAAa,QAC5B,CAAC,aAAc,YAAa,QAC5B,CAAC,aAAc,YAAa,QAC5B,CAAC,aAAc,YAAa,QAC5B,CAAC,aAAc,YAAa,QAC5B,CAAC,cAAe,YAAa,SAC7B,CAAC,cAAe,YAAa,SAC7B,CAAC,cAAe,YAAa,SAC7B,CAAC,gBAAiB,YAAa,mBAC/B,CAAC,iBAAkB,YAAa,kBAChC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,mBAAoB,YAAa,uBAClC,CAAC,mBAAoB,YAAa,uBAClC,CAAC,mBAAoB,YAAa,uBAClC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,kBAAmB,YAAa,oBACjC,CAAC,eAAgB,YAAa,uBAC9B,CAAC,eAAgB,YAAa,YAC9B,CAAC,sBAAuB,YAAa,cACrC,CAAC,2BAA4B,YAAa,cAC1C,CAAC,2BAA4B,YAAa,cAC1C,CAAC,gCAAiC,YAAa,wBAC/C,CAAC,4BAA6B,YAAa,qBAC3C,CAAC,2BAA4B,YAAa,cAC1C,CAAC,yBAA0B,YAAa,gBACxC,CAAC,2BAA4B,YAAa,yBAC1C,CAAC,yBAA0B,YAAa,+CACxC,CAAC,wBAAyB,YAAa,oBACvC,CAAC,qBAAsB,YAAa,qBACpC,CAAC,sBAAuB,YAAa,sBACrC,CAAC,4BAA6B,YAAa,iCAC3C,CAAC,oBAAqB,YAAa,mBACnC,CAAC,0BAA2B,YAAa,eACzC,CAAC,4BAA6B,YAAa,iBAC3C,CAAC,0BAA2B,YAAa,eACzC,CAAC,4BAA6B,YAAa,iBAC3C,CAAC,0BAA2B,YAAa,gBACzC,CAAC,4BAA6B,YAAa,kBAC3C,CAAC,2BAA4B,YAAa,eAC1C,CAAC,6BAA8B,YAAa,iBAC5C,CAAC,2BAA4B,YAAa,eAC1C,CAAC,6BAA8B,YAAa,iBAC5C,CAAC,2BAA4B,YAAa,eAC1C,CAAC,6BAA8B,YAAa,iBAC5C,CAAC,2BAA4B,YAAa,eAC1C,CAAC,6BAA8B,YAAa,iBAC5C,CAAC,2BAA4B,YAAa,eAC1C,CAAC,6BAA8B,YAAa,iBAC5C,CAAC,2BAA4B,YAAa,eAC1C,CAAC,6BAA8B,YAAa,iBAC5C,CAAC,0BAA2B,YAAa,eACzC,CAAC,4BAA6B,YAAa,iBAC3C,CAAC,0BAA2B,YAAa,gBACzC,CAAC,4BAA6B,YAAa,kBAC3C,CAAC,4BAA6B,YAAa,gBAC3C,CAAC,8BAA+B,YAAa,kBAC7C,CAAC,uBAAwB,YAAa,sBACtC,CAAC,sBAAuB,YAAa,qBACrC,CAAC,wBAAyB,YAAa,qBACvC,CAAC,uBAAwB,YAAa,kBACtC,CAAC,oBAAqB,YAAa,OACnC,CAAC,qBAAsB,YAAa,sBACpC,CAAC,qBAAsB,YAAa,sBACpC,CAAC,sBAAuB,YAAa,uBACrC,CAAC,sBAAuB,YAAa,uBACrC,CAAC,sBAAuB,YAAa,uBACrC,CAAC,uBAAwB,YAAa,wBACtC,CAAC,uBAAwB,YAAa,wBACtC,CAAC,uBAAwB,YAAa,wBACtC,CAAC,wBAAyB,YAAa,yBACvC,CAAC,wBAAyB,YAAa,yBACvC,CAAC,wBAAyB,YAAa,yBACvC,CAAC,wBAAyB,YAAa,yBACvC,CAAC,yBAA0B,YAAa,0BACxC,CAAC,yBAA0B,YAAa,0BACxC,CAAC,wBAAyB,YAAa,iBACvC,CAAC,wBAAyB,YAAa,iBACvC,CAAC,wBAAyB,YAAa,iBACvC,CAAC,wBAAyB,YAAa,iBACvC,CAAC,yBAA0B,YAAa,kBACxC,CAAC,yBAA0B,YAAa,kBACxC,CAAC,yBAA0B,YAAa,kBACxC,CAAC,0BAA2B,YAAa,mBACzC,CAAC,0BAA2B,YAAa,mBACzC,CAAC,0BAA2B,YAAa,mBACzC,CAAC,2BAA4B,YAAa,oBAC1C,CAAC,2BAA4B,YAAa,oBAC1C,CAAC,2BAA4B,YAAa,oBAC1C,CAAC,2BAA4B,YAAa,oBAC1C,CAAC,4BAA6B,YAAa,qBAC3C,CAAC,4BAA6B,YAAa,qBAC3C,CAAC,wBAAyB,YAAa,aACvC,CAAC,yBAA0B,YAAa,gBACxC,CAAC,yBAA0B,YAAa,mBACxC,CAAC,gBAAiB,YAAa,cAC/B,CAAC,gBAAiB,YAAa,cAC/B,CAAC,gBAAiB,YAAa,cAC/B,CAAC,gBAAiB,YAAa,cAC/B,CAAC,oBAAqB,YAAa,oBACnC,CAAC,qBAAsB,YAAa,qBACpC,CAAC,qBAAsB,YAAa,qBACpC,CAAC,sBAAuB,YAAa,sBACrC,CAAC,4BAA6B,YAAa,gBAC3C,CAAC,4BAA6B,YAAa,oBAC3C,CAAC,4BAA6B,YAAa,oBAC3C,CAAC,4BAA6B,YAAa,oBAC3C,CAAC,6BAA8B,YAAa,qBAC5C,CAAC,6BAA8B,YAAa,qBAC5C,CAAC,8BAA+B,YAAa,sBAC7C,CAAC,+BAAgC,YAAa,uBAC9C,CAAC,yBAA0B,YAAa,cACxC,CAAC,2BAA4B,YAAa,gBAC1C,CAAC,4BAA6B,YAAa,iBAC3C,CAAC,0BAA2B,YAAa,oBACzC,CAAC,uBAAwB,YAAa,YACtC,CAAC,yBAA0B,YAAa,cACxC,CAAC,8BAA+B,YAAa,gCAC7C,CAAC,8BAA+B,YAAa,2BAC7C,CAAC,8BAA+B,YAAa,mDAC7C,CAAC,6BAA8B,YAAa,6HAC5C,CAAC,8BAA+B,YAAa,eAC7C,CAAC,2BAA4B,YAAa,6BAC1C,CAAC,mCAAoC,YAAa,oBAClD,CAAC,6BAA8B,YAAa,mCAC5C,CAAC,8BAA+B,YAAa,8CAC7C,CAAC,gCAAiC,YAAa,sCAC/C,CAAC,2BAA4B,YAAa,gBAC1C,CAAC,2BAA4B,YAAa,oBAC1C,CAAC,2BAA4B,YAAa,oBAC1C,CAAC,2BAA4B,YAAa,oBAC1C,CAAC,4BAA6B,YAAa,qBAC3C,CAAC,4BAA6B,YAAa,qBAC3C,CAAC,6BAA8B,YAAa,sBAC5C,CAAC,8BAA+B,YAAa,uBAC7C,CAAC,wBAAyB,YAAa,cACvC,CAAC,0BAA2B,YAAa,gBACzC,CAAC,2BAA4B,YAAa,iBAC1C,CAAC,yBAA0B,YAAa,oBACxC,CAAC,wBAAyB,YAAa,2BACvC,CAAC,wBAAyB,YAAa,8BACvC,CAAC,uBAAwB,YAAa,sBACtC,CAAC,qBAAsB,YAAa,sBACpC,CAAC,yBAA0B,YAAa,oBACxC,CAAC,sBAAuB,YAAa,uBACrC,CAAC,qBAAsB,YAAa,uCACpC,CAAC,oBAAqB,YAAa,yCACnC,CAAC,uBAAwB,YAAa,uDACtC,CAAC,wBAAyB,YAAa,eACvC,CAAC,sBAAuB,YAAa,aACrC,CAAC,sBAAuB,YAAa,yBACrC,CAAC,wBAAyB,YAAa,qCACvC,CAAC,qBAAsB,YAAa,oDACpC,CAAC,oBAAqB,YAAa,mDACnC,CAAC,mBAAoB,YAAa,mDAClC,CAAC,sBAAuB,YAAa,qBACrC,CAAC,uBAAwB,YAAa,kBACtC,CAAC,uBAAwB,YAAa,gBACtC,CAAC,sBAAuB,YAAa,gBACrC,CAAC,sBAAuB,YAAa,gBACrC,CAAC,sBAAuB,YAAa,gBACrC,CAAC,sBAAuB,YAAa,gBACrC,CAAC,sBAAuB,YAAa,2BACrC,CAAC,sBAAuB,YAAa,2BACrC,CAAC,uBAAwB,YAAa,4BACtC,CAAC,2BAA4B,YAAa,kBAC1C,CAAC,4BAA6B,YAAa,wBAC3C,CAAC,6BAA8B,YAAa,mBAC5C,CAAC,8BAA+B,YAAa,0BAC7C,CAAC,uBAAwB,YAAa,iBACtC,CAAC,uBAAwB,YAAa,mBACtC,CAAC,uBAAwB,YAAa,mBACtC,CAAC,uBAAwB,YAAa,mBACtC,CAAC,oBAAqB,YAAa,YACnC,CAAC,wBAAyB,YAAa,0BACvC,CAAC,sBAAuB,YAAa,uBACrC,CAAC,yBAA0B,YAAa,iBACxC,CAAC,yBAA0B,YAAa,mBACxC,CAAC,yBAA0B,YAAa,iBACxC,CAAC,yBAA0B,YAAa,mBACxC,CAAC,uBAAwB,YAAa,8EACtC,CAAC,wBAAyB,YAAa,8EACvC,CAAC,wBAAyB,YAAa,wBACvC,CAAC,2BAA4B,YAAa,wDAC1C,CAAC,4BAA6B,YAAa,wDAC3C,CAAC,6BAA8B,YAAa,kEAC5C,CAAC,wBAAyB,YAAa,wCACvC,CAAC,0BAA2B,YAAa,0DACzC,CAAC,wBAAyB,YAAa,yDACvC,CAAC,0BAA2B,YAAa,8CACzC,CAAC,4BAA6B,YAAa,mDAC3C,CAAC,gCAAiC,YAAa,2CAC/C,CAAC,+BAAgC,YAAa,4CAC9C,CAAC,uBAAwB,YAAa,sCACtC,CAAC,uBAAwB,YAAa,sCACtC,CAAC,uBAAwB,YAAa,sCACtC,CAAC,uBAAwB,YAAa,sCACtC,CAAC,wBAAyB,YAAa,iBACvC,CAAC,wBAAyB,YAAa,iBACvC,CAAC,yBAA0B,YAAa,kBACxC,CAAC,mBAAoB,YAAa,mBAClC,CAAC,oBAAqB,YAAa,YACnC,CAAC,qBAAsB,YAAa,aACpC,CAAC,iBAAkB,YAAa,iCAChC,CAAC,gBAAiB,YAAa,oCAC/B,CAAC,0BAA2B,YAAa,qBACzC,CAAC,uBAAwB,YAAa,eACtC,CAAC,wBAAyB,YAAa,gCACvC,CAAC,uBAAwB,YAAa,mBACtC,CAAC,oBAAqB,YAAa,aACnC,CAAC,uBAAwB,YAAa,kCACtC,CAAC,wBAAyB,YAAa,8CACvC,CAAC,mBAAoB,YAAa,wBAClC,CAAC,oBAAqB,YAAa,aACnC,CAAC,wBAAyB,YAAa,kCACvC,CAAC,uBAAwB,YAAa,8CACtC,CAAC,qBAAsB,YAAa,qBACpC,CAAC,sBAAuB,YAAa,0BACrC,CAAC,uBAAwB,YAAa,2BACtC,CAAC,uBAAwB,YAAa,2BACtC,CAAC,uBAAwB,YAAa,oCACtC,CAAC,uBAAwB,YAAa,oCACtC,CAAC,0BAA2B,YAAa,wBACzC,CAAC,sBAAuB,YAAa,mBACrC,CAAC,uBAAwB,YAAa,oBACtC,CAAC,uBAAwB,YAAa,oBACtC,CAAC,uBAAwB,YAAa,yBACtC,CAAC,uBAAwB,YAAa,yBACtC,CAAC,uBAAwB,YAAa,yBACtC,CAAC,uBAAwB,YAAa,yBACtC,CAAC,wBAAyB,YAAa,6CACvC,CAAC,wBAAyB,YAAa,8CACvC,CAAC,8BAA+B,YAAa,qBAC7C,CAAC,6BAA8B,YAAa,oBAC5C,CAAC,uBAAwB,YAAa,0BACtC,CAAC,sBAAuB,YAAa,mBACrC,CAAC,0BAA2B,YAAa,aACzC,CAAC,sBAAuB,YAAa,eACrC,CAAC,qBAAsB,YAAa,cACpC,CAAC,qBAAsB,YAAa,uBACpC,CAAC,qBAAsB,YAAa,6BACpC,CAAC,qBAAsB,YAAa,6BACpC,CAAC,yBAA0B,YAAa,eACxC,CAAC,wBAAyB,YAAa,cACvC,CAAC,0BAA2B,YAAa,yBACzC,CAAC,0BAA2B,YAAa,iCACzC,CAAC,uBAAwB,YAAa,cACtC,CAAC,uBAAwB,YAAa,eACtC,CAAC,0BAA2B,YAAa,8BACzC,CAAC,yBAA0B,YAAa,6BACxC,CAAC,yBAA0B,YAAa,6BACxC,CAAC,0BAA2B,YAAa,8BACzC,CAAC,yBAA0B,YAAa,6BACxC,CAAC,0BAA2B,YAAa,8BACzC,CAAC,yBAA0B,YAAa,6BACxC,CAAC,yBAA0B,YAAa,6BACxC,CAAC,0BAA2B,YAAa,8BACzC,CAAC,yBAA0B,YAAa,6BACxC,CAAC,oBAAqB,YAAa,uBACnC,CAAC,qBAAsB,YAAa,kBACpC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,uBAAwB,YAAa,uBACtC,CAAC,uBAAwB,YAAa,uBACtC,CAAC,uBAAwB,YAAa,uBACtC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,oBAAqB,YAAa,mBACnC,CAAC,qBAAsB,YAAa,kBACpC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,uBAAwB,YAAa,uBACtC,CAAC,uBAAwB,YAAa,uBACtC,CAAC,uBAAwB,YAAa,uBACtC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,sBAAuB,YAAa,oBACrC,CAAC,sBAAuB,YAAa,qBAGjCC,EAAaD,EAASE,QAAO,SAACC,EAAKC,GAEvC,OADAD,EAAIC,EAAQ,IAAMA,EACXD,IACN,IAEYH,IC3jEAK,EAzWE,CACf,MACA,MACA,MACA,OACA,SACA,SACA,SACA,SACA,QACA,QACA,QACA,QACA,aACA,aACA,YACA,kBACA,aACA,aACA,YACA,kBACA,aACA,aACA,YACA,kBACA,cACA,cACA,cACA,cACA,aACA,aACA,aACA,aACA,UACA,UACA,UACA,WACA,gBACA,eACA,gBACA,oBACA,oBACA,mBACA,qBACA,sBACA,uBACA,uBACA,sBACA,uBACA,YACA,YACA,eACA,cACA,eACA,aACA,aACA,aACA,YACA,aACA,eACA,gBACA,iBACA,iBACA,gBACA,gBACA,iBACA,YACA,aACA,cACA,eACA,WACA,cACA,aACA,WACA,WACA,WACA,WACA,WACA,WACA,eACA,gBACA,iBACA,kBACA,iBACA,oBACA,mBACA,iBACA,iBACA,iBACA,iBACA,gBACA,gBACA,mBACA,mBACA,mBACA,mBACA,mBACA,mBACA,mBACA,mBACA,mBACA,mBACA,oBACA,kBACA,kBACA,YACA,eACA,gBACA,gBACA,gBACA,aACA,gBACA,gBACA,gBACA,aACA,gBACA,gBACA,gBACA,gBACA,YACA,eACA,eACA,eACA,YACA,eACA,eACA,eACA,WACA,iBACA,iBACA,iBACA,iBACA,iBACA,iBACA,iBACA,iBACA,iBACA,YACA,eACA,eACA,eACA,YACA,eACA,eACA,eACA,WACA,iBACA,iBACA,iBACA,iBACA,iBACA,iBACA,iBACA,iBACA,iBACA,aACA,aACA,aACA,aACA,aACA,gBACA,cACA,eACA,cACA,eACA,gBACA,eACA,YACA,YACA,YACA,cACA,cACA,cACA,cACA,aACA,YACA,eACA,cACA,aACA,aACA,YACA,iBACA,iBACA,iBACA,iBACA,gBACA,eACA,eACA,eACA,eACA,eACA,iBACA,gBACA,kBACA,kBACA,aACA,eACA,cACA,cACA,eACA,aACA,aACA,aACA,cACA,cACA,eACA,aACA,aACA,iBACA,aACA,aACA,eACA,gBACA,YACA,oBACA,oBACA,oBACA,oBACA,uBACA,uBACA,uBACA,uBACA,qBACA,sBACA,uBACA,sBACA,mBACA,mBACA,mBACA,mBACA,mBACA,sBACA,sBACA,qBACA,sBACA,qBACA,kBACA,kBACA,kBACA,kBACA,mBACA,mBACA,mBACA,mBACA,mBACA,mBACA,aACA,aACA,cACA,eACA,gBACA,cACA,eACA,YACA,YACA,YACA,aACA,aACA,aACA,aACA,aACA,aACA,aACA,eACA,eACA,eACA,gBACA,cACA,kBACA,kBACA,iBACA,eACA,cACA,eACA,cACA,eACA,iBACA,iBACA,iBACA,iBACA,gBACA,gBACA,gBACA,gBACA,gBACA,gBACA,gBACA,gBACA,eACA,gBACA,gBACA,gBACA,iBACA,kBACA,mBACA,gBACA,gBACA,gBACA,gBACA,mBACA,mBACA,mBACA,iBACA,iBACA,iBACA,iBACA,iBACA,iBACA,iBACA,iBACA,iBACA,iBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,cACA,cACA,cACA,eACA,eACA,eACA,cACA,eACA,kBACA,mBACA,mBACA,mBACA,mBACA,mBACA,mBACA,mBACA,mBACA,mBACA,mBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,oBACA,qBAwDIC,EAnDqB,CACzB,CAAC,OAAQ,sBACT,CAAC,MAAO,OACR,CAAC,UAAW,oBACZ,CAAC,UAAW,oBACZ,CAAC,UAAW,oBACZ,CAAC,MAAO,iBACR,CAAC,OAAQ,qBACT,CAAC,MAAO,mBACR,CAAC,SAAU,wBACX,CAAC,UAAW,WACZ,CAAC,MAAO,qBACR,CAAC,QAAS,gBACV,CAAC,MAAO,6BACR,CAAC,UAAW,oBACZ,CAAC,SAAU,kCACX,CAAC,UAAW,kCACZ,CAAC,SAAU,iBACX,CAAC,OAAQ,SACT,CAAC,UAAW,WACZ,CAAC,UAAW,YACZ,CAAC,KAAM,qBACP,CAAC,MAAO,+BACR,CAAC,MAAO,iBACR,CAAC,MAAO,6BACR,CAAC,UAAW,oBACZ,CAAC,MAAO,OACR,CAAC,SAAU,wBACX,CAAC,UAAW,WACZ,CAAC,MAAO,+BACR,CAAC,QAAS,gBACV,CAAC,OAAQ,SACT,CAAC,UAAW,WACZ,CAAC,UAAW,kCACZ,CAAC,OAAQ,aACT,CAAC,UAAW,oBACZ,CAAC,UAAW,oBACZ,CAAC,MAAO,qBACR,CAAC,UAAW,oBACZ,CAAC,MAAO,+BACR,CAAC,SAAU,kCACX,CAAC,MAAO,+BACR,CAAC,MAAO,uBACR,CAAC,MAAO,mBACR,CAAC,MAAO,sBACR,CAAC,QAAS,mEACV,CAAC,QAAS,iBACV,CAAC,OAAQ,qBACT,CAAC,MAAO,oBAGkCJ,QAAO,SAACC,EAAKI,GAEvD,OADAJ,EAAII,EAAG,IAAMA,EACNJ,IACN,ICvaGtC,EAAK,IAAIC,IAAW,CACxB0C,UAAW,SAAUC,EAAKC,GACxB,GAAIA,GAAQC,cAAiBD,GAC3B,IACE,OAAOC,YAAeD,EAAMD,GAAKG,MACjC,MAAOC,IAGX,MAAO,IAETC,MAAM,IA2GOC,EA7BG7F,aAAS,SAAmBlE,GAAQ,IAC7CsE,EAAeD,cAAfC,YACH0F,EAAY,KAChB,GAAI1F,EAAa,CACf,IAAM9C,EAAQe,EAAMe,SAASgB,GAC7B0F,EAAYxI,EACV,kBAAC,IAAMyG,SAAP,KACE,4BAAKzG,EAAMC,OACX,yBAAKtB,UAAU,cAlFJ,SAAoBuB,GACrC,IAAMuI,EAAa,GACnBlC,QAAQC,IAAI2B,cAAiB,MAE7B,IA0DMG,EAAOjD,EAAGuB,OAAO1G,GACjBwI,EAAMC,IAAgBL,EAAM,CAACM,UAxCjB,SAASA,EAAUC,EAAMC,GAIzC,GADAvC,QAAQC,IAAIqC,EAAKE,SACC,cAAdF,EAAKzJ,KACPyJ,EAAKzJ,KAAO,YACP,GAAIyJ,EAAKE,SAAkC,iBAAvBF,EAAKE,QAAQC,MAA0B,CAChE,IAAMpB,EAAUH,EAAWoB,EAAKnK,SAAS,GAAGuK,MACxCrB,IACFiB,EAAKE,QAAQ9I,MAAb,UAAwB2H,EAAQ,GAAhC,aAAuCA,EAAQ,IAC/CiB,EAAKE,QAAQC,MAAQ,qCAElB,GAAIH,EAAKE,SAAkC,kBAAvBF,EAAKE,QAAQC,MAA2B,CACjE,IAAME,EAAgBL,EAAKnK,SAAS,GAAGuK,KAAKE,MAAM,KAAK,GACjDC,EAAiBF,EAAcrH,MAAM,GAAI,GAEzCwH,EAAgBvB,EAAiBoB,GAAiBpB,EAAiBoB,GAAiBpB,EAAiBsB,GACvGC,IACFR,EAAKE,QAAQ9I,MAAb,UAAwBoJ,EAAc,GAAtC,aAA6CA,EAAc,IAC3DR,EAAKE,QAAQC,MAAQ,qCAElB,IAAkB,QAAdH,EAAKxI,KAAgB,CAAC,IAAD,EACIwI,EAAKnK,SAAS,GAAGuK,KAAKE,MAAM,KADhC,mBACvB9G,EADuB,KACb8C,EADa,KACLC,EADK,KAI9B,OAFAqD,EAAWxD,KAAK,kBAAC,EAAD,CAAUL,IAAG,mBAAcvC,EAAd,YAA0B8C,EAA1B,YAAoCC,GAAS/C,SAAUA,EAAU8C,OAAQA,EAC5EC,MAAOA,KAC1B,kBAAC,EAAD,CAAc/C,SAAUA,EAAU8C,OAAQA,EAAQC,MAAOA,IAC3D,GAAkB,QAAdyD,EAAKxI,KACd,OAAO,kBAAC,EAAD,CAAekC,KAAMsG,EAAKnK,SAAS,GAAGuK,OACxC,GAAkB,UAAdJ,EAAKxI,KACd,OAAO,kBAAC,EAAD,CAAWL,MAAO6I,EAAKnK,SAAS,GAAGuK,OACrC,GAAkB,YAAdJ,EAAKxI,KAKd,OAJAwI,EAAKxI,KAAO,MACZwI,EAAKE,QAAU,CACb,MAAS,gBAEJO,+BAAqBT,EAAMC,EAAOF,KAKYW,gBA3DjC,SAAyBC,GAgB/C,OAfAA,EAAM/E,KAAI,SAAAoE,GAGR,GAAkB,QAAdA,EAAKxI,MAAkBwI,EAAKnK,SAASkD,OAAQ,CAC/C,IAAM6H,EAAQZ,EAAKnK,SAASI,QAAO,SAAA4K,GAAC,MAAe,SAAXA,EAAErJ,QADK,uBAE/C,YAAmBoJ,EAAnB,+CAA0B,CAAC,IAAhBE,EAAe,+BACxB,YAAoBA,EAAKjL,SAAzB,+CAAmC,CAAC,IAAzBkL,EAAwB,QAC7BC,IAAgBD,KAClBA,EAAMxK,KAAO,cAHO,oFAFqB,mFAUjD,OAAOyJ,KAEFW,KA4CT,OACE,kBAAC,IAAM/C,SAAP,KACGiC,EACD,yBAAK/J,UAAU,cACZ8J,IAc4BqB,CAAW9J,EAAME,QAE9C,wCAAc4C,EAAd,eAEN,IAAK0F,EAAW,CACd,IAAMjF,EAAwBxC,EAAMwC,sBAC9BvD,EAAQe,EAAMe,SAASyB,GAC7BiF,EAAYxI,EAAQ,4BAAKA,EAAMC,OAAc,KAE/C,OACE,yBACEtB,UAAU,aACVoF,QAAS,SAAAC,GAAC,OAAIA,EAAEC,oBAEhB,6BACGuE,OCxGMuB,EAnBMrH,aAAS,SAAsBlE,GAAQ,IAAD,EACrBqE,cAA3BR,EADgD,EAChDA,SAAU8C,EADsC,EACtCA,OAAQC,EAD8B,EAC9BA,MACnB4E,EAAcjJ,EAAMkB,YAAYI,GACtC,OACI,yBACI1D,UAAU,2BACVoF,QAAS,SAAAC,GAAC,OAAIA,EAAEC,oBAEhB,6BACI,4BAAK+F,EAAY3J,KAAjB,aACA,4BAAK2J,EAAY/J,OACjB,6BAAM+J,EAAYxJ,aAClB,kBAAC,EAAD,CAAU6B,SAAUA,EAAU8C,OAAQA,EAAQC,MAAOA,SCXjE6E,IAAW,EAmBAC,OAlBf,WACE,IAAKD,GAAU,CACbA,IAAW,EACX,IAAME,EAAIhC,cAAiB,KACrBiC,EAAgBD,EAAEE,gBAExB9D,QAAQC,IAAI,SAAU2D,GACtBC,EAAcE,SAAS1C,SAAvB,WAAsCJ,EAAS/C,KAAI,SAAA8F,GAAC,OAAIA,EAAE,MAAIvL,KAAK,MACnEoL,EAAcE,SAASE,UAAvB,WAAuC3C,EAAS7I,KAAK,MACrDuH,QAAQC,IAAI,MAAO4D,GACnBjC,mBAAsB,OAAO,kBAAMiC,OCJvC,SAASK,GAAQC,GAEhB,IAAIC,EAAU,IAAIC,eAGlB,OAFAD,EAAQE,KAAM,MAAOH,GAAQ,GAC7BC,EAAQG,KAAM,MACPH,EAAQI,aAEhB,IAAMC,GAAgBP,GAAQQ,KACxBC,GAAkBT,GAAQU,KAEhCpK,EAAMU,QAAQ2J,QAAWJ,IAAe9J,MACxCH,EAAMQ,UAAU6J,QAAWF,IAAiBlK,QAC5CD,EAAMS,cAAc6J,EAAoBC,MAIxCpB,KA4BeqB,OA1Bf,WACI,OACI,kBAAC,IAAD,KACI,yBAAK5M,UAAU,OACX,yDACA,kBAAC,IAAD,KACI,kBAAC,IAAD,CAAO6M,KAAK,oCACR,kBAAC,EAAD,MACA,kBAAC,EAAD,OAEJ,kBAAC,IAAD,CAAOA,KAAK,wCACR,kBAAC,EAAD,MACA,kBAAC,EAAD,OAEJ,kBAAC,IAAD,CAAOA,KAAK,KACR,kBAAC,EAAD,MACA,kBAAC,EAAD,QAGR,yBAAK7M,UAAU,gBCvCX8M,QACW,cAA7BC,OAAOC,SAASC,UAEe,UAA7BF,OAAOC,SAASC,UAEhBF,OAAOC,SAASC,SAASC,MACvB,2DCZNC,IAASlF,OAAO,kBAAC,GAAD,MAASmF,SAASC,eAAe,SD6H3C,kBAAmBC,WACrBA,UAAUC,cAAcC,MACrBC,MAAK,SAAAC,GACJA,EAAaC,gBAEdC,OAAM,SAAAC,GACLjG,QAAQiG,MAAMA,EAAMC,a,mBEzI5BC,EAAOC,QAAU,IAA0B,6C,mBCA3CD,EAAOC,QAAU,IAA0B,+C","file":"static/js/main.9af1e55c.chunk.js","sourcesContent":["import React from \"react\";\nimport PropTypes from \"prop-types\";\n\nconst PinRow = function PinRow(props) {\n    const {pin, children} = props;\n    return (\n        <div className={`pin-row pin-${pin.pin}`}>\n            {children}\n        </div>\n    )\n};\nPinRow.propTypes = {\n    children: PropTypes.arrayOf(PropTypes.node),\n    pin: PropTypes.object.isRequired,\n};\nexport default PinRow;","const cls = function cls(...args) {\n    return args.filter(arg => arg).join(' ')\n};\n\nexport default cls;","import { types } from \"mobx-state-tree\";\n\n\nconst PinAttributeModel = types.model({\n    type: types.string,\n    label: types.string,\n    alt: types.optional(types.boolean, false),\n    groups: types.array(types.string),\n});\n\nconst PinModel = types.model({\n    pin: types.number,\n    attributes: types.array(PinAttributeModel),\n});\n\nconst TopicModel = types.model( {\n    topic: types.string,\n    title: types.string,\n    text: types.string,\n    chip: types.optional(types.boolean, false)\n});\n\nconst FieldModel = types.model({\n    name: types.maybeNull(types.string),\n    title: types.maybeNull(types.string),\n    size: types.optional(types.number, 1),\n    description: types.maybeNull(types.string),\n    relatedGroups: types.array(types.string),\n});\n\nconst OffsetModel = types.model({\n    name: types.string,\n    title: types.string,\n    fields: types.array(FieldModel),\n    description: types.maybeNull(types.string),\n});\n\nconst RegistryModel = types.model({\n    name: types.string,\n    datasheetPage: types.maybeNull(types.number),\n    offsets: types.array(OffsetModel)\n});\n\nconst Store = types.model({\n    topics: types.array(TopicModel),\n    registries: types.array(RegistryModel),\n    pins: types.array(PinModel),\n    highlightGroups: types.array(types.string),\n    datasheetUrl: types.optional(types.string, \"http://ww1.microchip.com/downloads/en/DeviceDoc/ATtiny214-414-814-DataSheet-DS40001912C.pdf\")\n\n}).actions(self => ({\n    setTopics(topics) {\n        self.topics = topics;\n    },\n    setRegistries(registries) {\n        self.registries = registries;\n    },\n    setPins(pins) {\n        self.pins = pins;\n    },\n    setHighlightGroups(highlightGroups) {\n        if (highlightGroups !== self.highlightGroups) {\n            self.highlightGroups = highlightGroups ? highlightGroups : []\n        }\n    },\n})).views(self => ({\n    get primaryHighlightGroup() {\n        return self.highlightGroups.length ? self.highlightGroups[0] : null\n    },\n    get secondaryHighlightGroups() {\n        return self.highlightGroups.slice(1)\n    },\n    getTopic(topic) {\n        return self.topics.find((t) => t.topic === topic)\n    },\n    getRegistry(registryName) {\n        return self.registries.find((r) => r.name === registryName)\n    },\n    getRegistryDatasheetLink(registry) {\n        return self.getDatasheetPageLink(registry.datasheetPage)\n    },\n     getDatasheetPageLink(page) {\n        return page ? `${self.datasheetUrl}#page=${page}` : null\n    },\n    get chipTopics() {\n        return self.topics.filter(t => t.chip)\n    }\n\n}));\n\nconst store = Store.create();\nexport default store","import React from \"react\";\nimport \"./pin-attribute.scss\";\nimport cls from \"../utils/cls\";\nimport store from \"../store\";\nimport { observer } from 'mobx-react'\nimport {getSnapshot} from \"mobx-state-tree\";\nimport {useParams} from \"react-router\";\nimport {Link} from \"react-router-dom\";\n\nconst PinAttribute = observer(function PinAttribute(props) {\n    const { pin, attribute } = props;\n    const { label, type, alt, groups } = attribute;\n    const params = useParams();\n    const activeGroup = params.activeGroup;\n    const activePin = parseInt(params.activePin);\n    const pinPrimaryGroup = groups.length ? groups[0] : null;\n\n    const pinActive = activePin && activePin === pin.pin;\n    const pinInActiveGroup = groups.includes(activeGroup);\n    const pinInactive =  activeGroup && !pinInActiveGroup;\n    const pinPrimaryHighlight =  groups.includes(store.primaryHighlightGroup);\n    const pinSecondaryHighlight = !pinPrimaryHighlight && store.secondaryHighlightGroups.filter((g) => groups.includes(g)).length;\n    return (\n        <Link to={`/topic/${pinPrimaryGroup}/${pin.pin}`} className={\n            cls(\n                `pin-attribute`,\n                `${type}-pin`,\n                alt && `alt-pin`,\n                pinPrimaryHighlight && `highlight-primary-pin`,\n                pinSecondaryHighlight && `highlight-secondary-pin`,\n                pinActive && `active-pin`,\n                pinInActiveGroup && `active-group`,\n                pinInactive && `inactive-group`,\n                )}\n             onMouseEnter={() => store.setHighlightGroups(getSnapshot(groups))}\n             onMouseLeave={() => store.setHighlightGroups([])}\n             onClick={(e) => {\n                 //store.setActivePinAndGroup(pin.pin);\n                 e.stopPropagation()}\n             }\n        >\n            { label }\n        </Link>\n    )\n})\n\nexport default PinAttribute;","import React from \"react\";\nimport PropTypes from \"prop-types\"\nimport \"./chip-leg.scss\"\n\nconst ChipLeg = function ChipLeg(props) {\n    const {pin} = props;\n    return <div className=\"chip-leg\"><span className=\"pin-number\">{pin}</span></div>\n};\nChipLeg.propTypes = {\n    pin: PropTypes.number.isRequired,\n};\n\nexport default ChipLeg;","import React from \"react\";\nimport PropTypes from \"prop-types\"\nimport \"./chip-leg.scss\"\nimport cls from \"../utils/cls\"\nimport store from \"../store\"\nimport \"./chip-topic.scss\"\nimport {observer} from \"mobx-react\";\nimport {useParams} from \"react-router\";\nimport {Link} from \"react-router-dom\";\n\nconst ChipTopic = observer(function ChipTopic(props) {\n    const {topic} = props;\n    const {activeGroup} = useParams();\n    const active = activeGroup === topic;\n    const inactive = activeGroup && !active;\n\n    return (\n        <Link to={`/topic/${topic}`} className={\n            cls(\n                `chip-topic`,\n                active && `active-topic`,\n                inactive && `inactive-topic`,\n            )}\n             onMouseEnter={() => store.setHighlightGroups([topic])}\n             onMouseLeave={() => store.setHighlightGroups([])}\n             onClick={(e) => {\n                 //store.setActivePinAndGroup(null);\n                 e.stopPropagation()\n             }\n             }\n        >\n            {topic}\n        </Link>\n    )\n});\nChipTopic.propTypes = {\n    topic: PropTypes.string.isRequired,\n};\n\nexport default ChipTopic;","import React from \"react\";\nimport PropTypes from \"prop-types\";\nimport PinRow from \"../components/pin-row\";\nimport PinAttribute from \"../components/pin-attribute\";\nimport store from \"../store\";\nimport ChipLeg from \"../components/chip-leg\";\nimport ChipTopic from \"../components/chip-topic\";\nimport {withRouter} from \"react-router\";\n\nconst ChipView = function ChipView(props) {\n    const { pins } = store;\n    const pinsPerSide = pins.length / 2;\n    const leftPins = pins.slice(0, pinsPerSide).map(pin => {\n        const attributes = pin.attributes.map((a, i) => {\n            return <PinAttribute key={`attr-${i}`} attribute={a} pin={pin}/>\n        });\n        attributes.reverse();\n        return (\n            <PinRow pin={pin} key={`pin-${pin.pin}`}>\n                {attributes}\n                <ChipLeg pin={pin.pin}/>\n            </PinRow>\n        )\n    });\n    const rightPins = pins.slice(pinsPerSide, pins.length).map(pin => {\n        const attributes = pin.attributes.map((a, i) => {\n            return <PinAttribute key={i} attribute={a} pin={pin}/>\n        });\n        return (\n            <PinRow pin={pin} key={`pin-${pin.pin}`}>\n                <ChipLeg pin={pin.pin}/>\n                {attributes}\n            </PinRow>\n        )\n    });\n\n    const chipTopics = store.chipTopics.map(topic => {\n        return <ChipTopic key={topic.topic} topic={topic.topic}/>\n    });\n\n    const { history } = props;\n\n    return (\n        <div className=\"model-row\" onClick={() => history.push(\"/\")}>\n            <div className=\"model-row--left-column\">\n                {leftPins}\n            </div>\n            <div className=\"model-row--middle-column\">\n                <div className=\"attiny\">\n                    <div className=\"pin1marker\"/>\n                    { chipTopics }\n                </div>\n            </div>\n            <div className=\"model-row--right-column\">\n                {rightPins}\n            </div>\n        </div>\n    )\n};\nChipView.propTypes = {\n    history: PropTypes.object.isRequired,\n};\nexport default withRouter(ChipView);","import React from \"react\";\nimport PropTypes from \"prop-types\"\n\nconst RegistryLink = function RegistryLink(props) {\n    const {registry, offset, field} = props;\n\n    const text = `${registry}${offset ? '.' + offset : ''}${field ? '[' + field + ']' : ''}`;\n    return (\n        <a>\n            { text }\n        </a>\n    )\n};\nRegistryLink.propTypes = {\n    registry: PropTypes.string.isRequired,\n    offset: PropTypes.string,\n    field: PropTypes.string,\n};\nexport default RegistryLink;","import React, {useState} from \"react\";\nimport PropTypes from \"prop-types\";\nimport \"./registry-offset.scss\";\nimport cls from \"../utils/cls\";\nimport {useParams} from \"react-router\";\nimport MarkdownIt from \"markdown-it\";\n\nconst md = new MarkdownIt();\n\nconst RegistryOffset = function RegistryOffset(props) {\n    const {registry, offset, field} = props;\n    const fieldInt = parseInt(field);\n    let bits = 0;\n    const [activeField, setActiveField] = useState(null);\n\n    let detailField = null;\n\n    const fieldNameBlocks = offset.fields.map((fieldObj, i) => {\n        bits += fieldObj.size;\n        const active = (activeField === null && field === fieldObj.name) || (activeField && activeField === fieldObj.name);\n        if (active) {\n            detailField = fieldObj;\n        }\n        const disabled = !fieldObj.name;\n        const range = fieldObj.size > 1 && !disabled ? `[${7 - bits + fieldObj.size}:${7-bits+1}]` : '';\n        const name = fieldObj.name ? `${fieldObj.name}${range}` : '';\n        return (\n            <div className={cls(\n                `field-name`,\n                `field-size-${fieldObj.size}`,\n                active && `active`,\n                disabled && `disabled`,\n            )}\n                 key={name}\n                 onClick={() => {\n                     if (!active) {\n                         setActiveField(fieldObj.name)\n                     }\n                 }}\n            >\n                {name}\n            </div>\n        )\n    });\n\n    const bitBlocks = [...Array(bits).keys()].map(bit => {\n        return (\n            <div className={cls(\n                `field-size-1`,\n                `bit-number`,\n                fieldInt === bit && `active`\n            )}\n                 key={`bit-${bit}`}\n            >\n                {bit}\n            </div>\n        )\n    }).reverse();\n\n    const rows = [bitBlocks, fieldNameBlocks].map((block, i) => {\n        return (\n            <div key={`block-${i}`} className=\"block-row\">{block}</div>\n        )\n    });\n\n    const title = `${registry.name}.${offset.name} - ${offset.title}`;\n    console.log(\"WAT WAT\", detailField)\n    return (\n        <React.Fragment>\n            <span className=\"title\">{title}</span>\n            <div className='registry-offset offset-fields'>\n                {rows}\n            </div>\n            {\n                detailField &&\n                <div>\n                    <div>{detailField.name} - {detailField.title}</div>\n                    <div className=\"field-description\"\n                         dangerouslySetInnerHTML={{__html: md.render(detailField.description)}}/>\n                </div>\n            }\n\n        </React.Fragment>\n    )\n};\n\nRegistryOffset.propTypes = {\n    registry: PropTypes.object.isRequired,\n    offset: PropTypes.object.isRequired,\n};\nexport default RegistryOffset;","import React from \"react\";\nimport PropTypes from \"prop-types\"\nimport \"./chip-leg.scss\"\nimport \"./chip-topic.scss\"\nimport {observer} from \"mobx-react\";\nimport RegistryOffset from \"./registry-offset\";\n\nconst RegistryOffsets = observer(function RegistryOffsets(props) {\n    const {registry} = props;\n    const offsets = registry.offsets.map((offset, i) => {\n        return (\n            <RegistryOffset key={i} registry={registry} offset={offset}/>\n        )\n    });\n\n    return (\n        <React.Fragment>\n            {offsets}\n        </React.Fragment>\n    )\n});\nRegistryOffsets.propTypes = {\n    registry: PropTypes.object.isRequired,\n};\n\nexport default RegistryOffsets;","import React from \"react\";\nimport PropTypes from \"prop-types\"\nimport store from \"../store\"\nimport \"./chip-topic.scss\"\n\nconst DatasheetLink = function DatasheetLink(props) {\n    const {registry, page} = props;\n    const link = registry ? store.getRegistryDatasheetLink(registry) : store.getDatasheetPageLink(page);\n    return link ? <a href={link} target=\"_blank\" rel=\"noopener noreferrer\"></a> : <span>(??? link ???)</span>;\n};\nDatasheetLink.propTypes = {\n    registry: PropTypes.object,\n    page: PropTypes.number\n};\n\nexport default DatasheetLink;","import React from \"react\";\nimport PropTypes from \"prop-types\";\nimport store from \"../store\"\nimport RegistryOffset from \"./registry-offset\";\nimport \"./registry.scss\"\nimport RegistryOffsets from \"./registry-offsets\";\nimport DatasheetLink from \"./datasheet-link\";\n\nconst Registry = function Registry(props) {\n    const registry = store.getRegistry(props.registry);\n    if (!registry) {\n        return <div>Registry definition for '{props.registry}' is missing</div>\n    }\n\n\n    const offset = registry.offsets.find(o => o.name === props.offset);\n    const { field } = props;\n    const title = offset ? `${registry.name} > ${offset.name}` : registry.name;\n    const linkElement = <DatasheetLink registry={registry}/>;\n    if (!props.offset) {\n        return (\n            <div className=\"registry\">\n                <div>\n                    <span className=\"title\">{title} {linkElement}</span>\n                    <RegistryOffsets registry={registry}/>\n                </div>\n\n            </div>\n        )\n    }\n    return (\n        <div className=\"registry\">\n            <div>\n                <span className=\"title\">{title} {linkElement}</span>\n                {offset && <RegistryOffset registry={registry} offset={offset} field={field}/>}\n            </div>\n        </div>\n    )\n};\n\nRegistry.propTypes = {\n    registry: PropTypes.string.isRequired,\n    offset: PropTypes.string,\n    field: PropTypes.string,\n};\nexport default Registry;","import store from \"../store\"\nimport React from \"react\";\nimport PropTypes from \"prop-types\";\nimport {Link} from \"react-router-dom\";\n\nconst TopicLink = function TopicLink(props) {\n    const {topic} = props;\n    const topicObj = store.getTopic(topic);\n    return topicObj ? (\n        <Link className=\"topic-link\" to={`/topic/${topic}`}>\n            {topicObj.title}\n        </Link>\n    ) : (\n        <span>{`\"${topic}\" (topic missing)`}</span>\n    )\n};\n\nTopicLink.propTypes = {\n    topic: PropTypes.string.isRequired\n};\n\nexport default TopicLink;","/*****************************************************************************\n *\n * Copyright (C) 2020 Atmel Corporation, a wholly owned subsidiary of Microchip Technology Inc.\n * All rights reserved.\n *\n * Licensed under the Apache License, Version 2.0 (the \"License\");\n * you may not use this file except in compliance with the License.\n * You may obtain a copy of the License at\n *\n *   http://www.apache.org/licenses/LICENSE-2.0\n *\n * Unless required by applicable law or agreed to in writing, software\n * distributed under the License is distributed on an \"AS IS\" BASIS,\n * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n * See the License for the specific language governing permissions and\n * limitations under the License.\n *\n *\n * Modified 2020 by Matti Eiden\n * Changes: Modified to JS parseable format\n ****************************************************************************/\n\nconst literals = [\n  ['AC_ENABLE_bm', '0x01', 'Enable bit mask.'],\n  ['AC_ENABLE_bp', '0', 'Enable bit position.'],\n  ['AC_HYSMODE_gm', '0x06', 'Hysteresis Mode group mask.'],\n  ['AC_HYSMODE_gp', '1', 'Hysteresis Mode group position.'],\n  ['AC_HYSMODE0_bm', '(1<<1)', 'Hysteresis Mode bit 0 mask.'],\n  ['AC_HYSMODE0_bp', '1', 'Hysteresis Mode bit 0 position.'],\n  ['AC_HYSMODE1_bm', '(1<<2)', 'Hysteresis Mode bit 1 mask.'],\n  ['AC_HYSMODE1_bp', '2', 'Hysteresis Mode bit 1 position.'],\n  ['AC_LPMODE_bm', '0x08', 'Low Power Mode bit mask.'],\n  ['AC_LPMODE_bp', '3', 'Low Power Mode bit position.'],\n  ['AC_INTMODE_gm', '0x30', 'Interrupt Mode group mask.'],\n  ['AC_INTMODE_gp', '4', 'Interrupt Mode group position.'],\n  ['AC_INTMODE0_bm', '(1<<4)', 'Interrupt Mode bit 0 mask.'],\n  ['AC_INTMODE0_bp', '4', 'Interrupt Mode bit 0 position.'],\n  ['AC_INTMODE1_bm', '(1<<5)', 'Interrupt Mode bit 1 mask.'],\n  ['AC_INTMODE1_bp', '5', 'Interrupt Mode bit 1 position.'],\n  ['AC_OUTEN_bm', '0x40', 'Output Buffer Enable bit mask.'],\n  ['AC_OUTEN_bp', '6', 'Output Buffer Enable bit position.'],\n  ['AC_RUNSTDBY_bm', '0x80', 'Run in Standby Mode bit mask.'],\n  ['AC_RUNSTDBY_bp', '7', 'Run in Standby Mode bit position.'],\n  ['AC_MUXNEG_gm', '0x03', 'Negative Input MUX Selection group mask.'],\n  ['AC_MUXNEG_gp', '0', 'Negative Input MUX Selection group position.'],\n  ['AC_MUXNEG0_bm', '(1<<0)', 'Negative Input MUX Selection bit 0 mask.'],\n  ['AC_MUXNEG0_bp', '0', 'Negative Input MUX Selection bit 0 position.'],\n  ['AC_MUXNEG1_bm', '(1<<1)', 'Negative Input MUX Selection bit 1 mask.'],\n  ['AC_MUXNEG1_bp', '1', 'Negative Input MUX Selection bit 1 position.'],\n  ['AC_MUXPOS_bm', '0x08', 'Positive Input MUX Selection bit mask.'],\n  ['AC_MUXPOS_bp', '3', 'Positive Input MUX Selection bit position.'],\n  ['AC_INVERT_bm', '0x80', 'Invert AC Output bit mask.'],\n  ['AC_INVERT_bp', '7', 'Invert AC Output bit position.'],\n  ['AC_CMP_bm', '0x01', 'Analog Comparator 0 Interrupt Enable bit mask.'],\n  ['AC_CMP_bp', '0', 'Analog Comparator 0 Interrupt Enable bit position.'],\n  ['AC_STATE_bm', '0x10', 'Analog Comparator State bit mask.'],\n  ['AC_STATE_bp', '4', 'Analog Comparator State bit position.'],\n  ['ADC_ENABLE_bm', '0x01', 'ADC Enable bit mask.'],\n  ['ADC_ENABLE_bp', '0', 'ADC Enable bit position.'],\n  ['ADC_FREERUN_bm', '0x02', 'ADC Freerun mode bit mask.'],\n  ['ADC_FREERUN_bp', '1', 'ADC Freerun mode bit position.'],\n  ['ADC_RESSEL_bm', '0x04', 'ADC Resolution bit mask.'],\n  ['ADC_RESSEL_bp', '2', 'ADC Resolution bit position.'],\n  ['ADC_RUNSTBY_bm', '0x80', 'Run standby mode bit mask.'],\n  ['ADC_RUNSTBY_bp', '7', 'Run standby mode bit position.'],\n  ['ADC_SAMPNUM_gm', '0x07', 'Accumulation Samples group mask.'],\n  ['ADC_SAMPNUM_gp', '0', 'Accumulation Samples group position.'],\n  ['ADC_SAMPNUM0_bm', '(1<<0)', 'Accumulation Samples bit 0 mask.'],\n  ['ADC_SAMPNUM0_bp', '0', 'Accumulation Samples bit 0 position.'],\n  ['ADC_SAMPNUM1_bm', '(1<<1)', 'Accumulation Samples bit 1 mask.'],\n  ['ADC_SAMPNUM1_bp', '1', 'Accumulation Samples bit 1 position.'],\n  ['ADC_SAMPNUM2_bm', '(1<<2)', 'Accumulation Samples bit 2 mask.'],\n  ['ADC_SAMPNUM2_bp', '2', 'Accumulation Samples bit 2 position.'],\n  ['ADC_PRESC_gm', '0x07', 'Clock Pre-scaler group mask.'],\n  ['ADC_PRESC_gp', '0', 'Clock Pre-scaler group position.'],\n  ['ADC_PRESC0_bm', '(1<<0)', 'Clock Pre-scaler bit 0 mask.'],\n  ['ADC_PRESC0_bp', '0', 'Clock Pre-scaler bit 0 position.'],\n  ['ADC_PRESC1_bm', '(1<<1)', 'Clock Pre-scaler bit 1 mask.'],\n  ['ADC_PRESC1_bp', '1', 'Clock Pre-scaler bit 1 position.'],\n  ['ADC_PRESC2_bm', '(1<<2)', 'Clock Pre-scaler bit 2 mask.'],\n  ['ADC_PRESC2_bp', '2', 'Clock Pre-scaler bit 2 position.'],\n  ['ADC_REFSEL_gm', '0x30', 'Reference Selection group mask.'],\n  ['ADC_REFSEL_gp', '4', 'Reference Selection group position.'],\n  ['ADC_REFSEL0_bm', '(1<<4)', 'Reference Selection bit 0 mask.'],\n  ['ADC_REFSEL0_bp', '4', 'Reference Selection bit 0 position.'],\n  ['ADC_REFSEL1_bm', '(1<<5)', 'Reference Selection bit 1 mask.'],\n  ['ADC_REFSEL1_bp', '5', 'Reference Selection bit 1 position.'],\n  ['ADC_SAMPCAP_bm', '0x40', 'Sample Capacitance Selection bit mask.'],\n  ['ADC_SAMPCAP_bp', '6', 'Sample Capacitance Selection bit position.'],\n  ['ADC_SAMPDLY_gm', '0x0F', 'Sampling Delay Selection group mask.'],\n  ['ADC_SAMPDLY_gp', '0', 'Sampling Delay Selection group position.'],\n  ['ADC_SAMPDLY0_bm', '(1<<0)', 'Sampling Delay Selection bit 0 mask.'],\n  ['ADC_SAMPDLY0_bp', '0', 'Sampling Delay Selection bit 0 position.'],\n  ['ADC_SAMPDLY1_bm', '(1<<1)', 'Sampling Delay Selection bit 1 mask.'],\n  ['ADC_SAMPDLY1_bp', '1', 'Sampling Delay Selection bit 1 position.'],\n  ['ADC_SAMPDLY2_bm', '(1<<2)', 'Sampling Delay Selection bit 2 mask.'],\n  ['ADC_SAMPDLY2_bp', '2', 'Sampling Delay Selection bit 2 position.'],\n  ['ADC_SAMPDLY3_bm', '(1<<3)', 'Sampling Delay Selection bit 3 mask.'],\n  ['ADC_SAMPDLY3_bp', '3', 'Sampling Delay Selection bit 3 position.'],\n  ['ADC_ASDV_bm', '0x10', 'Automatic Sampling Delay Variation bit mask.'],\n  ['ADC_ASDV_bp', '4', 'Automatic Sampling Delay Variation bit position.'],\n  ['ADC_INITDLY_gm', '0xE0', 'Initial Delay Selection group mask.'],\n  ['ADC_INITDLY_gp', '5', 'Initial Delay Selection group position.'],\n  ['ADC_INITDLY0_bm', '(1<<5)', 'Initial Delay Selection bit 0 mask.'],\n  ['ADC_INITDLY0_bp', '5', 'Initial Delay Selection bit 0 position.'],\n  ['ADC_INITDLY1_bm', '(1<<6)', 'Initial Delay Selection bit 1 mask.'],\n  ['ADC_INITDLY1_bp', '6', 'Initial Delay Selection bit 1 position.'],\n  ['ADC_INITDLY2_bm', '(1<<7)', 'Initial Delay Selection bit 2 mask.'],\n  ['ADC_INITDLY2_bp', '7', 'Initial Delay Selection bit 2 position.'],\n  ['ADC_WINCM_gm', '0x07', 'Window Comparator Mode group mask.'],\n  ['ADC_WINCM_gp', '0', 'Window Comparator Mode group position.'],\n  ['ADC_WINCM0_bm', '(1<<0)', 'Window Comparator Mode bit 0 mask.'],\n  ['ADC_WINCM0_bp', '0', 'Window Comparator Mode bit 0 position.'],\n  ['ADC_WINCM1_bm', '(1<<1)', 'Window Comparator Mode bit 1 mask.'],\n  ['ADC_WINCM1_bp', '1', 'Window Comparator Mode bit 1 position.'],\n  ['ADC_WINCM2_bm', '(1<<2)', 'Window Comparator Mode bit 2 mask.'],\n  ['ADC_WINCM2_bp', '2', 'Window Comparator Mode bit 2 position.'],\n  ['ADC_SAMPLEN_gm', '0x1F', 'Sample lenght group mask.'],\n  ['ADC_SAMPLEN_gp', '0', 'Sample lenght group position.'],\n  ['ADC_SAMPLEN0_bm', '(1<<0)', 'Sample lenght bit 0 mask.'],\n  ['ADC_SAMPLEN0_bp', '0', 'Sample lenght bit 0 position.'],\n  ['ADC_SAMPLEN1_bm', '(1<<1)', 'Sample lenght bit 1 mask.'],\n  ['ADC_SAMPLEN1_bp', '1', 'Sample lenght bit 1 position.'],\n  ['ADC_SAMPLEN2_bm', '(1<<2)', 'Sample lenght bit 2 mask.'],\n  ['ADC_SAMPLEN2_bp', '2', 'Sample lenght bit 2 position.'],\n  ['ADC_SAMPLEN3_bm', '(1<<3)', 'Sample lenght bit 3 mask.'],\n  ['ADC_SAMPLEN3_bp', '3', 'Sample lenght bit 3 position.'],\n  ['ADC_SAMPLEN4_bm', '(1<<4)', 'Sample lenght bit 4 mask.'],\n  ['ADC_SAMPLEN4_bp', '4', 'Sample lenght bit 4 position.'],\n  ['ADC_MUXPOS_gm', '0x1F', 'Analog Channel Selection Bits group mask.'],\n  ['ADC_MUXPOS_gp', '0', 'Analog Channel Selection Bits group position.'],\n  ['ADC_MUXPOS0_bm', '(1<<0)', 'Analog Channel Selection Bits bit 0 mask.'],\n  ['ADC_MUXPOS0_bp', '0', 'Analog Channel Selection Bits bit 0 position.'],\n  ['ADC_MUXPOS1_bm', '(1<<1)', 'Analog Channel Selection Bits bit 1 mask.'],\n  ['ADC_MUXPOS1_bp', '1', 'Analog Channel Selection Bits bit 1 position.'],\n  ['ADC_MUXPOS2_bm', '(1<<2)', 'Analog Channel Selection Bits bit 2 mask.'],\n  ['ADC_MUXPOS2_bp', '2', 'Analog Channel Selection Bits bit 2 position.'],\n  ['ADC_MUXPOS3_bm', '(1<<3)', 'Analog Channel Selection Bits bit 3 mask.'],\n  ['ADC_MUXPOS3_bp', '3', 'Analog Channel Selection Bits bit 3 position.'],\n  ['ADC_MUXPOS4_bm', '(1<<4)', 'Analog Channel Selection Bits bit 4 mask.'],\n  ['ADC_MUXPOS4_bp', '4', 'Analog Channel Selection Bits bit 4 position.'],\n  ['ADC_STCONV_bm', '0x01', 'Start Conversion Operation bit mask.'],\n  ['ADC_STCONV_bp', '0', 'Start Conversion Operation bit position.'],\n  ['ADC_STARTEI_bm', '0x01', 'Start Event Input Enable bit mask.'],\n  ['ADC_STARTEI_bp', '0', 'Start Event Input Enable bit position.'],\n  ['ADC_RESRDY_bm', '0x01', 'Result Ready Interrupt Enable bit mask.'],\n  ['ADC_RESRDY_bp', '0', 'Result Ready Interrupt Enable bit position.'],\n  ['ADC_WCMP_bm', '0x02', 'Window Comparator Interrupt Enable bit mask.'],\n  ['ADC_WCMP_bp', '1', 'Window Comparator Interrupt Enable bit position.'],\n  ['ADC_DBGRUN_bm', '0x01', 'Debug run bit mask.'],\n  ['ADC_DBGRUN_bp', '0', 'Debug run bit position.'],\n  ['ADC_TEMP_gm', '0xFF', 'Temporary group mask.'],\n  ['ADC_TEMP_gp', '0', 'Temporary group position.'],\n  ['ADC_TEMP0_bm', '(1<<0)', 'Temporary bit 0 mask.'],\n  ['ADC_TEMP0_bp', '0', 'Temporary bit 0 position.'],\n  ['ADC_TEMP1_bm', '(1<<1)', 'Temporary bit 1 mask.'],\n  ['ADC_TEMP1_bp', '1', 'Temporary bit 1 position.'],\n  ['ADC_TEMP2_bm', '(1<<2)', 'Temporary bit 2 mask.'],\n  ['ADC_TEMP2_bp', '2', 'Temporary bit 2 position.'],\n  ['ADC_TEMP3_bm', '(1<<3)', 'Temporary bit 3 mask.'],\n  ['ADC_TEMP3_bp', '3', 'Temporary bit 3 position.'],\n  ['ADC_TEMP4_bm', '(1<<4)', 'Temporary bit 4 mask.'],\n  ['ADC_TEMP4_bp', '4', 'Temporary bit 4 position.'],\n  ['ADC_TEMP5_bm', '(1<<5)', 'Temporary bit 5 mask.'],\n  ['ADC_TEMP5_bp', '5', 'Temporary bit 5 position.'],\n  ['ADC_TEMP6_bm', '(1<<6)', 'Temporary bit 6 mask.'],\n  ['ADC_TEMP6_bp', '6', 'Temporary bit 6 position.'],\n  ['ADC_TEMP7_bm', '(1<<7)', 'Temporary bit 7 mask.'],\n  ['ADC_TEMP7_bp', '7', 'Temporary bit 7 position.'],\n  ['ADC_DUTYCYC_bm', '0x01', 'Duty Cycle bit mask.'],\n  ['ADC_DUTYCYC_bp', '0', 'Duty Cycle bit position.'],\n  ['BOD_SLEEP_gm', '0x03', 'Operation in sleep mode group mask.'],\n  ['BOD_SLEEP_gp', '0', 'Operation in sleep mode group position.'],\n  ['BOD_SLEEP0_bm', '(1<<0)', 'Operation in sleep mode bit 0 mask.'],\n  ['BOD_SLEEP0_bp', '0', 'Operation in sleep mode bit 0 position.'],\n  ['BOD_SLEEP1_bm', '(1<<1)', 'Operation in sleep mode bit 1 mask.'],\n  ['BOD_SLEEP1_bp', '1', 'Operation in sleep mode bit 1 position.'],\n  ['BOD_ACTIVE_gm', '0x0C', 'Operation in active mode group mask.'],\n  ['BOD_ACTIVE_gp', '2', 'Operation in active mode group position.'],\n  ['BOD_ACTIVE0_bm', '(1<<2)', 'Operation in active mode bit 0 mask.'],\n  ['BOD_ACTIVE0_bp', '2', 'Operation in active mode bit 0 position.'],\n  ['BOD_ACTIVE1_bm', '(1<<3)', 'Operation in active mode bit 1 mask.'],\n  ['BOD_ACTIVE1_bp', '3', 'Operation in active mode bit 1 position.'],\n  ['BOD_SAMPFREQ_bm', '0x10', 'Sample frequency bit mask.'],\n  ['BOD_SAMPFREQ_bp', '4', 'Sample frequency bit position.'],\n  ['BOD_LVL_gm', '0x07', 'Bod level group mask.'],\n  ['BOD_LVL_gp', '0', 'Bod level group position.'],\n  ['BOD_LVL0_bm', '(1<<0)', 'Bod level bit 0 mask.'],\n  ['BOD_LVL0_bp', '0', 'Bod level bit 0 position.'],\n  ['BOD_LVL1_bm', '(1<<1)', 'Bod level bit 1 mask.'],\n  ['BOD_LVL1_bp', '1', 'Bod level bit 1 position.'],\n  ['BOD_LVL2_bm', '(1<<2)', 'Bod level bit 2 mask.'],\n  ['BOD_LVL2_bp', '2', 'Bod level bit 2 position.'],\n  ['BOD_VLMLVL_gm', '0x03', 'voltage level monitor level group mask.'],\n  ['BOD_VLMLVL_gp', '0', 'voltage level monitor level group position.'],\n  ['BOD_VLMLVL0_bm', '(1<<0)', 'voltage level monitor level bit 0 mask.'],\n  ['BOD_VLMLVL0_bp', '0', 'voltage level monitor level bit 0 position.'],\n  ['BOD_VLMLVL1_bm', '(1<<1)', 'voltage level monitor level bit 1 mask.'],\n  ['BOD_VLMLVL1_bp', '1', 'voltage level monitor level bit 1 position.'],\n  ['BOD_VLMIE_bm', '0x01', 'voltage level monitor interrrupt enable bit mask.'],\n  ['BOD_VLMIE_bp', '0', 'voltage level monitor interrrupt enable bit position.'],\n  ['BOD_VLMCFG_gm', '0x06', 'Configuration group mask.'],\n  ['BOD_VLMCFG_gp', '1', 'Configuration group position.'],\n  ['BOD_VLMCFG0_bm', '(1<<1)', 'Configuration bit 0 mask.'],\n  ['BOD_VLMCFG0_bp', '1', 'Configuration bit 0 position.'],\n  ['BOD_VLMCFG1_bm', '(1<<2)', 'Configuration bit 1 mask.'],\n  ['BOD_VLMCFG1_bp', '2', 'Configuration bit 1 position.'],\n  ['BOD_VLMIF_bm', '0x01', 'Voltage level monitor interrupt flag bit mask.'],\n  ['BOD_VLMIF_bp', '0', 'Voltage level monitor interrupt flag bit position.'],\n  ['BOD_VLMS_bm', '0x01', 'Voltage level monitor status bit mask.'],\n  ['BOD_VLMS_bp', '0', 'Voltage level monitor status bit position.'],\n  ['CCL_ENABLE_bm', '0x01', 'Enable bit mask.'],\n  ['CCL_ENABLE_bp', '0', 'Enable bit position.'],\n  ['CCL_RUNSTDBY_bm', '0x40', 'Run in Standby bit mask.'],\n  ['CCL_RUNSTDBY_bp', '6', 'Run in Standby bit position.'],\n  ['CCL_SEQSEL_gm', '0x07', 'Sequential Selection group mask.'],\n  ['CCL_SEQSEL_gp', '0', 'Sequential Selection group position.'],\n  ['CCL_SEQSEL0_bm', '(1<<0)', 'Sequential Selection bit 0 mask.'],\n  ['CCL_SEQSEL0_bp', '0', 'Sequential Selection bit 0 position.'],\n  ['CCL_SEQSEL1_bm', '(1<<1)', 'Sequential Selection bit 1 mask.'],\n  ['CCL_SEQSEL1_bp', '1', 'Sequential Selection bit 1 position.'],\n  ['CCL_SEQSEL2_bm', '(1<<2)', 'Sequential Selection bit 2 mask.'],\n  ['CCL_SEQSEL2_bp', '2', 'Sequential Selection bit 2 position.'],\n  ['CCL_OUTEN_bm', '0x08', 'Output Enable bit mask.'],\n  ['CCL_OUTEN_bp', '3', 'Output Enable bit position.'],\n  ['CCL_FILTSEL_gm', '0x30', 'Filter Selection group mask.'],\n  ['CCL_FILTSEL_gp', '4', 'Filter Selection group position.'],\n  ['CCL_FILTSEL0_bm', '(1<<4)', 'Filter Selection bit 0 mask.'],\n  ['CCL_FILTSEL0_bp', '4', 'Filter Selection bit 0 position.'],\n  ['CCL_FILTSEL1_bm', '(1<<5)', 'Filter Selection bit 1 mask.'],\n  ['CCL_FILTSEL1_bp', '5', 'Filter Selection bit 1 position.'],\n  ['CCL_CLKSRC_bm', '0x40', 'Clock Source Selection bit mask.'],\n  ['CCL_CLKSRC_bp', '6', 'Clock Source Selection bit position.'],\n  ['CCL_EDGEDET_bm', '0x80', 'Edge Detection Enable bit mask.'],\n  ['CCL_EDGEDET_bp', '7', 'Edge Detection Enable bit position.'],\n  ['CCL_INSEL0_gm', '0x0F', 'LUT Input 0 Source Selection group mask.'],\n  ['CCL_INSEL0_gp', '0', 'LUT Input 0 Source Selection group position.'],\n  ['CCL_INSEL00_bm', '(1<<0)', 'LUT Input 0 Source Selection bit 0 mask.'],\n  ['CCL_INSEL00_bp', '0', 'LUT Input 0 Source Selection bit 0 position.'],\n  ['CCL_INSEL01_bm', '(1<<1)', 'LUT Input 0 Source Selection bit 1 mask.'],\n  ['CCL_INSEL01_bp', '1', 'LUT Input 0 Source Selection bit 1 position.'],\n  ['CCL_INSEL02_bm', '(1<<2)', 'LUT Input 0 Source Selection bit 2 mask.'],\n  ['CCL_INSEL02_bp', '2', 'LUT Input 0 Source Selection bit 2 position.'],\n  ['CCL_INSEL03_bm', '(1<<3)', 'LUT Input 0 Source Selection bit 3 mask.'],\n  ['CCL_INSEL03_bp', '3', 'LUT Input 0 Source Selection bit 3 position.'],\n  ['CCL_INSEL1_gm', '0xF0', 'LUT Input 1 Source Selection group mask.'],\n  ['CCL_INSEL1_gp', '4', 'LUT Input 1 Source Selection group position.'],\n  ['CCL_INSEL10_bm', '(1<<4)', 'LUT Input 1 Source Selection bit 0 mask.'],\n  ['CCL_INSEL10_bp', '4', 'LUT Input 1 Source Selection bit 0 position.'],\n  ['CCL_INSEL11_bm', '(1<<5)', 'LUT Input 1 Source Selection bit 1 mask.'],\n  ['CCL_INSEL11_bp', '5', 'LUT Input 1 Source Selection bit 1 position.'],\n  ['CCL_INSEL12_bm', '(1<<6)', 'LUT Input 1 Source Selection bit 2 mask.'],\n  ['CCL_INSEL12_bp', '6', 'LUT Input 1 Source Selection bit 2 position.'],\n  ['CCL_INSEL13_bm', '(1<<7)', 'LUT Input 1 Source Selection bit 3 mask.'],\n  ['CCL_INSEL13_bp', '7', 'LUT Input 1 Source Selection bit 3 position.'],\n  ['CCL_INSEL2_gm', '0x0F', 'LUT Input 2 Source Selection group mask.'],\n  ['CCL_INSEL2_gp', '0', 'LUT Input 2 Source Selection group position.'],\n  ['CCL_INSEL20_bm', '(1<<0)', 'LUT Input 2 Source Selection bit 0 mask.'],\n  ['CCL_INSEL20_bp', '0', 'LUT Input 2 Source Selection bit 0 position.'],\n  ['CCL_INSEL21_bm', '(1<<1)', 'LUT Input 2 Source Selection bit 1 mask.'],\n  ['CCL_INSEL21_bp', '1', 'LUT Input 2 Source Selection bit 1 position.'],\n  ['CCL_INSEL22_bm', '(1<<2)', 'LUT Input 2 Source Selection bit 2 mask.'],\n  ['CCL_INSEL22_bp', '2', 'LUT Input 2 Source Selection bit 2 position.'],\n  ['CCL_INSEL23_bm', '(1<<3)', 'LUT Input 2 Source Selection bit 3 mask.'],\n  ['CCL_INSEL23_bp', '3', 'LUT Input 2 Source Selection bit 3 position.'],\n  ['CLKCTRL_CLKSEL_gm', '0x03', 'clock select group mask.'],\n  ['CLKCTRL_CLKSEL_gp', '0', 'clock select group position.'],\n  ['CLKCTRL_CLKSEL0_bm', '(1<<0)', 'clock select bit 0 mask.'],\n  ['CLKCTRL_CLKSEL0_bp', '0', 'clock select bit 0 position.'],\n  ['CLKCTRL_CLKSEL1_bm', '(1<<1)', 'clock select bit 1 mask.'],\n  ['CLKCTRL_CLKSEL1_bp', '1', 'clock select bit 1 position.'],\n  ['CLKCTRL_CLKOUT_bm', '0x80', 'System clock out bit mask.'],\n  ['CLKCTRL_CLKOUT_bp', '7', 'System clock out bit position.'],\n  ['CLKCTRL_PEN_bm', '0x01', 'Prescaler enable bit mask.'],\n  ['CLKCTRL_PEN_bp', '0', 'Prescaler enable bit position.'],\n  ['CLKCTRL_PDIV_gm', '0x1E', 'Prescaler division group mask.'],\n  ['CLKCTRL_PDIV_gp', '1', 'Prescaler division group position.'],\n  ['CLKCTRL_PDIV0_bm', '(1<<1)', 'Prescaler division bit 0 mask.'],\n  ['CLKCTRL_PDIV0_bp', '1', 'Prescaler division bit 0 position.'],\n  ['CLKCTRL_PDIV1_bm', '(1<<2)', 'Prescaler division bit 1 mask.'],\n  ['CLKCTRL_PDIV1_bp', '2', 'Prescaler division bit 1 position.'],\n  ['CLKCTRL_PDIV2_bm', '(1<<3)', 'Prescaler division bit 2 mask.'],\n  ['CLKCTRL_PDIV2_bp', '3', 'Prescaler division bit 2 position.'],\n  ['CLKCTRL_PDIV3_bm', '(1<<4)', 'Prescaler division bit 3 mask.'],\n  ['CLKCTRL_PDIV3_bp', '4', 'Prescaler division bit 3 position.'],\n  ['CLKCTRL_LOCKEN_bm', '0x01', 'lock ebable bit mask.'],\n  ['CLKCTRL_LOCKEN_bp', '0', 'lock ebable bit position.'],\n  ['CLKCTRL_SOSC_bm', '0x01', 'System Oscillator changing bit mask.'],\n  ['CLKCTRL_SOSC_bp', '0', 'System Oscillator changing bit position.'],\n  ['CLKCTRL_OSC20MS_bm', '0x10', '20MHz oscillator status bit mask.'],\n  ['CLKCTRL_OSC20MS_bp', '4', '20MHz oscillator status bit position.'],\n  ['CLKCTRL_OSC32KS_bm', '0x20', '32KHz oscillator status bit mask.'],\n  ['CLKCTRL_OSC32KS_bp', '5', '32KHz oscillator status bit position.'],\n  ['CLKCTRL_XOSC32KS_bm', '0x40', '32.768 kHz Crystal Oscillator status bit mask.'],\n  ['CLKCTRL_XOSC32KS_bp', '6', '32.768 kHz Crystal Oscillator status bit position.'],\n  ['CLKCTRL_EXTS_bm', '0x80', 'External Clock status bit mask.'],\n  ['CLKCTRL_EXTS_bp', '7', 'External Clock status bit position.'],\n  ['CLKCTRL_RUNSTDBY_bm', '0x02', 'Run standby bit mask.'],\n  ['CLKCTRL_RUNSTDBY_bp', '1', 'Run standby bit position.'],\n  ['CLKCTRL_CAL20M_gm', '0x3F', 'Calibration group mask.'],\n  ['CLKCTRL_CAL20M_gp', '0', 'Calibration group position.'],\n  ['CLKCTRL_CAL20M0_bm', '(1<<0)', 'Calibration bit 0 mask.'],\n  ['CLKCTRL_CAL20M0_bp', '0', 'Calibration bit 0 position.'],\n  ['CLKCTRL_CAL20M1_bm', '(1<<1)', 'Calibration bit 1 mask.'],\n  ['CLKCTRL_CAL20M1_bp', '1', 'Calibration bit 1 position.'],\n  ['CLKCTRL_CAL20M2_bm', '(1<<2)', 'Calibration bit 2 mask.'],\n  ['CLKCTRL_CAL20M2_bp', '2', 'Calibration bit 2 position.'],\n  ['CLKCTRL_CAL20M3_bm', '(1<<3)', 'Calibration bit 3 mask.'],\n  ['CLKCTRL_CAL20M3_bp', '3', 'Calibration bit 3 position.'],\n  ['CLKCTRL_CAL20M4_bm', '(1<<4)', 'Calibration bit 4 mask.'],\n  ['CLKCTRL_CAL20M4_bp', '4', 'Calibration bit 4 position.'],\n  ['CLKCTRL_CAL20M5_bm', '(1<<5)', 'Calibration bit 5 mask.'],\n  ['CLKCTRL_CAL20M5_bp', '5', 'Calibration bit 5 position.'],\n  ['CLKCTRL_TEMPCAL20M_gm', '0x0F', 'Oscillator temperature coefficient group mask.'],\n  ['CLKCTRL_TEMPCAL20M_gp', '0', 'Oscillator temperature coefficient group position.'],\n  ['CLKCTRL_TEMPCAL20M0_bm', '(1<<0)', 'Oscillator temperature coefficient bit 0 mask.'],\n  ['CLKCTRL_TEMPCAL20M0_bp', '0', 'Oscillator temperature coefficient bit 0 position.'],\n  ['CLKCTRL_TEMPCAL20M1_bm', '(1<<1)', 'Oscillator temperature coefficient bit 1 mask.'],\n  ['CLKCTRL_TEMPCAL20M1_bp', '1', 'Oscillator temperature coefficient bit 1 position.'],\n  ['CLKCTRL_TEMPCAL20M2_bm', '(1<<2)', 'Oscillator temperature coefficient bit 2 mask.'],\n  ['CLKCTRL_TEMPCAL20M2_bp', '2', 'Oscillator temperature coefficient bit 2 position.'],\n  ['CLKCTRL_TEMPCAL20M3_bm', '(1<<3)', 'Oscillator temperature coefficient bit 3 mask.'],\n  ['CLKCTRL_TEMPCAL20M3_bp', '3', 'Oscillator temperature coefficient bit 3 position.'],\n  ['CLKCTRL_LOCK_bm', '0x80', 'Lock bit mask.'],\n  ['CLKCTRL_LOCK_bp', '7', 'Lock bit position.'],\n  ['CLKCTRL_ENABLE_bm', '0x01', 'Enable bit mask.'],\n  ['CLKCTRL_ENABLE_bp', '0', 'Enable bit position.'],\n  ['CLKCTRL_SEL_bm', '0x04', 'Select bit mask.'],\n  ['CLKCTRL_SEL_bp', '2', 'Select bit position.'],\n  ['CLKCTRL_CSUT_gm', '0x30', 'Crystal startup time group mask.'],\n  ['CLKCTRL_CSUT_gp', '4', 'Crystal startup time group position.'],\n  ['CLKCTRL_CSUT0_bm', '(1<<4)', 'Crystal startup time bit 0 mask.'],\n  ['CLKCTRL_CSUT0_bp', '4', 'Crystal startup time bit 0 position.'],\n  ['CLKCTRL_CSUT1_bm', '(1<<5)', 'Crystal startup time bit 1 mask.'],\n  ['CLKCTRL_CSUT1_bp', '5', 'Crystal startup time bit 1 position.'],\n  ['CPU_CCP_gm', '0xFF', 'CCP signature group mask.'],\n  ['CPU_CCP_gp', '0', 'CCP signature group position.'],\n  ['CPU_CCP0_bm', '(1<<0)', 'CCP signature bit 0 mask.'],\n  ['CPU_CCP0_bp', '0', 'CCP signature bit 0 position.'],\n  ['CPU_CCP1_bm', '(1<<1)', 'CCP signature bit 1 mask.'],\n  ['CPU_CCP1_bp', '1', 'CCP signature bit 1 position.'],\n  ['CPU_CCP2_bm', '(1<<2)', 'CCP signature bit 2 mask.'],\n  ['CPU_CCP2_bp', '2', 'CCP signature bit 2 position.'],\n  ['CPU_CCP3_bm', '(1<<3)', 'CCP signature bit 3 mask.'],\n  ['CPU_CCP3_bp', '3', 'CCP signature bit 3 position.'],\n  ['CPU_CCP4_bm', '(1<<4)', 'CCP signature bit 4 mask.'],\n  ['CPU_CCP4_bp', '4', 'CCP signature bit 4 position.'],\n  ['CPU_CCP5_bm', '(1<<5)', 'CCP signature bit 5 mask.'],\n  ['CPU_CCP5_bp', '5', 'CCP signature bit 5 position.'],\n  ['CPU_CCP6_bm', '(1<<6)', 'CCP signature bit 6 mask.'],\n  ['CPU_CCP6_bp', '6', 'CCP signature bit 6 position.'],\n  ['CPU_CCP7_bm', '(1<<7)', 'CCP signature bit 7 mask.'],\n  ['CPU_CCP7_bp', '7', 'CCP signature bit 7 position.'],\n  ['CPU_C_bm', '0x01', 'Carry Flag bit mask.'],\n  ['CPU_C_bp', '0', 'Carry Flag bit position.'],\n  ['CPU_Z_bm', '0x02', 'Zero Flag bit mask.'],\n  ['CPU_Z_bp', '1', 'Zero Flag bit position.'],\n  ['CPU_N_bm', '0x04', 'Negative Flag bit mask.'],\n  ['CPU_N_bp', '2', 'Negative Flag bit position.'],\n  ['CPU_V_bm', '0x08', 'Two\\'s Complement Overflow Flag bit mask.'],\n  ['CPU_V_bp', '3', 'Two\\'s Complement Overflow Flag bit position.'],\n  ['CPU_S_bm', '0x10', 'N Exclusive Or V Flag bit mask.'],\n  ['CPU_S_bp', '4', 'N Exclusive Or V Flag bit position.'],\n  ['CPU_H_bm', '0x20', 'Half Carry Flag bit mask.'],\n  ['CPU_H_bp', '5', 'Half Carry Flag bit position.'],\n  ['CPU_T_bm', '0x40', 'Transfer Bit bit mask.'],\n  ['CPU_T_bp', '6', 'Transfer Bit bit position.'],\n  ['CPU_I_bm', '0x80', 'Global Interrupt Enable Flag bit mask.'],\n  ['CPU_I_bp', '7', 'Global Interrupt Enable Flag bit position.'],\n  ['CPUINT_LVL0RR_bm', '0x01', 'Round-robin Scheduling Enable bit mask.'],\n  ['CPUINT_LVL0RR_bp', '0', 'Round-robin Scheduling Enable bit position.'],\n  ['CPUINT_CVT_bm', '0x20', 'Compact Vector Table bit mask.'],\n  ['CPUINT_CVT_bp', '5', 'Compact Vector Table bit position.'],\n  ['CPUINT_IVSEL_bm', '0x40', 'Interrupt Vector Select bit mask.'],\n  ['CPUINT_IVSEL_bp', '6', 'Interrupt Vector Select bit position.'],\n  ['CPUINT_LVL0EX_bm', '0x01', 'Level 0 Interrupt Executing bit mask.'],\n  ['CPUINT_LVL0EX_bp', '0', 'Level 0 Interrupt Executing bit position.'],\n  ['CPUINT_LVL1EX_bm', '0x02', 'Level 1 Interrupt Executing bit mask.'],\n  ['CPUINT_LVL1EX_bp', '1', 'Level 1 Interrupt Executing bit position.'],\n  ['CPUINT_NMIEX_bm', '0x80', 'Non-maskable Interrupt Executing bit mask.'],\n  ['CPUINT_NMIEX_bp', '7', 'Non-maskable Interrupt Executing bit position.'],\n  ['CPUINT_LVL0PRI_gm', '0xFF', 'Interrupt Level Priority group mask.'],\n  ['CPUINT_LVL0PRI_gp', '0', 'Interrupt Level Priority group position.'],\n  ['CPUINT_LVL0PRI0_bm', '(1<<0)', 'Interrupt Level Priority bit 0 mask.'],\n  ['CPUINT_LVL0PRI0_bp', '0', 'Interrupt Level Priority bit 0 position.'],\n  ['CPUINT_LVL0PRI1_bm', '(1<<1)', 'Interrupt Level Priority bit 1 mask.'],\n  ['CPUINT_LVL0PRI1_bp', '1', 'Interrupt Level Priority bit 1 position.'],\n  ['CPUINT_LVL0PRI2_bm', '(1<<2)', 'Interrupt Level Priority bit 2 mask.'],\n  ['CPUINT_LVL0PRI2_bp', '2', 'Interrupt Level Priority bit 2 position.'],\n  ['CPUINT_LVL0PRI3_bm', '(1<<3)', 'Interrupt Level Priority bit 3 mask.'],\n  ['CPUINT_LVL0PRI3_bp', '3', 'Interrupt Level Priority bit 3 position.'],\n  ['CPUINT_LVL0PRI4_bm', '(1<<4)', 'Interrupt Level Priority bit 4 mask.'],\n  ['CPUINT_LVL0PRI4_bp', '4', 'Interrupt Level Priority bit 4 position.'],\n  ['CPUINT_LVL0PRI5_bm', '(1<<5)', 'Interrupt Level Priority bit 5 mask.'],\n  ['CPUINT_LVL0PRI5_bp', '5', 'Interrupt Level Priority bit 5 position.'],\n  ['CPUINT_LVL0PRI6_bm', '(1<<6)', 'Interrupt Level Priority bit 6 mask.'],\n  ['CPUINT_LVL0PRI6_bp', '6', 'Interrupt Level Priority bit 6 position.'],\n  ['CPUINT_LVL0PRI7_bm', '(1<<7)', 'Interrupt Level Priority bit 7 mask.'],\n  ['CPUINT_LVL0PRI7_bp', '7', 'Interrupt Level Priority bit 7 position.'],\n  ['CPUINT_LVL1VEC_gm', '0xFF', 'Interrupt Vector with High Priority group mask.'],\n  ['CPUINT_LVL1VEC_gp', '0', 'Interrupt Vector with High Priority group position.'],\n  ['CPUINT_LVL1VEC0_bm', '(1<<0)', 'Interrupt Vector with High Priority bit 0 mask.'],\n  ['CPUINT_LVL1VEC0_bp', '0', 'Interrupt Vector with High Priority bit 0 position.'],\n  ['CPUINT_LVL1VEC1_bm', '(1<<1)', 'Interrupt Vector with High Priority bit 1 mask.'],\n  ['CPUINT_LVL1VEC1_bp', '1', 'Interrupt Vector with High Priority bit 1 position.'],\n  ['CPUINT_LVL1VEC2_bm', '(1<<2)', 'Interrupt Vector with High Priority bit 2 mask.'],\n  ['CPUINT_LVL1VEC2_bp', '2', 'Interrupt Vector with High Priority bit 2 position.'],\n  ['CPUINT_LVL1VEC3_bm', '(1<<3)', 'Interrupt Vector with High Priority bit 3 mask.'],\n  ['CPUINT_LVL1VEC3_bp', '3', 'Interrupt Vector with High Priority bit 3 position.'],\n  ['CPUINT_LVL1VEC4_bm', '(1<<4)', 'Interrupt Vector with High Priority bit 4 mask.'],\n  ['CPUINT_LVL1VEC4_bp', '4', 'Interrupt Vector with High Priority bit 4 position.'],\n  ['CPUINT_LVL1VEC5_bm', '(1<<5)', 'Interrupt Vector with High Priority bit 5 mask.'],\n  ['CPUINT_LVL1VEC5_bp', '5', 'Interrupt Vector with High Priority bit 5 position.'],\n  ['CPUINT_LVL1VEC6_bm', '(1<<6)', 'Interrupt Vector with High Priority bit 6 mask.'],\n  ['CPUINT_LVL1VEC6_bp', '6', 'Interrupt Vector with High Priority bit 6 position.'],\n  ['CPUINT_LVL1VEC7_bm', '(1<<7)', 'Interrupt Vector with High Priority bit 7 mask.'],\n  ['CPUINT_LVL1VEC7_bp', '7', 'Interrupt Vector with High Priority bit 7 position.'],\n  ['CRCSCAN_ENABLE_bm', '0x01', 'Enable CRC scan bit mask.'],\n  ['CRCSCAN_ENABLE_bp', '0', 'Enable CRC scan bit position.'],\n  ['CRCSCAN_NMIEN_bm', '0x02', 'Enable NMI Trigger bit mask.'],\n  ['CRCSCAN_NMIEN_bp', '1', 'Enable NMI Trigger bit position.'],\n  ['CRCSCAN_RESET_bm', '0x80', 'Reset CRC scan bit mask.'],\n  ['CRCSCAN_RESET_bp', '7', 'Reset CRC scan bit position.'],\n  ['CRCSCAN_SRC_gm', '0x03', 'CRC Source group mask.'],\n  ['CRCSCAN_SRC_gp', '0', 'CRC Source group position.'],\n  ['CRCSCAN_SRC0_bm', '(1<<0)', 'CRC Source bit 0 mask.'],\n  ['CRCSCAN_SRC0_bp', '0', 'CRC Source bit 0 position.'],\n  ['CRCSCAN_SRC1_bm', '(1<<1)', 'CRC Source bit 1 mask.'],\n  ['CRCSCAN_SRC1_bp', '1', 'CRC Source bit 1 position.'],\n  ['CRCSCAN_MODE_gm', '0x30', 'CRC Flash Access Mode group mask.'],\n  ['CRCSCAN_MODE_gp', '4', 'CRC Flash Access Mode group position.'],\n  ['CRCSCAN_MODE0_bm', '(1<<4)', 'CRC Flash Access Mode bit 0 mask.'],\n  ['CRCSCAN_MODE0_bp', '4', 'CRC Flash Access Mode bit 0 position.'],\n  ['CRCSCAN_MODE1_bm', '(1<<5)', 'CRC Flash Access Mode bit 1 mask.'],\n  ['CRCSCAN_MODE1_bp', '5', 'CRC Flash Access Mode bit 1 position.'],\n  ['CRCSCAN_BUSY_bm', '0x01', 'CRC Busy bit mask.'],\n  ['CRCSCAN_BUSY_bp', '0', 'CRC Busy bit position.'],\n  ['CRCSCAN_OK_bm', '0x02', 'CRC Ok bit mask.'],\n  ['CRCSCAN_OK_bp', '1', 'CRC Ok bit position.'],\n  ['DAC_ENABLE_bm', '0x01', 'DAC Enable bit mask.'],\n  ['DAC_ENABLE_bp', '0', 'DAC Enable bit position.'],\n  ['DAC_OUTEN_bm', '0x40', 'Output Buffer Enable bit mask.'],\n  ['DAC_OUTEN_bp', '6', 'Output Buffer Enable bit position.'],\n  ['DAC_RUNSTDBY_bm', '0x80', 'Run in Standby Mode bit mask.'],\n  ['DAC_RUNSTDBY_bp', '7', 'Run in Standby Mode bit position.'],\n  ['EVSYS_ASYNCCH0_gm', '0xFF', 'Asynchronous Channel 0 Generator Selection group mask.'],\n  ['EVSYS_ASYNCCH0_gp', '0', 'Asynchronous Channel 0 Generator Selection group position.'],\n  ['EVSYS_ASYNCCH00_bm', '(1<<0)', 'Asynchronous Channel 0 Generator Selection bit 0 mask.'],\n  ['EVSYS_ASYNCCH00_bp', '0', 'Asynchronous Channel 0 Generator Selection bit 0 position.'],\n  ['EVSYS_ASYNCCH01_bm', '(1<<1)', 'Asynchronous Channel 0 Generator Selection bit 1 mask.'],\n  ['EVSYS_ASYNCCH01_bp', '1', 'Asynchronous Channel 0 Generator Selection bit 1 position.'],\n  ['EVSYS_ASYNCCH02_bm', '(1<<2)', 'Asynchronous Channel 0 Generator Selection bit 2 mask.'],\n  ['EVSYS_ASYNCCH02_bp', '2', 'Asynchronous Channel 0 Generator Selection bit 2 position.'],\n  ['EVSYS_ASYNCCH03_bm', '(1<<3)', 'Asynchronous Channel 0 Generator Selection bit 3 mask.'],\n  ['EVSYS_ASYNCCH03_bp', '3', 'Asynchronous Channel 0 Generator Selection bit 3 position.'],\n  ['EVSYS_ASYNCCH04_bm', '(1<<4)', 'Asynchronous Channel 0 Generator Selection bit 4 mask.'],\n  ['EVSYS_ASYNCCH04_bp', '4', 'Asynchronous Channel 0 Generator Selection bit 4 position.'],\n  ['EVSYS_ASYNCCH05_bm', '(1<<5)', 'Asynchronous Channel 0 Generator Selection bit 5 mask.'],\n  ['EVSYS_ASYNCCH05_bp', '5', 'Asynchronous Channel 0 Generator Selection bit 5 position.'],\n  ['EVSYS_ASYNCCH06_bm', '(1<<6)', 'Asynchronous Channel 0 Generator Selection bit 6 mask.'],\n  ['EVSYS_ASYNCCH06_bp', '6', 'Asynchronous Channel 0 Generator Selection bit 6 position.'],\n  ['EVSYS_ASYNCCH07_bm', '(1<<7)', 'Asynchronous Channel 0 Generator Selection bit 7 mask.'],\n  ['EVSYS_ASYNCCH07_bp', '7', 'Asynchronous Channel 0 Generator Selection bit 7 position.'],\n  ['EVSYS_ASYNCCH1_gm', '0xFF', 'Asynchronous Channel 1 Generator Selection group mask.'],\n  ['EVSYS_ASYNCCH1_gp', '0', 'Asynchronous Channel 1 Generator Selection group position.'],\n  ['EVSYS_ASYNCCH10_bm', '(1<<0)', 'Asynchronous Channel 1 Generator Selection bit 0 mask.'],\n  ['EVSYS_ASYNCCH10_bp', '0', 'Asynchronous Channel 1 Generator Selection bit 0 position.'],\n  ['EVSYS_ASYNCCH11_bm', '(1<<1)', 'Asynchronous Channel 1 Generator Selection bit 1 mask.'],\n  ['EVSYS_ASYNCCH11_bp', '1', 'Asynchronous Channel 1 Generator Selection bit 1 position.'],\n  ['EVSYS_ASYNCCH12_bm', '(1<<2)', 'Asynchronous Channel 1 Generator Selection bit 2 mask.'],\n  ['EVSYS_ASYNCCH12_bp', '2', 'Asynchronous Channel 1 Generator Selection bit 2 position.'],\n  ['EVSYS_ASYNCCH13_bm', '(1<<3)', 'Asynchronous Channel 1 Generator Selection bit 3 mask.'],\n  ['EVSYS_ASYNCCH13_bp', '3', 'Asynchronous Channel 1 Generator Selection bit 3 position.'],\n  ['EVSYS_ASYNCCH14_bm', '(1<<4)', 'Asynchronous Channel 1 Generator Selection bit 4 mask.'],\n  ['EVSYS_ASYNCCH14_bp', '4', 'Asynchronous Channel 1 Generator Selection bit 4 position.'],\n  ['EVSYS_ASYNCCH15_bm', '(1<<5)', 'Asynchronous Channel 1 Generator Selection bit 5 mask.'],\n  ['EVSYS_ASYNCCH15_bp', '5', 'Asynchronous Channel 1 Generator Selection bit 5 position.'],\n  ['EVSYS_ASYNCCH16_bm', '(1<<6)', 'Asynchronous Channel 1 Generator Selection bit 6 mask.'],\n  ['EVSYS_ASYNCCH16_bp', '6', 'Asynchronous Channel 1 Generator Selection bit 6 position.'],\n  ['EVSYS_ASYNCCH17_bm', '(1<<7)', 'Asynchronous Channel 1 Generator Selection bit 7 mask.'],\n  ['EVSYS_ASYNCCH17_bp', '7', 'Asynchronous Channel 1 Generator Selection bit 7 position.'],\n  ['EVSYS_ASYNCCH2_gm', '0xFF', 'Asynchronous Channel 2 Generator Selection group mask.'],\n  ['EVSYS_ASYNCCH2_gp', '0', 'Asynchronous Channel 2 Generator Selection group position.'],\n  ['EVSYS_ASYNCCH20_bm', '(1<<0)', 'Asynchronous Channel 2 Generator Selection bit 0 mask.'],\n  ['EVSYS_ASYNCCH20_bp', '0', 'Asynchronous Channel 2 Generator Selection bit 0 position.'],\n  ['EVSYS_ASYNCCH21_bm', '(1<<1)', 'Asynchronous Channel 2 Generator Selection bit 1 mask.'],\n  ['EVSYS_ASYNCCH21_bp', '1', 'Asynchronous Channel 2 Generator Selection bit 1 position.'],\n  ['EVSYS_ASYNCCH22_bm', '(1<<2)', 'Asynchronous Channel 2 Generator Selection bit 2 mask.'],\n  ['EVSYS_ASYNCCH22_bp', '2', 'Asynchronous Channel 2 Generator Selection bit 2 position.'],\n  ['EVSYS_ASYNCCH23_bm', '(1<<3)', 'Asynchronous Channel 2 Generator Selection bit 3 mask.'],\n  ['EVSYS_ASYNCCH23_bp', '3', 'Asynchronous Channel 2 Generator Selection bit 3 position.'],\n  ['EVSYS_ASYNCCH24_bm', '(1<<4)', 'Asynchronous Channel 2 Generator Selection bit 4 mask.'],\n  ['EVSYS_ASYNCCH24_bp', '4', 'Asynchronous Channel 2 Generator Selection bit 4 position.'],\n  ['EVSYS_ASYNCCH25_bm', '(1<<5)', 'Asynchronous Channel 2 Generator Selection bit 5 mask.'],\n  ['EVSYS_ASYNCCH25_bp', '5', 'Asynchronous Channel 2 Generator Selection bit 5 position.'],\n  ['EVSYS_ASYNCCH26_bm', '(1<<6)', 'Asynchronous Channel 2 Generator Selection bit 6 mask.'],\n  ['EVSYS_ASYNCCH26_bp', '6', 'Asynchronous Channel 2 Generator Selection bit 6 position.'],\n  ['EVSYS_ASYNCCH27_bm', '(1<<7)', 'Asynchronous Channel 2 Generator Selection bit 7 mask.'],\n  ['EVSYS_ASYNCCH27_bp', '7', 'Asynchronous Channel 2 Generator Selection bit 7 position.'],\n  ['EVSYS_ASYNCCH3_gm', '0xFF', 'Asynchronous Channel 3 Generator Selection group mask.'],\n  ['EVSYS_ASYNCCH3_gp', '0', 'Asynchronous Channel 3 Generator Selection group position.'],\n  ['EVSYS_ASYNCCH30_bm', '(1<<0)', 'Asynchronous Channel 3 Generator Selection bit 0 mask.'],\n  ['EVSYS_ASYNCCH30_bp', '0', 'Asynchronous Channel 3 Generator Selection bit 0 position.'],\n  ['EVSYS_ASYNCCH31_bm', '(1<<1)', 'Asynchronous Channel 3 Generator Selection bit 1 mask.'],\n  ['EVSYS_ASYNCCH31_bp', '1', 'Asynchronous Channel 3 Generator Selection bit 1 position.'],\n  ['EVSYS_ASYNCCH32_bm', '(1<<2)', 'Asynchronous Channel 3 Generator Selection bit 2 mask.'],\n  ['EVSYS_ASYNCCH32_bp', '2', 'Asynchronous Channel 3 Generator Selection bit 2 position.'],\n  ['EVSYS_ASYNCCH33_bm', '(1<<3)', 'Asynchronous Channel 3 Generator Selection bit 3 mask.'],\n  ['EVSYS_ASYNCCH33_bp', '3', 'Asynchronous Channel 3 Generator Selection bit 3 position.'],\n  ['EVSYS_ASYNCCH34_bm', '(1<<4)', 'Asynchronous Channel 3 Generator Selection bit 4 mask.'],\n  ['EVSYS_ASYNCCH34_bp', '4', 'Asynchronous Channel 3 Generator Selection bit 4 position.'],\n  ['EVSYS_ASYNCCH35_bm', '(1<<5)', 'Asynchronous Channel 3 Generator Selection bit 5 mask.'],\n  ['EVSYS_ASYNCCH35_bp', '5', 'Asynchronous Channel 3 Generator Selection bit 5 position.'],\n  ['EVSYS_ASYNCCH36_bm', '(1<<6)', 'Asynchronous Channel 3 Generator Selection bit 6 mask.'],\n  ['EVSYS_ASYNCCH36_bp', '6', 'Asynchronous Channel 3 Generator Selection bit 6 position.'],\n  ['EVSYS_ASYNCCH37_bm', '(1<<7)', 'Asynchronous Channel 3 Generator Selection bit 7 mask.'],\n  ['EVSYS_ASYNCCH37_bp', '7', 'Asynchronous Channel 3 Generator Selection bit 7 position.'],\n  ['EVSYS_SYNCCH0_gm', '0xFF', 'Synchronous Channel 0 Generator Selection group mask.'],\n  ['EVSYS_SYNCCH0_gp', '0', 'Synchronous Channel 0 Generator Selection group position.'],\n  ['EVSYS_SYNCCH00_bm', '(1<<0)', 'Synchronous Channel 0 Generator Selection bit 0 mask.'],\n  ['EVSYS_SYNCCH00_bp', '0', 'Synchronous Channel 0 Generator Selection bit 0 position.'],\n  ['EVSYS_SYNCCH01_bm', '(1<<1)', 'Synchronous Channel 0 Generator Selection bit 1 mask.'],\n  ['EVSYS_SYNCCH01_bp', '1', 'Synchronous Channel 0 Generator Selection bit 1 position.'],\n  ['EVSYS_SYNCCH02_bm', '(1<<2)', 'Synchronous Channel 0 Generator Selection bit 2 mask.'],\n  ['EVSYS_SYNCCH02_bp', '2', 'Synchronous Channel 0 Generator Selection bit 2 position.'],\n  ['EVSYS_SYNCCH03_bm', '(1<<3)', 'Synchronous Channel 0 Generator Selection bit 3 mask.'],\n  ['EVSYS_SYNCCH03_bp', '3', 'Synchronous Channel 0 Generator Selection bit 3 position.'],\n  ['EVSYS_SYNCCH04_bm', '(1<<4)', 'Synchronous Channel 0 Generator Selection bit 4 mask.'],\n  ['EVSYS_SYNCCH04_bp', '4', 'Synchronous Channel 0 Generator Selection bit 4 position.'],\n  ['EVSYS_SYNCCH05_bm', '(1<<5)', 'Synchronous Channel 0 Generator Selection bit 5 mask.'],\n  ['EVSYS_SYNCCH05_bp', '5', 'Synchronous Channel 0 Generator Selection bit 5 position.'],\n  ['EVSYS_SYNCCH06_bm', '(1<<6)', 'Synchronous Channel 0 Generator Selection bit 6 mask.'],\n  ['EVSYS_SYNCCH06_bp', '6', 'Synchronous Channel 0 Generator Selection bit 6 position.'],\n  ['EVSYS_SYNCCH07_bm', '(1<<7)', 'Synchronous Channel 0 Generator Selection bit 7 mask.'],\n  ['EVSYS_SYNCCH07_bp', '7', 'Synchronous Channel 0 Generator Selection bit 7 position.'],\n  ['EVSYS_SYNCCH1_gm', '0xFF', 'Synchronous Channel 1 Generator Selection group mask.'],\n  ['EVSYS_SYNCCH1_gp', '0', 'Synchronous Channel 1 Generator Selection group position.'],\n  ['EVSYS_SYNCCH10_bm', '(1<<0)', 'Synchronous Channel 1 Generator Selection bit 0 mask.'],\n  ['EVSYS_SYNCCH10_bp', '0', 'Synchronous Channel 1 Generator Selection bit 0 position.'],\n  ['EVSYS_SYNCCH11_bm', '(1<<1)', 'Synchronous Channel 1 Generator Selection bit 1 mask.'],\n  ['EVSYS_SYNCCH11_bp', '1', 'Synchronous Channel 1 Generator Selection bit 1 position.'],\n  ['EVSYS_SYNCCH12_bm', '(1<<2)', 'Synchronous Channel 1 Generator Selection bit 2 mask.'],\n  ['EVSYS_SYNCCH12_bp', '2', 'Synchronous Channel 1 Generator Selection bit 2 position.'],\n  ['EVSYS_SYNCCH13_bm', '(1<<3)', 'Synchronous Channel 1 Generator Selection bit 3 mask.'],\n  ['EVSYS_SYNCCH13_bp', '3', 'Synchronous Channel 1 Generator Selection bit 3 position.'],\n  ['EVSYS_SYNCCH14_bm', '(1<<4)', 'Synchronous Channel 1 Generator Selection bit 4 mask.'],\n  ['EVSYS_SYNCCH14_bp', '4', 'Synchronous Channel 1 Generator Selection bit 4 position.'],\n  ['EVSYS_SYNCCH15_bm', '(1<<5)', 'Synchronous Channel 1 Generator Selection bit 5 mask.'],\n  ['EVSYS_SYNCCH15_bp', '5', 'Synchronous Channel 1 Generator Selection bit 5 position.'],\n  ['EVSYS_SYNCCH16_bm', '(1<<6)', 'Synchronous Channel 1 Generator Selection bit 6 mask.'],\n  ['EVSYS_SYNCCH16_bp', '6', 'Synchronous Channel 1 Generator Selection bit 6 position.'],\n  ['EVSYS_SYNCCH17_bm', '(1<<7)', 'Synchronous Channel 1 Generator Selection bit 7 mask.'],\n  ['EVSYS_SYNCCH17_bp', '7', 'Synchronous Channel 1 Generator Selection bit 7 position.'],\n  ['EVSYS_ASYNCUSER0_gm', '0xFF', 'Asynchronous User Ch 0 Input Selection - TCB0 group mask.'],\n  ['EVSYS_ASYNCUSER0_gp', '0', 'Asynchronous User Ch 0 Input Selection - TCB0 group position.'],\n  ['EVSYS_ASYNCUSER00_bm', '(1<<0)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 0 mask.'],\n  ['EVSYS_ASYNCUSER00_bp', '0', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 0 position.'],\n  ['EVSYS_ASYNCUSER01_bm', '(1<<1)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 1 mask.'],\n  ['EVSYS_ASYNCUSER01_bp', '1', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 1 position.'],\n  ['EVSYS_ASYNCUSER02_bm', '(1<<2)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 2 mask.'],\n  ['EVSYS_ASYNCUSER02_bp', '2', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 2 position.'],\n  ['EVSYS_ASYNCUSER03_bm', '(1<<3)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 3 mask.'],\n  ['EVSYS_ASYNCUSER03_bp', '3', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 3 position.'],\n  ['EVSYS_ASYNCUSER04_bm', '(1<<4)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 4 mask.'],\n  ['EVSYS_ASYNCUSER04_bp', '4', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 4 position.'],\n  ['EVSYS_ASYNCUSER05_bm', '(1<<5)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 5 mask.'],\n  ['EVSYS_ASYNCUSER05_bp', '5', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 5 position.'],\n  ['EVSYS_ASYNCUSER06_bm', '(1<<6)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 6 mask.'],\n  ['EVSYS_ASYNCUSER06_bp', '6', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 6 position.'],\n  ['EVSYS_ASYNCUSER07_bm', '(1<<7)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 7 mask.'],\n  ['EVSYS_ASYNCUSER07_bp', '7', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 7 position.'],\n  ['EVSYS_ASYNCUSER1_gm', '0xFF', 'Asynchronous User Ch 1 Input Selection - ADC0 group mask.'],\n  ['EVSYS_ASYNCUSER1_gp', '0', 'Asynchronous User Ch 1 Input Selection - ADC0 group position.'],\n  ['EVSYS_ASYNCUSER10_bm', '(1<<0)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 0 mask.'],\n  ['EVSYS_ASYNCUSER10_bp', '0', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 0 position.'],\n  ['EVSYS_ASYNCUSER11_bm', '(1<<1)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 1 mask.'],\n  ['EVSYS_ASYNCUSER11_bp', '1', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 1 position.'],\n  ['EVSYS_ASYNCUSER12_bm', '(1<<2)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 2 mask.'],\n  ['EVSYS_ASYNCUSER12_bp', '2', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 2 position.'],\n  ['EVSYS_ASYNCUSER13_bm', '(1<<3)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 3 mask.'],\n  ['EVSYS_ASYNCUSER13_bp', '3', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 3 position.'],\n  ['EVSYS_ASYNCUSER14_bm', '(1<<4)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 4 mask.'],\n  ['EVSYS_ASYNCUSER14_bp', '4', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 4 position.'],\n  ['EVSYS_ASYNCUSER15_bm', '(1<<5)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 5 mask.'],\n  ['EVSYS_ASYNCUSER15_bp', '5', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 5 position.'],\n  ['EVSYS_ASYNCUSER16_bm', '(1<<6)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 6 mask.'],\n  ['EVSYS_ASYNCUSER16_bp', '6', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 6 position.'],\n  ['EVSYS_ASYNCUSER17_bm', '(1<<7)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 7 mask.'],\n  ['EVSYS_ASYNCUSER17_bp', '7', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 7 position.'],\n  ['EVSYS_ASYNCUSER2_gm', '0xFF', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 group mask.'],\n  ['EVSYS_ASYNCUSER2_gp', '0', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 group position.'],\n  ['EVSYS_ASYNCUSER20_bm', '(1<<0)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 0 mask.'],\n  ['EVSYS_ASYNCUSER20_bp', '0', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 0 position.'],\n  ['EVSYS_ASYNCUSER21_bm', '(1<<1)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 1 mask.'],\n  ['EVSYS_ASYNCUSER21_bp', '1', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 1 position.'],\n  ['EVSYS_ASYNCUSER22_bm', '(1<<2)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 2 mask.'],\n  ['EVSYS_ASYNCUSER22_bp', '2', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 2 position.'],\n  ['EVSYS_ASYNCUSER23_bm', '(1<<3)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 3 mask.'],\n  ['EVSYS_ASYNCUSER23_bp', '3', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 3 position.'],\n  ['EVSYS_ASYNCUSER24_bm', '(1<<4)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 4 mask.'],\n  ['EVSYS_ASYNCUSER24_bp', '4', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 4 position.'],\n  ['EVSYS_ASYNCUSER25_bm', '(1<<5)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 5 mask.'],\n  ['EVSYS_ASYNCUSER25_bp', '5', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 5 position.'],\n  ['EVSYS_ASYNCUSER26_bm', '(1<<6)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 6 mask.'],\n  ['EVSYS_ASYNCUSER26_bp', '6', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 6 position.'],\n  ['EVSYS_ASYNCUSER27_bm', '(1<<7)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 7 mask.'],\n  ['EVSYS_ASYNCUSER27_bp', '7', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 7 position.'],\n  ['EVSYS_ASYNCUSER3_gm', '0xFF', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 group mask.'],\n  ['EVSYS_ASYNCUSER3_gp', '0', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 group position.'],\n  ['EVSYS_ASYNCUSER30_bm', '(1<<0)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 0 mask.'],\n  ['EVSYS_ASYNCUSER30_bp', '0', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 0 position.'],\n  ['EVSYS_ASYNCUSER31_bm', '(1<<1)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 1 mask.'],\n  ['EVSYS_ASYNCUSER31_bp', '1', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 1 position.'],\n  ['EVSYS_ASYNCUSER32_bm', '(1<<2)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 2 mask.'],\n  ['EVSYS_ASYNCUSER32_bp', '2', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 2 position.'],\n  ['EVSYS_ASYNCUSER33_bm', '(1<<3)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 3 mask.'],\n  ['EVSYS_ASYNCUSER33_bp', '3', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 3 position.'],\n  ['EVSYS_ASYNCUSER34_bm', '(1<<4)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 4 mask.'],\n  ['EVSYS_ASYNCUSER34_bp', '4', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 4 position.'],\n  ['EVSYS_ASYNCUSER35_bm', '(1<<5)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 5 mask.'],\n  ['EVSYS_ASYNCUSER35_bp', '5', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 5 position.'],\n  ['EVSYS_ASYNCUSER36_bm', '(1<<6)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 6 mask.'],\n  ['EVSYS_ASYNCUSER36_bp', '6', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 6 position.'],\n  ['EVSYS_ASYNCUSER37_bm', '(1<<7)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 7 mask.'],\n  ['EVSYS_ASYNCUSER37_bp', '7', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 7 position.'],\n  ['EVSYS_ASYNCUSER4_gm', '0xFF', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 group mask.'],\n  ['EVSYS_ASYNCUSER4_gp', '0', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 group position.'],\n  ['EVSYS_ASYNCUSER40_bm', '(1<<0)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 0 mask.'],\n  ['EVSYS_ASYNCUSER40_bp', '0', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 0 position.'],\n  ['EVSYS_ASYNCUSER41_bm', '(1<<1)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 1 mask.'],\n  ['EVSYS_ASYNCUSER41_bp', '1', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 1 position.'],\n  ['EVSYS_ASYNCUSER42_bm', '(1<<2)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 2 mask.'],\n  ['EVSYS_ASYNCUSER42_bp', '2', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 2 position.'],\n  ['EVSYS_ASYNCUSER43_bm', '(1<<3)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 3 mask.'],\n  ['EVSYS_ASYNCUSER43_bp', '3', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 3 position.'],\n  ['EVSYS_ASYNCUSER44_bm', '(1<<4)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 4 mask.'],\n  ['EVSYS_ASYNCUSER44_bp', '4', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 4 position.'],\n  ['EVSYS_ASYNCUSER45_bm', '(1<<5)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 5 mask.'],\n  ['EVSYS_ASYNCUSER45_bp', '5', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 5 position.'],\n  ['EVSYS_ASYNCUSER46_bm', '(1<<6)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 6 mask.'],\n  ['EVSYS_ASYNCUSER46_bp', '6', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 6 position.'],\n  ['EVSYS_ASYNCUSER47_bm', '(1<<7)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 7 mask.'],\n  ['EVSYS_ASYNCUSER47_bp', '7', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 7 position.'],\n  ['EVSYS_ASYNCUSER5_gm', '0xFF', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 group mask.'],\n  ['EVSYS_ASYNCUSER5_gp', '0', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 group position.'],\n  ['EVSYS_ASYNCUSER50_bm', '(1<<0)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 0 mask.'],\n  ['EVSYS_ASYNCUSER50_bp', '0', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 0 position.'],\n  ['EVSYS_ASYNCUSER51_bm', '(1<<1)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 1 mask.'],\n  ['EVSYS_ASYNCUSER51_bp', '1', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 1 position.'],\n  ['EVSYS_ASYNCUSER52_bm', '(1<<2)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 2 mask.'],\n  ['EVSYS_ASYNCUSER52_bp', '2', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 2 position.'],\n  ['EVSYS_ASYNCUSER53_bm', '(1<<3)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 3 mask.'],\n  ['EVSYS_ASYNCUSER53_bp', '3', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 3 position.'],\n  ['EVSYS_ASYNCUSER54_bm', '(1<<4)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 4 mask.'],\n  ['EVSYS_ASYNCUSER54_bp', '4', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 4 position.'],\n  ['EVSYS_ASYNCUSER55_bm', '(1<<5)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 5 mask.'],\n  ['EVSYS_ASYNCUSER55_bp', '5', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 5 position.'],\n  ['EVSYS_ASYNCUSER56_bm', '(1<<6)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 6 mask.'],\n  ['EVSYS_ASYNCUSER56_bp', '6', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 6 position.'],\n  ['EVSYS_ASYNCUSER57_bm', '(1<<7)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 7 mask.'],\n  ['EVSYS_ASYNCUSER57_bp', '7', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 7 position.'],\n  ['EVSYS_ASYNCUSER6_gm', '0xFF', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 group mask.'],\n  ['EVSYS_ASYNCUSER6_gp', '0', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 group position.'],\n  ['EVSYS_ASYNCUSER60_bm', '(1<<0)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 0 mask.'],\n  ['EVSYS_ASYNCUSER60_bp', '0', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 0 position.'],\n  ['EVSYS_ASYNCUSER61_bm', '(1<<1)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 1 mask.'],\n  ['EVSYS_ASYNCUSER61_bp', '1', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 1 position.'],\n  ['EVSYS_ASYNCUSER62_bm', '(1<<2)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 2 mask.'],\n  ['EVSYS_ASYNCUSER62_bp', '2', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 2 position.'],\n  ['EVSYS_ASYNCUSER63_bm', '(1<<3)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 3 mask.'],\n  ['EVSYS_ASYNCUSER63_bp', '3', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 3 position.'],\n  ['EVSYS_ASYNCUSER64_bm', '(1<<4)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 4 mask.'],\n  ['EVSYS_ASYNCUSER64_bp', '4', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 4 position.'],\n  ['EVSYS_ASYNCUSER65_bm', '(1<<5)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 5 mask.'],\n  ['EVSYS_ASYNCUSER65_bp', '5', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 5 position.'],\n  ['EVSYS_ASYNCUSER66_bm', '(1<<6)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 6 mask.'],\n  ['EVSYS_ASYNCUSER66_bp', '6', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 6 position.'],\n  ['EVSYS_ASYNCUSER67_bm', '(1<<7)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 7 mask.'],\n  ['EVSYS_ASYNCUSER67_bp', '7', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 7 position.'],\n  ['EVSYS_ASYNCUSER7_gm', '0xFF', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 group mask.'],\n  ['EVSYS_ASYNCUSER7_gp', '0', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 group position.'],\n  ['EVSYS_ASYNCUSER70_bm', '(1<<0)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 0 mask.'],\n  ['EVSYS_ASYNCUSER70_bp', '0', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 0 position.'],\n  ['EVSYS_ASYNCUSER71_bm', '(1<<1)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 1 mask.'],\n  ['EVSYS_ASYNCUSER71_bp', '1', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 1 position.'],\n  ['EVSYS_ASYNCUSER72_bm', '(1<<2)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 2 mask.'],\n  ['EVSYS_ASYNCUSER72_bp', '2', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 2 position.'],\n  ['EVSYS_ASYNCUSER73_bm', '(1<<3)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 3 mask.'],\n  ['EVSYS_ASYNCUSER73_bp', '3', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 3 position.'],\n  ['EVSYS_ASYNCUSER74_bm', '(1<<4)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 4 mask.'],\n  ['EVSYS_ASYNCUSER74_bp', '4', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 4 position.'],\n  ['EVSYS_ASYNCUSER75_bm', '(1<<5)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 5 mask.'],\n  ['EVSYS_ASYNCUSER75_bp', '5', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 5 position.'],\n  ['EVSYS_ASYNCUSER76_bm', '(1<<6)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 6 mask.'],\n  ['EVSYS_ASYNCUSER76_bp', '6', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 6 position.'],\n  ['EVSYS_ASYNCUSER77_bm', '(1<<7)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 7 mask.'],\n  ['EVSYS_ASYNCUSER77_bp', '7', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 7 position.'],\n  ['EVSYS_ASYNCUSER8_gm', '0xFF', 'Asynchronous User Ch 8 Input Selection - Event Out 0 group mask.'],\n  ['EVSYS_ASYNCUSER8_gp', '0', 'Asynchronous User Ch 8 Input Selection - Event Out 0 group position.'],\n  ['EVSYS_ASYNCUSER80_bm', '(1<<0)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 0 mask.'],\n  ['EVSYS_ASYNCUSER80_bp', '0', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 0 position.'],\n  ['EVSYS_ASYNCUSER81_bm', '(1<<1)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 1 mask.'],\n  ['EVSYS_ASYNCUSER81_bp', '1', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 1 position.'],\n  ['EVSYS_ASYNCUSER82_bm', '(1<<2)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 2 mask.'],\n  ['EVSYS_ASYNCUSER82_bp', '2', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 2 position.'],\n  ['EVSYS_ASYNCUSER83_bm', '(1<<3)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 3 mask.'],\n  ['EVSYS_ASYNCUSER83_bp', '3', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 3 position.'],\n  ['EVSYS_ASYNCUSER84_bm', '(1<<4)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 4 mask.'],\n  ['EVSYS_ASYNCUSER84_bp', '4', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 4 position.'],\n  ['EVSYS_ASYNCUSER85_bm', '(1<<5)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 5 mask.'],\n  ['EVSYS_ASYNCUSER85_bp', '5', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 5 position.'],\n  ['EVSYS_ASYNCUSER86_bm', '(1<<6)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 6 mask.'],\n  ['EVSYS_ASYNCUSER86_bp', '6', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 6 position.'],\n  ['EVSYS_ASYNCUSER87_bm', '(1<<7)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 7 mask.'],\n  ['EVSYS_ASYNCUSER87_bp', '7', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 7 position.'],\n  ['EVSYS_ASYNCUSER9_gm', '0xFF', 'Asynchronous User Ch 9 Input Selection - Event Out 1 group mask.'],\n  ['EVSYS_ASYNCUSER9_gp', '0', 'Asynchronous User Ch 9 Input Selection - Event Out 1 group position.'],\n  ['EVSYS_ASYNCUSER90_bm', '(1<<0)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 0 mask.'],\n  ['EVSYS_ASYNCUSER90_bp', '0', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 0 position.'],\n  ['EVSYS_ASYNCUSER91_bm', '(1<<1)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 1 mask.'],\n  ['EVSYS_ASYNCUSER91_bp', '1', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 1 position.'],\n  ['EVSYS_ASYNCUSER92_bm', '(1<<2)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 2 mask.'],\n  ['EVSYS_ASYNCUSER92_bp', '2', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 2 position.'],\n  ['EVSYS_ASYNCUSER93_bm', '(1<<3)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 3 mask.'],\n  ['EVSYS_ASYNCUSER93_bp', '3', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 3 position.'],\n  ['EVSYS_ASYNCUSER94_bm', '(1<<4)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 4 mask.'],\n  ['EVSYS_ASYNCUSER94_bp', '4', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 4 position.'],\n  ['EVSYS_ASYNCUSER95_bm', '(1<<5)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 5 mask.'],\n  ['EVSYS_ASYNCUSER95_bp', '5', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 5 position.'],\n  ['EVSYS_ASYNCUSER96_bm', '(1<<6)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 6 mask.'],\n  ['EVSYS_ASYNCUSER96_bp', '6', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 6 position.'],\n  ['EVSYS_ASYNCUSER97_bm', '(1<<7)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 7 mask.'],\n  ['EVSYS_ASYNCUSER97_bp', '7', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 7 position.'],\n  ['EVSYS_ASYNCUSER10_gm', '0xFF', 'Asynchronous User Ch 10 Input Selection - Event Out 2 group mask.'],\n  ['EVSYS_ASYNCUSER10_gp', '0', 'Asynchronous User Ch 10 Input Selection - Event Out 2 group position.'],\n  ['EVSYS_ASYNCUSER100_bm', '(1<<0)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 0 mask.'],\n  ['EVSYS_ASYNCUSER100_bp', '0', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 0 position.'],\n  ['EVSYS_ASYNCUSER101_bm', '(1<<1)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 1 mask.'],\n  ['EVSYS_ASYNCUSER101_bp', '1', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 1 position.'],\n  ['EVSYS_ASYNCUSER102_bm', '(1<<2)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 2 mask.'],\n  ['EVSYS_ASYNCUSER102_bp', '2', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 2 position.'],\n  ['EVSYS_ASYNCUSER103_bm', '(1<<3)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 3 mask.'],\n  ['EVSYS_ASYNCUSER103_bp', '3', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 3 position.'],\n  ['EVSYS_ASYNCUSER104_bm', '(1<<4)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 4 mask.'],\n  ['EVSYS_ASYNCUSER104_bp', '4', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 4 position.'],\n  ['EVSYS_ASYNCUSER105_bm', '(1<<5)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 5 mask.'],\n  ['EVSYS_ASYNCUSER105_bp', '5', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 5 position.'],\n  ['EVSYS_ASYNCUSER106_bm', '(1<<6)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 6 mask.'],\n  ['EVSYS_ASYNCUSER106_bp', '6', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 6 position.'],\n  ['EVSYS_ASYNCUSER107_bm', '(1<<7)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 7 mask.'],\n  ['EVSYS_ASYNCUSER107_bp', '7', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 7 position.'],\n  ['EVSYS_SYNCUSER0_gm', '0xFF', 'Synchronous User Ch 0 Input Selection - TCA0 group mask.'],\n  ['EVSYS_SYNCUSER0_gp', '0', 'Synchronous User Ch 0 Input Selection - TCA0 group position.'],\n  ['EVSYS_SYNCUSER00_bm', '(1<<0)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 0 mask.'],\n  ['EVSYS_SYNCUSER00_bp', '0', 'Synchronous User Ch 0 Input Selection - TCA0 bit 0 position.'],\n  ['EVSYS_SYNCUSER01_bm', '(1<<1)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 1 mask.'],\n  ['EVSYS_SYNCUSER01_bp', '1', 'Synchronous User Ch 0 Input Selection - TCA0 bit 1 position.'],\n  ['EVSYS_SYNCUSER02_bm', '(1<<2)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 2 mask.'],\n  ['EVSYS_SYNCUSER02_bp', '2', 'Synchronous User Ch 0 Input Selection - TCA0 bit 2 position.'],\n  ['EVSYS_SYNCUSER03_bm', '(1<<3)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 3 mask.'],\n  ['EVSYS_SYNCUSER03_bp', '3', 'Synchronous User Ch 0 Input Selection - TCA0 bit 3 position.'],\n  ['EVSYS_SYNCUSER04_bm', '(1<<4)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 4 mask.'],\n  ['EVSYS_SYNCUSER04_bp', '4', 'Synchronous User Ch 0 Input Selection - TCA0 bit 4 position.'],\n  ['EVSYS_SYNCUSER05_bm', '(1<<5)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 5 mask.'],\n  ['EVSYS_SYNCUSER05_bp', '5', 'Synchronous User Ch 0 Input Selection - TCA0 bit 5 position.'],\n  ['EVSYS_SYNCUSER06_bm', '(1<<6)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 6 mask.'],\n  ['EVSYS_SYNCUSER06_bp', '6', 'Synchronous User Ch 0 Input Selection - TCA0 bit 6 position.'],\n  ['EVSYS_SYNCUSER07_bm', '(1<<7)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 7 mask.'],\n  ['EVSYS_SYNCUSER07_bp', '7', 'Synchronous User Ch 0 Input Selection - TCA0 bit 7 position.'],\n  ['EVSYS_SYNCUSER1_gm', '0xFF', 'Synchronous User Ch 1 Input Selection - USART0 group mask.'],\n  ['EVSYS_SYNCUSER1_gp', '0', 'Synchronous User Ch 1 Input Selection - USART0 group position.'],\n  ['EVSYS_SYNCUSER10_bm', '(1<<0)', 'Synchronous User Ch 1 Input Selection - USART0 bit 0 mask.'],\n  ['EVSYS_SYNCUSER10_bp', '0', 'Synchronous User Ch 1 Input Selection - USART0 bit 0 position.'],\n  ['EVSYS_SYNCUSER11_bm', '(1<<1)', 'Synchronous User Ch 1 Input Selection - USART0 bit 1 mask.'],\n  ['EVSYS_SYNCUSER11_bp', '1', 'Synchronous User Ch 1 Input Selection - USART0 bit 1 position.'],\n  ['EVSYS_SYNCUSER12_bm', '(1<<2)', 'Synchronous User Ch 1 Input Selection - USART0 bit 2 mask.'],\n  ['EVSYS_SYNCUSER12_bp', '2', 'Synchronous User Ch 1 Input Selection - USART0 bit 2 position.'],\n  ['EVSYS_SYNCUSER13_bm', '(1<<3)', 'Synchronous User Ch 1 Input Selection - USART0 bit 3 mask.'],\n  ['EVSYS_SYNCUSER13_bp', '3', 'Synchronous User Ch 1 Input Selection - USART0 bit 3 position.'],\n  ['EVSYS_SYNCUSER14_bm', '(1<<4)', 'Synchronous User Ch 1 Input Selection - USART0 bit 4 mask.'],\n  ['EVSYS_SYNCUSER14_bp', '4', 'Synchronous User Ch 1 Input Selection - USART0 bit 4 position.'],\n  ['EVSYS_SYNCUSER15_bm', '(1<<5)', 'Synchronous User Ch 1 Input Selection - USART0 bit 5 mask.'],\n  ['EVSYS_SYNCUSER15_bp', '5', 'Synchronous User Ch 1 Input Selection - USART0 bit 5 position.'],\n  ['EVSYS_SYNCUSER16_bm', '(1<<6)', 'Synchronous User Ch 1 Input Selection - USART0 bit 6 mask.'],\n  ['EVSYS_SYNCUSER16_bp', '6', 'Synchronous User Ch 1 Input Selection - USART0 bit 6 position.'],\n  ['EVSYS_SYNCUSER17_bm', '(1<<7)', 'Synchronous User Ch 1 Input Selection - USART0 bit 7 mask.'],\n  ['EVSYS_SYNCUSER17_bp', '7', 'Synchronous User Ch 1 Input Selection - USART0 bit 7 position.'],\n  ['FUSE_PERIOD_gm', '0x0F', 'Watchdog Timeout Period group mask.'],\n  ['FUSE_PERIOD_gp', '0', 'Watchdog Timeout Period group position.'],\n  ['FUSE_PERIOD0_bm', '(1<<0)', 'Watchdog Timeout Period bit 0 mask.'],\n  ['FUSE_PERIOD0_bp', '0', 'Watchdog Timeout Period bit 0 position.'],\n  ['FUSE_PERIOD1_bm', '(1<<1)', 'Watchdog Timeout Period bit 1 mask.'],\n  ['FUSE_PERIOD1_bp', '1', 'Watchdog Timeout Period bit 1 position.'],\n  ['FUSE_PERIOD2_bm', '(1<<2)', 'Watchdog Timeout Period bit 2 mask.'],\n  ['FUSE_PERIOD2_bp', '2', 'Watchdog Timeout Period bit 2 position.'],\n  ['FUSE_PERIOD3_bm', '(1<<3)', 'Watchdog Timeout Period bit 3 mask.'],\n  ['FUSE_PERIOD3_bp', '3', 'Watchdog Timeout Period bit 3 position.'],\n  ['FUSE_WINDOW_gm', '0xF0', 'Watchdog Window Timeout Period group mask.'],\n  ['FUSE_WINDOW_gp', '4', 'Watchdog Window Timeout Period group position.'],\n  ['FUSE_WINDOW0_bm', '(1<<4)', 'Watchdog Window Timeout Period bit 0 mask.'],\n  ['FUSE_WINDOW0_bp', '4', 'Watchdog Window Timeout Period bit 0 position.'],\n  ['FUSE_WINDOW1_bm', '(1<<5)', 'Watchdog Window Timeout Period bit 1 mask.'],\n  ['FUSE_WINDOW1_bp', '5', 'Watchdog Window Timeout Period bit 1 position.'],\n  ['FUSE_WINDOW2_bm', '(1<<6)', 'Watchdog Window Timeout Period bit 2 mask.'],\n  ['FUSE_WINDOW2_bp', '6', 'Watchdog Window Timeout Period bit 2 position.'],\n  ['FUSE_WINDOW3_bm', '(1<<7)', 'Watchdog Window Timeout Period bit 3 mask.'],\n  ['FUSE_WINDOW3_bp', '7', 'Watchdog Window Timeout Period bit 3 position.'],\n  ['FUSE_SLEEP_gm', '0x03', 'BOD Operation in Sleep Mode group mask.'],\n  ['FUSE_SLEEP_gp', '0', 'BOD Operation in Sleep Mode group position.'],\n  ['FUSE_SLEEP0_bm', '(1<<0)', 'BOD Operation in Sleep Mode bit 0 mask.'],\n  ['FUSE_SLEEP0_bp', '0', 'BOD Operation in Sleep Mode bit 0 position.'],\n  ['FUSE_SLEEP1_bm', '(1<<1)', 'BOD Operation in Sleep Mode bit 1 mask.'],\n  ['FUSE_SLEEP1_bp', '1', 'BOD Operation in Sleep Mode bit 1 position.'],\n  ['FUSE_ACTIVE_gm', '0x0C', 'BOD Operation in Active Mode group mask.'],\n  ['FUSE_ACTIVE_gp', '2', 'BOD Operation in Active Mode group position.'],\n  ['FUSE_ACTIVE0_bm', '(1<<2)', 'BOD Operation in Active Mode bit 0 mask.'],\n  ['FUSE_ACTIVE0_bp', '2', 'BOD Operation in Active Mode bit 0 position.'],\n  ['FUSE_ACTIVE1_bm', '(1<<3)', 'BOD Operation in Active Mode bit 1 mask.'],\n  ['FUSE_ACTIVE1_bp', '3', 'BOD Operation in Active Mode bit 1 position.'],\n  ['FUSE_SAMPFREQ_bm', '0x10', 'BOD Sample Frequency bit mask.'],\n  ['FUSE_SAMPFREQ_bp', '4', 'BOD Sample Frequency bit position.'],\n  ['FUSE_LVL_gm', '0xE0', 'BOD Level group mask.'],\n  ['FUSE_LVL_gp', '5', 'BOD Level group position.'],\n  ['FUSE_LVL0_bm', '(1<<5)', 'BOD Level bit 0 mask.'],\n  ['FUSE_LVL0_bp', '5', 'BOD Level bit 0 position.'],\n  ['FUSE_LVL1_bm', '(1<<6)', 'BOD Level bit 1 mask.'],\n  ['FUSE_LVL1_bp', '6', 'BOD Level bit 1 position.'],\n  ['FUSE_LVL2_bm', '(1<<7)', 'BOD Level bit 2 mask.'],\n  ['FUSE_LVL2_bp', '7', 'BOD Level bit 2 position.'],\n  ['FUSE_FREQSEL_gm', '0x03', 'Frequency Select group mask.'],\n  ['FUSE_FREQSEL_gp', '0', 'Frequency Select group position.'],\n  ['FUSE_FREQSEL0_bm', '(1<<0)', 'Frequency Select bit 0 mask.'],\n  ['FUSE_FREQSEL0_bp', '0', 'Frequency Select bit 0 position.'],\n  ['FUSE_FREQSEL1_bm', '(1<<1)', 'Frequency Select bit 1 mask.'],\n  ['FUSE_FREQSEL1_bp', '1', 'Frequency Select bit 1 position.'],\n  ['FUSE_OSCLOCK_bm', '0x80', 'Oscillator Lock bit mask.'],\n  ['FUSE_OSCLOCK_bp', '7', 'Oscillator Lock bit position.'],\n  ['FUSE_CMPA_bm', '0x01', 'Compare A Default Output Value bit mask.'],\n  ['FUSE_CMPA_bp', '0', 'Compare A Default Output Value bit position.'],\n  ['FUSE_CMPB_bm', '0x02', 'Compare B Default Output Value bit mask.'],\n  ['FUSE_CMPB_bp', '1', 'Compare B Default Output Value bit position.'],\n  ['FUSE_CMPC_bm', '0x04', 'Compare C Default Output Value bit mask.'],\n  ['FUSE_CMPC_bp', '2', 'Compare C Default Output Value bit position.'],\n  ['FUSE_CMPD_bm', '0x08', 'Compare D Default Output Value bit mask.'],\n  ['FUSE_CMPD_bp', '3', 'Compare D Default Output Value bit position.'],\n  ['FUSE_CMPAEN_bm', '0x10', 'Compare A Output Enable bit mask.'],\n  ['FUSE_CMPAEN_bp', '4', 'Compare A Output Enable bit position.'],\n  ['FUSE_CMPBEN_bm', '0x20', 'Compare B Output Enable bit mask.'],\n  ['FUSE_CMPBEN_bp', '5', 'Compare B Output Enable bit position.'],\n  ['FUSE_CMPCEN_bm', '0x40', 'Compare C Output Enable bit mask.'],\n  ['FUSE_CMPCEN_bp', '6', 'Compare C Output Enable bit position.'],\n  ['FUSE_CMPDEN_bm', '0x80', 'Compare D Output Enable bit mask.'],\n  ['FUSE_CMPDEN_bp', '7', 'Compare D Output Enable bit position.'],\n  ['FUSE_EESAVE_bm', '0x01', 'EEPROM Save bit mask.'],\n  ['FUSE_EESAVE_bp', '0', 'EEPROM Save bit position.'],\n  ['FUSE_RSTPINCFG_gm', '0x0C', 'Reset Pin Configuration group mask.'],\n  ['FUSE_RSTPINCFG_gp', '2', 'Reset Pin Configuration group position.'],\n  ['FUSE_RSTPINCFG0_bm', '(1<<2)', 'Reset Pin Configuration bit 0 mask.'],\n  ['FUSE_RSTPINCFG0_bp', '2', 'Reset Pin Configuration bit 0 position.'],\n  ['FUSE_RSTPINCFG1_bm', '(1<<3)', 'Reset Pin Configuration bit 1 mask.'],\n  ['FUSE_RSTPINCFG1_bp', '3', 'Reset Pin Configuration bit 1 position.'],\n  ['FUSE_CRCSRC_gm', '0xC0', 'CRC Source group mask.'],\n  ['FUSE_CRCSRC_gp', '6', 'CRC Source group position.'],\n  ['FUSE_CRCSRC0_bm', '(1<<6)', 'CRC Source bit 0 mask.'],\n  ['FUSE_CRCSRC0_bp', '6', 'CRC Source bit 0 position.'],\n  ['FUSE_CRCSRC1_bm', '(1<<7)', 'CRC Source bit 1 mask.'],\n  ['FUSE_CRCSRC1_bp', '7', 'CRC Source bit 1 position.'],\n  ['FUSE_SUT_gm', '0x07', 'Startup Time group mask.'],\n  ['FUSE_SUT_gp', '0', 'Startup Time group position.'],\n  ['FUSE_SUT0_bm', '(1<<0)', 'Startup Time bit 0 mask.'],\n  ['FUSE_SUT0_bp', '0', 'Startup Time bit 0 position.'],\n  ['FUSE_SUT1_bm', '(1<<1)', 'Startup Time bit 1 mask.'],\n  ['FUSE_SUT1_bp', '1', 'Startup Time bit 1 position.'],\n  ['FUSE_SUT2_bm', '(1<<2)', 'Startup Time bit 2 mask.'],\n  ['FUSE_SUT2_bp', '2', 'Startup Time bit 2 position.'],\n  ['LOCKBIT_LB_gm', '0xFF', 'Lock Bits group mask.'],\n  ['LOCKBIT_LB_gp', '0', 'Lock Bits group position.'],\n  ['LOCKBIT_LB0_bm', '(1<<0)', 'Lock Bits bit 0 mask.'],\n  ['LOCKBIT_LB0_bp', '0', 'Lock Bits bit 0 position.'],\n  ['LOCKBIT_LB1_bm', '(1<<1)', 'Lock Bits bit 1 mask.'],\n  ['LOCKBIT_LB1_bp', '1', 'Lock Bits bit 1 position.'],\n  ['LOCKBIT_LB2_bm', '(1<<2)', 'Lock Bits bit 2 mask.'],\n  ['LOCKBIT_LB2_bp', '2', 'Lock Bits bit 2 position.'],\n  ['LOCKBIT_LB3_bm', '(1<<3)', 'Lock Bits bit 3 mask.'],\n  ['LOCKBIT_LB3_bp', '3', 'Lock Bits bit 3 position.'],\n  ['LOCKBIT_LB4_bm', '(1<<4)', 'Lock Bits bit 4 mask.'],\n  ['LOCKBIT_LB4_bp', '4', 'Lock Bits bit 4 position.'],\n  ['LOCKBIT_LB5_bm', '(1<<5)', 'Lock Bits bit 5 mask.'],\n  ['LOCKBIT_LB5_bp', '5', 'Lock Bits bit 5 position.'],\n  ['LOCKBIT_LB6_bm', '(1<<6)', 'Lock Bits bit 6 mask.'],\n  ['LOCKBIT_LB6_bp', '6', 'Lock Bits bit 6 position.'],\n  ['LOCKBIT_LB7_bm', '(1<<7)', 'Lock Bits bit 7 mask.'],\n  ['LOCKBIT_LB7_bp', '7', 'Lock Bits bit 7 position.'],\n  ['NVMCTRL_CMD_gm', '0x07', 'Command group mask.'],\n  ['NVMCTRL_CMD_gp', '0', 'Command group position.'],\n  ['NVMCTRL_CMD0_bm', '(1<<0)', 'Command bit 0 mask.'],\n  ['NVMCTRL_CMD0_bp', '0', 'Command bit 0 position.'],\n  ['NVMCTRL_CMD1_bm', '(1<<1)', 'Command bit 1 mask.'],\n  ['NVMCTRL_CMD1_bp', '1', 'Command bit 1 position.'],\n  ['NVMCTRL_CMD2_bm', '(1<<2)', 'Command bit 2 mask.'],\n  ['NVMCTRL_CMD2_bp', '2', 'Command bit 2 position.'],\n  ['NVMCTRL_APCWP_bm', '0x01', 'Application code write protect bit mask.'],\n  ['NVMCTRL_APCWP_bp', '0', 'Application code write protect bit position.'],\n  ['NVMCTRL_BOOTLOCK_bm', '0x02', 'Boot Lock bit mask.'],\n  ['NVMCTRL_BOOTLOCK_bp', '1', 'Boot Lock bit position.'],\n  ['NVMCTRL_FBUSY_bm', '0x01', 'Flash busy bit mask.'],\n  ['NVMCTRL_FBUSY_bp', '0', 'Flash busy bit position.'],\n  ['NVMCTRL_EEBUSY_bm', '0x02', 'EEPROM busy bit mask.'],\n  ['NVMCTRL_EEBUSY_bp', '1', 'EEPROM busy bit position.'],\n  ['NVMCTRL_WRERROR_bm', '0x04', 'Write error bit mask.'],\n  ['NVMCTRL_WRERROR_bp', '2', 'Write error bit position.'],\n  ['NVMCTRL_EEREADY_bm', '0x01', 'EEPROM Ready bit mask.'],\n  ['NVMCTRL_EEREADY_bp', '0', 'EEPROM Ready bit position.'],\n  ['PORT_INT_gm', '0xFF', 'Pin Interrupt group mask.'],\n  ['PORT_INT_gp', '0', 'Pin Interrupt group position.'],\n  ['PORT_INT0_bm', '(1<<0)', 'Pin Interrupt bit 0 mask.'],\n  ['PORT_INT0_bp', '0', 'Pin Interrupt bit 0 position.'],\n  ['PORT_INT1_bm', '(1<<1)', 'Pin Interrupt bit 1 mask.'],\n  ['PORT_INT1_bp', '1', 'Pin Interrupt bit 1 position.'],\n  ['PORT_INT2_bm', '(1<<2)', 'Pin Interrupt bit 2 mask.'],\n  ['PORT_INT2_bp', '2', 'Pin Interrupt bit 2 position.'],\n  ['PORT_INT3_bm', '(1<<3)', 'Pin Interrupt bit 3 mask.'],\n  ['PORT_INT3_bp', '3', 'Pin Interrupt bit 3 position.'],\n  ['PORT_INT4_bm', '(1<<4)', 'Pin Interrupt bit 4 mask.'],\n  ['PORT_INT4_bp', '4', 'Pin Interrupt bit 4 position.'],\n  ['PORT_INT5_bm', '(1<<5)', 'Pin Interrupt bit 5 mask.'],\n  ['PORT_INT5_bp', '5', 'Pin Interrupt bit 5 position.'],\n  ['PORT_INT6_bm', '(1<<6)', 'Pin Interrupt bit 6 mask.'],\n  ['PORT_INT6_bp', '6', 'Pin Interrupt bit 6 position.'],\n  ['PORT_INT7_bm', '(1<<7)', 'Pin Interrupt bit 7 mask.'],\n  ['PORT_INT7_bp', '7', 'Pin Interrupt bit 7 position.'],\n  ['PORT_ISC_gm', '0x07', 'Input/Sense Configuration group mask.'],\n  ['PORT_ISC_gp', '0', 'Input/Sense Configuration group position.'],\n  ['PORT_ISC0_bm', '(1<<0)', 'Input/Sense Configuration bit 0 mask.'],\n  ['PORT_ISC0_bp', '0', 'Input/Sense Configuration bit 0 position.'],\n  ['PORT_ISC1_bm', '(1<<1)', 'Input/Sense Configuration bit 1 mask.'],\n  ['PORT_ISC1_bp', '1', 'Input/Sense Configuration bit 1 position.'],\n  ['PORT_ISC2_bm', '(1<<2)', 'Input/Sense Configuration bit 2 mask.'],\n  ['PORT_ISC2_bp', '2', 'Input/Sense Configuration bit 2 position.'],\n  ['PORT_PULLUPEN_bm', '0x08', 'Pullup enable bit mask.'],\n  ['PORT_PULLUPEN_bp', '3', 'Pullup enable bit position.'],\n  ['PORT_INVEN_bm', '0x80', 'Inverted I/O Enable bit mask.'],\n  ['PORT_INVEN_bp', '7', 'Inverted I/O Enable bit position.'],\n  ['PORTMUX_EVOUT0_bm', '0x01', 'Event Output 0 bit mask.'],\n  ['PORTMUX_EVOUT0_bp', '0', 'Event Output 0 bit position.'],\n  ['PORTMUX_EVOUT1_bm', '0x02', 'Event Output 1 bit mask.'],\n  ['PORTMUX_EVOUT1_bp', '1', 'Event Output 1 bit position.'],\n  ['PORTMUX_EVOUT2_bm', '0x04', 'Event Output 2 bit mask.'],\n  ['PORTMUX_EVOUT2_bp', '2', 'Event Output 2 bit position.'],\n  ['PORTMUX_LUT0_bm', '0x10', 'Configurable Custom Logic LUT0 bit mask.'],\n  ['PORTMUX_LUT0_bp', '4', 'Configurable Custom Logic LUT0 bit position.'],\n  ['PORTMUX_LUT1_bm', '0x20', 'Configurable Custom Logic LUT1 bit mask.'],\n  ['PORTMUX_LUT1_bp', '5', 'Configurable Custom Logic LUT1 bit position.'],\n  ['PORTMUX_USART0_bm', '0x01', 'Port Multiplexer USART0 bit mask.'],\n  ['PORTMUX_USART0_bp', '0', 'Port Multiplexer USART0 bit position.'],\n  ['PORTMUX_SPI0_bm', '0x04', 'Port Multiplexer SPI0 bit mask.'],\n  ['PORTMUX_SPI0_bp', '2', 'Port Multiplexer SPI0 bit position.'],\n  ['PORTMUX_TWI0_bm', '0x10', 'Port Multiplexer TWI0 bit mask.'],\n  ['PORTMUX_TWI0_bp', '4', 'Port Multiplexer TWI0 bit position.'],\n  ['PORTMUX_TCA00_bm', '0x01', 'Port Multiplexer TCA0 Output 0 bit mask.'],\n  ['PORTMUX_TCA00_bp', '0', 'Port Multiplexer TCA0 Output 0 bit position.'],\n  ['PORTMUX_TCA01_bm', '0x02', 'Port Multiplexer TCA0 Output 1 bit mask.'],\n  ['PORTMUX_TCA01_bp', '1', 'Port Multiplexer TCA0 Output 1 bit position.'],\n  ['PORTMUX_TCA02_bm', '0x04', 'Port Multiplexer TCA0 Output 2 bit mask.'],\n  ['PORTMUX_TCA02_bp', '2', 'Port Multiplexer TCA0 Output 2 bit position.'],\n  ['PORTMUX_TCA03_bm', '0x08', 'Port Multiplexer TCA0 Output 3 bit mask.'],\n  ['PORTMUX_TCA03_bp', '3', 'Port Multiplexer TCA0 Output 3 bit position.'],\n  ['PORTMUX_TCA04_bm', '0x10', 'Port Multiplexer TCA0 Output 4 bit mask.'],\n  ['PORTMUX_TCA04_bp', '4', 'Port Multiplexer TCA0 Output 4 bit position.'],\n  ['PORTMUX_TCA05_bm', '0x20', 'Port Multiplexer TCA0 Output 5 bit mask.'],\n  ['PORTMUX_TCA05_bp', '5', 'Port Multiplexer TCA0 Output 5 bit position.'],\n  ['PORTMUX_TCB0_bm', '0x01', 'Port Multiplexer TCB bit mask.'],\n  ['PORTMUX_TCB0_bp', '0', 'Port Multiplexer TCB bit position.'],\n  ['RSTCTRL_PORF_bm', '0x01', 'Power on Reset flag bit mask.'],\n  ['RSTCTRL_PORF_bp', '0', 'Power on Reset flag bit position.'],\n  ['RSTCTRL_BORF_bm', '0x02', 'Brown out detector Reset flag bit mask.'],\n  ['RSTCTRL_BORF_bp', '1', 'Brown out detector Reset flag bit position.'],\n  ['RSTCTRL_EXTRF_bm', '0x04', 'External Reset flag bit mask.'],\n  ['RSTCTRL_EXTRF_bp', '2', 'External Reset flag bit position.'],\n  ['RSTCTRL_WDRF_bm', '0x08', 'Watch dog Reset flag bit mask.'],\n  ['RSTCTRL_WDRF_bp', '3', 'Watch dog Reset flag bit position.'],\n  ['RSTCTRL_SWRF_bm', '0x10', 'Software Reset flag bit mask.'],\n  ['RSTCTRL_SWRF_bp', '4', 'Software Reset flag bit position.'],\n  ['RSTCTRL_UPDIRF_bm', '0x20', 'UPDI Reset flag bit mask.'],\n  ['RSTCTRL_UPDIRF_bp', '5', 'UPDI Reset flag bit position.'],\n  ['RSTCTRL_SWRE_bm', '0x01', 'Software reset enable bit mask.'],\n  ['RSTCTRL_SWRE_bp', '0', 'Software reset enable bit position.'],\n  ['RTC_RTCEN_bm', '0x01', 'Enable bit mask.'],\n  ['RTC_RTCEN_bp', '0', 'Enable bit position.'],\n  ['RTC_PRESCALER_gm', '0x78', 'Prescaling Factor group mask.'],\n  ['RTC_PRESCALER_gp', '3', 'Prescaling Factor group position.'],\n  ['RTC_PRESCALER0_bm', '(1<<3)', 'Prescaling Factor bit 0 mask.'],\n  ['RTC_PRESCALER0_bp', '3', 'Prescaling Factor bit 0 position.'],\n  ['RTC_PRESCALER1_bm', '(1<<4)', 'Prescaling Factor bit 1 mask.'],\n  ['RTC_PRESCALER1_bp', '4', 'Prescaling Factor bit 1 position.'],\n  ['RTC_PRESCALER2_bm', '(1<<5)', 'Prescaling Factor bit 2 mask.'],\n  ['RTC_PRESCALER2_bp', '5', 'Prescaling Factor bit 2 position.'],\n  ['RTC_PRESCALER3_bm', '(1<<6)', 'Prescaling Factor bit 3 mask.'],\n  ['RTC_PRESCALER3_bp', '6', 'Prescaling Factor bit 3 position.'],\n  ['RTC_RUNSTDBY_bm', '0x80', 'Run In Standby bit mask.'],\n  ['RTC_RUNSTDBY_bp', '7', 'Run In Standby bit position.'],\n  ['RTC_CTRLABUSY_bm', '0x01', 'CTRLA Synchronization Busy Flag bit mask.'],\n  ['RTC_CTRLABUSY_bp', '0', 'CTRLA Synchronization Busy Flag bit position.'],\n  ['RTC_CNTBUSY_bm', '0x02', 'Count Synchronization Busy Flag bit mask.'],\n  ['RTC_CNTBUSY_bp', '1', 'Count Synchronization Busy Flag bit position.'],\n  ['RTC_PERBUSY_bm', '0x04', 'Period Synchronization Busy Flag bit mask.'],\n  ['RTC_PERBUSY_bp', '2', 'Period Synchronization Busy Flag bit position.'],\n  ['RTC_CMPBUSY_bm', '0x08', 'Comparator Synchronization Busy Flag bit mask.'],\n  ['RTC_CMPBUSY_bp', '3', 'Comparator Synchronization Busy Flag bit position.'],\n  ['RTC_OVF_bm', '0x01', 'Overflow Interrupt enable bit mask.'],\n  ['RTC_OVF_bp', '0', 'Overflow Interrupt enable bit position.'],\n  ['RTC_CMP_bm', '0x02', 'Compare Match Interrupt enable bit mask.'],\n  ['RTC_CMP_bp', '1', 'Compare Match Interrupt enable bit position.'],\n  ['RTC_DBGRUN_bm', '0x01', 'Run in debug bit mask.'],\n  ['RTC_DBGRUN_bp', '0', 'Run in debug bit position.'],\n  ['RTC_CLKSEL_gm', '0x03', 'Clock Select group mask.'],\n  ['RTC_CLKSEL_gp', '0', 'Clock Select group position.'],\n  ['RTC_CLKSEL0_bm', '(1<<0)', 'Clock Select bit 0 mask.'],\n  ['RTC_CLKSEL0_bp', '0', 'Clock Select bit 0 position.'],\n  ['RTC_CLKSEL1_bm', '(1<<1)', 'Clock Select bit 1 mask.'],\n  ['RTC_CLKSEL1_bp', '1', 'Clock Select bit 1 position.'],\n  ['RTC_PITEN_bm', '0x01', 'Enable bit mask.'],\n  ['RTC_PITEN_bp', '0', 'Enable bit position.'],\n  ['RTC_PERIOD_gm', '0x78', 'Period group mask.'],\n  ['RTC_PERIOD_gp', '3', 'Period group position.'],\n  ['RTC_PERIOD0_bm', '(1<<3)', 'Period bit 0 mask.'],\n  ['RTC_PERIOD0_bp', '3', 'Period bit 0 position.'],\n  ['RTC_PERIOD1_bm', '(1<<4)', 'Period bit 1 mask.'],\n  ['RTC_PERIOD1_bp', '4', 'Period bit 1 position.'],\n  ['RTC_PERIOD2_bm', '(1<<5)', 'Period bit 2 mask.'],\n  ['RTC_PERIOD2_bp', '5', 'Period bit 2 position.'],\n  ['RTC_PERIOD3_bm', '(1<<6)', 'Period bit 3 mask.'],\n  ['RTC_PERIOD3_bp', '6', 'Period bit 3 position.'],\n  ['RTC_CTRLBUSY_bm', '0x01', 'CTRLA Synchronization Busy Flag bit mask.'],\n  ['RTC_CTRLBUSY_bp', '0', 'CTRLA Synchronization Busy Flag bit position.'],\n  ['RTC_PI_bm', '0x01', 'Periodic Interrupt bit mask.'],\n  ['RTC_PI_bp', '0', 'Periodic Interrupt bit position.'],\n  ['SLPCTRL_SEN_bm', '0x01', 'Sleep enable bit mask.'],\n  ['SLPCTRL_SEN_bp', '0', 'Sleep enable bit position.'],\n  ['SLPCTRL_SMODE_gm', '0x06', 'Sleep mode group mask.'],\n  ['SLPCTRL_SMODE_gp', '1', 'Sleep mode group position.'],\n  ['SLPCTRL_SMODE0_bm', '(1<<1)', 'Sleep mode bit 0 mask.'],\n  ['SLPCTRL_SMODE0_bp', '1', 'Sleep mode bit 0 position.'],\n  ['SLPCTRL_SMODE1_bm', '(1<<2)', 'Sleep mode bit 1 mask.'],\n  ['SLPCTRL_SMODE1_bp', '2', 'Sleep mode bit 1 position.'],\n  ['SPI_ENABLE_bm', '0x01', 'Enable Module bit mask.'],\n  ['SPI_ENABLE_bp', '0', 'Enable Module bit position.'],\n  ['SPI_PRESC_gm', '0x06', 'Prescaler group mask.'],\n  ['SPI_PRESC_gp', '1', 'Prescaler group position.'],\n  ['SPI_PRESC0_bm', '(1<<1)', 'Prescaler bit 0 mask.'],\n  ['SPI_PRESC0_bp', '1', 'Prescaler bit 0 position.'],\n  ['SPI_PRESC1_bm', '(1<<2)', 'Prescaler bit 1 mask.'],\n  ['SPI_PRESC1_bp', '2', 'Prescaler bit 1 position.'],\n  ['SPI_CLK2X_bm', '0x10', 'Enable Double Speed bit mask.'],\n  ['SPI_CLK2X_bp', '4', 'Enable Double Speed bit position.'],\n  ['SPI_MASTER_bm', '0x20', 'Master Operation Enable bit mask.'],\n  ['SPI_MASTER_bp', '5', 'Master Operation Enable bit position.'],\n  ['SPI_DORD_bm', '0x40', 'Data Order Setting bit mask.'],\n  ['SPI_DORD_bp', '6', 'Data Order Setting bit position.'],\n  ['SPI_MODE_gm', '0x03', 'SPI Mode group mask.'],\n  ['SPI_MODE_gp', '0', 'SPI Mode group position.'],\n  ['SPI_MODE0_bm', '(1<<0)', 'SPI Mode bit 0 mask.'],\n  ['SPI_MODE0_bp', '0', 'SPI Mode bit 0 position.'],\n  ['SPI_MODE1_bm', '(1<<1)', 'SPI Mode bit 1 mask.'],\n  ['SPI_MODE1_bp', '1', 'SPI Mode bit 1 position.'],\n  ['SPI_SSD_bm', '0x04', 'Slave Select Disable bit mask.'],\n  ['SPI_SSD_bp', '2', 'Slave Select Disable bit position.'],\n  ['SPI_BUFWR_bm', '0x40', 'Buffer Write Mode bit mask.'],\n  ['SPI_BUFWR_bp', '6', 'Buffer Write Mode bit position.'],\n  ['SPI_BUFEN_bm', '0x80', 'Buffer Mode Enable bit mask.'],\n  ['SPI_BUFEN_bp', '7', 'Buffer Mode Enable bit position.'],\n  ['SPI_IE_bm', '0x01', 'Interrupt Enable bit mask.'],\n  ['SPI_IE_bp', '0', 'Interrupt Enable bit position.'],\n  ['SPI_SSIE_bm', '0x10', 'Slave Select Trigger Interrupt Enable bit mask.'],\n  ['SPI_SSIE_bp', '4', 'Slave Select Trigger Interrupt Enable bit position.'],\n  ['SPI_DREIE_bm', '0x20', 'Data Register Empty Interrupt Enable bit mask.'],\n  ['SPI_DREIE_bp', '5', 'Data Register Empty Interrupt Enable bit position.'],\n  ['SPI_TXCIE_bm', '0x40', 'Transfer Complete Interrupt Enable bit mask.'],\n  ['SPI_TXCIE_bp', '6', 'Transfer Complete Interrupt Enable bit position.'],\n  ['SPI_RXCIE_bm', '0x80', 'Receive Complete Interrupt Enable bit mask.'],\n  ['SPI_RXCIE_bp', '7', 'Receive Complete Interrupt Enable bit position.'],\n  ['SPI_BUFOVF_bm', '0x01', 'Buffer Overflow bit mask.'],\n  ['SPI_BUFOVF_bp', '0', 'Buffer Overflow bit position.'],\n  ['SPI_SSIF_bm', '0x10', 'Slave Select Trigger Interrupt Flag bit mask.'],\n  ['SPI_SSIF_bp', '4', 'Slave Select Trigger Interrupt Flag bit position.'],\n  ['SPI_DREIF_bm', '0x20', 'Data Register Empty Interrupt Flag bit mask.'],\n  ['SPI_DREIF_bp', '5', 'Data Register Empty Interrupt Flag bit position.'],\n  ['SPI_TXCIF_bm', '0x40', 'Transfer Complete Interrupt Flag bit mask.'],\n  ['SPI_TXCIF_bp', '6', 'Transfer Complete Interrupt Flag bit position.'],\n  ['SPI_WRCOL_bm', '0x40', 'Write Collision bit mask.'],\n  ['SPI_WRCOL_bp', '6', 'Write Collision bit position.'],\n  ['SPI_RXCIF_bm', '0x80', 'Receive Complete Interrupt Flag bit mask.'],\n  ['SPI_RXCIF_bp', '7', 'Receive Complete Interrupt Flag bit position.'],\n  ['SPI_IF_bm', '0x80', 'Interrupt Flag bit mask.'],\n  ['SPI_IF_bp', '7', 'Interrupt Flag bit position.'],\n  ['SYSCFG_ENEXTBRK_bm', '0x01', 'External break enable bit mask.'],\n  ['SYSCFG_ENEXTBRK_bp', '0', 'External break enable bit position.'],\n  ['TCA_SINGLE_ENABLE_bm', '0x01', 'Module Enable bit mask.'],\n  ['TCA_SINGLE_ENABLE_bp', '0', 'Module Enable bit position.'],\n  ['TCA_SINGLE_CLKSEL_gm', '0x0E', 'Clock Selection group mask.'],\n  ['TCA_SINGLE_CLKSEL_gp', '1', 'Clock Selection group position.'],\n  ['TCA_SINGLE_CLKSEL0_bm', '(1<<1)', 'Clock Selection bit 0 mask.'],\n  ['TCA_SINGLE_CLKSEL0_bp', '1', 'Clock Selection bit 0 position.'],\n  ['TCA_SINGLE_CLKSEL1_bm', '(1<<2)', 'Clock Selection bit 1 mask.'],\n  ['TCA_SINGLE_CLKSEL1_bp', '2', 'Clock Selection bit 1 position.'],\n  ['TCA_SINGLE_CLKSEL2_bm', '(1<<3)', 'Clock Selection bit 2 mask.'],\n  ['TCA_SINGLE_CLKSEL2_bp', '3', 'Clock Selection bit 2 position.'],\n  ['TCA_SINGLE_WGMODE_gm', '0x07', 'Waveform generation mode group mask.'],\n  ['TCA_SINGLE_WGMODE_gp', '0', 'Waveform generation mode group position.'],\n  ['TCA_SINGLE_WGMODE0_bm', '(1<<0)', 'Waveform generation mode bit 0 mask.'],\n  ['TCA_SINGLE_WGMODE0_bp', '0', 'Waveform generation mode bit 0 position.'],\n  ['TCA_SINGLE_WGMODE1_bm', '(1<<1)', 'Waveform generation mode bit 1 mask.'],\n  ['TCA_SINGLE_WGMODE1_bp', '1', 'Waveform generation mode bit 1 position.'],\n  ['TCA_SINGLE_WGMODE2_bm', '(1<<2)', 'Waveform generation mode bit 2 mask.'],\n  ['TCA_SINGLE_WGMODE2_bp', '2', 'Waveform generation mode bit 2 position.'],\n  ['TCA_SINGLE_ALUPD_bm', '0x08', 'Auto Lock Update bit mask.'],\n  ['TCA_SINGLE_ALUPD_bp', '3', 'Auto Lock Update bit position.'],\n  ['TCA_SINGLE_CMP0EN_bm', '0x10', 'Compare 0 Enable bit mask.'],\n  ['TCA_SINGLE_CMP0EN_bp', '4', 'Compare 0 Enable bit position.'],\n  ['TCA_SINGLE_CMP1EN_bm', '0x20', 'Compare 1 Enable bit mask.'],\n  ['TCA_SINGLE_CMP1EN_bp', '5', 'Compare 1 Enable bit position.'],\n  ['TCA_SINGLE_CMP2EN_bm', '0x40', 'Compare 2 Enable bit mask.'],\n  ['TCA_SINGLE_CMP2EN_bp', '6', 'Compare 2 Enable bit position.'],\n  ['TCA_SINGLE_CMP0OV_bm', '0x01', 'Compare 0 Waveform Output Value bit mask.'],\n  ['TCA_SINGLE_CMP0OV_bp', '0', 'Compare 0 Waveform Output Value bit position.'],\n  ['TCA_SINGLE_CMP1OV_bm', '0x02', 'Compare 1 Waveform Output Value bit mask.'],\n  ['TCA_SINGLE_CMP1OV_bp', '1', 'Compare 1 Waveform Output Value bit position.'],\n  ['TCA_SINGLE_CMP2OV_bm', '0x04', 'Compare 2 Waveform Output Value bit mask.'],\n  ['TCA_SINGLE_CMP2OV_bp', '2', 'Compare 2 Waveform Output Value bit position.'],\n  ['TCA_SINGLE_SPLITM_bm', '0x01', 'Split Mode Enable bit mask.'],\n  ['TCA_SINGLE_SPLITM_bp', '0', 'Split Mode Enable bit position.'],\n  ['TCA_SINGLE_DIR_bm', '0x01', 'Direction bit mask.'],\n  ['TCA_SINGLE_DIR_bp', '0', 'Direction bit position.'],\n  ['TCA_SINGLE_LUPD_bm', '0x02', 'Lock Update bit mask.'],\n  ['TCA_SINGLE_LUPD_bp', '1', 'Lock Update bit position.'],\n  ['TCA_SINGLE_CMD_gm', '0x0C', 'Command group mask.'],\n  ['TCA_SINGLE_CMD_gp', '2', 'Command group position.'],\n  ['TCA_SINGLE_CMD0_bm', '(1<<2)', 'Command bit 0 mask.'],\n  ['TCA_SINGLE_CMD0_bp', '2', 'Command bit 0 position.'],\n  ['TCA_SINGLE_CMD1_bm', '(1<<3)', 'Command bit 1 mask.'],\n  ['TCA_SINGLE_CMD1_bp', '3', 'Command bit 1 position.'],\n  ['TCA_SINGLE_PERBV_bm', '0x01', 'Period Buffer Valid bit mask.'],\n  ['TCA_SINGLE_PERBV_bp', '0', 'Period Buffer Valid bit position.'],\n  ['TCA_SINGLE_CMP0BV_bm', '0x02', 'Compare 0 Buffer Valid bit mask.'],\n  ['TCA_SINGLE_CMP0BV_bp', '1', 'Compare 0 Buffer Valid bit position.'],\n  ['TCA_SINGLE_CMP1BV_bm', '0x04', 'Compare 1 Buffer Valid bit mask.'],\n  ['TCA_SINGLE_CMP1BV_bp', '2', 'Compare 1 Buffer Valid bit position.'],\n  ['TCA_SINGLE_CMP2BV_bm', '0x08', 'Compare 2 Buffer Valid bit mask.'],\n  ['TCA_SINGLE_CMP2BV_bp', '3', 'Compare 2 Buffer Valid bit position.'],\n  ['TCA_SINGLE_CNTEI_bm', '0x01', 'Count on Event Input bit mask.'],\n  ['TCA_SINGLE_CNTEI_bp', '0', 'Count on Event Input bit position.'],\n  ['TCA_SINGLE_EVACT_gm', '0x06', 'Event Action group mask.'],\n  ['TCA_SINGLE_EVACT_gp', '1', 'Event Action group position.'],\n  ['TCA_SINGLE_EVACT0_bm', '(1<<1)', 'Event Action bit 0 mask.'],\n  ['TCA_SINGLE_EVACT0_bp', '1', 'Event Action bit 0 position.'],\n  ['TCA_SINGLE_EVACT1_bm', '(1<<2)', 'Event Action bit 1 mask.'],\n  ['TCA_SINGLE_EVACT1_bp', '2', 'Event Action bit 1 position.'],\n  ['TCA_SINGLE_OVF_bm', '0x01', 'Overflow Interrupt bit mask.'],\n  ['TCA_SINGLE_OVF_bp', '0', 'Overflow Interrupt bit position.'],\n  ['TCA_SINGLE_CMP0_bm', '0x10', 'Compare 0 Interrupt bit mask.'],\n  ['TCA_SINGLE_CMP0_bp', '4', 'Compare 0 Interrupt bit position.'],\n  ['TCA_SINGLE_CMP1_bm', '0x20', 'Compare 1 Interrupt bit mask.'],\n  ['TCA_SINGLE_CMP1_bp', '5', 'Compare 1 Interrupt bit position.'],\n  ['TCA_SINGLE_CMP2_bm', '0x40', 'Compare 2 Interrupt bit mask.'],\n  ['TCA_SINGLE_CMP2_bp', '6', 'Compare 2 Interrupt bit position.'],\n  ['TCA_SINGLE_DBGRUN_bm', '0x01', 'Debug Run bit mask.'],\n  ['TCA_SINGLE_DBGRUN_bp', '0', 'Debug Run bit position.'],\n  ['TCA_SPLIT_ENABLE_bm', '0x01', 'Module Enable bit mask.'],\n  ['TCA_SPLIT_ENABLE_bp', '0', 'Module Enable bit position.'],\n  ['TCA_SPLIT_CLKSEL_gm', '0x0E', 'Clock Selection group mask.'],\n  ['TCA_SPLIT_CLKSEL_gp', '1', 'Clock Selection group position.'],\n  ['TCA_SPLIT_CLKSEL0_bm', '(1<<1)', 'Clock Selection bit 0 mask.'],\n  ['TCA_SPLIT_CLKSEL0_bp', '1', 'Clock Selection bit 0 position.'],\n  ['TCA_SPLIT_CLKSEL1_bm', '(1<<2)', 'Clock Selection bit 1 mask.'],\n  ['TCA_SPLIT_CLKSEL1_bp', '2', 'Clock Selection bit 1 position.'],\n  ['TCA_SPLIT_CLKSEL2_bm', '(1<<3)', 'Clock Selection bit 2 mask.'],\n  ['TCA_SPLIT_CLKSEL2_bp', '3', 'Clock Selection bit 2 position.'],\n  ['TCA_SPLIT_LCMP0EN_bm', '0x01', 'Low Compare 0 Enable bit mask.'],\n  ['TCA_SPLIT_LCMP0EN_bp', '0', 'Low Compare 0 Enable bit position.'],\n  ['TCA_SPLIT_LCMP1EN_bm', '0x02', 'Low Compare 1 Enable bit mask.'],\n  ['TCA_SPLIT_LCMP1EN_bp', '1', 'Low Compare 1 Enable bit position.'],\n  ['TCA_SPLIT_LCMP2EN_bm', '0x04', 'Low Compare 2 Enable bit mask.'],\n  ['TCA_SPLIT_LCMP2EN_bp', '2', 'Low Compare 2 Enable bit position.'],\n  ['TCA_SPLIT_HCMP0EN_bm', '0x10', 'High Compare 0 Enable bit mask.'],\n  ['TCA_SPLIT_HCMP0EN_bp', '4', 'High Compare 0 Enable bit position.'],\n  ['TCA_SPLIT_HCMP1EN_bm', '0x20', 'High Compare 1 Enable bit mask.'],\n  ['TCA_SPLIT_HCMP1EN_bp', '5', 'High Compare 1 Enable bit position.'],\n  ['TCA_SPLIT_HCMP2EN_bm', '0x40', 'High Compare 2 Enable bit mask.'],\n  ['TCA_SPLIT_HCMP2EN_bp', '6', 'High Compare 2 Enable bit position.'],\n  ['TCA_SPLIT_LCMP0OV_bm', '0x01', 'Low Compare 0 Output Value bit mask.'],\n  ['TCA_SPLIT_LCMP0OV_bp', '0', 'Low Compare 0 Output Value bit position.'],\n  ['TCA_SPLIT_LCMP1OV_bm', '0x02', 'Low Compare 1 Output Value bit mask.'],\n  ['TCA_SPLIT_LCMP1OV_bp', '1', 'Low Compare 1 Output Value bit position.'],\n  ['TCA_SPLIT_LCMP2OV_bm', '0x04', 'Low Compare 2 Output Value bit mask.'],\n  ['TCA_SPLIT_LCMP2OV_bp', '2', 'Low Compare 2 Output Value bit position.'],\n  ['TCA_SPLIT_HCMP0OV_bm', '0x10', 'High Compare 0 Output Value bit mask.'],\n  ['TCA_SPLIT_HCMP0OV_bp', '4', 'High Compare 0 Output Value bit position.'],\n  ['TCA_SPLIT_HCMP1OV_bm', '0x20', 'High Compare 1 Output Value bit mask.'],\n  ['TCA_SPLIT_HCMP1OV_bp', '5', 'High Compare 1 Output Value bit position.'],\n  ['TCA_SPLIT_HCMP2OV_bm', '0x40', 'High Compare 2 Output Value bit mask.'],\n  ['TCA_SPLIT_HCMP2OV_bp', '6', 'High Compare 2 Output Value bit position.'],\n  ['TCA_SPLIT_SPLITM_bm', '0x01', 'Split Mode Enable bit mask.'],\n  ['TCA_SPLIT_SPLITM_bp', '0', 'Split Mode Enable bit position.'],\n  ['TCA_SPLIT_CMD_gm', '0x0C', 'Command group mask.'],\n  ['TCA_SPLIT_CMD_gp', '2', 'Command group position.'],\n  ['TCA_SPLIT_CMD0_bm', '(1<<2)', 'Command bit 0 mask.'],\n  ['TCA_SPLIT_CMD0_bp', '2', 'Command bit 0 position.'],\n  ['TCA_SPLIT_CMD1_bm', '(1<<3)', 'Command bit 1 mask.'],\n  ['TCA_SPLIT_CMD1_bp', '3', 'Command bit 1 position.'],\n  ['TCA_SPLIT_LUNF_bm', '0x01', 'Low Underflow Interrupt Enable bit mask.'],\n  ['TCA_SPLIT_LUNF_bp', '0', 'Low Underflow Interrupt Enable bit position.'],\n  ['TCA_SPLIT_HUNF_bm', '0x02', 'High Underflow Interrupt Enable bit mask.'],\n  ['TCA_SPLIT_HUNF_bp', '1', 'High Underflow Interrupt Enable bit position.'],\n  ['TCA_SPLIT_LCMP0_bm', '0x10', 'Low Compare 0 Interrupt Enable bit mask.'],\n  ['TCA_SPLIT_LCMP0_bp', '4', 'Low Compare 0 Interrupt Enable bit position.'],\n  ['TCA_SPLIT_LCMP1_bm', '0x20', 'Low Compare 1 Interrupt Enable bit mask.'],\n  ['TCA_SPLIT_LCMP1_bp', '5', 'Low Compare 1 Interrupt Enable bit position.'],\n  ['TCA_SPLIT_LCMP2_bm', '0x40', 'Low Compare 2 Interrupt Enable bit mask.'],\n  ['TCA_SPLIT_LCMP2_bp', '6', 'Low Compare 2 Interrupt Enable bit position.'],\n  ['TCA_SPLIT_DBGRUN_bm', '0x01', 'Debug Run bit mask.'],\n  ['TCA_SPLIT_DBGRUN_bp', '0', 'Debug Run bit position.'],\n  ['TCB_ENABLE_bm', '0x01', 'Enable bit mask.'],\n  ['TCB_ENABLE_bp', '0', 'Enable bit position.'],\n  ['TCB_CLKSEL_gm', '0x06', 'Clock Select group mask.'],\n  ['TCB_CLKSEL_gp', '1', 'Clock Select group position.'],\n  ['TCB_CLKSEL0_bm', '(1<<1)', 'Clock Select bit 0 mask.'],\n  ['TCB_CLKSEL0_bp', '1', 'Clock Select bit 0 position.'],\n  ['TCB_CLKSEL1_bm', '(1<<2)', 'Clock Select bit 1 mask.'],\n  ['TCB_CLKSEL1_bp', '2', 'Clock Select bit 1 position.'],\n  ['TCB_SYNCUPD_bm', '0x10', 'Synchronize Update bit mask.'],\n  ['TCB_SYNCUPD_bp', '4', 'Synchronize Update bit position.'],\n  ['TCB_RUNSTDBY_bm', '0x40', 'Run Standby bit mask.'],\n  ['TCB_RUNSTDBY_bp', '6', 'Run Standby bit position.'],\n  ['TCB_CNTMODE_gm', '0x07', 'Timer Mode group mask.'],\n  ['TCB_CNTMODE_gp', '0', 'Timer Mode group position.'],\n  ['TCB_CNTMODE0_bm', '(1<<0)', 'Timer Mode bit 0 mask.'],\n  ['TCB_CNTMODE0_bp', '0', 'Timer Mode bit 0 position.'],\n  ['TCB_CNTMODE1_bm', '(1<<1)', 'Timer Mode bit 1 mask.'],\n  ['TCB_CNTMODE1_bp', '1', 'Timer Mode bit 1 position.'],\n  ['TCB_CNTMODE2_bm', '(1<<2)', 'Timer Mode bit 2 mask.'],\n  ['TCB_CNTMODE2_bp', '2', 'Timer Mode bit 2 position.'],\n  ['TCB_CCMPEN_bm', '0x10', 'Pin Output Enable bit mask.'],\n  ['TCB_CCMPEN_bp', '4', 'Pin Output Enable bit position.'],\n  ['TCB_CCMPINIT_bm', '0x20', 'Pin Initial State bit mask.'],\n  ['TCB_CCMPINIT_bp', '5', 'Pin Initial State bit position.'],\n  ['TCB_ASYNC_bm', '0x40', 'Asynchronous Enable bit mask.'],\n  ['TCB_ASYNC_bp', '6', 'Asynchronous Enable bit position.'],\n  ['TCB_CAPTEI_bm', '0x01', 'Event Input Enable bit mask.'],\n  ['TCB_CAPTEI_bp', '0', 'Event Input Enable bit position.'],\n  ['TCB_EDGE_bm', '0x10', 'Event Edge bit mask.'],\n  ['TCB_EDGE_bp', '4', 'Event Edge bit position.'],\n  ['TCB_FILTER_bm', '0x40', 'Input Capture Noise Cancellation Filter bit mask.'],\n  ['TCB_FILTER_bp', '6', 'Input Capture Noise Cancellation Filter bit position.'],\n  ['TCB_CAPT_bm', '0x01', 'Capture or Timeout bit mask.'],\n  ['TCB_CAPT_bp', '0', 'Capture or Timeout bit position.'],\n  ['TCB_RUN_bm', '0x01', 'Run bit mask.'],\n  ['TCB_RUN_bp', '0', 'Run bit position.'],\n  ['TCB_DBGRUN_bm', '0x01', 'Debug Run bit mask.'],\n  ['TCB_DBGRUN_bp', '0', 'Debug Run bit position.'],\n  ['TCD_ENABLE_bm', '0x01', 'Enable bit mask.'],\n  ['TCD_ENABLE_bp', '0', 'Enable bit position.'],\n  ['TCD_SYNCPRES_gm', '0x06', 'Syncronization prescaler group mask.'],\n  ['TCD_SYNCPRES_gp', '1', 'Syncronization prescaler group position.'],\n  ['TCD_SYNCPRES0_bm', '(1<<1)', 'Syncronization prescaler bit 0 mask.'],\n  ['TCD_SYNCPRES0_bp', '1', 'Syncronization prescaler bit 0 position.'],\n  ['TCD_SYNCPRES1_bm', '(1<<2)', 'Syncronization prescaler bit 1 mask.'],\n  ['TCD_SYNCPRES1_bp', '2', 'Syncronization prescaler bit 1 position.'],\n  ['TCD_CNTPRES_gm', '0x18', 'counter prescaler group mask.'],\n  ['TCD_CNTPRES_gp', '3', 'counter prescaler group position.'],\n  ['TCD_CNTPRES0_bm', '(1<<3)', 'counter prescaler bit 0 mask.'],\n  ['TCD_CNTPRES0_bp', '3', 'counter prescaler bit 0 position.'],\n  ['TCD_CNTPRES1_bm', '(1<<4)', 'counter prescaler bit 1 mask.'],\n  ['TCD_CNTPRES1_bp', '4', 'counter prescaler bit 1 position.'],\n  ['TCD_CLKSEL_gm', '0x60', 'clock select group mask.'],\n  ['TCD_CLKSEL_gp', '5', 'clock select group position.'],\n  ['TCD_CLKSEL0_bm', '(1<<5)', 'clock select bit 0 mask.'],\n  ['TCD_CLKSEL0_bp', '5', 'clock select bit 0 position.'],\n  ['TCD_CLKSEL1_bm', '(1<<6)', 'clock select bit 1 mask.'],\n  ['TCD_CLKSEL1_bp', '6', 'clock select bit 1 position.'],\n  ['TCD_WGMODE_gm', '0x03', 'Waveform generation mode group mask.'],\n  ['TCD_WGMODE_gp', '0', 'Waveform generation mode group position.'],\n  ['TCD_WGMODE0_bm', '(1<<0)', 'Waveform generation mode bit 0 mask.'],\n  ['TCD_WGMODE0_bp', '0', 'Waveform generation mode bit 0 position.'],\n  ['TCD_WGMODE1_bm', '(1<<1)', 'Waveform generation mode bit 1 mask.'],\n  ['TCD_WGMODE1_bp', '1', 'Waveform generation mode bit 1 position.'],\n  ['TCD_CMPOVR_bm', '0x01', 'Compare output value override bit mask.'],\n  ['TCD_CMPOVR_bp', '0', 'Compare output value override bit position.'],\n  ['TCD_AUPDATE_bm', '0x02', 'Auto update bit mask.'],\n  ['TCD_AUPDATE_bp', '1', 'Auto update bit position.'],\n  ['TCD_FIFTY_bm', '0x08', 'Fifty percent waveform bit mask.'],\n  ['TCD_FIFTY_bp', '3', 'Fifty percent waveform bit position.'],\n  ['TCD_CMPCSEL_bm', '0x40', 'Compare C output select bit mask.'],\n  ['TCD_CMPCSEL_bp', '6', 'Compare C output select bit position.'],\n  ['TCD_CMPDSEL_bm', '0x80', 'Compare D output select bit mask.'],\n  ['TCD_CMPDSEL_bp', '7', 'Compare D output select bit position.'],\n  ['TCD_CMPAVAL_gm', '0x0F', 'Compare A value group mask.'],\n  ['TCD_CMPAVAL_gp', '0', 'Compare A value group position.'],\n  ['TCD_CMPAVAL0_bm', '(1<<0)', 'Compare A value bit 0 mask.'],\n  ['TCD_CMPAVAL0_bp', '0', 'Compare A value bit 0 position.'],\n  ['TCD_CMPAVAL1_bm', '(1<<1)', 'Compare A value bit 1 mask.'],\n  ['TCD_CMPAVAL1_bp', '1', 'Compare A value bit 1 position.'],\n  ['TCD_CMPAVAL2_bm', '(1<<2)', 'Compare A value bit 2 mask.'],\n  ['TCD_CMPAVAL2_bp', '2', 'Compare A value bit 2 position.'],\n  ['TCD_CMPAVAL3_bm', '(1<<3)', 'Compare A value bit 3 mask.'],\n  ['TCD_CMPAVAL3_bp', '3', 'Compare A value bit 3 position.'],\n  ['TCD_CMPBVAL_gm', '0xF0', 'Compare B value group mask.'],\n  ['TCD_CMPBVAL_gp', '4', 'Compare B value group position.'],\n  ['TCD_CMPBVAL0_bm', '(1<<4)', 'Compare B value bit 0 mask.'],\n  ['TCD_CMPBVAL0_bp', '4', 'Compare B value bit 0 position.'],\n  ['TCD_CMPBVAL1_bm', '(1<<5)', 'Compare B value bit 1 mask.'],\n  ['TCD_CMPBVAL1_bp', '5', 'Compare B value bit 1 position.'],\n  ['TCD_CMPBVAL2_bm', '(1<<6)', 'Compare B value bit 2 mask.'],\n  ['TCD_CMPBVAL2_bp', '6', 'Compare B value bit 2 position.'],\n  ['TCD_CMPBVAL3_bm', '(1<<7)', 'Compare B value bit 3 mask.'],\n  ['TCD_CMPBVAL3_bp', '7', 'Compare B value bit 3 position.'],\n  ['TCD_SYNCEOC_bm', '0x01', 'synchronize end of cycle strobe bit mask.'],\n  ['TCD_SYNCEOC_bp', '0', 'synchronize end of cycle strobe bit position.'],\n  ['TCD_SYNC_bm', '0x02', 'synchronize strobe bit mask.'],\n  ['TCD_SYNC_bp', '1', 'synchronize strobe bit position.'],\n  ['TCD_RESTART_bm', '0x04', 'Restart strobe bit mask.'],\n  ['TCD_RESTART_bp', '2', 'Restart strobe bit position.'],\n  ['TCD_SCAPTUREA_bm', '0x08', 'Software Capture A Strobe bit mask.'],\n  ['TCD_SCAPTUREA_bp', '3', 'Software Capture A Strobe bit position.'],\n  ['TCD_SCAPTUREB_bm', '0x10', 'Software Capture B Strobe bit mask.'],\n  ['TCD_SCAPTUREB_bp', '4', 'Software Capture B Strobe bit position.'],\n  ['TCD_DISEOC_bm', '0x80', 'Disable at end of cycle bit mask.'],\n  ['TCD_DISEOC_bp', '7', 'Disable at end of cycle bit position.'],\n  ['TCD_TRIGEI_bm', '0x01', 'Trigger event enable bit mask.'],\n  ['TCD_TRIGEI_bp', '0', 'Trigger event enable bit position.'],\n  ['TCD_ACTION_bm', '0x04', 'event action bit mask.'],\n  ['TCD_ACTION_bp', '2', 'event action bit position.'],\n  ['TCD_EDGE_bm', '0x10', 'edge select bit mask.'],\n  ['TCD_EDGE_bp', '4', 'edge select bit position.'],\n  ['TCD_CFG_gm', '0xC0', 'event config group mask.'],\n  ['TCD_CFG_gp', '6', 'event config group position.'],\n  ['TCD_CFG0_bm', '(1<<6)', 'event config bit 0 mask.'],\n  ['TCD_CFG0_bp', '6', 'event config bit 0 position.'],\n  ['TCD_CFG1_bm', '(1<<7)', 'event config bit 1 mask.'],\n  ['TCD_CFG1_bp', '7', 'event config bit 1 position.'],\n  ['TCD_OVF_bm', '0x01', 'Overflow interrupt enable bit mask.'],\n  ['TCD_OVF_bp', '0', 'Overflow interrupt enable bit position.'],\n  ['TCD_TRIGA_bm', '0x04', 'Trigger A interrupt enable bit mask.'],\n  ['TCD_TRIGA_bp', '2', 'Trigger A interrupt enable bit position.'],\n  ['TCD_TRIGB_bm', '0x08', 'Trigger B interrupt enable bit mask.'],\n  ['TCD_TRIGB_bp', '3', 'Trigger B interrupt enable bit position.'],\n  ['TCD_ENRDY_bm', '0x01', 'Enable ready bit mask.'],\n  ['TCD_ENRDY_bp', '0', 'Enable ready bit position.'],\n  ['TCD_CMDRDY_bm', '0x02', 'Command ready bit mask.'],\n  ['TCD_CMDRDY_bp', '1', 'Command ready bit position.'],\n  ['TCD_PWMACTA_bm', '0x40', 'PWM activity on A bit mask.'],\n  ['TCD_PWMACTA_bp', '6', 'PWM activity on A bit position.'],\n  ['TCD_PWMACTB_bm', '0x80', 'PWM activity on B bit mask.'],\n  ['TCD_PWMACTB_bp', '7', 'PWM activity on B bit position.'],\n  ['TCD_INPUTMODE_gm', '0x0F', 'Input mode group mask.'],\n  ['TCD_INPUTMODE_gp', '0', 'Input mode group position.'],\n  ['TCD_INPUTMODE0_bm', '(1<<0)', 'Input mode bit 0 mask.'],\n  ['TCD_INPUTMODE0_bp', '0', 'Input mode bit 0 position.'],\n  ['TCD_INPUTMODE1_bm', '(1<<1)', 'Input mode bit 1 mask.'],\n  ['TCD_INPUTMODE1_bp', '1', 'Input mode bit 1 position.'],\n  ['TCD_INPUTMODE2_bm', '(1<<2)', 'Input mode bit 2 mask.'],\n  ['TCD_INPUTMODE2_bp', '2', 'Input mode bit 2 position.'],\n  ['TCD_INPUTMODE3_bm', '(1<<3)', 'Input mode bit 3 mask.'],\n  ['TCD_INPUTMODE3_bp', '3', 'Input mode bit 3 position.'],\n  ['TCD_CMPA_bm', '0x01', 'Compare A value bit mask.'],\n  ['TCD_CMPA_bp', '0', 'Compare A value bit position.'],\n  ['TCD_CMPB_bm', '0x02', 'Compare B value bit mask.'],\n  ['TCD_CMPB_bp', '1', 'Compare B value bit position.'],\n  ['TCD_CMPC_bm', '0x04', 'Compare C value bit mask.'],\n  ['TCD_CMPC_bp', '2', 'Compare C value bit position.'],\n  ['TCD_CMPD_bm', '0x08', 'Compare D vaule bit mask.'],\n  ['TCD_CMPD_bp', '3', 'Compare D vaule bit position.'],\n  ['TCD_CMPAEN_bm', '0x10', 'Compare A enable bit mask.'],\n  ['TCD_CMPAEN_bp', '4', 'Compare A enable bit position.'],\n  ['TCD_CMPBEN_bm', '0x20', 'Compare B enable bit mask.'],\n  ['TCD_CMPBEN_bp', '5', 'Compare B enable bit position.'],\n  ['TCD_CMPCEN_bm', '0x40', 'Compare C enable bit mask.'],\n  ['TCD_CMPCEN_bp', '6', 'Compare C enable bit position.'],\n  ['TCD_CMPDEN_bm', '0x80', 'Compare D enable bit mask.'],\n  ['TCD_CMPDEN_bp', '7', 'Compare D enable bit position.'],\n  ['TCD_DLYSEL_gm', '0x03', 'Delay select group mask.'],\n  ['TCD_DLYSEL_gp', '0', 'Delay select group position.'],\n  ['TCD_DLYSEL0_bm', '(1<<0)', 'Delay select bit 0 mask.'],\n  ['TCD_DLYSEL0_bp', '0', 'Delay select bit 0 position.'],\n  ['TCD_DLYSEL1_bm', '(1<<1)', 'Delay select bit 1 mask.'],\n  ['TCD_DLYSEL1_bp', '1', 'Delay select bit 1 position.'],\n  ['TCD_DLYTRIG_gm', '0x0C', 'Delay trigger group mask.'],\n  ['TCD_DLYTRIG_gp', '2', 'Delay trigger group position.'],\n  ['TCD_DLYTRIG0_bm', '(1<<2)', 'Delay trigger bit 0 mask.'],\n  ['TCD_DLYTRIG0_bp', '2', 'Delay trigger bit 0 position.'],\n  ['TCD_DLYTRIG1_bm', '(1<<3)', 'Delay trigger bit 1 mask.'],\n  ['TCD_DLYTRIG1_bp', '3', 'Delay trigger bit 1 position.'],\n  ['TCD_DLYPRESC_gm', '0x30', 'Delay prescaler group mask.'],\n  ['TCD_DLYPRESC_gp', '4', 'Delay prescaler group position.'],\n  ['TCD_DLYPRESC0_bm', '(1<<4)', 'Delay prescaler bit 0 mask.'],\n  ['TCD_DLYPRESC0_bp', '4', 'Delay prescaler bit 0 position.'],\n  ['TCD_DLYPRESC1_bm', '(1<<5)', 'Delay prescaler bit 1 mask.'],\n  ['TCD_DLYPRESC1_bp', '5', 'Delay prescaler bit 1 position.'],\n  ['TCD_DLYVAL_gm', '0xFF', 'Delay value group mask.'],\n  ['TCD_DLYVAL_gp', '0', 'Delay value group position.'],\n  ['TCD_DLYVAL0_bm', '(1<<0)', 'Delay value bit 0 mask.'],\n  ['TCD_DLYVAL0_bp', '0', 'Delay value bit 0 position.'],\n  ['TCD_DLYVAL1_bm', '(1<<1)', 'Delay value bit 1 mask.'],\n  ['TCD_DLYVAL1_bp', '1', 'Delay value bit 1 position.'],\n  ['TCD_DLYVAL2_bm', '(1<<2)', 'Delay value bit 2 mask.'],\n  ['TCD_DLYVAL2_bp', '2', 'Delay value bit 2 position.'],\n  ['TCD_DLYVAL3_bm', '(1<<3)', 'Delay value bit 3 mask.'],\n  ['TCD_DLYVAL3_bp', '3', 'Delay value bit 3 position.'],\n  ['TCD_DLYVAL4_bm', '(1<<4)', 'Delay value bit 4 mask.'],\n  ['TCD_DLYVAL4_bp', '4', 'Delay value bit 4 position.'],\n  ['TCD_DLYVAL5_bm', '(1<<5)', 'Delay value bit 5 mask.'],\n  ['TCD_DLYVAL5_bp', '5', 'Delay value bit 5 position.'],\n  ['TCD_DLYVAL6_bm', '(1<<6)', 'Delay value bit 6 mask.'],\n  ['TCD_DLYVAL6_bp', '6', 'Delay value bit 6 position.'],\n  ['TCD_DLYVAL7_bm', '(1<<7)', 'Delay value bit 7 mask.'],\n  ['TCD_DLYVAL7_bp', '7', 'Delay value bit 7 position.'],\n  ['TCD_DITHERSEL_gm', '0x03', 'dither select group mask.'],\n  ['TCD_DITHERSEL_gp', '0', 'dither select group position.'],\n  ['TCD_DITHERSEL0_bm', '(1<<0)', 'dither select bit 0 mask.'],\n  ['TCD_DITHERSEL0_bp', '0', 'dither select bit 0 position.'],\n  ['TCD_DITHERSEL1_bm', '(1<<1)', 'dither select bit 1 mask.'],\n  ['TCD_DITHERSEL1_bp', '1', 'dither select bit 1 position.'],\n  ['TCD_DITHER_gm', '0x0F', 'Dither value group mask.'],\n  ['TCD_DITHER_gp', '0', 'Dither value group position.'],\n  ['TCD_DITHER0_bm', '(1<<0)', 'Dither value bit 0 mask.'],\n  ['TCD_DITHER0_bp', '0', 'Dither value bit 0 position.'],\n  ['TCD_DITHER1_bm', '(1<<1)', 'Dither value bit 1 mask.'],\n  ['TCD_DITHER1_bp', '1', 'Dither value bit 1 position.'],\n  ['TCD_DITHER2_bm', '(1<<2)', 'Dither value bit 2 mask.'],\n  ['TCD_DITHER2_bp', '2', 'Dither value bit 2 position.'],\n  ['TCD_DITHER3_bm', '(1<<3)', 'Dither value bit 3 mask.'],\n  ['TCD_DITHER3_bp', '3', 'Dither value bit 3 position.'],\n  ['TCD_DBGRUN_bm', '0x01', 'Debug run bit mask.'],\n  ['TCD_DBGRUN_bp', '0', 'Debug run bit position.'],\n  ['TCD_FAULTDET_bm', '0x04', 'Fault detection bit mask.'],\n  ['TCD_FAULTDET_bp', '2', 'Fault detection bit position.'],\n  ['TWI_FMPEN_bm', '0x02', 'FM Plus Enable bit mask.'],\n  ['TWI_FMPEN_bp', '1', 'FM Plus Enable bit position.'],\n  ['TWI_SDAHOLD_gm', '0x0C', 'SDA Hold Time group mask.'],\n  ['TWI_SDAHOLD_gp', '2', 'SDA Hold Time group position.'],\n  ['TWI_SDAHOLD0_bm', '(1<<2)', 'SDA Hold Time bit 0 mask.'],\n  ['TWI_SDAHOLD0_bp', '2', 'SDA Hold Time bit 0 position.'],\n  ['TWI_SDAHOLD1_bm', '(1<<3)', 'SDA Hold Time bit 1 mask.'],\n  ['TWI_SDAHOLD1_bp', '3', 'SDA Hold Time bit 1 position.'],\n  ['TWI_SDASETUP_bm', '0x10', 'SDA Setup Time bit mask.'],\n  ['TWI_SDASETUP_bp', '4', 'SDA Setup Time bit position.'],\n  ['TWI_DBGRUN_bm', '0x01', 'Debug Run bit mask.'],\n  ['TWI_DBGRUN_bp', '0', 'Debug Run bit position.'],\n  ['TWI_ENABLE_bm', '0x01', 'Enable TWI Master bit mask.'],\n  ['TWI_ENABLE_bp', '0', 'Enable TWI Master bit position.'],\n  ['TWI_SMEN_bm', '0x02', 'Smart Mode Enable bit mask.'],\n  ['TWI_SMEN_bp', '1', 'Smart Mode Enable bit position.'],\n  ['TWI_TIMEOUT_gm', '0x0C', 'Inactive Bus Timeout group mask.'],\n  ['TWI_TIMEOUT_gp', '2', 'Inactive Bus Timeout group position.'],\n  ['TWI_TIMEOUT0_bm', '(1<<2)', 'Inactive Bus Timeout bit 0 mask.'],\n  ['TWI_TIMEOUT0_bp', '2', 'Inactive Bus Timeout bit 0 position.'],\n  ['TWI_TIMEOUT1_bm', '(1<<3)', 'Inactive Bus Timeout bit 1 mask.'],\n  ['TWI_TIMEOUT1_bp', '3', 'Inactive Bus Timeout bit 1 position.'],\n  ['TWI_QCEN_bm', '0x10', 'Quick Command Enable bit mask.'],\n  ['TWI_QCEN_bp', '4', 'Quick Command Enable bit position.'],\n  ['TWI_WIEN_bm', '0x40', 'Write Interrupt Enable bit mask.'],\n  ['TWI_WIEN_bp', '6', 'Write Interrupt Enable bit position.'],\n  ['TWI_RIEN_bm', '0x80', 'Read Interrupt Enable bit mask.'],\n  ['TWI_RIEN_bp', '7', 'Read Interrupt Enable bit position.'],\n  ['TWI_MCMD_gm', '0x03', 'Command group mask.'],\n  ['TWI_MCMD_gp', '0', 'Command group position.'],\n  ['TWI_MCMD0_bm', '(1<<0)', 'Command bit 0 mask.'],\n  ['TWI_MCMD0_bp', '0', 'Command bit 0 position.'],\n  ['TWI_MCMD1_bm', '(1<<1)', 'Command bit 1 mask.'],\n  ['TWI_MCMD1_bp', '1', 'Command bit 1 position.'],\n  ['TWI_ACKACT_bm', '0x04', 'Acknowledge Action bit mask.'],\n  ['TWI_ACKACT_bp', '2', 'Acknowledge Action bit position.'],\n  ['TWI_FLUSH_bm', '0x08', 'Flush bit mask.'],\n  ['TWI_FLUSH_bp', '3', 'Flush bit position.'],\n  ['TWI_BUSSTATE_gm', '0x03', 'Bus State group mask.'],\n  ['TWI_BUSSTATE_gp', '0', 'Bus State group position.'],\n  ['TWI_BUSSTATE0_bm', '(1<<0)', 'Bus State bit 0 mask.'],\n  ['TWI_BUSSTATE0_bp', '0', 'Bus State bit 0 position.'],\n  ['TWI_BUSSTATE1_bm', '(1<<1)', 'Bus State bit 1 mask.'],\n  ['TWI_BUSSTATE1_bp', '1', 'Bus State bit 1 position.'],\n  ['TWI_BUSERR_bm', '0x04', 'Bus Error bit mask.'],\n  ['TWI_BUSERR_bp', '2', 'Bus Error bit position.'],\n  ['TWI_ARBLOST_bm', '0x08', 'Arbitration Lost bit mask.'],\n  ['TWI_ARBLOST_bp', '3', 'Arbitration Lost bit position.'],\n  ['TWI_RXACK_bm', '0x10', 'Received Acknowledge bit mask.'],\n  ['TWI_RXACK_bp', '4', 'Received Acknowledge bit position.'],\n  ['TWI_CLKHOLD_bm', '0x20', 'Clock Hold bit mask.'],\n  ['TWI_CLKHOLD_bp', '5', 'Clock Hold bit position.'],\n  ['TWI_WIF_bm', '0x40', 'Write Interrupt Flag bit mask.'],\n  ['TWI_WIF_bp', '6', 'Write Interrupt Flag bit position.'],\n  ['TWI_RIF_bm', '0x80', 'Read Interrupt Flag bit mask.'],\n  ['TWI_RIF_bp', '7', 'Read Interrupt Flag bit position.'],\n  ['TWI_PMEN_bm', '0x04', 'Promiscuous Mode Enable bit mask.'],\n  ['TWI_PMEN_bp', '2', 'Promiscuous Mode Enable bit position.'],\n  ['TWI_PIEN_bm', '0x20', 'Stop Interrupt Enable bit mask.'],\n  ['TWI_PIEN_bp', '5', 'Stop Interrupt Enable bit position.'],\n  ['TWI_APIEN_bm', '0x40', 'Address/Stop Interrupt Enable bit mask.'],\n  ['TWI_APIEN_bp', '6', 'Address/Stop Interrupt Enable bit position.'],\n  ['TWI_DIEN_bm', '0x80', 'Data Interrupt Enable bit mask.'],\n  ['TWI_DIEN_bp', '7', 'Data Interrupt Enable bit position.'],\n  ['TWI_SCMD_gm', '0x03', 'Command group mask.'],\n  ['TWI_SCMD_gp', '0', 'Command group position.'],\n  ['TWI_SCMD0_bm', '(1<<0)', 'Command bit 0 mask.'],\n  ['TWI_SCMD0_bp', '0', 'Command bit 0 position.'],\n  ['TWI_SCMD1_bm', '(1<<1)', 'Command bit 1 mask.'],\n  ['TWI_SCMD1_bp', '1', 'Command bit 1 position.'],\n  ['TWI_AP_bm', '0x01', 'Slave Address or Stop bit mask.'],\n  ['TWI_AP_bp', '0', 'Slave Address or Stop bit position.'],\n  ['TWI_DIR_bm', '0x02', 'Read/Write Direction bit mask.'],\n  ['TWI_DIR_bp', '1', 'Read/Write Direction bit position.'],\n  ['TWI_COLL_bm', '0x08', 'Collision bit mask.'],\n  ['TWI_COLL_bp', '3', 'Collision bit position.'],\n  ['TWI_APIF_bm', '0x40', 'Address/Stop Interrupt Flag bit mask.'],\n  ['TWI_APIF_bp', '6', 'Address/Stop Interrupt Flag bit position.'],\n  ['TWI_DIF_bm', '0x80', 'Data Interrupt Flag bit mask.'],\n  ['TWI_DIF_bp', '7', 'Data Interrupt Flag bit position.'],\n  ['TWI_ADDREN_bm', '0x01', 'Address Enable bit mask.'],\n  ['TWI_ADDREN_bp', '0', 'Address Enable bit position.'],\n  ['TWI_ADDRMASK_gm', '0xFE', 'Address Mask group mask.'],\n  ['TWI_ADDRMASK_gp', '1', 'Address Mask group position.'],\n  ['TWI_ADDRMASK0_bm', '(1<<1)', 'Address Mask bit 0 mask.'],\n  ['TWI_ADDRMASK0_bp', '1', 'Address Mask bit 0 position.'],\n  ['TWI_ADDRMASK1_bm', '(1<<2)', 'Address Mask bit 1 mask.'],\n  ['TWI_ADDRMASK1_bp', '2', 'Address Mask bit 1 position.'],\n  ['TWI_ADDRMASK2_bm', '(1<<3)', 'Address Mask bit 2 mask.'],\n  ['TWI_ADDRMASK2_bp', '3', 'Address Mask bit 2 position.'],\n  ['TWI_ADDRMASK3_bm', '(1<<4)', 'Address Mask bit 3 mask.'],\n  ['TWI_ADDRMASK3_bp', '4', 'Address Mask bit 3 position.'],\n  ['TWI_ADDRMASK4_bm', '(1<<5)', 'Address Mask bit 4 mask.'],\n  ['TWI_ADDRMASK4_bp', '5', 'Address Mask bit 4 position.'],\n  ['TWI_ADDRMASK5_bm', '(1<<6)', 'Address Mask bit 5 mask.'],\n  ['TWI_ADDRMASK5_bp', '6', 'Address Mask bit 5 position.'],\n  ['TWI_ADDRMASK6_bm', '(1<<7)', 'Address Mask bit 6 mask.'],\n  ['TWI_ADDRMASK6_bp', '7', 'Address Mask bit 6 position.'],\n  ['USART_DATA_gm', '0xFF', 'RX Data group mask.'],\n  ['USART_DATA_gp', '0', 'RX Data group position.'],\n  ['USART_DATA0_bm', '(1<<0)', 'RX Data bit 0 mask.'],\n  ['USART_DATA0_bp', '0', 'RX Data bit 0 position.'],\n  ['USART_DATA1_bm', '(1<<1)', 'RX Data bit 1 mask.'],\n  ['USART_DATA1_bp', '1', 'RX Data bit 1 position.'],\n  ['USART_DATA2_bm', '(1<<2)', 'RX Data bit 2 mask.'],\n  ['USART_DATA2_bp', '2', 'RX Data bit 2 position.'],\n  ['USART_DATA3_bm', '(1<<3)', 'RX Data bit 3 mask.'],\n  ['USART_DATA3_bp', '3', 'RX Data bit 3 position.'],\n  ['USART_DATA4_bm', '(1<<4)', 'RX Data bit 4 mask.'],\n  ['USART_DATA4_bp', '4', 'RX Data bit 4 position.'],\n  ['USART_DATA5_bm', '(1<<5)', 'RX Data bit 5 mask.'],\n  ['USART_DATA5_bp', '5', 'RX Data bit 5 position.'],\n  ['USART_DATA6_bm', '(1<<6)', 'RX Data bit 6 mask.'],\n  ['USART_DATA6_bp', '6', 'RX Data bit 6 position.'],\n  ['USART_DATA7_bm', '(1<<7)', 'RX Data bit 7 mask.'],\n  ['USART_DATA7_bp', '7', 'RX Data bit 7 position.'],\n  ['USART_DATA8_bm', '0x01', 'Receiver Data Register bit mask.'],\n  ['USART_DATA8_bp', '0', 'Receiver Data Register bit position.'],\n  ['USART_PERR_bm', '0x02', 'Parity Error bit mask.'],\n  ['USART_PERR_bp', '1', 'Parity Error bit position.'],\n  ['USART_FERR_bm', '0x04', 'Frame Error bit mask.'],\n  ['USART_FERR_bp', '2', 'Frame Error bit position.'],\n  ['USART_BUFOVF_bm', '0x40', 'Buffer Overflow bit mask.'],\n  ['USART_BUFOVF_bp', '6', 'Buffer Overflow bit position.'],\n  ['USART_RXCIF_bm', '0x80', 'Receive Complete Interrupt Flag bit mask.'],\n  ['USART_RXCIF_bp', '7', 'Receive Complete Interrupt Flag bit position.'],\n  ['USART_WFB_bm', '0x01', 'Wait For Break bit mask.'],\n  ['USART_WFB_bp', '0', 'Wait For Break bit position.'],\n  ['USART_BDF_bm', '0x02', 'Break Detected Flag bit mask.'],\n  ['USART_BDF_bp', '1', 'Break Detected Flag bit position.'],\n  ['USART_ISFIF_bm', '0x08', 'Inconsistent Sync Field Interrupt Flag bit mask.'],\n  ['USART_ISFIF_bp', '3', 'Inconsistent Sync Field Interrupt Flag bit position.'],\n  ['USART_RXSIF_bm', '0x10', 'Receive Start Interrupt bit mask.'],\n  ['USART_RXSIF_bp', '4', 'Receive Start Interrupt bit position.'],\n  ['USART_DREIF_bm', '0x20', 'Data Register Empty Flag bit mask.'],\n  ['USART_DREIF_bp', '5', 'Data Register Empty Flag bit position.'],\n  ['USART_TXCIF_bm', '0x40', 'Transmit Interrupt Flag bit mask.'],\n  ['USART_TXCIF_bp', '6', 'Transmit Interrupt Flag bit position.'],\n  ['USART_RS485_gm', '0x03', 'RS485 Mode internal transmitter group mask.'],\n  ['USART_RS485_gp', '0', 'RS485 Mode internal transmitter group position.'],\n  ['USART_RS4850_bm', '(1<<0)', 'RS485 Mode internal transmitter bit 0 mask.'],\n  ['USART_RS4850_bp', '0', 'RS485 Mode internal transmitter bit 0 position.'],\n  ['USART_RS4851_bm', '(1<<1)', 'RS485 Mode internal transmitter bit 1 mask.'],\n  ['USART_RS4851_bp', '1', 'RS485 Mode internal transmitter bit 1 position.'],\n  ['USART_ABEIE_bm', '0x04', 'Auto-baud Error Interrupt Enable bit mask.'],\n  ['USART_ABEIE_bp', '2', 'Auto-baud Error Interrupt Enable bit position.'],\n  ['USART_LBME_bm', '0x08', 'Loop-back Mode Enable bit mask.'],\n  ['USART_LBME_bp', '3', 'Loop-back Mode Enable bit position.'],\n  ['USART_RXSIE_bm', '0x10', 'Receiver Start Frame Interrupt Enable bit mask.'],\n  ['USART_RXSIE_bp', '4', 'Receiver Start Frame Interrupt Enable bit position.'],\n  ['USART_DREIE_bm', '0x20', 'Data Register Empty Interrupt Enable bit mask.'],\n  ['USART_DREIE_bp', '5', 'Data Register Empty Interrupt Enable bit position.'],\n  ['USART_TXCIE_bm', '0x40', 'Transmit Complete Interrupt Enable bit mask.'],\n  ['USART_TXCIE_bp', '6', 'Transmit Complete Interrupt Enable bit position.'],\n  ['USART_RXCIE_bm', '0x80', 'Receive Complete Interrupt Enable bit mask.'],\n  ['USART_RXCIE_bp', '7', 'Receive Complete Interrupt Enable bit position.'],\n  ['USART_MPCM_bm', '0x01', 'Multi-processor Communication Mode bit mask.'],\n  ['USART_MPCM_bp', '0', 'Multi-processor Communication Mode bit position.'],\n  ['USART_RXMODE_gm', '0x06', 'Receiver Mode group mask.'],\n  ['USART_RXMODE_gp', '1', 'Receiver Mode group position.'],\n  ['USART_RXMODE0_bm', '(1<<1)', 'Receiver Mode bit 0 mask.'],\n  ['USART_RXMODE0_bp', '1', 'Receiver Mode bit 0 position.'],\n  ['USART_RXMODE1_bm', '(1<<2)', 'Receiver Mode bit 1 mask.'],\n  ['USART_RXMODE1_bp', '2', 'Receiver Mode bit 1 position.'],\n  ['USART_ODME_bm', '0x08', 'Open Drain Mode Enable bit mask.'],\n  ['USART_ODME_bp', '3', 'Open Drain Mode Enable bit position.'],\n  ['USART_SFDEN_bm', '0x10', 'Start Frame Detection Enable bit mask.'],\n  ['USART_SFDEN_bp', '4', 'Start Frame Detection Enable bit position.'],\n  ['USART_TXEN_bm', '0x40', 'Transmitter Enable bit mask.'],\n  ['USART_TXEN_bp', '6', 'Transmitter Enable bit position.'],\n  ['USART_RXEN_bm', '0x80', 'Reciever enable bit mask.'],\n  ['USART_RXEN_bp', '7', 'Reciever enable bit position.'],\n  ['USART_UCPHA_bm', '0x02', 'SPI Master Mode, Clock Phase bit mask.'],\n  ['USART_UCPHA_bp', '1', 'SPI Master Mode, Clock Phase bit position.'],\n  ['USART_UDORD_bm', '0x04', 'SPI Master Mode, Data Order bit mask.'],\n  ['USART_UDORD_bp', '2', 'SPI Master Mode, Data Order bit position.'],\n  ['USART_CHSIZE_gm', '0x07', 'Character Size group mask.'],\n  ['USART_CHSIZE_gp', '0', 'Character Size group position.'],\n  ['USART_CHSIZE0_bm', '(1<<0)', 'Character Size bit 0 mask.'],\n  ['USART_CHSIZE0_bp', '0', 'Character Size bit 0 position.'],\n  ['USART_CHSIZE1_bm', '(1<<1)', 'Character Size bit 1 mask.'],\n  ['USART_CHSIZE1_bp', '1', 'Character Size bit 1 position.'],\n  ['USART_CHSIZE2_bm', '(1<<2)', 'Character Size bit 2 mask.'],\n  ['USART_CHSIZE2_bp', '2', 'Character Size bit 2 position.'],\n  ['USART_SBMODE_bm', '0x08', 'Stop Bit Mode bit mask.'],\n  ['USART_SBMODE_bp', '3', 'Stop Bit Mode bit position.'],\n  ['USART_PMODE_gm', '0x30', 'Parity Mode group mask.'],\n  ['USART_PMODE_gp', '4', 'Parity Mode group position.'],\n  ['USART_PMODE0_bm', '(1<<4)', 'Parity Mode bit 0 mask.'],\n  ['USART_PMODE0_bp', '4', 'Parity Mode bit 0 position.'],\n  ['USART_PMODE1_bm', '(1<<5)', 'Parity Mode bit 1 mask.'],\n  ['USART_PMODE1_bp', '5', 'Parity Mode bit 1 position.'],\n  ['USART_CMODE_gm', '0xC0', 'Communication Mode group mask.'],\n  ['USART_CMODE_gp', '6', 'Communication Mode group position.'],\n  ['USART_CMODE0_bm', '(1<<6)', 'Communication Mode bit 0 mask.'],\n  ['USART_CMODE0_bp', '6', 'Communication Mode bit 0 position.'],\n  ['USART_CMODE1_bm', '(1<<7)', 'Communication Mode bit 1 mask.'],\n  ['USART_CMODE1_bp', '7', 'Communication Mode bit 1 position.'],\n  ['USART_DBGRUN_bm', '0x01', 'Debug Run bit mask.'],\n  ['USART_DBGRUN_bp', '0', 'Debug Run bit position.'],\n  ['USART_IREI_bm', '0x01', 'IrDA Event Input Enable bit mask.'],\n  ['USART_IREI_bp', '0', 'IrDA Event Input Enable bit position.'],\n  ['USART_TXPL_gm', '0xFF', 'Transmit pulse length group mask.'],\n  ['USART_TXPL_gp', '0', 'Transmit pulse length group position.'],\n  ['USART_TXPL0_bm', '(1<<0)', 'Transmit pulse length bit 0 mask.'],\n  ['USART_TXPL0_bp', '0', 'Transmit pulse length bit 0 position.'],\n  ['USART_TXPL1_bm', '(1<<1)', 'Transmit pulse length bit 1 mask.'],\n  ['USART_TXPL1_bp', '1', 'Transmit pulse length bit 1 position.'],\n  ['USART_TXPL2_bm', '(1<<2)', 'Transmit pulse length bit 2 mask.'],\n  ['USART_TXPL2_bp', '2', 'Transmit pulse length bit 2 position.'],\n  ['USART_TXPL3_bm', '(1<<3)', 'Transmit pulse length bit 3 mask.'],\n  ['USART_TXPL3_bp', '3', 'Transmit pulse length bit 3 position.'],\n  ['USART_TXPL4_bm', '(1<<4)', 'Transmit pulse length bit 4 mask.'],\n  ['USART_TXPL4_bp', '4', 'Transmit pulse length bit 4 position.'],\n  ['USART_TXPL5_bm', '(1<<5)', 'Transmit pulse length bit 5 mask.'],\n  ['USART_TXPL5_bp', '5', 'Transmit pulse length bit 5 position.'],\n  ['USART_TXPL6_bm', '(1<<6)', 'Transmit pulse length bit 6 mask.'],\n  ['USART_TXPL6_bp', '6', 'Transmit pulse length bit 6 position.'],\n  ['USART_TXPL7_bm', '(1<<7)', 'Transmit pulse length bit 7 mask.'],\n  ['USART_TXPL7_bp', '7', 'Transmit pulse length bit 7 position.'],\n  ['USART_RXPL_gm', '0x7F', 'Receiver Pulse Lenght group mask.'],\n  ['USART_RXPL_gp', '0', 'Receiver Pulse Lenght group position.'],\n  ['USART_RXPL0_bm', '(1<<0)', 'Receiver Pulse Lenght bit 0 mask.'],\n  ['USART_RXPL0_bp', '0', 'Receiver Pulse Lenght bit 0 position.'],\n  ['USART_RXPL1_bm', '(1<<1)', 'Receiver Pulse Lenght bit 1 mask.'],\n  ['USART_RXPL1_bp', '1', 'Receiver Pulse Lenght bit 1 position.'],\n  ['USART_RXPL2_bm', '(1<<2)', 'Receiver Pulse Lenght bit 2 mask.'],\n  ['USART_RXPL2_bp', '2', 'Receiver Pulse Lenght bit 2 position.'],\n  ['USART_RXPL3_bm', '(1<<3)', 'Receiver Pulse Lenght bit 3 mask.'],\n  ['USART_RXPL3_bp', '3', 'Receiver Pulse Lenght bit 3 position.'],\n  ['USART_RXPL4_bm', '(1<<4)', 'Receiver Pulse Lenght bit 4 mask.'],\n  ['USART_RXPL4_bp', '4', 'Receiver Pulse Lenght bit 4 position.'],\n  ['USART_RXPL5_bm', '(1<<5)', 'Receiver Pulse Lenght bit 5 mask.'],\n  ['USART_RXPL5_bp', '5', 'Receiver Pulse Lenght bit 5 position.'],\n  ['USART_RXPL6_bm', '(1<<6)', 'Receiver Pulse Lenght bit 6 mask.'],\n  ['USART_RXPL6_bp', '6', 'Receiver Pulse Lenght bit 6 position.'],\n  ['VPORT_INT_gm', '0xFF', 'Pin Interrupt group mask.'],\n  ['VPORT_INT_gp', '0', 'Pin Interrupt group position.'],\n  ['VPORT_INT0_bm', '(1<<0)', 'Pin Interrupt bit 0 mask.'],\n  ['VPORT_INT0_bp', '0', 'Pin Interrupt bit 0 position.'],\n  ['VPORT_INT1_bm', '(1<<1)', 'Pin Interrupt bit 1 mask.'],\n  ['VPORT_INT1_bp', '1', 'Pin Interrupt bit 1 position.'],\n  ['VPORT_INT2_bm', '(1<<2)', 'Pin Interrupt bit 2 mask.'],\n  ['VPORT_INT2_bp', '2', 'Pin Interrupt bit 2 position.'],\n  ['VPORT_INT3_bm', '(1<<3)', 'Pin Interrupt bit 3 mask.'],\n  ['VPORT_INT3_bp', '3', 'Pin Interrupt bit 3 position.'],\n  ['VPORT_INT4_bm', '(1<<4)', 'Pin Interrupt bit 4 mask.'],\n  ['VPORT_INT4_bp', '4', 'Pin Interrupt bit 4 position.'],\n  ['VPORT_INT5_bm', '(1<<5)', 'Pin Interrupt bit 5 mask.'],\n  ['VPORT_INT5_bp', '5', 'Pin Interrupt bit 5 position.'],\n  ['VPORT_INT6_bm', '(1<<6)', 'Pin Interrupt bit 6 mask.'],\n  ['VPORT_INT6_bp', '6', 'Pin Interrupt bit 6 position.'],\n  ['VPORT_INT7_bm', '(1<<7)', 'Pin Interrupt bit 7 mask.'],\n  ['VPORT_INT7_bp', '7', 'Pin Interrupt bit 7 position.'],\n  ['VREF_DAC0REFSEL_gm', '0x07', 'DAC0/AC0 reference select group mask.'],\n  ['VREF_DAC0REFSEL_gp', '0', 'DAC0/AC0 reference select group position.'],\n  ['VREF_DAC0REFSEL0_bm', '(1<<0)', 'DAC0/AC0 reference select bit 0 mask.'],\n  ['VREF_DAC0REFSEL0_bp', '0', 'DAC0/AC0 reference select bit 0 position.'],\n  ['VREF_DAC0REFSEL1_bm', '(1<<1)', 'DAC0/AC0 reference select bit 1 mask.'],\n  ['VREF_DAC0REFSEL1_bp', '1', 'DAC0/AC0 reference select bit 1 position.'],\n  ['VREF_DAC0REFSEL2_bm', '(1<<2)', 'DAC0/AC0 reference select bit 2 mask.'],\n  ['VREF_DAC0REFSEL2_bp', '2', 'DAC0/AC0 reference select bit 2 position.'],\n  ['VREF_ADC0REFSEL_gm', '0x70', 'ADC0 reference select group mask.'],\n  ['VREF_ADC0REFSEL_gp', '4', 'ADC0 reference select group position.'],\n  ['VREF_ADC0REFSEL0_bm', '(1<<4)', 'ADC0 reference select bit 0 mask.'],\n  ['VREF_ADC0REFSEL0_bp', '4', 'ADC0 reference select bit 0 position.'],\n  ['VREF_ADC0REFSEL1_bm', '(1<<5)', 'ADC0 reference select bit 1 mask.'],\n  ['VREF_ADC0REFSEL1_bp', '5', 'ADC0 reference select bit 1 position.'],\n  ['VREF_ADC0REFSEL2_bm', '(1<<6)', 'ADC0 reference select bit 2 mask.'],\n  ['VREF_ADC0REFSEL2_bp', '6', 'ADC0 reference select bit 2 position.'],\n  ['VREF_DAC0REFEN_bm', '0x01', 'DAC0/AC0 reference enable bit mask.'],\n  ['VREF_DAC0REFEN_bp', '0', 'DAC0/AC0 reference enable bit position.'],\n  ['VREF_ADC0REFEN_bm', '0x02', 'ADC0 reference enable bit mask.'],\n  ['VREF_ADC0REFEN_bp', '1', 'ADC0 reference enable bit position.'],\n  ['WDT_PERIOD_gm', '0x0F', 'Period group mask.'],\n  ['WDT_PERIOD_gp', '0', 'Period group position.'],\n  ['WDT_PERIOD0_bm', '(1<<0)', 'Period bit 0 mask.'],\n  ['WDT_PERIOD0_bp', '0', 'Period bit 0 position.'],\n  ['WDT_PERIOD1_bm', '(1<<1)', 'Period bit 1 mask.'],\n  ['WDT_PERIOD1_bp', '1', 'Period bit 1 position.'],\n  ['WDT_PERIOD2_bm', '(1<<2)', 'Period bit 2 mask.'],\n  ['WDT_PERIOD2_bp', '2', 'Period bit 2 position.'],\n  ['WDT_PERIOD3_bm', '(1<<3)', 'Period bit 3 mask.'],\n  ['WDT_PERIOD3_bp', '3', 'Period bit 3 position.'],\n  ['WDT_WINDOW_gm', '0xF0', 'Window group mask.'],\n  ['WDT_WINDOW_gp', '4', 'Window group position.'],\n  ['WDT_WINDOW0_bm', '(1<<4)', 'Window bit 0 mask.'],\n  ['WDT_WINDOW0_bp', '4', 'Window bit 0 position.'],\n  ['WDT_WINDOW1_bm', '(1<<5)', 'Window bit 1 mask.'],\n  ['WDT_WINDOW1_bp', '5', 'Window bit 1 position.'],\n  ['WDT_WINDOW2_bm', '(1<<6)', 'Window bit 2 mask.'],\n  ['WDT_WINDOW2_bp', '6', 'Window bit 2 position.'],\n  ['WDT_WINDOW3_bm', '(1<<7)', 'Window bit 3 mask.'],\n  ['WDT_WINDOW3_bp', '7', 'Window bit 3 position.'],\n  ['WDT_SYNCBUSY_bm', '0x01', 'Syncronization busy bit mask.'],\n  ['WDT_SYNCBUSY_bp', '0', 'Syncronization busy bit position.'],\n  ['WDT_LOCK_bm', '0x80', 'Lock enable bit mask.'],\n  ['WDT_LOCK_bp', '7', 'Lock enable bit position.'],\n  ['CRCSCAN_NMI_vect_num', '1', ''],\n  ['BOD_VLM_vect_num', '2', ''],\n  ['PORTA_PORT_vect_num', '3', ''],\n  ['PORTB_PORT_vect_num', '4', ''],\n  ['RTC_CNT_vect_num', '6', ''],\n  ['RTC_PIT_vect_num', '7', ''],\n  ['TCA0_LUNF_vect_num', '8', ''],\n  ['TCA0_OVF_vect_num', '8', ''],\n  ['TCA0_HUNF_vect_num', '9', ''],\n  ['TCA0_CMP0_vect_num', '10', ''],\n  ['TCA0_LCMP0_vect_num', '10', ''],\n  ['TCA0_CMP1_vect_num', '11', ''],\n  ['TCA0_LCMP1_vect_num', '11', ''],\n  ['TCA0_CMP2_vect_num', '12', ''],\n  ['TCA0_LCMP2_vect_num', '12', ''],\n  ['TCB0_INT_vect_num', '13', ''],\n  ['TCD0_OVF_vect_num', '14', ''],\n  ['TCD0_TRIG_vect_num', '15', ''],\n  ['AC0_AC_vect_num', '16', ''],\n  ['ADC0_RESRDY_vect_num', '17', ''],\n  ['ADC0_WCOMP_vect_num', '18', ''],\n  ['TWI0_TWIS_vect_num', '19', ''],\n  ['TWI0_TWIM_vect_num', '20', ''],\n  ['SPI0_INT_vect_num', '21', ''],\n  ['USART0_RXC_vect_num', '22', ''],\n  ['USART0_DRE_vect_num', '23', ''],\n  ['USART0_TXC_vect_num', '24', ''],\n  ['NVMCTRL_EE_vect_num', '25', ''],\n  ['FUSE_PERIOD0', '(unsigned char)_BV(0)', 'Watchdog Timeout Period Bit 0'],\n  ['FUSE_PERIOD1', '(unsigned char)_BV(1)', 'Watchdog Timeout Period Bit 1'],\n  ['FUSE_PERIOD2', '(unsigned char)_BV(2)', 'Watchdog Timeout Period Bit 2'],\n  ['FUSE_PERIOD3', '(unsigned char)_BV(3)', 'Watchdog Timeout Period Bit 3'],\n  ['FUSE_WINDOW0', '(unsigned char)_BV(4)', 'Watchdog Window Timeout Period Bit 0'],\n  ['FUSE_WINDOW1', '(unsigned char)_BV(5)', 'Watchdog Window Timeout Period Bit 1'],\n  ['FUSE_WINDOW2', '(unsigned char)_BV(6)', 'Watchdog Window Timeout Period Bit 2'],\n  ['FUSE_WINDOW3', '(unsigned char)_BV(7)', 'Watchdog Window Timeout Period Bit 3'],\n  ['FUSE0_DEFAULT', '(0x0)', ''],\n  ['FUSE_WDTCFG_DEFAULT', '(0x0)', ''],\n  ['FUSE_SLEEP0', '(unsigned char)_BV(0)', 'BOD Operation in Sleep Mode Bit 0'],\n  ['FUSE_SLEEP1', '(unsigned char)_BV(1)', 'BOD Operation in Sleep Mode Bit 1'],\n  ['FUSE_ACTIVE0', '(unsigned char)_BV(2)', 'BOD Operation in Active Mode Bit 0'],\n  ['FUSE_ACTIVE1', '(unsigned char)_BV(3)', 'BOD Operation in Active Mode Bit 1'],\n  ['FUSE_SAMPFREQ', '(unsigned char)_BV(4)', 'BOD Sample Frequency'],\n  ['FUSE_LVL0', '(unsigned char)_BV(5)', 'BOD Level Bit 0'],\n  ['FUSE_LVL1', '(unsigned char)_BV(6)', 'BOD Level Bit 1'],\n  ['FUSE_LVL2', '(unsigned char)_BV(7)', 'BOD Level Bit 2'],\n  ['FUSE1_DEFAULT', '(0x0)', ''],\n  ['FUSE_BODCFG_DEFAULT', '(0x0)', ''],\n  ['FUSE_FREQSEL0', '(unsigned char)_BV(0)', 'Frequency Select Bit 0'],\n  ['FUSE_FREQSEL1', '(unsigned char)_BV(1)', 'Frequency Select Bit 1'],\n  ['FUSE_OSCLOCK', '(unsigned char)_BV(7)', 'Oscillator Lock'],\n  ['FUSE2_DEFAULT', '(0x2)', ''],\n  ['FUSE_OSCCFG_DEFAULT', '(0x2)', ''],\n  ['FUSE_CMPA', '(unsigned char)_BV(0)', 'Compare A Default Output Value'],\n  ['FUSE_CMPB', '(unsigned char)_BV(1)', 'Compare B Default Output Value'],\n  ['FUSE_CMPC', '(unsigned char)_BV(2)', 'Compare C Default Output Value'],\n  ['FUSE_CMPD', '(unsigned char)_BV(3)', 'Compare D Default Output Value'],\n  ['FUSE_CMPAEN', '(unsigned char)_BV(4)', 'Compare A Output Enable'],\n  ['FUSE_CMPBEN', '(unsigned char)_BV(5)', 'Compare B Output Enable'],\n  ['FUSE_CMPCEN', '(unsigned char)_BV(6)', 'Compare C Output Enable'],\n  ['FUSE_CMPDEN', '(unsigned char)_BV(7)', 'Compare D Output Enable'],\n  ['FUSE4_DEFAULT', '(0x0)', ''],\n  ['FUSE_TCD0CFG_DEFAULT', '(0x0)', ''],\n  ['FUSE_EESAVE', '(unsigned char)_BV(0)', 'EEPROM Save'],\n  ['FUSE_RSTPINCFG0', '(unsigned char)_BV(2)', 'Reset Pin Configuration Bit 0'],\n  ['FUSE_RSTPINCFG1', '(unsigned char)_BV(3)', 'Reset Pin Configuration Bit 1'],\n  ['FUSE_CRCSRC0', '(unsigned char)_BV(6)', 'CRC Source Bit 0'],\n  ['FUSE_CRCSRC1', '(unsigned char)_BV(7)', 'CRC Source Bit 1'],\n  ['FUSE5_DEFAULT', '(0xc4)', ''],\n  ['FUSE_SYSCFG0_DEFAULT', '(0xc4)', ''],\n  ['FUSE_SUT0', '(unsigned char)_BV(0)', 'Startup Time Bit 0'],\n  ['FUSE_SUT1', '(unsigned char)_BV(1)', 'Startup Time Bit 1'],\n  ['FUSE_SUT2', '(unsigned char)_BV(2)', 'Startup Time Bit 2'],\n  ['FUSE6_DEFAULT', '(0x7)', ''],\n  ['FUSE_SYSCFG1_DEFAULT', '(0x7)', ''],\n  ['FUSE7_DEFAULT', '(0x0)', ''],\n  ['FUSE_APPEND_DEFAULT', '(0x0)', ''],\n  ['FUSE8_DEFAULT', '(0x0)', ''],\n  ['FUSE_BOOTEND_DEFAULT', '(0x0)', ''],\n  ['LOCKBITS_DEFAULT', '(0xc5)', ''],\n\n\n  // GC patterns\n  ['AC_HYSMODE_OFF_gc', '(0x00<<1)', 'No hysteresis'],\n  ['AC_HYSMODE_10mV_gc', '(0x01<<1)', '10mV hysteresis'],\n  ['AC_HYSMODE_25mV_gc', '(0x02<<1)', '25mV hysteresis'],\n  ['AC_HYSMODE_50mV_gc', '(0x03<<1)', '50mV hysteresis'],\n  ['AC_INTMODE_BOTHEDGE_gc', '(0x00<<4)', 'Any Edge'],\n  ['AC_INTMODE_NEGEDGE_gc', '(0x02<<4)', 'Negative Edge'],\n  ['AC_INTMODE_POSEDGE_gc', '(0x03<<4)', 'Positive Edge'],\n  ['AC_LPMODE_DIS_gc', '(0x00<<3)', 'Low power mode disabled'],\n  ['AC_LPMODE_EN_gc', '(0x01<<3)', 'Low power mode enabled'],\n  ['AC_MUXNEG_PIN0_gc', '(0x00<<0)', 'Negative Pin 0'],\n  ['AC_MUXNEG_PIN1_gc', '(0x01<<0)', 'Negative Pin 1'],\n  ['AC_MUXNEG_VREF_gc', '(0x02<<0)', 'Voltage Reference'],\n  ['AC_MUXNEG_DAC_gc', '(0x03<<0)', 'DAC output'],\n  ['AC_MUXPOS_PIN0_gc', '(0x00<<3)', 'Positive Pin 0'],\n  ['AC_MUXPOS_PIN1_gc', '(0x01<<3)', 'Positive Pin 1'],\n  ['ADC_ASDV_ASVOFF_gc', '(0x00<<4)', 'The Automatic Sampling Delay Variation is disabled'],\n  ['ADC_ASDV_ASVON_gc', '(0x01<<4)', 'The Automatic Sampling Delay Variation is enabled'],\n  ['ADC_DUTYCYC_DUTY50_gc', '(0x00<<0)', '50% Duty cycle'],\n  ['ADC_DUTYCYC_DUTY25_gc', '(0x01<<0)', '25% Duty cycle'],\n  ['ADC_INITDLY_DLY0_gc', '(0x00<<5)', 'Delay 0 CLK_ADC cycles'],\n  ['ADC_INITDLY_DLY16_gc', '(0x01<<5)', 'Delay 16 CLK_ADC cycles'],\n  ['ADC_INITDLY_DLY32_gc', '(0x02<<5)', 'Delay 32 CLK_ADC cycles'],\n  ['ADC_INITDLY_DLY64_gc', '(0x03<<5)', 'Delay 64 CLK_ADC cycles'],\n  ['ADC_INITDLY_DLY128_gc', '(0x04<<5)', 'Delay 128 CLK_ADC cycles'],\n  ['ADC_INITDLY_DLY256_gc', '(0x05<<5)', 'Delay 256 CLK_ADC cycles'],\n  ['ADC_MUXPOS_AIN0_gc', '(0x00<<0)', 'ADC input pin 0'],\n  ['ADC_MUXPOS_AIN1_gc', '(0x01<<0)', 'ADC input pin 1'],\n  ['ADC_MUXPOS_AIN2_gc', '(0x02<<0)', 'ADC input pin 2'],\n  ['ADC_MUXPOS_AIN3_gc', '(0x03<<0)', 'ADC input pin 3'],\n  ['ADC_MUXPOS_AIN4_gc', '(0x04<<0)', 'ADC input pin 4'],\n  ['ADC_MUXPOS_AIN5_gc', '(0x05<<0)', 'ADC input pin 5'],\n  ['ADC_MUXPOS_AIN6_gc', '(0x06<<0)', 'ADC input pin 6'],\n  ['ADC_MUXPOS_AIN7_gc', '(0x07<<0)', 'ADC input pin 7'],\n  ['ADC_MUXPOS_AIN8_gc', '(0x08<<0)', 'ADC input pin 8'],\n  ['ADC_MUXPOS_AIN9_gc', '(0x09<<0)', 'ADC input pin 9'],\n  ['ADC_MUXPOS_AIN10_gc', '(0x0A<<0)', 'ADC input pin 10'],\n  ['ADC_MUXPOS_AIN11_gc', '(0x0B<<0)', 'ADC input pin 11'],\n  ['ADC_MUXPOS_DAC0_gc', '(0x1C<<0)', 'DAC0'],\n  ['ADC_MUXPOS_INTREF_gc', '(0x1D<<0)', 'Internal Ref'],\n  ['ADC_MUXPOS_TEMPSENSE_gc', '(0x1E<<0)', 'Temp sensor'],\n  ['ADC_MUXPOS_GND_gc', '(0x1F<<0)', 'GND'],\n  ['ADC_PRESC_DIV2_gc', '(0x00<<0)', 'CLK_PER divided by 2'],\n  ['ADC_PRESC_DIV4_gc', '(0x01<<0)', 'CLK_PER divided by 4'],\n  ['ADC_PRESC_DIV8_gc', '(0x02<<0)', 'CLK_PER divided by 8'],\n  ['ADC_PRESC_DIV16_gc', '(0x03<<0)', 'CLK_PER divided by 16'],\n  ['ADC_PRESC_DIV32_gc', '(0x04<<0)', 'CLK_PER divided by 32'],\n  ['ADC_PRESC_DIV64_gc', '(0x05<<0)', 'CLK_PER divided by 64'],\n  ['ADC_PRESC_DIV128_gc', '(0x06<<0)', 'CLK_PER divided by 128'],\n  ['ADC_PRESC_DIV256_gc', '(0x07<<0)', 'CLK_PER divided by 256'],\n  ['ADC_REFSEL_INTREF_gc', '(0x00<<4)', 'Internal reference'],\n  ['ADC_REFSEL_VDDREF_gc', '(0x01<<4)', 'VDD'],\n  ['ADC_RESSEL_10BIT_gc', '(0x00<<2)', '10-bit mode'],\n  ['ADC_RESSEL_8BIT_gc', '(0x01<<2)', '8-bit mode'],\n  ['ADC_SAMPNUM_ACC1_gc', '(0x00<<0)', '1 ADC sample'],\n  ['ADC_SAMPNUM_ACC2_gc', '(0x01<<0)', 'Accumulate 2 samples'],\n  ['ADC_SAMPNUM_ACC4_gc', '(0x02<<0)', 'Accumulate 4 samples'],\n  ['ADC_SAMPNUM_ACC8_gc', '(0x03<<0)', 'Accumulate 8 samples'],\n  ['ADC_SAMPNUM_ACC16_gc', '(0x04<<0)', 'Accumulate 16 samples'],\n  ['ADC_SAMPNUM_ACC32_gc', '(0x05<<0)', 'Accumulate 32 samples'],\n  ['ADC_SAMPNUM_ACC64_gc', '(0x06<<0)', 'Accumulate 64 samples'],\n  ['ADC_WINCM_NONE_gc', '(0x00<<0)', 'No Window Comparison'],\n  ['ADC_WINCM_BELOW_gc', '(0x01<<0)', 'Below Window'],\n  ['ADC_WINCM_ABOVE_gc', '(0x02<<0)', 'Above Window'],\n  ['ADC_WINCM_INSIDE_gc', '(0x03<<0)', 'Inside Window'],\n  ['ADC_WINCM_OUTSIDE_gc', '(0x04<<0)', 'Outside Window'],\n  ['BOD_ACTIVE_DIS_gc', '(0x00<<2)', 'Disabled'],\n  ['BOD_ACTIVE_ENABLED_gc', '(0x01<<2)', 'Enabled'],\n  ['BOD_ACTIVE_SAMPLED_gc', '(0x02<<2)', 'Sampled'],\n  ['BOD_ACTIVE_ENWAKE_gc', '(0x03<<2)', 'Enabled with wakeup halt'],\n  ['BOD_LVL_BODLEVEL0_gc', '(0x00<<0)', '1.8 V'],\n  ['BOD_LVL_BODLEVEL1_gc', '(0x01<<0)', '2.1 V'],\n  ['BOD_LVL_BODLEVEL2_gc', '(0x02<<0)', '2.6 V'],\n  ['BOD_LVL_BODLEVEL3_gc', '(0x03<<0)', '2.9 V'],\n  ['BOD_LVL_BODLEVEL4_gc', '(0x04<<0)', '3.3 V'],\n  ['BOD_LVL_BODLEVEL5_gc', '(0x05<<0)', '3.7 V'],\n  ['BOD_LVL_BODLEVEL6_gc', '(0x06<<0)', '4.0 V'],\n  ['BOD_LVL_BODLEVEL7_gc', '(0x07<<0)', '4.2 V'],\n  ['BOD_SAMPFREQ_1KHZ_gc', '(0x00<<4)', '1kHz sampling'],\n  ['BOD_SAMPFREQ_125Hz_gc', '(0x01<<4)', '125Hz sampling'],\n  ['BOD_SLEEP_DIS_gc', '(0x00<<0)', 'Disabled'],\n  ['BOD_SLEEP_ENABLED_gc', '(0x01<<0)', 'Enabled'],\n  ['BOD_SLEEP_SAMPLED_gc', '(0x02<<0)', 'Sampled'],\n  ['BOD_VLMCFG_BELOW_gc', '(0x00<<1)', 'Interrupt when supply goes below VLM level'],\n  ['BOD_VLMCFG_ABOVE_gc', '(0x01<<1)', 'Interrupt when supply goes above VLM level'],\n  ['BOD_VLMCFG_CROSS_gc', '(0x02<<1)', 'Interrupt when supply crosses VLM level'],\n  ['BOD_VLMLVL_5ABOVE_gc', '(0x00<<0)', 'VLM threshold 5% above BOD level'],\n  ['BOD_VLMLVL_15ABOVE_gc', '(0x01<<0)', 'VLM threshold 15% above BOD level'],\n  ['BOD_VLMLVL_25ABOVE_gc', '(0x02<<0)', 'VLM threshold 25% above BOD level'],\n  ['CCL_EDGEDET_DIS_gc', '(0x00<<7)', 'Edge detector is disabled'],\n  ['CCL_EDGEDET_EN_gc', '(0x01<<7)', 'Edge detector is enabled'],\n  ['CCL_FILTSEL_DISABLE_gc', '(0x00<<4)', 'Filter disabled'],\n  ['CCL_FILTSEL_SYNCH_gc', '(0x01<<4)', 'Synchronizer enabled'],\n  ['CCL_FILTSEL_FILTER_gc', '(0x02<<4)', 'Filter enabled'],\n  ['CCL_INSEL0_MASK_gc', '(0x00<<0)', 'Masked input'],\n  ['CCL_INSEL0_FEEDBACK_gc', '(0x01<<0)', 'Feedback input source'],\n  ['CCL_INSEL0_LINK_gc', '(0x02<<0)', 'Linked LUT input source'],\n  ['CCL_INSEL0_EVENT0_gc', '(0x03<<0)', 'Event input source 0'],\n  ['CCL_INSEL0_EVENT1_gc', '(0x04<<0)', 'Event input source 1'],\n  ['CCL_INSEL0_IO_gc', '(0x05<<0)', 'IO pin LUTn-IN0 input source'],\n  ['CCL_INSEL0_AC0_gc', '(0x06<<0)', 'AC0 OUT input source'],\n  ['CCL_INSEL0_TCB0_gc', '(0x07<<0)', 'TCB0 WO input source'],\n  ['CCL_INSEL0_TCA0_gc', '(0x08<<0)', 'TCA0 WO0 input source'],\n  ['CCL_INSEL0_TCD0_gc', '(0x09<<0)', 'TCD0 WOA input source'],\n  ['CCL_INSEL0_USART0_gc', '(0x0A<<0)', 'USART0 XCK input source'],\n  ['CCL_INSEL0_SPI0_gc', '(0x0B<<0)', 'SPI0 SCK source'],\n  ['CCL_INSEL1_MASK_gc', '(0x00<<4)', 'Masked input'],\n  ['CCL_INSEL1_FEEDBACK_gc', '(0x01<<4)', 'Feedback input source'],\n  ['CCL_INSEL1_LINK_gc', '(0x02<<4)', 'Linked LUT input source'],\n  ['CCL_INSEL1_EVENT0_gc', '(0x03<<4)', 'Event input source 0'],\n  ['CCL_INSEL1_EVENT1_gc', '(0x04<<4)', 'Event input source 1'],\n  ['CCL_INSEL1_IO_gc', '(0x05<<4)', 'IO pin LUTn-N1 input source'],\n  ['CCL_INSEL1_AC0_gc', '(0x06<<4)', 'AC0 OUT input source'],\n  ['CCL_INSEL1_TCB0_gc', '(0x07<<4)', 'TCB0 WO input source'],\n  ['CCL_INSEL1_TCA0_gc', '(0x08<<4)', 'TCA0 WO1 input source'],\n  ['CCL_INSEL1_TCD0_gc', '(0x09<<4)', 'TCD0 WOB input source'],\n  ['CCL_INSEL1_USART0_gc', '(0x0A<<4)', 'USART0 TXD input source'],\n  ['CCL_INSEL1_SPI0_gc', '(0x0B<<4)', 'SPI0 MOSI input source'],\n  ['CCL_INSEL2_MASK_gc', '(0x00<<0)', 'Masked input'],\n  ['CCL_INSEL2_FEEDBACK_gc', '(0x01<<0)', 'Feedback input source'],\n  ['CCL_INSEL2_LINK_gc', '(0x02<<0)', 'Linked LUT input source'],\n  ['CCL_INSEL2_EVENT0_gc', '(0x03<<0)', 'Event input source 0'],\n  ['CCL_INSEL2_EVENT1_gc', '(0x04<<0)', 'Event input source 1'],\n  ['CCL_INSEL2_IO_gc', '(0x05<<0)', 'IO pin LUTn-IN2 input source'],\n  ['CCL_INSEL2_AC0_gc', '(0x06<<0)', 'AC0 OUT input source'],\n  ['CCL_INSEL2_TCB0_gc', '(0x07<<0)', 'TCB0 WO input source'],\n  ['CCL_INSEL2_TCA0_gc', '(0x08<<0)', 'TCA0 WO2 input source'],\n  ['CCL_INSEL2_TCD0_gc', '(0x09<<0)', 'TCD0 WOA input source'],\n  ['CCL_INSEL2_SPI0_gc', '(0x0B<<0)', 'SPI0 MISO source'],\n  ['CCL_SEQSEL_DISABLE_gc', '(0x00<<0)', 'Sequential logic disabled'],\n  ['CCL_SEQSEL_DFF_gc', '(0x01<<0)', 'D FlipFlop'],\n  ['CCL_SEQSEL_JK_gc', '(0x02<<0)', 'JK FlipFlop'],\n  ['CCL_SEQSEL_LATCH_gc', '(0x03<<0)', 'D Latch'],\n  ['CCL_SEQSEL_RS_gc', '(0x04<<0)', 'RS Latch'],\n  ['CLKCTRL_CLKSEL_OSC20M_gc', '(0x00<<0)', '20MHz internal oscillator'],\n  ['CLKCTRL_CLKSEL_OSCULP32K_gc', '(0x01<<0)', '32KHz internal Ultra Low Power oscillator'],\n  ['CLKCTRL_CLKSEL_XOSC32K_gc', '(0x02<<0)', '32.768kHz external crystal oscillator'],\n  ['CLKCTRL_CLKSEL_EXTCLK_gc', '(0x03<<0)', 'External clock'],\n  ['CLKCTRL_CSUT_1K_gc', '(0x00<<4)', '1K cycles'],\n  ['CLKCTRL_CSUT_16K_gc', '(0x01<<4)', '16K cycles'],\n  ['CLKCTRL_CSUT_32K_gc', '(0x02<<4)', '32K cycles'],\n  ['CLKCTRL_CSUT_64K_gc', '(0x03<<4)', '64K cycles'],\n  ['CLKCTRL_PDIV_2X_gc', '(0x00<<1)', '2X'],\n  ['CLKCTRL_PDIV_4X_gc', '(0x01<<1)', '4X'],\n  ['CLKCTRL_PDIV_8X_gc', '(0x02<<1)', '8X'],\n  ['CLKCTRL_PDIV_16X_gc', '(0x03<<1)', '16X'],\n  ['CLKCTRL_PDIV_32X_gc', '(0x04<<1)', '32X'],\n  ['CLKCTRL_PDIV_64X_gc', '(0x05<<1)', '64X'],\n  ['CLKCTRL_PDIV_6X_gc', '(0x08<<1)', '6X'],\n  ['CLKCTRL_PDIV_10X_gc', '(0x09<<1)', '10X'],\n  ['CLKCTRL_PDIV_12X_gc', '(0x0A<<1)', '12X'],\n  ['CLKCTRL_PDIV_24X_gc', '(0x0B<<1)', '24X'],\n  ['CLKCTRL_PDIV_48X_gc', '(0x0C<<1)', '48X'],\n  ['CCP_SPM_gc', '(0x9D<<0)', 'SPM Instruction Protection'],\n  ['CCP_IOREG_gc', '(0xD8<<0)', 'IO Register Protection'],\n  ['CRCSCAN_MODE_PRIORITY_gc', '(0x00<<4)', 'Priority to flash'],\n  ['CRCSCAN_MODE_RESERVED_gc', '(0x01<<4)', 'Reserved'],\n  ['CRCSCAN_MODE_BACKGROUND_gc', '(0x02<<4)', 'Lowest priority to flash'],\n  ['CRCSCAN_MODE_CONTINUOUS_gc', '(0x03<<4)', 'Continuous checks in background'],\n  ['CRCSCAN_SRC_FLASH_gc', '(0x00<<0)', 'CRC on entire flash'],\n  ['CRCSCAN_SRC_APPLICATION_gc', '(0x01<<0)', 'CRC on boot and appl section of flash'],\n  ['CRCSCAN_SRC_BOOT_gc', '(0x02<<0)', 'CRC on boot section of flash'],\n  ['EVSYS_ASYNCCH0_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCCH0_CCL_LUT0_gc', '(0x01<<0)', 'Configurable Custom Logic LUT0'],\n  ['EVSYS_ASYNCCH0_CCL_LUT1_gc', '(0x02<<0)', 'Configurable Custom Logic LUT1'],\n  ['EVSYS_ASYNCCH0_AC0_OUT_gc', '(0x03<<0)', 'Analog Comparator 0 out'],\n  ['EVSYS_ASYNCCH0_TCD0_CMPBCLR_gc', '(0x04<<0)', 'Timer/Counter D0 compare B clear'],\n  ['EVSYS_ASYNCCH0_TCD0_CMPASET_gc', '(0x05<<0)', 'Timer/Counter D0 compare A set'],\n  ['EVSYS_ASYNCCH0_TCD0_CMPBSET_gc', '(0x06<<0)', 'Timer/Counter D0 compare B set'],\n  ['EVSYS_ASYNCCH0_TCD0_PROGEV_gc', '(0x07<<0)', 'Timer/Counter D0 program event'],\n  ['EVSYS_ASYNCCH0_RTC_OVF_gc', '(0x08<<0)', 'Real Time Counter overflow'],\n  ['EVSYS_ASYNCCH0_RTC_CMP_gc', '(0x09<<0)', 'Real Time Counter compare'],\n  ['EVSYS_ASYNCCH0_PORTA_PIN0_gc', '(0x0A<<0)', 'Asynchronous Event from Pin PA0'],\n  ['EVSYS_ASYNCCH0_PORTA_PIN1_gc', '(0x0B<<0)', 'Asynchronous Event from Pin PA1'],\n  ['EVSYS_ASYNCCH0_PORTA_PIN2_gc', '(0x0C<<0)', 'Asynchronous Event from Pin PA2'],\n  ['EVSYS_ASYNCCH0_PORTA_PIN3_gc', '(0x0D<<0)', 'Asynchronous Event from Pin PA3'],\n  ['EVSYS_ASYNCCH0_PORTA_PIN4_gc', '(0x0E<<0)', 'Asynchronous Event from Pin PA4'],\n  ['EVSYS_ASYNCCH0_PORTA_PIN5_gc', '(0x0F<<0)', 'Asynchronous Event from Pin PA5'],\n  ['EVSYS_ASYNCCH0_PORTA_PIN6_gc', '(0x10<<0)', 'Asynchronous Event from Pin PA6'],\n  ['EVSYS_ASYNCCH0_PORTA_PIN7_gc', '(0x11<<0)', 'Asynchronous Event from Pin PA7'],\n  ['EVSYS_ASYNCCH0_UPDI_gc', '(0x12<<0)', 'Unified Program and debug interface'],\n  ['EVSYS_ASYNCCH1_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCCH1_CCL_LUT0_gc', '(0x01<<0)', 'Configurable custom logic LUT0'],\n  ['EVSYS_ASYNCCH1_CCL_LUT1_gc', '(0x02<<0)', 'Configurable custom logic LUT1'],\n  ['EVSYS_ASYNCCH1_AC0_OUT_gc', '(0x03<<0)', 'Analog Comparator 0 out'],\n  ['EVSYS_ASYNCCH1_TCD0_CMPBCLR_gc', '(0x04<<0)', 'Timer/Counter D0 compare B clear'],\n  ['EVSYS_ASYNCCH1_TCD0_CMPASET_gc', '(0x05<<0)', 'Timer/Counter D0 compare A set'],\n  ['EVSYS_ASYNCCH1_TCD0_CMPBSET_gc', '(0x06<<0)', 'Timer/Counter D0 compare B set'],\n  ['EVSYS_ASYNCCH1_TCD0_PROGEV_gc', '(0x07<<0)', 'Timer/Counter D0 program event'],\n  ['EVSYS_ASYNCCH1_RTC_OVF_gc', '(0x08<<0)', 'Real Time Counter overflow'],\n  ['EVSYS_ASYNCCH1_RTC_CMP_gc', '(0x09<<0)', 'Real Time Counter compare'],\n  ['EVSYS_ASYNCCH1_PORTB_PIN0_gc', '(0x0A<<0)', 'Asynchronous Event from Pin PB0'],\n  ['EVSYS_ASYNCCH1_PORTB_PIN1_gc', '(0x0B<<0)', 'Asynchronous Event from Pin PB1'],\n  ['EVSYS_ASYNCCH1_PORTB_PIN2_gc', '(0x0C<<0)', 'Asynchronous Event from Pin PB2'],\n  ['EVSYS_ASYNCCH1_PORTB_PIN3_gc', '(0x0D<<0)', 'Asynchronous Event from Pin PB3'],\n  ['EVSYS_ASYNCCH1_PORTB_PIN4_gc', '(0x0E<<0)', 'Asynchronous Event from Pin PB4'],\n  ['EVSYS_ASYNCCH1_PORTB_PIN5_gc', '(0x0F<<0)', 'Asynchronous Event from Pin PB5'],\n  ['EVSYS_ASYNCCH1_PORTB_PIN6_gc', '(0x10<<0)', 'Asynchronous Event from Pin PB6'],\n  ['EVSYS_ASYNCCH1_PORTB_PIN7_gc', '(0x11<<0)', 'Asynchronous Event from Pin PB7'],\n  ['EVSYS_ASYNCCH2_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCCH2_CCL_LUT0_gc', '(0x01<<0)', 'Configurable Custom Logic LUT0'],\n  ['EVSYS_ASYNCCH2_CCL_LUT1_gc', '(0x02<<0)', 'Configurable Custom Logic LUT1'],\n  ['EVSYS_ASYNCCH2_AC0_OUT_gc', '(0x03<<0)', 'Analog Comparator 0 out'],\n  ['EVSYS_ASYNCCH2_TCD0_CMPBCLR_gc', '(0x04<<0)', 'Timer/Counter D0 compare B clear'],\n  ['EVSYS_ASYNCCH2_TCD0_CMPASET_gc', '(0x05<<0)', 'Timer/Counter D0 compare A set'],\n  ['EVSYS_ASYNCCH2_TCD0_CMPBSET_gc', '(0x06<<0)', 'Timer/Counter D0 compare B set'],\n  ['EVSYS_ASYNCCH2_TCD0_PROGEV_gc', '(0x07<<0)', 'Timer/Counter D0 program event'],\n  ['EVSYS_ASYNCCH2_RTC_OVF_gc', '(0x08<<0)', 'Real Time Counter overflow'],\n  ['EVSYS_ASYNCCH2_RTC_CMP_gc', '(0x09<<0)', 'Real Time Counter compare'],\n  ['EVSYS_ASYNCCH2_PORTC_PIN0_gc', '(0x0A<<0)', 'Asynchronous Event from Pin PC0'],\n  ['EVSYS_ASYNCCH2_PORTC_PIN1_gc', '(0x0B<<0)', 'Asynchronous Event from Pin PC1'],\n  ['EVSYS_ASYNCCH2_PORTC_PIN2_gc', '(0x0C<<0)', 'Asynchronous Event from Pin PC2'],\n  ['EVSYS_ASYNCCH2_PORTC_PIN3_gc', '(0x0D<<0)', 'Asynchronous Event from Pin PC3'],\n  ['EVSYS_ASYNCCH2_PORTC_PIN4_gc', '(0x0E<<0)', 'Asynchronous Event from Pin PC4'],\n  ['EVSYS_ASYNCCH2_PORTC_PIN5_gc', '(0x0F<<0)', 'Asynchronous Event from Pin PC5'],\n  ['EVSYS_ASYNCCH3_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCCH3_CCL_LUT0_gc', '(0x01<<0)', 'Configurable custom logic LUT0'],\n  ['EVSYS_ASYNCCH3_CCL_LUT1_gc', '(0x02<<0)', 'Configurable custom logic LUT1'],\n  ['EVSYS_ASYNCCH3_AC0_OUT_gc', '(0x03<<0)', 'Analog Comparator 0 out'],\n  ['EVSYS_ASYNCCH3_TCD0_CMPBCLR_gc', '(0x04<<0)', 'Timer/Counter type D compare B clear'],\n  ['EVSYS_ASYNCCH3_TCD0_CMPASET_gc', '(0x05<<0)', 'Timer/Counter type D compare A set'],\n  ['EVSYS_ASYNCCH3_TCD0_CMPBSET_gc', '(0x06<<0)', 'Timer/Counter type D compare B set'],\n  ['EVSYS_ASYNCCH3_TCD0_PROGEV_gc', '(0x07<<0)', 'Timer/Counter type D program event'],\n  ['EVSYS_ASYNCCH3_RTC_OVF_gc', '(0x08<<0)', 'Real Time Counter overflow'],\n  ['EVSYS_ASYNCCH3_RTC_CMP_gc', '(0x09<<0)', 'Real Time Counter compare'],\n  ['EVSYS_ASYNCCH3_PIT_DIV8192_gc', '(0x0A<<0)', 'Periodic Interrupt CLK_RTC div 8192'],\n  ['EVSYS_ASYNCCH3_PIT_DIV4096_gc', '(0x0B<<0)', 'Periodic Interrupt CLK_RTC div 4096'],\n  ['EVSYS_ASYNCCH3_PIT_DIV2048_gc', '(0x0C<<0)', 'Periodic Interrupt CLK_RTC div 2048'],\n  ['EVSYS_ASYNCCH3_PIT_DIV1024_gc', '(0x0D<<0)', 'Periodic Interrupt CLK_RTC div 1024'],\n  ['EVSYS_ASYNCCH3_PIT_DIV512_gc', '(0x0E<<0)', 'Periodic Interrupt CLK_RTC div 512'],\n  ['EVSYS_ASYNCCH3_PIT_DIV256_gc', '(0x0F<<0)', 'Periodic Interrupt CLK_RTC div 256'],\n  ['EVSYS_ASYNCCH3_PIT_DIV128_gc', '(0x10<<0)', 'Periodic Interrupt CLK_RTC div 128'],\n  ['EVSYS_ASYNCCH3_PIT_DIV64_gc', '(0x11<<0)', 'Periodic Interrupt CLK_RTC div 64'],\n  ['EVSYS_ASYNCUSER0_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCUSER0_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER0_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER0_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER0_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER0_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],\n  ['EVSYS_ASYNCUSER0_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],\n  ['EVSYS_ASYNCUSER1_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCUSER1_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER1_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER1_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER1_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER1_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],\n  ['EVSYS_ASYNCUSER1_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],\n  ['EVSYS_ASYNCUSER10_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCUSER10_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER10_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER10_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER10_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER10_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],\n  ['EVSYS_ASYNCUSER10_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],\n  ['EVSYS_ASYNCUSER2_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCUSER2_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER2_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER2_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER2_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER2_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],\n  ['EVSYS_ASYNCUSER2_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],\n  ['EVSYS_ASYNCUSER3_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCUSER3_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER3_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER3_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER3_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER3_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],\n  ['EVSYS_ASYNCUSER3_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],\n  ['EVSYS_ASYNCUSER4_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCUSER4_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER4_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER4_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER4_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER4_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],\n  ['EVSYS_ASYNCUSER4_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],\n  ['EVSYS_ASYNCUSER5_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCUSER5_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER5_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER5_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER5_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER5_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],\n  ['EVSYS_ASYNCUSER5_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],\n  ['EVSYS_ASYNCUSER6_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCUSER6_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER6_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER6_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER6_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER6_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],\n  ['EVSYS_ASYNCUSER6_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],\n  ['EVSYS_ASYNCUSER7_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCUSER7_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER7_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER7_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER7_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER7_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],\n  ['EVSYS_ASYNCUSER7_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],\n  ['EVSYS_ASYNCUSER8_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCUSER8_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER8_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER8_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER8_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER8_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],\n  ['EVSYS_ASYNCUSER8_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],\n  ['EVSYS_ASYNCUSER9_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_ASYNCUSER9_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER9_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER9_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],\n  ['EVSYS_ASYNCUSER9_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],\n  ['EVSYS_ASYNCUSER9_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],\n  ['EVSYS_ASYNCUSER9_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],\n  ['EVSYS_SYNCCH0_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_SYNCCH0_TCB0_gc', '(0x01<<0)', 'Timer/Counter B0'],\n  ['EVSYS_SYNCCH0_TCA0_OVF_LUNF_gc', '(0x02<<0)', 'Timer/Counter A0 overflow'],\n  ['EVSYS_SYNCCH0_TCA0_HUNF_gc', '(0x03<<0)', 'Timer/Counter A0 underflow high byte (split mode)'],\n  ['EVSYS_SYNCCH0_TCA0_CMP0_gc', '(0x04<<0)', 'Timer/Counter A0 compare 0'],\n  ['EVSYS_SYNCCH0_TCA0_CMP1_gc', '(0x05<<0)', 'Timer/Counter A0 compare 1'],\n  ['EVSYS_SYNCCH0_TCA0_CMP2_gc', '(0x06<<0)', 'Timer/Counter A0 compare 2'],\n  ['EVSYS_SYNCCH0_PORTC_PIN0_gc', '(0x07<<0)', 'Synchronous Event from Pin PC0'],\n  ['EVSYS_SYNCCH0_PORTC_PIN1_gc', '(0x08<<0)', 'Synchronous Event from Pin PC1'],\n  ['EVSYS_SYNCCH0_PORTC_PIN2_gc', '(0x09<<0)', 'Synchronous Event from Pin PC2'],\n  ['EVSYS_SYNCCH0_PORTC_PIN3_gc', '(0x0A<<0)', 'Synchronous Event from Pin PC3'],\n  ['EVSYS_SYNCCH0_PORTC_PIN4_gc', '(0x0B<<0)', 'Synchronous Event from Pin PC4'],\n  ['EVSYS_SYNCCH0_PORTC_PIN5_gc', '(0x0C<<0)', 'Synchronous Event from Pin PC5'],\n  ['EVSYS_SYNCCH0_PORTA_PIN0_gc', '(0x0D<<0)', 'Synchronous Event from Pin PA0'],\n  ['EVSYS_SYNCCH0_PORTA_PIN1_gc', '(0x0E<<0)', 'Synchronous Event from Pin PA1'],\n  ['EVSYS_SYNCCH0_PORTA_PIN2_gc', '(0x0F<<0)', 'Synchronous Event from Pin PA2'],\n  ['EVSYS_SYNCCH0_PORTA_PIN3_gc', '(0x10<<0)', 'Synchronous Event from Pin PA3'],\n  ['EVSYS_SYNCCH0_PORTA_PIN4_gc', '(0x11<<0)', 'Synchronous Event from Pin PA4'],\n  ['EVSYS_SYNCCH0_PORTA_PIN5_gc', '(0x12<<0)', 'Synchronous Event from Pin PA5'],\n  ['EVSYS_SYNCCH0_PORTA_PIN6_gc', '(0x13<<0)', 'Synchronous Event from Pin PA6'],\n  ['EVSYS_SYNCCH0_PORTA_PIN7_gc', '(0x14<<0)', 'Synchronous Event from Pin PA7'],\n  ['EVSYS_SYNCCH1_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_SYNCCH1_TCB0_gc', '(0x01<<0)', 'Timer/Counter B0'],\n  ['EVSYS_SYNCCH1_TCA0_OVF_LUNF_gc', '(0x02<<0)', 'Timer/Counter A0 overflow'],\n  ['EVSYS_SYNCCH1_TCA0_HUNF_gc', '(0x03<<0)', 'Timer/Counter A0 underflow high byte (split mode)'],\n  ['EVSYS_SYNCCH1_TCA0_CMP0_gc', '(0x04<<0)', 'Timer/Counter A0 compare 0'],\n  ['EVSYS_SYNCCH1_TCA0_CMP1_gc', '(0x05<<0)', 'Timer/Counter A0 compare 1'],\n  ['EVSYS_SYNCCH1_TCA0_CMP2_gc', '(0x06<<0)', 'Timer/Counter A0 compare 2'],\n  ['EVSYS_SYNCCH1_PORTB_PIN0_gc', '(0x08<<0)', 'Synchronous Event from Pin PB0'],\n  ['EVSYS_SYNCCH1_PORTB_PIN1_gc', '(0x09<<0)', 'Synchronous Event from Pin PB1'],\n  ['EVSYS_SYNCCH1_PORTB_PIN2_gc', '(0x0A<<0)', 'Synchronous Event from Pin PB2'],\n  ['EVSYS_SYNCCH1_PORTB_PIN3_gc', '(0x0B<<0)', 'Synchronous Event from Pin PB3'],\n  ['EVSYS_SYNCCH1_PORTB_PIN4_gc', '(0x0C<<0)', 'Synchronous Event from Pin PB4'],\n  ['EVSYS_SYNCCH1_PORTB_PIN5_gc', '(0x0D<<0)', 'Synchronous Event from Pin PB5'],\n  ['EVSYS_SYNCCH1_PORTB_PIN6_gc', '(0x0E<<0)', 'Synchronous Event from Pin PB6'],\n  ['EVSYS_SYNCCH1_PORTB_PIN7_gc', '(0x0F<<0)', 'Synchronous Event from Pin PB7'],\n  ['EVSYS_SYNCUSER0_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_SYNCUSER0_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],\n  ['EVSYS_SYNCUSER0_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],\n  ['EVSYS_SYNCUSER1_OFF_gc', '(0x00<<0)', 'Off'],\n  ['EVSYS_SYNCUSER1_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],\n  ['EVSYS_SYNCUSER1_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],\n  ['ACTIVE_DIS_gc', '(0x00<<2)', 'Disabled'],\n  ['ACTIVE_ENABLED_gc', '(0x01<<2)', 'Enabled'],\n  ['ACTIVE_SAMPLED_gc', '(0x02<<2)', 'Sampled'],\n  ['ACTIVE_ENWAKE_gc', '(0x03<<2)', 'Enabled with wake-up halted until BOD is ready'],\n  ['CRCSRC_FLASH_gc', '(0x00<<6)', 'The CRC is performed on the entire Flash (boot, application code and application data section).'],\n  ['CRCSRC_BOOT_gc', '(0x01<<6)', 'The CRC is performed on the boot section of Flash'],\n  ['CRCSRC_BOOTAPP_gc', '(0x02<<6)', 'The CRC is performed on the boot and application code section of Flash'],\n  ['CRCSRC_NOCRC_gc', '(0x03<<6)', 'Disable CRC.'],\n  ['FREQSEL_16MHZ_gc', '(0x01<<0)', '16 MHz'],\n  ['FREQSEL_20MHZ_gc', '(0x02<<0)', '20 MHz'],\n  ['LVL_BODLEVEL0_gc', '(0x00<<5)', '1.8 V'],\n  ['LVL_BODLEVEL2_gc', '(0x02<<5)', '2.6 V'],\n  ['LVL_BODLEVEL7_gc', '(0x07<<5)', '4.2 V'],\n  ['PERIOD_OFF_gc', '(0x00<<0)', 'Watch-Dog timer Off'],\n  ['PERIOD_8CLK_gc', '(0x01<<0)', '8 cycles (8ms)'],\n  ['PERIOD_16CLK_gc', '(0x02<<0)', '16 cycles (16ms)'],\n  ['PERIOD_32CLK_gc', '(0x03<<0)', '32 cycles (32ms)'],\n  ['PERIOD_64CLK_gc', '(0x04<<0)', '64 cycles (64ms)'],\n  ['PERIOD_128CLK_gc', '(0x05<<0)', '128 cycles (0.128s)'],\n  ['PERIOD_256CLK_gc', '(0x06<<0)', '256 cycles (0.256s)'],\n  ['PERIOD_512CLK_gc', '(0x07<<0)', '512 cycles (0.512s)'],\n  ['PERIOD_1KCLK_gc', '(0x08<<0)', '1K cycles (1.0s)'],\n  ['PERIOD_2KCLK_gc', '(0x09<<0)', '2K cycles (2.0s)'],\n  ['PERIOD_4KCLK_gc', '(0x0A<<0)', '4K cycles (4.1s)'],\n  ['PERIOD_8KCLK_gc', '(0x0B<<0)', '8K cycles (8.2s)'],\n  ['RSTPINCFG_GPIO_gc', '(0x00<<2)', 'GPIO mode'],\n  ['RSTPINCFG_UPDI_gc', '(0x01<<2)', 'UPDI mode'],\n  ['RSTPINCFG_RST_gc', '(0x02<<2)', 'Reset mode'],\n  ['SAMPFREQ_1KHz_gc', '(0x00<<4)', '1kHz sampling frequency'],\n  ['SAMPFREQ_125Hz_gc', '(0x01<<4)', '125Hz sampling frequency'],\n  ['SLEEP_DIS_gc', '(0x00<<0)', 'Disabled'],\n  ['SLEEP_ENABLED_gc', '(0x01<<0)', 'Enabled'],\n  ['SLEEP_SAMPLED_gc', '(0x02<<0)', 'Sampled'],\n  ['SUT_0MS_gc', '(0x00<<0)', '0 ms'],\n  ['SUT_1MS_gc', '(0x01<<0)', '1 ms'],\n  ['SUT_2MS_gc', '(0x02<<0)', '2 ms'],\n  ['SUT_4MS_gc', '(0x03<<0)', '4 ms'],\n  ['SUT_8MS_gc', '(0x04<<0)', '8 ms'],\n  ['SUT_16MS_gc', '(0x05<<0)', '16 ms'],\n  ['SUT_32MS_gc', '(0x06<<0)', '32 ms'],\n  ['SUT_64MS_gc', '(0x07<<0)', '64 ms'],\n  ['WINDOW_OFF_gc', '(0x00<<4)', 'Window mode off'],\n  ['WINDOW_8CLK_gc', '(0x01<<4)', '8 cycles (8ms)'],\n  ['WINDOW_16CLK_gc', '(0x02<<4)', '16 cycles (16ms)'],\n  ['WINDOW_32CLK_gc', '(0x03<<4)', '32 cycles (32ms)'],\n  ['WINDOW_64CLK_gc', '(0x04<<4)', '64 cycles (64ms)'],\n  ['WINDOW_128CLK_gc', '(0x05<<4)', '128 cycles (0.128s)'],\n  ['WINDOW_256CLK_gc', '(0x06<<4)', '256 cycles (0.256s)'],\n  ['WINDOW_512CLK_gc', '(0x07<<4)', '512 cycles (0.512s)'],\n  ['WINDOW_1KCLK_gc', '(0x08<<4)', '1K cycles (1.0s)'],\n  ['WINDOW_2KCLK_gc', '(0x09<<4)', '2K cycles (2.0s)'],\n  ['WINDOW_4KCLK_gc', '(0x0A<<4)', '4K cycles (4.1s)'],\n  ['WINDOW_8KCLK_gc', '(0x0B<<4)', '8K cycles (8.2s)'],\n  ['LB_RWLOCK_gc', '(0x3A<<0)', 'Read and write lock'],\n  ['LB_NOLOCK_gc', '(0xC5<<0)', 'No locks'],\n  ['NVMCTRL_CMD_NONE_gc', '(0x00<<0)', 'No Command'],\n  ['NVMCTRL_CMD_PAGEWRITE_gc', '(0x01<<0)', 'Write page'],\n  ['NVMCTRL_CMD_PAGEERASE_gc', '(0x02<<0)', 'Erase page'],\n  ['NVMCTRL_CMD_PAGEERASEWRITE_gc', '(0x03<<0)', 'Erase and write page'],\n  ['NVMCTRL_CMD_PAGEBUFCLR_gc', '(0x04<<0)', 'Page buffer clear'],\n  ['NVMCTRL_CMD_CHIPERASE_gc', '(0x05<<0)', 'Chip erase'],\n  ['NVMCTRL_CMD_EEERASE_gc', '(0x06<<0)', 'EEPROM erase'],\n  ['NVMCTRL_CMD_FUSEWRITE_gc', '(0x07<<0)', 'Write fuse (PDI only)'],\n  ['PORT_ISC_INTDISABLE_gc', '(0x00<<0)', 'Interrupt disabled but input buffer enabled'],\n  ['PORT_ISC_BOTHEDGES_gc', '(0x01<<0)', 'Sense Both Edges'],\n  ['PORT_ISC_RISING_gc', '(0x02<<0)', 'Sense Rising Edge'],\n  ['PORT_ISC_FALLING_gc', '(0x03<<0)', 'Sense Falling Edge'],\n  ['PORT_ISC_INPUT_DISABLE_gc', '(0x04<<0)', 'Digital Input Buffer disabled'],\n  ['PORT_ISC_LEVEL_gc', '(0x05<<0)', 'Sense low Level'],\n  ['PORTMUX_LUT0_DEFAULT_gc', '(0x00<<4)', 'Default pin'],\n  ['PORTMUX_LUT0_ALTERNATE_gc', '(0x01<<4)', 'Alternate pin'],\n  ['PORTMUX_LUT1_DEFAULT_gc', '(0x00<<5)', 'Default pin'],\n  ['PORTMUX_LUT1_ALTERNATE_gc', '(0x01<<5)', 'Alternate pin'],\n  ['PORTMUX_SPI0_DEFAULT_gc', '(0x00<<2)', 'Default pins'],\n  ['PORTMUX_SPI0_ALTERNATE_gc', '(0x01<<2)', 'Alternate pins'],\n  ['PORTMUX_TCA00_DEFAULT_gc', '(0x00<<0)', 'Default pin'],\n  ['PORTMUX_TCA00_ALTERNATE_gc', '(0x01<<0)', 'Alternate pin'],\n  ['PORTMUX_TCA01_DEFAULT_gc', '(0x00<<1)', 'Default pin'],\n  ['PORTMUX_TCA01_ALTERNATE_gc', '(0x01<<1)', 'Alternate pin'],\n  ['PORTMUX_TCA02_DEFAULT_gc', '(0x00<<2)', 'Default pin'],\n  ['PORTMUX_TCA02_ALTERNATE_gc', '(0x01<<2)', 'Alternate pin'],\n  ['PORTMUX_TCA03_DEFAULT_gc', '(0x00<<3)', 'Default pin'],\n  ['PORTMUX_TCA03_ALTERNATE_gc', '(0x01<<3)', 'Alternate pin'],\n  ['PORTMUX_TCA04_DEFAULT_gc', '(0x00<<4)', 'Default pin'],\n  ['PORTMUX_TCA04_ALTERNATE_gc', '(0x01<<4)', 'Alternate pin'],\n  ['PORTMUX_TCA05_DEFAULT_gc', '(0x00<<5)', 'Default pin'],\n  ['PORTMUX_TCA05_ALTERNATE_gc', '(0x01<<5)', 'Alternate pin'],\n  ['PORTMUX_TCB0_DEFAULT_gc', '(0x00<<0)', 'Default pin'],\n  ['PORTMUX_TCB0_ALTERNATE_gc', '(0x01<<0)', 'Alternate pin'],\n  ['PORTMUX_TWI0_DEFAULT_gc', '(0x00<<4)', 'Default pins'],\n  ['PORTMUX_TWI0_ALTERNATE_gc', '(0x01<<4)', 'Alternate pins'],\n  ['PORTMUX_USART0_DEFAULT_gc', '(0x00<<0)', 'Default pins'],\n  ['PORTMUX_USART0_ALTERNATE_gc', '(0x01<<0)', 'Alternate pins'],\n  ['RTC_CLKSEL_INT32K_gc', '(0x00<<0)', 'Internal 32kHz OSC'],\n  ['RTC_CLKSEL_INT1K_gc', '(0x01<<0)', 'Internal 1kHz OSC'],\n  ['RTC_CLKSEL_TOSC32K_gc', '(0x02<<0)', '32KHz Crystal OSC'],\n  ['RTC_CLKSEL_EXTCLK_gc', '(0x03<<0)', 'External Clock'],\n  ['RTC_PERIOD_OFF_gc', '(0x00<<3)', 'Off'],\n  ['RTC_PERIOD_CYC4_gc', '(0x01<<3)', 'RTC Clock Cycles 4'],\n  ['RTC_PERIOD_CYC8_gc', '(0x02<<3)', 'RTC Clock Cycles 8'],\n  ['RTC_PERIOD_CYC16_gc', '(0x03<<3)', 'RTC Clock Cycles 16'],\n  ['RTC_PERIOD_CYC32_gc', '(0x04<<3)', 'RTC Clock Cycles 32'],\n  ['RTC_PERIOD_CYC64_gc', '(0x05<<3)', 'RTC Clock Cycles 64'],\n  ['RTC_PERIOD_CYC128_gc', '(0x06<<3)', 'RTC Clock Cycles 128'],\n  ['RTC_PERIOD_CYC256_gc', '(0x07<<3)', 'RTC Clock Cycles 256'],\n  ['RTC_PERIOD_CYC512_gc', '(0x08<<3)', 'RTC Clock Cycles 512'],\n  ['RTC_PERIOD_CYC1024_gc', '(0x09<<3)', 'RTC Clock Cycles 1024'],\n  ['RTC_PERIOD_CYC2048_gc', '(0x0A<<3)', 'RTC Clock Cycles 2048'],\n  ['RTC_PERIOD_CYC4096_gc', '(0x0B<<3)', 'RTC Clock Cycles 4096'],\n  ['RTC_PERIOD_CYC8192_gc', '(0x0C<<3)', 'RTC Clock Cycles 8192'],\n  ['RTC_PERIOD_CYC16384_gc', '(0x0D<<3)', 'RTC Clock Cycles 16384'],\n  ['RTC_PERIOD_CYC32768_gc', '(0x0E<<3)', 'RTC Clock Cycles 32768'],\n  ['RTC_PRESCALER_DIV1_gc', '(0x00<<3)', 'RTC Clock / 1'],\n  ['RTC_PRESCALER_DIV2_gc', '(0x01<<3)', 'RTC Clock / 2'],\n  ['RTC_PRESCALER_DIV4_gc', '(0x02<<3)', 'RTC Clock / 4'],\n  ['RTC_PRESCALER_DIV8_gc', '(0x03<<3)', 'RTC Clock / 8'],\n  ['RTC_PRESCALER_DIV16_gc', '(0x04<<3)', 'RTC Clock / 16'],\n  ['RTC_PRESCALER_DIV32_gc', '(0x05<<3)', 'RTC Clock / 32'],\n  ['RTC_PRESCALER_DIV64_gc', '(0x06<<3)', 'RTC Clock / 64'],\n  ['RTC_PRESCALER_DIV128_gc', '(0x07<<3)', 'RTC Clock / 128'],\n  ['RTC_PRESCALER_DIV256_gc', '(0x08<<3)', 'RTC Clock / 256'],\n  ['RTC_PRESCALER_DIV512_gc', '(0x09<<3)', 'RTC Clock / 512'],\n  ['RTC_PRESCALER_DIV1024_gc', '(0x0A<<3)', 'RTC Clock / 1024'],\n  ['RTC_PRESCALER_DIV2048_gc', '(0x0B<<3)', 'RTC Clock / 2048'],\n  ['RTC_PRESCALER_DIV4096_gc', '(0x0C<<3)', 'RTC Clock / 4096'],\n  ['RTC_PRESCALER_DIV8192_gc', '(0x0D<<3)', 'RTC Clock / 8192'],\n  ['RTC_PRESCALER_DIV16384_gc', '(0x0E<<3)', 'RTC Clock / 16384'],\n  ['RTC_PRESCALER_DIV32768_gc', '(0x0F<<3)', 'RTC Clock / 32768'],\n  ['SLPCTRL_SMODE_IDLE_gc', '(0x00<<1)', 'Idle mode'],\n  ['SLPCTRL_SMODE_STDBY_gc', '(0x01<<1)', 'Standby Mode'],\n  ['SLPCTRL_SMODE_PDOWN_gc', '(0x02<<1)', 'Power-down Mode'],\n  ['SPI_MODE_0_gc', '(0x00<<0)', 'SPI Mode 0'],\n  ['SPI_MODE_1_gc', '(0x01<<0)', 'SPI Mode 1'],\n  ['SPI_MODE_2_gc', '(0x02<<0)', 'SPI Mode 2'],\n  ['SPI_MODE_3_gc', '(0x03<<0)', 'SPI Mode 3'],\n  ['SPI_PRESC_DIV4_gc', '(0x00<<1)', 'System Clock / 4'],\n  ['SPI_PRESC_DIV16_gc', '(0x01<<1)', 'System Clock / 16'],\n  ['SPI_PRESC_DIV64_gc', '(0x02<<1)', 'System Clock / 64'],\n  ['SPI_PRESC_DIV128_gc', '(0x03<<1)', 'System Clock / 128'],\n  ['TCA_SINGLE_CLKSEL_DIV1_gc', '(0x00<<1)', 'System Clock'],\n  ['TCA_SINGLE_CLKSEL_DIV2_gc', '(0x01<<1)', 'System Clock / 2'],\n  ['TCA_SINGLE_CLKSEL_DIV4_gc', '(0x02<<1)', 'System Clock / 4'],\n  ['TCA_SINGLE_CLKSEL_DIV8_gc', '(0x03<<1)', 'System Clock / 8'],\n  ['TCA_SINGLE_CLKSEL_DIV16_gc', '(0x04<<1)', 'System Clock / 16'],\n  ['TCA_SINGLE_CLKSEL_DIV64_gc', '(0x05<<1)', 'System Clock / 64'],\n  ['TCA_SINGLE_CLKSEL_DIV256_gc', '(0x06<<1)', 'System Clock / 256'],\n  ['TCA_SINGLE_CLKSEL_DIV1024_gc', '(0x07<<1)', 'System Clock / 1024'],\n  ['TCA_SINGLE_CMD_NONE_gc', '(0x00<<2)', 'No Command'],\n  ['TCA_SINGLE_CMD_UPDATE_gc', '(0x01<<2)', 'Force Update'],\n  ['TCA_SINGLE_CMD_RESTART_gc', '(0x02<<2)', 'Force Restart'],\n  ['TCA_SINGLE_CMD_RESET_gc', '(0x03<<2)', 'Force Hard Reset'],\n  ['TCA_SINGLE_DIR_UP_gc', '(0x00<<0)', 'Count up'],\n  ['TCA_SINGLE_DIR_DOWN_gc', '(0x01<<0)', 'Count down'],\n  ['TCA_SINGLE_EVACT_POSEDGE_gc', '(0x00<<1)', 'Count on positive edge event'],\n  ['TCA_SINGLE_EVACT_ANYEDGE_gc', '(0x01<<1)', 'Count on any edge event'],\n  ['TCA_SINGLE_EVACT_HIGHLVL_gc', '(0x02<<1)', 'Count on prescaled clock while event line is 1.'],\n  ['TCA_SINGLE_EVACT_UPDOWN_gc', '(0x03<<1)', 'Count on prescaled clock. Event controls count direction. Up-count when event line is 0, down-count when event line is 1.'],\n  ['TCA_SINGLE_WGMODE_NORMAL_gc', '(0x00<<0)', 'Normal Mode'],\n  ['TCA_SINGLE_WGMODE_FRQ_gc', '(0x01<<0)', 'Frequency Generation Mode'],\n  ['TCA_SINGLE_WGMODE_SINGLESLOPE_gc', '(0x03<<0)', 'Single Slope PWM'],\n  ['TCA_SINGLE_WGMODE_DSTOP_gc', '(0x05<<0)', 'Dual Slope PWM, overflow on TOP'],\n  ['TCA_SINGLE_WGMODE_DSBOTH_gc', '(0x06<<0)', 'Dual Slope PWM, overflow on TOP and BOTTOM'],\n  ['TCA_SINGLE_WGMODE_DSBOTTOM_gc', '(0x07<<0)', 'Dual Slope PWM, overflow on BOTTOM'],\n  ['TCA_SPLIT_CLKSEL_DIV1_gc', '(0x00<<1)', 'System Clock'],\n  ['TCA_SPLIT_CLKSEL_DIV2_gc', '(0x01<<1)', 'System Clock / 2'],\n  ['TCA_SPLIT_CLKSEL_DIV4_gc', '(0x02<<1)', 'System Clock / 4'],\n  ['TCA_SPLIT_CLKSEL_DIV8_gc', '(0x03<<1)', 'System Clock / 8'],\n  ['TCA_SPLIT_CLKSEL_DIV16_gc', '(0x04<<1)', 'System Clock / 16'],\n  ['TCA_SPLIT_CLKSEL_DIV64_gc', '(0x05<<1)', 'System Clock / 64'],\n  ['TCA_SPLIT_CLKSEL_DIV256_gc', '(0x06<<1)', 'System Clock / 256'],\n  ['TCA_SPLIT_CLKSEL_DIV1024_gc', '(0x07<<1)', 'System Clock / 1024'],\n  ['TCA_SPLIT_CMD_NONE_gc', '(0x00<<2)', 'No Command'],\n  ['TCA_SPLIT_CMD_UPDATE_gc', '(0x01<<2)', 'Force Update'],\n  ['TCA_SPLIT_CMD_RESTART_gc', '(0x02<<2)', 'Force Restart'],\n  ['TCA_SPLIT_CMD_RESET_gc', '(0x03<<2)', 'Force Hard Reset'],\n  ['TCB_CLKSEL_CLKDIV1_gc', '(0x00<<1)', 'CLK_PER (No Prescaling)'],\n  ['TCB_CLKSEL_CLKDIV2_gc', '(0x01<<1)', 'CLK_PER/2 (From Prescaler)'],\n  ['TCB_CLKSEL_CLKTCA_gc', '(0x02<<1)', 'Use Clock from TCA'],\n  ['TCB_CNTMODE_INT_gc', '(0x00<<0)', 'Periodic Interrupt'],\n  ['TCB_CNTMODE_TIMEOUT_gc', '(0x01<<0)', 'Periodic Timeout'],\n  ['TCB_CNTMODE_CAPT_gc', '(0x02<<0)', 'Input Capture Event'],\n  ['TCB_CNTMODE_FRQ_gc', '(0x03<<0)', 'Input Capture Frequency measurement'],\n  ['TCB_CNTMODE_PW_gc', '(0x04<<0)', 'Input Capture Pulse-Width measurement'],\n  ['TCB_CNTMODE_FRQPW_gc', '(0x05<<0)', 'Input Capture Frequency and Pulse-Width measurement'],\n  ['TCB_CNTMODE_SINGLE_gc', '(0x06<<0)', 'Single Shot'],\n  ['TCB_CNTMODE_PWM8_gc', '(0x07<<0)', '8-bit PWM'],\n  ['TCD_ACTION_FAULT_gc', '(0x00<<2)', 'Event trigger a fault'],\n  ['TCD_ACTION_CAPTURE_gc', '(0x01<<2)', 'Event trigger a fault and capture'],\n  ['TCD_CFG_NEITHER_gc', '(0x00<<6)', 'Neither Filter nor Asynchronous Event is enabled'],\n  ['TCD_CFG_FILTER_gc', '(0x01<<6)', 'Input Capture Noise Cancellation Filter enabled'],\n  ['TCD_CFG_ASYNC_gc', '(0x02<<6)', 'Asynchronous Event output qualification enabled'],\n  ['TCD_CLKSEL_20MHZ_gc', '(0x00<<5)', '20 MHz oscillator'],\n  ['TCD_CLKSEL_EXTCLK_gc', '(0x02<<5)', 'External clock'],\n  ['TCD_CLKSEL_SYSCLK_gc', '(0x03<<5)', 'System clock'],\n  ['TCD_CMPCSEL_PWMA_gc', '(0x00<<6)', 'PWM A output'],\n  ['TCD_CMPCSEL_PWMB_gc', '(0x01<<6)', 'PWM B output'],\n  ['TCD_CMPDSEL_PWMA_gc', '(0x00<<7)', 'PWM A output'],\n  ['TCD_CMPDSEL_PWMB_gc', '(0x01<<7)', 'PWM B output'],\n  ['TCD_CNTPRES_DIV1_gc', '(0x00<<3)', 'Sync clock divided by 1'],\n  ['TCD_CNTPRES_DIV4_gc', '(0x01<<3)', 'Sync clock divided by 4'],\n  ['TCD_CNTPRES_DIV32_gc', '(0x02<<3)', 'Sync clock divided by 32'],\n  ['TCD_DITHERSEL_ONTIMEB_gc', '(0x00<<0)', 'On-time ramp B'],\n  ['TCD_DITHERSEL_ONTIMEAB_gc', '(0x01<<0)', 'On-time ramp A and B'],\n  ['TCD_DITHERSEL_DEADTIMEB_gc', '(0x02<<0)', 'Dead-time rampB'],\n  ['TCD_DITHERSEL_DEADTIMEAB_gc', '(0x03<<0)', 'Dead-time ramp A and B'],\n  ['TCD_DLYPRESC_DIV1_gc', '(0x00<<4)', 'No prescaling'],\n  ['TCD_DLYPRESC_DIV2_gc', '(0x01<<4)', 'Prescale with 2'],\n  ['TCD_DLYPRESC_DIV4_gc', '(0x02<<4)', 'Prescale with 4'],\n  ['TCD_DLYPRESC_DIV8_gc', '(0x03<<4)', 'Prescale with 8'],\n  ['TCD_DLYSEL_OFF_gc', '(0x00<<0)', 'No delay'],\n  ['TCD_DLYSEL_INBLANK_gc', '(0x01<<0)', 'Input blanking enabled'],\n  ['TCD_DLYSEL_EVENT_gc', '(0x02<<0)', 'Event delay enabled'],\n  ['TCD_DLYTRIG_CMPASET_gc', '(0x00<<2)', 'Compare A set'],\n  ['TCD_DLYTRIG_CMPACLR_gc', '(0x01<<2)', 'Compare A clear'],\n  ['TCD_DLYTRIG_CMPBSET_gc', '(0x02<<2)', 'Compare B set'],\n  ['TCD_DLYTRIG_CMPBCLR_gc', '(0x03<<2)', 'Compare B clear'],\n  ['TCD_EDGE_FALL_LOW_gc', '(0x00<<4)', 'The falling edge or low level of event generates retrigger or fault action'],\n  ['TCD_EDGE_RISE_HIGH_gc', '(0x01<<4)', 'The rising edge or high level of event generates retrigger or fault action'],\n  ['TCD_INPUTMODE_NONE_gc', '(0x00<<0)', 'Input has no actions'],\n  ['TCD_INPUTMODE_JMPWAIT_gc', '(0x01<<0)', 'Stop output, jump to opposite compare cycle and wait'],\n  ['TCD_INPUTMODE_EXECWAIT_gc', '(0x02<<0)', 'Stop output, execute opposite compare cycle and wait'],\n  ['TCD_INPUTMODE_EXECFAULT_gc', '(0x03<<0)', 'stop output, execute opposite compare cycle while fault active'],\n  ['TCD_INPUTMODE_FREQ_gc', '(0x04<<0)', 'Stop all outputs, maintain frequency'],\n  ['TCD_INPUTMODE_EXECDT_gc', '(0x05<<0)', 'Stop all outputs, execute dead time while fault active'],\n  ['TCD_INPUTMODE_WAIT_gc', '(0x06<<0)', 'Stop all outputs, jump to next compare cycle and wait'],\n  ['TCD_INPUTMODE_WAITSW_gc', '(0x07<<0)', 'Stop all outputs, wait for software action'],\n  ['TCD_INPUTMODE_EDGETRIG_gc', '(0x08<<0)', 'Stop output on edge, jump to next compare cycle'],\n  ['TCD_INPUTMODE_EDGETRIGFREQ_gc', '(0x09<<0)', 'Stop output on edge, maintain frequency'],\n  ['TCD_INPUTMODE_LVLTRIGFREQ_gc', '(0x0A<<0)', 'Stop output at level, maintain frequency'],\n  ['TCD_SYNCPRES_DIV1_gc', '(0x00<<1)', 'Selevted clock source divided by 1'],\n  ['TCD_SYNCPRES_DIV2_gc', '(0x01<<1)', 'Selevted clock source divided by 2'],\n  ['TCD_SYNCPRES_DIV4_gc', '(0x02<<1)', 'Selevted clock source divided by 4'],\n  ['TCD_SYNCPRES_DIV8_gc', '(0x03<<1)', 'Selevted clock source divided by 8'],\n  ['TCD_WGMODE_ONERAMP_gc', '(0x00<<0)', 'One ramp mode'],\n  ['TCD_WGMODE_TWORAMP_gc', '(0x01<<0)', 'Two ramp mode'],\n  ['TCD_WGMODE_FOURRAMP_gc', '(0x02<<0)', 'Four ramp mode'],\n  ['TCD_WGMODE_DS_gc', '(0x03<<0)', 'Dual slope mode'],\n  ['TWI_ACKACT_ACK_gc', '(0x00<<2)', 'Send ACK'],\n  ['TWI_ACKACT_NACK_gc', '(0x01<<2)', 'Send NACK'],\n  ['TWI_AP_STOP_gc', '(0x00<<0)', 'Stop condition generated APIF'],\n  ['TWI_AP_ADR_gc', '(0x01<<0)', 'Address detection generated APIF'],\n  ['TWI_BUSSTATE_UNKNOWN_gc', '(0x00<<0)', 'Unknown Bus State'],\n  ['TWI_BUSSTATE_IDLE_gc', '(0x01<<0)', 'Bus is Idle'],\n  ['TWI_BUSSTATE_OWNER_gc', '(0x02<<0)', 'This Module Controls The Bus'],\n  ['TWI_BUSSTATE_BUSY_gc', '(0x03<<0)', 'The Bus is Busy'],\n  ['TWI_MCMD_NOACT_gc', '(0x00<<0)', 'No Action'],\n  ['TWI_MCMD_REPSTART_gc', '(0x01<<0)', 'Issue Repeated Start Condition'],\n  ['TWI_MCMD_RECVTRANS_gc', '(0x02<<0)', 'Receive or Transmit Data, depending on DIR'],\n  ['TWI_MCMD_STOP_gc', '(0x03<<0)', 'Issue Stop Condition'],\n  ['TWI_SCMD_NOACT_gc', '(0x00<<0)', 'No Action'],\n  ['TWI_SCMD_COMPTRANS_gc', '(0x02<<0)', 'Used To Complete a Transaction'],\n  ['TWI_SCMD_RESPONSE_gc', '(0x03<<0)', 'Used in Response to Address/Data Interrupt'],\n  ['TWI_SDAHOLD_OFF_gc', '(0x00<<2)', 'SDA hold time off'],\n  ['TWI_SDAHOLD_50NS_gc', '(0x01<<2)', 'Typical 50ns hold time'],\n  ['TWI_SDAHOLD_300NS_gc', '(0x02<<2)', 'Typical 300ns hold time'],\n  ['TWI_SDAHOLD_500NS_gc', '(0x03<<2)', 'Typical 500ns hold time'],\n  ['TWI_SDASETUP_4CYC_gc', '(0x00<<4)', 'SDA setup time is 4 clock cycles'],\n  ['TWI_SDASETUP_8CYC_gc', '(0x01<<4)', 'SDA setup time is 8 clock cycles'],\n  ['TWI_TIMEOUT_DISABLED_gc', '(0x00<<2)', 'Bus Timeout Disabled'],\n  ['TWI_TIMEOUT_50US_gc', '(0x01<<2)', '50 Microseconds'],\n  ['TWI_TIMEOUT_100US_gc', '(0x02<<2)', '100 Microseconds'],\n  ['TWI_TIMEOUT_200US_gc', '(0x03<<2)', '200 Microseconds'],\n  ['USART_CHSIZE_5BIT_gc', '(0x00<<0)', 'Character size: 5 bit'],\n  ['USART_CHSIZE_6BIT_gc', '(0x01<<0)', 'Character size: 6 bit'],\n  ['USART_CHSIZE_7BIT_gc', '(0x02<<0)', 'Character size: 7 bit'],\n  ['USART_CHSIZE_8BIT_gc', '(0x03<<0)', 'Character size: 8 bit'],\n  ['USART_CHSIZE_9BITL_gc', '(0x06<<0)', 'Character size: 9 bit read low byte first'],\n  ['USART_CHSIZE_9BITH_gc', '(0x07<<0)', 'Character size: 9 bit read high byte first'],\n  ['USART_CMODE_ASYNCHRONOUS_gc', '(0x00<<6)', 'Asynchronous Mode'],\n  ['USART_CMODE_SYNCHRONOUS_gc', '(0x01<<6)', 'Synchronous Mode'],\n  ['USART_CMODE_IRCOM_gc', '(0x02<<6)', 'Infrared Communication'],\n  ['USART_CMODE_MSPI_gc', '(0x03<<6)', 'Master SPI Mode'],\n  ['USART_PMODE_DISABLED_gc', '(0x00<<4)', 'No Parity'],\n  ['USART_PMODE_EVEN_gc', '(0x02<<4)', 'Even Parity'],\n  ['USART_PMODE_ODD_gc', '(0x03<<4)', 'Odd Parity'],\n  ['USART_RS485_OFF_gc', '(0x00<<0)', 'RS485 Mode disabled'],\n  ['USART_RS485_EXT_gc', '(0x01<<0)', 'RS485 Mode External drive'],\n  ['USART_RS485_INT_gc', '(0x02<<0)', 'RS485 Mode Internal drive'],\n  ['USART_RXMODE_NORMAL_gc', '(0x00<<1)', 'Normal mode'],\n  ['USART_RXMODE_CLK2X_gc', '(0x01<<1)', 'CLK2x mode'],\n  ['USART_RXMODE_GENAUTO_gc', '(0x02<<1)', 'Generic autobaud mode'],\n  ['USART_RXMODE_LINAUTO_gc', '(0x03<<1)', 'LIN constrained autobaud mode'],\n  ['USART_SBMODE_1BIT_gc', '(0x00<<3)', '1 stop bit'],\n  ['USART_SBMODE_2BIT_gc', '(0x01<<3)', '2 stop bits'],\n  ['VREF_ADC0REFSEL_0V55_gc', '(0x00<<4)', 'Voltage reference at 0.55V'],\n  ['VREF_ADC0REFSEL_1V1_gc', '(0x01<<4)', 'Voltage reference at 1.1V'],\n  ['VREF_ADC0REFSEL_2V5_gc', '(0x02<<4)', 'Voltage reference at 2.5V'],\n  ['VREF_ADC0REFSEL_4V34_gc', '(0x03<<4)', 'Voltage reference at 4.34V'],\n  ['VREF_ADC0REFSEL_1V5_gc', '(0x04<<4)', 'Voltage reference at 1.5V'],\n  ['VREF_DAC0REFSEL_0V55_gc', '(0x00<<0)', 'Voltage reference at 0.55V'],\n  ['VREF_DAC0REFSEL_1V1_gc', '(0x01<<0)', 'Voltage reference at 1.1V'],\n  ['VREF_DAC0REFSEL_2V5_gc', '(0x02<<0)', 'Voltage reference at 2.5V'],\n  ['VREF_DAC0REFSEL_4V34_gc', '(0x03<<0)', 'Voltage reference at 4.34V'],\n  ['VREF_DAC0REFSEL_1V5_gc', '(0x04<<0)', 'Voltage reference at 1.5V'],\n  ['WDT_PERIOD_OFF_gc', '(0x00<<0)', 'Watch-Dog timer Off'],\n  ['WDT_PERIOD_8CLK_gc', '(0x01<<0)', '8 cycles (8ms)'],\n  ['WDT_PERIOD_16CLK_gc', '(0x02<<0)', '16 cycles (16ms)'],\n  ['WDT_PERIOD_32CLK_gc', '(0x03<<0)', '32 cycles (32ms)'],\n  ['WDT_PERIOD_64CLK_gc', '(0x04<<0)', '64 cycles (64ms)'],\n  ['WDT_PERIOD_128CLK_gc', '(0x05<<0)', '128 cycles (0.128s)'],\n  ['WDT_PERIOD_256CLK_gc', '(0x06<<0)', '256 cycles (0.256s)'],\n  ['WDT_PERIOD_512CLK_gc', '(0x07<<0)', '512 cycles (0.512s)'],\n  ['WDT_PERIOD_1KCLK_gc', '(0x08<<0)', '1K cycles (1.0s)'],\n  ['WDT_PERIOD_2KCLK_gc', '(0x09<<0)', '2K cycles (2.0s)'],\n  ['WDT_PERIOD_4KCLK_gc', '(0x0A<<0)', '4K cycles (4.1s)'],\n  ['WDT_PERIOD_8KCLK_gc', '(0x0B<<0)', '8K cycles (8.2s)'],\n  ['WDT_WINDOW_OFF_gc', '(0x00<<4)', 'Window mode off'],\n  ['WDT_WINDOW_8CLK_gc', '(0x01<<4)', '8 cycles (8ms)'],\n  ['WDT_WINDOW_16CLK_gc', '(0x02<<4)', '16 cycles (16ms)'],\n  ['WDT_WINDOW_32CLK_gc', '(0x03<<4)', '32 cycles (32ms)'],\n  ['WDT_WINDOW_64CLK_gc', '(0x04<<4)', '64 cycles (64ms)'],\n  ['WDT_WINDOW_128CLK_gc', '(0x05<<4)', '128 cycles (0.128s)'],\n  ['WDT_WINDOW_256CLK_gc', '(0x06<<4)', '256 cycles (0.256s)'],\n  ['WDT_WINDOW_512CLK_gc', '(0x07<<4)', '512 cycles (0.512s)'],\n  ['WDT_WINDOW_1KCLK_gc', '(0x08<<4)', '1K cycles (1.0s)'],\n  ['WDT_WINDOW_2KCLK_gc', '(0x09<<4)', '2K cycles (2.0s)'],\n  ['WDT_WINDOW_4KCLK_gc', '(0x0A<<4)', '4K cycles (4.1s)'],\n  ['WDT_WINDOW_8KCLK_gc', '(0x0B<<4)', '8K cycles (8.2s)'],\n]\n\nconst literalMap = literals.reduce((acc, literal) => {\n  acc[literal[0]] = literal\n  return acc\n}, {})\n\nexport default literals\nexport {literalMap}\n","import literals from \"./literals\";\n\n/*****************************************************************************\n *\n * Copyright (C) 2020 Atmel Corporation, a wholly owned subsidiary of Microchip Technology Inc.\n * All rights reserved.\n *\n * Licensed under the Apache License, Version 2.0 (the \"License\");\n * you may not use this file except in compliance with the License.\n * You may obtain a copy of the License at\n *\n *   http://www.apache.org/licenses/LICENSE-2.0\n *\n * Unless required by applicable law or agreed to in writing, software\n * distributed under the License is distributed on an \"AS IS\" BASIS,\n * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n * See the License for the specific language governing permissions and\n * limitations under the License.\n *\n *\n * Modified 2020 by Matti Eiden\n * Changes: Modified to JS parseable format\n ****************************************************************************/\n\nconst builtIns = [\n  'CCP',\n  'SPH',\n  'SPL',\n  'SREG',\n  'GPIOR0',\n  'GPIOR1',\n  'GPIOR2',\n  'GPIOR3',\n  'GPIO0',\n  'GPIO1',\n  'GPIO2',\n  'GPIO3',\n  'VPORTA_DIR',\n  'VPORTA_OUT',\n  'VPORTA_IN',\n  'VPORTA_INTFLAGS',\n  'VPORTB_DIR',\n  'VPORTB_OUT',\n  'VPORTB_IN',\n  'VPORTB_INTFLAGS',\n  'VPORTC_DIR',\n  'VPORTC_OUT',\n  'VPORTC_IN',\n  'VPORTC_INTFLAGS',\n  'GPIO_GPIOR0',\n  'GPIO_GPIOR1',\n  'GPIO_GPIOR2',\n  'GPIO_GPIOR3',\n  'GPIO_GPIO0',\n  'GPIO_GPIO1',\n  'GPIO_GPIO2',\n  'GPIO_GPIO3',\n  'CPU_CCP',\n  'CPU_SPL',\n  'CPU_SPH',\n  'CPU_SREG',\n  'RSTCTRL_RSTFR',\n  'RSTCTRL_SWRR',\n  'SLPCTRL_CTRLA',\n  'CLKCTRL_MCLKCTRLA',\n  'CLKCTRL_MCLKCTRLB',\n  'CLKCTRL_MCLKLOCK',\n  'CLKCTRL_MCLKSTATUS',\n  'CLKCTRL_OSC20MCTRLA',\n  'CLKCTRL_OSC20MCALIBA',\n  'CLKCTRL_OSC20MCALIBB',\n  'CLKCTRL_OSC32KCTRLA',\n  'CLKCTRL_XOSC32KCTRLA',\n  'BOD_CTRLA',\n  'BOD_CTRLB',\n  'BOD_VLMCTRLA',\n  'BOD_INTCTRL',\n  'BOD_INTFLAGS',\n  'BOD_STATUS',\n  'VREF_CTRLA',\n  'VREF_CTRLB',\n  'WDT_CTRLA',\n  'WDT_STATUS',\n  'CPUINT_CTRLA',\n  'CPUINT_STATUS',\n  'CPUINT_LVL0PRI',\n  'CPUINT_LVL1VEC',\n  'CRCSCAN_CTRLA',\n  'CRCSCAN_CTRLB',\n  'CRCSCAN_STATUS',\n  'RTC_CTRLA',\n  'RTC_STATUS',\n  'RTC_INTCTRL',\n  'RTC_INTFLAGS',\n  'RTC_TEMP',\n  'RTC_DBGCTRL',\n  'RTC_CLKSEL',\n  'RTC_CNTL',\n  'RTC_CNTH',\n  'RTC_PERL',\n  'RTC_PERH',\n  'RTC_CMPL',\n  'RTC_CMPH',\n  'RTC_PITCTRLA',\n  'RTC_PITSTATUS',\n  'RTC_PITINTCTRL',\n  'RTC_PITINTFLAGS',\n  'RTC_PITDBGCTRL',\n  'EVSYS_ASYNCSTROBE',\n  'EVSYS_SYNCSTROBE',\n  'EVSYS_ASYNCCH0',\n  'EVSYS_ASYNCCH1',\n  'EVSYS_ASYNCCH2',\n  'EVSYS_ASYNCCH3',\n  'EVSYS_SYNCCH0',\n  'EVSYS_SYNCCH1',\n  'EVSYS_ASYNCUSER0',\n  'EVSYS_ASYNCUSER1',\n  'EVSYS_ASYNCUSER2',\n  'EVSYS_ASYNCUSER3',\n  'EVSYS_ASYNCUSER4',\n  'EVSYS_ASYNCUSER5',\n  'EVSYS_ASYNCUSER6',\n  'EVSYS_ASYNCUSER7',\n  'EVSYS_ASYNCUSER8',\n  'EVSYS_ASYNCUSER9',\n  'EVSYS_ASYNCUSER10',\n  'EVSYS_SYNCUSER0',\n  'EVSYS_SYNCUSER1',\n  'CCL_CTRLA',\n  'CCL_SEQCTRL0',\n  'CCL_LUT0CTRLA',\n  'CCL_LUT0CTRLB',\n  'CCL_LUT0CTRLC',\n  'CCL_TRUTH0',\n  'CCL_LUT1CTRLA',\n  'CCL_LUT1CTRLB',\n  'CCL_LUT1CTRLC',\n  'CCL_TRUTH1',\n  'PORTMUX_CTRLA',\n  'PORTMUX_CTRLB',\n  'PORTMUX_CTRLC',\n  'PORTMUX_CTRLD',\n  'PORTA_DIR',\n  'PORTA_DIRSET',\n  'PORTA_DIRCLR',\n  'PORTA_DIRTGL',\n  'PORTA_OUT',\n  'PORTA_OUTSET',\n  'PORTA_OUTCLR',\n  'PORTA_OUTTGL',\n  'PORTA_IN',\n  'PORTA_INTFLAGS',\n  'PORTA_PIN0CTRL',\n  'PORTA_PIN1CTRL',\n  'PORTA_PIN2CTRL',\n  'PORTA_PIN3CTRL',\n  'PORTA_PIN4CTRL',\n  'PORTA_PIN5CTRL',\n  'PORTA_PIN6CTRL',\n  'PORTA_PIN7CTRL',\n  'PORTB_DIR',\n  'PORTB_DIRSET',\n  'PORTB_DIRCLR',\n  'PORTB_DIRTGL',\n  'PORTB_OUT',\n  'PORTB_OUTSET',\n  'PORTB_OUTCLR',\n  'PORTB_OUTTGL',\n  'PORTB_IN',\n  'PORTB_INTFLAGS',\n  'PORTB_PIN0CTRL',\n  'PORTB_PIN1CTRL',\n  'PORTB_PIN2CTRL',\n  'PORTB_PIN3CTRL',\n  'PORTB_PIN4CTRL',\n  'PORTB_PIN5CTRL',\n  'PORTB_PIN6CTRL',\n  'PORTB_PIN7CTRL',\n  'ADC0_CTRLA',\n  'ADC0_CTRLB',\n  'ADC0_CTRLC',\n  'ADC0_CTRLD',\n  'ADC0_CTRLE',\n  'ADC0_SAMPCTRL',\n  'ADC0_MUXPOS',\n  'ADC0_COMMAND',\n  'ADC0_EVCTRL',\n  'ADC0_INTCTRL',\n  'ADC0_INTFLAGS',\n  'ADC0_DBGCTRL',\n  'ADC0_TEMP',\n  'ADC0_RESL',\n  'ADC0_RESH',\n  'ADC0_WINLTL',\n  'ADC0_WINLTH',\n  'ADC0_WINHTL',\n  'ADC0_WINHTH',\n  'ADC0_CALIB',\n  'AC0_CTRLA',\n  'AC0_MUXCTRLA',\n  'AC0_INTCTRL',\n  'AC0_STATUS',\n  'DAC0_CTRLA',\n  'DAC0_DATA',\n  'USART0_RXDATAL',\n  'USART0_RXDATAH',\n  'USART0_TXDATAL',\n  'USART0_TXDATAH',\n  'USART0_STATUS',\n  'USART0_CTRLA',\n  'USART0_CTRLB',\n  'USART0_CTRLC',\n  'USART0_BAUDL',\n  'USART0_BAUDH',\n  'USART0_DBGCTRL',\n  'USART0_EVCTRL',\n  'USART0_TXPLCTRL',\n  'USART0_RXPLCTRL',\n  'TWI0_CTRLA',\n  'TWI0_DBGCTRL',\n  'TWI0_MCTRLA',\n  'TWI0_MCTRLB',\n  'TWI0_MSTATUS',\n  'TWI0_MBAUD',\n  'TWI0_MADDR',\n  'TWI0_MDATA',\n  'TWI0_SCTRLA',\n  'TWI0_SCTRLB',\n  'TWI0_SSTATUS',\n  'TWI0_SADDR',\n  'TWI0_SDATA',\n  'TWI0_SADDRMASK',\n  'SPI0_CTRLA',\n  'SPI0_CTRLB',\n  'SPI0_INTCTRL',\n  'SPI0_INTFLAGS',\n  'SPI0_DATA',\n  'TCA0_SINGLE_CTRLA',\n  'TCA0_SINGLE_CTRLB',\n  'TCA0_SINGLE_CTRLC',\n  'TCA0_SINGLE_CTRLD',\n  'TCA0_SINGLE_CTRLECLR',\n  'TCA0_SINGLE_CTRLESET',\n  'TCA0_SINGLE_CTRLFCLR',\n  'TCA0_SINGLE_CTRLFSET',\n  'TCA0_SINGLE_EVCTRL',\n  'TCA0_SINGLE_INTCTRL',\n  'TCA0_SINGLE_INTFLAGS',\n  'TCA0_SINGLE_DBGCTRL',\n  'TCA0_SINGLE_TEMP',\n  'TCA0_SPLIT_CTRLA',\n  'TCA0_SPLIT_CTRLB',\n  'TCA0_SPLIT_CTRLC',\n  'TCA0_SPLIT_CTRLD',\n  'TCA0_SPLIT_CTRLECLR',\n  'TCA0_SPLIT_CTRLESET',\n  'TCA0_SPLIT_INTCTRL',\n  'TCA0_SPLIT_INTFLAGS',\n  'TCA0_SPLIT_DBGCTRL',\n  'TCA0_SPLIT_LCNT',\n  'TCA0_SPLIT_HCNT',\n  'TCA0_SPLIT_LPER',\n  'TCA0_SPLIT_HPER',\n  'TCA0_SPLIT_LCMP0',\n  'TCA0_SPLIT_HCMP0',\n  'TCA0_SPLIT_LCMP1',\n  'TCA0_SPLIT_HCMP1',\n  'TCA0_SPLIT_LCMP2',\n  'TCA0_SPLIT_HCMP2',\n  'TCB0_CTRLA',\n  'TCB0_CTRLB',\n  'TCB0_EVCTRL',\n  'TCB0_INTCTRL',\n  'TCB0_INTFLAGS',\n  'TCB0_STATUS',\n  'TCB0_DBGCTRL',\n  'TCB0_TEMP',\n  'TCB0_CNTL',\n  'TCB0_CNTH',\n  'TCB0_CCMPL',\n  'TCB0_CCMPH',\n  'TCD0_CTRLA',\n  'TCD0_CTRLB',\n  'TCD0_CTRLC',\n  'TCD0_CTRLD',\n  'TCD0_CTRLE',\n  'TCD0_EVCTRLA',\n  'TCD0_EVCTRLB',\n  'TCD0_INTCTRL',\n  'TCD0_INTFLAGS',\n  'TCD0_STATUS',\n  'TCD0_INPUTCTRLA',\n  'TCD0_INPUTCTRLB',\n  'TCD0_FAULTCTRL',\n  'TCD0_DLYCTRL',\n  'TCD0_DLYVAL',\n  'TCD0_DITCTRL',\n  'TCD0_DITVAL',\n  'TCD0_DBGCTRL',\n  'TCD0_CAPTUREAL',\n  'TCD0_CAPTUREAH',\n  'TCD0_CAPTUREBL',\n  'TCD0_CAPTUREBH',\n  'TCD0_CMPASETL',\n  'TCD0_CMPASETH',\n  'TCD0_CMPACLRL',\n  'TCD0_CMPACLRH',\n  'TCD0_CMPBSETL',\n  'TCD0_CMPBSETH',\n  'TCD0_CMPBCLRL',\n  'TCD0_CMPBCLRH',\n  'SYSCFG_REVID',\n  'SYSCFG_EXTBRK',\n  'NVMCTRL_CTRLA',\n  'NVMCTRL_CTRLB',\n  'NVMCTRL_STATUS',\n  'NVMCTRL_INTCTRL',\n  'NVMCTRL_INTFLAGS',\n  'NVMCTRL_DATAL',\n  'NVMCTRL_DATAH',\n  'NVMCTRL_ADDRL',\n  'NVMCTRL_ADDRH',\n  'SIGROW_DEVICEID0',\n  'SIGROW_DEVICEID1',\n  'SIGROW_DEVICEID2',\n  'SIGROW_SERNUM0',\n  'SIGROW_SERNUM1',\n  'SIGROW_SERNUM2',\n  'SIGROW_SERNUM3',\n  'SIGROW_SERNUM4',\n  'SIGROW_SERNUM5',\n  'SIGROW_SERNUM6',\n  'SIGROW_SERNUM7',\n  'SIGROW_SERNUM8',\n  'SIGROW_SERNUM9',\n  'SIGROW_TEMPSENSE0',\n  'SIGROW_TEMPSENSE1',\n  'SIGROW_OSC16ERR3V',\n  'SIGROW_OSC16ERR5V',\n  'SIGROW_OSC20ERR3V',\n  'SIGROW_OSC20ERR5V',\n  'FUSE_WDTCFG',\n  'FUSE_BODCFG',\n  'FUSE_OSCCFG',\n  'FUSE_TCD0CFG',\n  'FUSE_SYSCFG0',\n  'FUSE_SYSCFG1',\n  'FUSE_APPEND',\n  'FUSE_BOOTEND',\n  'LOCKBIT_LOCKBIT',\n  'USERROW_USERROW0',\n  'USERROW_USERROW1',\n  'USERROW_USERROW2',\n  'USERROW_USERROW3',\n  'USERROW_USERROW4',\n  'USERROW_USERROW5',\n  'USERROW_USERROW6',\n  'USERROW_USERROW7',\n  'USERROW_USERROW8',\n  'USERROW_USERROW9',\n  'USERROW_USERROW10',\n  'USERROW_USERROW11',\n  'USERROW_USERROW12',\n  'USERROW_USERROW13',\n  'USERROW_USERROW14',\n  'USERROW_USERROW15',\n  'USERROW_USERROW16',\n  'USERROW_USERROW17',\n  'USERROW_USERROW18',\n  'USERROW_USERROW19',\n  'USERROW_USERROW20',\n  'USERROW_USERROW21',\n  'USERROW_USERROW22',\n  'USERROW_USERROW23',\n  'USERROW_USERROW24',\n  'USERROW_USERROW25',\n  'USERROW_USERROW26',\n  'USERROW_USERROW27',\n  'USERROW_USERROW28',\n  'USERROW_USERROW29',\n  'USERROW_USERROW30',\n  'USERROW_USERROW31',\n]\n\nexport default builtIns\n\nconst registryGroupNames = [\n  ['GPIO', 'General Purpose IO'],\n  ['CPU', 'CPU'],\n  ['RSTCTRL', 'Reset controller'],\n  ['SLPCTRL', 'Sleep Controller'],\n  ['CLKCTRL', 'Clock controller'],\n  ['BOD', 'Bod interface'],\n  ['VREF', 'Voltage reference'],\n  ['WDT', 'Watch-Dog Timer'],\n  ['CPUINT', 'Interrupt Controller'],\n  ['CRCSCAN', 'CRCSCAN'],\n  ['RTC', 'Real-Time Counter'],\n  ['EVSYS', 'Event System'],\n  ['CCL', 'Configurable Custom Logic'],\n  ['PORTMUX', 'Port Multiplexer'],\n  ['SYSCFG', 'System Configuration Registers'],\n  ['NVMCTRL', 'Non-volatile Memory Controller'],\n  ['SIGROW', 'Signature row'],\n  ['FUSE', 'Fuses'],\n  ['LOCKBIT', 'Lockbit'],\n  ['USERROW', 'User Row'],\n  ['AC', 'Analog Comparator'],\n  ['ADC', 'Analog to Digital Converter'],\n  ['BOD', 'Bod interface'],\n  ['CCL', 'Configurable Custom Logic'],\n  ['CLKCTRL', 'Clock controller'],\n  ['CPU', 'CPU'],\n  ['CPUINT', 'Interrupt Controller'],\n  ['CRCSCAN', 'CRCSCAN'],\n  ['DAC', 'Digital to Analog Converter'],\n  ['EVSYS', 'Event System'],\n  ['FUSE', 'Fuses'],\n  ['LOCKBIT', 'Lockbit'],\n  ['NVMCTRL', 'Non-volatile Memory Controller'],\n  ['PORT', 'I/O Ports'],\n  ['PORTMUX', 'Port Multiplexer'],\n  ['RSTCTRL', 'Reset controller'],\n  ['RTC', 'Real-Time Counter'],\n  ['SLPCTRL', 'Sleep Controller'],\n  ['SPI', 'Serial Peripheral Interface'],\n  ['SYSCFG', 'System Configuration Registers'],\n  ['TCA', '16-bit Timer/Counter Type A'],\n  ['TCB', '16-bit Timer Type B'],\n  ['TCD', 'Timer Counter D'],\n  ['TWI', 'Two-Wire Interface'],\n  ['USART', 'Universal Synchronous and Asynchronous Receiver and Transmitter'],\n  ['VPORT', 'Virtual Ports'],\n  ['VREF', 'Voltage reference'],\n  ['WDT', 'Watch-Dog Timer'],\n]\n\nconst registryGroupMap = registryGroupNames.reduce((acc, rg) => {\n  acc[rg[0]] = rg\n  return acc\n}, {})\n\nexport {registryGroupNames, registryGroupMap}\n","import React from \"react\";\nimport store from \"../store\"\nimport \"./topic-view.scss\"\nimport {observer} from \"mobx-react\";\nimport RegistryLink from \"../components/registry-link\";\nimport Registry from \"../components/registry\";\nimport DatasheetLink from \"../components/datasheet-link\";\nimport MarkdownIt from 'markdown-it';\nimport * as hljs from \"highlight.js\";\nimport \"highlight.js/styles/darcula.css\";\nimport ReactHtmlParser, {convertNodeToElement} from 'react-html-parser';\nimport TopicLink from \"../components/topic-link\";\nimport {useParams} from \"react-router\";\nimport isEmptyTextNode from \"react-html-parser/lib/utils/isEmptyTextNode\";\nimport {literalMap} from \"../utils/extend/literals\";\nimport {registryGroupMap} from \"../utils/extend/builtins\";\n\n\nconst md = new MarkdownIt({\n  highlight: function (str, lang) {\n    if (lang && hljs.getLanguage(lang)) {\n      try {\n        return hljs.highlight(lang, str).value;\n      } catch (__) {\n      }\n    }\n    return ''; // use external default escaping\n  },\n  html: true,\n});\n\n\nconst formatText = function formatText(text) {\n  const references = [];\n  console.log(hljs.getLanguage('C'))\n\n  const preprocessNodes = function preprocessNodes(nodes) {\n    nodes.map(node => {\n      // Workaround for ReactHtmlParser destroying whitespace\n      // (https://github.com/wrakky/react-html-parser/issues/39)\n      if (node.name === 'pre' && node.children.length) {\n        const codes = node.children.filter(n => n.name === 'code')\n        for (const code of codes) {\n          for (const cnode of code.children) {\n            if (isEmptyTextNode(cnode)) {\n              cnode.type = \"protected\";\n            }\n          }\n        }\n      }\n      return node;\n    })\n    return nodes;\n  }\n\n  const transform = function transform(node, index) {\n    // Workaround for ReactHtmlParser destroying whitespace\n    // (https://github.com/wrakky/react-html-parser/issues/39)\n    console.log(node.attribs)\n    if (node.type === \"protected\") {\n      node.type = \"text\";\n    } else if (node.attribs && node.attribs.class === 'hljs-literal') {\n      const literal = literalMap[node.children[0].data]\n      if (literal) {\n        node.attribs.title = `${literal[1]}\\n${literal[2]}`\n        node.attribs.class = 'hljs-literal title-highlight'\n      }\n    } else if (node.attribs && node.attribs.class === 'hljs-built_in') {\n      const nameCandidate = node.children[0].data.split('_')[0]\n      const nameCandidate2 = nameCandidate.slice(0, -1)\n\n      const registryGroup = registryGroupMap[nameCandidate] ? registryGroupMap[nameCandidate] : registryGroupMap[nameCandidate2]\n      if (registryGroup) {\n        node.attribs.title = `${registryGroup[0]}: ${registryGroup[1]}`\n        node.attribs.class = 'hljs-built_in title-highlight'\n      }\n    } else if (node.name === 'reg') {\n      const [registry, offset, field] = node.children[0].data.split(\".\");\n      references.push(<Registry key={`registry-${registry}-${offset}-${field}`} registry={registry} offset={offset}\n                                field={field}/>);\n      return <RegistryLink registry={registry} offset={offset} field={field}/>;\n    } else if (node.name === 'ref') {\n      return <DatasheetLink page={node.children[0].data}/>\n    } else if (node.name === 'topic') {\n      return <TopicLink topic={node.children[0].data}/>\n    } else if (node.name === 'example') {\n      node.name = 'div';\n      node.attribs = {\n        'class': 'code-example',\n      };\n      return convertNodeToElement(node, index, transform);\n    }\n    return undefined\n  };\n  const html = md.render(text);\n  const jsx = ReactHtmlParser(html, {transform: transform, preprocessNodes: preprocessNodes});\n  return (\n    <React.Fragment>\n      {jsx}\n      <div className=\"references\">\n        {references}\n      </div>\n    </React.Fragment>\n  );\n};\n\nconst TopicView = observer(function TopicView(props) {\n  const {activeGroup} = useParams();\n  let formatted = null;\n  if (activeGroup) {\n    const topic = store.getTopic(activeGroup);\n    formatted = topic ? (\n      <React.Fragment>\n        <h3>{topic.title}</h3>\n        <div className=\"topic-text\">{formatText(topic.text)}</div>\n      </React.Fragment>\n    ) : <span>Topic '{activeGroup}' not found</span>\n  }\n  if (!formatted) {\n    const primaryHighlightGroup = store.primaryHighlightGroup;\n    const topic = store.getTopic(primaryHighlightGroup);\n    formatted = topic ? <h3>{topic.title}</h3> : null;\n  }\n  return (\n    <div\n      className=\"topic-view\"\n      onClick={e => e.stopPropagation()}\n    >\n      <div>\n        {formatted}\n      </div>\n    </div>\n  )\n});\n\nexport default TopicView;\n","import {observer} from \"mobx-react\";\nimport {useParams} from \"react-router\";\nimport React from \"react\";\nimport Registry from \"../components/registry\";\nimport store from \"../store\";\n\nconst RegistryView = observer(function RegistryView(props) {\n    const {registry, offset, field} = useParams();\n    const registryObj = store.getRegistry(registry);\n    return (\n        <div\n            className=\"registry-view topic-view\"\n            onClick={e => e.stopPropagation()}\n        >\n            <div>\n                <h3>{registryObj.name} registry</h3>\n                <h4>{registryObj.title}</h4>\n                <div>{registryObj.description}</div>\n                <Registry registry={registry} offset={offset} field={field}/>\n            </div>\n\n        </div>\n    )\n});\n\nexport default RegistryView","import * as hljs from \"highlight.js\";\nimport builtIns from \"./extend/builtins\";\nimport literals from \"./extend/literals\";\n\n// [\"built_in\", 1]\n// [\"literal\", 1]\n\nlet extended = false;\nfunction extendC() {\n  if (!extended) {\n    extended = true;\n    const C = hljs.getLanguage('C')\n    const avrDefinition = C.rawDefinition()\n\n    console.log(\"OHEY C\", C)\n    avrDefinition.keywords.literal += ` ${literals.map(l => l[0]).join(' ')}`\n    avrDefinition.keywords.built_in += ` ${builtIns.join(' ')}`\n    console.log(\"avr\", avrDefinition)\n    hljs.registerLanguage('avr', () => avrDefinition)\n    //literals.reduce((keywords, li) => {\n    //  keywords[li[0]] = [\"built_in\", 1]\n    //  return keywords\n    //}, C.keywords)\n  }\n}\n\nexport default extendC\n","import React from 'react';\nimport attinyx14pinsPath from './config/attinyx14-pins.toml';\nimport attinyx14topicsPath from './config/attinyx14-topics.toml';\nimport attinyx14registries from './config/attinyx14-registries.json';\nimport './App.scss';\nimport * as toml from \"toml\";\nimport ChipView from \"./views/chip-view\";\nimport store from './store';\nimport TopicView from \"./views/topic-view\";\nimport {HashRouter} from \"react-router-dom\";\nimport {Route, Switch} from \"react-router\";\nimport RegistryView from \"./views/registry-view\";\nimport extendC from './utils/extend-c'\n\nfunction httpGet(theUrl)\n{\n\tlet xmlHttp = new XMLHttpRequest();\n\txmlHttp.open( \"GET\", theUrl, false ); // false for synchronous request\n\txmlHttp.send( null );\n\treturn xmlHttp.responseText;\n}\nconst attinyx14pins = httpGet(attinyx14pinsPath);\nconst attinyx14topics = httpGet(attinyx14topicsPath);\n//const attinyx14registries = httpGet(attinyx14registriesPath);\nstore.setPins(toml.parse(attinyx14pins).pins);\nstore.setTopics(toml.parse(attinyx14topics).topics);\nstore.setRegistries(attinyx14registries.regs);\n\n\n\nextendC();\n\nfunction App() {\n    return (\n        <HashRouter>\n            <div className=\"App\">\n                <h1>ATtinyX14 Quick Reference</h1>\n                <Switch>\n                    <Route path=\"/topic/:activeGroup?/:activePin?\">\n                        <ChipView/>\n                        <TopicView/>\n                    </Route>\n                    <Route path=\"/registry/:registry/:offset?/:field?\">\n                        <ChipView/>\n                        <RegistryView/>\n                    </Route>\n                    <Route path=\"/\">\n                        <ChipView/>\n                        <TopicView/>\n                    </Route>\n                </Switch>\n                <div className=\"data-row\">\n                </div>\n            </div>\n        </HashRouter>\n    );\n}\n\nexport default App;\n","// This optional code is used to register a service worker.\n// register() is not called by default.\n\n// This lets the app load faster on subsequent visits in production, and gives\n// it offline capabilities. However, it also means that developers (and users)\n// will only see deployed updates on subsequent visits to a page, after all the\n// existing tabs open on the page have been closed, since previously cached\n// resources are updated in the background.\n\n// To learn more about the benefits of this model and instructions on how to\n// opt-in, read https://bit.ly/CRA-PWA\n\nconst isLocalhost = Boolean(\n  window.location.hostname === 'localhost' ||\n    // [::1] is the IPv6 localhost address.\n    window.location.hostname === '[::1]' ||\n    // 127.0.0.0/8 are considered localhost for IPv4.\n    window.location.hostname.match(\n      /^127(?:\\.(?:25[0-5]|2[0-4][0-9]|[01]?[0-9][0-9]?)){3}$/\n    )\n);\n\nexport function register(config) {\n  if (process.env.NODE_ENV === 'production' && 'serviceWorker' in navigator) {\n    // The URL constructor is available in all browsers that support SW.\n    const publicUrl = new URL(process.env.PUBLIC_URL, window.location.href);\n    if (publicUrl.origin !== window.location.origin) {\n      // Our service worker won't work if PUBLIC_URL is on a different origin\n      // from what our page is served on. This might happen if a CDN is used to\n      // serve assets; see https://github.com/facebook/create-react-app/issues/2374\n      return;\n    }\n\n    window.addEventListener('load', () => {\n      const swUrl = `${process.env.PUBLIC_URL}/service-worker.js`;\n\n      if (isLocalhost) {\n        // This is running on localhost. Let's check if a service worker still exists or not.\n        checkValidServiceWorker(swUrl, config);\n\n        // Add some additional logging to localhost, pointing developers to the\n        // service worker/PWA documentation.\n        navigator.serviceWorker.ready.then(() => {\n          console.log(\n            'This web app is being served cache-first by a service ' +\n              'worker. To learn more, visit https://bit.ly/CRA-PWA'\n          );\n        });\n      } else {\n        // Is not localhost. Just register service worker\n        registerValidSW(swUrl, config);\n      }\n    });\n  }\n}\n\nfunction registerValidSW(swUrl, config) {\n  navigator.serviceWorker\n    .register(swUrl)\n    .then(registration => {\n      registration.onupdatefound = () => {\n        const installingWorker = registration.installing;\n        if (installingWorker == null) {\n          return;\n        }\n        installingWorker.onstatechange = () => {\n          if (installingWorker.state === 'installed') {\n            if (navigator.serviceWorker.controller) {\n              // At this point, the updated precached content has been fetched,\n              // but the previous service worker will still serve the older\n              // content until all client tabs are closed.\n              console.log(\n                'New content is available and will be used when all ' +\n                  'tabs for this page are closed. See https://bit.ly/CRA-PWA.'\n              );\n\n              // Execute callback\n              if (config && config.onUpdate) {\n                config.onUpdate(registration);\n              }\n            } else {\n              // At this point, everything has been precached.\n              // It's the perfect time to display a\n              // \"Content is cached for offline use.\" message.\n              console.log('Content is cached for offline use.');\n\n              // Execute callback\n              if (config && config.onSuccess) {\n                config.onSuccess(registration);\n              }\n            }\n          }\n        };\n      };\n    })\n    .catch(error => {\n      console.error('Error during service worker registration:', error);\n    });\n}\n\nfunction checkValidServiceWorker(swUrl, config) {\n  // Check if the service worker can be found. If it can't reload the page.\n  fetch(swUrl, {\n    headers: { 'Service-Worker': 'script' }\n  })\n    .then(response => {\n      // Ensure service worker exists, and that we really are getting a JS file.\n      const contentType = response.headers.get('content-type');\n      if (\n        response.status === 404 ||\n        (contentType != null && contentType.indexOf('javascript') === -1)\n      ) {\n        // No service worker found. Probably a different app. Reload the page.\n        navigator.serviceWorker.ready.then(registration => {\n          registration.unregister().then(() => {\n            window.location.reload();\n          });\n        });\n      } else {\n        // Service worker found. Proceed as normal.\n        registerValidSW(swUrl, config);\n      }\n    })\n    .catch(() => {\n      console.log(\n        'No internet connection found. App is running in offline mode.'\n      );\n    });\n}\n\nexport function unregister() {\n  if ('serviceWorker' in navigator) {\n    navigator.serviceWorker.ready\n      .then(registration => {\n        registration.unregister();\n      })\n      .catch(error => {\n        console.error(error.message);\n      });\n  }\n}\n","import React from 'react';\nimport ReactDOM from 'react-dom';\nimport './index.css';\nimport App from './App';\nimport * as serviceWorker from './serviceWorker';\n\nReactDOM.render(<App />, document.getElementById('root'));\n\n// If you want your app to work offline and load faster, you can change\n// unregister() to register() below. Note this comes with some pitfalls.\n// Learn more about service workers: https://bit.ly/CRA-PWA\nserviceWorker.unregister();\n","module.exports = __webpack_public_path__ + \"static/media/attinyx14-pins.8d32a0db.toml\";","module.exports = __webpack_public_path__ + \"static/media/attinyx14-topics.a37831b1.toml\";"],"sourceRoot":""}