INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.ip_user_files/bd/design_1/ipshared/a5c6/src/ChorusFilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChorusFilter
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.ip_user_files/bd/design_1/ipshared/a5c6/src/CircularBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircularBuffer
INFO: [VRFC 10-311] analyzing module BRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.ip_user_files/bd/design_1/ipshared/a5c6/src/SineLUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SineLUT
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.ip_user_files/bd/design_1/ipshared/a5c6/hdl/ChorusFilter_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChorusFilter_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ChorusFilter_0_3/sim/design_1_ChorusFilter_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ChorusFilter_0_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi4stream_vip_0_1/sim/design_1_axi4stream_vip_0_1_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi4stream_vip_0_1/sim/design_1_axi4stream_vip_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi4stream_vip_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/y/yusufal5/Desktop/ChorusFilterTester/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
