Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Sep  2 00:03:45 2022
| Host         : vxserver running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu250figd2104-2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR3 <-> SLR2                    |  2761 |       |     23040 | 11.98 |
|   SLR2 -> SLR3                   |  1310 |       |           |  5.69 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR3 -> SLR2                   |  1451 |       |           |  6.30 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |    25 |    25 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR2 <-> SLR1                    |  2866 |       |     23040 | 12.44 |
|   SLR1 -> SLR2                   |  1482 |       |           |  6.43 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     9 |     9 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  1384 |       |           |  6.01 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |    23 |    23 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    | 14637 |       |     23040 | 63.53 |
|   SLR0 -> SLR1                   |  5275 |       |           | 22.89 |
|     Using TX_REG only            |    70 |    70 |           |       |
|     Using RX_REG only            |   144 |   144 |           |       |
|     Using Both TX_REG and RX_REG |    70 |    70 |           |       |
|   SLR1 -> SLR0                   |  9362 |       |           | 40.63 |
|     Using TX_REG only            |    32 |    32 |           |       |
|     Using RX_REG only            |    39 |    39 |           |       |
|     Using Both TX_REG and RX_REG |    32 |    32 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 20264 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 | 1451 |    0 |    0 |
| SLR2      | 1305 |    0 | 1342 |   42 |
| SLR1      |    3 | 1403 |    0 | 9320 |
| SLR0      |    2 |   74 | 5199 |    0 |
+-----------+------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 |  SLR3 | SLR0 % | SLR1 % | SLR2 % | SLR3 % |
+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
| CLB                        |  19883 |  34910 | 13695 |  4315 |  36.82 |  64.65 |  25.36 |   7.99 |
|   CLBL                     |   9415 |  17961 |  7150 |  2320 |  32.16 |  61.34 |  24.42 |   7.92 |
|   CLBM                     |  10468 |  16949 |  6545 |  1995 |  42.35 |  68.56 |  26.48 |   8.07 |
| CLB LUTs                   |  84868 | 176349 | 70789 | 19557 |  19.65 |  40.82 |  16.39 |   4.53 |
|   LUT as Logic             |  57966 | 134366 | 63276 | 17311 |  13.42 |  31.10 |  14.65 |   4.01 |
|     using O5 output only   |   1472 |   2942 |  1044 |   261 |   0.34 |   0.68 |   0.24 |   0.06 |
|     using O6 output only   |  37371 |  99698 | 38823 | 13077 |   8.65 |  23.08 |   8.99 |   3.03 |
|     using O5 and O6        |  19123 |  31726 | 23409 |  3973 |   4.43 |   7.34 |   5.42 |   0.92 |
|   LUT as Memory            |  26902 |  41983 |  7513 |  2246 |  13.60 |  21.23 |   3.80 |   1.14 |
|     LUT as Distributed RAM |   3710 |   9078 |  4802 |  2203 |   1.88 |   4.59 |   2.43 |   1.11 |
|       using O5 output only |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    242 |    122 |   184 |    35 |   0.12 |   0.06 |   0.09 |   0.02 |
|       using O5 and O6      |   3468 |   8956 |  4618 |  2168 |   1.75 |   4.53 |   2.34 |   1.10 |
|     LUT as Shift Register  |  23192 |  32905 |  2711 |    43 |  11.73 |  16.64 |   1.37 |   0.02 |
|       using O5 output only |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  12043 |   8226 |  2340 |    43 |   6.09 |   4.16 |   1.18 |   0.02 |
|       using O5 and O6      |  11149 |  24679 |   371 |     0 |   5.64 |  12.48 |   0.19 |   0.00 |
| CLB Registers              | 108830 | 207937 | 99906 | 22292 |  12.60 |  24.07 |  11.56 |   2.58 |
| CARRY8                     |   1215 |   1515 |   393 |   352 |   2.25 |   2.81 |   0.73 |   0.65 |
| F7 Muxes                   |   1146 |    656 |  1008 |   183 |   0.53 |   0.30 |   0.47 |   0.08 |
| F8 Muxes                   |     47 |     47 |   154 |    16 |   0.04 |   0.04 |   0.14 |   0.01 |
| F9 Muxes                   |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    131 |    452 | 123.5 |    28 |  19.49 |  67.26 |  18.38 |   4.17 |
|   RAMB36/FIFO              |    111 |    416 |   122 |    28 |  16.52 |  61.90 |  18.15 |   4.17 |
|     RAMB36E2 only          |    111 |    416 |   122 |    28 |  16.52 |  61.90 |  18.15 |   4.17 |
|   RAMB18                   |     40 |     72 |     3 |     0 |   2.98 |   5.36 |   0.22 |   0.00 |
| URAM                       |      4 |     20 |     0 |     0 |   1.25 |   6.25 |   0.00 |   0.00 |
| DSPs                       |   1085 |   1153 |     3 |     0 |  35.32 |  37.53 |   0.10 |   0.00 |
| PLL                        |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| MMCM                       |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   3522 |   7212 |  2790 |   573 |   3.26 |   6.68 |   2.58 |   0.53 |
+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |       161 |   77.40 |          0 |     0.00 |          0 |     0.00 |  16 |
| SLR0      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       439 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


