

Implementation tool: Xilinx Vivado v.2020.1
Project:             yuv_filter.prj
Solution:            solution3
Device target:       xc7z020-clg400-1
Report date:         Sun Aug 02 15:42:25 +0800 2020

#=== Post-Implementation Resource usage ===
SLICE:          254
LUT:            588
FF:             707
DSP:             15
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.943
CP achieved post-implementation:    8.511
Timing met
