Analysis & Synthesis report for CPU
Fri Mar 26 15:07:29 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 15. Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 16. Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 17. Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 18. Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM
 19. Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM_plus_One
 20. Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Two
 21. Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Three
 22. Parameter Settings for User Entity Instance: Controle:Controle
 23. Port Connectivity Checks: "Controle:Controle"
 24. Port Connectivity Checks: "MuxRegData:MuxRegData"
 25. Port Connectivity Checks: "MuxPCSource:MuxPCSource"
 26. Port Connectivity Checks: "MuxComparatorSrc:MuxComparatorSrc"
 27. Port Connectivity Checks: "MuxALUSrcB:MuxALUSrcB"
 28. Port Connectivity Checks: "Ula32:Alu"
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Fri Mar 26 15:07:29 2021        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; CPU                                          ;
; Top-level Entity Name         ; CPU                                          ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 2,554                                        ;
;     Dedicated logic registers ; 1,670                                        ;
; Total registers               ; 1670                                         ;
; Total pins                    ; 315                                          ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 8,192                                        ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; CPU                ; CPU                ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                      ;
+------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+
; ProvidedComponents/Banco_reg.vhd   ; yes             ; User VHDL File                         ; D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd             ;
; ProvidedComponents/Instr_Reg.vhd   ; yes             ; User VHDL File                         ; D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Instr_Reg.vhd             ;
; ProvidedComponents/Memoria.vhd     ; yes             ; User VHDL File                         ; D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd               ;
; ProvidedComponents/RegDesloc.vhd   ; yes             ; User VHDL File                         ; D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/RegDesloc.vhd             ;
; ProvidedComponents/Registrador.vhd ; yes             ; User VHDL File                         ; D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd           ;
; ProvidedComponents/ula32.vhd       ; yes             ; User VHDL File                         ; D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd                 ;
; Muxes/MuxALUSrcA.v                 ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v                           ;
; Muxes/MuxALUSrcB.v                 ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v                           ;
; Muxes/MuxAmtSrc.v                  ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Muxes/MuxAmtSrc.v                            ;
; Muxes/MuxComparatorSrc.v           ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Muxes/MuxComparatorSrc.v                     ;
; Muxes/MuxExceptionAddress.v        ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v                  ;
; Muxes/MuxHI.v                      ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Muxes/MuxHI.v                                ;
; Muxes/MuxHILO.v                    ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Muxes/MuxHILO.v                              ;
; Muxes/MuxLO.v                      ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Muxes/MuxLO.v                                ;
; Muxes/MuxMemAdd.v                  ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v                            ;
; Muxes/MuxPCSource.v                ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v                          ;
; Muxes/MuxRegData.v                 ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v                           ;
; Muxes/MuxRegDest.v                 ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v                           ;
; Muxes/MuxShiftSrc.v                ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Muxes/MuxShiftSrc.v                          ;
; Multiplier/divisor.v               ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Multiplier/divisor.v                         ;
; Multiplier/multiplier.v            ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v                      ;
; Controle.v                         ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/Controle.v                                   ;
; CPU.v                              ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/CPU.v                                        ;
; loadsize.v                         ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/loadsize.v                                   ;
; storesize.v                        ; yes             ; User Verilog HDL File                  ; D:/Projetos/cin/projeto-hardware/src/storesize.v                                  ;
; lpm_ram_dq.tdf                     ; yes             ; Megafunction                           ; c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf ;
; altram.tdf                         ; yes             ; Megafunction                           ; c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/altram.tdf     ;
; altsyncram.tdf                     ; yes             ; Megafunction                           ; c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_g2a1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/Projetos/cin/projeto-hardware/src/db/altsyncram_g2a1.tdf                       ;
; instrucoes.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Projetos/cin/projeto-hardware/src/instrucoes.mif                               ;
+------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 2554  ;
; Dedicated logic registers                     ; 1670  ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 366   ;
;                                               ;       ;
; Total combinational functions                 ; 2554  ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 16    ;
;     -- 6 input functions                      ; 1096  ;
;     -- 5 input functions                      ; 452   ;
;     -- 4 input functions                      ; 236   ;
;     -- <=3 input functions                    ; 754   ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 2380  ;
;     -- extended LUT mode                      ; 16    ;
;     -- arithmetic mode                        ; 125   ;
;     -- shared arithmetic mode                 ; 33    ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 3886  ;
;                                               ;       ;
; Total registers                               ; 1670  ;
;     -- Dedicated logic registers              ; 1670  ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 1,943 ;
;                                               ;       ;
; I/O pins                                      ; 315   ;
; Total block memory bits                       ; 8192  ;
; Maximum fan-out node                          ; clock ;
; Maximum fan-out                               ; 1702  ;
; Total fan-out                                 ; 19643 ;
; Average fan-out                               ; 4.30  ;
+-----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; |CPU                                            ; 2554 (1)          ; 1670 (0)     ; 8192              ; 0            ; 0       ; 0         ; 0         ; 315  ; 0            ; |CPU                                                                                                           ; work         ;
;    |Banco_reg:banco_registradores|              ; 736 (736)         ; 1024 (1024)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Banco_reg:banco_registradores                                                                             ; work         ;
;    |Controle:Controle|                          ; 333 (333)         ; 52 (52)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Controle:Controle                                                                                         ; work         ;
;    |Instr_Reg:registrador_instrucoes|           ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Instr_Reg:registrador_instrucoes                                                                          ; work         ;
;    |Memoria:Memoria|                            ; 23 (23)           ; 0 (0)        ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria                                                                                           ; work         ;
;       |lpm_ram_dq:MEM_plus_One|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_One                                                                   ; work         ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_One|altram:sram                                                       ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block                                  ;              ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated   ;              ;
;       |lpm_ram_dq:MEM_plus_Three|               ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Three                                                                 ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Three|altram:sram                                                     ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block                                ; work         ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ; work         ;
;       |lpm_ram_dq:MEM_plus_Two|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Two                                                                   ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Two|altram:sram                                                       ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block                                  ;              ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated   ;              ;
;       |lpm_ram_dq:MEM|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM                                                                            ; work         ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM|altram:sram                                                                ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block                                           ; work         ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated            ; work         ;
;    |MuxALUSrcA:MuxALUSrcA|                      ; 65 (65)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxALUSrcA:MuxALUSrcA                                                                                     ; work         ;
;    |MuxALUSrcB:MuxALUSrcB|                      ; 81 (81)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxALUSrcB:MuxALUSrcB                                                                                     ; work         ;
;    |MuxAmtSrc:MuxAmtSrc|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxAmtSrc:MuxAmtSrc                                                                                       ; work         ;
;    |MuxExceptionAddress:MuxExceptionAddress|    ; 4 (4)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxExceptionAddress:MuxExceptionAddress                                                                   ; work         ;
;    |MuxMemAdd:MuxMemAdd|                        ; 102 (102)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxMemAdd:MuxMemAdd                                                                                       ; work         ;
;    |MuxPCSource:MuxPCSource|                    ; 86 (86)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxPCSource:MuxPCSource                                                                                   ; work         ;
;    |MuxRegData:MuxRegData|                      ; 138 (138)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxRegData:MuxRegData                                                                                     ; work         ;
;    |MuxRegDest:MuxRegDest|                      ; 11 (11)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxRegDest:MuxRegDest                                                                                     ; work         ;
;    |MuxShiftSrc:MuxShiftSrc|                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxShiftSrc:MuxShiftSrc                                                                                   ; work         ;
;    |RegDesloc:registrador_deslocamento|         ; 369 (369)         ; 37 (37)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|RegDesloc:registrador_deslocamento                                                                        ; work         ;
;    |Registrador:ALUOut|                         ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:ALUOut                                                                                        ; work         ;
;    |Registrador:A|                              ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:A                                                                                             ;              ;
;    |Registrador:B|                              ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:B                                                                                             ; work         ;
;    |Registrador:EPC|                            ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:EPC                                                                                           ; work         ;
;    |Registrador:HI|                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:HI                                                                                            ; work         ;
;    |Registrador:LO|                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:LO                                                                                            ; work         ;
;    |Registrador:MDR|                            ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:MDR                                                                                           ; work         ;
;    |Registrador:PC|                             ; 6 (6)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:PC                                                                                            ; work         ;
;    |Registrador:XCHG|                           ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:XCHG                                                                                          ; work         ;
;    |Ula32:Alu|                                  ; 167 (167)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Ula32:Alu                                                                                                 ; work         ;
;    |divisor:divisor|                            ; 154 (154)         ; 103 (103)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|divisor:divisor                                                                                           ; work         ;
;    |loadsize:loadsize|                          ; 36 (36)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|loadsize:loadsize                                                                                         ; work         ;
;    |multiplier:multiplier|                      ; 181 (181)         ; 134 (134)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|multiplier:multiplier                                                                                     ; work         ;
;    |storesize:storesize|                        ; 57 (57)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|storesize:storesize                                                                                       ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Memoria:Memoria|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; Memoria:Memoria|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; Memoria:Memoria|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; Memoria:Memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM            ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+------------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal         ; Free of Timing Hazards ;
+------------------------------------------------------+-----------------------------+------------------------+
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0]               ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]               ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[1]               ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]               ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[2]               ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]               ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[3]               ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]               ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[4]               ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]               ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[5]               ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]               ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[6]               ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]               ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[7]               ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]               ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[8]               ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]               ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[9]               ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]               ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[10]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[11]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[12]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[13]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[14]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[15]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[16]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[17]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[18]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[19]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[20]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[21]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[22]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[23]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[24]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[25]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[26]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[27]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[28]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[29]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[30]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[31]              ; MuxALUSrcA:MuxALUSrcA|Mux32 ; yes                    ;
; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]              ; MuxALUSrcB:MuxALUSrcB|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[0]               ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[1]               ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[2]               ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[3]               ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[4]               ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[5]               ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[6]               ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[7]               ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[8]               ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[9]               ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[10]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[11]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[12]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[13]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[14]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[15]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[16]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[17]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[18]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[19]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[20]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[21]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[22]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[23]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[24]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[25]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[26]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[27]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[28]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[29]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[30]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegData:MuxRegData|MuxRegDataOut[31]              ; MuxRegData:MuxRegData|Mux32 ; yes                    ;
; MuxRegDest:MuxRegDest|MuxRegDestOut[0]               ; MuxRegDest:MuxRegDest|Mux5  ; yes                    ;
; MuxRegDest:MuxRegDest|MuxRegDestOut[1]               ; MuxRegDest:MuxRegDest|Mux5  ; yes                    ;
; MuxRegDest:MuxRegDest|MuxRegDestOut[2]               ; MuxRegDest:MuxRegDest|Mux5  ; yes                    ;
; MuxRegDest:MuxRegDest|MuxRegDestOut[3]               ; MuxRegDest:MuxRegDest|Mux5  ; yes                    ;
; Number of user-specified and inferred latches = 199  ;                             ;                        ;
+------------------------------------------------------+-----------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+---------------------------------------------------+------------------------------------------------------------+
; Register name                                     ; Reason for Removal                                         ;
+---------------------------------------------------+------------------------------------------------------------+
; multiplier:multiplier|hi[31]                      ; Merged with multiplier:multiplier|hi[30]                   ;
; multiplier:multiplier|product[63]                 ; Merged with multiplier:multiplier|product[62]              ;
; Controle:Controle|Reg_HI_Write                    ; Merged with Controle:Controle|Reg_Lo_Write                 ;
; Controle:Controle|MuxHi                           ; Merged with Controle:Controle|MuxLo                        ;
; Controle:Controle|RegAWrite                       ; Merged with Controle:Controle|RegBWrite                    ;
; RegDesloc:registrador_deslocamento|n_shift[5..29] ; Merged with RegDesloc:registrador_deslocamento|n_shift[30] ;
; RegDesloc:registrador_deslocamento|n_shift[30]    ; Stuck at GND due to stuck port data_in                     ;
; Total Number of Removed Registers = 31            ;                                                            ;
+---------------------------------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1670  ;
; Number of registers using Synchronous Clear  ; 206   ;
; Number of registers using Synchronous Load   ; 210   ;
; Number of registers using Asynchronous Clear ; 1478  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1596  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; RegDesloc:registrador_deslocamento|n_shift[0] ; 78      ;
; Total number of inverted registers = 1        ;         ;
+-----------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; Yes        ; |CPU|multiplier:multiplier|product[30]              ;
; 3:1                ; 37 bits   ; 74 ALUTs      ; 0 ALUTs              ; 74 ALUTs               ; Yes        ; |CPU|multiplier:multiplier|cicloAtual[2]            ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |CPU|RegDesloc:registrador_deslocamento|n_shift[1]  ;
; 3:1                ; 5 bits    ; 10 ALUTs      ; 5 ALUTs              ; 5 ALUTs                ; Yes        ; |CPU|divisor:divisor|cicloAtual[1]                  ;
; 4:1                ; 31 bits   ; 62 ALUTs      ; 62 ALUTs             ; 0 ALUTs                ; Yes        ; |CPU|divisor:divisor|quociente[19]                  ;
; 3:1                ; 63 bits   ; 126 ALUTs     ; 0 ALUTs              ; 126 ALUTs              ; Yes        ; |CPU|multiplier:multiplier|hi[15]                   ;
; 8:1                ; 4 bits    ; 20 ALUTs      ; 16 ALUTs             ; 4 ALUTs                ; Yes        ; |CPU|Registrador:PC|Saida[29]                       ;
; 8:1                ; 20 bits   ; 100 ALUTs     ; 80 ALUTs             ; 20 ALUTs               ; Yes        ; |CPU|Registrador:PC|Saida[24]                       ;
; 8:1                ; 2 bits    ; 10 ALUTs      ; 8 ALUTs              ; 2 ALUTs                ; Yes        ; |CPU|Registrador:PC|Saida[1]                        ;
; 8:1                ; 6 bits    ; 30 ALUTs      ; 24 ALUTs             ; 6 ALUTs                ; Yes        ; |CPU|Registrador:PC|Saida[6]                        ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |CPU|divisor:divisor|resto[16]                      ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; Yes        ; |CPU|Registrador:B|Saida[26]                        ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; Yes        ; |CPU|Registrador:A|Saida[6]                         ;
; 64:1               ; 2 bits    ; 84 ALUTs      ; 4 ALUTs              ; 80 ALUTs               ; Yes        ; |CPU|Controle:Controle|LSControl[0]                 ;
; 66:1               ; 3 bits    ; 132 ALUTs     ; 12 ALUTs             ; 120 ALUTs              ; Yes        ; |CPU|Controle:Controle|RegShftCtrl[1]               ;
; 14:1               ; 14 bits   ; 126 ALUTs     ; 84 ALUTs             ; 42 ALUTs               ; Yes        ; |CPU|RegDesloc:registrador_deslocamento|temp[8]     ;
; 14:1               ; 14 bits   ; 126 ALUTs     ; 84 ALUTs             ; 42 ALUTs               ; Yes        ; |CPU|RegDesloc:registrador_deslocamento|temp[26]    ;
; 67:1               ; 2 bits    ; 88 ALUTs      ; 34 ALUTs             ; 54 ALUTs               ; Yes        ; |CPU|Controle:Controle|RegBWrite                    ;
; 67:1               ; 2 bits    ; 88 ALUTs      ; 28 ALUTs             ; 60 ALUTs               ; Yes        ; |CPU|Controle:Controle|RegDest[1]                   ;
; 70:1               ; 2 bits    ; 92 ALUTs      ; 22 ALUTs             ; 70 ALUTs               ; Yes        ; |CPU|Controle:Controle|MuxLo                        ;
; 80:1               ; 2 bits    ; 106 ALUTs     ; 8 ALUTs              ; 98 ALUTs               ; Yes        ; |CPU|Controle:Controle|SSControl[0]                 ;
; 137:1              ; 2 bits    ; 182 ALUTs     ; 42 ALUTs             ; 140 ALUTs              ; Yes        ; |CPU|Controle:Controle|ALUSrcA[0]                   ;
; 87:1               ; 2 bits    ; 116 ALUTs     ; 36 ALUTs             ; 80 ALUTs               ; Yes        ; |CPU|Controle:Controle|ALUSrcB[1]                   ;
; 54:1               ; 2 bits    ; 72 ALUTs      ; 8 ALUTs              ; 64 ALUTs               ; Yes        ; |CPU|Controle:Controle|ExceptionAddress[0]          ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MuxALUSrcA:MuxALUSrcA|Mux21                    ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 16 ALUTs             ; 16 ALUTs               ; No         ; |CPU|storesize:storesize|saida[24]                  ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |CPU|RegDesloc:registrador_deslocamento|ShiftRight0 ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |CPU|RegDesloc:registrador_deslocamento|ShiftRight1 ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |CPU|RegDesloc:registrador_deslocamento|ShiftLeft0  ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 64 ALUTs             ; 96 ALUTs               ; No         ; |CPU|Ula32:Alu|Mux44                                ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 128 ALUTs            ; 32 ALUTs               ; No         ; |CPU|Ula32:Alu|Mux6                                 ;
; 5:1                ; 5 bits    ; 15 ALUTs      ; 15 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MuxRegDest:MuxRegDest|Mux1                     ;
; 5:1                ; 30 bits   ; 90 ALUTs      ; 90 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MuxMemAdd:MuxMemAdd|Mux27                      ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |CPU|MuxMemAdd:MuxMemAdd|Mux0                       ;
; 5:1                ; 15 bits   ; 45 ALUTs      ; 45 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MuxALUSrcB:MuxALUSrcB|Mux24                    ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |CPU|MuxALUSrcB:MuxALUSrcB|Mux15                    ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 6 ALUTs              ; 2 ALUTs                ; No         ; |CPU|MuxALUSrcB:MuxALUSrcB|Mux0                     ;
; 11:1               ; 15 bits   ; 105 ALUTs     ; 90 ALUTs             ; 15 ALUTs               ; No         ; |CPU|MuxRegData:MuxRegData|Mux11                    ;
; 11:1               ; 16 bits   ; 112 ALUTs     ; 96 ALUTs             ; 16 ALUTs               ; No         ; |CPU|MuxRegData:MuxRegData|Mux18                    ;
; 7:1                ; 13 bits   ; 52 ALUTs      ; 52 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MuxALUSrcB:MuxALUSrcB|Mux6                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                    ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                    ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                    ;
; LPM_INDATA             ; REGISTERED     ; Untyped                           ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                           ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                           ;
; LPM_FILE               ; instrucoes.mif ; Untyped                           ;
; USE_EAB                ; ON             ; Untyped                           ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                           ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM_plus_One ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                             ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                             ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                             ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                    ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                    ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                    ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                    ;
; USE_EAB                ; ON             ; Untyped                                    ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                                    ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Two ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                             ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                             ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                             ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                    ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                    ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                    ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                    ;
; USE_EAB                ; ON             ; Untyped                                    ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                                    ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Memoria|LPM_RAM_DQ:MEM_plus_Three ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                               ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                               ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                               ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                      ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                      ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                      ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                      ;
; USE_EAB                ; ON             ; Untyped                                      ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                                      ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controle:Controle ;
+---------------------------+--------+---------------------------+
; Parameter Name            ; Value  ; Type                      ;
+---------------------------+--------+---------------------------+
; FETCH_1ST_CLOCK           ; 0      ; Signed Integer            ;
; FETCH_2ND_CLOCK           ; 1      ; Signed Integer            ;
; FETCH_3RD_CLOCK           ; 2      ; Signed Integer            ;
; DECODE                    ; 3      ; Signed Integer            ;
; EXECUCAO                  ; 4      ; Signed Integer            ;
; ADD_SUB_AND_2ND_CLOCK     ; 5      ; Signed Integer            ;
; XCHG_2ND_CLOCK            ; 6      ; Signed Integer            ;
; JAL_2ND_CLOCK             ; 7      ; Signed Integer            ;
; ADDI_ADDIU_2ND_CLOCK      ; 8      ; Signed Integer            ;
; MULT_2ND_CLOCK            ; 9      ; Signed Integer            ;
; DIV_2ND_CLOCK             ; 10     ; Signed Integer            ;
; BEQ_2ND_CLOCK             ; 11     ; Signed Integer            ;
; BNE_2ND_CLOCK             ; 12     ; Signed Integer            ;
; BLE_2ND_CLOCK             ; 13     ; Signed Integer            ;
; BGT_2ND_CLOCK             ; 14     ; Signed Integer            ;
; SLTI_2ND_CLOCK            ; 15     ; Signed Integer            ;
; SLT_2ND_CLOCK             ; 16     ; Signed Integer            ;
; SLL_2ND_CLOCK             ; 17     ; Signed Integer            ;
; SLLV_2ND_CLOCK            ; 18     ; Signed Integer            ;
; SRA_2ND_CLOCK             ; 19     ; Signed Integer            ;
; SRAV_2ND_CLOCK            ; 20     ; Signed Integer            ;
; SRL_2ND_CLOCK             ; 21     ; Signed Integer            ;
; SHIFT_3RD_CLOCK           ; 22     ; Signed Integer            ;
; LB_2ND_CLOCK              ; 23     ; Signed Integer            ;
; LB_3RD_CLOCK              ; 24     ; Signed Integer            ;
; LB_4TH_CLOCK              ; 25     ; Signed Integer            ;
; LH_2ND_CLOCK              ; 26     ; Signed Integer            ;
; LH_3RD_CLOCK              ; 27     ; Signed Integer            ;
; LH_4TH_CLOCK              ; 28     ; Signed Integer            ;
; LW_2ND_CLOCK              ; 29     ; Signed Integer            ;
; LW_3RD_CLOCK              ; 30     ; Signed Integer            ;
; LW_4TH_CLOCK              ; 31     ; Signed Integer            ;
; SB_2ND_CLOCK              ; 32     ; Signed Integer            ;
; SB_3RD_CLOCK              ; 33     ; Signed Integer            ;
; SB_4TH_CLOCK              ; 34     ; Signed Integer            ;
; SH_2ND_CLOCK              ; 35     ; Signed Integer            ;
; SH_3RD_CLOCK              ; 36     ; Signed Integer            ;
; SH_4TH_CLOCK              ; 37     ; Signed Integer            ;
; SW_2ND_CLOCK              ; 38     ; Signed Integer            ;
; SW_3RD_CLOCK              ; 39     ; Signed Integer            ;
; SW_4TH_CLOCK              ; 40     ; Signed Integer            ;
; BLM_2ND_CLOCK             ; 41     ; Signed Integer            ;
; BLM_3RD_CLOCK             ; 42     ; Signed Integer            ;
; BLM_4TH_CLOCK             ; 43     ; Signed Integer            ;
; BLM_5TH_CLOCK             ; 44     ; Signed Integer            ;
; EXCEPTION_WAIT            ; 45     ; Signed Integer            ;
; SEND_EXCEPTION_BYTE_TO_PC ; 46     ; Signed Integer            ;
; WAIT                      ; 111111 ; Unsigned Binary           ;
; EXCECAO                   ; 111111 ; Unsigned Binary           ;
; JUMP_OPCODE               ; 000010 ; Unsigned Binary           ;
; JAL_OPCODE                ; 000011 ; Unsigned Binary           ;
; ADDI_OPCODE               ; 001000 ; Unsigned Binary           ;
; ADDIU_OPCODE              ; 001001 ; Unsigned Binary           ;
; BEQ_OPCODE                ; 000100 ; Unsigned Binary           ;
; BNE_OPCODE                ; 000101 ; Unsigned Binary           ;
; BLE_OPCODE                ; 000110 ; Unsigned Binary           ;
; BGT_OPCODE                ; 000111 ; Unsigned Binary           ;
; SLTI_OPCODE               ; 001010 ; Unsigned Binary           ;
; LUI_OPCODE                ; 001111 ; Unsigned Binary           ;
; LB_OPCODE                 ; 100000 ; Unsigned Binary           ;
; LH_OPCODE                 ; 100001 ; Unsigned Binary           ;
; LW_OPCODE                 ; 100011 ; Unsigned Binary           ;
; SB_OPCODE                 ; 101000 ; Unsigned Binary           ;
; SH_OPCODE                 ; 101001 ; Unsigned Binary           ;
; SW_OPCODE                 ; 101011 ; Unsigned Binary           ;
; BLM_OPCODE                ; 000001 ; Unsigned Binary           ;
; ADD                       ; 100000 ; Unsigned Binary           ;
; SUB                       ; 100010 ; Unsigned Binary           ;
; AND                       ; 100100 ; Unsigned Binary           ;
; JR                        ; 001000 ; Unsigned Binary           ;
; MFHI                      ; 010000 ; Unsigned Binary           ;
; MFLO                      ; 010010 ; Unsigned Binary           ;
; SLT                       ; 101010 ; Unsigned Binary           ;
; BREAK                     ; 001101 ; Unsigned Binary           ;
; RTE                       ; 010011 ; Unsigned Binary           ;
; XCHG                      ; 000101 ; Unsigned Binary           ;
; MULT                      ; 011000 ; Unsigned Binary           ;
; DIV                       ; 011010 ; Unsigned Binary           ;
; SLL                       ; 000000 ; Unsigned Binary           ;
; SLLV                      ; 000100 ; Unsigned Binary           ;
; SRA                       ; 000011 ; Unsigned Binary           ;
; SRAV                      ; 000111 ; Unsigned Binary           ;
; SRL                       ; 000010 ; Unsigned Binary           ;
+---------------------------+--------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controle:Controle"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; MFH  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "MuxRegData:MuxRegData"          ;
+--------------------------+-------+----------+--------------+
; Port                     ; Type  ; Severity ; Details      ;
+--------------------------+-------+----------+--------------+
; SignExtend1_32Out[31..1] ; Input ; Info     ; Stuck at GND ;
; ShiftLeft16Out[15..0]    ; Input ; Info     ; Stuck at GND ;
+--------------------------+-------+----------+--------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "MuxPCSource:MuxPCSource"             ;
+-------------------------------+-------+----------+--------------+
; Port                          ; Type  ; Severity ; Details      ;
+-------------------------------+-------+----------+--------------+
; ExceptionByteExtendido[31..8] ; Input ; Info     ; Stuck at GND ;
; JumpAddress[1..0]             ; Input ; Info     ; Stuck at GND ;
+-------------------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MuxComparatorSrc:MuxComparatorSrc"                                                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; MuxComparatorSrcOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "MuxALUSrcB:MuxALUSrcB"            ;
+----------------------------+-------+----------+--------------+
; Port                       ; Type  ; Severity ; Details      ;
+----------------------------+-------+----------+--------------+
; OffsetExtendidoLeft2[1..0] ; Input ; Info     ; Stuck at GND ;
+----------------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ula32:Alu"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; negativo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Mar 26 15:07:16 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info: Found 2 design units, including 1 entities, in source file providedcomponents/banco_reg.vhd
    Info: Found design unit 1: Banco_reg-behavioral_arch
    Info: Found entity 1: Banco_reg
Info: Found 2 design units, including 1 entities, in source file providedcomponents/instr_reg.vhd
    Info: Found design unit 1: Instr_Reg-behavioral_arch
    Info: Found entity 1: Instr_Reg
Info: Found 3 design units, including 1 entities, in source file providedcomponents/memoria.vhd
    Info: Found design unit 1: ram_constants
    Info: Found design unit 2: Memoria-behavioral_arch
    Info: Found entity 1: Memoria
Info: Found 2 design units, including 1 entities, in source file providedcomponents/regdesloc.vhd
    Info: Found design unit 1: RegDesloc-behavioral_arch
    Info: Found entity 1: RegDesloc
Info: Found 2 design units, including 1 entities, in source file providedcomponents/registrador.vhd
    Info: Found design unit 1: Registrador-behavioral_arch
    Info: Found entity 1: Registrador
Info: Found 2 design units, including 1 entities, in source file providedcomponents/ula32.vhd
    Info: Found design unit 1: Ula32-behavioral
    Info: Found entity 1: Ula32
Info: Found 1 design units, including 1 entities, in source file muxes/muxalusrca.v
    Info: Found entity 1: MuxALUSrcA
Info: Found 1 design units, including 1 entities, in source file muxes/muxalusrcb.v
    Info: Found entity 1: MuxALUSrcB
Info: Found 1 design units, including 1 entities, in source file muxes/muxamtsrc.v
    Info: Found entity 1: MuxAmtSrc
Info: Found 1 design units, including 1 entities, in source file muxes/muxcomparatorsrc.v
    Info: Found entity 1: MuxComparatorSrc
Info: Found 1 design units, including 1 entities, in source file muxes/muxexceptionaddress.v
    Info: Found entity 1: MuxExceptionAddress
Info: Found 1 design units, including 1 entities, in source file muxes/muxhi.v
    Info: Found entity 1: MuxHI
Info: Found 1 design units, including 1 entities, in source file muxes/muxhilo.v
    Info: Found entity 1: MuxHILO
Info: Found 1 design units, including 1 entities, in source file muxes/muxlo.v
    Info: Found entity 1: MuxLO
Info: Found 1 design units, including 1 entities, in source file muxes/muxmemadd.v
    Info: Found entity 1: MuxMemAdd
Info: Found 1 design units, including 1 entities, in source file muxes/muxpcsource.v
    Info: Found entity 1: MuxPCSource
Info: Found 1 design units, including 1 entities, in source file muxes/muxregdata.v
    Info: Found entity 1: MuxRegData
Info: Found 1 design units, including 1 entities, in source file muxes/muxregdest.v
    Info: Found entity 1: MuxRegDest
Info: Found 1 design units, including 1 entities, in source file muxes/muxshiftsrc.v
    Info: Found entity 1: MuxShiftSrc
Info: Found 1 design units, including 1 entities, in source file multiplier/divisor.v
    Info: Found entity 1: divisor
Info: Found 1 design units, including 1 entities, in source file multiplier/multiplier.v
    Info: Found entity 1: multiplier
Info: Found 1 design units, including 1 entities, in source file controle.v
    Info: Found entity 1: Controle
Info: Found 1 design units, including 1 entities, in source file cpu.v
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file loadsize.v
    Info: Found entity 1: loadsize
Info: Found 1 design units, including 1 entities, in source file storesize.v
    Info: Found entity 1: storesize
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(161): created implicit net for "Negativo"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(215): created implicit net for "MFH"
Warning (10227): Verilog HDL Port Declaration warning at multiplier.v(10): data type declaration for "hi" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at multiplier.v(6): see declaration for object "hi"
Warning (10227): Verilog HDL Port Declaration warning at multiplier.v(11): data type declaration for "lo" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at multiplier.v(7): see declaration for object "lo"
Info: Elaborating entity "CPU" for the top level hierarchy
Info: Elaborating entity "Registrador" for hierarchy "Registrador:A"
Info: Elaborating entity "Banco_reg" for hierarchy "Banco_reg:banco_registradores"
Info: Elaborating entity "Instr_Reg" for hierarchy "Instr_Reg:registrador_instrucoes"
Info: Elaborating entity "Memoria" for hierarchy "Memoria:Memoria"
Info: Elaborating entity "LPM_RAM_DQ" for hierarchy "Memoria:Memoria|LPM_RAM_DQ:MEM"
Info: Elaborated megafunction instantiation "Memoria:Memoria|LPM_RAM_DQ:MEM"
Info: Instantiated megafunction "Memoria:Memoria|LPM_RAM_DQ:MEM" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "instrucoes.mif"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info: Parameter "USE_EAB" = "ON"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altram" for hierarchy "Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram"
Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices
Info: Elaborated megafunction instantiation "Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram", which is child of megafunction instantiation "Memoria:Memoria|LPM_RAM_DQ:MEM"
Info: Elaborating entity "altsyncram" for hierarchy "Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "Memoria:Memoria|LPM_RAM_DQ:MEM"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf
    Info: Found entity 1: altsyncram_g2a1
Info: Elaborating entity "altsyncram_g2a1" for hierarchy "Memoria:Memoria|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated"
Info: Elaborating entity "RegDesloc" for hierarchy "RegDesloc:registrador_deslocamento"
Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(128): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Ula32" for hierarchy "Ula32:Alu"
Info: Elaborating entity "MuxALUSrcA" for hierarchy "MuxALUSrcA:MuxALUSrcA"
Warning (10270): Verilog HDL Case Statement warning at MuxALUSrcA.v(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxALUSrcA.v(9): inferring latch(es) for variable "MuxALUSrcAOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MuxALUSrcAOut[0]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[1]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[2]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[3]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[4]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[5]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[6]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[7]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[8]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[9]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[10]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[11]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[12]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[13]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[14]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[15]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[16]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[17]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[18]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[19]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[20]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[21]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[22]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[23]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[24]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[25]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[26]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[27]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[28]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[29]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[30]" at MuxALUSrcA.v(9)
Info (10041): Inferred latch for "MuxALUSrcAOut[31]" at MuxALUSrcA.v(9)
Info: Elaborating entity "MuxALUSrcB" for hierarchy "MuxALUSrcB:MuxALUSrcB"
Warning (10270): Verilog HDL Case Statement warning at MuxALUSrcB.v(12): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxALUSrcB.v(12): inferring latch(es) for variable "MuxALUSrcBOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MuxALUSrcBOut[0]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[1]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[2]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[3]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[4]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[5]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[6]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[7]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[8]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[9]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[10]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[11]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[12]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[13]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[14]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[15]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[16]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[17]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[18]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[19]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[20]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[21]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[22]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[23]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[24]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[25]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[26]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[27]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[28]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[29]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[30]" at MuxALUSrcB.v(12)
Info (10041): Inferred latch for "MuxALUSrcBOut[31]" at MuxALUSrcB.v(12)
Info: Elaborating entity "MuxAmtSrc" for hierarchy "MuxAmtSrc:MuxAmtSrc"
Info: Elaborating entity "MuxComparatorSrc" for hierarchy "MuxComparatorSrc:MuxComparatorSrc"
Warning (10270): Verilog HDL Case Statement warning at MuxComparatorSrc.v(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxComparatorSrc.v(9): inferring latch(es) for variable "MuxComparatorSrcOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MuxComparatorSrcOut" at MuxComparatorSrc.v(9)
Info: Elaborating entity "MuxExceptionAddress" for hierarchy "MuxExceptionAddress:MuxExceptionAddress"
Warning (10270): Verilog HDL Case Statement warning at MuxExceptionAddress.v(6): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxExceptionAddress.v(6): inferring latch(es) for variable "MuxExceptionAddressOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MuxExceptionAddressOut[0]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[1]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[2]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[3]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[4]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[5]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[6]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[7]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[8]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[9]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[10]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[11]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[12]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[13]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[14]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[15]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[16]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[17]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[18]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[19]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[20]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[21]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[22]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[23]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[24]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[25]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[26]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[27]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[28]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[29]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[30]" at MuxExceptionAddress.v(6)
Info (10041): Inferred latch for "MuxExceptionAddressOut[31]" at MuxExceptionAddress.v(6)
Info: Elaborating entity "MuxHI" for hierarchy "MuxHI:MuxHI"
Info: Elaborating entity "MuxLO" for hierarchy "MuxLO:MuxLO"
Info: Elaborating entity "MuxHILO" for hierarchy "MuxHILO:MuxHILO"
Info: Elaborating entity "MuxMemAdd" for hierarchy "MuxMemAdd:MuxMemAdd"
Warning (10270): Verilog HDL Case Statement warning at MuxMemAdd.v(11): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxMemAdd.v(11): inferring latch(es) for variable "MuxMemAddOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MuxMemAddOut[0]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[1]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[2]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[3]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[4]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[5]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[6]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[7]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[8]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[9]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[10]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[11]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[12]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[13]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[14]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[15]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[16]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[17]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[18]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[19]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[20]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[21]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[22]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[23]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[24]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[25]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[26]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[27]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[28]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[29]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[30]" at MuxMemAdd.v(11)
Info (10041): Inferred latch for "MuxMemAddOut[31]" at MuxMemAdd.v(11)
Info: Elaborating entity "MuxPCSource" for hierarchy "MuxPCSource:MuxPCSource"
Info: Elaborating entity "MuxRegData" for hierarchy "MuxRegData:MuxRegData"
Warning (10270): Verilog HDL Case Statement warning at MuxRegData.v(15): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxRegData.v(15): inferring latch(es) for variable "MuxRegDataOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MuxRegDataOut[0]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[1]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[2]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[3]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[4]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[5]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[6]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[7]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[8]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[9]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[10]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[11]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[12]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[13]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[14]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[15]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[16]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[17]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[18]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[19]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[20]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[21]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[22]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[23]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[24]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[25]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[26]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[27]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[28]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[29]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[30]" at MuxRegData.v(15)
Info (10041): Inferred latch for "MuxRegDataOut[31]" at MuxRegData.v(15)
Info: Elaborating entity "MuxRegDest" for hierarchy "MuxRegDest:MuxRegDest"
Warning (10270): Verilog HDL Case Statement warning at MuxRegDest.v(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxRegDest.v(9): inferring latch(es) for variable "MuxRegDestOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MuxRegDestOut[0]" at MuxRegDest.v(9)
Info (10041): Inferred latch for "MuxRegDestOut[1]" at MuxRegDest.v(9)
Info (10041): Inferred latch for "MuxRegDestOut[2]" at MuxRegDest.v(9)
Info (10041): Inferred latch for "MuxRegDestOut[3]" at MuxRegDest.v(9)
Info (10041): Inferred latch for "MuxRegDestOut[4]" at MuxRegDest.v(9)
Info: Elaborating entity "MuxShiftSrc" for hierarchy "MuxShiftSrc:MuxShiftSrc"
Info: Elaborating entity "divisor" for hierarchy "divisor:divisor"
Info: Elaborating entity "multiplier" for hierarchy "multiplier:multiplier"
Info (10264): Verilog HDL Case Statement information at multiplier.v(37): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at multiplier.v(44): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "loadsize" for hierarchy "loadsize:loadsize"
Warning (10240): Verilog HDL Always Construct warning at loadsize.v(8): inferring latch(es) for variable "saida", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "saida[0]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[1]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[2]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[3]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[4]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[5]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[6]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[7]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[8]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[9]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[10]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[11]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[12]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[13]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[14]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[15]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[16]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[17]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[18]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[19]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[20]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[21]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[22]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[23]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[24]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[25]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[26]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[27]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[28]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[29]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[30]" at loadsize.v(14)
Info (10041): Inferred latch for "saida[31]" at loadsize.v(14)
Info: Elaborating entity "storesize" for hierarchy "storesize:storesize"
Warning (10240): Verilog HDL Always Construct warning at storesize.v(9): inferring latch(es) for variable "saida", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "saida[0]" at storesize.v(15)
Info (10041): Inferred latch for "saida[1]" at storesize.v(15)
Info (10041): Inferred latch for "saida[2]" at storesize.v(15)
Info (10041): Inferred latch for "saida[3]" at storesize.v(15)
Info (10041): Inferred latch for "saida[4]" at storesize.v(15)
Info (10041): Inferred latch for "saida[5]" at storesize.v(15)
Info (10041): Inferred latch for "saida[6]" at storesize.v(15)
Info (10041): Inferred latch for "saida[7]" at storesize.v(15)
Info (10041): Inferred latch for "saida[8]" at storesize.v(15)
Info (10041): Inferred latch for "saida[9]" at storesize.v(15)
Info (10041): Inferred latch for "saida[10]" at storesize.v(15)
Info (10041): Inferred latch for "saida[11]" at storesize.v(15)
Info (10041): Inferred latch for "saida[12]" at storesize.v(15)
Info (10041): Inferred latch for "saida[13]" at storesize.v(15)
Info (10041): Inferred latch for "saida[14]" at storesize.v(15)
Info (10041): Inferred latch for "saida[15]" at storesize.v(15)
Info (10041): Inferred latch for "saida[16]" at storesize.v(15)
Info (10041): Inferred latch for "saida[17]" at storesize.v(15)
Info (10041): Inferred latch for "saida[18]" at storesize.v(15)
Info (10041): Inferred latch for "saida[19]" at storesize.v(15)
Info (10041): Inferred latch for "saida[20]" at storesize.v(15)
Info (10041): Inferred latch for "saida[21]" at storesize.v(15)
Info (10041): Inferred latch for "saida[22]" at storesize.v(15)
Info (10041): Inferred latch for "saida[23]" at storesize.v(15)
Info (10041): Inferred latch for "saida[24]" at storesize.v(15)
Info (10041): Inferred latch for "saida[25]" at storesize.v(15)
Info (10041): Inferred latch for "saida[26]" at storesize.v(15)
Info (10041): Inferred latch for "saida[27]" at storesize.v(15)
Info (10041): Inferred latch for "saida[28]" at storesize.v(15)
Info (10041): Inferred latch for "saida[29]" at storesize.v(15)
Info (10041): Inferred latch for "saida[30]" at storesize.v(15)
Info (10041): Inferred latch for "saida[31]" at storesize.v(15)
Info: Elaborating entity "Controle" for hierarchy "Controle:Controle"
Warning (10230): Verilog HDL assignment warning at Controle.v(137): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(167): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(197): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(225): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(253): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(281): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(312): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(339): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(366): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(421): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(448): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(460): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(542): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(570): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(599): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(629): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(658): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(688): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(717): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(776): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(804): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(830): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(856): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(882): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(908): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(935): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(987): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1013): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1039): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1065): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1091): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1118): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1146): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1177): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1200): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1283): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1298): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1324): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1332): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1344): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1346): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1353): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1584): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1610): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1636): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1662): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1688): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1744): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1772): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1828): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1856): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1912): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1940): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1996): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2024): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2052): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2079): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2108): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2137): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2165): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2194): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2223): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2252): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2282): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2312): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2344): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2373): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2402): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(2405): truncated value with size 32 to match size of target (6)
Warning (10272): Verilog HDL Case Statement warning at Controle.v(1530): case item expression covers a value already covered by a previous case item
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[0]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[0]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcA[0]
Warning: Latch MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ALUSrcB[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[3]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[2]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegData:MuxRegData|MuxRegDataOut[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegData[1]
Warning: Latch MuxRegDest:MuxRegDest|MuxRegDestOut[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegDest[1]
Warning: Latch MuxRegDest:MuxRegDest|MuxRegDestOut[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegDest[2]
Warning: Latch MuxRegDest:MuxRegDest|MuxRegDestOut[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegDest[1]
Warning: Latch MuxRegDest:MuxRegDest|MuxRegDestOut[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegDest[1]
Warning: Latch MuxRegDest:MuxRegDest|MuxRegDestOut[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|RegDest[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch MuxMemAdd:MuxMemAdd|MuxMemAddOut[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|MemADD[1]
Warning: Latch storesize:storesize|saida[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch storesize:storesize|saida[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|SSControl[0]
Warning: Latch loadsize:loadsize|saida[8] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[9] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[10] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[11] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[12] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[13] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[14] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[15] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[16] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[17] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[18] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[19] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[20] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[21] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[22] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[23] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[24] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[25] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[26] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[27] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[28] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[29] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[30] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch loadsize:loadsize|saida[31] has unsafe behavior
    Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle|LSControl[1]
Warning: Latch MuxExceptionAddress:MuxExceptionAddress|MuxExceptionAddressOut[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ExceptionAddress[0]
Warning: Latch MuxExceptionAddress:MuxExceptionAddress|MuxExceptionAddressOut[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle|ExceptionAddress[0]
Info: Generated suppressed messages file D:/Projetos/cin/projeto-hardware/src/CPU.map.smsg
Info: Implemented 4215 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 313 output pins
    Info: Implemented 3868 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 459 warnings
    Info: Peak virtual memory: 270 megabytes
    Info: Processing ended: Fri Mar 26 15:07:29 2021
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Projetos/cin/projeto-hardware/src/CPU.map.smsg.


