Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: vga_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_display"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab5\VGAcontroller\clk_divider16.v" into library work
Parsing module <clk_divider16>.
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Downloads\vga_controller_640_60.v" into library work
Parsing module <vga_controller_640_60>.
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab5\VGAcontroller\seven_alternate.v" into library work
Parsing module <seven_alternate>.
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab5\VGAcontroller\Bin_to_Seg.v" into library work
Parsing module <Bin_to_Seg>.
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab5\VGAcontroller\BCDconverter.v" into library work
Parsing module <BCDconverter>.
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Downloads\vga_display.v" into library work
Parsing module <vga_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_display>.
WARNING:HDLCompiler:872 - "\\ad\eng\users\n\r\nrjbasu\Downloads\vga_display.v" Line 52: Using initial value of x since it is never assigned
WARNING:HDLCompiler:1127 - "\\ad\eng\users\n\r\nrjbasu\Downloads\vga_display.v" Line 61: Assignment to slowclk ignored, since the identifier is never used

Elaborating module <vga_controller_640_60>.

Elaborating module <BCDconverter>.

Elaborating module <seven_alternate>.

Elaborating module <clk_divider16>.

Elaborating module <Bin_to_Seg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_display>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Downloads\vga_display.v".
        S_IDLE = 0
        S_UP = 1
        S_UP_LEFT = 5
        S_UP_RIGHT = 9
        S_DOWN = 2
        S_DOWN_RIGHT = 10
        S_DOWN_LEFT = 6
        S_LEFT = 4
        S_RIGHT = 8
        N = 2
WARNING:Xst:647 - Input <down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <count>.
    Found 1-bit register for signal <clk_25Mhz>.
    Found 3-bit register for signal <R>.
    Found 3-bit register for signal <G>.
    Found 2-bit register for signal <B>.
    Found 2-bit adder for signal <count[1]_GND_1_o_add_4_OUT> created at line 78.
    Found 11-bit comparator lessequal for signal <n0005> created at line 95
    Found 11-bit comparator lessequal for signal <n0007> created at line 95
    Found 11-bit comparator lessequal for signal <n0010> created at line 95
    Found 11-bit comparator lessequal for signal <n0013> created at line 95
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <vga_display> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Downloads\vga_controller_640_60.v".
        HMAX = 800
        VMAX = 525
        HLINES = 640
        HFP = 648
        HSP = 744
        VLINES = 480
        VFP = 482
        VSP = 484
        SPP = 0
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_2_o_add_4_OUT> created at line 48.
    Found 11-bit adder for signal <vcounter[10]_GND_2_o_add_12_OUT> created at line 56.
    Found 11-bit comparator lessequal for signal <n0014> created at line 63
    Found 11-bit comparator greater for signal <hcounter[10]_GND_2_o_LessThan_20_o> created at line 63
    Found 11-bit comparator lessequal for signal <n0020> created at line 70
    Found 11-bit comparator greater for signal <vcounter[10]_GND_2_o_LessThan_23_o> created at line 70
    Found 11-bit comparator greater for signal <hcounter[10]_GND_2_o_LessThan_24_o> created at line 75
    Found 11-bit comparator greater for signal <vcounter[10]_GND_2_o_LessThan_25_o> created at line 75
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.

Synthesizing Unit <BCDconverter>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab5\VGAcontroller\BCDconverter.v".
WARNING:Xst:647 - Input <binary<15:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <BCDconverter> synthesized.

Synthesizing Unit <seven_alternate>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab5\VGAcontroller\seven_alternate.v".
    Found 4-bit register for signal <smallbin>.
    Found 4-bit register for signal <AN>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_4_o_add_3_OUT> created at line 64.
    Found 4x4-bit Read Only RAM for signal <count[1]_GND_4_o_wide_mux_4_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_bigbin[15]_wide_mux_5_OUT> created at line 45.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <seven_alternate> synthesized.

Synthesizing Unit <clk_divider16>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab5\VGAcontroller\clk_divider16.v".
    Found 1-bit register for signal <out>.
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_5_o_add_2_OUT> created at line 36.
    Found 16-bit comparator greater for signal <n0000> created at line 29
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_divider16> synthesized.

Synthesizing Unit <Bin_to_Seg>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab5\VGAcontroller\Bin_to_Seg.v".
    Found 16x7-bit Read Only RAM for signal <seven>
    Summary:
	inferred   1 RAM(s).
Unit <Bin_to_Seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 11-bit adder                                          : 2
 16-bit adder                                          : 1
 2-bit adder                                           : 2
# Registers                                            : 15
 1-bit register                                        : 5
 11-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 3
 3-bit register                                        : 2
 4-bit register                                        : 2
# Comparators                                          : 11
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 6
 16-bit comparator greater                             : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Bin_to_Seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seven> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bin>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seven>         |          |
    -----------------------------------------------------------------------
Unit <Bin_to_Seg> synthesized (advanced).

Synthesizing (advanced) Unit <clk_divider16>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk_divider16> synthesized (advanced).

Synthesizing (advanced) Unit <seven_alternate>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3217 - HDL ADVISOR - Register <AN> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_count[1]_GND_4_o_wide_mux_4_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_alternate> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

Synthesizing (advanced) Unit <vga_display>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <vga_display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 5
 11-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 11
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 6
 16-bit comparator greater                             : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <smallbin_0> (without init value) has a constant value of 0 in block <seven_alternate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <smallbin_1> (without init value) has a constant value of 0 in block <seven_alternate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <smallbin_2> (without init value) has a constant value of 0 in block <seven_alternate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <smallbin_3> (without init value) has a constant value of 0 in block <seven_alternate>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vga_display> ...

Optimizing unit <vga_controller_640_60> ...

Optimizing unit <seven_alternate> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_display, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 184
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 35
#      LUT2                        : 35
#      LUT3                        : 1
#      LUT4                        : 2
#      LUT5                        : 14
#      LUT6                        : 17
#      MUXCY                       : 35
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 59
#      FD                          : 44
#      FDC                         : 6
#      FDR                         : 9
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 31
#      IBUF                        : 10
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              51  out of  18224     0%  
 Number of Slice LUTs:                  109  out of   9112     1%  
    Number used as Logic:               109  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    111
   Number with an unused Flip Flop:      60  out of    111    54%  
   Number with an unused LUT:             2  out of    111     1%  
   Number of fully used LUT-FF pairs:    49  out of    111    44%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  31  out of    232    13%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 11    |
S1/khz/out                         | NONE(S1/count_1)       | 6     |
rst                                | IBUF+BUFG              | 17    |
clk_25Mhz                          | BUFG                   | 25    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.780ns (Maximum Frequency: 264.564MHz)
   Minimum input arrival time before clock: 3.888ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            count_0 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_0 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  count_0 (count_0)
     INV:I->O              1   0.206   0.579  Mcount_count_xor<0>11_INV_0 (Result<0>)
     FD:D                      0.102          count_0
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'S1/khz/out'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 11 / 6
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            S1/count_0 (FF)
  Destination:       S1/count_0 (FF)
  Source Clock:      S1/khz/out rising
  Destination Clock: S1/khz/out rising

  Data Path: S1/count_0 to S1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.744  S1/count_0 (S1/count_0)
     INV:I->O              1   0.206   0.579  S1/Mcount_count_xor<0>11_INV_0 (S1/Result<0>)
     FDC:D                     0.102          S1/count_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rst'
  Clock period: 3.762ns (frequency: 265.820MHz)
  Total number of paths / destination ports: 340 / 17
-------------------------------------------------------------------------
Delay:               3.762ns (Levels of Logic = 3)
  Source:            S1/khz/count_8 (FF)
  Destination:       S1/khz/count_15 (FF)
  Source Clock:      rst rising
  Destination Clock: rst rising

  Data Path: S1/khz/count_8 to S1/khz/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  S1/khz/count_8 (S1/khz/count_8)
     LUT6:I0->O            1   0.203   0.580  S1/khz/n0000_inv2 (S1/khz/n0000_inv2)
     LUT6:I5->O           16   0.205   1.005  S1/khz/n0000_inv3 (S1/khz/n0000_inv)
     LUT2:I1->O            1   0.205   0.000  S1/khz/count_15_rstpot (S1/khz/count_15_rstpot)
     FD:D                      0.102          S1/khz/count_15
    ----------------------------------------
    Total                      3.762ns (1.162ns logic, 2.600ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_25Mhz'
  Clock period: 3.780ns (frequency: 264.564MHz)
  Total number of paths / destination ports: 534 / 25
-------------------------------------------------------------------------
Delay:               3.780ns (Levels of Logic = 3)
  Source:            vc/hcounter_0 (FF)
  Destination:       vc/vcounter_0 (FF)
  Source Clock:      clk_25Mhz rising
  Destination Clock: clk_25Mhz rising

  Data Path: vc/hcounter_0 to vc/vcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  vc/hcounter_0 (vc/hcounter_0)
     LUT6:I0->O            2   0.203   0.617  vc/GND_2_o_GND_2_o_equal_4_o<10>_SW0 (N0)
     LUT6:I5->O           11   0.205   0.987  vc/GND_2_o_GND_2_o_equal_4_o<10> (vc/GND_2_o_GND_2_o_equal_4_o)
     LUT5:I3->O            1   0.203   0.000  vc/vcounter_0_rstpot1 (vc/vcounter_0_rstpot1)
     FD:D                      0.102          vc/vcounter_0
    ----------------------------------------
    Total                      3.780ns (1.160ns logic, 2.620ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            R_control<0> (PAD)
  Destination:       R_0 (FF)
  Destination Clock: clk rising

  Data Path: R_control<0> to R_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  R_control_0_IBUF (R_control_0_IBUF)
     FDR:D                     0.102          R_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S1/khz/out'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.396ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       S1/count_1 (FF)
  Destination Clock: S1/khz/out rising

  Data Path: clk to S1/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.744  clk_IBUF (clk_IBUF)
     FDC:CLR                   0.430          S1/AN_0
    ----------------------------------------
    Total                      2.396ns (1.652ns logic, 0.744ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_25Mhz'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.888ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       vc/hcounter_0 (FF)
  Destination Clock: clk_25Mhz rising

  Data Path: rst to vc/hcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.273  rst_IBUF (rst_IBUF)
     LUT6:I0->O           11   0.203   0.883  vc/Mcount_hcounter_val1 (vc/Mcount_hcounter_val)
     LUT2:I1->O            1   0.205   0.000  vc/hcounter_0_rstpot (vc/hcounter_0_rstpot)
     FD:D                      0.102          vc/hcounter_0
    ----------------------------------------
    Total                      3.888ns (1.732ns logic, 2.156ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            R_2 (FF)
  Destination:       R<2> (PAD)
  Source Clock:      clk rising

  Data Path: R_2 to R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  R_2 (R_2)
     OBUF:I->O                 2.571          R_2_OBUF (R<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S1/khz/out'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            S1/AN_3 (FF)
  Destination:       anode<3> (PAD)
  Source Clock:      S1/khz/out rising

  Data Path: S1/AN_3 to anode<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  S1/AN_3 (S1/AN_3)
     OBUF:I->O                 2.571          anode_3_OBUF (anode<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_25Mhz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            vc/HS (FF)
  Destination:       HS (PAD)
  Source Clock:      clk_25Mhz rising

  Data Path: vc/HS to HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  vc/HS (vc/HS)
     OBUF:I->O                 2.571          HS_OBUF (HS)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock S1/khz/out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S1/khz/out     |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.950|         |         |         |
clk_25Mhz      |    5.687|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_25Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_25Mhz      |    3.780|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rst            |    3.762|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.03 secs
 
--> 

Total memory usage is 257748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    3 (   0 filtered)

