#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 31 19:40:02 2019
# Process ID: 12072
# Current directory: C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3960 C:\Users\PC-Lin\Desktop\MM1\FTIR_MoveM_V1_3\FTIR_FPGA_V1.xpr
# Log file: C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/vivado.log
# Journal file: C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.srcs/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 812.887 ; gain = 240.332
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.sdk -hwspec C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.sdk -hwspec C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:ax_pwm:1.0 - ax_pwm_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_142M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m02_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m03_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m04_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m05_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m06_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m07_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m08_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m09_data_fifo
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:user:axi_lite_wrddr:1.0 - axi_lite_wrddr_0
Adding cell -- xilinx.com:user:AK5394_LF398:1.0 - AK5394_LF398_0
Adding cell -- xilinx.com:user:axi_debug_io:1.0 - axi_debug_io_0
Adding cell -- xilinx.com:user:DAC7631:1.0 - DAC7631_0
Adding cell -- xilinx.com:user:FPGA_PWM:1.0 - FPGA_PWM_0
Adding cell -- xilinx.com:user:FreqMeasure:1.0 - FreqMeasure_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:AXI_SIG_CFG:1.0 - AXI_SIG_CFG_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /processing_system7_0/TTC0_CLK0_IN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /processing_system7_0/TTC0_CLK1_IN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /processing_system7_0/TTC0_CLK2_IN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /AK5394_LF398_0/PLL_CLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK2(clk) and /FPGA_PWM_0/pwm_clk(undef)
Successfully read diagram <design_1> from BD file <C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 887.277 ; gain = 66.699
ipx::edit_ip_in_project -upgrade true -name AK5394_LF398_v1_0_project -directory C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.tmp/AK5394_LF398_v1_0_project c:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pc-lin/desktop/mm1/ftir_movem_v1_3/ftir_fpga_v1.tmp/ak5394_lf398_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 887.277 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.srcs/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0/src/AK5394_2QSW.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0/hdl/AK5394_LF398_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0/src/fifo_hpy.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_3/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0/hdl/AK5394_LF398_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 909.785 ; gain = 22.508
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 16:45:59 2019...
