// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_a_dout,
        conv_a_num_data_valid,
        conv_a_fifo_cap,
        conv_a_empty_n,
        conv_a_read,
        conv3_samepad_din,
        conv3_samepad_num_data_valid,
        conv3_samepad_fifo_cap,
        conv3_samepad_full_n,
        conv3_samepad_write,
        bound17,
        bound4,
        div13_cast,
        bound,
        P_3,
        add23,
        add18
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] conv_a_dout;
input  [7:0] conv_a_num_data_valid;
input  [7:0] conv_a_fifo_cap;
input   conv_a_empty_n;
output   conv_a_read;
output  [511:0] conv3_samepad_din;
input  [3:0] conv3_samepad_num_data_valid;
input  [3:0] conv3_samepad_fifo_cap;
input   conv3_samepad_full_n;
output   conv3_samepad_write;
input  [119:0] bound17;
input  [91:0] bound4;
input  [27:0] div13_cast;
input  [59:0] bound;
input  [31:0] P_3;
input  [31:0] add23;
input  [31:0] add18;

reg ap_idle;
reg conv_a_read;
reg conv3_samepad_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln62_reg_538;
reg   [0:0] brmerge11_reg_542;
reg    ap_predicate_op78_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln62_fu_208_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    conv3_samepad_blk_n;
wire    ap_block_pp0_stage0;
reg    conv_a_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] brmerge11_fu_368_p2;
reg   [511:0] ap_phi_mux_outData_phi_fu_157_p4;
reg   [511:0] ap_phi_reg_pp0_iter2_outData_reg_153;
wire   [511:0] ap_phi_reg_pp0_iter0_outData_reg_153;
reg   [511:0] ap_phi_reg_pp0_iter1_outData_reg_153;
reg   [27:0] k_fu_74;
wire   [27:0] k_3_fu_392_p3;
wire    ap_loop_init;
reg   [31:0] x_fu_78;
wire   [31:0] select_ln68_fu_316_p3;
reg   [59:0] indvar_flatten_fu_82;
wire   [59:0] select_ln68_1_fu_406_p3;
reg   [31:0] y_fu_86;
wire   [31:0] select_ln65_2_fu_302_p3;
reg   [91:0] indvar_flatten12_fu_90;
wire   [91:0] select_ln65_3_fu_420_p3;
reg   [119:0] indvar_flatten33_fu_94;
wire   [119:0] add_ln62_fu_213_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln65_fu_225_p2;
wire   [0:0] icmp_ln71_fu_238_p2;
wire   [0:0] icmp_ln71_1_fu_243_p2;
wire   [0:0] icmp_ln68_fu_256_p2;
wire   [0:0] icmp_ln68_1_fu_261_p2;
wire   [31:0] select_ln62_fu_230_p3;
wire   [0:0] select_ln62_2_fu_266_p3;
wire   [0:0] or_ln65_fu_280_p2;
wire   [0:0] select_ln62_1_fu_248_p3;
wire   [31:0] y_2_fu_274_p2;
wire   [31:0] select_ln65_fu_286_p3;
wire   [0:0] select_ln65_1_fu_294_p3;
wire   [31:0] x_2_fu_310_p2;
wire   [0:0] ult_fu_329_p2;
wire   [0:0] cmp21_fu_324_p2;
wire   [0:0] rev_fu_334_p2;
wire   [0:0] ult13_fu_351_p2;
wire   [0:0] rev14_fu_356_p2;
wire   [0:0] cmp17_fu_346_p2;
wire   [0:0] tmp_fu_362_p2;
wire   [0:0] tmp1_fu_340_p2;
wire   [0:0] or_ln71_fu_380_p2;
wire   [0:0] or_ln71_1_fu_386_p2;
wire   [27:0] add_ln71_fu_374_p2;
wire   [59:0] add_ln68_1_fu_400_p2;
wire   [91:0] add_ln65_1_fu_414_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_126;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 k_fu_74 = 28'd0;
#0 x_fu_78 = 32'd0;
#0 indvar_flatten_fu_82 = 60'd0;
#0 y_fu_86 = 32'd0;
#0 indvar_flatten12_fu_90 = 92'd0;
#0 indvar_flatten33_fu_94 = 120'd0;
#0 ap_done_reg = 1'b0;
end

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_126)) begin
        if (((icmp_ln62_fu_208_p2 == 1'd0) & (brmerge11_fu_368_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_outData_reg_153 <= 512'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_outData_reg_153 <= ap_phi_reg_pp0_iter1_outData_reg_153;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten12_fu_90 <= 92'd0;
        end else if (((icmp_ln62_fu_208_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten12_fu_90 <= select_ln65_3_fu_420_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten33_fu_94 <= 120'd0;
        end else if (((icmp_ln62_fu_208_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten33_fu_94 <= add_ln62_fu_213_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_82 <= 60'd0;
        end else if (((icmp_ln62_fu_208_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_82 <= select_ln68_1_fu_406_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_fu_74 <= 28'd0;
        end else if (((icmp_ln62_fu_208_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            k_fu_74 <= k_3_fu_392_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_fu_78 <= 32'd0;
        end else if (((icmp_ln62_fu_208_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            x_fu_78 <= select_ln68_fu_316_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            y_fu_86 <= 32'd0;
        end else if (((icmp_ln62_fu_208_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            y_fu_86 <= select_ln65_2_fu_302_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_outData_reg_153 <= ap_phi_reg_pp0_iter0_outData_reg_153;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        brmerge11_reg_542 <= brmerge11_fu_368_p2;
        icmp_ln62_reg_538 <= icmp_ln62_fu_208_p2;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_208_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge11_reg_542 == 1'd0) & (icmp_ln62_reg_538 == 1'd0))) begin
        ap_phi_mux_outData_phi_fu_157_p4 = conv_a_dout;
    end else begin
        ap_phi_mux_outData_phi_fu_157_p4 = ap_phi_reg_pp0_iter2_outData_reg_153;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        conv3_samepad_blk_n = conv3_samepad_full_n;
    end else begin
        conv3_samepad_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        conv3_samepad_write = 1'b1;
    end else begin
        conv3_samepad_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op78_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        conv_a_blk_n = conv_a_empty_n;
    end else begin
        conv_a_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op78_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        conv_a_read = 1'b1;
    end else begin
        conv_a_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln62_fu_213_p2 = (indvar_flatten33_fu_94 + 120'd1);

assign add_ln65_1_fu_414_p2 = (indvar_flatten12_fu_90 + 92'd1);

assign add_ln68_1_fu_400_p2 = (indvar_flatten_fu_82 + 60'd1);

assign add_ln71_fu_374_p2 = (k_fu_74 + 28'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((conv3_samepad_full_n == 1'b0) | ((ap_predicate_op78_read_state3 == 1'b1) & (conv_a_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_126 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter0_outData_reg_153 = 'bx;

always @ (*) begin
    ap_predicate_op78_read_state3 = ((brmerge11_reg_542 == 1'd0) & (icmp_ln62_reg_538 == 1'd0));
end

assign brmerge11_fu_368_p2 = (tmp_fu_362_p2 | tmp1_fu_340_p2);

assign cmp17_fu_346_p2 = ((select_ln68_fu_316_p3 < P_3) ? 1'b1 : 1'b0);

assign cmp21_fu_324_p2 = ((select_ln65_2_fu_302_p3 < P_3) ? 1'b1 : 1'b0);

assign conv3_samepad_din = ap_phi_mux_outData_phi_fu_157_p4;

assign icmp_ln62_fu_208_p2 = ((indvar_flatten33_fu_94 == bound17) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_225_p2 = ((indvar_flatten12_fu_90 == bound4) ? 1'b1 : 1'b0);

assign icmp_ln68_1_fu_261_p2 = ((indvar_flatten_fu_82 == bound) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_256_p2 = ((bound == 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_1_fu_243_p2 = ((k_fu_74 == div13_cast) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_238_p2 = ((div13_cast == 28'd0) ? 1'b1 : 1'b0);

assign k_3_fu_392_p3 = ((or_ln71_1_fu_386_p2[0:0] == 1'b1) ? 28'd1 : add_ln71_fu_374_p2);

assign or_ln65_fu_280_p2 = (select_ln62_2_fu_266_p3 | icmp_ln65_fu_225_p2);

assign or_ln71_1_fu_386_p2 = (or_ln71_fu_380_p2 | icmp_ln65_fu_225_p2);

assign or_ln71_fu_380_p2 = (select_ln65_1_fu_294_p3 | select_ln62_2_fu_266_p3);

assign rev14_fu_356_p2 = (ult13_fu_351_p2 ^ 1'd1);

assign rev_fu_334_p2 = (ult_fu_329_p2 ^ 1'd1);

assign select_ln62_1_fu_248_p3 = ((icmp_ln65_fu_225_p2[0:0] == 1'b1) ? icmp_ln71_fu_238_p2 : icmp_ln71_1_fu_243_p2);

assign select_ln62_2_fu_266_p3 = ((icmp_ln65_fu_225_p2[0:0] == 1'b1) ? icmp_ln68_fu_256_p2 : icmp_ln68_1_fu_261_p2);

assign select_ln62_fu_230_p3 = ((icmp_ln65_fu_225_p2[0:0] == 1'b1) ? 32'd0 : y_fu_86);

assign select_ln65_1_fu_294_p3 = ((select_ln62_2_fu_266_p3[0:0] == 1'b1) ? icmp_ln71_fu_238_p2 : select_ln62_1_fu_248_p3);

assign select_ln65_2_fu_302_p3 = ((select_ln62_2_fu_266_p3[0:0] == 1'b1) ? y_2_fu_274_p2 : select_ln62_fu_230_p3);

assign select_ln65_3_fu_420_p3 = ((icmp_ln65_fu_225_p2[0:0] == 1'b1) ? 92'd1 : add_ln65_1_fu_414_p2);

assign select_ln65_fu_286_p3 = ((or_ln65_fu_280_p2[0:0] == 1'b1) ? 32'd0 : x_fu_78);

assign select_ln68_1_fu_406_p3 = ((or_ln65_fu_280_p2[0:0] == 1'b1) ? 60'd1 : add_ln68_1_fu_400_p2);

assign select_ln68_fu_316_p3 = ((select_ln65_1_fu_294_p3[0:0] == 1'b1) ? x_2_fu_310_p2 : select_ln65_fu_286_p3);

assign tmp1_fu_340_p2 = (rev_fu_334_p2 | cmp21_fu_324_p2);

assign tmp_fu_362_p2 = (rev14_fu_356_p2 | cmp17_fu_346_p2);

assign ult13_fu_351_p2 = ((select_ln68_fu_316_p3 < add18) ? 1'b1 : 1'b0);

assign ult_fu_329_p2 = ((select_ln65_2_fu_302_p3 < add23) ? 1'b1 : 1'b0);

assign x_2_fu_310_p2 = (select_ln65_fu_286_p3 + 32'd1);

assign y_2_fu_274_p2 = (select_ln62_fu_230_p3 + 32'd1);

endmodule //top_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4
