# riscv-pipelined-processor
"5-stage pipelined RISC-V processor implementation in Verilog with hazard detection and forwarding units"
