/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [3:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [24:0] celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_7z;
  reg [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~in_data[79];
  assign celloutsig_0_42z = ~celloutsig_0_19z;
  assign celloutsig_1_4z = ~celloutsig_1_1z[4];
  assign celloutsig_1_18z = ~celloutsig_1_7z[6];
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_0_4z = { in_data[79:78], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_2z[6:4] };
  assign celloutsig_1_1z = { in_data[103:96], celloutsig_1_0z } / { 1'h1, in_data[157:150] };
  assign celloutsig_1_5z = { celloutsig_1_1z[6:1], celloutsig_1_3z } / { 1'h1, celloutsig_1_2z[6:2], celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z } / { 1'h1, celloutsig_1_7z[6:5] };
  assign celloutsig_0_7z = { celloutsig_0_2z[6:2], celloutsig_0_2z } / { 1'h1, in_data[86:84], celloutsig_0_0z, celloutsig_0_4z, 1'h0, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, 1'h0 };
  assign celloutsig_0_49z = celloutsig_0_29z[15:12] === { 2'h0, celloutsig_0_41z, celloutsig_0_16z };
  assign celloutsig_1_3z = { celloutsig_1_1z[8], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } === celloutsig_1_1z[7:4];
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_8z } === in_data[118:113];
  assign celloutsig_0_12z = celloutsig_0_4z === { celloutsig_0_4z[1:0], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_14z[6:1], celloutsig_0_3z } === { celloutsig_0_2z[7], celloutsig_0_4z, celloutsig_0_5z, 1'h0 };
  assign celloutsig_0_19z = celloutsig_0_7z[5:2] === { celloutsig_0_16z, celloutsig_0_0z, 1'h0, celloutsig_0_16z };
  assign celloutsig_0_25z = { celloutsig_0_22z[4:1], celloutsig_0_9z } === { celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_3z = { in_data[75:56], celloutsig_0_1z } === { in_data[34:28], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_2z[7:5], 1'h0, celloutsig_0_12z, 1'h0, celloutsig_0_5z } * { celloutsig_0_4z[2:1], celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_2z = { in_data[44:35], celloutsig_0_1z, celloutsig_0_1z } * in_data[63:52];
  assign celloutsig_1_9z = & { celloutsig_1_5z, celloutsig_1_4z, in_data[180:177] };
  assign celloutsig_0_0z = ~^ in_data[28:13];
  assign celloutsig_1_8z = ~^ { celloutsig_1_7z[7:5], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_14z = ~^ celloutsig_1_5z[5:3];
  assign celloutsig_0_9z = ~^ { in_data[54:18], celloutsig_0_8z, celloutsig_0_0z, 1'h0 };
  assign celloutsig_1_7z = { in_data[123:116], celloutsig_1_3z } >> { celloutsig_1_2z[5:4], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_1z[8:7], celloutsig_1_13z, celloutsig_1_6z } >> { celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_1_2z = { in_data[188:187], celloutsig_1_1z } - { in_data[102:101], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_7z[6:3], celloutsig_1_9z } - celloutsig_1_1z[4:0];
  assign celloutsig_0_13z = celloutsig_0_4z - in_data[93:90];
  assign celloutsig_0_22z = { celloutsig_0_10z[3:1], celloutsig_0_5z, celloutsig_0_8z } - { in_data[88:85], celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_0_29z = { celloutsig_0_22z[6:0], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_25z } - { in_data[18:11], celloutsig_0_22z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_8z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_8z = { celloutsig_0_7z[14], celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_10z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_10z = celloutsig_0_7z[3:0];
  assign celloutsig_0_5z = ~((celloutsig_0_2z[11] & celloutsig_0_2z[9]) | (celloutsig_0_2z[0] & celloutsig_0_2z[9]));
  assign celloutsig_0_50z = ~((celloutsig_0_42z & celloutsig_0_41z) | (celloutsig_0_9z & celloutsig_0_25z));
  assign celloutsig_1_0z = ~((in_data[147] & in_data[182]) | (in_data[179] & in_data[122]));
  assign celloutsig_1_6z = ~((celloutsig_1_1z[5] & celloutsig_1_5z[3]) | (celloutsig_1_1z[2] & celloutsig_1_2z[8]));
  assign celloutsig_0_16z = ~((celloutsig_0_12z & celloutsig_0_13z[0]) | (celloutsig_0_10z[0] & 1'h0));
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
