// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_demosaic_0_2_DebayerRatBorBatR (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        srcImg_dout,
        srcImg_empty_n,
        srcImg_read,
        outImg_din,
        outImg_full_n,
        outImg_write,
        height,
        width,
        bayerPhase_c_dout,
        bayerPhase_c_empty_n,
        bayerPhase_c_read,
        bayerPhase_c9_din,
        bayerPhase_c9_full_n,
        bayerPhase_c9_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state11 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [23:0] srcImg_dout;
input   srcImg_empty_n;
output   srcImg_read;
output  [23:0] outImg_din;
input   outImg_full_n;
output   outImg_write;
input  [15:0] height;
input  [15:0] width;
input  [15:0] bayerPhase_c_dout;
input   bayerPhase_c_empty_n;
output   bayerPhase_c_read;
output  [15:0] bayerPhase_c9_din;
input   bayerPhase_c9_full_n;
output   bayerPhase_c9_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg srcImg_read;
reg outImg_write;
reg bayerPhase_c_read;
reg bayerPhase_c9_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    srcImg_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln585_reg_2151;
reg   [0:0] icmp_ln595_reg_2160;
reg   [0:0] cmp37_i_i_reg_2135;
reg    outImg_blk_n;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] tmp_9_reg_2198;
reg   [0:0] tmp_9_reg_2198_pp0_iter6_reg;
reg    bayerPhase_c_blk_n;
reg    bayerPhase_c9_blk_n;
reg   [11:0] z_1_reg_378;
reg   [7:0] downleft_val_V_1_reg_416;
reg   [7:0] pix_val_V_3_reg_426;
reg   [7:0] pix_val_V_3_reg_426_pp0_iter3_reg;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op120_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
reg    ap_block_state10_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] pix_val_V_3_reg_426_pp0_iter4_reg;
reg   [7:0] pix_val_V_3_reg_426_pp0_iter5_reg;
reg   [7:0] pix_val_V_3_reg_426_pp0_iter6_reg;
reg   [7:0] upleft_val_V_1_reg_463;
reg   [7:0] pix_val_V_4_reg_491;
reg   [7:0] pix_val_V_4_reg_491_pp0_iter4_reg;
reg   [7:0] pix_val_V_4_reg_491_pp0_iter5_reg;
reg   [7:0] pix_val_V_reg_501;
reg   [7:0] pix_val_V_reg_501_pp0_iter4_reg;
reg   [7:0] pix_val_V_reg_501_pp0_iter5_reg;
wire   [10:0] trunc_ln1017_fu_651_p1;
wire   [11:0] trunc_ln1017_1_fu_655_p1;
wire   [10:0] loopHeight_fu_659_p2;
wire   [0:0] x_phase_fu_665_p1;
reg   [0:0] x_phase_reg_2081;
reg   [14:0] trunc_ln574_1_i_reg_2086;
wire   [11:0] add_ln582_fu_679_p2;
wire   [10:0] y_2_fu_685_p2;
reg   [10:0] y_2_reg_2097;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln582_fu_691_p2;
wire  signed [11:0] out_y_cast626_i_i_fu_706_p1;
reg  signed [11:0] out_y_cast626_i_i_reg_2106;
wire   [14:0] xor_i_i_fu_720_p2;
reg   [14:0] xor_i_i_reg_2111;
wire   [0:0] red_fu_725_p2;
reg   [0:0] red_reg_2116;
wire   [1:0] idxprom238_t_i_i_fu_730_p3;
reg   [1:0] idxprom238_t_i_i_reg_2122;
wire   [1:0] idxprom369_t_i_i_fu_738_p3;
reg   [1:0] idxprom369_t_i_i_reg_2127;
wire   [0:0] cmp37_i_i_fu_746_p2;
wire   [0:0] cmp140_i_i_fu_751_p2;
reg   [0:0] cmp140_i_i_reg_2139;
wire   [11:0] z_fu_757_p2;
reg   [11:0] z_reg_2146;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln585_fu_763_p2;
reg   [0:0] icmp_ln585_reg_2151_pp0_iter1_reg;
reg   [0:0] icmp_ln585_reg_2151_pp0_iter2_reg;
reg   [0:0] icmp_ln585_reg_2151_pp0_iter3_reg;
reg   [0:0] icmp_ln585_reg_2151_pp0_iter4_reg;
reg   [0:0] icmp_ln585_reg_2151_pp0_iter5_reg;
wire   [63:0] zext_ln585_fu_768_p1;
reg   [63:0] zext_ln585_reg_2155;
reg   [63:0] zext_ln585_reg_2155_pp0_iter1_reg;
wire   [0:0] icmp_ln595_fu_784_p2;
reg   [0:0] icmp_ln595_reg_2160_pp0_iter1_reg;
reg   [11:0] lineBuffer_val_V_0_addr_reg_2164;
wire   [0:0] cmp110_i_i_fu_789_p2;
reg   [0:0] cmp110_i_i_reg_2175;
reg   [0:0] cmp110_i_i_reg_2175_pp0_iter1_reg;
wire   [0:0] icmp_ln724_fu_810_p2;
reg   [0:0] icmp_ln724_reg_2194;
reg   [0:0] icmp_ln724_reg_2194_pp0_iter1_reg;
reg   [0:0] icmp_ln724_reg_2194_pp0_iter2_reg;
reg   [0:0] icmp_ln724_reg_2194_pp0_iter3_reg;
reg   [0:0] icmp_ln724_reg_2194_pp0_iter4_reg;
reg   [0:0] icmp_ln724_reg_2194_pp0_iter5_reg;
reg   [0:0] tmp_9_reg_2198_pp0_iter1_reg;
reg   [0:0] tmp_9_reg_2198_pp0_iter2_reg;
reg   [0:0] tmp_9_reg_2198_pp0_iter3_reg;
reg   [0:0] tmp_9_reg_2198_pp0_iter4_reg;
reg   [0:0] tmp_9_reg_2198_pp0_iter5_reg;
wire   [7:0] select_ln662_3_fu_1065_p3;
wire   [7:0] select_ln662_5_fu_1080_p3;
wire   [7:0] pixWindow_val_val_V_1_2_2_fu_1087_p3;
wire   [7:0] pixWindow_val_val_V_1_2_0_fu_1102_p3;
wire   [7:0] select_ln662_12_fu_1133_p3;
wire   [7:0] select_ln662_14_fu_1148_p3;
wire   [8:0] zext_ln1347_1_fu_1191_p1;
reg   [8:0] zext_ln1347_1_reg_2262;
wire   [7:0] trunc_ln180_fu_1201_p1;
reg   [7:0] trunc_ln180_reg_2267;
reg   [0:0] tmp_reg_2273;
wire   [8:0] zext_ln1347_2_fu_1213_p1;
reg   [8:0] zext_ln1347_2_reg_2278;
wire   [7:0] trunc_ln180_1_fu_1223_p1;
reg   [7:0] trunc_ln180_1_reg_2283;
reg   [0:0] tmp_1_reg_2289;
wire   [7:0] trunc_ln180_2_fu_1245_p1;
reg   [7:0] trunc_ln180_2_reg_2294;
reg   [0:0] tmp_2_reg_2300;
wire   [7:0] trunc_ln180_3_fu_1267_p1;
reg   [7:0] trunc_ln180_3_reg_2305;
reg   [0:0] tmp_3_reg_2311;
wire   [8:0] ret_23_fu_1294_p2;
reg   [8:0] ret_23_reg_2316;
reg   [8:0] ret_23_reg_2316_pp0_iter3_reg;
wire   [8:0] ret_25_fu_1315_p2;
reg   [8:0] ret_25_reg_2321;
reg   [8:0] ret_25_reg_2321_pp0_iter3_reg;
wire   [2:0] enable_V_3_fu_1490_p3;
reg   [2:0] enable_V_3_reg_2326;
wire   [0:0] icmp_ln878_3_fu_1498_p2;
reg   [0:0] icmp_ln878_3_reg_2332;
wire   [0:0] icmp_ln878_4_fu_1504_p2;
reg   [0:0] icmp_ln878_4_reg_2337;
wire   [0:0] icmp_ln878_5_fu_1510_p2;
reg   [0:0] icmp_ln878_5_reg_2342;
wire   [8:0] ret_21_fu_1531_p2;
reg   [8:0] ret_21_reg_2347;
wire   [8:0] ret_22_fu_1551_p2;
reg   [8:0] ret_22_reg_2352;
wire   [5:0] enable_V_8_fu_1604_p3;
wire   [9:0] lhs_V_3_fu_1645_p2;
reg   [9:0] lhs_V_3_reg_2361;
wire   [9:0] add_ln1346_fu_1685_p2;
reg   [9:0] add_ln1346_reg_2366;
wire   [9:0] sub_ln69_fu_1755_p2;
reg   [9:0] sub_ln69_reg_2371;
wire   [9:0] zext_ln715_fu_1761_p1;
wire   [9:0] zext_ln717_fu_1765_p1;
wire   [9:0] r_fu_1784_p3;
wire   [9:0] b_fu_1790_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_condition_pp0_exit_iter2_state5;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
wire   [11:0] lineBuffer_val_V_0_address0;
reg    lineBuffer_val_V_0_ce0;
reg    lineBuffer_val_V_0_we0;
wire   [11:0] lineBuffer_val_V_0_address1;
reg    lineBuffer_val_V_0_ce1;
wire   [23:0] lineBuffer_val_V_0_q1;
wire   [11:0] lineBuffer_val_V_1_address0;
reg    lineBuffer_val_V_1_ce0;
reg    lineBuffer_val_V_1_we0;
wire   [23:0] lineBuffer_val_V_1_d0;
wire   [11:0] lineBuffer_val_V_1_address1;
reg    lineBuffer_val_V_1_ce1;
wire   [23:0] lineBuffer_val_V_1_q1;
reg   [10:0] y_reg_367;
reg    ap_block_state1;
wire    ap_CS_fsm_state11;
reg   [11:0] ap_phi_mux_z_1_phi_fu_382_p4;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_1_2_3_i_i_phi_fu_392_p4;
wire   [7:0] select_ln662_9_fu_1109_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_2_3_i_i_reg_389;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_1_1_3_i_i_phi_fu_401_p4;
wire   [7:0] select_ln662_10_fu_1117_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_1_3_i_i_reg_398;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_2_1_0_3_i_i_phi_fu_410_p4;
wire   [7:0] select_ln662_11_fu_1125_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_0_3_i_i_reg_407;
reg   [7:0] ap_phi_mux_downleft_val_V_1_phi_fu_419_p4;
wire   [7:0] select_ln662_13_fu_1140_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_416;
reg   [7:0] ap_phi_mux_pix_val_V_3_phi_fu_429_p4;
wire   [7:0] pixWindow_val_val_V_1_2_1_fu_1094_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pix_val_V_3_reg_426;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_1_2_3_i_i_phi_fu_439_p4;
wire   [7:0] select_ln662_fu_1041_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_2_3_i_i_reg_436;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_1_1_3_i_i_phi_fu_448_p4;
wire   [7:0] select_ln662_1_fu_1049_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_1_3_i_i_reg_445;
reg   [7:0] ap_phi_mux_pixWindow_val_val_V_0_1_0_3_i_i_phi_fu_457_p4;
wire   [7:0] select_ln662_2_fu_1057_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_0_3_i_i_reg_454;
reg   [7:0] ap_phi_mux_upleft_val_V_1_phi_fu_466_p4;
wire   [7:0] select_ln662_4_fu_1072_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_463;
wire   [7:0] ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_473;
reg   [7:0] ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_473;
reg   [7:0] ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_473;
reg   [7:0] ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473;
wire   [7:0] ap_phi_reg_pp0_iter0_downleft_val_V_0_reg_482;
reg   [7:0] ap_phi_reg_pp0_iter1_downleft_val_V_0_reg_482;
reg   [7:0] ap_phi_reg_pp0_iter2_downleft_val_V_0_reg_482;
reg   [7:0] ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_reg_491;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_4_reg_491;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_val_V_4_reg_491;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_reg_501;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_reg_501;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_val_V_reg_501;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_val_V_reg_501;
wire   [7:0] ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_511;
reg   [7:0] ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_511;
reg   [7:0] ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_511;
reg   [7:0] ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511;
wire   [7:0] ap_phi_reg_pp0_iter0_upleft_val_V_0_reg_520;
reg   [7:0] ap_phi_reg_pp0_iter1_upleft_val_V_0_reg_520;
reg   [7:0] ap_phi_reg_pp0_iter2_upleft_val_V_0_reg_520;
reg   [7:0] ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520;
reg   [0:0] ap_phi_mux_en_rgd_V_3_phi_fu_532_p14;
wire   [0:0] ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_529;
reg   [0:0] ap_phi_mux_en_rgd_V_2_phi_fu_558_p14;
wire   [0:0] ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_555;
reg   [0:0] ap_phi_mux_en_rgd_V_1_phi_fu_584_p14;
wire   [0:0] ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_581;
reg   [0:0] ap_phi_mux_en_rgd_V_phi_fu_610_p14;
wire   [0:0] ap_phi_reg_pp0_iter4_en_rgd_V_reg_607;
wire   [9:0] ap_phi_reg_pp0_iter0_r_1_reg_633;
reg   [9:0] ap_phi_reg_pp0_iter1_r_1_reg_633;
reg   [9:0] ap_phi_reg_pp0_iter2_r_1_reg_633;
reg   [9:0] ap_phi_reg_pp0_iter3_r_1_reg_633;
reg   [9:0] ap_phi_reg_pp0_iter4_r_1_reg_633;
reg   [9:0] ap_phi_reg_pp0_iter5_r_1_reg_633;
reg   [9:0] ap_phi_reg_pp0_iter6_r_1_reg_633;
reg   [9:0] ap_phi_reg_pp0_iter7_r_1_reg_633;
wire   [9:0] ap_phi_reg_pp0_iter0_b_1_reg_642;
reg   [9:0] ap_phi_reg_pp0_iter1_b_1_reg_642;
reg   [9:0] ap_phi_reg_pp0_iter2_b_1_reg_642;
reg   [9:0] ap_phi_reg_pp0_iter3_b_1_reg_642;
reg   [9:0] ap_phi_reg_pp0_iter4_b_1_reg_642;
reg   [9:0] ap_phi_reg_pp0_iter5_b_1_reg_642;
reg   [9:0] ap_phi_reg_pp0_iter6_b_1_reg_642;
reg   [9:0] ap_phi_reg_pp0_iter7_b_1_reg_642;
reg   [7:0] pixWindow_val_val_V_0_0_0_fu_184;
reg   [7:0] pixWindow_val_val_V_0_0_1_fu_188;
reg   [7:0] pixWindow_val_val_V_0_0_2_fu_192;
reg   [7:0] pixWindow_val_val_V_0_1_0_fu_196;
reg   [7:0] pixWindow_val_val_V_0_1_1_fu_200;
reg   [7:0] pixWindow_val_val_V_0_1_2_fu_204;
reg   [7:0] pixWindow_val_val_V_1_1_0_fu_208;
reg   [7:0] pixWindow_val_val_V_1_1_1_fu_212;
reg   [7:0] pixWindow_val_val_V_1_1_2_fu_216;
reg   [7:0] pixWindow_val_val_V_2_0_0_fu_220;
reg   [7:0] pixWindow_val_val_V_2_0_1_fu_224;
reg   [7:0] pixWindow_val_val_V_2_0_2_fu_228;
reg   [7:0] pixWindow_val_val_V_2_1_0_fu_232;
reg   [7:0] pixWindow_val_val_V_2_1_1_fu_236;
reg   [7:0] pixWindow_val_val_V_2_1_2_fu_240;
reg   [7:0] pixWindow_val_val_V_2_2_0_fu_244;
wire   [7:0] pixBuf_val_V_0_0_1_fu_828_p1;
wire   [7:0] pixBuf_val_V_0_0_fu_921_p1;
reg   [7:0] pixWindow_val_val_V_2_2_1_fu_248;
reg   [7:0] pixWindow_val_val_V_2_2_2_fu_252;
reg   [7:0] pixWindow_val_val_V_1_1_0_1_fu_256;
reg   [7:0] pixWindow_val_val_V_1_1_1_1_fu_260;
reg   [7:0] pixWindow_val_val_V_1_1_2_1_fu_264;
reg   [7:0] pixWindow_val_val_V_0_2_0_fu_268;
wire   [7:0] pixBuf_val_V_2_0_fu_852_p1;
reg   [7:0] pixWindow_val_val_V_0_2_1_fu_272;
reg   [7:0] pixWindow_val_val_V_0_2_2_fu_276;
reg    ap_block_pp0_stage0_01001;
wire   [10:0] out_y_fu_700_p2;
wire   [0:0] empty_124_fu_696_p1;
wire   [0:0] out_y_cast_i_i_fu_710_p2;
wire   [14:0] and219_cast_i_i_fu_716_p1;
wire   [0:0] trunc_ln593_fu_774_p1;
wire   [0:0] xor_ln724_fu_795_p2;
wire   [0:0] xor_ln724_1_fu_800_p2;
wire   [14:0] zext_ln724_fu_806_p1;
wire   [11:0] out_x_fu_778_p2;
wire   [11:0] or_ln785_fu_815_p2;
wire   [7:0] select_ln680_2_fu_1169_p3;
wire   [7:0] select_ln680_1_fu_1162_p3;
wire   [7:0] select_ln680_fu_1155_p3;
wire   [8:0] zext_ln1347_fu_1187_p1;
wire   [8:0] ret_fu_1195_p2;
wire   [8:0] ret_9_fu_1217_p2;
wire   [8:0] zext_ln1347_3_fu_1235_p1;
wire   [8:0] ret_10_fu_1239_p2;
wire   [8:0] zext_ln1347_4_fu_1257_p1;
wire   [8:0] ret_11_fu_1261_p2;
wire   [7:0] tmp_3_i_fu_1279_p5;
wire   [8:0] zext_ln1347_7_fu_1290_p1;
wire   [7:0] tmp_4_i_fu_1300_p5;
wire   [8:0] zext_ln1347_8_fu_1311_p1;
wire   [7:0] sub_ln180_fu_1396_p2;
wire   [7:0] sub_ln180_1_fu_1407_p2;
wire   [7:0] sub_ln180_2_fu_1418_p2;
wire   [7:0] sub_ln180_3_fu_1429_p2;
wire   [7:0] agdiff_V_fu_1401_p3;
wire   [7:0] agdiff_V_1_fu_1412_p3;
wire   [0:0] enable_V_fu_1440_p2;
wire   [7:0] agdiff_V_2_fu_1423_p3;
wire   [0:0] icmp_ln878_fu_1450_p2;
wire   [1:0] enable_V_1_fu_1456_p3;
wire   [1:0] zext_ln721_fu_1446_p1;
wire   [1:0] enable_V_2_fu_1464_p3;
wire   [7:0] agdiff_V_3_fu_1434_p3;
wire   [0:0] icmp_ln878_2_fu_1476_p2;
wire   [2:0] or_ln_i_fu_1482_p3;
wire   [2:0] zext_ln721_1_fu_1472_p1;
wire   [7:0] tmp_1_i_fu_1516_p5;
wire   [8:0] zext_ln1347_5_fu_1527_p1;
wire   [7:0] tmp_2_i_fu_1536_p5;
wire   [8:0] zext_ln1347_6_fu_1547_p1;
wire   [3:0] enable_V_4_fu_1559_p3;
wire   [3:0] zext_ln721_2_fu_1556_p1;
wire   [3:0] enable_V_5_fu_1566_p3;
wire   [4:0] or_ln709_2_i_fu_1577_p3;
wire   [4:0] zext_ln721_3_fu_1573_p1;
wire   [4:0] enable_V_6_fu_1585_p3;
wire   [5:0] enable_V_7_fu_1596_p3;
wire   [5:0] zext_ln721_4_fu_1592_p1;
wire   [8:0] select_ln1345_fu_1611_p3;
wire   [8:0] ret_13_fu_1619_p2;
wire   [8:0] select_ln1345_1_fu_1628_p3;
wire   [8:0] ret_15_fu_1636_p2;
wire  signed [9:0] sext_ln1345_1_fu_1641_p1;
wire  signed [9:0] sext_ln1345_fu_1624_p1;
wire   [8:0] select_ln1345_2_fu_1651_p3;
wire   [8:0] ret_24_fu_1659_p2;
wire   [8:0] select_ln1345_3_fu_1668_p3;
wire   [8:0] ret_26_fu_1676_p2;
wire  signed [9:0] sext_ln1346_1_fu_1664_p1;
wire  signed [9:0] sext_ln1346_2_fu_1681_p1;
wire  signed [10:0] sext_ln1346_3_fu_1694_p1;
wire  signed [10:0] sext_ln1346_fu_1691_p1;
wire   [10:0] ret_20_fu_1697_p2;
wire   [10:0] sub_ln1364_fu_1711_p2;
wire   [9:0] trunc_ln1364_1_i_fu_1717_p4;
wire   [0:0] tmp_4_fu_1703_p3;
wire   [9:0] sub_ln1364_1_fu_1727_p2;
wire   [9:0] trunc_ln1364_2_i_fu_1733_p4;
wire   [9:0] zext_ln1347_9_fu_1751_p1;
wire   [9:0] select_ln1364_fu_1743_p3;
wire   [7:0] tmp_i_fu_1769_p5;
wire   [9:0] zext_ln79_fu_1780_p1;
wire   [1:0] tmp_6_fu_1804_p4;
wire   [0:0] tmp_5_fu_1796_p3;
wire   [0:0] xor_ln301_fu_1824_p2;
wire   [0:0] icmp_ln779_fu_1814_p2;
wire   [0:0] or_ln301_fu_1838_p2;
wire   [7:0] select_ln301_fu_1830_p3;
wire   [7:0] trunc_ln301_fu_1820_p1;
wire   [1:0] tmp_8_fu_1860_p4;
wire   [0:0] tmp_7_fu_1852_p3;
wire   [0:0] xor_ln301_1_fu_1880_p2;
wire   [0:0] icmp_ln781_fu_1870_p2;
wire   [0:0] or_ln301_1_fu_1894_p2;
wire   [7:0] select_ln301_2_fu_1886_p3;
wire   [7:0] trunc_ln301_1_fu_1876_p1;
wire   [7:0] select_ln301_3_fu_1900_p3;
wire   [7:0] select_ln301_1_fu_1844_p3;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op90_load_state3;
reg    ap_enable_operation_90;
reg    ap_enable_state3_pp0_iter0_stage0;
reg    ap_predicate_op102_load_state4;
reg    ap_enable_operation_102;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_predicate_op124_store_state4;
reg    ap_enable_operation_124;
reg    ap_predicate_op92_load_state3;
reg    ap_enable_operation_92;
reg    ap_predicate_op106_load_state4;
reg    ap_enable_operation_106;
reg    ap_predicate_op175_store_state5;
reg    ap_enable_operation_175;
reg    ap_enable_state5_pp0_iter2_stage0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_799;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2049 ),
    .AddressWidth( 12 ))
lineBuffer_val_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lineBuffer_val_V_0_address0),
    .ce0(lineBuffer_val_V_0_ce0),
    .we0(lineBuffer_val_V_0_we0),
    .d0(srcImg_dout),
    .address1(lineBuffer_val_V_0_address1),
    .ce1(lineBuffer_val_V_0_ce1),
    .q1(lineBuffer_val_V_0_q1)
);

design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2049 ),
    .AddressWidth( 12 ))
lineBuffer_val_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lineBuffer_val_V_1_address0),
    .ce0(lineBuffer_val_V_1_ce0),
    .we0(lineBuffer_val_V_1_we0),
    .d0(lineBuffer_val_V_1_d0),
    .address1(lineBuffer_val_V_1_address1),
    .ce1(lineBuffer_val_V_1_ce1),
    .q1(lineBuffer_val_V_1_q1)
);

design_1_v_demosaic_0_2_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U45(
    .din0(pixWindow_val_val_V_0_2_0_fu_268),
    .din1(pixWindow_val_val_V_0_2_1_fu_272),
    .din2(pixWindow_val_val_V_0_2_2_fu_276),
    .din3(idxprom369_t_i_i_reg_2127),
    .dout(tmp_3_i_fu_1279_p5)
);

design_1_v_demosaic_0_2_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U46(
    .din0(pixWindow_val_val_V_2_2_0_fu_244),
    .din1(pixWindow_val_val_V_2_2_1_fu_248),
    .din2(pixWindow_val_val_V_2_2_2_fu_252),
    .din3(idxprom369_t_i_i_reg_2127),
    .dout(tmp_4_i_fu_1300_p5)
);

design_1_v_demosaic_0_2_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U47(
    .din0(ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520),
    .din1(upleft_val_V_1_reg_463),
    .din2(ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511),
    .din3(idxprom369_t_i_i_reg_2127),
    .dout(tmp_1_i_fu_1516_p5)
);

design_1_v_demosaic_0_2_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U48(
    .din0(ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482),
    .din1(downleft_val_V_1_reg_416),
    .din2(ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473),
    .din3(idxprom369_t_i_i_reg_2127),
    .dout(tmp_2_i_fu_1536_p5)
);

design_1_v_demosaic_0_2_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U49(
    .din0(pix_val_V_reg_501_pp0_iter5_reg),
    .din1(pix_val_V_3_reg_426_pp0_iter5_reg),
    .din2(pix_val_V_4_reg_491_pp0_iter5_reg),
    .din3(idxprom238_t_i_i_reg_2122),
    .dout(tmp_i_fu_1769_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln582_fu_691_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln582_fu_691_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter2_state5)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln582_fu_691_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482 <= pixWindow_val_val_V_2_0_0_fu_220;
        end else if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482 <= select_ln662_14_fu_1148_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482 <= ap_phi_reg_pp0_iter2_downleft_val_V_0_reg_482;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473 <= pixWindow_val_val_V_2_0_2_fu_228;
        end else if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473 <= select_ln662_12_fu_1133_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473 <= ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_473;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491 <= pixWindow_val_val_V_1_1_2_fu_216;
        end else if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491 <= pixWindow_val_val_V_1_2_2_fu_1087_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491 <= ap_phi_reg_pp0_iter2_pix_val_V_4_reg_491;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_val_V_reg_501 <= pixWindow_val_val_V_1_1_0_fu_208;
        end else if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_val_V_reg_501 <= pixWindow_val_val_V_1_2_0_fu_1102_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pix_val_V_reg_501 <= ap_phi_reg_pp0_iter2_pix_val_V_reg_501;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520 <= pixWindow_val_val_V_0_0_0_fu_184;
        end else if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520 <= select_ln662_5_fu_1080_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520 <= ap_phi_reg_pp0_iter2_upleft_val_V_0_reg_520;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511 <= pixWindow_val_val_V_0_0_2_fu_192;
        end else if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511 <= select_ln662_3_fu_1065_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511 <= ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_511;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp_ln724_reg_2194_pp0_iter5_reg == 1'd0) & (icmp_ln585_reg_2151_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_b_1_reg_642 <= zext_ln717_fu_1765_p1;
        end else if (((icmp_ln724_reg_2194_pp0_iter5_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_b_1_reg_642 <= b_fu_1790_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_b_1_reg_642 <= ap_phi_reg_pp0_iter6_b_1_reg_642;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp_ln724_reg_2194_pp0_iter5_reg == 1'd0) & (icmp_ln585_reg_2151_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_r_1_reg_633 <= zext_ln715_fu_1761_p1;
        end else if (((icmp_ln724_reg_2194_pp0_iter5_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_r_1_reg_633 <= r_fu_1784_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_r_1_reg_633 <= ap_phi_reg_pp0_iter6_r_1_reg_633;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            downleft_val_V_1_reg_416 <= pixWindow_val_val_V_2_0_1_fu_224;
        end else if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            downleft_val_V_1_reg_416 <= select_ln662_13_fu_1140_p3;
        end else if ((1'b1 == 1'b1)) begin
            downleft_val_V_1_reg_416 <= ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_416;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_799)) begin
        if ((cmp37_i_i_reg_2135 == 1'd1)) begin
            pixWindow_val_val_V_2_2_0_fu_244 <= pixBuf_val_V_0_0_fu_921_p1;
        end else if ((cmp37_i_i_reg_2135 == 1'd0)) begin
            pixWindow_val_val_V_2_2_0_fu_244 <= pixBuf_val_V_0_0_1_fu_828_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_799)) begin
        if ((cmp37_i_i_reg_2135 == 1'd1)) begin
            pixWindow_val_val_V_2_2_1_fu_248 <= {{srcImg_dout[15:8]}};
        end else if ((cmp37_i_i_reg_2135 == 1'd0)) begin
            pixWindow_val_val_V_2_2_1_fu_248 <= {{lineBuffer_val_V_0_q1[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_799)) begin
        if ((cmp37_i_i_reg_2135 == 1'd1)) begin
            pixWindow_val_val_V_2_2_2_fu_252 <= {{srcImg_dout[23:16]}};
        end else if ((cmp37_i_i_reg_2135 == 1'd0)) begin
            pixWindow_val_val_V_2_2_2_fu_252 <= {{lineBuffer_val_V_0_q1[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            pix_val_V_3_reg_426 <= pixWindow_val_val_V_1_1_1_fu_212;
        end else if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            pix_val_V_3_reg_426 <= pixWindow_val_val_V_1_2_1_fu_1094_p3;
        end else if ((1'b1 == 1'b1)) begin
            pix_val_V_3_reg_426 <= ap_phi_reg_pp0_iter2_pix_val_V_3_reg_426;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            upleft_val_V_1_reg_463 <= pixWindow_val_val_V_0_0_1_fu_188;
        end else if (((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
            upleft_val_V_1_reg_463 <= select_ln662_4_fu_1072_p3;
        end else if ((1'b1 == 1'b1)) begin
            upleft_val_V_1_reg_463 <= ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_463;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        y_reg_367 <= y_2_reg_2097;
    end else if ((~((bayerPhase_c9_full_n == 1'b0) | (bayerPhase_c_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_reg_367 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln585_reg_2151 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_1_reg_378 <= z_reg_2146;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln582_fu_691_p2 == 1'd0))) begin
        z_1_reg_378 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0))) begin
        add_ln1346_reg_2366 <= add_ln1346_fu_1685_p2;
        lhs_V_3_reg_2361 <= lhs_V_3_fu_1645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_b_1_reg_642 <= ap_phi_reg_pp0_iter0_b_1_reg_642;
        ap_phi_reg_pp0_iter1_downleft_val_V_0_reg_482 <= ap_phi_reg_pp0_iter0_downleft_val_V_0_reg_482;
        ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_473 <= ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_473;
        ap_phi_reg_pp0_iter1_pix_val_V_4_reg_491 <= ap_phi_reg_pp0_iter0_pix_val_V_4_reg_491;
        ap_phi_reg_pp0_iter1_pix_val_V_reg_501 <= ap_phi_reg_pp0_iter0_pix_val_V_reg_501;
        ap_phi_reg_pp0_iter1_r_1_reg_633 <= ap_phi_reg_pp0_iter0_r_1_reg_633;
        ap_phi_reg_pp0_iter1_upleft_val_V_0_reg_520 <= ap_phi_reg_pp0_iter0_upleft_val_V_0_reg_520;
        ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_511 <= ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_511;
        z_reg_2146 <= z_fu_757_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_b_1_reg_642 <= ap_phi_reg_pp0_iter1_b_1_reg_642;
        ap_phi_reg_pp0_iter2_downleft_val_V_0_reg_482 <= ap_phi_reg_pp0_iter1_downleft_val_V_0_reg_482;
        ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_473 <= ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_473;
        ap_phi_reg_pp0_iter2_pix_val_V_4_reg_491 <= ap_phi_reg_pp0_iter1_pix_val_V_4_reg_491;
        ap_phi_reg_pp0_iter2_pix_val_V_reg_501 <= ap_phi_reg_pp0_iter1_pix_val_V_reg_501;
        ap_phi_reg_pp0_iter2_r_1_reg_633 <= ap_phi_reg_pp0_iter1_r_1_reg_633;
        ap_phi_reg_pp0_iter2_upleft_val_V_0_reg_520 <= ap_phi_reg_pp0_iter1_upleft_val_V_0_reg_520;
        ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_511 <= ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_511;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_b_1_reg_642 <= ap_phi_reg_pp0_iter2_b_1_reg_642;
        ap_phi_reg_pp0_iter3_r_1_reg_633 <= ap_phi_reg_pp0_iter2_r_1_reg_633;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_b_1_reg_642 <= ap_phi_reg_pp0_iter3_b_1_reg_642;
        ap_phi_reg_pp0_iter4_r_1_reg_633 <= ap_phi_reg_pp0_iter3_r_1_reg_633;
        pix_val_V_4_reg_491 <= ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491;
        pix_val_V_reg_501 <= ap_phi_reg_pp0_iter3_pix_val_V_reg_501;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_b_1_reg_642 <= ap_phi_reg_pp0_iter4_b_1_reg_642;
        ap_phi_reg_pp0_iter5_r_1_reg_633 <= ap_phi_reg_pp0_iter4_r_1_reg_633;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_b_1_reg_642 <= ap_phi_reg_pp0_iter5_b_1_reg_642;
        ap_phi_reg_pp0_iter6_r_1_reg_633 <= ap_phi_reg_pp0_iter5_r_1_reg_633;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln595_fu_784_p2 == 1'd1) & (icmp_ln585_fu_763_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp110_i_i_reg_2175 <= cmp110_i_i_fu_789_p2;
        lineBuffer_val_V_0_addr_reg_2164 <= zext_ln585_fu_768_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp110_i_i_reg_2175_pp0_iter1_reg <= cmp110_i_i_reg_2175;
        icmp_ln585_reg_2151 <= icmp_ln585_fu_763_p2;
        icmp_ln585_reg_2151_pp0_iter1_reg <= icmp_ln585_reg_2151;
        icmp_ln595_reg_2160_pp0_iter1_reg <= icmp_ln595_reg_2160;
        icmp_ln724_reg_2194_pp0_iter1_reg <= icmp_ln724_reg_2194;
        tmp_9_reg_2198_pp0_iter1_reg <= tmp_9_reg_2198;
        zext_ln585_reg_2155_pp0_iter1_reg[11 : 0] <= zext_ln585_reg_2155[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln582_fu_691_p2 == 1'd0))) begin
        cmp140_i_i_reg_2139 <= cmp140_i_i_fu_751_p2;
        cmp37_i_i_reg_2135 <= cmp37_i_i_fu_746_p2;
        idxprom238_t_i_i_reg_2122[1] <= idxprom238_t_i_i_fu_730_p3[1];
        idxprom369_t_i_i_reg_2127[1] <= idxprom369_t_i_i_fu_738_p3[1];
        out_y_cast626_i_i_reg_2106 <= out_y_cast626_i_i_fu_706_p1;
        red_reg_2116 <= red_fu_725_p2;
        xor_i_i_reg_2111 <= xor_i_i_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln724_reg_2194_pp0_iter2_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter2_reg == 1'd0))) begin
        enable_V_3_reg_2326 <= enable_V_3_fu_1490_p3;
        icmp_ln878_3_reg_2332 <= icmp_ln878_3_fu_1498_p2;
        icmp_ln878_4_reg_2337 <= icmp_ln878_4_fu_1504_p2;
        icmp_ln878_5_reg_2342 <= icmp_ln878_5_fu_1510_p2;
        ret_21_reg_2347 <= ret_21_fu_1531_p2;
        ret_22_reg_2352 <= ret_22_fu_1551_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln585_reg_2151_pp0_iter2_reg <= icmp_ln585_reg_2151_pp0_iter1_reg;
        icmp_ln585_reg_2151_pp0_iter3_reg <= icmp_ln585_reg_2151_pp0_iter2_reg;
        icmp_ln585_reg_2151_pp0_iter4_reg <= icmp_ln585_reg_2151_pp0_iter3_reg;
        icmp_ln585_reg_2151_pp0_iter5_reg <= icmp_ln585_reg_2151_pp0_iter4_reg;
        icmp_ln724_reg_2194_pp0_iter2_reg <= icmp_ln724_reg_2194_pp0_iter1_reg;
        icmp_ln724_reg_2194_pp0_iter3_reg <= icmp_ln724_reg_2194_pp0_iter2_reg;
        icmp_ln724_reg_2194_pp0_iter4_reg <= icmp_ln724_reg_2194_pp0_iter3_reg;
        icmp_ln724_reg_2194_pp0_iter5_reg <= icmp_ln724_reg_2194_pp0_iter4_reg;
        pix_val_V_3_reg_426_pp0_iter3_reg <= pix_val_V_3_reg_426;
        pix_val_V_3_reg_426_pp0_iter4_reg <= pix_val_V_3_reg_426_pp0_iter3_reg;
        pix_val_V_3_reg_426_pp0_iter5_reg <= pix_val_V_3_reg_426_pp0_iter4_reg;
        pix_val_V_3_reg_426_pp0_iter6_reg <= pix_val_V_3_reg_426_pp0_iter5_reg;
        pix_val_V_4_reg_491_pp0_iter4_reg <= pix_val_V_4_reg_491;
        pix_val_V_4_reg_491_pp0_iter5_reg <= pix_val_V_4_reg_491_pp0_iter4_reg;
        pix_val_V_reg_501_pp0_iter4_reg <= pix_val_V_reg_501;
        pix_val_V_reg_501_pp0_iter5_reg <= pix_val_V_reg_501_pp0_iter4_reg;
        ret_23_reg_2316_pp0_iter3_reg <= ret_23_reg_2316;
        ret_25_reg_2321_pp0_iter3_reg <= ret_25_reg_2321;
        tmp_9_reg_2198_pp0_iter2_reg <= tmp_9_reg_2198_pp0_iter1_reg;
        tmp_9_reg_2198_pp0_iter3_reg <= tmp_9_reg_2198_pp0_iter2_reg;
        tmp_9_reg_2198_pp0_iter4_reg <= tmp_9_reg_2198_pp0_iter3_reg;
        tmp_9_reg_2198_pp0_iter5_reg <= tmp_9_reg_2198_pp0_iter4_reg;
        tmp_9_reg_2198_pp0_iter6_reg <= tmp_9_reg_2198_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln585_fu_763_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln595_reg_2160 <= icmp_ln595_fu_784_p2;
        icmp_ln724_reg_2194 <= icmp_ln724_fu_810_p2;
        tmp_9_reg_2198 <= or_ln785_fu_815_p2[32'd11];
        zext_ln585_reg_2155[11 : 0] <= zext_ln585_fu_768_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
        pixWindow_val_val_V_0_0_0_fu_184 <= ap_phi_mux_pixWindow_val_val_V_0_1_0_3_i_i_phi_fu_457_p4;
        pixWindow_val_val_V_0_0_1_fu_188 <= ap_phi_mux_pixWindow_val_val_V_0_1_1_3_i_i_phi_fu_448_p4;
        pixWindow_val_val_V_0_0_2_fu_192 <= ap_phi_mux_pixWindow_val_val_V_0_1_2_3_i_i_phi_fu_439_p4;
        pixWindow_val_val_V_0_1_0_fu_196 <= pixWindow_val_val_V_0_2_0_fu_268;
        pixWindow_val_val_V_0_1_1_fu_200 <= pixWindow_val_val_V_0_2_1_fu_272;
        pixWindow_val_val_V_0_1_2_fu_204 <= pixWindow_val_val_V_0_2_2_fu_276;
        pixWindow_val_val_V_1_1_0_fu_208 <= pixWindow_val_val_V_1_1_0_1_fu_256;
        pixWindow_val_val_V_1_1_1_fu_212 <= pixWindow_val_val_V_1_1_1_1_fu_260;
        pixWindow_val_val_V_1_1_2_fu_216 <= pixWindow_val_val_V_1_1_2_1_fu_264;
        pixWindow_val_val_V_2_0_0_fu_220 <= ap_phi_mux_pixWindow_val_val_V_2_1_0_3_i_i_phi_fu_410_p4;
        pixWindow_val_val_V_2_0_1_fu_224 <= ap_phi_mux_pixWindow_val_val_V_2_1_1_3_i_i_phi_fu_401_p4;
        pixWindow_val_val_V_2_0_2_fu_228 <= ap_phi_mux_pixWindow_val_val_V_2_1_2_3_i_i_phi_fu_392_p4;
        pixWindow_val_val_V_2_1_0_fu_232 <= pixWindow_val_val_V_2_2_0_fu_244;
        pixWindow_val_val_V_2_1_1_fu_236 <= pixWindow_val_val_V_2_2_1_fu_248;
        pixWindow_val_val_V_2_1_2_fu_240 <= pixWindow_val_val_V_2_2_2_fu_252;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln595_reg_2160 == 1'd1) & (icmp_ln585_reg_2151 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_val_val_V_0_2_0_fu_268 <= pixBuf_val_V_2_0_fu_852_p1;
        pixWindow_val_val_V_0_2_1_fu_272 <= {{lineBuffer_val_V_1_q1[15:8]}};
        pixWindow_val_val_V_0_2_2_fu_276 <= {{lineBuffer_val_V_1_q1[23:16]}};
        pixWindow_val_val_V_1_1_0_1_fu_256 <= pixBuf_val_V_0_0_1_fu_828_p1;
        pixWindow_val_val_V_1_1_1_1_fu_260 <= {{lineBuffer_val_V_0_q1[15:8]}};
        pixWindow_val_val_V_1_1_2_1_fu_264 <= {{lineBuffer_val_V_0_q1[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln724_reg_2194_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
        ret_23_reg_2316 <= ret_23_fu_1294_p2;
        ret_25_reg_2321 <= ret_25_fu_1315_p2;
        tmp_1_reg_2289 <= ret_9_fu_1217_p2[32'd8];
        tmp_2_reg_2300 <= ret_10_fu_1239_p2[32'd8];
        tmp_3_reg_2311 <= ret_11_fu_1261_p2[32'd8];
        tmp_reg_2273 <= ret_fu_1195_p2[32'd8];
        trunc_ln180_1_reg_2283 <= trunc_ln180_1_fu_1223_p1;
        trunc_ln180_2_reg_2294 <= trunc_ln180_2_fu_1245_p1;
        trunc_ln180_3_reg_2305 <= trunc_ln180_3_fu_1267_p1;
        trunc_ln180_reg_2267 <= trunc_ln180_fu_1201_p1;
        zext_ln1347_1_reg_2262[7 : 0] <= zext_ln1347_1_fu_1191_p1[7 : 0];
        zext_ln1347_2_reg_2278[7 : 0] <= zext_ln1347_2_fu_1213_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln724_reg_2194_pp0_iter4_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter4_reg == 1'd0))) begin
        sub_ln69_reg_2371 <= sub_ln69_fu_1755_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln574_1_i_reg_2086 <= {{bayerPhase_c_dout[15:1]}};
        x_phase_reg_2081 <= x_phase_fu_665_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_2_reg_2097 <= y_2_fu_685_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_pp0_exit_iter2_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter2_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln585_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln582_fu_691_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downleft_val_V_1_phi_fu_419_p4 = pixWindow_val_val_V_2_0_1_fu_224;
        end else if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downleft_val_V_1_phi_fu_419_p4 = select_ln662_13_fu_1140_p3;
        end else begin
            ap_phi_mux_downleft_val_V_1_phi_fu_419_p4 = ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_416;
        end
    end else begin
        ap_phi_mux_downleft_val_V_1_phi_fu_419_p4 = ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_416;
    end
end

always @ (*) begin
    if ((((enable_V_8_fu_1604_p3 == 6'd26) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd24) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd10) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd8) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd60) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd56) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd52) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd48) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd63) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd62) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd31) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd30) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_V_1_phi_fu_584_p14 = 1'd1;
    end else if (((~(enable_V_8_fu_1604_p3 == 6'd33) & ~(enable_V_8_fu_1604_p3 == 6'd32) & ~(enable_V_8_fu_1604_p3 == 6'd1) & ~(enable_V_8_fu_1604_p3 == 6'd0) & ~(enable_V_8_fu_1604_p3 == 6'd26) & ~(enable_V_8_fu_1604_p3 == 6'd24) & ~(enable_V_8_fu_1604_p3 == 6'd10) & ~(enable_V_8_fu_1604_p3 == 6'd8) & ~(enable_V_8_fu_1604_p3 == 6'd60) & ~(enable_V_8_fu_1604_p3 == 6'd56) & ~(enable_V_8_fu_1604_p3 == 6'd52) & ~(enable_V_8_fu_1604_p3 == 6'd48) & ~(enable_V_8_fu_1604_p3 == 6'd15) & ~(enable_V_8_fu_1604_p3 == 6'd11) & ~(enable_V_8_fu_1604_p3 == 6'd7) & ~(enable_V_8_fu_1604_p3 == 6'd3) & ~(enable_V_8_fu_1604_p3 == 6'd55) & ~(enable_V_8_fu_1604_p3 == 6'd53) & ~(enable_V_8_fu_1604_p3 == 6'd39) & ~(enable_V_8_fu_1604_p3 == 6'd37) & ~(enable_V_8_fu_1604_p3 == 6'd63) & ~(enable_V_8_fu_1604_p3 == 6'd62) & ~(enable_V_8_fu_1604_p3 == 6'd31) & ~(enable_V_8_fu_1604_p3 == 6'd30) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd33) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd32) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd1) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd0) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd15) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd11) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd7) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd3) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd55) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd53) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd39) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd37) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_V_1_phi_fu_584_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_1_phi_fu_584_p14 = ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_581;
    end
end

always @ (*) begin
    if ((((enable_V_8_fu_1604_p3 == 6'd33) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd32) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd1) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd0) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd60) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd56) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd52) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd48) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd55) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd53) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd39) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd37) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_V_2_phi_fu_558_p14 = 1'd1;
    end else if (((~(enable_V_8_fu_1604_p3 == 6'd33) & ~(enable_V_8_fu_1604_p3 == 6'd32) & ~(enable_V_8_fu_1604_p3 == 6'd1) & ~(enable_V_8_fu_1604_p3 == 6'd0) & ~(enable_V_8_fu_1604_p3 == 6'd26) & ~(enable_V_8_fu_1604_p3 == 6'd24) & ~(enable_V_8_fu_1604_p3 == 6'd10) & ~(enable_V_8_fu_1604_p3 == 6'd8) & ~(enable_V_8_fu_1604_p3 == 6'd60) & ~(enable_V_8_fu_1604_p3 == 6'd56) & ~(enable_V_8_fu_1604_p3 == 6'd52) & ~(enable_V_8_fu_1604_p3 == 6'd48) & ~(enable_V_8_fu_1604_p3 == 6'd15) & ~(enable_V_8_fu_1604_p3 == 6'd11) & ~(enable_V_8_fu_1604_p3 == 6'd7) & ~(enable_V_8_fu_1604_p3 == 6'd3) & ~(enable_V_8_fu_1604_p3 == 6'd55) & ~(enable_V_8_fu_1604_p3 == 6'd53) & ~(enable_V_8_fu_1604_p3 == 6'd39) & ~(enable_V_8_fu_1604_p3 == 6'd37) & ~(enable_V_8_fu_1604_p3 == 6'd63) & ~(enable_V_8_fu_1604_p3 == 6'd62) & ~(enable_V_8_fu_1604_p3 == 6'd31) & ~(enable_V_8_fu_1604_p3 == 6'd30) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd26) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd24) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd10) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd8) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd15) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd11) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd7) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd3) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd63) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd62) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd31) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd30) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_V_2_phi_fu_558_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_2_phi_fu_558_p14 = ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_555;
    end
end

always @ (*) begin
    if ((((enable_V_8_fu_1604_p3 == 6'd33) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd32) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd1) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd0) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd26) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd24) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd10) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd8) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd15) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd11) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd7) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd3) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_V_3_phi_fu_532_p14 = 1'd1;
    end else if (((~(enable_V_8_fu_1604_p3 == 6'd33) & ~(enable_V_8_fu_1604_p3 == 6'd32) & ~(enable_V_8_fu_1604_p3 == 6'd1) & ~(enable_V_8_fu_1604_p3 == 6'd0) & ~(enable_V_8_fu_1604_p3 == 6'd26) & ~(enable_V_8_fu_1604_p3 == 6'd24) & ~(enable_V_8_fu_1604_p3 == 6'd10) & ~(enable_V_8_fu_1604_p3 == 6'd8) & ~(enable_V_8_fu_1604_p3 == 6'd60) & ~(enable_V_8_fu_1604_p3 == 6'd56) & ~(enable_V_8_fu_1604_p3 == 6'd52) & ~(enable_V_8_fu_1604_p3 == 6'd48) & ~(enable_V_8_fu_1604_p3 == 6'd15) & ~(enable_V_8_fu_1604_p3 == 6'd11) & ~(enable_V_8_fu_1604_p3 == 6'd7) & ~(enable_V_8_fu_1604_p3 == 6'd3) & ~(enable_V_8_fu_1604_p3 == 6'd55) & ~(enable_V_8_fu_1604_p3 == 6'd53) & ~(enable_V_8_fu_1604_p3 == 6'd39) & ~(enable_V_8_fu_1604_p3 == 6'd37) & ~(enable_V_8_fu_1604_p3 == 6'd63) & ~(enable_V_8_fu_1604_p3 == 6'd62) & ~(enable_V_8_fu_1604_p3 == 6'd31) & ~(enable_V_8_fu_1604_p3 == 6'd30) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd60) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd56) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd52) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd48) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd55) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd53) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd39) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd37) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd63) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd62) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd31) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd30) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_V_3_phi_fu_532_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_3_phi_fu_532_p14 = ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_529;
    end
end

always @ (*) begin
    if ((((enable_V_8_fu_1604_p3 == 6'd15) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd11) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd7) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd3) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd55) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd53) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd39) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd37) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd63) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd62) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd31) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd30) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_V_phi_fu_610_p14 = 1'd1;
    end else if (((~(enable_V_8_fu_1604_p3 == 6'd33) & ~(enable_V_8_fu_1604_p3 == 6'd32) & ~(enable_V_8_fu_1604_p3 == 6'd1) & ~(enable_V_8_fu_1604_p3 == 6'd0) & ~(enable_V_8_fu_1604_p3 == 6'd26) & ~(enable_V_8_fu_1604_p3 == 6'd24) & ~(enable_V_8_fu_1604_p3 == 6'd10) & ~(enable_V_8_fu_1604_p3 == 6'd8) & ~(enable_V_8_fu_1604_p3 == 6'd60) & ~(enable_V_8_fu_1604_p3 == 6'd56) & ~(enable_V_8_fu_1604_p3 == 6'd52) & ~(enable_V_8_fu_1604_p3 == 6'd48) & ~(enable_V_8_fu_1604_p3 == 6'd15) & ~(enable_V_8_fu_1604_p3 == 6'd11) & ~(enable_V_8_fu_1604_p3 == 6'd7) & ~(enable_V_8_fu_1604_p3 == 6'd3) & ~(enable_V_8_fu_1604_p3 == 6'd55) & ~(enable_V_8_fu_1604_p3 == 6'd53) & ~(enable_V_8_fu_1604_p3 == 6'd39) & ~(enable_V_8_fu_1604_p3 == 6'd37) & ~(enable_V_8_fu_1604_p3 == 6'd63) & ~(enable_V_8_fu_1604_p3 == 6'd62) & ~(enable_V_8_fu_1604_p3 == 6'd31) & ~(enable_V_8_fu_1604_p3 == 6'd30) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd33) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd32) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd1) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd0) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd26) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd24) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd10) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd8) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd60) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd56) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd52) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)) | ((enable_V_8_fu_1604_p3 == 6'd48) & (icmp_ln724_reg_2194_pp0_iter3_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_V_phi_fu_610_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_V_phi_fu_610_p14 = ap_phi_reg_pp0_iter4_en_rgd_V_reg_607;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_0_3_i_i_phi_fu_457_p4 = pixWindow_val_val_V_0_1_0_fu_196;
        end else if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_0_3_i_i_phi_fu_457_p4 = select_ln662_2_fu_1057_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_1_0_3_i_i_phi_fu_457_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_0_3_i_i_reg_454;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_1_0_3_i_i_phi_fu_457_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_0_3_i_i_reg_454;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_1_3_i_i_phi_fu_448_p4 = pixWindow_val_val_V_0_1_1_fu_200;
        end else if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_1_3_i_i_phi_fu_448_p4 = select_ln662_1_fu_1049_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_1_1_3_i_i_phi_fu_448_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_1_3_i_i_reg_445;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_1_1_3_i_i_phi_fu_448_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_1_3_i_i_reg_445;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_2_3_i_i_phi_fu_439_p4 = pixWindow_val_val_V_0_1_2_fu_204;
        end else if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_0_1_2_3_i_i_phi_fu_439_p4 = select_ln662_fu_1041_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_0_1_2_3_i_i_phi_fu_439_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_2_3_i_i_reg_436;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_0_1_2_3_i_i_phi_fu_439_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_2_3_i_i_reg_436;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_0_3_i_i_phi_fu_410_p4 = pixWindow_val_val_V_2_1_0_fu_232;
        end else if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_0_3_i_i_phi_fu_410_p4 = select_ln662_11_fu_1125_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_1_0_3_i_i_phi_fu_410_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_0_3_i_i_reg_407;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_1_0_3_i_i_phi_fu_410_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_0_3_i_i_reg_407;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_1_3_i_i_phi_fu_401_p4 = pixWindow_val_val_V_2_1_1_fu_236;
        end else if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_1_3_i_i_phi_fu_401_p4 = select_ln662_10_fu_1117_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_1_1_3_i_i_phi_fu_401_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_1_3_i_i_reg_398;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_1_1_3_i_i_phi_fu_401_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_1_3_i_i_reg_398;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_2_3_i_i_phi_fu_392_p4 = pixWindow_val_val_V_2_1_2_fu_240;
        end else if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_val_val_V_2_1_2_3_i_i_phi_fu_392_p4 = select_ln662_9_fu_1109_p3;
        end else begin
            ap_phi_mux_pixWindow_val_val_V_2_1_2_3_i_i_phi_fu_392_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_2_3_i_i_reg_389;
        end
    end else begin
        ap_phi_mux_pixWindow_val_val_V_2_1_2_3_i_i_phi_fu_392_p4 = ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_2_3_i_i_reg_389;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pix_val_V_3_phi_fu_429_p4 = pixWindow_val_val_V_1_1_1_fu_212;
        end else if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pix_val_V_3_phi_fu_429_p4 = pixWindow_val_val_V_1_2_1_fu_1094_p3;
        end else begin
            ap_phi_mux_pix_val_V_3_phi_fu_429_p4 = ap_phi_reg_pp0_iter2_pix_val_V_3_reg_426;
        end
    end else begin
        ap_phi_mux_pix_val_V_3_phi_fu_429_p4 = ap_phi_reg_pp0_iter2_pix_val_V_3_reg_426;
    end
end

always @ (*) begin
    if ((icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upleft_val_V_1_phi_fu_466_p4 = pixWindow_val_val_V_0_0_1_fu_188;
        end else if ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upleft_val_V_1_phi_fu_466_p4 = select_ln662_4_fu_1072_p3;
        end else begin
            ap_phi_mux_upleft_val_V_1_phi_fu_466_p4 = ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_463;
        end
    end else begin
        ap_phi_mux_upleft_val_V_1_phi_fu_466_p4 = ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_463;
    end
end

always @ (*) begin
    if (((icmp_ln585_reg_2151 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_z_1_phi_fu_382_p4 = z_reg_2146;
    end else begin
        ap_phi_mux_z_1_phi_fu_382_p4 = z_1_reg_378;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        bayerPhase_c9_blk_n = bayerPhase_c9_full_n;
    end else begin
        bayerPhase_c9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((bayerPhase_c9_full_n == 1'b0) | (bayerPhase_c_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        bayerPhase_c9_write = 1'b1;
    end else begin
        bayerPhase_c9_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        bayerPhase_c_blk_n = bayerPhase_c_empty_n;
    end else begin
        bayerPhase_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((bayerPhase_c9_full_n == 1'b0) | (bayerPhase_c_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        bayerPhase_c_read = 1'b1;
    end else begin
        bayerPhase_c_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln582_fu_691_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_0_ce0 = 1'b1;
    end else begin
        lineBuffer_val_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_0_ce1 = 1'b1;
    end else begin
        lineBuffer_val_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp37_i_i_reg_2135 == 1'd1) & (icmp_ln595_reg_2160 == 1'd1) & (icmp_ln585_reg_2151 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_0_we0 = 1'b1;
    end else begin
        lineBuffer_val_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_val_V_1_ce0 = 1'b1;
    end else begin
        lineBuffer_val_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_val_V_1_ce1 = 1'b1;
    end else begin
        lineBuffer_val_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0))) begin
        lineBuffer_val_V_1_we0 = 1'b1;
    end else begin
        lineBuffer_val_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_9_reg_2198_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outImg_blk_n = outImg_full_n;
    end else begin
        outImg_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_9_reg_2198_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outImg_write = 1'b1;
    end else begin
        outImg_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((cmp37_i_i_reg_2135 == 1'd1) & (icmp_ln595_reg_2160 == 1'd1) & (icmp_ln585_reg_2151 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcImg_blk_n = srcImg_empty_n;
    end else begin
        srcImg_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op120_read_state4 == 1'b1))) begin
        srcImg_read = 1'b1;
    end else begin
        srcImg_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((bayerPhase_c9_full_n == 1'b0) | (bayerPhase_c_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln582_fu_691_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) & ~((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1346_fu_1685_p2 = ($signed(sext_ln1346_1_fu_1664_p1) + $signed(sext_ln1346_2_fu_1681_p1));

assign add_ln582_fu_679_p2 = (trunc_ln1017_1_fu_655_p1 + 12'd1);

assign agdiff_V_1_fu_1412_p3 = ((tmp_1_reg_2289[0:0] == 1'b1) ? sub_ln180_1_fu_1407_p2 : trunc_ln180_1_reg_2283);

assign agdiff_V_2_fu_1423_p3 = ((tmp_2_reg_2300[0:0] == 1'b1) ? sub_ln180_2_fu_1418_p2 : trunc_ln180_2_reg_2294);

assign agdiff_V_3_fu_1434_p3 = ((tmp_3_reg_2311[0:0] == 1'b1) ? sub_ln180_3_fu_1429_p2 : trunc_ln180_3_reg_2305);

assign agdiff_V_fu_1401_p3 = ((tmp_reg_2273[0:0] == 1'b1) ? sub_ln180_fu_1396_p2 : trunc_ln180_reg_2267);

assign and219_cast_i_i_fu_716_p1 = out_y_cast_i_i_fu_710_p2;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_9_reg_2198_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (outImg_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (srcImg_empty_n == 1'b0) & (ap_predicate_op120_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_9_reg_2198_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (outImg_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (srcImg_empty_n == 1'b0) & (ap_predicate_op120_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_9_reg_2198_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (outImg_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (srcImg_empty_n == 1'b0) & (ap_predicate_op120_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((bayerPhase_c9_full_n == 1'b0) | (bayerPhase_c_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter7 = ((tmp_9_reg_2198_pp0_iter6_reg == 1'd0) & (outImg_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((srcImg_empty_n == 1'b0) & (ap_predicate_op120_read_state4 == 1'b1));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_799 = ((icmp_ln595_reg_2160 == 1'd1) & (icmp_ln585_reg_2151 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_102 = (ap_predicate_op102_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_106 = (ap_predicate_op106_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_124 = (ap_predicate_op124_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_175 = (ap_predicate_op175_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_90 = (ap_predicate_op90_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_92 = (ap_predicate_op92_load_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state3_pp0_iter0_stage0 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_b_1_reg_642 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_val_V_0_reg_482 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_473 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_4_reg_491 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_reg_501 = 'bx;

assign ap_phi_reg_pp0_iter0_r_1_reg_633 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_val_V_0_reg_520 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_511 = 'bx;

assign ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_416 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_0_3_i_i_reg_454 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_1_3_i_i_reg_445 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_0_1_2_3_i_i_reg_436 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_0_3_i_i_reg_407 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_1_3_i_i_reg_398 = 'bx;

assign ap_phi_reg_pp0_iter2_pixWindow_val_val_V_2_1_2_3_i_i_reg_389 = 'bx;

assign ap_phi_reg_pp0_iter2_pix_val_V_3_reg_426 = 'bx;

assign ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_463 = 'bx;

assign ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_581 = 'bx;

assign ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_555 = 'bx;

assign ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_529 = 'bx;

assign ap_phi_reg_pp0_iter4_en_rgd_V_reg_607 = 'bx;

always @ (*) begin
    ap_predicate_op102_load_state4 = ((icmp_ln595_reg_2160 == 1'd1) & (icmp_ln585_reg_2151 == 1'd0));
end

always @ (*) begin
    ap_predicate_op106_load_state4 = ((icmp_ln595_reg_2160 == 1'd1) & (icmp_ln585_reg_2151 == 1'd0));
end

always @ (*) begin
    ap_predicate_op120_read_state4 = ((cmp37_i_i_reg_2135 == 1'd1) & (icmp_ln595_reg_2160 == 1'd1) & (icmp_ln585_reg_2151 == 1'd0));
end

always @ (*) begin
    ap_predicate_op124_store_state4 = ((cmp37_i_i_reg_2135 == 1'd1) & (icmp_ln595_reg_2160 == 1'd1) & (icmp_ln585_reg_2151 == 1'd0));
end

always @ (*) begin
    ap_predicate_op175_store_state5 = ((icmp_ln595_reg_2160_pp0_iter1_reg == 1'd1) & (icmp_ln585_reg_2151_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op90_load_state3 = ((icmp_ln595_fu_784_p2 == 1'd1) & (icmp_ln585_fu_763_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op92_load_state3 = ((icmp_ln595_fu_784_p2 == 1'd1) & (icmp_ln585_fu_763_p2 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign b_fu_1790_p3 = ((red_reg_2116[0:0] == 1'b1) ? sub_ln69_reg_2371 : zext_ln79_fu_1780_p1);

assign bayerPhase_c9_din = bayerPhase_c_dout;

assign cmp110_i_i_fu_789_p2 = ((ap_phi_mux_z_1_phi_fu_382_p4 == 12'd0) ? 1'b1 : 1'b0);

assign cmp140_i_i_fu_751_p2 = ((y_reg_367 != 11'd0) ? 1'b1 : 1'b0);

assign cmp37_i_i_fu_746_p2 = ((y_reg_367 < trunc_ln1017_fu_651_p1) ? 1'b1 : 1'b0);

assign empty_124_fu_696_p1 = y_reg_367[0:0];

assign enable_V_1_fu_1456_p3 = {{1'd1}, {enable_V_fu_1440_p2}};

assign enable_V_2_fu_1464_p3 = ((icmp_ln878_fu_1450_p2[0:0] == 1'b1) ? enable_V_1_fu_1456_p3 : zext_ln721_fu_1446_p1);

assign enable_V_3_fu_1490_p3 = ((icmp_ln878_2_fu_1476_p2[0:0] == 1'b1) ? or_ln_i_fu_1482_p3 : zext_ln721_1_fu_1472_p1);

assign enable_V_4_fu_1559_p3 = {{1'd1}, {enable_V_3_reg_2326}};

assign enable_V_5_fu_1566_p3 = ((icmp_ln878_3_reg_2332[0:0] == 1'b1) ? enable_V_4_fu_1559_p3 : zext_ln721_2_fu_1556_p1);

assign enable_V_6_fu_1585_p3 = ((icmp_ln878_4_reg_2337[0:0] == 1'b1) ? or_ln709_2_i_fu_1577_p3 : zext_ln721_3_fu_1573_p1);

assign enable_V_7_fu_1596_p3 = {{1'd1}, {enable_V_6_fu_1585_p3}};

assign enable_V_8_fu_1604_p3 = ((icmp_ln878_5_reg_2342[0:0] == 1'b1) ? enable_V_7_fu_1596_p3 : zext_ln721_4_fu_1592_p1);

assign enable_V_fu_1440_p2 = ((agdiff_V_fu_1401_p3 < agdiff_V_1_fu_1412_p3) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_691_p2 = ((y_reg_367 == loopHeight_fu_659_p2) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_763_p2 = ((ap_phi_mux_z_1_phi_fu_382_p4 == add_ln582_fu_679_p2) ? 1'b1 : 1'b0);

assign icmp_ln595_fu_784_p2 = ((ap_phi_mux_z_1_phi_fu_382_p4 < trunc_ln1017_1_fu_655_p1) ? 1'b1 : 1'b0);

assign icmp_ln724_fu_810_p2 = ((xor_i_i_reg_2111 == zext_ln724_fu_806_p1) ? 1'b1 : 1'b0);

assign icmp_ln779_fu_1814_p2 = ((tmp_6_fu_1804_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln781_fu_1870_p2 = ((tmp_8_fu_1860_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_1476_p2 = ((agdiff_V_fu_1401_p3 < agdiff_V_3_fu_1434_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_3_fu_1498_p2 = ((agdiff_V_1_fu_1412_p3 < agdiff_V_2_fu_1423_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_4_fu_1504_p2 = ((agdiff_V_1_fu_1412_p3 < agdiff_V_3_fu_1434_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_5_fu_1510_p2 = ((agdiff_V_2_fu_1423_p3 < agdiff_V_3_fu_1434_p3) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1450_p2 = ((agdiff_V_fu_1401_p3 < agdiff_V_2_fu_1423_p3) ? 1'b1 : 1'b0);

assign idxprom238_t_i_i_fu_730_p3 = ((red_fu_725_p2[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign idxprom369_t_i_i_fu_738_p3 = ((red_fu_725_p2[0:0] == 1'b1) ? 2'd2 : 2'd0);

assign lhs_V_3_fu_1645_p2 = ($signed(sext_ln1345_1_fu_1641_p1) + $signed(sext_ln1345_fu_1624_p1));

assign lineBuffer_val_V_0_address0 = lineBuffer_val_V_0_addr_reg_2164;

assign lineBuffer_val_V_0_address1 = zext_ln585_fu_768_p1;

assign lineBuffer_val_V_1_address0 = zext_ln585_reg_2155_pp0_iter1_reg;

assign lineBuffer_val_V_1_address1 = zext_ln585_fu_768_p1;

assign lineBuffer_val_V_1_d0 = {{{select_ln680_2_fu_1169_p3}, {select_ln680_1_fu_1162_p3}}, {select_ln680_fu_1155_p3}};

assign loopHeight_fu_659_p2 = (trunc_ln1017_fu_651_p1 + 11'd1);

assign or_ln301_1_fu_1894_p2 = (tmp_7_fu_1852_p3 | icmp_ln781_fu_1870_p2);

assign or_ln301_fu_1838_p2 = (tmp_5_fu_1796_p3 | icmp_ln779_fu_1814_p2);

assign or_ln709_2_i_fu_1577_p3 = {{1'd1}, {enable_V_5_fu_1566_p3}};

assign or_ln785_fu_815_p2 = (out_y_cast626_i_i_reg_2106 | out_x_fu_778_p2);

assign or_ln_i_fu_1482_p3 = {{1'd1}, {enable_V_2_fu_1464_p3}};

assign outImg_din = {{{select_ln301_3_fu_1900_p3}, {pix_val_V_3_reg_426_pp0_iter6_reg}}, {select_ln301_1_fu_1844_p3}};

assign out_x_fu_778_p2 = ($signed(ap_phi_mux_z_1_phi_fu_382_p4) + $signed(12'd4095));

assign out_y_cast626_i_i_fu_706_p1 = $signed(out_y_fu_700_p2);

assign out_y_cast_i_i_fu_710_p2 = (empty_124_fu_696_p1 ^ 1'd1);

assign out_y_fu_700_p2 = ($signed(y_reg_367) + $signed(11'd2047));

assign pixBuf_val_V_0_0_1_fu_828_p1 = lineBuffer_val_V_0_q1[7:0];

assign pixBuf_val_V_0_0_fu_921_p1 = srcImg_dout[7:0];

assign pixBuf_val_V_2_0_fu_852_p1 = lineBuffer_val_V_1_q1[7:0];

assign pixWindow_val_val_V_1_2_0_fu_1102_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_1_0_1_fu_256 : pixWindow_val_val_V_1_1_0_fu_208);

assign pixWindow_val_val_V_1_2_1_fu_1094_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_1_1_1_fu_260 : pixWindow_val_val_V_1_1_1_fu_212);

assign pixWindow_val_val_V_1_2_2_fu_1087_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_1_1_2_1_fu_264 : pixWindow_val_val_V_1_1_2_fu_216);

assign r_fu_1784_p3 = ((red_reg_2116[0:0] == 1'b1) ? zext_ln79_fu_1780_p1 : sub_ln69_reg_2371);

assign red_fu_725_p2 = ((and219_cast_i_i_fu_716_p1 == trunc_ln574_1_i_reg_2086) ? 1'b1 : 1'b0);

assign ret_10_fu_1239_p2 = (zext_ln1347_fu_1187_p1 - zext_ln1347_3_fu_1235_p1);

assign ret_11_fu_1261_p2 = (zext_ln1347_fu_1187_p1 - zext_ln1347_4_fu_1257_p1);

assign ret_13_fu_1619_p2 = (select_ln1345_fu_1611_p3 & ret_21_reg_2347);

assign ret_15_fu_1636_p2 = (select_ln1345_1_fu_1628_p3 & ret_22_reg_2352);

assign ret_20_fu_1697_p2 = ($signed(sext_ln1346_3_fu_1694_p1) + $signed(sext_ln1346_fu_1691_p1));

assign ret_21_fu_1531_p2 = (zext_ln1347_1_reg_2262 - zext_ln1347_5_fu_1527_p1);

assign ret_22_fu_1551_p2 = (zext_ln1347_2_reg_2278 - zext_ln1347_6_fu_1547_p1);

assign ret_23_fu_1294_p2 = (zext_ln1347_3_fu_1235_p1 - zext_ln1347_7_fu_1290_p1);

assign ret_24_fu_1659_p2 = (select_ln1345_2_fu_1651_p3 & ret_23_reg_2316_pp0_iter3_reg);

assign ret_25_fu_1315_p2 = (zext_ln1347_4_fu_1257_p1 - zext_ln1347_8_fu_1311_p1);

assign ret_26_fu_1676_p2 = (select_ln1345_3_fu_1668_p3 & ret_25_reg_2321_pp0_iter3_reg);

assign ret_9_fu_1217_p2 = (zext_ln1347_fu_1187_p1 - zext_ln1347_2_fu_1213_p1);

assign ret_fu_1195_p2 = (zext_ln1347_fu_1187_p1 - zext_ln1347_1_fu_1191_p1);

assign select_ln1345_1_fu_1628_p3 = ((ap_phi_mux_en_rgd_V_1_phi_fu_584_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1345_2_fu_1651_p3 = ((ap_phi_mux_en_rgd_V_2_phi_fu_558_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1345_3_fu_1668_p3 = ((ap_phi_mux_en_rgd_V_3_phi_fu_532_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1345_fu_1611_p3 = ((ap_phi_mux_en_rgd_V_phi_fu_610_p14[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln1364_fu_1743_p3 = ((tmp_4_fu_1703_p3[0:0] == 1'b1) ? sub_ln1364_1_fu_1727_p2 : trunc_ln1364_2_i_fu_1733_p4);

assign select_ln301_1_fu_1844_p3 = ((or_ln301_fu_1838_p2[0:0] == 1'b1) ? select_ln301_fu_1830_p3 : trunc_ln301_fu_1820_p1);

assign select_ln301_2_fu_1886_p3 = ((xor_ln301_1_fu_1880_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_3_fu_1900_p3 = ((or_ln301_1_fu_1894_p2[0:0] == 1'b1) ? select_ln301_2_fu_1886_p3 : trunc_ln301_1_fu_1876_p1);

assign select_ln301_fu_1830_p3 = ((xor_ln301_fu_1824_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln662_10_fu_1117_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_2_1_fu_248 : pixWindow_val_val_V_2_1_1_fu_236);

assign select_ln662_11_fu_1125_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_2_0_fu_244 : pixWindow_val_val_V_2_1_0_fu_232);

assign select_ln662_12_fu_1133_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_2_2_fu_252 : pixWindow_val_val_V_2_0_2_fu_228);

assign select_ln662_13_fu_1140_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_2_1_fu_248 : pixWindow_val_val_V_2_0_1_fu_224);

assign select_ln662_14_fu_1148_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_2_0_fu_244 : pixWindow_val_val_V_2_0_0_fu_220);

assign select_ln662_1_fu_1049_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_2_1_fu_272 : pixWindow_val_val_V_0_1_1_fu_200);

assign select_ln662_2_fu_1057_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_2_0_fu_268 : pixWindow_val_val_V_0_1_0_fu_196);

assign select_ln662_3_fu_1065_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_2_2_fu_276 : pixWindow_val_val_V_0_0_2_fu_192);

assign select_ln662_4_fu_1072_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_2_1_fu_272 : pixWindow_val_val_V_0_0_1_fu_188);

assign select_ln662_5_fu_1080_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_2_0_fu_268 : pixWindow_val_val_V_0_0_0_fu_184);

assign select_ln662_9_fu_1109_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_2_2_2_fu_252 : pixWindow_val_val_V_2_1_2_fu_240);

assign select_ln662_fu_1041_p3 = ((cmp110_i_i_reg_2175_pp0_iter1_reg[0:0] == 1'b1) ? pixWindow_val_val_V_0_2_2_fu_276 : pixWindow_val_val_V_0_1_2_fu_204);

assign select_ln680_1_fu_1162_p3 = ((cmp140_i_i_reg_2139[0:0] == 1'b1) ? pixWindow_val_val_V_1_1_1_1_fu_260 : pixWindow_val_val_V_2_2_1_fu_248);

assign select_ln680_2_fu_1169_p3 = ((cmp140_i_i_reg_2139[0:0] == 1'b1) ? pixWindow_val_val_V_1_1_2_1_fu_264 : pixWindow_val_val_V_2_2_2_fu_252);

assign select_ln680_fu_1155_p3 = ((cmp140_i_i_reg_2139[0:0] == 1'b1) ? pixWindow_val_val_V_1_1_0_1_fu_256 : pixWindow_val_val_V_2_2_0_fu_244);

assign sext_ln1345_1_fu_1641_p1 = $signed(ret_15_fu_1636_p2);

assign sext_ln1345_fu_1624_p1 = $signed(ret_13_fu_1619_p2);

assign sext_ln1346_1_fu_1664_p1 = $signed(ret_24_fu_1659_p2);

assign sext_ln1346_2_fu_1681_p1 = $signed(ret_26_fu_1676_p2);

assign sext_ln1346_3_fu_1694_p1 = $signed(add_ln1346_reg_2366);

assign sext_ln1346_fu_1691_p1 = $signed(lhs_V_3_reg_2361);

assign start_out = real_start;

assign sub_ln1364_1_fu_1727_p2 = (10'd0 - trunc_ln1364_1_i_fu_1717_p4);

assign sub_ln1364_fu_1711_p2 = (11'd0 - ret_20_fu_1697_p2);

assign sub_ln180_1_fu_1407_p2 = (8'd0 - trunc_ln180_1_reg_2283);

assign sub_ln180_2_fu_1418_p2 = (8'd0 - trunc_ln180_2_reg_2294);

assign sub_ln180_3_fu_1429_p2 = (8'd0 - trunc_ln180_3_reg_2305);

assign sub_ln180_fu_1396_p2 = (8'd0 - trunc_ln180_reg_2267);

assign sub_ln69_fu_1755_p2 = (zext_ln1347_9_fu_1751_p1 - select_ln1364_fu_1743_p3);

assign tmp_4_fu_1703_p3 = ret_20_fu_1697_p2[32'd10];

assign tmp_5_fu_1796_p3 = ap_phi_reg_pp0_iter7_r_1_reg_633[32'd9];

assign tmp_6_fu_1804_p4 = {{ap_phi_reg_pp0_iter7_r_1_reg_633[9:8]}};

assign tmp_7_fu_1852_p3 = ap_phi_reg_pp0_iter7_b_1_reg_642[32'd9];

assign tmp_8_fu_1860_p4 = {{ap_phi_reg_pp0_iter7_b_1_reg_642[9:8]}};

assign trunc_ln1017_1_fu_655_p1 = width[11:0];

assign trunc_ln1017_fu_651_p1 = height[10:0];

assign trunc_ln1364_1_i_fu_1717_p4 = {{sub_ln1364_fu_1711_p2[10:1]}};

assign trunc_ln1364_2_i_fu_1733_p4 = {{ret_20_fu_1697_p2[10:1]}};

assign trunc_ln180_1_fu_1223_p1 = ret_9_fu_1217_p2[7:0];

assign trunc_ln180_2_fu_1245_p1 = ret_10_fu_1239_p2[7:0];

assign trunc_ln180_3_fu_1267_p1 = ret_11_fu_1261_p2[7:0];

assign trunc_ln180_fu_1201_p1 = ret_fu_1195_p2[7:0];

assign trunc_ln301_1_fu_1876_p1 = ap_phi_reg_pp0_iter7_b_1_reg_642[7:0];

assign trunc_ln301_fu_1820_p1 = ap_phi_reg_pp0_iter7_r_1_reg_633[7:0];

assign trunc_ln593_fu_774_p1 = ap_phi_mux_z_1_phi_fu_382_p4[0:0];

assign x_phase_fu_665_p1 = bayerPhase_c_dout[0:0];

assign xor_i_i_fu_720_p2 = (trunc_ln574_1_i_reg_2086 ^ and219_cast_i_i_fu_716_p1);

assign xor_ln301_1_fu_1880_p2 = (tmp_7_fu_1852_p3 ^ 1'd1);

assign xor_ln301_fu_1824_p2 = (tmp_5_fu_1796_p3 ^ 1'd1);

assign xor_ln724_1_fu_800_p2 = (xor_ln724_fu_795_p2 ^ 1'd1);

assign xor_ln724_fu_795_p2 = (x_phase_reg_2081 ^ trunc_ln593_fu_774_p1);

assign y_2_fu_685_p2 = (y_reg_367 + 11'd1);

assign z_fu_757_p2 = (ap_phi_mux_z_1_phi_fu_382_p4 + 12'd1);

assign zext_ln1347_1_fu_1191_p1 = ap_phi_mux_upleft_val_V_1_phi_fu_466_p4;

assign zext_ln1347_2_fu_1213_p1 = ap_phi_mux_downleft_val_V_1_phi_fu_419_p4;

assign zext_ln1347_3_fu_1235_p1 = pixWindow_val_val_V_0_2_1_fu_272;

assign zext_ln1347_4_fu_1257_p1 = pixWindow_val_val_V_2_2_1_fu_248;

assign zext_ln1347_5_fu_1527_p1 = tmp_1_i_fu_1516_p5;

assign zext_ln1347_6_fu_1547_p1 = tmp_2_i_fu_1536_p5;

assign zext_ln1347_7_fu_1290_p1 = tmp_3_i_fu_1279_p5;

assign zext_ln1347_8_fu_1311_p1 = tmp_4_i_fu_1300_p5;

assign zext_ln1347_9_fu_1751_p1 = pix_val_V_3_reg_426_pp0_iter4_reg;

assign zext_ln1347_fu_1187_p1 = ap_phi_mux_pix_val_V_3_phi_fu_429_p4;

assign zext_ln585_fu_768_p1 = z_fu_757_p2;

assign zext_ln715_fu_1761_p1 = pix_val_V_reg_501_pp0_iter5_reg;

assign zext_ln717_fu_1765_p1 = pix_val_V_4_reg_491_pp0_iter5_reg;

assign zext_ln721_1_fu_1472_p1 = enable_V_2_fu_1464_p3;

assign zext_ln721_2_fu_1556_p1 = enable_V_3_reg_2326;

assign zext_ln721_3_fu_1573_p1 = enable_V_5_fu_1566_p3;

assign zext_ln721_4_fu_1592_p1 = enable_V_6_fu_1585_p3;

assign zext_ln721_fu_1446_p1 = enable_V_fu_1440_p2;

assign zext_ln724_fu_806_p1 = xor_ln724_1_fu_800_p2;

assign zext_ln79_fu_1780_p1 = tmp_i_fu_1769_p5;

always @ (posedge ap_clk) begin
    idxprom238_t_i_i_reg_2122[0] <= 1'b0;
    idxprom369_t_i_i_reg_2127[0] <= 1'b0;
    zext_ln585_reg_2155[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_reg_2155_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln1347_1_reg_2262[8] <= 1'b0;
    zext_ln1347_2_reg_2278[8] <= 1'b0;
end

endmodule //design_1_v_demosaic_0_2_DebayerRatBorBatR
