{"Source Block": ["hdl/projects/ad9625x2_fmc/vc707/system_top.v@231:241@HdlIdDef", "  inout             drst_0;\n  inout             arst_0;\n\n  // internal registers\n\n  reg               dma_wr = 'd0;\n  reg               dma_sync = 'd0;\n  reg     [511:0]   dma_data = 'd0;\n\n  // internal signals\n\n"], "Clone Blocks": [["hdl/projects/ad9671_fmc/zc706/system_top.v@171:181", "  inout           prcq_cnv;\n  inout           prcq_sdo;\n\n  // internal registers\n\n  reg             dma_wr = 'd0;\n  reg             dma_sync = 'd0;\n  reg    [127:0]  dma_data = 'd0;\n\n  // internal signals\n\n"], ["hdl/projects/ad9625x2_fmc/vc707/system_top.v@232:242", "  inout             arst_0;\n\n  // internal registers\n\n  reg               dma_wr = 'd0;\n  reg               dma_sync = 'd0;\n  reg     [511:0]   dma_data = 'd0;\n\n  // internal signals\n\n  wire    [ 18:0]   gpio_i;\n"]], "Diff Content": {"Delete": [[236, "  reg               dma_wr = 'd0;\n"]], "Add": []}}