
Data_collection.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000812c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001978  080082d0  080082d0  000092d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c48  08009c48  0000b1e8  2**0
                  CONTENTS
  4 .ARM          00000008  08009c48  08009c48  0000ac48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c50  08009c50  0000b1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c50  08009c50  0000ac50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009c54  08009c54  0000ac54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08009c58  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000189c  200001e8  08009e40  0000b1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001a84  08009e40  0000ba84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c761  00000000  00000000  0000b218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022ae  00000000  00000000  00017979  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b48  00000000  00000000  00019c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001574b  00000000  00000000  0001a770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000defe  00000000  00000000  0002febb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008a247  00000000  00000000  0003ddb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000c8000  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000892  00000000  00000000  000c8043  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003eec  00000000  00000000  000c88d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  000cc7c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080082b4 	.word	0x080082b4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	080082b4 	.word	0x080082b4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <ST7789_WriteCommand>:
 * @brief Write command to ST7789 controller
 * @param cmd -> command to write
 * @return none
 */
static void ST7789_WriteCommand(uint8_t cmd)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2110      	movs	r1, #16
 8000eb6:	480c      	ldr	r0, [pc, #48]	@ (8000ee8 <ST7789_WriteCommand+0x40>)
 8000eb8:	f002 fd92 	bl	80039e0 <HAL_GPIO_WritePin>
	ST7789_DC_Clr();
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	2102      	movs	r1, #2
 8000ec0:	4809      	ldr	r0, [pc, #36]	@ (8000ee8 <ST7789_WriteCommand+0x40>)
 8000ec2:	f002 fd8d 	bl	80039e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000ec6:	1df9      	adds	r1, r7, #7
 8000ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ecc:	2201      	movs	r2, #1
 8000ece:	4807      	ldr	r0, [pc, #28]	@ (8000eec <ST7789_WriteCommand+0x44>)
 8000ed0:	f003 fa81 	bl	80043d6 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	2110      	movs	r1, #16
 8000ed8:	4803      	ldr	r0, [pc, #12]	@ (8000ee8 <ST7789_WriteCommand+0x40>)
 8000eda:	f002 fd81 	bl	80039e0 <HAL_GPIO_WritePin>
}
 8000ede:	bf00      	nop
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40020000 	.word	0x40020000
 8000eec:	20000b64 	.word	0x20000b64

08000ef0 <ST7789_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
	ST7789_Select();
 8000efa:	2200      	movs	r2, #0
 8000efc:	2110      	movs	r1, #16
 8000efe:	4820      	ldr	r0, [pc, #128]	@ (8000f80 <ST7789_WriteData+0x90>)
 8000f00:	f002 fd6e 	bl	80039e0 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 8000f04:	2201      	movs	r2, #1
 8000f06:	2102      	movs	r1, #2
 8000f08:	481d      	ldr	r0, [pc, #116]	@ (8000f80 <ST7789_WriteData+0x90>)
 8000f0a:	f002 fd69 	bl	80039e0 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once

	while (buff_size > 0) {
 8000f0e:	e02a      	b.n	8000f66 <ST7789_WriteData+0x76>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f16:	4293      	cmp	r3, r2
 8000f18:	bf28      	it	cs
 8000f1a:	4613      	movcs	r3, r2
 8000f1c:	81fb      	strh	r3, [r7, #14]
		#ifdef USE_DMA
			if (DMA_MIN_SIZE <= buff_size)
 8000f1e:	4b19      	ldr	r3, [pc, #100]	@ (8000f84 <ST7789_WriteData+0x94>)
 8000f20:	881b      	ldrh	r3, [r3, #0]
 8000f22:	461a      	mov	r2, r3
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d30e      	bcc.n	8000f48 <ST7789_WriteData+0x58>
			{
				HAL_SPI_Transmit_DMA(&ST7789_SPI_PORT, buff, chunk_size);
 8000f2a:	89fb      	ldrh	r3, [r7, #14]
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	6879      	ldr	r1, [r7, #4]
 8000f30:	4815      	ldr	r0, [pc, #84]	@ (8000f88 <ST7789_WriteData+0x98>)
 8000f32:	f003 fd3d 	bl	80049b0 <HAL_SPI_Transmit_DMA>
				while (ST7789_SPI_PORT.hdmatx->State != HAL_DMA_STATE_READY)
 8000f36:	bf00      	nop
 8000f38:	4b13      	ldr	r3, [pc, #76]	@ (8000f88 <ST7789_WriteData+0x98>)
 8000f3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d1f8      	bne.n	8000f38 <ST7789_WriteData+0x48>
 8000f46:	e006      	b.n	8000f56 <ST7789_WriteData+0x66>
				{}
			}
			else
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8000f48:	89fa      	ldrh	r2, [r7, #14]
 8000f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f4e:	6879      	ldr	r1, [r7, #4]
 8000f50:	480d      	ldr	r0, [pc, #52]	@ (8000f88 <ST7789_WriteData+0x98>)
 8000f52:	f003 fa40 	bl	80043d6 <HAL_SPI_Transmit>
		#else
			HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
		#endif
		buff += chunk_size;
 8000f56:	89fb      	ldrh	r3, [r7, #14]
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 8000f5e:	89fb      	ldrh	r3, [r7, #14]
 8000f60:	683a      	ldr	r2, [r7, #0]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d1d1      	bne.n	8000f10 <ST7789_WriteData+0x20>
	}

	ST7789_UnSelect();
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	2110      	movs	r1, #16
 8000f70:	4803      	ldr	r0, [pc, #12]	@ (8000f80 <ST7789_WriteData+0x90>)
 8000f72:	f002 fd35 	bl	80039e0 <HAL_GPIO_WritePin>
}
 8000f76:	bf00      	nop
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40020000 	.word	0x40020000
 8000f84:	20000010 	.word	0x20000010
 8000f88:	20000b64 	.word	0x20000b64

08000f8c <ST7789_WriteSmallData>:
 * @brief Write data to ST7789 controller, simplify for 8bit data.
 * data -> data to write
 * @return none
 */
static void ST7789_WriteSmallData(uint8_t data)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 8000f96:	2200      	movs	r2, #0
 8000f98:	2110      	movs	r1, #16
 8000f9a:	480c      	ldr	r0, [pc, #48]	@ (8000fcc <ST7789_WriteSmallData+0x40>)
 8000f9c:	f002 fd20 	bl	80039e0 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	2102      	movs	r1, #2
 8000fa4:	4809      	ldr	r0, [pc, #36]	@ (8000fcc <ST7789_WriteSmallData+0x40>)
 8000fa6:	f002 fd1b 	bl	80039e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 8000faa:	1df9      	adds	r1, r7, #7
 8000fac:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	4807      	ldr	r0, [pc, #28]	@ (8000fd0 <ST7789_WriteSmallData+0x44>)
 8000fb4:	f003 fa0f 	bl	80043d6 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8000fb8:	2201      	movs	r2, #1
 8000fba:	2110      	movs	r1, #16
 8000fbc:	4803      	ldr	r0, [pc, #12]	@ (8000fcc <ST7789_WriteSmallData+0x40>)
 8000fbe:	f002 fd0f 	bl	80039e0 <HAL_GPIO_WritePin>
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40020000 	.word	0x40020000
 8000fd0:	20000b64 	.word	0x20000b64

08000fd4 <ST7789_SetRotation>:
 * @brief Set the rotation direction of the display
 * @param m -> rotation parameter(please refer it in st7789.h)
 * @return none
 */
void ST7789_SetRotation(uint8_t m)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 8000fde:	2036      	movs	r0, #54	@ 0x36
 8000fe0:	f7ff ff62 	bl	8000ea8 <ST7789_WriteCommand>
	switch (m) {
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	2b03      	cmp	r3, #3
 8000fe8:	d81a      	bhi.n	8001020 <ST7789_SetRotation+0x4c>
 8000fea:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff0 <ST7789_SetRotation+0x1c>)
 8000fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff0:	08001001 	.word	0x08001001
 8000ff4:	08001009 	.word	0x08001009
 8000ff8:	08001011 	.word	0x08001011
 8000ffc:	08001019 	.word	0x08001019
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 8001000:	20c0      	movs	r0, #192	@ 0xc0
 8001002:	f7ff ffc3 	bl	8000f8c <ST7789_WriteSmallData>
		break;
 8001006:	e00c      	b.n	8001022 <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8001008:	20a0      	movs	r0, #160	@ 0xa0
 800100a:	f7ff ffbf 	bl	8000f8c <ST7789_WriteSmallData>
		break;
 800100e:	e008      	b.n	8001022 <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 8001010:	2000      	movs	r0, #0
 8001012:	f7ff ffbb 	bl	8000f8c <ST7789_WriteSmallData>
		break;
 8001016:	e004      	b.n	8001022 <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8001018:	2060      	movs	r0, #96	@ 0x60
 800101a:	f7ff ffb7 	bl	8000f8c <ST7789_WriteSmallData>
		break;
 800101e:	e000      	b.n	8001022 <ST7789_SetRotation+0x4e>
	default:
		break;
 8001020:	bf00      	nop
	}
}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop

0800102c <ST7789_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 800102c:	b590      	push	{r4, r7, lr}
 800102e:	b087      	sub	sp, #28
 8001030:	af00      	add	r7, sp, #0
 8001032:	4604      	mov	r4, r0
 8001034:	4608      	mov	r0, r1
 8001036:	4611      	mov	r1, r2
 8001038:	461a      	mov	r2, r3
 800103a:	4623      	mov	r3, r4
 800103c:	80fb      	strh	r3, [r7, #6]
 800103e:	4603      	mov	r3, r0
 8001040:	80bb      	strh	r3, [r7, #4]
 8001042:	460b      	mov	r3, r1
 8001044:	807b      	strh	r3, [r7, #2]
 8001046:	4613      	mov	r3, r2
 8001048:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 800104a:	2200      	movs	r2, #0
 800104c:	2110      	movs	r1, #16
 800104e:	4824      	ldr	r0, [pc, #144]	@ (80010e0 <ST7789_SetAddressWindow+0xb4>)
 8001050:	f002 fcc6 	bl	80039e0 <HAL_GPIO_WritePin>
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 8001054:	88fb      	ldrh	r3, [r7, #6]
 8001056:	82fb      	strh	r3, [r7, #22]
 8001058:	887b      	ldrh	r3, [r7, #2]
 800105a:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 800105c:	88bb      	ldrh	r3, [r7, #4]
 800105e:	827b      	strh	r3, [r7, #18]
 8001060:	883b      	ldrh	r3, [r7, #0]
 8001062:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 8001064:	202a      	movs	r0, #42	@ 0x2a
 8001066:	f7ff ff1f 	bl	8000ea8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 800106a:	8afb      	ldrh	r3, [r7, #22]
 800106c:	0a1b      	lsrs	r3, r3, #8
 800106e:	b29b      	uxth	r3, r3
 8001070:	b2db      	uxtb	r3, r3
 8001072:	733b      	strb	r3, [r7, #12]
 8001074:	8afb      	ldrh	r3, [r7, #22]
 8001076:	b2db      	uxtb	r3, r3
 8001078:	737b      	strb	r3, [r7, #13]
 800107a:	8abb      	ldrh	r3, [r7, #20]
 800107c:	0a1b      	lsrs	r3, r3, #8
 800107e:	b29b      	uxth	r3, r3
 8001080:	b2db      	uxtb	r3, r3
 8001082:	73bb      	strb	r3, [r7, #14]
 8001084:	8abb      	ldrh	r3, [r7, #20]
 8001086:	b2db      	uxtb	r3, r3
 8001088:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 800108a:	f107 030c 	add.w	r3, r7, #12
 800108e:	2104      	movs	r1, #4
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff ff2d 	bl	8000ef0 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 8001096:	202b      	movs	r0, #43	@ 0x2b
 8001098:	f7ff ff06 	bl	8000ea8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 800109c:	8a7b      	ldrh	r3, [r7, #18]
 800109e:	0a1b      	lsrs	r3, r3, #8
 80010a0:	b29b      	uxth	r3, r3
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	723b      	strb	r3, [r7, #8]
 80010a6:	8a7b      	ldrh	r3, [r7, #18]
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	727b      	strb	r3, [r7, #9]
 80010ac:	8a3b      	ldrh	r3, [r7, #16]
 80010ae:	0a1b      	lsrs	r3, r3, #8
 80010b0:	b29b      	uxth	r3, r3
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	72bb      	strb	r3, [r7, #10]
 80010b6:	8a3b      	ldrh	r3, [r7, #16]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 80010bc:	f107 0308 	add.w	r3, r7, #8
 80010c0:	2104      	movs	r1, #4
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff ff14 	bl	8000ef0 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 80010c8:	202c      	movs	r0, #44	@ 0x2c
 80010ca:	f7ff feed 	bl	8000ea8 <ST7789_WriteCommand>
	ST7789_UnSelect();
 80010ce:	2201      	movs	r2, #1
 80010d0:	2110      	movs	r1, #16
 80010d2:	4803      	ldr	r0, [pc, #12]	@ (80010e0 <ST7789_SetAddressWindow+0xb4>)
 80010d4:	f002 fc84 	bl	80039e0 <HAL_GPIO_WritePin>
}
 80010d8:	bf00      	nop
 80010da:	371c      	adds	r7, #28
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd90      	pop	{r4, r7, pc}
 80010e0:	40020000 	.word	0x40020000

080010e4 <ST7789_Init>:
 * @brief Initialize ST7789 controller
 * @param none
 * @return none
 */
void ST7789_Init(void)
{
 80010e4:	b590      	push	{r4, r7, lr}
 80010e6:	b08b      	sub	sp, #44	@ 0x2c
 80010e8:	af00      	add	r7, sp, #0
	#ifdef USE_DMA
		memset(disp_buf, 0, sizeof(disp_buf));
 80010ea:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 80010ee:	2100      	movs	r1, #0
 80010f0:	484a      	ldr	r0, [pc, #296]	@ (800121c <ST7789_Init+0x138>)
 80010f2:	f005 f8a9 	bl	8006248 <memset>
	#endif
	HAL_Delay(10);
 80010f6:	200a      	movs	r0, #10
 80010f8:	f001 fe30 	bl	8002d5c <HAL_Delay>
    ST7789_RST_Clr();
 80010fc:	2200      	movs	r2, #0
 80010fe:	2108      	movs	r1, #8
 8001100:	4847      	ldr	r0, [pc, #284]	@ (8001220 <ST7789_Init+0x13c>)
 8001102:	f002 fc6d 	bl	80039e0 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001106:	200a      	movs	r0, #10
 8001108:	f001 fe28 	bl	8002d5c <HAL_Delay>
    ST7789_RST_Set();
 800110c:	2201      	movs	r2, #1
 800110e:	2108      	movs	r1, #8
 8001110:	4843      	ldr	r0, [pc, #268]	@ (8001220 <ST7789_Init+0x13c>)
 8001112:	f002 fc65 	bl	80039e0 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8001116:	2014      	movs	r0, #20
 8001118:	f001 fe20 	bl	8002d5c <HAL_Delay>

    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 800111c:	203a      	movs	r0, #58	@ 0x3a
 800111e:	f7ff fec3 	bl	8000ea8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 8001122:	2055      	movs	r0, #85	@ 0x55
 8001124:	f7ff ff32 	bl	8000f8c <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 8001128:	20b2      	movs	r0, #178	@ 0xb2
 800112a:	f7ff febd 	bl	8000ea8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 800112e:	4a3d      	ldr	r2, [pc, #244]	@ (8001224 <ST7789_Init+0x140>)
 8001130:	f107 0320 	add.w	r3, r7, #32
 8001134:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001138:	6018      	str	r0, [r3, #0]
 800113a:	3304      	adds	r3, #4
 800113c:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 800113e:	f107 0320 	add.w	r3, r7, #32
 8001142:	2105      	movs	r1, #5
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff fed3 	bl	8000ef0 <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 800114a:	2000      	movs	r0, #0
 800114c:	f7ff ff42 	bl	8000fd4 <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0XB7);				//	Gate Control
 8001150:	20b7      	movs	r0, #183	@ 0xb7
 8001152:	f7ff fea9 	bl	8000ea8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 8001156:	2035      	movs	r0, #53	@ 0x35
 8001158:	f7ff ff18 	bl	8000f8c <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 800115c:	20bb      	movs	r0, #187	@ 0xbb
 800115e:	f7ff fea3 	bl	8000ea8 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 8001162:	2019      	movs	r0, #25
 8001164:	f7ff ff12 	bl	8000f8c <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 8001168:	20c0      	movs	r0, #192	@ 0xc0
 800116a:	f7ff fe9d 	bl	8000ea8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 800116e:	202c      	movs	r0, #44	@ 0x2c
 8001170:	f7ff ff0c 	bl	8000f8c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 8001174:	20c2      	movs	r0, #194	@ 0xc2
 8001176:	f7ff fe97 	bl	8000ea8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 800117a:	2001      	movs	r0, #1
 800117c:	f7ff ff06 	bl	8000f8c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 8001180:	20c3      	movs	r0, #195	@ 0xc3
 8001182:	f7ff fe91 	bl	8000ea8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 8001186:	2012      	movs	r0, #18
 8001188:	f7ff ff00 	bl	8000f8c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 800118c:	20c4      	movs	r0, #196	@ 0xc4
 800118e:	f7ff fe8b 	bl	8000ea8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 8001192:	2020      	movs	r0, #32
 8001194:	f7ff fefa 	bl	8000f8c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 8001198:	20c6      	movs	r0, #198	@ 0xc6
 800119a:	f7ff fe85 	bl	8000ea8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 800119e:	200f      	movs	r0, #15
 80011a0:	f7ff fef4 	bl	8000f8c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 80011a4:	20d0      	movs	r0, #208	@ 0xd0
 80011a6:	f7ff fe7f 	bl	8000ea8 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 80011aa:	20a4      	movs	r0, #164	@ 0xa4
 80011ac:	f7ff feee 	bl	8000f8c <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 80011b0:	20a1      	movs	r0, #161	@ 0xa1
 80011b2:	f7ff feeb 	bl	8000f8c <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 80011b6:	20e0      	movs	r0, #224	@ 0xe0
 80011b8:	f7ff fe76 	bl	8000ea8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 80011bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001228 <ST7789_Init+0x144>)
 80011be:	f107 0410 	add.w	r4, r7, #16
 80011c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011c4:	c407      	stmia	r4!, {r0, r1, r2}
 80011c6:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80011c8:	f107 0310 	add.w	r3, r7, #16
 80011cc:	210e      	movs	r1, #14
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff fe8e 	bl	8000ef0 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 80011d4:	20e1      	movs	r0, #225	@ 0xe1
 80011d6:	f7ff fe67 	bl	8000ea8 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 80011da:	4b14      	ldr	r3, [pc, #80]	@ (800122c <ST7789_Init+0x148>)
 80011dc:	463c      	mov	r4, r7
 80011de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011e0:	c407      	stmia	r4!, {r0, r1, r2}
 80011e2:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80011e4:	463b      	mov	r3, r7
 80011e6:	210e      	movs	r1, #14
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff fe81 	bl	8000ef0 <ST7789_WriteData>
	}
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 80011ee:	2021      	movs	r0, #33	@ 0x21
 80011f0:	f7ff fe5a 	bl	8000ea8 <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 80011f4:	2011      	movs	r0, #17
 80011f6:	f7ff fe57 	bl	8000ea8 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 80011fa:	2013      	movs	r0, #19
 80011fc:	f7ff fe54 	bl	8000ea8 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on	
 8001200:	2029      	movs	r0, #41	@ 0x29
 8001202:	f7ff fe51 	bl	8000ea8 <ST7789_WriteCommand>

	HAL_Delay(50);
 8001206:	2032      	movs	r0, #50	@ 0x32
 8001208:	f001 fda8 	bl	8002d5c <HAL_Delay>
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 800120c:	2000      	movs	r0, #0
 800120e:	f000 f80f 	bl	8001230 <ST7789_Fill_Color>
}
 8001212:	bf00      	nop
 8001214:	372c      	adds	r7, #44	@ 0x2c
 8001216:	46bd      	mov	sp, r7
 8001218:	bd90      	pop	{r4, r7, pc}
 800121a:	bf00      	nop
 800121c:	20000204 	.word	0x20000204
 8001220:	40020000 	.word	0x40020000
 8001224:	080082d0 	.word	0x080082d0
 8001228:	080082d8 	.word	0x080082d8
 800122c:	080082e8 	.word	0x080082e8

08001230 <ST7789_Fill_Color>:
 * @brief Fill the DisplayWindow with single color
 * @param color -> color to Fill with
 * @return none
 */
void ST7789_Fill_Color(uint16_t color)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 800123a:	f240 133f 	movw	r3, #319	@ 0x13f
 800123e:	22ef      	movs	r2, #239	@ 0xef
 8001240:	2100      	movs	r1, #0
 8001242:	2000      	movs	r0, #0
 8001244:	f7ff fef2 	bl	800102c <ST7789_SetAddressWindow>
	ST7789_Select();
 8001248:	2200      	movs	r2, #0
 800124a:	2110      	movs	r1, #16
 800124c:	4810      	ldr	r0, [pc, #64]	@ (8001290 <ST7789_Fill_Color+0x60>)
 800124e:	f002 fbc7 	bl	80039e0 <HAL_GPIO_WritePin>

	#ifdef USE_DMA
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 8001252:	2300      	movs	r3, #0
 8001254:	81fb      	strh	r3, [r7, #14]
 8001256:	e00e      	b.n	8001276 <ST7789_Fill_Color+0x46>
		{
			memset(disp_buf, color, sizeof(disp_buf));
 8001258:	88fb      	ldrh	r3, [r7, #6]
 800125a:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 800125e:	4619      	mov	r1, r3
 8001260:	480c      	ldr	r0, [pc, #48]	@ (8001294 <ST7789_Fill_Color+0x64>)
 8001262:	f004 fff1 	bl	8006248 <memset>
			ST7789_WriteData(disp_buf, sizeof(disp_buf));
 8001266:	f44f 6116 	mov.w	r1, #2400	@ 0x960
 800126a:	480a      	ldr	r0, [pc, #40]	@ (8001294 <ST7789_Fill_Color+0x64>)
 800126c:	f7ff fe40 	bl	8000ef0 <ST7789_WriteData>
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 8001270:	89fb      	ldrh	r3, [r7, #14]
 8001272:	3301      	adds	r3, #1
 8001274:	81fb      	strh	r3, [r7, #14]
 8001276:	89fb      	ldrh	r3, [r7, #14]
 8001278:	2b3f      	cmp	r3, #63	@ 0x3f
 800127a:	d9ed      	bls.n	8001258 <ST7789_Fill_Color+0x28>
				for (j = 0; j < ST7789_HEIGHT; j++) {
					uint8_t data[] = {color >> 8, color & 0xFF};
					ST7789_WriteData(data, sizeof(data));
				}
	#endif
	ST7789_UnSelect();
 800127c:	2201      	movs	r2, #1
 800127e:	2110      	movs	r1, #16
 8001280:	4803      	ldr	r0, [pc, #12]	@ (8001290 <ST7789_Fill_Color+0x60>)
 8001282:	f002 fbad 	bl	80039e0 <HAL_GPIO_WritePin>
}
 8001286:	bf00      	nop
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40020000 	.word	0x40020000
 8001294:	20000204 	.word	0x20000204

08001298 <ST7789_DrawPixel>:
 * @param x&y -> coordinate to Draw
 * @param color -> color of the Pixel
 * @return none
 */
void ST7789_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	80fb      	strh	r3, [r7, #6]
 80012a2:	460b      	mov	r3, r1
 80012a4:	80bb      	strh	r3, [r7, #4]
 80012a6:	4613      	mov	r3, r2
 80012a8:	807b      	strh	r3, [r7, #2]
	if ((x < 0) || (x >= ST7789_WIDTH) ||
 80012aa:	88fb      	ldrh	r3, [r7, #6]
 80012ac:	2bef      	cmp	r3, #239	@ 0xef
 80012ae:	d822      	bhi.n	80012f6 <ST7789_DrawPixel+0x5e>
		 (y < 0) || (y >= ST7789_HEIGHT))	return;
 80012b0:	88bb      	ldrh	r3, [r7, #4]
 80012b2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80012b6:	d21e      	bcs.n	80012f6 <ST7789_DrawPixel+0x5e>
	
	ST7789_SetAddressWindow(x, y, x, y);
 80012b8:	88bb      	ldrh	r3, [r7, #4]
 80012ba:	88fa      	ldrh	r2, [r7, #6]
 80012bc:	88b9      	ldrh	r1, [r7, #4]
 80012be:	88f8      	ldrh	r0, [r7, #6]
 80012c0:	f7ff feb4 	bl	800102c <ST7789_SetAddressWindow>
	uint8_t data[] = {color >> 8, color & 0xFF};
 80012c4:	887b      	ldrh	r3, [r7, #2]
 80012c6:	0a1b      	lsrs	r3, r3, #8
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	733b      	strb	r3, [r7, #12]
 80012ce:	887b      	ldrh	r3, [r7, #2]
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	737b      	strb	r3, [r7, #13]
	ST7789_Select();
 80012d4:	2200      	movs	r2, #0
 80012d6:	2110      	movs	r1, #16
 80012d8:	4809      	ldr	r0, [pc, #36]	@ (8001300 <ST7789_DrawPixel+0x68>)
 80012da:	f002 fb81 	bl	80039e0 <HAL_GPIO_WritePin>
	ST7789_WriteData(data, sizeof(data));
 80012de:	f107 030c 	add.w	r3, r7, #12
 80012e2:	2102      	movs	r1, #2
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff fe03 	bl	8000ef0 <ST7789_WriteData>
	ST7789_UnSelect();
 80012ea:	2201      	movs	r2, #1
 80012ec:	2110      	movs	r1, #16
 80012ee:	4804      	ldr	r0, [pc, #16]	@ (8001300 <ST7789_DrawPixel+0x68>)
 80012f0:	f002 fb76 	bl	80039e0 <HAL_GPIO_WritePin>
 80012f4:	e000      	b.n	80012f8 <ST7789_DrawPixel+0x60>
		 (y < 0) || (y >= ST7789_HEIGHT))	return;
 80012f6:	bf00      	nop
}
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40020000 	.word	0x40020000

08001304 <ST7789_DrawLine>:
 * @param x2&y2 -> coordinate of the end point
 * @param color -> color of the line to Draw
 * @return none
 */
void ST7789_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1,
        uint16_t color) {
 8001304:	b590      	push	{r4, r7, lr}
 8001306:	b087      	sub	sp, #28
 8001308:	af00      	add	r7, sp, #0
 800130a:	4604      	mov	r4, r0
 800130c:	4608      	mov	r0, r1
 800130e:	4611      	mov	r1, r2
 8001310:	461a      	mov	r2, r3
 8001312:	4623      	mov	r3, r4
 8001314:	80fb      	strh	r3, [r7, #6]
 8001316:	4603      	mov	r3, r0
 8001318:	80bb      	strh	r3, [r7, #4]
 800131a:	460b      	mov	r3, r1
 800131c:	807b      	strh	r3, [r7, #2]
 800131e:	4613      	mov	r3, r2
 8001320:	803b      	strh	r3, [r7, #0]
	uint16_t swap;
    uint16_t steep = ABS(y1 - y0) > ABS(x1 - x0);
 8001322:	883a      	ldrh	r2, [r7, #0]
 8001324:	88bb      	ldrh	r3, [r7, #4]
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800132c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001330:	8879      	ldrh	r1, [r7, #2]
 8001332:	88fb      	ldrh	r3, [r7, #6]
 8001334:	1acb      	subs	r3, r1, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	bfb8      	it	lt
 800133a:	425b      	neglt	r3, r3
 800133c:	429a      	cmp	r2, r3
 800133e:	bfcc      	ite	gt
 8001340:	2301      	movgt	r3, #1
 8001342:	2300      	movle	r3, #0
 8001344:	b2db      	uxtb	r3, r3
 8001346:	827b      	strh	r3, [r7, #18]
    if (steep) {
 8001348:	8a7b      	ldrh	r3, [r7, #18]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d00b      	beq.n	8001366 <ST7789_DrawLine+0x62>
		swap = x0;
 800134e:	88fb      	ldrh	r3, [r7, #6]
 8001350:	823b      	strh	r3, [r7, #16]
		x0 = y0;
 8001352:	88bb      	ldrh	r3, [r7, #4]
 8001354:	80fb      	strh	r3, [r7, #6]
		y0 = swap;
 8001356:	8a3b      	ldrh	r3, [r7, #16]
 8001358:	80bb      	strh	r3, [r7, #4]

		swap = x1;
 800135a:	887b      	ldrh	r3, [r7, #2]
 800135c:	823b      	strh	r3, [r7, #16]
		x1 = y1;
 800135e:	883b      	ldrh	r3, [r7, #0]
 8001360:	807b      	strh	r3, [r7, #2]
		y1 = swap;
 8001362:	8a3b      	ldrh	r3, [r7, #16]
 8001364:	803b      	strh	r3, [r7, #0]
        //_swap_int16_t(x0, y0);
        //_swap_int16_t(x1, y1);
    }

    if (x0 > x1) {
 8001366:	88fa      	ldrh	r2, [r7, #6]
 8001368:	887b      	ldrh	r3, [r7, #2]
 800136a:	429a      	cmp	r2, r3
 800136c:	d90b      	bls.n	8001386 <ST7789_DrawLine+0x82>
		swap = x0;
 800136e:	88fb      	ldrh	r3, [r7, #6]
 8001370:	823b      	strh	r3, [r7, #16]
		x0 = x1;
 8001372:	887b      	ldrh	r3, [r7, #2]
 8001374:	80fb      	strh	r3, [r7, #6]
		x1 = swap;
 8001376:	8a3b      	ldrh	r3, [r7, #16]
 8001378:	807b      	strh	r3, [r7, #2]

		swap = y0;
 800137a:	88bb      	ldrh	r3, [r7, #4]
 800137c:	823b      	strh	r3, [r7, #16]
		y0 = y1;
 800137e:	883b      	ldrh	r3, [r7, #0]
 8001380:	80bb      	strh	r3, [r7, #4]
		y1 = swap;
 8001382:	8a3b      	ldrh	r3, [r7, #16]
 8001384:	803b      	strh	r3, [r7, #0]
        //_swap_int16_t(x0, x1);
        //_swap_int16_t(y0, y1);
    }

    int16_t dx, dy;
    dx = x1 - x0;
 8001386:	887a      	ldrh	r2, [r7, #2]
 8001388:	88fb      	ldrh	r3, [r7, #6]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	b29b      	uxth	r3, r3
 800138e:	81fb      	strh	r3, [r7, #14]
    dy = ABS(y1 - y0);
 8001390:	883a      	ldrh	r2, [r7, #0]
 8001392:	88bb      	ldrh	r3, [r7, #4]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	2b00      	cmp	r3, #0
 8001398:	bfb8      	it	lt
 800139a:	425b      	neglt	r3, r3
 800139c:	81bb      	strh	r3, [r7, #12]

    int16_t err = dx / 2;
 800139e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013a2:	0fda      	lsrs	r2, r3, #31
 80013a4:	4413      	add	r3, r2
 80013a6:	105b      	asrs	r3, r3, #1
 80013a8:	82fb      	strh	r3, [r7, #22]
    int16_t ystep;

    if (y0 < y1) {
 80013aa:	88ba      	ldrh	r2, [r7, #4]
 80013ac:	883b      	ldrh	r3, [r7, #0]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d202      	bcs.n	80013b8 <ST7789_DrawLine+0xb4>
        ystep = 1;
 80013b2:	2301      	movs	r3, #1
 80013b4:	82bb      	strh	r3, [r7, #20]
 80013b6:	e028      	b.n	800140a <ST7789_DrawLine+0x106>
    } else {
        ystep = -1;
 80013b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013bc:	82bb      	strh	r3, [r7, #20]
    }

    for (; x0<=x1; x0++) {
 80013be:	e024      	b.n	800140a <ST7789_DrawLine+0x106>
        if (steep) {
 80013c0:	8a7b      	ldrh	r3, [r7, #18]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d006      	beq.n	80013d4 <ST7789_DrawLine+0xd0>
            ST7789_DrawPixel(y0, x0, color);
 80013c6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80013c8:	88f9      	ldrh	r1, [r7, #6]
 80013ca:	88bb      	ldrh	r3, [r7, #4]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff ff63 	bl	8001298 <ST7789_DrawPixel>
 80013d2:	e005      	b.n	80013e0 <ST7789_DrawLine+0xdc>
        } else {
            ST7789_DrawPixel(x0, y0, color);
 80013d4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80013d6:	88b9      	ldrh	r1, [r7, #4]
 80013d8:	88fb      	ldrh	r3, [r7, #6]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff ff5c 	bl	8001298 <ST7789_DrawPixel>
        }
        err -= dy;
 80013e0:	8afa      	ldrh	r2, [r7, #22]
 80013e2:	89bb      	ldrh	r3, [r7, #12]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	82fb      	strh	r3, [r7, #22]
        if (err < 0) {
 80013ea:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	da08      	bge.n	8001404 <ST7789_DrawLine+0x100>
            y0 += ystep;
 80013f2:	8aba      	ldrh	r2, [r7, #20]
 80013f4:	88bb      	ldrh	r3, [r7, #4]
 80013f6:	4413      	add	r3, r2
 80013f8:	80bb      	strh	r3, [r7, #4]
            err += dx;
 80013fa:	8afa      	ldrh	r2, [r7, #22]
 80013fc:	89fb      	ldrh	r3, [r7, #14]
 80013fe:	4413      	add	r3, r2
 8001400:	b29b      	uxth	r3, r3
 8001402:	82fb      	strh	r3, [r7, #22]
    for (; x0<=x1; x0++) {
 8001404:	88fb      	ldrh	r3, [r7, #6]
 8001406:	3301      	adds	r3, #1
 8001408:	80fb      	strh	r3, [r7, #6]
 800140a:	88fa      	ldrh	r2, [r7, #6]
 800140c:	887b      	ldrh	r3, [r7, #2]
 800140e:	429a      	cmp	r2, r3
 8001410:	d9d6      	bls.n	80013c0 <ST7789_DrawLine+0xbc>
        }
    }
}
 8001412:	bf00      	nop
 8001414:	bf00      	nop
 8001416:	371c      	adds	r7, #28
 8001418:	46bd      	mov	sp, r7
 800141a:	bd90      	pop	{r4, r7, pc}

0800141c <ST7789_DrawRectangle>:
 * @param xi&yi -> 2 coordinates of 2 top points.
 * @param color -> color of the Rectangle line
 * @return none
 */
void ST7789_DrawRectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
 800141c:	b590      	push	{r4, r7, lr}
 800141e:	b085      	sub	sp, #20
 8001420:	af02      	add	r7, sp, #8
 8001422:	4604      	mov	r4, r0
 8001424:	4608      	mov	r0, r1
 8001426:	4611      	mov	r1, r2
 8001428:	461a      	mov	r2, r3
 800142a:	4623      	mov	r3, r4
 800142c:	80fb      	strh	r3, [r7, #6]
 800142e:	4603      	mov	r3, r0
 8001430:	80bb      	strh	r3, [r7, #4]
 8001432:	460b      	mov	r3, r1
 8001434:	807b      	strh	r3, [r7, #2]
 8001436:	4613      	mov	r3, r2
 8001438:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 800143a:	2200      	movs	r2, #0
 800143c:	2110      	movs	r1, #16
 800143e:	4818      	ldr	r0, [pc, #96]	@ (80014a0 <ST7789_DrawRectangle+0x84>)
 8001440:	f002 face 	bl	80039e0 <HAL_GPIO_WritePin>
	ST7789_DrawLine(x1, y1, x2, y1, color);
 8001444:	88bc      	ldrh	r4, [r7, #4]
 8001446:	887a      	ldrh	r2, [r7, #2]
 8001448:	88b9      	ldrh	r1, [r7, #4]
 800144a:	88f8      	ldrh	r0, [r7, #6]
 800144c:	8b3b      	ldrh	r3, [r7, #24]
 800144e:	9300      	str	r3, [sp, #0]
 8001450:	4623      	mov	r3, r4
 8001452:	f7ff ff57 	bl	8001304 <ST7789_DrawLine>
	ST7789_DrawLine(x1, y1, x1, y2, color);
 8001456:	883c      	ldrh	r4, [r7, #0]
 8001458:	88fa      	ldrh	r2, [r7, #6]
 800145a:	88b9      	ldrh	r1, [r7, #4]
 800145c:	88f8      	ldrh	r0, [r7, #6]
 800145e:	8b3b      	ldrh	r3, [r7, #24]
 8001460:	9300      	str	r3, [sp, #0]
 8001462:	4623      	mov	r3, r4
 8001464:	f7ff ff4e 	bl	8001304 <ST7789_DrawLine>
	ST7789_DrawLine(x1, y2, x2, y2, color);
 8001468:	883c      	ldrh	r4, [r7, #0]
 800146a:	887a      	ldrh	r2, [r7, #2]
 800146c:	8839      	ldrh	r1, [r7, #0]
 800146e:	88f8      	ldrh	r0, [r7, #6]
 8001470:	8b3b      	ldrh	r3, [r7, #24]
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	4623      	mov	r3, r4
 8001476:	f7ff ff45 	bl	8001304 <ST7789_DrawLine>
	ST7789_DrawLine(x2, y1, x2, y2, color);
 800147a:	883c      	ldrh	r4, [r7, #0]
 800147c:	887a      	ldrh	r2, [r7, #2]
 800147e:	88b9      	ldrh	r1, [r7, #4]
 8001480:	8878      	ldrh	r0, [r7, #2]
 8001482:	8b3b      	ldrh	r3, [r7, #24]
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	4623      	mov	r3, r4
 8001488:	f7ff ff3c 	bl	8001304 <ST7789_DrawLine>
	ST7789_UnSelect();
 800148c:	2201      	movs	r2, #1
 800148e:	2110      	movs	r1, #16
 8001490:	4803      	ldr	r0, [pc, #12]	@ (80014a0 <ST7789_DrawRectangle+0x84>)
 8001492:	f002 faa5 	bl	80039e0 <HAL_GPIO_WritePin>
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	bd90      	pop	{r4, r7, pc}
 800149e:	bf00      	nop
 80014a0:	40020000 	.word	0x40020000

080014a4 <ST7789_WriteChar>:
 * @param color -> color of the char
 * @param bgcolor -> background color of the char
 * @return  none
 */
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 80014a4:	b082      	sub	sp, #8
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b088      	sub	sp, #32
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014ae:	4603      	mov	r3, r0
 80014b0:	80fb      	strh	r3, [r7, #6]
 80014b2:	460b      	mov	r3, r1
 80014b4:	80bb      	strh	r3, [r7, #4]
 80014b6:	4613      	mov	r3, r2
 80014b8:	70fb      	strb	r3, [r7, #3]
	uint32_t i, b, j;
	ST7789_Select();
 80014ba:	2200      	movs	r2, #0
 80014bc:	2110      	movs	r1, #16
 80014be:	4837      	ldr	r0, [pc, #220]	@ (800159c <ST7789_WriteChar+0xf8>)
 80014c0:	f002 fa8e 	bl	80039e0 <HAL_GPIO_WritePin>
	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 80014c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80014c8:	461a      	mov	r2, r3
 80014ca:	88fb      	ldrh	r3, [r7, #6]
 80014cc:	4413      	add	r3, r2
 80014ce:	b29b      	uxth	r3, r3
 80014d0:	3b01      	subs	r3, #1
 80014d2:	b29a      	uxth	r2, r3
 80014d4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80014d8:	4619      	mov	r1, r3
 80014da:	88bb      	ldrh	r3, [r7, #4]
 80014dc:	440b      	add	r3, r1
 80014de:	b29b      	uxth	r3, r3
 80014e0:	3b01      	subs	r3, #1
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	88b9      	ldrh	r1, [r7, #4]
 80014e6:	88f8      	ldrh	r0, [r7, #6]
 80014e8:	f7ff fda0 	bl	800102c <ST7789_SetAddressWindow>

	for (i = 0; i < font.height; i++) {
 80014ec:	2300      	movs	r3, #0
 80014ee:	61fb      	str	r3, [r7, #28]
 80014f0:	e041      	b.n	8001576 <ST7789_WriteChar+0xd2>
		b = font.data[(ch - 32) * font.height + i];
 80014f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014f4:	78fb      	ldrb	r3, [r7, #3]
 80014f6:	3b20      	subs	r3, #32
 80014f8:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 80014fc:	fb01 f303 	mul.w	r3, r1, r3
 8001500:	4619      	mov	r1, r3
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	440b      	add	r3, r1
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	4413      	add	r3, r2
 800150a:	881b      	ldrh	r3, [r3, #0]
 800150c:	617b      	str	r3, [r7, #20]
		for (j = 0; j < font.width; j++) {
 800150e:	2300      	movs	r3, #0
 8001510:	61bb      	str	r3, [r7, #24]
 8001512:	e027      	b.n	8001564 <ST7789_WriteChar+0xc0>
			if ((b << j) & 0x8000) {
 8001514:	697a      	ldr	r2, [r7, #20]
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d00e      	beq.n	8001542 <ST7789_WriteChar+0x9e>
				uint8_t data[] = {color >> 8, color & 0xFF};
 8001524:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001526:	0a1b      	lsrs	r3, r3, #8
 8001528:	b29b      	uxth	r3, r3
 800152a:	b2db      	uxtb	r3, r3
 800152c:	743b      	strb	r3, [r7, #16]
 800152e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001530:	b2db      	uxtb	r3, r3
 8001532:	747b      	strb	r3, [r7, #17]
				ST7789_WriteData(data, sizeof(data));
 8001534:	f107 0310 	add.w	r3, r7, #16
 8001538:	2102      	movs	r1, #2
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fcd8 	bl	8000ef0 <ST7789_WriteData>
 8001540:	e00d      	b.n	800155e <ST7789_WriteChar+0xba>
			}
			else {
				uint8_t data[] = {bgcolor >> 8, bgcolor & 0xFF};
 8001542:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001544:	0a1b      	lsrs	r3, r3, #8
 8001546:	b29b      	uxth	r3, r3
 8001548:	b2db      	uxtb	r3, r3
 800154a:	733b      	strb	r3, [r7, #12]
 800154c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800154e:	b2db      	uxtb	r3, r3
 8001550:	737b      	strb	r3, [r7, #13]
				ST7789_WriteData(data, sizeof(data));
 8001552:	f107 030c 	add.w	r3, r7, #12
 8001556:	2102      	movs	r1, #2
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff fcc9 	bl	8000ef0 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	3301      	adds	r3, #1
 8001562:	61bb      	str	r3, [r7, #24]
 8001564:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001568:	461a      	mov	r2, r3
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	4293      	cmp	r3, r2
 800156e:	d3d1      	bcc.n	8001514 <ST7789_WriteChar+0x70>
	for (i = 0; i < font.height; i++) {
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	3301      	adds	r3, #1
 8001574:	61fb      	str	r3, [r7, #28]
 8001576:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800157a:	461a      	mov	r2, r3
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	4293      	cmp	r3, r2
 8001580:	d3b7      	bcc.n	80014f2 <ST7789_WriteChar+0x4e>
			}
		}
	}
	ST7789_UnSelect();
 8001582:	2201      	movs	r2, #1
 8001584:	2110      	movs	r1, #16
 8001586:	4805      	ldr	r0, [pc, #20]	@ (800159c <ST7789_WriteChar+0xf8>)
 8001588:	f002 fa2a 	bl	80039e0 <HAL_GPIO_WritePin>
}
 800158c:	bf00      	nop
 800158e:	3720      	adds	r7, #32
 8001590:	46bd      	mov	sp, r7
 8001592:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001596:	b002      	add	sp, #8
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	40020000 	.word	0x40020000

080015a0 <ST7789_WriteString>:
 * @param color -> color of the string
 * @param bgcolor -> background color of the string
 * @return  none
 */
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 80015a0:	b082      	sub	sp, #8
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b086      	sub	sp, #24
 80015a6:	af04      	add	r7, sp, #16
 80015a8:	603a      	str	r2, [r7, #0]
 80015aa:	617b      	str	r3, [r7, #20]
 80015ac:	4603      	mov	r3, r0
 80015ae:	80fb      	strh	r3, [r7, #6]
 80015b0:	460b      	mov	r3, r1
 80015b2:	80bb      	strh	r3, [r7, #4]
	ST7789_Select();
 80015b4:	2200      	movs	r2, #0
 80015b6:	2110      	movs	r1, #16
 80015b8:	4822      	ldr	r0, [pc, #136]	@ (8001644 <ST7789_WriteString+0xa4>)
 80015ba:	f002 fa11 	bl	80039e0 <HAL_GPIO_WritePin>
	while (*str) {
 80015be:	e02e      	b.n	800161e <ST7789_WriteString+0x7e>
		if (x + font.width >= ST7789_WIDTH) {
 80015c0:	88fb      	ldrh	r3, [r7, #6]
 80015c2:	7d3a      	ldrb	r2, [r7, #20]
 80015c4:	4413      	add	r3, r2
 80015c6:	2bef      	cmp	r3, #239	@ 0xef
 80015c8:	dd14      	ble.n	80015f4 <ST7789_WriteString+0x54>
			x = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 80015ce:	7d7b      	ldrb	r3, [r7, #21]
 80015d0:	461a      	mov	r2, r3
 80015d2:	88bb      	ldrh	r3, [r7, #4]
 80015d4:	4413      	add	r3, r2
 80015d6:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) {
 80015d8:	88bb      	ldrh	r3, [r7, #4]
 80015da:	7d7a      	ldrb	r2, [r7, #21]
 80015dc:	4413      	add	r3, r2
 80015de:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80015e2:	da21      	bge.n	8001628 <ST7789_WriteString+0x88>
				break;
			}

			if (*str == ' ') {
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	2b20      	cmp	r3, #32
 80015ea:	d103      	bne.n	80015f4 <ST7789_WriteString+0x54>
				// skip spaces in the beginning of the new line
				str++;
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	3301      	adds	r3, #1
 80015f0:	603b      	str	r3, [r7, #0]
				continue;
 80015f2:	e014      	b.n	800161e <ST7789_WriteString+0x7e>
			}
		}
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	781a      	ldrb	r2, [r3, #0]
 80015f8:	88b9      	ldrh	r1, [r7, #4]
 80015fa:	88f8      	ldrh	r0, [r7, #6]
 80015fc:	8c3b      	ldrh	r3, [r7, #32]
 80015fe:	9302      	str	r3, [sp, #8]
 8001600:	8bbb      	ldrh	r3, [r7, #28]
 8001602:	9301      	str	r3, [sp, #4]
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	9300      	str	r3, [sp, #0]
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	f7ff ff4b 	bl	80014a4 <ST7789_WriteChar>
		x += font.width;
 800160e:	7d3b      	ldrb	r3, [r7, #20]
 8001610:	461a      	mov	r2, r3
 8001612:	88fb      	ldrh	r3, [r7, #6]
 8001614:	4413      	add	r3, r2
 8001616:	80fb      	strh	r3, [r7, #6]
		str++;
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	3301      	adds	r3, #1
 800161c:	603b      	str	r3, [r7, #0]
	while (*str) {
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d1cc      	bne.n	80015c0 <ST7789_WriteString+0x20>
 8001626:	e000      	b.n	800162a <ST7789_WriteString+0x8a>
				break;
 8001628:	bf00      	nop
	}
	ST7789_UnSelect();
 800162a:	2201      	movs	r2, #1
 800162c:	2110      	movs	r1, #16
 800162e:	4805      	ldr	r0, [pc, #20]	@ (8001644 <ST7789_WriteString+0xa4>)
 8001630:	f002 f9d6 	bl	80039e0 <HAL_GPIO_WritePin>
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800163e:	b002      	add	sp, #8
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	40020000 	.word	0x40020000

08001648 <ST7789_DrawFilledRectangle>:
 * @param w&h -> width & height of the Rectangle
 * @param color -> color of the Rectangle
 * @return  none
 */
void ST7789_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8001648:	b590      	push	{r4, r7, lr}
 800164a:	b087      	sub	sp, #28
 800164c:	af02      	add	r7, sp, #8
 800164e:	4604      	mov	r4, r0
 8001650:	4608      	mov	r0, r1
 8001652:	4611      	mov	r1, r2
 8001654:	461a      	mov	r2, r3
 8001656:	4623      	mov	r3, r4
 8001658:	80fb      	strh	r3, [r7, #6]
 800165a:	4603      	mov	r3, r0
 800165c:	80bb      	strh	r3, [r7, #4]
 800165e:	460b      	mov	r3, r1
 8001660:	807b      	strh	r3, [r7, #2]
 8001662:	4613      	mov	r3, r2
 8001664:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 8001666:	2200      	movs	r2, #0
 8001668:	2110      	movs	r1, #16
 800166a:	4823      	ldr	r0, [pc, #140]	@ (80016f8 <ST7789_DrawFilledRectangle+0xb0>)
 800166c:	f002 f9b8 	bl	80039e0 <HAL_GPIO_WritePin>
	uint8_t i;

	/* Check input parameters */
	if (x >= ST7789_WIDTH ||
 8001670:	88fb      	ldrh	r3, [r7, #6]
 8001672:	2bef      	cmp	r3, #239	@ 0xef
 8001674:	d83c      	bhi.n	80016f0 <ST7789_DrawFilledRectangle+0xa8>
 8001676:	88bb      	ldrh	r3, [r7, #4]
 8001678:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800167c:	d238      	bcs.n	80016f0 <ST7789_DrawFilledRectangle+0xa8>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= ST7789_WIDTH) {
 800167e:	88fa      	ldrh	r2, [r7, #6]
 8001680:	887b      	ldrh	r3, [r7, #2]
 8001682:	4413      	add	r3, r2
 8001684:	2bef      	cmp	r3, #239	@ 0xef
 8001686:	dd03      	ble.n	8001690 <ST7789_DrawFilledRectangle+0x48>
		w = ST7789_WIDTH - x;
 8001688:	88fb      	ldrh	r3, [r7, #6]
 800168a:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 800168e:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= ST7789_HEIGHT) {
 8001690:	88ba      	ldrh	r2, [r7, #4]
 8001692:	883b      	ldrh	r3, [r7, #0]
 8001694:	4413      	add	r3, r2
 8001696:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800169a:	db03      	blt.n	80016a4 <ST7789_DrawFilledRectangle+0x5c>
		h = ST7789_HEIGHT - y;
 800169c:	88bb      	ldrh	r3, [r7, #4]
 800169e:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80016a2:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 80016a4:	2300      	movs	r3, #0
 80016a6:	73fb      	strb	r3, [r7, #15]
 80016a8:	e017      	b.n	80016da <ST7789_DrawFilledRectangle+0x92>
		/* Draw lines */
		ST7789_DrawLine(x, y + i, x + w, y + i, color);
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
 80016ac:	b29a      	uxth	r2, r3
 80016ae:	88bb      	ldrh	r3, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	b299      	uxth	r1, r3
 80016b4:	88fa      	ldrh	r2, [r7, #6]
 80016b6:	887b      	ldrh	r3, [r7, #2]
 80016b8:	4413      	add	r3, r2
 80016ba:	b29c      	uxth	r4, r3
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
 80016be:	b29a      	uxth	r2, r3
 80016c0:	88bb      	ldrh	r3, [r7, #4]
 80016c2:	4413      	add	r3, r2
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	88f8      	ldrh	r0, [r7, #6]
 80016c8:	8c3b      	ldrh	r3, [r7, #32]
 80016ca:	9300      	str	r3, [sp, #0]
 80016cc:	4613      	mov	r3, r2
 80016ce:	4622      	mov	r2, r4
 80016d0:	f7ff fe18 	bl	8001304 <ST7789_DrawLine>
	for (i = 0; i <= h; i++) {
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	3301      	adds	r3, #1
 80016d8:	73fb      	strb	r3, [r7, #15]
 80016da:	7bfb      	ldrb	r3, [r7, #15]
 80016dc:	b29b      	uxth	r3, r3
 80016de:	883a      	ldrh	r2, [r7, #0]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d2e2      	bcs.n	80016aa <ST7789_DrawFilledRectangle+0x62>
	}
	ST7789_UnSelect();
 80016e4:	2201      	movs	r2, #1
 80016e6:	2110      	movs	r1, #16
 80016e8:	4803      	ldr	r0, [pc, #12]	@ (80016f8 <ST7789_DrawFilledRectangle+0xb0>)
 80016ea:	f002 f979 	bl	80039e0 <HAL_GPIO_WritePin>
 80016ee:	e000      	b.n	80016f2 <ST7789_DrawFilledRectangle+0xaa>
		return;
 80016f0:	bf00      	nop
}
 80016f2:	3714      	adds	r7, #20
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd90      	pop	{r4, r7, pc}
 80016f8:	40020000 	.word	0x40020000

080016fc <clearCNNinput>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void clearCNNinput(volatile float *in_mat)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001704:	2300      	movs	r3, #0
 8001706:	73fb      	strb	r3, [r7, #15]
	uint8_t j = 0;
 8001708:	2300      	movs	r3, #0
 800170a:	73bb      	strb	r3, [r7, #14]
	for (i = 0; i < INPUT_SIZE; i++)
 800170c:	2300      	movs	r3, #0
 800170e:	73fb      	strb	r3, [r7, #15]
 8001710:	e01d      	b.n	800174e <clearCNNinput+0x52>
	{
		for (j = 0; j < INPUT_SIZE; j ++)
 8001712:	2300      	movs	r3, #0
 8001714:	73bb      	strb	r3, [r7, #14]
 8001716:	e014      	b.n	8001742 <clearCNNinput+0x46>
		{
			uint16_t in_mat_idx = i * INPUT_SIZE + j;
 8001718:	7bfb      	ldrb	r3, [r7, #15]
 800171a:	b29b      	uxth	r3, r3
 800171c:	461a      	mov	r2, r3
 800171e:	00d2      	lsls	r2, r2, #3
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	b29a      	uxth	r2, r3
 8001726:	7bbb      	ldrb	r3, [r7, #14]
 8001728:	b29b      	uxth	r3, r3
 800172a:	4413      	add	r3, r2
 800172c:	81bb      	strh	r3, [r7, #12]
			in_mat[in_mat_idx] = 0;
 800172e:	89bb      	ldrh	r3, [r7, #12]
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	4413      	add	r3, r2
 8001736:	f04f 0200 	mov.w	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
		for (j = 0; j < INPUT_SIZE; j ++)
 800173c:	7bbb      	ldrb	r3, [r7, #14]
 800173e:	3301      	adds	r3, #1
 8001740:	73bb      	strb	r3, [r7, #14]
 8001742:	7bbb      	ldrb	r3, [r7, #14]
 8001744:	2b1b      	cmp	r3, #27
 8001746:	d9e7      	bls.n	8001718 <clearCNNinput+0x1c>
	for (i = 0; i < INPUT_SIZE; i++)
 8001748:	7bfb      	ldrb	r3, [r7, #15]
 800174a:	3301      	adds	r3, #1
 800174c:	73fb      	strb	r3, [r7, #15]
 800174e:	7bfb      	ldrb	r3, [r7, #15]
 8001750:	2b1b      	cmp	r3, #27
 8001752:	d9de      	bls.n	8001712 <clearCNNinput+0x16>
		}
	}
}
 8001754:	bf00      	nop
 8001756:	bf00      	nop
 8001758:	3714      	adds	r7, #20
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
	...

08001764 <resetButtonPressed>:

void resetButtonPressed(volatile float* cnn_input, volatile uint16_t coordinate_x, volatile uint16_t coordinate_y)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af04      	add	r7, sp, #16
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	460b      	mov	r3, r1
 800176e:	807b      	strh	r3, [r7, #2]
 8001770:	4613      	mov	r3, r2
 8001772:	803b      	strh	r3, [r7, #0]
	if ((coordinate_x > 157 && coordinate_x < 208) &&
 8001774:	887b      	ldrh	r3, [r7, #2]
 8001776:	b29b      	uxth	r3, r3
 8001778:	2b9d      	cmp	r3, #157	@ 0x9d
 800177a:	d947      	bls.n	800180c <resetButtonPressed+0xa8>
 800177c:	887b      	ldrh	r3, [r7, #2]
 800177e:	b29b      	uxth	r3, r3
 8001780:	2bcf      	cmp	r3, #207	@ 0xcf
 8001782:	d843      	bhi.n	800180c <resetButtonPressed+0xa8>
		(coordinate_y >  23 && coordinate_y <  43))
 8001784:	883b      	ldrh	r3, [r7, #0]
 8001786:	b29b      	uxth	r3, r3
	if ((coordinate_x > 157 && coordinate_x < 208) &&
 8001788:	2b17      	cmp	r3, #23
 800178a:	d93f      	bls.n	800180c <resetButtonPressed+0xa8>
		(coordinate_y >  23 && coordinate_y <  43))
 800178c:	883b      	ldrh	r3, [r7, #0]
 800178e:	b29b      	uxth	r3, r3
 8001790:	2b2a      	cmp	r3, #42	@ 0x2a
 8001792:	d83b      	bhi.n	800180c <resetButtonPressed+0xa8>
	{
		ST7789_DrawFilledRectangle(10, 90, 220, 220, WHITE);
 8001794:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001798:	9300      	str	r3, [sp, #0]
 800179a:	23dc      	movs	r3, #220	@ 0xdc
 800179c:	22dc      	movs	r2, #220	@ 0xdc
 800179e:	215a      	movs	r1, #90	@ 0x5a
 80017a0:	200a      	movs	r0, #10
 80017a2:	f7ff ff51 	bl	8001648 <ST7789_DrawFilledRectangle>
		ST7789_DrawFilledRectangle(10, 10, 28, 28, WHITE);
 80017a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	231c      	movs	r3, #28
 80017ae:	221c      	movs	r2, #28
 80017b0:	210a      	movs	r1, #10
 80017b2:	200a      	movs	r0, #10
 80017b4:	f7ff ff48 	bl	8001648 <ST7789_DrawFilledRectangle>
		HAL_Delay(100);
 80017b8:	2064      	movs	r0, #100	@ 0x64
 80017ba:	f001 facf 	bl	8002d5c <HAL_Delay>
		ST7789_WriteString(45, 10, "Predicted: _", Font_7x10, RED, WHITE);
 80017be:	4b15      	ldr	r3, [pc, #84]	@ (8001814 <resetButtonPressed+0xb0>)
 80017c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017c4:	9202      	str	r2, [sp, #8]
 80017c6:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80017ca:	9201      	str	r2, [sp, #4]
 80017cc:	685a      	ldr	r2, [r3, #4]
 80017ce:	9200      	str	r2, [sp, #0]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a11      	ldr	r2, [pc, #68]	@ (8001818 <resetButtonPressed+0xb4>)
 80017d4:	210a      	movs	r1, #10
 80017d6:	202d      	movs	r0, #45	@ 0x2d
 80017d8:	f7ff fee2 	bl	80015a0 <ST7789_WriteString>
		ST7789_WriteString(45, 25, "         ", Font_7x10, RED, WHITE);
 80017dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001814 <resetButtonPressed+0xb0>)
 80017de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017e2:	9202      	str	r2, [sp, #8]
 80017e4:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80017e8:	9201      	str	r2, [sp, #4]
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	9200      	str	r2, [sp, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a0a      	ldr	r2, [pc, #40]	@ (800181c <resetButtonPressed+0xb8>)
 80017f2:	2119      	movs	r1, #25
 80017f4:	202d      	movs	r0, #45	@ 0x2d
 80017f6:	f7ff fed3 	bl	80015a0 <ST7789_WriteString>
		clearCNNinput(cnn_input);
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f7ff ff7e 	bl	80016fc <clearCNNinput>
		data_count ++;
 8001800:	4b07      	ldr	r3, [pc, #28]	@ (8001820 <resetButtonPressed+0xbc>)
 8001802:	881b      	ldrh	r3, [r3, #0]
 8001804:	3301      	adds	r3, #1
 8001806:	b29a      	uxth	r2, r3
 8001808:	4b05      	ldr	r3, [pc, #20]	@ (8001820 <resetButtonPressed+0xbc>)
 800180a:	801a      	strh	r2, [r3, #0]
	}
}
 800180c:	bf00      	nop
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000000 	.word	0x20000000
 8001818:	08008380 	.word	0x08008380
 800181c:	08008390 	.word	0x08008390
 8001820:	200018fc 	.word	0x200018fc

08001824 <drawInterface>:

void drawInterface()
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af04      	add	r7, sp, #16
	// Turn screen Black
//	ST7789_InvertColors(ST7789_INVOFF);
	ST7789_Fill_Color(WHITE);
 800182a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800182e:	f7ff fcff 	bl	8001230 <ST7789_Fill_Color>
	HAL_Delay(500);
 8001832:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001836:	f001 fa91 	bl	8002d5c <HAL_Delay>
//	ST7789_WriteString(10, 20, "Touch Test", Font_11x18, RED, WHITE);
//	HAL_Delay(500);

	// Draw resset button
	ST7789_DrawFilledRectangle(158, 8, 59, 22, BLACK);
 800183a:	2300      	movs	r3, #0
 800183c:	9300      	str	r3, [sp, #0]
 800183e:	2316      	movs	r3, #22
 8001840:	223b      	movs	r2, #59	@ 0x3b
 8001842:	2108      	movs	r1, #8
 8001844:	209e      	movs	r0, #158	@ 0x9e
 8001846:	f7ff feff 	bl	8001648 <ST7789_DrawFilledRectangle>
	ST7789_WriteString(160, 10, "RESET", Font_11x18, CYAN, BLACK);// 160~226 - 20~38
 800184a:	4b2b      	ldr	r3, [pc, #172]	@ (80018f8 <drawInterface+0xd4>)
 800184c:	2200      	movs	r2, #0
 800184e:	9202      	str	r2, [sp, #8]
 8001850:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001854:	9201      	str	r2, [sp, #4]
 8001856:	685a      	ldr	r2, [r3, #4]
 8001858:	9200      	str	r2, [sp, #0]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a27      	ldr	r2, [pc, #156]	@ (80018fc <drawInterface+0xd8>)
 800185e:	210a      	movs	r1, #10
 8001860:	20a0      	movs	r0, #160	@ 0xa0
 8001862:	f7ff fe9d 	bl	80015a0 <ST7789_WriteString>

	// Draw CNN button
	ST7789_DrawFilledRectangle(158, 38, 59, 22, BLACK);
 8001866:	2300      	movs	r3, #0
 8001868:	9300      	str	r3, [sp, #0]
 800186a:	2316      	movs	r3, #22
 800186c:	223b      	movs	r2, #59	@ 0x3b
 800186e:	2126      	movs	r1, #38	@ 0x26
 8001870:	209e      	movs	r0, #158	@ 0x9e
 8001872:	f7ff fee9 	bl	8001648 <ST7789_DrawFilledRectangle>
	ST7789_WriteString(160, 40, "SEND ", Font_11x18, CYAN, BLACK);// 160~226 - 20~38
 8001876:	4b20      	ldr	r3, [pc, #128]	@ (80018f8 <drawInterface+0xd4>)
 8001878:	2200      	movs	r2, #0
 800187a:	9202      	str	r2, [sp, #8]
 800187c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001880:	9201      	str	r2, [sp, #4]
 8001882:	685a      	ldr	r2, [r3, #4]
 8001884:	9200      	str	r2, [sp, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a1d      	ldr	r2, [pc, #116]	@ (8001900 <drawInterface+0xdc>)
 800188a:	2128      	movs	r1, #40	@ 0x28
 800188c:	20a0      	movs	r0, #160	@ 0xa0
 800188e:	f7ff fe87 	bl	80015a0 <ST7789_WriteString>

	// Minimap border
	ST7789_DrawRectangle(8, 8, 40, 40, BLACK);
 8001892:	2300      	movs	r3, #0
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	2328      	movs	r3, #40	@ 0x28
 8001898:	2228      	movs	r2, #40	@ 0x28
 800189a:	2108      	movs	r1, #8
 800189c:	2008      	movs	r0, #8
 800189e:	f7ff fdbd 	bl	800141c <ST7789_DrawRectangle>
	ST7789_WriteString(8, 45, "CNN input:", Font_7x10, RED, WHITE);
 80018a2:	4b18      	ldr	r3, [pc, #96]	@ (8001904 <drawInterface+0xe0>)
 80018a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018a8:	9202      	str	r2, [sp, #8]
 80018aa:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80018ae:	9201      	str	r2, [sp, #4]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	9200      	str	r2, [sp, #0]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a14      	ldr	r2, [pc, #80]	@ (8001908 <drawInterface+0xe4>)
 80018b8:	212d      	movs	r1, #45	@ 0x2d
 80018ba:	2008      	movs	r0, #8
 80018bc:	f7ff fe70 	bl	80015a0 <ST7789_WriteString>
	ST7789_WriteString(45, 10, "Predicted: _", Font_7x10, RED, WHITE);
 80018c0:	4b10      	ldr	r3, [pc, #64]	@ (8001904 <drawInterface+0xe0>)
 80018c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018c6:	9202      	str	r2, [sp, #8]
 80018c8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80018cc:	9201      	str	r2, [sp, #4]
 80018ce:	685a      	ldr	r2, [r3, #4]
 80018d0:	9200      	str	r2, [sp, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a0d      	ldr	r2, [pc, #52]	@ (800190c <drawInterface+0xe8>)
 80018d6:	210a      	movs	r1, #10
 80018d8:	202d      	movs	r0, #45	@ 0x2d
 80018da:	f7ff fe61 	bl	80015a0 <ST7789_WriteString>

	// Draw drawing border
	ST7789_DrawRectangle(8, 88, 232, 312, BLACK);
 80018de:	2300      	movs	r3, #0
 80018e0:	9300      	str	r3, [sp, #0]
 80018e2:	f44f 739c 	mov.w	r3, #312	@ 0x138
 80018e6:	22e8      	movs	r2, #232	@ 0xe8
 80018e8:	2158      	movs	r1, #88	@ 0x58
 80018ea:	2008      	movs	r0, #8
 80018ec:	f7ff fd96 	bl	800141c <ST7789_DrawRectangle>
}
 80018f0:	bf00      	nop
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000008 	.word	0x20000008
 80018fc:	0800839c 	.word	0x0800839c
 8001900:	080083a4 	.word	0x080083a4
 8001904:	20000000 	.word	0x20000000
 8001908:	080083ac 	.word	0x080083ac
 800190c:	08008380 	.word	0x08008380

08001910 <drawMinimap>:

void drawMinimap(volatile float *in_mat)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
	// (x1, y1) = (10, 10)
	uint8_t i = 0;
 8001918:	2300      	movs	r3, #0
 800191a:	73fb      	strb	r3, [r7, #15]
	uint8_t j = 0;
 800191c:	2300      	movs	r3, #0
 800191e:	73bb      	strb	r3, [r7, #14]
	uint16_t in_mat_idx = 0;
 8001920:	2300      	movs	r3, #0
 8001922:	81bb      	strh	r3, [r7, #12]

	// Loop through matrix and draw pixels
	for (i = 0; i < INPUT_SIZE; i++)
 8001924:	2300      	movs	r3, #0
 8001926:	73fb      	strb	r3, [r7, #15]
 8001928:	e033      	b.n	8001992 <drawMinimap+0x82>
	{
		for (j = 0; j < INPUT_SIZE; j++)
 800192a:	2300      	movs	r3, #0
 800192c:	73bb      	strb	r3, [r7, #14]
 800192e:	e02a      	b.n	8001986 <drawMinimap+0x76>
		{
			in_mat_idx = i * INPUT_SIZE + j;  // Calculate the index once per loop
 8001930:	7bfb      	ldrb	r3, [r7, #15]
 8001932:	b29b      	uxth	r3, r3
 8001934:	461a      	mov	r2, r3
 8001936:	00d2      	lsls	r2, r2, #3
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	b29a      	uxth	r2, r3
 800193e:	7bbb      	ldrb	r3, [r7, #14]
 8001940:	b29b      	uxth	r3, r3
 8001942:	4413      	add	r3, r2
 8001944:	81bb      	strh	r3, [r7, #12]
			uint16_t color = (in_mat[in_mat_idx] == 0) ? WHITE : RED; // Determine color
 8001946:	89bb      	ldrh	r3, [r7, #12]
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	edd3 7a00 	vldr	s15, [r3]
 8001952:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800195a:	d102      	bne.n	8001962 <drawMinimap+0x52>
 800195c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001960:	e001      	b.n	8001966 <drawMinimap+0x56>
 8001962:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001966:	817b      	strh	r3, [r7, #10]
			ST7789_DrawPixel(10 + i, 10 + j, color);  // Draw pixel with selected color
 8001968:	7bfb      	ldrb	r3, [r7, #15]
 800196a:	b29b      	uxth	r3, r3
 800196c:	330a      	adds	r3, #10
 800196e:	b298      	uxth	r0, r3
 8001970:	7bbb      	ldrb	r3, [r7, #14]
 8001972:	b29b      	uxth	r3, r3
 8001974:	330a      	adds	r3, #10
 8001976:	b29b      	uxth	r3, r3
 8001978:	897a      	ldrh	r2, [r7, #10]
 800197a:	4619      	mov	r1, r3
 800197c:	f7ff fc8c 	bl	8001298 <ST7789_DrawPixel>
		for (j = 0; j < INPUT_SIZE; j++)
 8001980:	7bbb      	ldrb	r3, [r7, #14]
 8001982:	3301      	adds	r3, #1
 8001984:	73bb      	strb	r3, [r7, #14]
 8001986:	7bbb      	ldrb	r3, [r7, #14]
 8001988:	2b1b      	cmp	r3, #27
 800198a:	d9d1      	bls.n	8001930 <drawMinimap+0x20>
	for (i = 0; i < INPUT_SIZE; i++)
 800198c:	7bfb      	ldrb	r3, [r7, #15]
 800198e:	3301      	adds	r3, #1
 8001990:	73fb      	strb	r3, [r7, #15]
 8001992:	7bfb      	ldrb	r3, [r7, #15]
 8001994:	2b1b      	cmp	r3, #27
 8001996:	d9c8      	bls.n	800192a <drawMinimap+0x1a>
		}
	}
}
 8001998:	bf00      	nop
 800199a:	bf00      	nop
 800199c:	3710      	adds	r7, #16
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b09c      	sub	sp, #112	@ 0x70
 80019a8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019aa:	f001 f965 	bl	8002c78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019ae:	f000 fa85 	bl	8001ebc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019b2:	f000 fba5 	bl	8002100 <MX_GPIO_Init>
  MX_DMA_Init();
 80019b6:	f000 fb83 	bl	80020c0 <MX_DMA_Init>
  MX_SPI1_Init();
 80019ba:	f000 fae9 	bl	8001f90 <MX_SPI1_Init>
  MX_SPI2_Init();
 80019be:	f000 fb1d 	bl	8001ffc <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80019c2:	f000 fb53 	bl	800206c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  ST7789_Init();
 80019c6:	f7ff fb8d 	bl	80010e4 <ST7789_Init>

  xpt2046_spi(&hspi2);
 80019ca:	4852      	ldr	r0, [pc, #328]	@ (8001b14 <main+0x170>)
 80019cc:	f000 ff6c 	bl	80028a8 <xpt2046_spi>
  xpt2046_init();
 80019d0:	f000 fe6c 	bl	80026ac <xpt2046_init>

  ST7789_Init();
 80019d4:	f7ff fb86 	bl	80010e4 <ST7789_Init>
  ST7789_Init();
 80019d8:	f7ff fb84 	bl	80010e4 <ST7789_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  ST7789_Test();
  char print_string[30];
  uint8_t change_flag = 0;
 80019dc:	2300      	movs	r3, #0
 80019de:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  volatile uint16_t coordinate_x = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	847b      	strh	r3, [r7, #34]	@ 0x22
  volatile uint16_t coordinate_y = 0;
 80019e6:	2300      	movs	r3, #0
 80019e8:	843b      	strh	r3, [r7, #32]

  // Initialize the input mat
  for (uint16_t i = 0; i < INPUT_SIZE; i++)
 80019ea:	2300      	movs	r3, #0
 80019ec:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80019f0:	e025      	b.n	8001a3e <main+0x9a>
  {
	  for (uint16_t j = 0; j < INPUT_SIZE; j++)
 80019f2:	2300      	movs	r3, #0
 80019f4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80019f8:	e018      	b.n	8001a2c <main+0x88>
	  {
		  uint16_t in_mat_idx = i * INPUT_SIZE + j;
 80019fa:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80019fe:	461a      	mov	r2, r3
 8001a00:	00d2      	lsls	r2, r2, #3
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001a0c:	4413      	add	r3, r2
 8001a0e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
		  cnn_input[in_mat_idx] = 0;
 8001a12:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001a16:	4a40      	ldr	r2, [pc, #256]	@ (8001b18 <main+0x174>)
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	4413      	add	r3, r2
 8001a1c:	f04f 0200 	mov.w	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
	  for (uint16_t j = 0; j < INPUT_SIZE; j++)
 8001a22:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001a26:	3301      	adds	r3, #1
 8001a28:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8001a2c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001a30:	2b1b      	cmp	r3, #27
 8001a32:	d9e2      	bls.n	80019fa <main+0x56>
  for (uint16_t i = 0; i < INPUT_SIZE; i++)
 8001a34:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8001a38:	3301      	adds	r3, #1
 8001a3a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8001a3e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8001a42:	2b1b      	cmp	r3, #27
 8001a44:	d9d5      	bls.n	80019f2 <main+0x4e>
	  }
  }

  drawInterface();
 8001a46:	f7ff feed 	bl	8001824 <drawInterface>

  while (1)
  {
	uint16_t pre_coordinate_x = coordinate_x;
 8001a4a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001a4c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
	uint16_t pre_coordinate_y = coordinate_y;
 8001a50:	8c3b      	ldrh	r3, [r7, #32]
 8001a52:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
	xpt2046_read_position(&coordinate_x, &coordinate_y);
 8001a56:	f107 0220 	add.w	r2, r7, #32
 8001a5a:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 8001a5e:	4611      	mov	r1, r2
 8001a60:	4618      	mov	r0, r3
 8001a62:	f001 f8e7 	bl	8002c34 <xpt2046_read_position>
	if (coordinate_x == 0 && coordinate_y == 0)
 8001a66:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d15c      	bne.n	8001b28 <main+0x184>
 8001a6e:	8c3b      	ldrh	r3, [r7, #32]
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d158      	bne.n	8001b28 <main+0x184>
	{
		// do smt
		if (change_flag != 0)
 8001a76:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	f000 808b 	beq.w	8001b96 <main+0x1f2>
		{
			ST7789_DrawFilledRectangle(38, 66, 60, 10, WHITE);
 8001a80:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a84:	9300      	str	r3, [sp, #0]
 8001a86:	230a      	movs	r3, #10
 8001a88:	223c      	movs	r2, #60	@ 0x3c
 8001a8a:	2142      	movs	r1, #66	@ 0x42
 8001a8c:	2026      	movs	r0, #38	@ 0x26
 8001a8e:	f7ff fddb 	bl	8001648 <ST7789_DrawFilledRectangle>
			sprintf(print_string,"x = 0");
 8001a92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a96:	4921      	ldr	r1, [pc, #132]	@ (8001b1c <main+0x178>)
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f004 fadd 	bl	8006058 <siprintf>
			ST7789_WriteString(10, 66, print_string, Font_7x10, RED, WHITE);
 8001a9e:	4b20      	ldr	r3, [pc, #128]	@ (8001b20 <main+0x17c>)
 8001aa0:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001aa4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001aa8:	9202      	str	r2, [sp, #8]
 8001aaa:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001aae:	9201      	str	r2, [sp, #4]
 8001ab0:	685a      	ldr	r2, [r3, #4]
 8001ab2:	9200      	str	r2, [sp, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	460a      	mov	r2, r1
 8001ab8:	2142      	movs	r1, #66	@ 0x42
 8001aba:	200a      	movs	r0, #10
 8001abc:	f7ff fd70 	bl	80015a0 <ST7789_WriteString>
			HAL_Delay(50);
 8001ac0:	2032      	movs	r0, #50	@ 0x32
 8001ac2:	f001 f94b 	bl	8002d5c <HAL_Delay>
			ST7789_DrawFilledRectangle(38, 78, 60, 9, WHITE);
 8001ac6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001aca:	9300      	str	r3, [sp, #0]
 8001acc:	2309      	movs	r3, #9
 8001ace:	223c      	movs	r2, #60	@ 0x3c
 8001ad0:	214e      	movs	r1, #78	@ 0x4e
 8001ad2:	2026      	movs	r0, #38	@ 0x26
 8001ad4:	f7ff fdb8 	bl	8001648 <ST7789_DrawFilledRectangle>
			sprintf(print_string,"y = 0");
 8001ad8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001adc:	4911      	ldr	r1, [pc, #68]	@ (8001b24 <main+0x180>)
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f004 faba 	bl	8006058 <siprintf>
			ST7789_WriteString(10, 78, print_string, Font_7x10, RED, WHITE);
 8001ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8001b20 <main+0x17c>)
 8001ae6:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001aea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001aee:	9202      	str	r2, [sp, #8]
 8001af0:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001af4:	9201      	str	r2, [sp, #4]
 8001af6:	685a      	ldr	r2, [r3, #4]
 8001af8:	9200      	str	r2, [sp, #0]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	460a      	mov	r2, r1
 8001afe:	214e      	movs	r1, #78	@ 0x4e
 8001b00:	200a      	movs	r0, #10
 8001b02:	f7ff fd4d 	bl	80015a0 <ST7789_WriteString>
			HAL_Delay(50);
 8001b06:	2032      	movs	r0, #50	@ 0x32
 8001b08:	f001 f928 	bl	8002d5c <HAL_Delay>
			change_flag = 0;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		if (change_flag != 0)
 8001b12:	e040      	b.n	8001b96 <main+0x1f2>
 8001b14:	20000bbc 	.word	0x20000bbc
 8001b18:	20000cbc 	.word	0x20000cbc
 8001b1c:	080083b8 	.word	0x080083b8
 8001b20:	20000000 	.word	0x20000000
 8001b24:	080083c0 	.word	0x080083c0
		}
	}
	else
	{
		// update screen
		sprintf(print_string,"x = %d", coordinate_x);
 8001b28:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b32:	49ab      	ldr	r1, [pc, #684]	@ (8001de0 <main+0x43c>)
 8001b34:	4618      	mov	r0, r3
 8001b36:	f004 fa8f 	bl	8006058 <siprintf>
		ST7789_WriteString(10, 66, print_string, Font_7x10, RED, WHITE);
 8001b3a:	4baa      	ldr	r3, [pc, #680]	@ (8001de4 <main+0x440>)
 8001b3c:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001b40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b44:	9202      	str	r2, [sp, #8]
 8001b46:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001b4a:	9201      	str	r2, [sp, #4]
 8001b4c:	685a      	ldr	r2, [r3, #4]
 8001b4e:	9200      	str	r2, [sp, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	460a      	mov	r2, r1
 8001b54:	2142      	movs	r1, #66	@ 0x42
 8001b56:	200a      	movs	r0, #10
 8001b58:	f7ff fd22 	bl	80015a0 <ST7789_WriteString>
//		HAL_Delay(100);
		sprintf(print_string,"y = %d", coordinate_y );
 8001b5c:	8c3b      	ldrh	r3, [r7, #32]
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	461a      	mov	r2, r3
 8001b62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b66:	49a0      	ldr	r1, [pc, #640]	@ (8001de8 <main+0x444>)
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f004 fa75 	bl	8006058 <siprintf>
		ST7789_WriteString(10, 78, print_string, Font_7x10, RED, WHITE);
 8001b6e:	4b9d      	ldr	r3, [pc, #628]	@ (8001de4 <main+0x440>)
 8001b70:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001b74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b78:	9202      	str	r2, [sp, #8]
 8001b7a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001b7e:	9201      	str	r2, [sp, #4]
 8001b80:	685a      	ldr	r2, [r3, #4]
 8001b82:	9200      	str	r2, [sp, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	460a      	mov	r2, r1
 8001b88:	214e      	movs	r1, #78	@ 0x4e
 8001b8a:	200a      	movs	r0, #10
 8001b8c:	f7ff fd08 	bl	80015a0 <ST7789_WriteString>
//		HAL_Delay(100);
		change_flag = 1;
 8001b90:	2301      	movs	r3, #1
 8001b92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

//	// Draw function
	uint8_t SOMERANDOMASSSHIZ = 15;
 8001b96:	230f      	movs	r3, #15
 8001b98:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	if (
			// bounding of draw box
			(coordinate_x >  25 && coordinate_x < 221) &&
 8001b9c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001b9e:	b29b      	uxth	r3, r3
	if (
 8001ba0:	2b19      	cmp	r3, #25
 8001ba2:	f240 80d5 	bls.w	8001d50 <main+0x3ac>
			(coordinate_x >  25 && coordinate_x < 221) &&
 8001ba6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	2bdc      	cmp	r3, #220	@ 0xdc
 8001bac:	f200 80d0 	bhi.w	8001d50 <main+0x3ac>
			(coordinate_y > 108 && coordinate_y < 307) &&
 8001bb0:	8c3b      	ldrh	r3, [r7, #32]
 8001bb2:	b29b      	uxth	r3, r3
			(coordinate_x >  25 && coordinate_x < 221) &&
 8001bb4:	2b6c      	cmp	r3, #108	@ 0x6c
 8001bb6:	f240 80cb 	bls.w	8001d50 <main+0x3ac>
			(coordinate_y > 108 && coordinate_y < 307) &&
 8001bba:	8c3b      	ldrh	r3, [r7, #32]
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 8001bc2:	f200 80c5 	bhi.w	8001d50 <main+0x3ac>
			// prevent jumping in value
			(coordinate_x < pre_coordinate_x + SOMERANDOMASSSHIZ) && (coordinate_x > pre_coordinate_x - SOMERANDOMASSSHIZ) &&
 8001bc6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	4619      	mov	r1, r3
 8001bcc:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001bd0:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001bd4:	4413      	add	r3, r2
			(coordinate_y > 108 && coordinate_y < 307) &&
 8001bd6:	4299      	cmp	r1, r3
 8001bd8:	f280 80ba 	bge.w	8001d50 <main+0x3ac>
			(coordinate_x < pre_coordinate_x + SOMERANDOMASSSHIZ) && (coordinate_x > pre_coordinate_x - SOMERANDOMASSSHIZ) &&
 8001bdc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	4619      	mov	r1, r3
 8001be2:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001be6:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	4299      	cmp	r1, r3
 8001bee:	f340 80af 	ble.w	8001d50 <main+0x3ac>
			(coordinate_y < pre_coordinate_y + SOMERANDOMASSSHIZ) && (coordinate_y > pre_coordinate_y - SOMERANDOMASSSHIZ)
 8001bf2:	8c3b      	ldrh	r3, [r7, #32]
 8001bf4:	b29b      	uxth	r3, r3
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8001bfc:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001c00:	4413      	add	r3, r2
			(coordinate_x < pre_coordinate_x + SOMERANDOMASSSHIZ) && (coordinate_x > pre_coordinate_x - SOMERANDOMASSSHIZ) &&
 8001c02:	4299      	cmp	r1, r3
 8001c04:	f280 80a4 	bge.w	8001d50 <main+0x3ac>
			(coordinate_y < pre_coordinate_y + SOMERANDOMASSSHIZ) && (coordinate_y > pre_coordinate_y - SOMERANDOMASSSHIZ)
 8001c08:	8c3b      	ldrh	r3, [r7, #32]
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8001c12:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	4299      	cmp	r1, r3
 8001c1a:	f340 8099 	ble.w	8001d50 <main+0x3ac>
		)
	{
		ST7789_DrawFilledRectangle(coordinate_x - 4, coordinate_y - 4, 8, 8, RED);
 8001c1e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	3b04      	subs	r3, #4
 8001c24:	b298      	uxth	r0, r3
 8001c26:	8c3b      	ldrh	r3, [r7, #32]
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	3b04      	subs	r3, #4
 8001c2c:	b299      	uxth	r1, r3
 8001c2e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001c32:	9300      	str	r3, [sp, #0]
 8001c34:	2308      	movs	r3, #8
 8001c36:	2208      	movs	r2, #8
 8001c38:	f7ff fd06 	bl	8001648 <ST7789_DrawFilledRectangle>

		// update input mat
		uint8_t cnn_input_idx_x = (coordinate_x - 25)/ 7;
 8001c3c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	3b19      	subs	r3, #25
 8001c42:	4a6a      	ldr	r2, [pc, #424]	@ (8001dec <main+0x448>)
 8001c44:	fb82 1203 	smull	r1, r2, r2, r3
 8001c48:	441a      	add	r2, r3
 8001c4a:	1092      	asrs	r2, r2, #2
 8001c4c:	17db      	asrs	r3, r3, #31
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
		uint8_t cnn_input_idx_y = (coordinate_y - 108)/ 7;
 8001c54:	8c3b      	ldrh	r3, [r7, #32]
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	3b6c      	subs	r3, #108	@ 0x6c
 8001c5a:	4a64      	ldr	r2, [pc, #400]	@ (8001dec <main+0x448>)
 8001c5c:	fb82 1203 	smull	r1, r2, r2, r3
 8001c60:	441a      	add	r2, r3
 8001c62:	1092      	asrs	r2, r2, #2
 8001c64:	17db      	asrs	r3, r3, #31
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
		// make the input bolder - enlarge the input to 4 pixel
		uint16_t cnn_input_index00 = cnn_input_idx_x * INPUT_SIZE + cnn_input_idx_y;
 8001c6c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8001c70:	b29b      	uxth	r3, r3
 8001c72:	461a      	mov	r2, r3
 8001c74:	00d2      	lsls	r2, r2, #3
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	b29a      	uxth	r2, r3
 8001c7c:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8001c80:	b29b      	uxth	r3, r3
 8001c82:	4413      	add	r3, r2
 8001c84:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
//		uint16_t cnn_input_index01 = (cnn_input_idx_x - 1) * INPUT_SIZE + cnn_input_idx_y - 1;
//		uint16_t cnn_input_index02 = (cnn_input_idx_x - 1) * INPUT_SIZE + cnn_input_idx_y;
//		uint16_t cnn_input_index03 = (cnn_input_idx_x - 1) * INPUT_SIZE + cnn_input_idx_y + 1;
//		uint16_t cnn_input_index04 = cnn_input_idx_x * INPUT_SIZE + cnn_input_idx_y - 1;
		uint16_t cnn_input_index05 = cnn_input_idx_x * INPUT_SIZE + cnn_input_idx_y + 1;
 8001c88:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	461a      	mov	r2, r3
 8001c90:	00d2      	lsls	r2, r2, #3
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	4413      	add	r3, r2
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
//		uint16_t cnn_input_index06 = (cnn_input_idx_x + 1) * INPUT_SIZE + cnn_input_idx_y - 1;
		uint16_t cnn_input_index07 = (cnn_input_idx_x + 1) * INPUT_SIZE + cnn_input_idx_y;
 8001ca8:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8001cac:	3301      	adds	r3, #1
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	00d2      	lsls	r2, r2, #3
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	4413      	add	r3, r2
 8001cc2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
		uint16_t cnn_input_index08 = (cnn_input_idx_x + 1) * INPUT_SIZE + cnn_input_idx_y + 1;
 8001cc6:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8001cca:	3301      	adds	r3, #1
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	461a      	mov	r2, r3
 8001cd0:	00d2      	lsls	r2, r2, #3
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	4413      	add	r3, r2
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

		if (cnn_input_index00 < INPUT_SIZE * INPUT_SIZE)
 8001ce8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001cec:	f5b3 7f44 	cmp.w	r3, #784	@ 0x310
 8001cf0:	d207      	bcs.n	8001d02 <main+0x35e>
		{
		    cnn_input[cnn_input_index00] = 1.0f;
 8001cf2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001cf6:	4a3e      	ldr	r2, [pc, #248]	@ (8001df0 <main+0x44c>)
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	4413      	add	r3, r2
 8001cfc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001d00:	601a      	str	r2, [r3, #0]
//		if (cnn_input_index04 < INPUT_SIZE * INPUT_SIZE)
//		{
//			cnn_input[cnn_input_index04] = 1.0f;
//		}

		if (cnn_input_index05 < INPUT_SIZE * INPUT_SIZE)
 8001d02:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001d06:	f5b3 7f44 	cmp.w	r3, #784	@ 0x310
 8001d0a:	d207      	bcs.n	8001d1c <main+0x378>
		{
			cnn_input[cnn_input_index05] = 1.0f;
 8001d0c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001d10:	4a37      	ldr	r2, [pc, #220]	@ (8001df0 <main+0x44c>)
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	4413      	add	r3, r2
 8001d16:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001d1a:	601a      	str	r2, [r3, #0]
//		if (cnn_input_index06 < INPUT_SIZE * INPUT_SIZE)
//		{
//			cnn_input[cnn_input_index06] = 1.0f;
//		}

		if (cnn_input_index07 < INPUT_SIZE * INPUT_SIZE)
 8001d1c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001d20:	f5b3 7f44 	cmp.w	r3, #784	@ 0x310
 8001d24:	d207      	bcs.n	8001d36 <main+0x392>
		{
			cnn_input[cnn_input_index07] = 1.0f;
 8001d26:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001d2a:	4a31      	ldr	r2, [pc, #196]	@ (8001df0 <main+0x44c>)
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	4413      	add	r3, r2
 8001d30:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001d34:	601a      	str	r2, [r3, #0]
		}

		if (cnn_input_index08 < INPUT_SIZE * INPUT_SIZE)
 8001d36:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001d3a:	f5b3 7f44 	cmp.w	r3, #784	@ 0x310
 8001d3e:	d207      	bcs.n	8001d50 <main+0x3ac>
		{
			cnn_input[cnn_input_index08] = 1.0f;
 8001d40:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001d44:	4a2a      	ldr	r2, [pc, #168]	@ (8001df0 <main+0x44c>)
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	4413      	add	r3, r2
 8001d4a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001d4e:	601a      	str	r2, [r3, #0]
	}

	uint8_t buffer_uart[30];
	uint16_t in_mat_idx;
	// CNN button: SEND DATA TO PC BUTTON
	if ((coordinate_x > 157 && coordinate_x < 208) &&
 8001d50:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	2b9d      	cmp	r3, #157	@ 0x9d
 8001d56:	f240 8099 	bls.w	8001e8c <main+0x4e8>
 8001d5a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	2bcf      	cmp	r3, #207	@ 0xcf
 8001d60:	f200 8094 	bhi.w	8001e8c <main+0x4e8>
	    (coordinate_y > 59 && coordinate_y < 71)) {
 8001d64:	8c3b      	ldrh	r3, [r7, #32]
 8001d66:	b29b      	uxth	r3, r3
	if ((coordinate_x > 157 && coordinate_x < 208) &&
 8001d68:	2b3b      	cmp	r3, #59	@ 0x3b
 8001d6a:	f240 808f 	bls.w	8001e8c <main+0x4e8>
	    (coordinate_y > 59 && coordinate_y < 71)) {
 8001d6e:	8c3b      	ldrh	r3, [r7, #32]
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	2b46      	cmp	r3, #70	@ 0x46
 8001d74:	f200 808a 	bhi.w	8001e8c <main+0x4e8>
//	    sprintf((char *)buffer_uart, "A %d\n\r", data_count);
//	    sprintf((char *)buffer_uart, "B %d\n\r", data_count);
	    HAL_UART_Transmit(&huart1, buffer_uart, strlen((char *)buffer_uart), 100);
 8001d78:	463b      	mov	r3, r7
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7fe fa80 	bl	8000280 <strlen>
 8001d80:	4603      	mov	r3, r0
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	4639      	mov	r1, r7
 8001d86:	2364      	movs	r3, #100	@ 0x64
 8001d88:	481a      	ldr	r0, [pc, #104]	@ (8001df4 <main+0x450>)
 8001d8a:	f003 f88f 	bl	8004eac <HAL_UART_Transmit>
	    for (uint8_t i = 0; i < INPUT_SIZE; i++)
 8001d8e:	2300      	movs	r3, #0
 8001d90:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
 8001d94:	e053      	b.n	8001e3e <main+0x49a>
	    	{
	    		for (uint8_t j = 0; j < INPUT_SIZE; j++)
 8001d96:	2300      	movs	r3, #0
 8001d98:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
 8001d9c:	e046      	b.n	8001e2c <main+0x488>
	    		{
	    			in_mat_idx = j * INPUT_SIZE + i;  // Calculate the index once per loop
 8001d9e:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	461a      	mov	r2, r3
 8001da6:	00d2      	lsls	r2, r2, #3
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	b29a      	uxth	r2, r3
 8001dae:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	4413      	add	r3, r2
 8001db6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

	    	        if (cnn_input[in_mat_idx] != 0) {
 8001dba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001dbe:	4a0c      	ldr	r2, [pc, #48]	@ (8001df0 <main+0x44c>)
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	4413      	add	r3, r2
 8001dc4:	edd3 7a00 	vldr	s15, [r3]
 8001dc8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd0:	d014      	beq.n	8001dfc <main+0x458>
	    	            sprintf((char *)buffer_uart, "1, ");
 8001dd2:	463b      	mov	r3, r7
 8001dd4:	4908      	ldr	r1, [pc, #32]	@ (8001df8 <main+0x454>)
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f004 f93e 	bl	8006058 <siprintf>
 8001ddc:	e013      	b.n	8001e06 <main+0x462>
 8001dde:	bf00      	nop
 8001de0:	080083c8 	.word	0x080083c8
 8001de4:	20000000 	.word	0x20000000
 8001de8:	080083d0 	.word	0x080083d0
 8001dec:	92492493 	.word	0x92492493
 8001df0:	20000cbc 	.word	0x20000cbc
 8001df4:	20000c74 	.word	0x20000c74
 8001df8:	080083d8 	.word	0x080083d8
	    	        } else {
	    	            sprintf((char *)buffer_uart, "0, ");
 8001dfc:	463b      	mov	r3, r7
 8001dfe:	4929      	ldr	r1, [pc, #164]	@ (8001ea4 <main+0x500>)
 8001e00:	4618      	mov	r0, r3
 8001e02:	f004 f929 	bl	8006058 <siprintf>
	    	        }
	    	        HAL_UART_Transmit(&huart1, buffer_uart, strlen((char *)buffer_uart), 100);
 8001e06:	463b      	mov	r3, r7
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7fe fa39 	bl	8000280 <strlen>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	b29a      	uxth	r2, r3
 8001e12:	4639      	mov	r1, r7
 8001e14:	2364      	movs	r3, #100	@ 0x64
 8001e16:	4824      	ldr	r0, [pc, #144]	@ (8001ea8 <main+0x504>)
 8001e18:	f003 f848 	bl	8004eac <HAL_UART_Transmit>
	    	        HAL_Delay(5);
 8001e1c:	2005      	movs	r0, #5
 8001e1e:	f000 ff9d 	bl	8002d5c <HAL_Delay>
	    		for (uint8_t j = 0; j < INPUT_SIZE; j++)
 8001e22:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001e26:	3301      	adds	r3, #1
 8001e28:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
 8001e2c:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001e30:	2b1b      	cmp	r3, #27
 8001e32:	d9b4      	bls.n	8001d9e <main+0x3fa>
	    for (uint8_t i = 0; i < INPUT_SIZE; i++)
 8001e34:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8001e38:	3301      	adds	r3, #1
 8001e3a:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
 8001e3e:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8001e42:	2b1b      	cmp	r3, #27
 8001e44:	d9a7      	bls.n	8001d96 <main+0x3f2>
	    		}
	    	}

//	    sprintf((char *)buffer_uart, "\n\rDone\n\r");
	    sprintf((char *)buffer_uart, "\n\r");
 8001e46:	463b      	mov	r3, r7
 8001e48:	4918      	ldr	r1, [pc, #96]	@ (8001eac <main+0x508>)
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f004 f904 	bl	8006058 <siprintf>
	    HAL_UART_Transmit(&huart1, buffer_uart, strlen((char *)buffer_uart), 100);
 8001e50:	463b      	mov	r3, r7
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7fe fa14 	bl	8000280 <strlen>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	4639      	mov	r1, r7
 8001e5e:	2364      	movs	r3, #100	@ 0x64
 8001e60:	4811      	ldr	r0, [pc, #68]	@ (8001ea8 <main+0x504>)
 8001e62:	f003 f823 	bl	8004eac <HAL_UART_Transmit>
	    HAL_Delay(1000);
 8001e66:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e6a:	f000 ff77 	bl	8002d5c <HAL_Delay>
	    ST7789_WriteString(45, 25, "SENT done", Font_7x10, RED, WHITE);
 8001e6e:	4b10      	ldr	r3, [pc, #64]	@ (8001eb0 <main+0x50c>)
 8001e70:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e74:	9202      	str	r2, [sp, #8]
 8001e76:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001e7a:	9201      	str	r2, [sp, #4]
 8001e7c:	685a      	ldr	r2, [r3, #4]
 8001e7e:	9200      	str	r2, [sp, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a0c      	ldr	r2, [pc, #48]	@ (8001eb4 <main+0x510>)
 8001e84:	2119      	movs	r1, #25
 8001e86:	202d      	movs	r0, #45	@ 0x2d
 8001e88:	f7ff fb8a 	bl	80015a0 <ST7789_WriteString>
	}


	// draw mini drawin plane
	drawMinimap(cnn_input);
 8001e8c:	480a      	ldr	r0, [pc, #40]	@ (8001eb8 <main+0x514>)
 8001e8e:	f7ff fd3f 	bl	8001910 <drawMinimap>

	// Reset button
	resetButtonPressed(cnn_input,  coordinate_x, coordinate_y);
 8001e92:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001e94:	b29b      	uxth	r3, r3
 8001e96:	8c3a      	ldrh	r2, [r7, #32]
 8001e98:	b292      	uxth	r2, r2
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4806      	ldr	r0, [pc, #24]	@ (8001eb8 <main+0x514>)
 8001e9e:	f7ff fc61 	bl	8001764 <resetButtonPressed>
  {
 8001ea2:	e5d2      	b.n	8001a4a <main+0xa6>
 8001ea4:	080083dc 	.word	0x080083dc
 8001ea8:	20000c74 	.word	0x20000c74
 8001eac:	080083e0 	.word	0x080083e0
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	080083e4 	.word	0x080083e4
 8001eb8:	20000cbc 	.word	0x20000cbc

08001ebc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b094      	sub	sp, #80	@ 0x50
 8001ec0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ec2:	f107 0320 	add.w	r3, r7, #32
 8001ec6:	2230      	movs	r2, #48	@ 0x30
 8001ec8:	2100      	movs	r1, #0
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f004 f9bc 	bl	8006248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ed0:	f107 030c 	add.w	r3, r7, #12
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	60bb      	str	r3, [r7, #8]
 8001ee4:	4b28      	ldr	r3, [pc, #160]	@ (8001f88 <SystemClock_Config+0xcc>)
 8001ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee8:	4a27      	ldr	r2, [pc, #156]	@ (8001f88 <SystemClock_Config+0xcc>)
 8001eea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eee:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ef0:	4b25      	ldr	r3, [pc, #148]	@ (8001f88 <SystemClock_Config+0xcc>)
 8001ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ef8:	60bb      	str	r3, [r7, #8]
 8001efa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001efc:	2300      	movs	r3, #0
 8001efe:	607b      	str	r3, [r7, #4]
 8001f00:	4b22      	ldr	r3, [pc, #136]	@ (8001f8c <SystemClock_Config+0xd0>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001f08:	4a20      	ldr	r2, [pc, #128]	@ (8001f8c <SystemClock_Config+0xd0>)
 8001f0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f0e:	6013      	str	r3, [r2, #0]
 8001f10:	4b1e      	ldr	r3, [pc, #120]	@ (8001f8c <SystemClock_Config+0xd0>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f18:	607b      	str	r3, [r7, #4]
 8001f1a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f24:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f26:	2302      	movs	r3, #2
 8001f28:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f2a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001f30:	2319      	movs	r3, #25
 8001f32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001f34:	23a8      	movs	r3, #168	@ 0xa8
 8001f36:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f38:	2302      	movs	r3, #2
 8001f3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001f3c:	2304      	movs	r3, #4
 8001f3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f40:	f107 0320 	add.w	r3, r7, #32
 8001f44:	4618      	mov	r0, r3
 8001f46:	f001 fd65 	bl	8003a14 <HAL_RCC_OscConfig>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001f50:	f000 f94a 	bl	80021e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f54:	230f      	movs	r3, #15
 8001f56:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f64:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f6a:	f107 030c 	add.w	r3, r7, #12
 8001f6e:	2102      	movs	r1, #2
 8001f70:	4618      	mov	r0, r3
 8001f72:	f001 ffc7 	bl	8003f04 <HAL_RCC_ClockConfig>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001f7c:	f000 f934 	bl	80021e8 <Error_Handler>
  }
}
 8001f80:	bf00      	nop
 8001f82:	3750      	adds	r7, #80	@ 0x50
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	40007000 	.word	0x40007000

08001f90 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001f94:	4b17      	ldr	r3, [pc, #92]	@ (8001ff4 <MX_SPI1_Init+0x64>)
 8001f96:	4a18      	ldr	r2, [pc, #96]	@ (8001ff8 <MX_SPI1_Init+0x68>)
 8001f98:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f9a:	4b16      	ldr	r3, [pc, #88]	@ (8001ff4 <MX_SPI1_Init+0x64>)
 8001f9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001fa0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001fa2:	4b14      	ldr	r3, [pc, #80]	@ (8001ff4 <MX_SPI1_Init+0x64>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fa8:	4b12      	ldr	r3, [pc, #72]	@ (8001ff4 <MX_SPI1_Init+0x64>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001fae:	4b11      	ldr	r3, [pc, #68]	@ (8001ff4 <MX_SPI1_Init+0x64>)
 8001fb0:	2202      	movs	r2, #2
 8001fb2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fb4:	4b0f      	ldr	r3, [pc, #60]	@ (8001ff4 <MX_SPI1_Init+0x64>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001fba:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff4 <MX_SPI1_Init+0x64>)
 8001fbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fc0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff4 <MX_SPI1_Init+0x64>)
 8001fc4:	2208      	movs	r2, #8
 8001fc6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff4 <MX_SPI1_Init+0x64>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fce:	4b09      	ldr	r3, [pc, #36]	@ (8001ff4 <MX_SPI1_Init+0x64>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fd4:	4b07      	ldr	r3, [pc, #28]	@ (8001ff4 <MX_SPI1_Init+0x64>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001fda:	4b06      	ldr	r3, [pc, #24]	@ (8001ff4 <MX_SPI1_Init+0x64>)
 8001fdc:	220a      	movs	r2, #10
 8001fde:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001fe0:	4804      	ldr	r0, [pc, #16]	@ (8001ff4 <MX_SPI1_Init+0x64>)
 8001fe2:	f002 f96f 	bl	80042c4 <HAL_SPI_Init>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001fec:	f000 f8fc 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ff0:	bf00      	nop
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	20000b64 	.word	0x20000b64
 8001ff8:	40013000 	.word	0x40013000

08001ffc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002000:	4b18      	ldr	r3, [pc, #96]	@ (8002064 <MX_SPI2_Init+0x68>)
 8002002:	4a19      	ldr	r2, [pc, #100]	@ (8002068 <MX_SPI2_Init+0x6c>)
 8002004:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002006:	4b17      	ldr	r3, [pc, #92]	@ (8002064 <MX_SPI2_Init+0x68>)
 8002008:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800200c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800200e:	4b15      	ldr	r3, [pc, #84]	@ (8002064 <MX_SPI2_Init+0x68>)
 8002010:	2200      	movs	r2, #0
 8002012:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8002014:	4b13      	ldr	r3, [pc, #76]	@ (8002064 <MX_SPI2_Init+0x68>)
 8002016:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800201a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800201c:	4b11      	ldr	r3, [pc, #68]	@ (8002064 <MX_SPI2_Init+0x68>)
 800201e:	2200      	movs	r2, #0
 8002020:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002022:	4b10      	ldr	r3, [pc, #64]	@ (8002064 <MX_SPI2_Init+0x68>)
 8002024:	2200      	movs	r2, #0
 8002026:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002028:	4b0e      	ldr	r3, [pc, #56]	@ (8002064 <MX_SPI2_Init+0x68>)
 800202a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800202e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002030:	4b0c      	ldr	r3, [pc, #48]	@ (8002064 <MX_SPI2_Init+0x68>)
 8002032:	2210      	movs	r2, #16
 8002034:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002036:	4b0b      	ldr	r3, [pc, #44]	@ (8002064 <MX_SPI2_Init+0x68>)
 8002038:	2200      	movs	r2, #0
 800203a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800203c:	4b09      	ldr	r3, [pc, #36]	@ (8002064 <MX_SPI2_Init+0x68>)
 800203e:	2200      	movs	r2, #0
 8002040:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002042:	4b08      	ldr	r3, [pc, #32]	@ (8002064 <MX_SPI2_Init+0x68>)
 8002044:	2200      	movs	r2, #0
 8002046:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002048:	4b06      	ldr	r3, [pc, #24]	@ (8002064 <MX_SPI2_Init+0x68>)
 800204a:	220a      	movs	r2, #10
 800204c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800204e:	4805      	ldr	r0, [pc, #20]	@ (8002064 <MX_SPI2_Init+0x68>)
 8002050:	f002 f938 	bl	80042c4 <HAL_SPI_Init>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 800205a:	f000 f8c5 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	20000bbc 	.word	0x20000bbc
 8002068:	40003800 	.word	0x40003800

0800206c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002070:	4b11      	ldr	r3, [pc, #68]	@ (80020b8 <MX_USART1_UART_Init+0x4c>)
 8002072:	4a12      	ldr	r2, [pc, #72]	@ (80020bc <MX_USART1_UART_Init+0x50>)
 8002074:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002076:	4b10      	ldr	r3, [pc, #64]	@ (80020b8 <MX_USART1_UART_Init+0x4c>)
 8002078:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800207c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800207e:	4b0e      	ldr	r3, [pc, #56]	@ (80020b8 <MX_USART1_UART_Init+0x4c>)
 8002080:	2200      	movs	r2, #0
 8002082:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002084:	4b0c      	ldr	r3, [pc, #48]	@ (80020b8 <MX_USART1_UART_Init+0x4c>)
 8002086:	2200      	movs	r2, #0
 8002088:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800208a:	4b0b      	ldr	r3, [pc, #44]	@ (80020b8 <MX_USART1_UART_Init+0x4c>)
 800208c:	2200      	movs	r2, #0
 800208e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002090:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <MX_USART1_UART_Init+0x4c>)
 8002092:	220c      	movs	r2, #12
 8002094:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002096:	4b08      	ldr	r3, [pc, #32]	@ (80020b8 <MX_USART1_UART_Init+0x4c>)
 8002098:	2200      	movs	r2, #0
 800209a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800209c:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <MX_USART1_UART_Init+0x4c>)
 800209e:	2200      	movs	r2, #0
 80020a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80020a2:	4805      	ldr	r0, [pc, #20]	@ (80020b8 <MX_USART1_UART_Init+0x4c>)
 80020a4:	f002 feb2 	bl	8004e0c <HAL_UART_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80020ae:	f000 f89b 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000c74 	.word	0x20000c74
 80020bc:	40011000 	.word	0x40011000

080020c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	607b      	str	r3, [r7, #4]
 80020ca:	4b0c      	ldr	r3, [pc, #48]	@ (80020fc <MX_DMA_Init+0x3c>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	4a0b      	ldr	r2, [pc, #44]	@ (80020fc <MX_DMA_Init+0x3c>)
 80020d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d6:	4b09      	ldr	r3, [pc, #36]	@ (80020fc <MX_DMA_Init+0x3c>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020de:	607b      	str	r3, [r7, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80020e2:	2200      	movs	r2, #0
 80020e4:	2100      	movs	r1, #0
 80020e6:	203b      	movs	r0, #59	@ 0x3b
 80020e8:	f000 ff37 	bl	8002f5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80020ec:	203b      	movs	r0, #59	@ 0x3b
 80020ee:	f000 ff50 	bl	8002f92 <HAL_NVIC_EnableIRQ>

}
 80020f2:	bf00      	nop
 80020f4:	3708      	adds	r7, #8
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40023800 	.word	0x40023800

08002100 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b088      	sub	sp, #32
 8002104:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002106:	f107 030c 	add.w	r3, r7, #12
 800210a:	2200      	movs	r2, #0
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	605a      	str	r2, [r3, #4]
 8002110:	609a      	str	r2, [r3, #8]
 8002112:	60da      	str	r2, [r3, #12]
 8002114:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	4b30      	ldr	r3, [pc, #192]	@ (80021dc <MX_GPIO_Init+0xdc>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211e:	4a2f      	ldr	r2, [pc, #188]	@ (80021dc <MX_GPIO_Init+0xdc>)
 8002120:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002124:	6313      	str	r3, [r2, #48]	@ 0x30
 8002126:	4b2d      	ldr	r3, [pc, #180]	@ (80021dc <MX_GPIO_Init+0xdc>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800212e:	60bb      	str	r3, [r7, #8]
 8002130:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	607b      	str	r3, [r7, #4]
 8002136:	4b29      	ldr	r3, [pc, #164]	@ (80021dc <MX_GPIO_Init+0xdc>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213a:	4a28      	ldr	r2, [pc, #160]	@ (80021dc <MX_GPIO_Init+0xdc>)
 800213c:	f043 0301 	orr.w	r3, r3, #1
 8002140:	6313      	str	r3, [r2, #48]	@ 0x30
 8002142:	4b26      	ldr	r3, [pc, #152]	@ (80021dc <MX_GPIO_Init+0xdc>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	607b      	str	r3, [r7, #4]
 800214c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	603b      	str	r3, [r7, #0]
 8002152:	4b22      	ldr	r3, [pc, #136]	@ (80021dc <MX_GPIO_Init+0xdc>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002156:	4a21      	ldr	r2, [pc, #132]	@ (80021dc <MX_GPIO_Init+0xdc>)
 8002158:	f043 0302 	orr.w	r3, r3, #2
 800215c:	6313      	str	r3, [r2, #48]	@ 0x30
 800215e:	4b1f      	ldr	r3, [pc, #124]	@ (80021dc <MX_GPIO_Init+0xdc>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002162:	f003 0302 	and.w	r3, r3, #2
 8002166:	603b      	str	r3, [r7, #0]
 8002168:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ST7789_DC_Pin|ST7789_RST_Pin|ST7789_CS_Pin, GPIO_PIN_RESET);
 800216a:	2200      	movs	r2, #0
 800216c:	211a      	movs	r1, #26
 800216e:	481c      	ldr	r0, [pc, #112]	@ (80021e0 <MX_GPIO_Init+0xe0>)
 8002170:	f001 fc36 	bl	80039e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, GPIO_PIN_RESET);
 8002174:	2200      	movs	r2, #0
 8002176:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800217a:	481a      	ldr	r0, [pc, #104]	@ (80021e4 <MX_GPIO_Init+0xe4>)
 800217c:	f001 fc30 	bl	80039e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST7789_DC_Pin ST7789_RST_Pin ST7789_CS_Pin */
  GPIO_InitStruct.Pin = ST7789_DC_Pin|ST7789_RST_Pin|ST7789_CS_Pin;
 8002180:	231a      	movs	r3, #26
 8002182:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002184:	2311      	movs	r3, #17
 8002186:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800218c:	2302      	movs	r3, #2
 800218e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002190:	f107 030c 	add.w	r3, r7, #12
 8002194:	4619      	mov	r1, r3
 8002196:	4812      	ldr	r0, [pc, #72]	@ (80021e0 <MX_GPIO_Init+0xe0>)
 8002198:	f001 fa86 	bl	80036a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : T_IRQ_Pin */
  GPIO_InitStruct.Pin = T_IRQ_Pin;
 800219c:	2302      	movs	r3, #2
 800219e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80021a0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80021a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(T_IRQ_GPIO_Port, &GPIO_InitStruct);
 80021aa:	f107 030c 	add.w	r3, r7, #12
 80021ae:	4619      	mov	r1, r3
 80021b0:	480c      	ldr	r0, [pc, #48]	@ (80021e4 <MX_GPIO_Init+0xe4>)
 80021b2:	f001 fa79 	bl	80036a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : T_CS_Pin */
  GPIO_InitStruct.Pin = T_CS_Pin;
 80021b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80021bc:	2311      	movs	r3, #17
 80021be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021c4:	2303      	movs	r3, #3
 80021c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(T_CS_GPIO_Port, &GPIO_InitStruct);
 80021c8:	f107 030c 	add.w	r3, r7, #12
 80021cc:	4619      	mov	r1, r3
 80021ce:	4805      	ldr	r0, [pc, #20]	@ (80021e4 <MX_GPIO_Init+0xe4>)
 80021d0:	f001 fa6a 	bl	80036a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80021d4:	bf00      	nop
 80021d6:	3720      	adds	r7, #32
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40023800 	.word	0x40023800
 80021e0:	40020000 	.word	0x40020000
 80021e4:	40020400 	.word	0x40020400

080021e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021ec:	b672      	cpsid	i
}
 80021ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021f0:	bf00      	nop
 80021f2:	e7fd      	b.n	80021f0 <Error_Handler+0x8>

080021f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	607b      	str	r3, [r7, #4]
 80021fe:	4b10      	ldr	r3, [pc, #64]	@ (8002240 <HAL_MspInit+0x4c>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002202:	4a0f      	ldr	r2, [pc, #60]	@ (8002240 <HAL_MspInit+0x4c>)
 8002204:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002208:	6453      	str	r3, [r2, #68]	@ 0x44
 800220a:	4b0d      	ldr	r3, [pc, #52]	@ (8002240 <HAL_MspInit+0x4c>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002212:	607b      	str	r3, [r7, #4]
 8002214:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	603b      	str	r3, [r7, #0]
 800221a:	4b09      	ldr	r3, [pc, #36]	@ (8002240 <HAL_MspInit+0x4c>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	4a08      	ldr	r2, [pc, #32]	@ (8002240 <HAL_MspInit+0x4c>)
 8002220:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002224:	6413      	str	r3, [r2, #64]	@ 0x40
 8002226:	4b06      	ldr	r3, [pc, #24]	@ (8002240 <HAL_MspInit+0x4c>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800222e:	603b      	str	r3, [r7, #0]
 8002230:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	40023800 	.word	0x40023800

08002244 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08c      	sub	sp, #48	@ 0x30
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224c:	f107 031c 	add.w	r3, r7, #28
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	605a      	str	r2, [r3, #4]
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	60da      	str	r2, [r3, #12]
 800225a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a49      	ldr	r2, [pc, #292]	@ (8002388 <HAL_SPI_MspInit+0x144>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d15a      	bne.n	800231c <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002266:	2300      	movs	r3, #0
 8002268:	61bb      	str	r3, [r7, #24]
 800226a:	4b48      	ldr	r3, [pc, #288]	@ (800238c <HAL_SPI_MspInit+0x148>)
 800226c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226e:	4a47      	ldr	r2, [pc, #284]	@ (800238c <HAL_SPI_MspInit+0x148>)
 8002270:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002274:	6453      	str	r3, [r2, #68]	@ 0x44
 8002276:	4b45      	ldr	r3, [pc, #276]	@ (800238c <HAL_SPI_MspInit+0x148>)
 8002278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800227e:	61bb      	str	r3, [r7, #24]
 8002280:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	4b41      	ldr	r3, [pc, #260]	@ (800238c <HAL_SPI_MspInit+0x148>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228a:	4a40      	ldr	r2, [pc, #256]	@ (800238c <HAL_SPI_MspInit+0x148>)
 800228c:	f043 0301 	orr.w	r3, r3, #1
 8002290:	6313      	str	r3, [r2, #48]	@ 0x30
 8002292:	4b3e      	ldr	r3, [pc, #248]	@ (800238c <HAL_SPI_MspInit+0x148>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	617b      	str	r3, [r7, #20]
 800229c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800229e:	23e0      	movs	r3, #224	@ 0xe0
 80022a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a2:	2302      	movs	r3, #2
 80022a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022aa:	2303      	movs	r3, #3
 80022ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022ae:	2305      	movs	r3, #5
 80022b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b2:	f107 031c 	add.w	r3, r7, #28
 80022b6:	4619      	mov	r1, r3
 80022b8:	4835      	ldr	r0, [pc, #212]	@ (8002390 <HAL_SPI_MspInit+0x14c>)
 80022ba:	f001 f9f5 	bl	80036a8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80022be:	4b35      	ldr	r3, [pc, #212]	@ (8002394 <HAL_SPI_MspInit+0x150>)
 80022c0:	4a35      	ldr	r2, [pc, #212]	@ (8002398 <HAL_SPI_MspInit+0x154>)
 80022c2:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80022c4:	4b33      	ldr	r3, [pc, #204]	@ (8002394 <HAL_SPI_MspInit+0x150>)
 80022c6:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80022ca:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022cc:	4b31      	ldr	r3, [pc, #196]	@ (8002394 <HAL_SPI_MspInit+0x150>)
 80022ce:	2240      	movs	r2, #64	@ 0x40
 80022d0:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022d2:	4b30      	ldr	r3, [pc, #192]	@ (8002394 <HAL_SPI_MspInit+0x150>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022d8:	4b2e      	ldr	r3, [pc, #184]	@ (8002394 <HAL_SPI_MspInit+0x150>)
 80022da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022de:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022e0:	4b2c      	ldr	r3, [pc, #176]	@ (8002394 <HAL_SPI_MspInit+0x150>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002394 <HAL_SPI_MspInit+0x150>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80022ec:	4b29      	ldr	r3, [pc, #164]	@ (8002394 <HAL_SPI_MspInit+0x150>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022f2:	4b28      	ldr	r3, [pc, #160]	@ (8002394 <HAL_SPI_MspInit+0x150>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022f8:	4b26      	ldr	r3, [pc, #152]	@ (8002394 <HAL_SPI_MspInit+0x150>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80022fe:	4825      	ldr	r0, [pc, #148]	@ (8002394 <HAL_SPI_MspInit+0x150>)
 8002300:	f000 fe62 	bl	8002fc8 <HAL_DMA_Init>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 800230a:	f7ff ff6d 	bl	80021e8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a20      	ldr	r2, [pc, #128]	@ (8002394 <HAL_SPI_MspInit+0x150>)
 8002312:	649a      	str	r2, [r3, #72]	@ 0x48
 8002314:	4a1f      	ldr	r2, [pc, #124]	@ (8002394 <HAL_SPI_MspInit+0x150>)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800231a:	e031      	b.n	8002380 <HAL_SPI_MspInit+0x13c>
  else if(hspi->Instance==SPI2)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a1e      	ldr	r2, [pc, #120]	@ (800239c <HAL_SPI_MspInit+0x158>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d12c      	bne.n	8002380 <HAL_SPI_MspInit+0x13c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	613b      	str	r3, [r7, #16]
 800232a:	4b18      	ldr	r3, [pc, #96]	@ (800238c <HAL_SPI_MspInit+0x148>)
 800232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232e:	4a17      	ldr	r2, [pc, #92]	@ (800238c <HAL_SPI_MspInit+0x148>)
 8002330:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002334:	6413      	str	r3, [r2, #64]	@ 0x40
 8002336:	4b15      	ldr	r3, [pc, #84]	@ (800238c <HAL_SPI_MspInit+0x148>)
 8002338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800233e:	613b      	str	r3, [r7, #16]
 8002340:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	60fb      	str	r3, [r7, #12]
 8002346:	4b11      	ldr	r3, [pc, #68]	@ (800238c <HAL_SPI_MspInit+0x148>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234a:	4a10      	ldr	r2, [pc, #64]	@ (800238c <HAL_SPI_MspInit+0x148>)
 800234c:	f043 0302 	orr.w	r3, r3, #2
 8002350:	6313      	str	r3, [r2, #48]	@ 0x30
 8002352:	4b0e      	ldr	r3, [pc, #56]	@ (800238c <HAL_SPI_MspInit+0x148>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 800235e:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8002362:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002364:	2302      	movs	r3, #2
 8002366:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002368:	2300      	movs	r3, #0
 800236a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800236c:	2303      	movs	r3, #3
 800236e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002370:	2305      	movs	r3, #5
 8002372:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002374:	f107 031c 	add.w	r3, r7, #28
 8002378:	4619      	mov	r1, r3
 800237a:	4809      	ldr	r0, [pc, #36]	@ (80023a0 <HAL_SPI_MspInit+0x15c>)
 800237c:	f001 f994 	bl	80036a8 <HAL_GPIO_Init>
}
 8002380:	bf00      	nop
 8002382:	3730      	adds	r7, #48	@ 0x30
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40013000 	.word	0x40013000
 800238c:	40023800 	.word	0x40023800
 8002390:	40020000 	.word	0x40020000
 8002394:	20000c14 	.word	0x20000c14
 8002398:	40026458 	.word	0x40026458
 800239c:	40003800 	.word	0x40003800
 80023a0:	40020400 	.word	0x40020400

080023a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b08a      	sub	sp, #40	@ 0x28
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ac:	f107 0314 	add.w	r3, r7, #20
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	605a      	str	r2, [r3, #4]
 80023b6:	609a      	str	r2, [r3, #8]
 80023b8:	60da      	str	r2, [r3, #12]
 80023ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a19      	ldr	r2, [pc, #100]	@ (8002428 <HAL_UART_MspInit+0x84>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d12c      	bne.n	8002420 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	613b      	str	r3, [r7, #16]
 80023ca:	4b18      	ldr	r3, [pc, #96]	@ (800242c <HAL_UART_MspInit+0x88>)
 80023cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ce:	4a17      	ldr	r2, [pc, #92]	@ (800242c <HAL_UART_MspInit+0x88>)
 80023d0:	f043 0310 	orr.w	r3, r3, #16
 80023d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80023d6:	4b15      	ldr	r3, [pc, #84]	@ (800242c <HAL_UART_MspInit+0x88>)
 80023d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023da:	f003 0310 	and.w	r3, r3, #16
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	4b11      	ldr	r3, [pc, #68]	@ (800242c <HAL_UART_MspInit+0x88>)
 80023e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ea:	4a10      	ldr	r2, [pc, #64]	@ (800242c <HAL_UART_MspInit+0x88>)
 80023ec:	f043 0301 	orr.w	r3, r3, #1
 80023f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023f2:	4b0e      	ldr	r3, [pc, #56]	@ (800242c <HAL_UART_MspInit+0x88>)
 80023f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f6:	f003 0301 	and.w	r3, r3, #1
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80023fe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002404:	2302      	movs	r3, #2
 8002406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002408:	2300      	movs	r3, #0
 800240a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800240c:	2303      	movs	r3, #3
 800240e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002410:	2307      	movs	r3, #7
 8002412:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002414:	f107 0314 	add.w	r3, r7, #20
 8002418:	4619      	mov	r1, r3
 800241a:	4805      	ldr	r0, [pc, #20]	@ (8002430 <HAL_UART_MspInit+0x8c>)
 800241c:	f001 f944 	bl	80036a8 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002420:	bf00      	nop
 8002422:	3728      	adds	r7, #40	@ 0x28
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40011000 	.word	0x40011000
 800242c:	40023800 	.word	0x40023800
 8002430:	40020000 	.word	0x40020000

08002434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002438:	bf00      	nop
 800243a:	e7fd      	b.n	8002438 <NMI_Handler+0x4>

0800243c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002440:	bf00      	nop
 8002442:	e7fd      	b.n	8002440 <HardFault_Handler+0x4>

08002444 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002448:	bf00      	nop
 800244a:	e7fd      	b.n	8002448 <MemManage_Handler+0x4>

0800244c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002450:	bf00      	nop
 8002452:	e7fd      	b.n	8002450 <BusFault_Handler+0x4>

08002454 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002458:	bf00      	nop
 800245a:	e7fd      	b.n	8002458 <UsageFault_Handler+0x4>

0800245c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr

0800246a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800246a:	b480      	push	{r7}
 800246c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800248a:	f000 fc47 	bl	8002d1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800248e:	bf00      	nop
 8002490:	bd80      	pop	{r7, pc}
	...

08002494 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002498:	4802      	ldr	r0, [pc, #8]	@ (80024a4 <DMA2_Stream3_IRQHandler+0x10>)
 800249a:	f000 fe9b 	bl	80031d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000c14 	.word	0x20000c14

080024a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  return 1;
 80024ac:	2301      	movs	r3, #1
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <_kill>:

int _kill(int pid, int sig)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024c2:	f003 ff13 	bl	80062ec <__errno>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2216      	movs	r2, #22
 80024ca:	601a      	str	r2, [r3, #0]
  return -1;
 80024cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <_exit>:

void _exit (int status)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024e0:	f04f 31ff 	mov.w	r1, #4294967295
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f7ff ffe7 	bl	80024b8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80024ea:	bf00      	nop
 80024ec:	e7fd      	b.n	80024ea <_exit+0x12>

080024ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b086      	sub	sp, #24
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	60f8      	str	r0, [r7, #12]
 80024f6:	60b9      	str	r1, [r7, #8]
 80024f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024fa:	2300      	movs	r3, #0
 80024fc:	617b      	str	r3, [r7, #20]
 80024fe:	e00a      	b.n	8002516 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002500:	f3af 8000 	nop.w
 8002504:	4601      	mov	r1, r0
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	1c5a      	adds	r2, r3, #1
 800250a:	60ba      	str	r2, [r7, #8]
 800250c:	b2ca      	uxtb	r2, r1
 800250e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	3301      	adds	r3, #1
 8002514:	617b      	str	r3, [r7, #20]
 8002516:	697a      	ldr	r2, [r7, #20]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	429a      	cmp	r2, r3
 800251c:	dbf0      	blt.n	8002500 <_read+0x12>
  }

  return len;
 800251e:	687b      	ldr	r3, [r7, #4]
}
 8002520:	4618      	mov	r0, r3
 8002522:	3718      	adds	r7, #24
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002534:	2300      	movs	r3, #0
 8002536:	617b      	str	r3, [r7, #20]
 8002538:	e009      	b.n	800254e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	1c5a      	adds	r2, r3, #1
 800253e:	60ba      	str	r2, [r7, #8]
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	4618      	mov	r0, r3
 8002544:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	3301      	adds	r3, #1
 800254c:	617b      	str	r3, [r7, #20]
 800254e:	697a      	ldr	r2, [r7, #20]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	429a      	cmp	r2, r3
 8002554:	dbf1      	blt.n	800253a <_write+0x12>
  }
  return len;
 8002556:	687b      	ldr	r3, [r7, #4]
}
 8002558:	4618      	mov	r0, r3
 800255a:	3718      	adds	r7, #24
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <_close>:

int _close(int file)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002568:	f04f 33ff 	mov.w	r3, #4294967295
}
 800256c:	4618      	mov	r0, r3
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002588:	605a      	str	r2, [r3, #4]
  return 0;
 800258a:	2300      	movs	r3, #0
}
 800258c:	4618      	mov	r0, r3
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <_isatty>:

int _isatty(int file)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025a0:	2301      	movs	r3, #1
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b085      	sub	sp, #20
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	60f8      	str	r0, [r7, #12]
 80025b6:	60b9      	str	r1, [r7, #8]
 80025b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3714      	adds	r7, #20
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025d0:	4a14      	ldr	r2, [pc, #80]	@ (8002624 <_sbrk+0x5c>)
 80025d2:	4b15      	ldr	r3, [pc, #84]	@ (8002628 <_sbrk+0x60>)
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025dc:	4b13      	ldr	r3, [pc, #76]	@ (800262c <_sbrk+0x64>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d102      	bne.n	80025ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025e4:	4b11      	ldr	r3, [pc, #68]	@ (800262c <_sbrk+0x64>)
 80025e6:	4a12      	ldr	r2, [pc, #72]	@ (8002630 <_sbrk+0x68>)
 80025e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025ea:	4b10      	ldr	r3, [pc, #64]	@ (800262c <_sbrk+0x64>)
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4413      	add	r3, r2
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d207      	bcs.n	8002608 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025f8:	f003 fe78 	bl	80062ec <__errno>
 80025fc:	4603      	mov	r3, r0
 80025fe:	220c      	movs	r2, #12
 8002600:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002602:	f04f 33ff 	mov.w	r3, #4294967295
 8002606:	e009      	b.n	800261c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002608:	4b08      	ldr	r3, [pc, #32]	@ (800262c <_sbrk+0x64>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800260e:	4b07      	ldr	r3, [pc, #28]	@ (800262c <_sbrk+0x64>)
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4413      	add	r3, r2
 8002616:	4a05      	ldr	r2, [pc, #20]	@ (800262c <_sbrk+0x64>)
 8002618:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800261a:	68fb      	ldr	r3, [r7, #12]
}
 800261c:	4618      	mov	r0, r3
 800261e:	3718      	adds	r7, #24
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	20018000 	.word	0x20018000
 8002628:	00000400 	.word	0x00000400
 800262c:	20001900 	.word	0x20001900
 8002630:	20001a88 	.word	0x20001a88

08002634 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002638:	4b06      	ldr	r3, [pc, #24]	@ (8002654 <SystemInit+0x20>)
 800263a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800263e:	4a05      	ldr	r2, [pc, #20]	@ (8002654 <SystemInit+0x20>)
 8002640:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002644:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002648:	bf00      	nop
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	e000ed00 	.word	0xe000ed00

08002658 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002658:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002690 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 800265c:	f7ff ffea 	bl	8002634 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002660:	480c      	ldr	r0, [pc, #48]	@ (8002694 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002662:	490d      	ldr	r1, [pc, #52]	@ (8002698 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002664:	4a0d      	ldr	r2, [pc, #52]	@ (800269c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002666:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002668:	e002      	b.n	8002670 <LoopCopyDataInit>

0800266a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800266a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800266c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800266e:	3304      	adds	r3, #4

08002670 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002670:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002672:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002674:	d3f9      	bcc.n	800266a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002676:	4a0a      	ldr	r2, [pc, #40]	@ (80026a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002678:	4c0a      	ldr	r4, [pc, #40]	@ (80026a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800267a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800267c:	e001      	b.n	8002682 <LoopFillZerobss>

0800267e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800267e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002680:	3204      	adds	r2, #4

08002682 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002682:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002684:	d3fb      	bcc.n	800267e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002686:	f003 fe37 	bl	80062f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800268a:	f7ff f98b 	bl	80019a4 <main>
  bx  lr    
 800268e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002690:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002694:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002698:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800269c:	08009c58 	.word	0x08009c58
  ldr r2, =_sbss
 80026a0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80026a4:	20001a84 	.word	0x20001a84

080026a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026a8:	e7fe      	b.n	80026a8 <ADC_IRQHandler>
	...

080026ac <xpt2046_init>:

/**
 * Init the moduel
 */
void xpt2046_init()
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
	ts_ControlByte.bitMode = XPT2046_12BIT_MODE;
 80026b0:	4b1e      	ldr	r3, [pc, #120]	@ (800272c <xpt2046_init+0x80>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	709a      	strb	r2, [r3, #2]
	ts_ControlByte.powerMode = XPT2046_REFERENCE_OFF_ADC_ON;
 80026b6:	4b1d      	ldr	r3, [pc, #116]	@ (800272c <xpt2046_init+0x80>)
 80026b8:	2201      	movs	r2, #1
 80026ba:	711a      	strb	r2, [r3, #4]
	ts_ControlByte.reference = XPT2046_DFR_MODE;
 80026bc:	4b1b      	ldr	r3, [pc, #108]	@ (800272c <xpt2046_init+0x80>)
 80026be:	2200      	movs	r2, #0
 80026c0:	70da      	strb	r2, [r3, #3]
	ts_ControlByte.channel = XPT2046_DFR_X; //by default
 80026c2:	4b1a      	ldr	r3, [pc, #104]	@ (800272c <xpt2046_init+0x80>)
 80026c4:	2250      	movs	r2, #80	@ 0x50
 80026c6:	705a      	strb	r2, [r3, #1]
	ts_ControlByte.startBit = XPT2046_START;
 80026c8:	4b18      	ldr	r3, [pc, #96]	@ (800272c <xpt2046_init+0x80>)
 80026ca:	2280      	movs	r2, #128	@ 0x80
 80026cc:	701a      	strb	r2, [r3, #0]
	ts_Orientation = XPT2046_ORIENTATION_PORTRAIT_MIRROR;
 80026ce:	4b18      	ldr	r3, [pc, #96]	@ (8002730 <xpt2046_init+0x84>)
 80026d0:	2202      	movs	r2, #2
 80026d2:	701a      	strb	r2, [r3, #0]
	ts_Size.width = XPT2046_WIDTH;
 80026d4:	4b17      	ldr	r3, [pc, #92]	@ (8002734 <xpt2046_init+0x88>)
 80026d6:	22f0      	movs	r2, #240	@ 0xf0
 80026d8:	801a      	strh	r2, [r3, #0]
	ts_Size.height = XPT2046_HEIGHT;
 80026da:	4b16      	ldr	r3, [pc, #88]	@ (8002734 <xpt2046_init+0x88>)
 80026dc:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80026e0:	805a      	strh	r2, [r3, #2]
	ts_Cs_Pin = XPT2046_CS_Pin;
 80026e2:	4b15      	ldr	r3, [pc, #84]	@ (8002738 <xpt2046_init+0x8c>)
 80026e4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80026e8:	801a      	strh	r2, [r3, #0]
	ts_Cs_Port = XPT2046_CS_Port;
 80026ea:	4b14      	ldr	r3, [pc, #80]	@ (800273c <xpt2046_init+0x90>)
 80026ec:	4a14      	ldr	r2, [pc, #80]	@ (8002740 <xpt2046_init+0x94>)
 80026ee:	601a      	str	r2, [r3, #0]
	ts_Penirq_Pin = XPT2046_PENIRQ_Pin;
 80026f0:	4b14      	ldr	r3, [pc, #80]	@ (8002744 <xpt2046_init+0x98>)
 80026f2:	2202      	movs	r2, #2
 80026f4:	801a      	strh	r2, [r3, #0]
	ts_Penirq_Port = XPT2046_PENIRQ_Port;
 80026f6:	4b14      	ldr	r3, [pc, #80]	@ (8002748 <xpt2046_init+0x9c>)
 80026f8:	4a11      	ldr	r2, [pc, #68]	@ (8002740 <xpt2046_init+0x94>)
 80026fa:	601a      	str	r2, [r3, #0]
	command = ts_ControlByte.bitMode |  ts_ControlByte.powerMode |ts_ControlByte.reference |ts_ControlByte.channel |ts_ControlByte.startBit;
 80026fc:	4b0b      	ldr	r3, [pc, #44]	@ (800272c <xpt2046_init+0x80>)
 80026fe:	789a      	ldrb	r2, [r3, #2]
 8002700:	4b0a      	ldr	r3, [pc, #40]	@ (800272c <xpt2046_init+0x80>)
 8002702:	791b      	ldrb	r3, [r3, #4]
 8002704:	4313      	orrs	r3, r2
 8002706:	b2da      	uxtb	r2, r3
 8002708:	4b08      	ldr	r3, [pc, #32]	@ (800272c <xpt2046_init+0x80>)
 800270a:	78db      	ldrb	r3, [r3, #3]
 800270c:	4313      	orrs	r3, r2
 800270e:	b2da      	uxtb	r2, r3
 8002710:	4b06      	ldr	r3, [pc, #24]	@ (800272c <xpt2046_init+0x80>)
 8002712:	785b      	ldrb	r3, [r3, #1]
 8002714:	4313      	orrs	r3, r2
 8002716:	b2da      	uxtb	r2, r3
 8002718:	4b04      	ldr	r3, [pc, #16]	@ (800272c <xpt2046_init+0x80>)
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	4313      	orrs	r3, r2
 800271e:	b2da      	uxtb	r2, r3
 8002720:	4b0a      	ldr	r3, [pc, #40]	@ (800274c <xpt2046_init+0xa0>)
 8002722:	701a      	strb	r2, [r3, #0]
	xpt2046_unselect();
 8002724:	f000 f834 	bl	8002790 <xpt2046_unselect>
}
 8002728:	bf00      	nop
 800272a:	bd80      	pop	{r7, pc}
 800272c:	2000191c 	.word	0x2000191c
 8002730:	20001916 	.word	0x20001916
 8002734:	20001918 	.word	0x20001918
 8002738:	2000192c 	.word	0x2000192c
 800273c:	20001924 	.word	0x20001924
 8002740:	40020400 	.word	0x40020400
 8002744:	2000192e 	.word	0x2000192e
 8002748:	20001928 	.word	0x20001928
 800274c:	20001930 	.word	0x20001930

08002750 <xpt2046_zthreshold>:
	ts_Penirq_Port = penirq_port;
	ts_Penirq_Pin = penirq_pin;
}

uint16_t xpt2046_zthreshold()
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
	if(ts_ControlByte.bitMode == XPT2046_8BIT_MODE)
 8002754:	4b05      	ldr	r3, [pc, #20]	@ (800276c <xpt2046_zthreshold+0x1c>)
 8002756:	789b      	ldrb	r3, [r3, #2]
 8002758:	2b08      	cmp	r3, #8
 800275a:	d101      	bne.n	8002760 <xpt2046_zthreshold+0x10>
	{
		return Z_THRESHOLD_08BIT;
 800275c:	2307      	movs	r3, #7
 800275e:	e000      	b.n	8002762 <xpt2046_zthreshold+0x12>
	}else
	{
		return Z_THRESHOLD_12BIT;
 8002760:	2328      	movs	r3, #40	@ 0x28
	}
}
 8002762:	4618      	mov	r0, r3
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	2000191c 	.word	0x2000191c

08002770 <xpt2046_select>:
void xpt2046_select()
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ts_Cs_Port,ts_Cs_Pin,GPIO_PIN_RESET);
 8002774:	4b04      	ldr	r3, [pc, #16]	@ (8002788 <xpt2046_select+0x18>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a04      	ldr	r2, [pc, #16]	@ (800278c <xpt2046_select+0x1c>)
 800277a:	8811      	ldrh	r1, [r2, #0]
 800277c:	2200      	movs	r2, #0
 800277e:	4618      	mov	r0, r3
 8002780:	f001 f92e 	bl	80039e0 <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(XPT2046_CS_Port,XPT2046_CS_Pin,GPIO_PIN_RESET);
}
 8002784:	bf00      	nop
 8002786:	bd80      	pop	{r7, pc}
 8002788:	20001924 	.word	0x20001924
 800278c:	2000192c 	.word	0x2000192c

08002790 <xpt2046_unselect>:

void xpt2046_unselect()
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ts_Cs_Port,ts_Cs_Pin,GPIO_PIN_SET);
 8002794:	4b04      	ldr	r3, [pc, #16]	@ (80027a8 <xpt2046_unselect+0x18>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a04      	ldr	r2, [pc, #16]	@ (80027ac <xpt2046_unselect+0x1c>)
 800279a:	8811      	ldrh	r1, [r2, #0]
 800279c:	2201      	movs	r2, #1
 800279e:	4618      	mov	r0, r3
 80027a0:	f001 f91e 	bl	80039e0 <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(XPT2046_CS_Port,XPT2046_CS_Pin,GPIO_PIN_SET);
}
 80027a4:	bf00      	nop
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	20001924 	.word	0x20001924
 80027ac:	2000192c 	.word	0x2000192c

080027b0 <xpt2046_interrupt>:

uint8_t xpt2046_interrupt()
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(ts_Penirq_Port,ts_Penirq_Pin) == GPIO_PIN_RESET; //Means touchScreen was pressed
 80027b4:	4b07      	ldr	r3, [pc, #28]	@ (80027d4 <xpt2046_interrupt+0x24>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a07      	ldr	r2, [pc, #28]	@ (80027d8 <xpt2046_interrupt+0x28>)
 80027ba:	8812      	ldrh	r2, [r2, #0]
 80027bc:	4611      	mov	r1, r2
 80027be:	4618      	mov	r0, r3
 80027c0:	f001 f8f6 	bl	80039b0 <HAL_GPIO_ReadPin>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	bf0c      	ite	eq
 80027ca:	2301      	moveq	r3, #1
 80027cc:	2300      	movne	r3, #0
 80027ce:	b2db      	uxtb	r3, r3
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	20001928 	.word	0x20001928
 80027d8:	2000192e 	.word	0x2000192e

080027dc <xpt2046_pressed>:

uint8_t xpt2046_pressed()
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
	if(xpt2046_interruptions_activated())
 80027e2:	f000 f819 	bl	8002818 <xpt2046_interruptions_activated>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d003      	beq.n	80027f4 <xpt2046_pressed+0x18>
	{
		return xpt2046_interrupt();
 80027ec:	f7ff ffe0 	bl	80027b0 <xpt2046_interrupt>
 80027f0:	4603      	mov	r3, r0
 80027f2:	e00b      	b.n	800280c <xpt2046_pressed+0x30>
	}else
	{
		uint16_t zt =  xpt2046_zthreshold();
 80027f4:	f7ff ffac 	bl	8002750 <xpt2046_zthreshold>
 80027f8:	4603      	mov	r3, r0
 80027fa:	80fb      	strh	r3, [r7, #6]
		return (ts_CoordinatesRaw.z1 > zt );
 80027fc:	4b05      	ldr	r3, [pc, #20]	@ (8002814 <xpt2046_pressed+0x38>)
 80027fe:	889b      	ldrh	r3, [r3, #4]
 8002800:	88fa      	ldrh	r2, [r7, #6]
 8002802:	429a      	cmp	r2, r3
 8002804:	bf34      	ite	cc
 8002806:	2301      	movcc	r3, #1
 8002808:	2300      	movcs	r3, #0
 800280a:	b2db      	uxtb	r3, r3
	}
}
 800280c:	4618      	mov	r0, r3
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	20001908 	.word	0x20001908

08002818 <xpt2046_interruptions_activated>:

uint8_t xpt2046_interruptions_activated()
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
	return (ts_ControlByte.powerMode == XPT2046_POWER_DOWN || ts_ControlByte.powerMode == XPT2046_REFERENCE_ON_ADC_OFF);
 800281c:	4b08      	ldr	r3, [pc, #32]	@ (8002840 <xpt2046_interruptions_activated+0x28>)
 800281e:	791b      	ldrb	r3, [r3, #4]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d003      	beq.n	800282c <xpt2046_interruptions_activated+0x14>
 8002824:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <xpt2046_interruptions_activated+0x28>)
 8002826:	791b      	ldrb	r3, [r3, #4]
 8002828:	2b02      	cmp	r3, #2
 800282a:	d101      	bne.n	8002830 <xpt2046_interruptions_activated+0x18>
 800282c:	2301      	movs	r3, #1
 800282e:	e000      	b.n	8002832 <xpt2046_interruptions_activated+0x1a>
 8002830:	2300      	movs	r3, #0
 8002832:	b2db      	uxtb	r3, r3
}
 8002834:	4618      	mov	r0, r3
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	2000191c 	.word	0x2000191c

08002844 <xpt2046_control_byte_update>:
/**
 * Generate control byte
 */
void xpt2046_control_byte_update()
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
	command =  ts_ControlByte.startBit |  ts_ControlByte.channel | ts_ControlByte.bitMode | ts_ControlByte.reference | ts_ControlByte.powerMode  ;
 8002848:	4b0c      	ldr	r3, [pc, #48]	@ (800287c <xpt2046_control_byte_update+0x38>)
 800284a:	781a      	ldrb	r2, [r3, #0]
 800284c:	4b0b      	ldr	r3, [pc, #44]	@ (800287c <xpt2046_control_byte_update+0x38>)
 800284e:	785b      	ldrb	r3, [r3, #1]
 8002850:	4313      	orrs	r3, r2
 8002852:	b2da      	uxtb	r2, r3
 8002854:	4b09      	ldr	r3, [pc, #36]	@ (800287c <xpt2046_control_byte_update+0x38>)
 8002856:	789b      	ldrb	r3, [r3, #2]
 8002858:	4313      	orrs	r3, r2
 800285a:	b2da      	uxtb	r2, r3
 800285c:	4b07      	ldr	r3, [pc, #28]	@ (800287c <xpt2046_control_byte_update+0x38>)
 800285e:	78db      	ldrb	r3, [r3, #3]
 8002860:	4313      	orrs	r3, r2
 8002862:	b2da      	uxtb	r2, r3
 8002864:	4b05      	ldr	r3, [pc, #20]	@ (800287c <xpt2046_control_byte_update+0x38>)
 8002866:	791b      	ldrb	r3, [r3, #4]
 8002868:	4313      	orrs	r3, r2
 800286a:	b2da      	uxtb	r2, r3
 800286c:	4b04      	ldr	r3, [pc, #16]	@ (8002880 <xpt2046_control_byte_update+0x3c>)
 800286e:	701a      	strb	r2, [r3, #0]
}
 8002870:	bf00      	nop
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	2000191c 	.word	0x2000191c
 8002880:	20001930 	.word	0x20001930

08002884 <xpt2046_max_measurement>:


/**
 * Return max value depending on bit mode.
 */
uint16_t xpt2046_max_measurement(){
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
	if(ts_ControlByte.bitMode == XPT2046_8BIT_MODE)
 8002888:	4b06      	ldr	r3, [pc, #24]	@ (80028a4 <xpt2046_max_measurement+0x20>)
 800288a:	789b      	ldrb	r3, [r3, #2]
 800288c:	2b08      	cmp	r3, #8
 800288e:	d101      	bne.n	8002894 <xpt2046_max_measurement+0x10>
	{
		return 120; //This must be calibrated
 8002890:	2378      	movs	r3, #120	@ 0x78
 8002892:	e001      	b.n	8002898 <xpt2046_max_measurement+0x14>
	}else
	{
		return 1900; // this value must be calibrated on your on touch screen
 8002894:	f240 736c 	movw	r3, #1900	@ 0x76c
	}
}
 8002898:	4618      	mov	r0, r3
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	2000191c 	.word	0x2000191c

080028a8 <xpt2046_spi>:
}
/**
 *  Set internal SPI to user defined SPI port
 */
void xpt2046_spi(SPI_HandleTypeDef* spi)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
	spiPort =  spi;
 80028b0:	4a04      	ldr	r2, [pc, #16]	@ (80028c4 <xpt2046_spi+0x1c>)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6013      	str	r3, [r2, #0]
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	20001904 	.word	0x20001904

080028c8 <xpt2046_update>:


/**
 * Update X,Y,Z values of touchScreen
 */
void xpt2046_update(){
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08c      	sub	sp, #48	@ 0x30
 80028cc:	af02      	add	r7, sp, #8
	xpt2046_select();
 80028ce:	f7ff ff4f 	bl	8002770 <xpt2046_select>

	if(xpt2046_interruptions_activated())
 80028d2:	f7ff ffa1 	bl	8002818 <xpt2046_interruptions_activated>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d005      	beq.n	80028e8 <xpt2046_update+0x20>
	{
		/* this means Interrupt pin was enabled*/
		if(!xpt2046_interrupt())
 80028dc:	f7ff ff68 	bl	80027b0 <xpt2046_interrupt>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f000 819c 	beq.w	8002c20 <xpt2046_update+0x358>
		}


	}

	uint8_t zeros[2] = { 0x00,0x00};
 80028e8:	2300      	movs	r3, #0
 80028ea:	823b      	strh	r3, [r7, #16]
	uint32_t x_avg = 0, y_avg = 0,z1_avg=0,z2_avg=0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80028f0:	2300      	movs	r3, #0
 80028f2:	623b      	str	r3, [r7, #32]
 80028f4:	2300      	movs	r3, #0
 80028f6:	61fb      	str	r3, [r7, #28]
 80028f8:	2300      	movs	r3, #0
 80028fa:	61bb      	str	r3, [r7, #24]

	for(int i = 0; i < AVERAGE_POINTS; i++)
 80028fc:	2300      	movs	r3, #0
 80028fe:	617b      	str	r3, [r7, #20]
 8002900:	e0ad      	b.n	8002a5e <xpt2046_update+0x196>
	{
		ts_ControlByte.channel = XPT2046_DFR_X;
 8002902:	4b98      	ldr	r3, [pc, #608]	@ (8002b64 <xpt2046_update+0x29c>)
 8002904:	2250      	movs	r2, #80	@ 0x50
 8002906:	705a      	strb	r2, [r3, #1]
		xpt2046_control_byte_update();
 8002908:	f7ff ff9c 	bl	8002844 <xpt2046_control_byte_update>

		uint8_t receiveByteX[2] = {0x00,0x00};
 800290c:	2300      	movs	r3, #0
 800290e:	81bb      	strh	r3, [r7, #12]

		HAL_SPI_Transmit(spiPort,&command,sizeof(command),HAL_MAX_DELAY);
 8002910:	4b95      	ldr	r3, [pc, #596]	@ (8002b68 <xpt2046_update+0x2a0>)
 8002912:	6818      	ldr	r0, [r3, #0]
 8002914:	f04f 33ff 	mov.w	r3, #4294967295
 8002918:	2201      	movs	r2, #1
 800291a:	4994      	ldr	r1, [pc, #592]	@ (8002b6c <xpt2046_update+0x2a4>)
 800291c:	f001 fd5b 	bl	80043d6 <HAL_SPI_Transmit>
		HAL_SPI_TransmitReceive(spiPort,(uint8_t*)zeros,receiveByteX,sizeof(receiveByteX),HAL_MAX_DELAY);
 8002920:	4b91      	ldr	r3, [pc, #580]	@ (8002b68 <xpt2046_update+0x2a0>)
 8002922:	6818      	ldr	r0, [r3, #0]
 8002924:	f107 020c 	add.w	r2, r7, #12
 8002928:	f107 0110 	add.w	r1, r7, #16
 800292c:	f04f 33ff 	mov.w	r3, #4294967295
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	2302      	movs	r3, #2
 8002934:	f001 fe93 	bl	800465e <HAL_SPI_TransmitReceive>


		ts_ControlByte.channel = XPT2046_DFR_Y;
 8002938:	4b8a      	ldr	r3, [pc, #552]	@ (8002b64 <xpt2046_update+0x29c>)
 800293a:	2210      	movs	r2, #16
 800293c:	705a      	strb	r2, [r3, #1]
		xpt2046_control_byte_update();
 800293e:	f7ff ff81 	bl	8002844 <xpt2046_control_byte_update>

		uint8_t receiveByteY[2] = {0x00,0x00};
 8002942:	2300      	movs	r3, #0
 8002944:	813b      	strh	r3, [r7, #8]
		HAL_SPI_Transmit(spiPort,&command,sizeof(command),HAL_MAX_DELAY);
 8002946:	4b88      	ldr	r3, [pc, #544]	@ (8002b68 <xpt2046_update+0x2a0>)
 8002948:	6818      	ldr	r0, [r3, #0]
 800294a:	f04f 33ff 	mov.w	r3, #4294967295
 800294e:	2201      	movs	r2, #1
 8002950:	4986      	ldr	r1, [pc, #536]	@ (8002b6c <xpt2046_update+0x2a4>)
 8002952:	f001 fd40 	bl	80043d6 <HAL_SPI_Transmit>
		HAL_SPI_TransmitReceive(spiPort,(uint8_t*)zeros,receiveByteY,sizeof(receiveByteY),HAL_MAX_DELAY);
 8002956:	4b84      	ldr	r3, [pc, #528]	@ (8002b68 <xpt2046_update+0x2a0>)
 8002958:	6818      	ldr	r0, [r3, #0]
 800295a:	f107 0208 	add.w	r2, r7, #8
 800295e:	f107 0110 	add.w	r1, r7, #16
 8002962:	f04f 33ff 	mov.w	r3, #4294967295
 8002966:	9300      	str	r3, [sp, #0]
 8002968:	2302      	movs	r3, #2
 800296a:	f001 fe78 	bl	800465e <HAL_SPI_TransmitReceive>


		ts_ControlByte.channel = XPT2046_DFR_Z1;
 800296e:	4b7d      	ldr	r3, [pc, #500]	@ (8002b64 <xpt2046_update+0x29c>)
 8002970:	2230      	movs	r2, #48	@ 0x30
 8002972:	705a      	strb	r2, [r3, #1]
		xpt2046_control_byte_update();
 8002974:	f7ff ff66 	bl	8002844 <xpt2046_control_byte_update>
		uint8_t receiveByteZ1[2] = {0x00,0x00};
 8002978:	2300      	movs	r3, #0
 800297a:	80bb      	strh	r3, [r7, #4]

		HAL_SPI_Transmit(spiPort,&command,sizeof(command),HAL_MAX_DELAY);
 800297c:	4b7a      	ldr	r3, [pc, #488]	@ (8002b68 <xpt2046_update+0x2a0>)
 800297e:	6818      	ldr	r0, [r3, #0]
 8002980:	f04f 33ff 	mov.w	r3, #4294967295
 8002984:	2201      	movs	r2, #1
 8002986:	4979      	ldr	r1, [pc, #484]	@ (8002b6c <xpt2046_update+0x2a4>)
 8002988:	f001 fd25 	bl	80043d6 <HAL_SPI_Transmit>
		HAL_SPI_TransmitReceive(spiPort,(uint8_t*)zeros,receiveByteZ1,sizeof(receiveByteZ1),HAL_MAX_DELAY);
 800298c:	4b76      	ldr	r3, [pc, #472]	@ (8002b68 <xpt2046_update+0x2a0>)
 800298e:	6818      	ldr	r0, [r3, #0]
 8002990:	1d3a      	adds	r2, r7, #4
 8002992:	f107 0110 	add.w	r1, r7, #16
 8002996:	f04f 33ff 	mov.w	r3, #4294967295
 800299a:	9300      	str	r3, [sp, #0]
 800299c:	2302      	movs	r3, #2
 800299e:	f001 fe5e 	bl	800465e <HAL_SPI_TransmitReceive>


		ts_ControlByte.channel = XPT2046_DFR_Z2;
 80029a2:	4b70      	ldr	r3, [pc, #448]	@ (8002b64 <xpt2046_update+0x29c>)
 80029a4:	2240      	movs	r2, #64	@ 0x40
 80029a6:	705a      	strb	r2, [r3, #1]
		xpt2046_control_byte_update();
 80029a8:	f7ff ff4c 	bl	8002844 <xpt2046_control_byte_update>
		uint8_t receiveByteZ2[2] = {0x00,0x00};
 80029ac:	2300      	movs	r3, #0
 80029ae:	803b      	strh	r3, [r7, #0]

		HAL_SPI_Transmit(spiPort,&command,sizeof(command),HAL_MAX_DELAY);
 80029b0:	4b6d      	ldr	r3, [pc, #436]	@ (8002b68 <xpt2046_update+0x2a0>)
 80029b2:	6818      	ldr	r0, [r3, #0]
 80029b4:	f04f 33ff 	mov.w	r3, #4294967295
 80029b8:	2201      	movs	r2, #1
 80029ba:	496c      	ldr	r1, [pc, #432]	@ (8002b6c <xpt2046_update+0x2a4>)
 80029bc:	f001 fd0b 	bl	80043d6 <HAL_SPI_Transmit>
		HAL_SPI_TransmitReceive(spiPort,(uint8_t*)zeros,receiveByteZ2,sizeof(receiveByteZ2),HAL_MAX_DELAY);
 80029c0:	4b69      	ldr	r3, [pc, #420]	@ (8002b68 <xpt2046_update+0x2a0>)
 80029c2:	6818      	ldr	r0, [r3, #0]
 80029c4:	463a      	mov	r2, r7
 80029c6:	f107 0110 	add.w	r1, r7, #16
 80029ca:	f04f 33ff 	mov.w	r3, #4294967295
 80029ce:	9300      	str	r3, [sp, #0]
 80029d0:	2302      	movs	r3, #2
 80029d2:	f001 fe44 	bl	800465e <HAL_SPI_TransmitReceive>
		if(ts_ControlByte.bitMode == XPT2046_12BIT_MODE)
 80029d6:	4b63      	ldr	r3, [pc, #396]	@ (8002b64 <xpt2046_update+0x29c>)
 80029d8:	789b      	ldrb	r3, [r3, #2]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d128      	bne.n	8002a30 <xpt2046_update+0x168>
		{
			x_avg+= 	(receiveByteX[1] 	<< 4) | (receiveByteX[0] 	>> 4);
 80029de:	7b7b      	ldrb	r3, [r7, #13]
 80029e0:	011b      	lsls	r3, r3, #4
 80029e2:	7b3a      	ldrb	r2, [r7, #12]
 80029e4:	0912      	lsrs	r2, r2, #4
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	4313      	orrs	r3, r2
 80029ea:	461a      	mov	r2, r3
 80029ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ee:	4413      	add	r3, r2
 80029f0:	627b      	str	r3, [r7, #36]	@ 0x24
			y_avg+= 	(receiveByteY[1] 	<< 4) | (receiveByteY[0] 	>> 4);
 80029f2:	7a7b      	ldrb	r3, [r7, #9]
 80029f4:	011b      	lsls	r3, r3, #4
 80029f6:	7a3a      	ldrb	r2, [r7, #8]
 80029f8:	0912      	lsrs	r2, r2, #4
 80029fa:	b2d2      	uxtb	r2, r2
 80029fc:	4313      	orrs	r3, r2
 80029fe:	461a      	mov	r2, r3
 8002a00:	6a3b      	ldr	r3, [r7, #32]
 8002a02:	4413      	add	r3, r2
 8002a04:	623b      	str	r3, [r7, #32]
			z1_avg+= 	(receiveByteZ1[1] 	<< 4) | (receiveByteZ1[0] 	>> 4);
 8002a06:	797b      	ldrb	r3, [r7, #5]
 8002a08:	011b      	lsls	r3, r3, #4
 8002a0a:	793a      	ldrb	r2, [r7, #4]
 8002a0c:	0912      	lsrs	r2, r2, #4
 8002a0e:	b2d2      	uxtb	r2, r2
 8002a10:	4313      	orrs	r3, r2
 8002a12:	461a      	mov	r2, r3
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	4413      	add	r3, r2
 8002a18:	61fb      	str	r3, [r7, #28]
			z2_avg+= 	(receiveByteZ2[1] 	<< 4) | (receiveByteZ2[0] 	>> 4);
 8002a1a:	787b      	ldrb	r3, [r7, #1]
 8002a1c:	011b      	lsls	r3, r3, #4
 8002a1e:	783a      	ldrb	r2, [r7, #0]
 8002a20:	0912      	lsrs	r2, r2, #4
 8002a22:	b2d2      	uxtb	r2, r2
 8002a24:	4313      	orrs	r3, r2
 8002a26:	461a      	mov	r2, r3
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	61bb      	str	r3, [r7, #24]
 8002a2e:	e013      	b.n	8002a58 <xpt2046_update+0x190>
		}else
		{
			x_avg+= 	(receiveByteX[1]);
 8002a30:	7b7b      	ldrb	r3, [r7, #13]
 8002a32:	461a      	mov	r2, r3
 8002a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a36:	4413      	add	r3, r2
 8002a38:	627b      	str	r3, [r7, #36]	@ 0x24
			y_avg+= 	(receiveByteY[1]) ;
 8002a3a:	7a7b      	ldrb	r3, [r7, #9]
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	6a3b      	ldr	r3, [r7, #32]
 8002a40:	4413      	add	r3, r2
 8002a42:	623b      	str	r3, [r7, #32]
			z1_avg+= 	(receiveByteZ1[1]);
 8002a44:	797b      	ldrb	r3, [r7, #5]
 8002a46:	461a      	mov	r2, r3
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	61fb      	str	r3, [r7, #28]
			z2_avg+= 	(receiveByteZ2[1]);
 8002a4e:	787b      	ldrb	r3, [r7, #1]
 8002a50:	461a      	mov	r2, r3
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	4413      	add	r3, r2
 8002a56:	61bb      	str	r3, [r7, #24]
	for(int i = 0; i < AVERAGE_POINTS; i++)
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	617b      	str	r3, [r7, #20]
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	2b09      	cmp	r3, #9
 8002a62:	f77f af4e 	ble.w	8002902 <xpt2046_update+0x3a>
		}

	}

	ts_CoordinatesRaw.x = x_avg/AVERAGE_POINTS;
 8002a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a68:	4a41      	ldr	r2, [pc, #260]	@ (8002b70 <xpt2046_update+0x2a8>)
 8002a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6e:	08db      	lsrs	r3, r3, #3
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	4b40      	ldr	r3, [pc, #256]	@ (8002b74 <xpt2046_update+0x2ac>)
 8002a74:	801a      	strh	r2, [r3, #0]
	ts_CoordinatesRaw.y = y_avg/AVERAGE_POINTS;
 8002a76:	6a3b      	ldr	r3, [r7, #32]
 8002a78:	4a3d      	ldr	r2, [pc, #244]	@ (8002b70 <xpt2046_update+0x2a8>)
 8002a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7e:	08db      	lsrs	r3, r3, #3
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	4b3c      	ldr	r3, [pc, #240]	@ (8002b74 <xpt2046_update+0x2ac>)
 8002a84:	805a      	strh	r2, [r3, #2]
	ts_CoordinatesRaw.z1 = z1_avg/AVERAGE_POINTS;
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	4a39      	ldr	r2, [pc, #228]	@ (8002b70 <xpt2046_update+0x2a8>)
 8002a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a8e:	08db      	lsrs	r3, r3, #3
 8002a90:	b29a      	uxth	r2, r3
 8002a92:	4b38      	ldr	r3, [pc, #224]	@ (8002b74 <xpt2046_update+0x2ac>)
 8002a94:	809a      	strh	r2, [r3, #4]
	ts_CoordinatesRaw.z2 = z2_avg/AVERAGE_POINTS;
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	4a35      	ldr	r2, [pc, #212]	@ (8002b70 <xpt2046_update+0x2a8>)
 8002a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a9e:	08db      	lsrs	r3, r3, #3
 8002aa0:	b29a      	uxth	r2, r3
 8002aa2:	4b34      	ldr	r3, [pc, #208]	@ (8002b74 <xpt2046_update+0x2ac>)
 8002aa4:	80da      	strh	r2, [r3, #6]
	uint16_t max = xpt2046_max_measurement();
 8002aa6:	f7ff feed 	bl	8002884 <xpt2046_max_measurement>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	827b      	strh	r3, [r7, #18]
	/* Consider (0,0) as the top left point of the screen */
	switch(ts_Orientation)
 8002aae:	4b32      	ldr	r3, [pc, #200]	@ (8002b78 <xpt2046_update+0x2b0>)
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	2b03      	cmp	r3, #3
 8002ab4:	f200 80b0 	bhi.w	8002c18 <xpt2046_update+0x350>
 8002ab8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ac0 <xpt2046_update+0x1f8>)
 8002aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002abe:	bf00      	nop
 8002ac0:	08002ad1 	.word	0x08002ad1
 8002ac4:	08002b1b 	.word	0x08002b1b
 8002ac8:	08002b85 	.word	0x08002b85
 8002acc:	08002bcf 	.word	0x08002bcf
	{
		case XPT2046_ORIENTATION_PORTRAIT:
		{
			ts_Coordinates.x = (ts_Size.width * (max - ts_CoordinatesRaw.x))/max - XPT2046_X_OFFSET;
 8002ad0:	4b2a      	ldr	r3, [pc, #168]	@ (8002b7c <xpt2046_update+0x2b4>)
 8002ad2:	881b      	ldrh	r3, [r3, #0]
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	8a7b      	ldrh	r3, [r7, #18]
 8002ad8:	4a26      	ldr	r2, [pc, #152]	@ (8002b74 <xpt2046_update+0x2ac>)
 8002ada:	8812      	ldrh	r2, [r2, #0]
 8002adc:	1a9b      	subs	r3, r3, r2
 8002ade:	fb03 f201 	mul.w	r2, r3, r1
 8002ae2:	8a7b      	ldrh	r3, [r7, #18]
 8002ae4:	fb92 f3f3 	sdiv	r3, r2, r3
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	3b0c      	subs	r3, #12
 8002aec:	b29a      	uxth	r2, r3
 8002aee:	4b24      	ldr	r3, [pc, #144]	@ (8002b80 <xpt2046_update+0x2b8>)
 8002af0:	801a      	strh	r2, [r3, #0]
			ts_Coordinates.y = (ts_Size.height * (ts_CoordinatesRaw.y))/max - XPT2046_Y_OFFSET;
 8002af2:	4b22      	ldr	r3, [pc, #136]	@ (8002b7c <xpt2046_update+0x2b4>)
 8002af4:	885b      	ldrh	r3, [r3, #2]
 8002af6:	461a      	mov	r2, r3
 8002af8:	4b1e      	ldr	r3, [pc, #120]	@ (8002b74 <xpt2046_update+0x2ac>)
 8002afa:	885b      	ldrh	r3, [r3, #2]
 8002afc:	fb03 f202 	mul.w	r2, r3, r2
 8002b00:	8a7b      	ldrh	r3, [r7, #18]
 8002b02:	fb92 f3f3 	sdiv	r3, r2, r3
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	3310      	adds	r3, #16
 8002b0a:	b29a      	uxth	r2, r3
 8002b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8002b80 <xpt2046_update+0x2b8>)
 8002b0e:	805a      	strh	r2, [r3, #2]
			ts_Coordinates.z = ts_CoordinatesRaw.z1;
 8002b10:	4b18      	ldr	r3, [pc, #96]	@ (8002b74 <xpt2046_update+0x2ac>)
 8002b12:	889a      	ldrh	r2, [r3, #4]
 8002b14:	4b1a      	ldr	r3, [pc, #104]	@ (8002b80 <xpt2046_update+0x2b8>)
 8002b16:	809a      	strh	r2, [r3, #4]
			break;
 8002b18:	e07f      	b.n	8002c1a <xpt2046_update+0x352>
		}
		case XPT2046_ORIENTATION_LANDSCAPE:
		{
			ts_Coordinates.x = (ts_Size.width * (max - ts_CoordinatesRaw.y))/max - XPT2046_Y_OFFSET;
 8002b1a:	4b18      	ldr	r3, [pc, #96]	@ (8002b7c <xpt2046_update+0x2b4>)
 8002b1c:	881b      	ldrh	r3, [r3, #0]
 8002b1e:	4619      	mov	r1, r3
 8002b20:	8a7b      	ldrh	r3, [r7, #18]
 8002b22:	4a14      	ldr	r2, [pc, #80]	@ (8002b74 <xpt2046_update+0x2ac>)
 8002b24:	8852      	ldrh	r2, [r2, #2]
 8002b26:	1a9b      	subs	r3, r3, r2
 8002b28:	fb03 f201 	mul.w	r2, r3, r1
 8002b2c:	8a7b      	ldrh	r3, [r7, #18]
 8002b2e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	3310      	adds	r3, #16
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	4b11      	ldr	r3, [pc, #68]	@ (8002b80 <xpt2046_update+0x2b8>)
 8002b3a:	801a      	strh	r2, [r3, #0]
			ts_Coordinates.y = (ts_Size.height * (ts_CoordinatesRaw.x))/max - XPT2046_X_OFFSET;
 8002b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b7c <xpt2046_update+0x2b4>)
 8002b3e:	885b      	ldrh	r3, [r3, #2]
 8002b40:	461a      	mov	r2, r3
 8002b42:	4b0c      	ldr	r3, [pc, #48]	@ (8002b74 <xpt2046_update+0x2ac>)
 8002b44:	881b      	ldrh	r3, [r3, #0]
 8002b46:	fb03 f202 	mul.w	r2, r3, r2
 8002b4a:	8a7b      	ldrh	r3, [r7, #18]
 8002b4c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	3b0c      	subs	r3, #12
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	4b0a      	ldr	r3, [pc, #40]	@ (8002b80 <xpt2046_update+0x2b8>)
 8002b58:	805a      	strh	r2, [r3, #2]
			ts_Coordinates.z = ts_CoordinatesRaw.z1;
 8002b5a:	4b06      	ldr	r3, [pc, #24]	@ (8002b74 <xpt2046_update+0x2ac>)
 8002b5c:	889a      	ldrh	r2, [r3, #4]
 8002b5e:	4b08      	ldr	r3, [pc, #32]	@ (8002b80 <xpt2046_update+0x2b8>)
 8002b60:	809a      	strh	r2, [r3, #4]
			break;
 8002b62:	e05a      	b.n	8002c1a <xpt2046_update+0x352>
 8002b64:	2000191c 	.word	0x2000191c
 8002b68:	20001904 	.word	0x20001904
 8002b6c:	20001930 	.word	0x20001930
 8002b70:	cccccccd 	.word	0xcccccccd
 8002b74:	20001908 	.word	0x20001908
 8002b78:	20001916 	.word	0x20001916
 8002b7c:	20001918 	.word	0x20001918
 8002b80:	20001910 	.word	0x20001910
		}
		case XPT2046_ORIENTATION_PORTRAIT_MIRROR:
		{
			ts_Coordinates.x = (ts_Size.width * (ts_CoordinatesRaw.x))/max - XPT2046_X_OFFSET;
 8002b84:	4b28      	ldr	r3, [pc, #160]	@ (8002c28 <xpt2046_update+0x360>)
 8002b86:	881b      	ldrh	r3, [r3, #0]
 8002b88:	461a      	mov	r2, r3
 8002b8a:	4b28      	ldr	r3, [pc, #160]	@ (8002c2c <xpt2046_update+0x364>)
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	fb03 f202 	mul.w	r2, r3, r2
 8002b92:	8a7b      	ldrh	r3, [r7, #18]
 8002b94:	fb92 f3f3 	sdiv	r3, r2, r3
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	3b0c      	subs	r3, #12
 8002b9c:	b29a      	uxth	r2, r3
 8002b9e:	4b24      	ldr	r3, [pc, #144]	@ (8002c30 <xpt2046_update+0x368>)
 8002ba0:	801a      	strh	r2, [r3, #0]
			ts_Coordinates.y = (ts_Size.height * (max - ts_CoordinatesRaw.y))/max - XPT2046_Y_OFFSET;
 8002ba2:	4b21      	ldr	r3, [pc, #132]	@ (8002c28 <xpt2046_update+0x360>)
 8002ba4:	885b      	ldrh	r3, [r3, #2]
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	8a7b      	ldrh	r3, [r7, #18]
 8002baa:	4a20      	ldr	r2, [pc, #128]	@ (8002c2c <xpt2046_update+0x364>)
 8002bac:	8852      	ldrh	r2, [r2, #2]
 8002bae:	1a9b      	subs	r3, r3, r2
 8002bb0:	fb03 f201 	mul.w	r2, r3, r1
 8002bb4:	8a7b      	ldrh	r3, [r7, #18]
 8002bb6:	fb92 f3f3 	sdiv	r3, r2, r3
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	3310      	adds	r3, #16
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c30 <xpt2046_update+0x368>)
 8002bc2:	805a      	strh	r2, [r3, #2]
			ts_Coordinates.z = ts_CoordinatesRaw.z1;
 8002bc4:	4b19      	ldr	r3, [pc, #100]	@ (8002c2c <xpt2046_update+0x364>)
 8002bc6:	889a      	ldrh	r2, [r3, #4]
 8002bc8:	4b19      	ldr	r3, [pc, #100]	@ (8002c30 <xpt2046_update+0x368>)
 8002bca:	809a      	strh	r2, [r3, #4]
			break;
 8002bcc:	e025      	b.n	8002c1a <xpt2046_update+0x352>
		}
		case XPT2046_ORIENTATION_LANDSCAPE_MIRROR:
		{
			ts_Coordinates.x = (ts_Size.width *  (ts_CoordinatesRaw.y))/max - XPT2046_Y_OFFSET;
 8002bce:	4b16      	ldr	r3, [pc, #88]	@ (8002c28 <xpt2046_update+0x360>)
 8002bd0:	881b      	ldrh	r3, [r3, #0]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	4b15      	ldr	r3, [pc, #84]	@ (8002c2c <xpt2046_update+0x364>)
 8002bd6:	885b      	ldrh	r3, [r3, #2]
 8002bd8:	fb03 f202 	mul.w	r2, r3, r2
 8002bdc:	8a7b      	ldrh	r3, [r7, #18]
 8002bde:	fb92 f3f3 	sdiv	r3, r2, r3
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	3310      	adds	r3, #16
 8002be6:	b29a      	uxth	r2, r3
 8002be8:	4b11      	ldr	r3, [pc, #68]	@ (8002c30 <xpt2046_update+0x368>)
 8002bea:	801a      	strh	r2, [r3, #0]
			ts_Coordinates.y = (ts_Size.height * (max- ts_CoordinatesRaw.x))/max - XPT2046_X_OFFSET;
 8002bec:	4b0e      	ldr	r3, [pc, #56]	@ (8002c28 <xpt2046_update+0x360>)
 8002bee:	885b      	ldrh	r3, [r3, #2]
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	8a7b      	ldrh	r3, [r7, #18]
 8002bf4:	4a0d      	ldr	r2, [pc, #52]	@ (8002c2c <xpt2046_update+0x364>)
 8002bf6:	8812      	ldrh	r2, [r2, #0]
 8002bf8:	1a9b      	subs	r3, r3, r2
 8002bfa:	fb03 f201 	mul.w	r2, r3, r1
 8002bfe:	8a7b      	ldrh	r3, [r7, #18]
 8002c00:	fb92 f3f3 	sdiv	r3, r2, r3
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	3b0c      	subs	r3, #12
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	4b09      	ldr	r3, [pc, #36]	@ (8002c30 <xpt2046_update+0x368>)
 8002c0c:	805a      	strh	r2, [r3, #2]
			ts_Coordinates.z = ts_CoordinatesRaw.z1;
 8002c0e:	4b07      	ldr	r3, [pc, #28]	@ (8002c2c <xpt2046_update+0x364>)
 8002c10:	889a      	ldrh	r2, [r3, #4]
 8002c12:	4b07      	ldr	r3, [pc, #28]	@ (8002c30 <xpt2046_update+0x368>)
 8002c14:	809a      	strh	r2, [r3, #4]
			break;
 8002c16:	e000      	b.n	8002c1a <xpt2046_update+0x352>
		}
		default:
		{
			break;
 8002c18:	bf00      	nop
		}
	}


	xpt2046_unselect();
 8002c1a:	f7ff fdb9 	bl	8002790 <xpt2046_unselect>
 8002c1e:	e000      	b.n	8002c22 <xpt2046_update+0x35a>
			return;
 8002c20:	bf00      	nop
}
 8002c22:	3728      	adds	r7, #40	@ 0x28
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20001918 	.word	0x20001918
 8002c2c:	20001908 	.word	0x20001908
 8002c30:	20001910 	.word	0x20001910

08002c34 <xpt2046_read_position>:

/* by default return 0,0 if the screen isn't pressed*/
void xpt2046_read_position(uint16_t* x, uint16_t* y)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
	xpt2046_update();
 8002c3e:	f7ff fe43 	bl	80028c8 <xpt2046_update>
	if(xpt2046_pressed())
 8002c42:	f7ff fdcb 	bl	80027dc <xpt2046_pressed>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d008      	beq.n	8002c5e <xpt2046_read_position+0x2a>
	{
		*x = ts_Coordinates.x;
 8002c4c:	4b09      	ldr	r3, [pc, #36]	@ (8002c74 <xpt2046_read_position+0x40>)
 8002c4e:	881a      	ldrh	r2, [r3, #0]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	801a      	strh	r2, [r3, #0]
		*y = ts_Coordinates.y;
 8002c54:	4b07      	ldr	r3, [pc, #28]	@ (8002c74 <xpt2046_read_position+0x40>)
 8002c56:	885a      	ldrh	r2, [r3, #2]
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	801a      	strh	r2, [r3, #0]
	}else
	{
		*x = 0;
		*y = 0;
	}
}
 8002c5c:	e005      	b.n	8002c6a <xpt2046_read_position+0x36>
		*x = 0;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	801a      	strh	r2, [r3, #0]
		*y = 0;
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	2200      	movs	r2, #0
 8002c68:	801a      	strh	r2, [r3, #0]
}
 8002c6a:	bf00      	nop
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	20001910 	.word	0x20001910

08002c78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8002cb8 <HAL_Init+0x40>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a0d      	ldr	r2, [pc, #52]	@ (8002cb8 <HAL_Init+0x40>)
 8002c82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c88:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb8 <HAL_Init+0x40>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8002cb8 <HAL_Init+0x40>)
 8002c8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c94:	4b08      	ldr	r3, [pc, #32]	@ (8002cb8 <HAL_Init+0x40>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a07      	ldr	r2, [pc, #28]	@ (8002cb8 <HAL_Init+0x40>)
 8002c9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ca0:	2003      	movs	r0, #3
 8002ca2:	f000 f94f 	bl	8002f44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ca6:	200f      	movs	r0, #15
 8002ca8:	f000 f808 	bl	8002cbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cac:	f7ff faa2 	bl	80021f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	40023c00 	.word	0x40023c00

08002cbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cc4:	4b12      	ldr	r3, [pc, #72]	@ (8002d10 <HAL_InitTick+0x54>)
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	4b12      	ldr	r3, [pc, #72]	@ (8002d14 <HAL_InitTick+0x58>)
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	4619      	mov	r1, r3
 8002cce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002cd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f000 f967 	bl	8002fae <HAL_SYSTICK_Config>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e00e      	b.n	8002d08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2b0f      	cmp	r3, #15
 8002cee:	d80a      	bhi.n	8002d06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	6879      	ldr	r1, [r7, #4]
 8002cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf8:	f000 f92f 	bl	8002f5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cfc:	4a06      	ldr	r2, [pc, #24]	@ (8002d18 <HAL_InitTick+0x5c>)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d02:	2300      	movs	r3, #0
 8002d04:	e000      	b.n	8002d08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3708      	adds	r7, #8
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	20000014 	.word	0x20000014
 8002d14:	2000001c 	.word	0x2000001c
 8002d18:	20000018 	.word	0x20000018

08002d1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d20:	4b06      	ldr	r3, [pc, #24]	@ (8002d3c <HAL_IncTick+0x20>)
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	461a      	mov	r2, r3
 8002d26:	4b06      	ldr	r3, [pc, #24]	@ (8002d40 <HAL_IncTick+0x24>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	4a04      	ldr	r2, [pc, #16]	@ (8002d40 <HAL_IncTick+0x24>)
 8002d2e:	6013      	str	r3, [r2, #0]
}
 8002d30:	bf00      	nop
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	2000001c 	.word	0x2000001c
 8002d40:	20001934 	.word	0x20001934

08002d44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  return uwTick;
 8002d48:	4b03      	ldr	r3, [pc, #12]	@ (8002d58 <HAL_GetTick+0x14>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	20001934 	.word	0x20001934

08002d5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d64:	f7ff ffee 	bl	8002d44 <HAL_GetTick>
 8002d68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d74:	d005      	beq.n	8002d82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d76:	4b0a      	ldr	r3, [pc, #40]	@ (8002da0 <HAL_Delay+0x44>)
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	4413      	add	r3, r2
 8002d80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d82:	bf00      	nop
 8002d84:	f7ff ffde 	bl	8002d44 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	68fa      	ldr	r2, [r7, #12]
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d8f7      	bhi.n	8002d84 <HAL_Delay+0x28>
  {
  }
}
 8002d94:	bf00      	nop
 8002d96:	bf00      	nop
 8002d98:	3710      	adds	r7, #16
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	2000001c 	.word	0x2000001c

08002da4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f003 0307 	and.w	r3, r3, #7
 8002db2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002db4:	4b0c      	ldr	r3, [pc, #48]	@ (8002de8 <__NVIC_SetPriorityGrouping+0x44>)
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dba:	68ba      	ldr	r2, [r7, #8]
 8002dbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002dd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dd6:	4a04      	ldr	r2, [pc, #16]	@ (8002de8 <__NVIC_SetPriorityGrouping+0x44>)
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	60d3      	str	r3, [r2, #12]
}
 8002ddc:	bf00      	nop
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr
 8002de8:	e000ed00 	.word	0xe000ed00

08002dec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002df0:	4b04      	ldr	r3, [pc, #16]	@ (8002e04 <__NVIC_GetPriorityGrouping+0x18>)
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	0a1b      	lsrs	r3, r3, #8
 8002df6:	f003 0307 	and.w	r3, r3, #7
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr
 8002e04:	e000ed00 	.word	0xe000ed00

08002e08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	4603      	mov	r3, r0
 8002e10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	db0b      	blt.n	8002e32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e1a:	79fb      	ldrb	r3, [r7, #7]
 8002e1c:	f003 021f 	and.w	r2, r3, #31
 8002e20:	4907      	ldr	r1, [pc, #28]	@ (8002e40 <__NVIC_EnableIRQ+0x38>)
 8002e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e26:	095b      	lsrs	r3, r3, #5
 8002e28:	2001      	movs	r0, #1
 8002e2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e32:	bf00      	nop
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	e000e100 	.word	0xe000e100

08002e44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	6039      	str	r1, [r7, #0]
 8002e4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	db0a      	blt.n	8002e6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	b2da      	uxtb	r2, r3
 8002e5c:	490c      	ldr	r1, [pc, #48]	@ (8002e90 <__NVIC_SetPriority+0x4c>)
 8002e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e62:	0112      	lsls	r2, r2, #4
 8002e64:	b2d2      	uxtb	r2, r2
 8002e66:	440b      	add	r3, r1
 8002e68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e6c:	e00a      	b.n	8002e84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	b2da      	uxtb	r2, r3
 8002e72:	4908      	ldr	r1, [pc, #32]	@ (8002e94 <__NVIC_SetPriority+0x50>)
 8002e74:	79fb      	ldrb	r3, [r7, #7]
 8002e76:	f003 030f 	and.w	r3, r3, #15
 8002e7a:	3b04      	subs	r3, #4
 8002e7c:	0112      	lsls	r2, r2, #4
 8002e7e:	b2d2      	uxtb	r2, r2
 8002e80:	440b      	add	r3, r1
 8002e82:	761a      	strb	r2, [r3, #24]
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	e000e100 	.word	0xe000e100
 8002e94:	e000ed00 	.word	0xe000ed00

08002e98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b089      	sub	sp, #36	@ 0x24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	60f8      	str	r0, [r7, #12]
 8002ea0:	60b9      	str	r1, [r7, #8]
 8002ea2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f003 0307 	and.w	r3, r3, #7
 8002eaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	f1c3 0307 	rsb	r3, r3, #7
 8002eb2:	2b04      	cmp	r3, #4
 8002eb4:	bf28      	it	cs
 8002eb6:	2304      	movcs	r3, #4
 8002eb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	3304      	adds	r3, #4
 8002ebe:	2b06      	cmp	r3, #6
 8002ec0:	d902      	bls.n	8002ec8 <NVIC_EncodePriority+0x30>
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	3b03      	subs	r3, #3
 8002ec6:	e000      	b.n	8002eca <NVIC_EncodePriority+0x32>
 8002ec8:	2300      	movs	r3, #0
 8002eca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed6:	43da      	mvns	r2, r3
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	401a      	ands	r2, r3
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ee0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eea:	43d9      	mvns	r1, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ef0:	4313      	orrs	r3, r2
         );
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3724      	adds	r7, #36	@ 0x24
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
	...

08002f00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f10:	d301      	bcc.n	8002f16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f12:	2301      	movs	r3, #1
 8002f14:	e00f      	b.n	8002f36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f16:	4a0a      	ldr	r2, [pc, #40]	@ (8002f40 <SysTick_Config+0x40>)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	3b01      	subs	r3, #1
 8002f1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f1e:	210f      	movs	r1, #15
 8002f20:	f04f 30ff 	mov.w	r0, #4294967295
 8002f24:	f7ff ff8e 	bl	8002e44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f28:	4b05      	ldr	r3, [pc, #20]	@ (8002f40 <SysTick_Config+0x40>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f2e:	4b04      	ldr	r3, [pc, #16]	@ (8002f40 <SysTick_Config+0x40>)
 8002f30:	2207      	movs	r2, #7
 8002f32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3708      	adds	r7, #8
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	e000e010 	.word	0xe000e010

08002f44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f7ff ff29 	bl	8002da4 <__NVIC_SetPriorityGrouping>
}
 8002f52:	bf00      	nop
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b086      	sub	sp, #24
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	4603      	mov	r3, r0
 8002f62:	60b9      	str	r1, [r7, #8]
 8002f64:	607a      	str	r2, [r7, #4]
 8002f66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f6c:	f7ff ff3e 	bl	8002dec <__NVIC_GetPriorityGrouping>
 8002f70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	68b9      	ldr	r1, [r7, #8]
 8002f76:	6978      	ldr	r0, [r7, #20]
 8002f78:	f7ff ff8e 	bl	8002e98 <NVIC_EncodePriority>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f82:	4611      	mov	r1, r2
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff ff5d 	bl	8002e44 <__NVIC_SetPriority>
}
 8002f8a:	bf00      	nop
 8002f8c:	3718      	adds	r7, #24
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f92:	b580      	push	{r7, lr}
 8002f94:	b082      	sub	sp, #8
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	4603      	mov	r3, r0
 8002f9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7ff ff31 	bl	8002e08 <__NVIC_EnableIRQ>
}
 8002fa6:	bf00      	nop
 8002fa8:	3708      	adds	r7, #8
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b082      	sub	sp, #8
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f7ff ffa2 	bl	8002f00 <SysTick_Config>
 8002fbc:	4603      	mov	r3, r0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3708      	adds	r7, #8
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
	...

08002fc8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002fd4:	f7ff feb6 	bl	8002d44 <HAL_GetTick>
 8002fd8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e099      	b.n	8003118 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2202      	movs	r2, #2
 8002fe8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 0201 	bic.w	r2, r2, #1
 8003002:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003004:	e00f      	b.n	8003026 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003006:	f7ff fe9d 	bl	8002d44 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b05      	cmp	r3, #5
 8003012:	d908      	bls.n	8003026 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2220      	movs	r2, #32
 8003018:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2203      	movs	r2, #3
 800301e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e078      	b.n	8003118 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	2b00      	cmp	r3, #0
 8003032:	d1e8      	bne.n	8003006 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800303c:	697a      	ldr	r2, [r7, #20]
 800303e:	4b38      	ldr	r3, [pc, #224]	@ (8003120 <HAL_DMA_Init+0x158>)
 8003040:	4013      	ands	r3, r2
 8003042:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003052:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800305e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800306a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003072:	697a      	ldr	r2, [r7, #20]
 8003074:	4313      	orrs	r3, r2
 8003076:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800307c:	2b04      	cmp	r3, #4
 800307e:	d107      	bne.n	8003090 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003088:	4313      	orrs	r3, r2
 800308a:	697a      	ldr	r2, [r7, #20]
 800308c:	4313      	orrs	r3, r2
 800308e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	f023 0307 	bic.w	r3, r3, #7
 80030a6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ac:	697a      	ldr	r2, [r7, #20]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b6:	2b04      	cmp	r3, #4
 80030b8:	d117      	bne.n	80030ea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030be:	697a      	ldr	r2, [r7, #20]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00e      	beq.n	80030ea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f000 fa6f 	bl	80035b0 <DMA_CheckFifoParam>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d008      	beq.n	80030ea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2240      	movs	r2, #64	@ 0x40
 80030dc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80030e6:	2301      	movs	r3, #1
 80030e8:	e016      	b.n	8003118 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	697a      	ldr	r2, [r7, #20]
 80030f0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 fa26 	bl	8003544 <DMA_CalcBaseAndBitshift>
 80030f8:	4603      	mov	r3, r0
 80030fa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003100:	223f      	movs	r2, #63	@ 0x3f
 8003102:	409a      	lsls	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2201      	movs	r2, #1
 8003112:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003116:	2300      	movs	r3, #0
}
 8003118:	4618      	mov	r0, r3
 800311a:	3718      	adds	r7, #24
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	f010803f 	.word	0xf010803f

08003124 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
 8003130:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003132:	2300      	movs	r3, #0
 8003134:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003142:	2b01      	cmp	r3, #1
 8003144:	d101      	bne.n	800314a <HAL_DMA_Start_IT+0x26>
 8003146:	2302      	movs	r3, #2
 8003148:	e040      	b.n	80031cc <HAL_DMA_Start_IT+0xa8>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2201      	movs	r2, #1
 800314e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b01      	cmp	r3, #1
 800315c:	d12f      	bne.n	80031be <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2202      	movs	r2, #2
 8003162:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2200      	movs	r2, #0
 800316a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	68b9      	ldr	r1, [r7, #8]
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	f000 f9b8 	bl	80034e8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800317c:	223f      	movs	r2, #63	@ 0x3f
 800317e:	409a      	lsls	r2, r3
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 0216 	orr.w	r2, r2, #22
 8003192:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003198:	2b00      	cmp	r3, #0
 800319a:	d007      	beq.n	80031ac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f042 0208 	orr.w	r2, r2, #8
 80031aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f042 0201 	orr.w	r2, r2, #1
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	e005      	b.n	80031ca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80031c6:	2302      	movs	r3, #2
 80031c8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80031ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3718      	adds	r7, #24
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b086      	sub	sp, #24
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80031dc:	2300      	movs	r3, #0
 80031de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80031e0:	4b8e      	ldr	r3, [pc, #568]	@ (800341c <HAL_DMA_IRQHandler+0x248>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a8e      	ldr	r2, [pc, #568]	@ (8003420 <HAL_DMA_IRQHandler+0x24c>)
 80031e6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ea:	0a9b      	lsrs	r3, r3, #10
 80031ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031fe:	2208      	movs	r2, #8
 8003200:	409a      	lsls	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	4013      	ands	r3, r2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d01a      	beq.n	8003240 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0304 	and.w	r3, r3, #4
 8003214:	2b00      	cmp	r3, #0
 8003216:	d013      	beq.n	8003240 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 0204 	bic.w	r2, r2, #4
 8003226:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800322c:	2208      	movs	r2, #8
 800322e:	409a      	lsls	r2, r3
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003238:	f043 0201 	orr.w	r2, r3, #1
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003244:	2201      	movs	r2, #1
 8003246:	409a      	lsls	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	4013      	ands	r3, r2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d012      	beq.n	8003276 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00b      	beq.n	8003276 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003262:	2201      	movs	r2, #1
 8003264:	409a      	lsls	r2, r3
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800326e:	f043 0202 	orr.w	r2, r3, #2
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800327a:	2204      	movs	r2, #4
 800327c:	409a      	lsls	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	4013      	ands	r3, r2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d012      	beq.n	80032ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0302 	and.w	r3, r3, #2
 8003290:	2b00      	cmp	r3, #0
 8003292:	d00b      	beq.n	80032ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003298:	2204      	movs	r2, #4
 800329a:	409a      	lsls	r2, r3
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a4:	f043 0204 	orr.w	r2, r3, #4
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b0:	2210      	movs	r2, #16
 80032b2:	409a      	lsls	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	4013      	ands	r3, r2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d043      	beq.n	8003344 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0308 	and.w	r3, r3, #8
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d03c      	beq.n	8003344 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ce:	2210      	movs	r2, #16
 80032d0:	409a      	lsls	r2, r3
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d018      	beq.n	8003316 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d108      	bne.n	8003304 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d024      	beq.n	8003344 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	4798      	blx	r3
 8003302:	e01f      	b.n	8003344 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003308:	2b00      	cmp	r3, #0
 800330a:	d01b      	beq.n	8003344 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	4798      	blx	r3
 8003314:	e016      	b.n	8003344 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003320:	2b00      	cmp	r3, #0
 8003322:	d107      	bne.n	8003334 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f022 0208 	bic.w	r2, r2, #8
 8003332:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003338:	2b00      	cmp	r3, #0
 800333a:	d003      	beq.n	8003344 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003348:	2220      	movs	r2, #32
 800334a:	409a      	lsls	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	4013      	ands	r3, r2
 8003350:	2b00      	cmp	r3, #0
 8003352:	f000 808f 	beq.w	8003474 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0310 	and.w	r3, r3, #16
 8003360:	2b00      	cmp	r3, #0
 8003362:	f000 8087 	beq.w	8003474 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800336a:	2220      	movs	r2, #32
 800336c:	409a      	lsls	r2, r3
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b05      	cmp	r3, #5
 800337c:	d136      	bne.n	80033ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f022 0216 	bic.w	r2, r2, #22
 800338c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	695a      	ldr	r2, [r3, #20]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800339c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d103      	bne.n	80033ae <HAL_DMA_IRQHandler+0x1da>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d007      	beq.n	80033be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 0208 	bic.w	r2, r2, #8
 80033bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c2:	223f      	movs	r2, #63	@ 0x3f
 80033c4:	409a      	lsls	r2, r3
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2201      	movs	r2, #1
 80033ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d07e      	beq.n	80034e0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	4798      	blx	r3
        }
        return;
 80033ea:	e079      	b.n	80034e0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d01d      	beq.n	8003436 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d10d      	bne.n	8003424 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800340c:	2b00      	cmp	r3, #0
 800340e:	d031      	beq.n	8003474 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	4798      	blx	r3
 8003418:	e02c      	b.n	8003474 <HAL_DMA_IRQHandler+0x2a0>
 800341a:	bf00      	nop
 800341c:	20000014 	.word	0x20000014
 8003420:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003428:	2b00      	cmp	r3, #0
 800342a:	d023      	beq.n	8003474 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	4798      	blx	r3
 8003434:	e01e      	b.n	8003474 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003440:	2b00      	cmp	r3, #0
 8003442:	d10f      	bne.n	8003464 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f022 0210 	bic.w	r2, r2, #16
 8003452:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003468:	2b00      	cmp	r3, #0
 800346a:	d003      	beq.n	8003474 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003478:	2b00      	cmp	r3, #0
 800347a:	d032      	beq.n	80034e2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003480:	f003 0301 	and.w	r3, r3, #1
 8003484:	2b00      	cmp	r3, #0
 8003486:	d022      	beq.n	80034ce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2205      	movs	r2, #5
 800348c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 0201 	bic.w	r2, r2, #1
 800349e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	3301      	adds	r3, #1
 80034a4:	60bb      	str	r3, [r7, #8]
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d307      	bcc.n	80034bc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1f2      	bne.n	80034a0 <HAL_DMA_IRQHandler+0x2cc>
 80034ba:	e000      	b.n	80034be <HAL_DMA_IRQHandler+0x2ea>
          break;
 80034bc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d005      	beq.n	80034e2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	4798      	blx	r3
 80034de:	e000      	b.n	80034e2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80034e0:	bf00      	nop
    }
  }
}
 80034e2:	3718      	adds	r7, #24
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
 80034f4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003504:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	2b40      	cmp	r3, #64	@ 0x40
 8003514:	d108      	bne.n	8003528 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003526:	e007      	b.n	8003538 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68ba      	ldr	r2, [r7, #8]
 800352e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	60da      	str	r2, [r3, #12]
}
 8003538:	bf00      	nop
 800353a:	3714      	adds	r7, #20
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003544:	b480      	push	{r7}
 8003546:	b085      	sub	sp, #20
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	b2db      	uxtb	r3, r3
 8003552:	3b10      	subs	r3, #16
 8003554:	4a14      	ldr	r2, [pc, #80]	@ (80035a8 <DMA_CalcBaseAndBitshift+0x64>)
 8003556:	fba2 2303 	umull	r2, r3, r2, r3
 800355a:	091b      	lsrs	r3, r3, #4
 800355c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800355e:	4a13      	ldr	r2, [pc, #76]	@ (80035ac <DMA_CalcBaseAndBitshift+0x68>)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	4413      	add	r3, r2
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	461a      	mov	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2b03      	cmp	r3, #3
 8003570:	d909      	bls.n	8003586 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800357a:	f023 0303 	bic.w	r3, r3, #3
 800357e:	1d1a      	adds	r2, r3, #4
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	659a      	str	r2, [r3, #88]	@ 0x58
 8003584:	e007      	b.n	8003596 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800358e:	f023 0303 	bic.w	r3, r3, #3
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800359a:	4618      	mov	r0, r3
 800359c:	3714      	adds	r7, #20
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	aaaaaaab 	.word	0xaaaaaaab
 80035ac:	080098d0 	.word	0x080098d0

080035b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035b8:	2300      	movs	r3, #0
 80035ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	699b      	ldr	r3, [r3, #24]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d11f      	bne.n	800360a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	2b03      	cmp	r3, #3
 80035ce:	d856      	bhi.n	800367e <DMA_CheckFifoParam+0xce>
 80035d0:	a201      	add	r2, pc, #4	@ (adr r2, 80035d8 <DMA_CheckFifoParam+0x28>)
 80035d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d6:	bf00      	nop
 80035d8:	080035e9 	.word	0x080035e9
 80035dc:	080035fb 	.word	0x080035fb
 80035e0:	080035e9 	.word	0x080035e9
 80035e4:	0800367f 	.word	0x0800367f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d046      	beq.n	8003682 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035f8:	e043      	b.n	8003682 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035fe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003602:	d140      	bne.n	8003686 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003608:	e03d      	b.n	8003686 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003612:	d121      	bne.n	8003658 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	2b03      	cmp	r3, #3
 8003618:	d837      	bhi.n	800368a <DMA_CheckFifoParam+0xda>
 800361a:	a201      	add	r2, pc, #4	@ (adr r2, 8003620 <DMA_CheckFifoParam+0x70>)
 800361c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003620:	08003631 	.word	0x08003631
 8003624:	08003637 	.word	0x08003637
 8003628:	08003631 	.word	0x08003631
 800362c:	08003649 	.word	0x08003649
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	73fb      	strb	r3, [r7, #15]
      break;
 8003634:	e030      	b.n	8003698 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d025      	beq.n	800368e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003646:	e022      	b.n	800368e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800364c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003650:	d11f      	bne.n	8003692 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003656:	e01c      	b.n	8003692 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	2b02      	cmp	r3, #2
 800365c:	d903      	bls.n	8003666 <DMA_CheckFifoParam+0xb6>
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	2b03      	cmp	r3, #3
 8003662:	d003      	beq.n	800366c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003664:	e018      	b.n	8003698 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	73fb      	strb	r3, [r7, #15]
      break;
 800366a:	e015      	b.n	8003698 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003670:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00e      	beq.n	8003696 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	73fb      	strb	r3, [r7, #15]
      break;
 800367c:	e00b      	b.n	8003696 <DMA_CheckFifoParam+0xe6>
      break;
 800367e:	bf00      	nop
 8003680:	e00a      	b.n	8003698 <DMA_CheckFifoParam+0xe8>
      break;
 8003682:	bf00      	nop
 8003684:	e008      	b.n	8003698 <DMA_CheckFifoParam+0xe8>
      break;
 8003686:	bf00      	nop
 8003688:	e006      	b.n	8003698 <DMA_CheckFifoParam+0xe8>
      break;
 800368a:	bf00      	nop
 800368c:	e004      	b.n	8003698 <DMA_CheckFifoParam+0xe8>
      break;
 800368e:	bf00      	nop
 8003690:	e002      	b.n	8003698 <DMA_CheckFifoParam+0xe8>
      break;   
 8003692:	bf00      	nop
 8003694:	e000      	b.n	8003698 <DMA_CheckFifoParam+0xe8>
      break;
 8003696:	bf00      	nop
    }
  } 
  
  return status; 
 8003698:	7bfb      	ldrb	r3, [r7, #15]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3714      	adds	r7, #20
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop

080036a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b089      	sub	sp, #36	@ 0x24
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036b2:	2300      	movs	r3, #0
 80036b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036b6:	2300      	movs	r3, #0
 80036b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036ba:	2300      	movs	r3, #0
 80036bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036be:	2300      	movs	r3, #0
 80036c0:	61fb      	str	r3, [r7, #28]
 80036c2:	e159      	b.n	8003978 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036c4:	2201      	movs	r2, #1
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	fa02 f303 	lsl.w	r3, r2, r3
 80036cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	697a      	ldr	r2, [r7, #20]
 80036d4:	4013      	ands	r3, r2
 80036d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036d8:	693a      	ldr	r2, [r7, #16]
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	429a      	cmp	r2, r3
 80036de:	f040 8148 	bne.w	8003972 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f003 0303 	and.w	r3, r3, #3
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d005      	beq.n	80036fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d130      	bne.n	800375c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	005b      	lsls	r3, r3, #1
 8003704:	2203      	movs	r2, #3
 8003706:	fa02 f303 	lsl.w	r3, r2, r3
 800370a:	43db      	mvns	r3, r3
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	4013      	ands	r3, r2
 8003710:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	68da      	ldr	r2, [r3, #12]
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	fa02 f303 	lsl.w	r3, r2, r3
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	4313      	orrs	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	69ba      	ldr	r2, [r7, #24]
 8003728:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003730:	2201      	movs	r2, #1
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	fa02 f303 	lsl.w	r3, r2, r3
 8003738:	43db      	mvns	r3, r3
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	4013      	ands	r3, r2
 800373e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	091b      	lsrs	r3, r3, #4
 8003746:	f003 0201 	and.w	r2, r3, #1
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	fa02 f303 	lsl.w	r3, r2, r3
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	4313      	orrs	r3, r2
 8003754:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f003 0303 	and.w	r3, r3, #3
 8003764:	2b03      	cmp	r3, #3
 8003766:	d017      	beq.n	8003798 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	2203      	movs	r2, #3
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	43db      	mvns	r3, r3
 800377a:	69ba      	ldr	r2, [r7, #24]
 800377c:	4013      	ands	r3, r2
 800377e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	689a      	ldr	r2, [r3, #8]
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	005b      	lsls	r3, r3, #1
 8003788:	fa02 f303 	lsl.w	r3, r2, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4313      	orrs	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	69ba      	ldr	r2, [r7, #24]
 8003796:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f003 0303 	and.w	r3, r3, #3
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d123      	bne.n	80037ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	08da      	lsrs	r2, r3, #3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	3208      	adds	r2, #8
 80037ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	f003 0307 	and.w	r3, r3, #7
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	220f      	movs	r2, #15
 80037bc:	fa02 f303 	lsl.w	r3, r2, r3
 80037c0:	43db      	mvns	r3, r3
 80037c2:	69ba      	ldr	r2, [r7, #24]
 80037c4:	4013      	ands	r3, r2
 80037c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	691a      	ldr	r2, [r3, #16]
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	f003 0307 	and.w	r3, r3, #7
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	fa02 f303 	lsl.w	r3, r2, r3
 80037d8:	69ba      	ldr	r2, [r7, #24]
 80037da:	4313      	orrs	r3, r2
 80037dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	08da      	lsrs	r2, r3, #3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	3208      	adds	r2, #8
 80037e6:	69b9      	ldr	r1, [r7, #24]
 80037e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	2203      	movs	r2, #3
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	43db      	mvns	r3, r3
 80037fe:	69ba      	ldr	r2, [r7, #24]
 8003800:	4013      	ands	r3, r2
 8003802:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f003 0203 	and.w	r2, r3, #3
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	005b      	lsls	r3, r3, #1
 8003810:	fa02 f303 	lsl.w	r3, r2, r3
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	4313      	orrs	r3, r2
 8003818:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003828:	2b00      	cmp	r3, #0
 800382a:	f000 80a2 	beq.w	8003972 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800382e:	2300      	movs	r3, #0
 8003830:	60fb      	str	r3, [r7, #12]
 8003832:	4b57      	ldr	r3, [pc, #348]	@ (8003990 <HAL_GPIO_Init+0x2e8>)
 8003834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003836:	4a56      	ldr	r2, [pc, #344]	@ (8003990 <HAL_GPIO_Init+0x2e8>)
 8003838:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800383c:	6453      	str	r3, [r2, #68]	@ 0x44
 800383e:	4b54      	ldr	r3, [pc, #336]	@ (8003990 <HAL_GPIO_Init+0x2e8>)
 8003840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003842:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003846:	60fb      	str	r3, [r7, #12]
 8003848:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800384a:	4a52      	ldr	r2, [pc, #328]	@ (8003994 <HAL_GPIO_Init+0x2ec>)
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	089b      	lsrs	r3, r3, #2
 8003850:	3302      	adds	r3, #2
 8003852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003856:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	f003 0303 	and.w	r3, r3, #3
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	220f      	movs	r2, #15
 8003862:	fa02 f303 	lsl.w	r3, r2, r3
 8003866:	43db      	mvns	r3, r3
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	4013      	ands	r3, r2
 800386c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a49      	ldr	r2, [pc, #292]	@ (8003998 <HAL_GPIO_Init+0x2f0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d019      	beq.n	80038aa <HAL_GPIO_Init+0x202>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a48      	ldr	r2, [pc, #288]	@ (800399c <HAL_GPIO_Init+0x2f4>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d013      	beq.n	80038a6 <HAL_GPIO_Init+0x1fe>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a47      	ldr	r2, [pc, #284]	@ (80039a0 <HAL_GPIO_Init+0x2f8>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d00d      	beq.n	80038a2 <HAL_GPIO_Init+0x1fa>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	4a46      	ldr	r2, [pc, #280]	@ (80039a4 <HAL_GPIO_Init+0x2fc>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d007      	beq.n	800389e <HAL_GPIO_Init+0x1f6>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a45      	ldr	r2, [pc, #276]	@ (80039a8 <HAL_GPIO_Init+0x300>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d101      	bne.n	800389a <HAL_GPIO_Init+0x1f2>
 8003896:	2304      	movs	r3, #4
 8003898:	e008      	b.n	80038ac <HAL_GPIO_Init+0x204>
 800389a:	2307      	movs	r3, #7
 800389c:	e006      	b.n	80038ac <HAL_GPIO_Init+0x204>
 800389e:	2303      	movs	r3, #3
 80038a0:	e004      	b.n	80038ac <HAL_GPIO_Init+0x204>
 80038a2:	2302      	movs	r3, #2
 80038a4:	e002      	b.n	80038ac <HAL_GPIO_Init+0x204>
 80038a6:	2301      	movs	r3, #1
 80038a8:	e000      	b.n	80038ac <HAL_GPIO_Init+0x204>
 80038aa:	2300      	movs	r3, #0
 80038ac:	69fa      	ldr	r2, [r7, #28]
 80038ae:	f002 0203 	and.w	r2, r2, #3
 80038b2:	0092      	lsls	r2, r2, #2
 80038b4:	4093      	lsls	r3, r2
 80038b6:	69ba      	ldr	r2, [r7, #24]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038bc:	4935      	ldr	r1, [pc, #212]	@ (8003994 <HAL_GPIO_Init+0x2ec>)
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	089b      	lsrs	r3, r3, #2
 80038c2:	3302      	adds	r3, #2
 80038c4:	69ba      	ldr	r2, [r7, #24]
 80038c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038ca:	4b38      	ldr	r3, [pc, #224]	@ (80039ac <HAL_GPIO_Init+0x304>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	43db      	mvns	r3, r3
 80038d4:	69ba      	ldr	r2, [r7, #24]
 80038d6:	4013      	ands	r3, r2
 80038d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d003      	beq.n	80038ee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80038e6:	69ba      	ldr	r2, [r7, #24]
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038ee:	4a2f      	ldr	r2, [pc, #188]	@ (80039ac <HAL_GPIO_Init+0x304>)
 80038f0:	69bb      	ldr	r3, [r7, #24]
 80038f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038f4:	4b2d      	ldr	r3, [pc, #180]	@ (80039ac <HAL_GPIO_Init+0x304>)
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	43db      	mvns	r3, r3
 80038fe:	69ba      	ldr	r2, [r7, #24]
 8003900:	4013      	ands	r3, r2
 8003902:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d003      	beq.n	8003918 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003910:	69ba      	ldr	r2, [r7, #24]
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	4313      	orrs	r3, r2
 8003916:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003918:	4a24      	ldr	r2, [pc, #144]	@ (80039ac <HAL_GPIO_Init+0x304>)
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800391e:	4b23      	ldr	r3, [pc, #140]	@ (80039ac <HAL_GPIO_Init+0x304>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	43db      	mvns	r3, r3
 8003928:	69ba      	ldr	r2, [r7, #24]
 800392a:	4013      	ands	r3, r2
 800392c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d003      	beq.n	8003942 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800393a:	69ba      	ldr	r2, [r7, #24]
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	4313      	orrs	r3, r2
 8003940:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003942:	4a1a      	ldr	r2, [pc, #104]	@ (80039ac <HAL_GPIO_Init+0x304>)
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003948:	4b18      	ldr	r3, [pc, #96]	@ (80039ac <HAL_GPIO_Init+0x304>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	43db      	mvns	r3, r3
 8003952:	69ba      	ldr	r2, [r7, #24]
 8003954:	4013      	ands	r3, r2
 8003956:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d003      	beq.n	800396c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	4313      	orrs	r3, r2
 800396a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800396c:	4a0f      	ldr	r2, [pc, #60]	@ (80039ac <HAL_GPIO_Init+0x304>)
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	3301      	adds	r3, #1
 8003976:	61fb      	str	r3, [r7, #28]
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	2b0f      	cmp	r3, #15
 800397c:	f67f aea2 	bls.w	80036c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003980:	bf00      	nop
 8003982:	bf00      	nop
 8003984:	3724      	adds	r7, #36	@ 0x24
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	40023800 	.word	0x40023800
 8003994:	40013800 	.word	0x40013800
 8003998:	40020000 	.word	0x40020000
 800399c:	40020400 	.word	0x40020400
 80039a0:	40020800 	.word	0x40020800
 80039a4:	40020c00 	.word	0x40020c00
 80039a8:	40021000 	.word	0x40021000
 80039ac:	40013c00 	.word	0x40013c00

080039b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b085      	sub	sp, #20
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	460b      	mov	r3, r1
 80039ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	691a      	ldr	r2, [r3, #16]
 80039c0:	887b      	ldrh	r3, [r7, #2]
 80039c2:	4013      	ands	r3, r2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d002      	beq.n	80039ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039c8:	2301      	movs	r3, #1
 80039ca:	73fb      	strb	r3, [r7, #15]
 80039cc:	e001      	b.n	80039d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039ce:	2300      	movs	r3, #0
 80039d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3714      	adds	r7, #20
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	460b      	mov	r3, r1
 80039ea:	807b      	strh	r3, [r7, #2]
 80039ec:	4613      	mov	r3, r2
 80039ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039f0:	787b      	ldrb	r3, [r7, #1]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d003      	beq.n	80039fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039f6:	887a      	ldrh	r2, [r7, #2]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039fc:	e003      	b.n	8003a06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039fe:	887b      	ldrh	r3, [r7, #2]
 8003a00:	041a      	lsls	r2, r3, #16
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	619a      	str	r2, [r3, #24]
}
 8003a06:	bf00      	nop
 8003a08:	370c      	adds	r7, #12
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr
	...

08003a14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b086      	sub	sp, #24
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d101      	bne.n	8003a26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e267      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d075      	beq.n	8003b1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a32:	4b88      	ldr	r3, [pc, #544]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 030c 	and.w	r3, r3, #12
 8003a3a:	2b04      	cmp	r3, #4
 8003a3c:	d00c      	beq.n	8003a58 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a3e:	4b85      	ldr	r3, [pc, #532]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a46:	2b08      	cmp	r3, #8
 8003a48:	d112      	bne.n	8003a70 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a4a:	4b82      	ldr	r3, [pc, #520]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a56:	d10b      	bne.n	8003a70 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a58:	4b7e      	ldr	r3, [pc, #504]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d05b      	beq.n	8003b1c <HAL_RCC_OscConfig+0x108>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d157      	bne.n	8003b1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e242      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a78:	d106      	bne.n	8003a88 <HAL_RCC_OscConfig+0x74>
 8003a7a:	4b76      	ldr	r3, [pc, #472]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a75      	ldr	r2, [pc, #468]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003a80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a84:	6013      	str	r3, [r2, #0]
 8003a86:	e01d      	b.n	8003ac4 <HAL_RCC_OscConfig+0xb0>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a90:	d10c      	bne.n	8003aac <HAL_RCC_OscConfig+0x98>
 8003a92:	4b70      	ldr	r3, [pc, #448]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a6f      	ldr	r2, [pc, #444]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003a98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a9c:	6013      	str	r3, [r2, #0]
 8003a9e:	4b6d      	ldr	r3, [pc, #436]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a6c      	ldr	r2, [pc, #432]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aa8:	6013      	str	r3, [r2, #0]
 8003aaa:	e00b      	b.n	8003ac4 <HAL_RCC_OscConfig+0xb0>
 8003aac:	4b69      	ldr	r3, [pc, #420]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a68      	ldr	r2, [pc, #416]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003ab2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ab6:	6013      	str	r3, [r2, #0]
 8003ab8:	4b66      	ldr	r3, [pc, #408]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a65      	ldr	r2, [pc, #404]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003abe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ac2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d013      	beq.n	8003af4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003acc:	f7ff f93a 	bl	8002d44 <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ad4:	f7ff f936 	bl	8002d44 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b64      	cmp	r3, #100	@ 0x64
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e207      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ae6:	4b5b      	ldr	r3, [pc, #364]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d0f0      	beq.n	8003ad4 <HAL_RCC_OscConfig+0xc0>
 8003af2:	e014      	b.n	8003b1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af4:	f7ff f926 	bl	8002d44 <HAL_GetTick>
 8003af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003afa:	e008      	b.n	8003b0e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003afc:	f7ff f922 	bl	8002d44 <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	2b64      	cmp	r3, #100	@ 0x64
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e1f3      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b0e:	4b51      	ldr	r3, [pc, #324]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d1f0      	bne.n	8003afc <HAL_RCC_OscConfig+0xe8>
 8003b1a:	e000      	b.n	8003b1e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d063      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b2a:	4b4a      	ldr	r3, [pc, #296]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 030c 	and.w	r3, r3, #12
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d00b      	beq.n	8003b4e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b36:	4b47      	ldr	r3, [pc, #284]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b3e:	2b08      	cmp	r3, #8
 8003b40:	d11c      	bne.n	8003b7c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b42:	4b44      	ldr	r3, [pc, #272]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d116      	bne.n	8003b7c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b4e:	4b41      	ldr	r3, [pc, #260]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0302 	and.w	r3, r3, #2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d005      	beq.n	8003b66 <HAL_RCC_OscConfig+0x152>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d001      	beq.n	8003b66 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e1c7      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b66:	4b3b      	ldr	r3, [pc, #236]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	691b      	ldr	r3, [r3, #16]
 8003b72:	00db      	lsls	r3, r3, #3
 8003b74:	4937      	ldr	r1, [pc, #220]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b7a:	e03a      	b.n	8003bf2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d020      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b84:	4b34      	ldr	r3, [pc, #208]	@ (8003c58 <HAL_RCC_OscConfig+0x244>)
 8003b86:	2201      	movs	r2, #1
 8003b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b8a:	f7ff f8db 	bl	8002d44 <HAL_GetTick>
 8003b8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b90:	e008      	b.n	8003ba4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b92:	f7ff f8d7 	bl	8002d44 <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d901      	bls.n	8003ba4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e1a8      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0302 	and.w	r3, r3, #2
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d0f0      	beq.n	8003b92 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bb0:	4b28      	ldr	r3, [pc, #160]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	691b      	ldr	r3, [r3, #16]
 8003bbc:	00db      	lsls	r3, r3, #3
 8003bbe:	4925      	ldr	r1, [pc, #148]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	600b      	str	r3, [r1, #0]
 8003bc4:	e015      	b.n	8003bf2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bc6:	4b24      	ldr	r3, [pc, #144]	@ (8003c58 <HAL_RCC_OscConfig+0x244>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bcc:	f7ff f8ba 	bl	8002d44 <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bd4:	f7ff f8b6 	bl	8002d44 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e187      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003be6:	4b1b      	ldr	r3, [pc, #108]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1f0      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0308 	and.w	r3, r3, #8
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d036      	beq.n	8003c6c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d016      	beq.n	8003c34 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c06:	4b15      	ldr	r3, [pc, #84]	@ (8003c5c <HAL_RCC_OscConfig+0x248>)
 8003c08:	2201      	movs	r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c0c:	f7ff f89a 	bl	8002d44 <HAL_GetTick>
 8003c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c12:	e008      	b.n	8003c26 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c14:	f7ff f896 	bl	8002d44 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e167      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c26:	4b0b      	ldr	r3, [pc, #44]	@ (8003c54 <HAL_RCC_OscConfig+0x240>)
 8003c28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c2a:	f003 0302 	and.w	r3, r3, #2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d0f0      	beq.n	8003c14 <HAL_RCC_OscConfig+0x200>
 8003c32:	e01b      	b.n	8003c6c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c34:	4b09      	ldr	r3, [pc, #36]	@ (8003c5c <HAL_RCC_OscConfig+0x248>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c3a:	f7ff f883 	bl	8002d44 <HAL_GetTick>
 8003c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c40:	e00e      	b.n	8003c60 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c42:	f7ff f87f 	bl	8002d44 <HAL_GetTick>
 8003c46:	4602      	mov	r2, r0
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d907      	bls.n	8003c60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	e150      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
 8003c54:	40023800 	.word	0x40023800
 8003c58:	42470000 	.word	0x42470000
 8003c5c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c60:	4b88      	ldr	r3, [pc, #544]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003c62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c64:	f003 0302 	and.w	r3, r3, #2
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d1ea      	bne.n	8003c42 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0304 	and.w	r3, r3, #4
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	f000 8097 	beq.w	8003da8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c7e:	4b81      	ldr	r3, [pc, #516]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10f      	bne.n	8003caa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	60bb      	str	r3, [r7, #8]
 8003c8e:	4b7d      	ldr	r3, [pc, #500]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	4a7c      	ldr	r2, [pc, #496]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003c94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c98:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c9a:	4b7a      	ldr	r3, [pc, #488]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ca2:	60bb      	str	r3, [r7, #8]
 8003ca4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003caa:	4b77      	ldr	r3, [pc, #476]	@ (8003e88 <HAL_RCC_OscConfig+0x474>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d118      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cb6:	4b74      	ldr	r3, [pc, #464]	@ (8003e88 <HAL_RCC_OscConfig+0x474>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a73      	ldr	r2, [pc, #460]	@ (8003e88 <HAL_RCC_OscConfig+0x474>)
 8003cbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cc2:	f7ff f83f 	bl	8002d44 <HAL_GetTick>
 8003cc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc8:	e008      	b.n	8003cdc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cca:	f7ff f83b 	bl	8002d44 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d901      	bls.n	8003cdc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e10c      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cdc:	4b6a      	ldr	r3, [pc, #424]	@ (8003e88 <HAL_RCC_OscConfig+0x474>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d0f0      	beq.n	8003cca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d106      	bne.n	8003cfe <HAL_RCC_OscConfig+0x2ea>
 8003cf0:	4b64      	ldr	r3, [pc, #400]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cf4:	4a63      	ldr	r2, [pc, #396]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003cf6:	f043 0301 	orr.w	r3, r3, #1
 8003cfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cfc:	e01c      	b.n	8003d38 <HAL_RCC_OscConfig+0x324>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	2b05      	cmp	r3, #5
 8003d04:	d10c      	bne.n	8003d20 <HAL_RCC_OscConfig+0x30c>
 8003d06:	4b5f      	ldr	r3, [pc, #380]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d0a:	4a5e      	ldr	r2, [pc, #376]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003d0c:	f043 0304 	orr.w	r3, r3, #4
 8003d10:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d12:	4b5c      	ldr	r3, [pc, #368]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d16:	4a5b      	ldr	r2, [pc, #364]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003d18:	f043 0301 	orr.w	r3, r3, #1
 8003d1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d1e:	e00b      	b.n	8003d38 <HAL_RCC_OscConfig+0x324>
 8003d20:	4b58      	ldr	r3, [pc, #352]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d24:	4a57      	ldr	r2, [pc, #348]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003d26:	f023 0301 	bic.w	r3, r3, #1
 8003d2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d2c:	4b55      	ldr	r3, [pc, #340]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003d2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d30:	4a54      	ldr	r2, [pc, #336]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003d32:	f023 0304 	bic.w	r3, r3, #4
 8003d36:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d015      	beq.n	8003d6c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d40:	f7ff f800 	bl	8002d44 <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d46:	e00a      	b.n	8003d5e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d48:	f7fe fffc 	bl	8002d44 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e0cb      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d5e:	4b49      	ldr	r3, [pc, #292]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003d60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d0ee      	beq.n	8003d48 <HAL_RCC_OscConfig+0x334>
 8003d6a:	e014      	b.n	8003d96 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d6c:	f7fe ffea 	bl	8002d44 <HAL_GetTick>
 8003d70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d72:	e00a      	b.n	8003d8a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d74:	f7fe ffe6 	bl	8002d44 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e0b5      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d8a:	4b3e      	ldr	r3, [pc, #248]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1ee      	bne.n	8003d74 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d96:	7dfb      	ldrb	r3, [r7, #23]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d105      	bne.n	8003da8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d9c:	4b39      	ldr	r3, [pc, #228]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da0:	4a38      	ldr	r2, [pc, #224]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003da2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003da6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	699b      	ldr	r3, [r3, #24]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f000 80a1 	beq.w	8003ef4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003db2:	4b34      	ldr	r3, [pc, #208]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f003 030c 	and.w	r3, r3, #12
 8003dba:	2b08      	cmp	r3, #8
 8003dbc:	d05c      	beq.n	8003e78 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d141      	bne.n	8003e4a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dc6:	4b31      	ldr	r3, [pc, #196]	@ (8003e8c <HAL_RCC_OscConfig+0x478>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dcc:	f7fe ffba 	bl	8002d44 <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dd4:	f7fe ffb6 	bl	8002d44 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e087      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003de6:	4b27      	ldr	r3, [pc, #156]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f0      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	69da      	ldr	r2, [r3, #28]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a1b      	ldr	r3, [r3, #32]
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e00:	019b      	lsls	r3, r3, #6
 8003e02:	431a      	orrs	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e08:	085b      	lsrs	r3, r3, #1
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	041b      	lsls	r3, r3, #16
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e14:	061b      	lsls	r3, r3, #24
 8003e16:	491b      	ldr	r1, [pc, #108]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8003e8c <HAL_RCC_OscConfig+0x478>)
 8003e1e:	2201      	movs	r2, #1
 8003e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e22:	f7fe ff8f 	bl	8002d44 <HAL_GetTick>
 8003e26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e28:	e008      	b.n	8003e3c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e2a:	f7fe ff8b 	bl	8002d44 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d901      	bls.n	8003e3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e05c      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e3c:	4b11      	ldr	r3, [pc, #68]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d0f0      	beq.n	8003e2a <HAL_RCC_OscConfig+0x416>
 8003e48:	e054      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e4a:	4b10      	ldr	r3, [pc, #64]	@ (8003e8c <HAL_RCC_OscConfig+0x478>)
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e50:	f7fe ff78 	bl	8002d44 <HAL_GetTick>
 8003e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e56:	e008      	b.n	8003e6a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e58:	f7fe ff74 	bl	8002d44 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d901      	bls.n	8003e6a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e045      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e6a:	4b06      	ldr	r3, [pc, #24]	@ (8003e84 <HAL_RCC_OscConfig+0x470>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1f0      	bne.n	8003e58 <HAL_RCC_OscConfig+0x444>
 8003e76:	e03d      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d107      	bne.n	8003e90 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e038      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
 8003e84:	40023800 	.word	0x40023800
 8003e88:	40007000 	.word	0x40007000
 8003e8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e90:	4b1b      	ldr	r3, [pc, #108]	@ (8003f00 <HAL_RCC_OscConfig+0x4ec>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d028      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d121      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d11a      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003eba:	68fa      	ldr	r2, [r7, #12]
 8003ebc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ec6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d111      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed6:	085b      	lsrs	r3, r3, #1
 8003ed8:	3b01      	subs	r3, #1
 8003eda:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d107      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d001      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e000      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3718      	adds	r7, #24
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	40023800 	.word	0x40023800

08003f04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d101      	bne.n	8003f18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e0cc      	b.n	80040b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f18:	4b68      	ldr	r3, [pc, #416]	@ (80040bc <HAL_RCC_ClockConfig+0x1b8>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0307 	and.w	r3, r3, #7
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d90c      	bls.n	8003f40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f26:	4b65      	ldr	r3, [pc, #404]	@ (80040bc <HAL_RCC_ClockConfig+0x1b8>)
 8003f28:	683a      	ldr	r2, [r7, #0]
 8003f2a:	b2d2      	uxtb	r2, r2
 8003f2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f2e:	4b63      	ldr	r3, [pc, #396]	@ (80040bc <HAL_RCC_ClockConfig+0x1b8>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0307 	and.w	r3, r3, #7
 8003f36:	683a      	ldr	r2, [r7, #0]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d001      	beq.n	8003f40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e0b8      	b.n	80040b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0302 	and.w	r3, r3, #2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d020      	beq.n	8003f8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0304 	and.w	r3, r3, #4
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d005      	beq.n	8003f64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f58:	4b59      	ldr	r3, [pc, #356]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	4a58      	ldr	r2, [pc, #352]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f62:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0308 	and.w	r3, r3, #8
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d005      	beq.n	8003f7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f70:	4b53      	ldr	r3, [pc, #332]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	4a52      	ldr	r2, [pc, #328]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f76:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f7c:	4b50      	ldr	r3, [pc, #320]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	494d      	ldr	r1, [pc, #308]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0301 	and.w	r3, r3, #1
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d044      	beq.n	8004024 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d107      	bne.n	8003fb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fa2:	4b47      	ldr	r3, [pc, #284]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d119      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e07f      	b.n	80040b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d003      	beq.n	8003fc2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fbe:	2b03      	cmp	r3, #3
 8003fc0:	d107      	bne.n	8003fd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fc2:	4b3f      	ldr	r3, [pc, #252]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d109      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e06f      	b.n	80040b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd2:	4b3b      	ldr	r3, [pc, #236]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e067      	b.n	80040b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fe2:	4b37      	ldr	r3, [pc, #220]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f023 0203 	bic.w	r2, r3, #3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	4934      	ldr	r1, [pc, #208]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ff4:	f7fe fea6 	bl	8002d44 <HAL_GetTick>
 8003ff8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ffa:	e00a      	b.n	8004012 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ffc:	f7fe fea2 	bl	8002d44 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800400a:	4293      	cmp	r3, r2
 800400c:	d901      	bls.n	8004012 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e04f      	b.n	80040b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004012:	4b2b      	ldr	r3, [pc, #172]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f003 020c 	and.w	r2, r3, #12
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	429a      	cmp	r2, r3
 8004022:	d1eb      	bne.n	8003ffc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004024:	4b25      	ldr	r3, [pc, #148]	@ (80040bc <HAL_RCC_ClockConfig+0x1b8>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0307 	and.w	r3, r3, #7
 800402c:	683a      	ldr	r2, [r7, #0]
 800402e:	429a      	cmp	r2, r3
 8004030:	d20c      	bcs.n	800404c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004032:	4b22      	ldr	r3, [pc, #136]	@ (80040bc <HAL_RCC_ClockConfig+0x1b8>)
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	b2d2      	uxtb	r2, r2
 8004038:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800403a:	4b20      	ldr	r3, [pc, #128]	@ (80040bc <HAL_RCC_ClockConfig+0x1b8>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0307 	and.w	r3, r3, #7
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	429a      	cmp	r2, r3
 8004046:	d001      	beq.n	800404c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e032      	b.n	80040b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0304 	and.w	r3, r3, #4
 8004054:	2b00      	cmp	r3, #0
 8004056:	d008      	beq.n	800406a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004058:	4b19      	ldr	r3, [pc, #100]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	4916      	ldr	r1, [pc, #88]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004066:	4313      	orrs	r3, r2
 8004068:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0308 	and.w	r3, r3, #8
 8004072:	2b00      	cmp	r3, #0
 8004074:	d009      	beq.n	800408a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004076:	4b12      	ldr	r3, [pc, #72]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	00db      	lsls	r3, r3, #3
 8004084:	490e      	ldr	r1, [pc, #56]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004086:	4313      	orrs	r3, r2
 8004088:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800408a:	f000 f821 	bl	80040d0 <HAL_RCC_GetSysClockFreq>
 800408e:	4602      	mov	r2, r0
 8004090:	4b0b      	ldr	r3, [pc, #44]	@ (80040c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	091b      	lsrs	r3, r3, #4
 8004096:	f003 030f 	and.w	r3, r3, #15
 800409a:	490a      	ldr	r1, [pc, #40]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 800409c:	5ccb      	ldrb	r3, [r1, r3]
 800409e:	fa22 f303 	lsr.w	r3, r2, r3
 80040a2:	4a09      	ldr	r2, [pc, #36]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 80040a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80040a6:	4b09      	ldr	r3, [pc, #36]	@ (80040cc <HAL_RCC_ClockConfig+0x1c8>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4618      	mov	r0, r3
 80040ac:	f7fe fe06 	bl	8002cbc <HAL_InitTick>

  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	40023c00 	.word	0x40023c00
 80040c0:	40023800 	.word	0x40023800
 80040c4:	080098b8 	.word	0x080098b8
 80040c8:	20000014 	.word	0x20000014
 80040cc:	20000018 	.word	0x20000018

080040d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040d4:	b090      	sub	sp, #64	@ 0x40
 80040d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80040d8:	2300      	movs	r3, #0
 80040da:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80040dc:	2300      	movs	r3, #0
 80040de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80040e0:	2300      	movs	r3, #0
 80040e2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80040e4:	2300      	movs	r3, #0
 80040e6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040e8:	4b59      	ldr	r3, [pc, #356]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x180>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	f003 030c 	and.w	r3, r3, #12
 80040f0:	2b08      	cmp	r3, #8
 80040f2:	d00d      	beq.n	8004110 <HAL_RCC_GetSysClockFreq+0x40>
 80040f4:	2b08      	cmp	r3, #8
 80040f6:	f200 80a1 	bhi.w	800423c <HAL_RCC_GetSysClockFreq+0x16c>
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d002      	beq.n	8004104 <HAL_RCC_GetSysClockFreq+0x34>
 80040fe:	2b04      	cmp	r3, #4
 8004100:	d003      	beq.n	800410a <HAL_RCC_GetSysClockFreq+0x3a>
 8004102:	e09b      	b.n	800423c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004104:	4b53      	ldr	r3, [pc, #332]	@ (8004254 <HAL_RCC_GetSysClockFreq+0x184>)
 8004106:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004108:	e09b      	b.n	8004242 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800410a:	4b53      	ldr	r3, [pc, #332]	@ (8004258 <HAL_RCC_GetSysClockFreq+0x188>)
 800410c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800410e:	e098      	b.n	8004242 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004110:	4b4f      	ldr	r3, [pc, #316]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x180>)
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004118:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800411a:	4b4d      	ldr	r3, [pc, #308]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x180>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d028      	beq.n	8004178 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004126:	4b4a      	ldr	r3, [pc, #296]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x180>)
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	099b      	lsrs	r3, r3, #6
 800412c:	2200      	movs	r2, #0
 800412e:	623b      	str	r3, [r7, #32]
 8004130:	627a      	str	r2, [r7, #36]	@ 0x24
 8004132:	6a3b      	ldr	r3, [r7, #32]
 8004134:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004138:	2100      	movs	r1, #0
 800413a:	4b47      	ldr	r3, [pc, #284]	@ (8004258 <HAL_RCC_GetSysClockFreq+0x188>)
 800413c:	fb03 f201 	mul.w	r2, r3, r1
 8004140:	2300      	movs	r3, #0
 8004142:	fb00 f303 	mul.w	r3, r0, r3
 8004146:	4413      	add	r3, r2
 8004148:	4a43      	ldr	r2, [pc, #268]	@ (8004258 <HAL_RCC_GetSysClockFreq+0x188>)
 800414a:	fba0 1202 	umull	r1, r2, r0, r2
 800414e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004150:	460a      	mov	r2, r1
 8004152:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004154:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004156:	4413      	add	r3, r2
 8004158:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800415a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800415c:	2200      	movs	r2, #0
 800415e:	61bb      	str	r3, [r7, #24]
 8004160:	61fa      	str	r2, [r7, #28]
 8004162:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004166:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800416a:	f7fc fd25 	bl	8000bb8 <__aeabi_uldivmod>
 800416e:	4602      	mov	r2, r0
 8004170:	460b      	mov	r3, r1
 8004172:	4613      	mov	r3, r2
 8004174:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004176:	e053      	b.n	8004220 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004178:	4b35      	ldr	r3, [pc, #212]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x180>)
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	099b      	lsrs	r3, r3, #6
 800417e:	2200      	movs	r2, #0
 8004180:	613b      	str	r3, [r7, #16]
 8004182:	617a      	str	r2, [r7, #20]
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800418a:	f04f 0b00 	mov.w	fp, #0
 800418e:	4652      	mov	r2, sl
 8004190:	465b      	mov	r3, fp
 8004192:	f04f 0000 	mov.w	r0, #0
 8004196:	f04f 0100 	mov.w	r1, #0
 800419a:	0159      	lsls	r1, r3, #5
 800419c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041a0:	0150      	lsls	r0, r2, #5
 80041a2:	4602      	mov	r2, r0
 80041a4:	460b      	mov	r3, r1
 80041a6:	ebb2 080a 	subs.w	r8, r2, sl
 80041aa:	eb63 090b 	sbc.w	r9, r3, fp
 80041ae:	f04f 0200 	mov.w	r2, #0
 80041b2:	f04f 0300 	mov.w	r3, #0
 80041b6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80041ba:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80041be:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80041c2:	ebb2 0408 	subs.w	r4, r2, r8
 80041c6:	eb63 0509 	sbc.w	r5, r3, r9
 80041ca:	f04f 0200 	mov.w	r2, #0
 80041ce:	f04f 0300 	mov.w	r3, #0
 80041d2:	00eb      	lsls	r3, r5, #3
 80041d4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041d8:	00e2      	lsls	r2, r4, #3
 80041da:	4614      	mov	r4, r2
 80041dc:	461d      	mov	r5, r3
 80041de:	eb14 030a 	adds.w	r3, r4, sl
 80041e2:	603b      	str	r3, [r7, #0]
 80041e4:	eb45 030b 	adc.w	r3, r5, fp
 80041e8:	607b      	str	r3, [r7, #4]
 80041ea:	f04f 0200 	mov.w	r2, #0
 80041ee:	f04f 0300 	mov.w	r3, #0
 80041f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041f6:	4629      	mov	r1, r5
 80041f8:	028b      	lsls	r3, r1, #10
 80041fa:	4621      	mov	r1, r4
 80041fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004200:	4621      	mov	r1, r4
 8004202:	028a      	lsls	r2, r1, #10
 8004204:	4610      	mov	r0, r2
 8004206:	4619      	mov	r1, r3
 8004208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800420a:	2200      	movs	r2, #0
 800420c:	60bb      	str	r3, [r7, #8]
 800420e:	60fa      	str	r2, [r7, #12]
 8004210:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004214:	f7fc fcd0 	bl	8000bb8 <__aeabi_uldivmod>
 8004218:	4602      	mov	r2, r0
 800421a:	460b      	mov	r3, r1
 800421c:	4613      	mov	r3, r2
 800421e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004220:	4b0b      	ldr	r3, [pc, #44]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x180>)
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	0c1b      	lsrs	r3, r3, #16
 8004226:	f003 0303 	and.w	r3, r3, #3
 800422a:	3301      	adds	r3, #1
 800422c:	005b      	lsls	r3, r3, #1
 800422e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004230:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004234:	fbb2 f3f3 	udiv	r3, r2, r3
 8004238:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800423a:	e002      	b.n	8004242 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800423c:	4b05      	ldr	r3, [pc, #20]	@ (8004254 <HAL_RCC_GetSysClockFreq+0x184>)
 800423e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004240:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004244:	4618      	mov	r0, r3
 8004246:	3740      	adds	r7, #64	@ 0x40
 8004248:	46bd      	mov	sp, r7
 800424a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800424e:	bf00      	nop
 8004250:	40023800 	.word	0x40023800
 8004254:	00f42400 	.word	0x00f42400
 8004258:	017d7840 	.word	0x017d7840

0800425c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800425c:	b480      	push	{r7}
 800425e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004260:	4b03      	ldr	r3, [pc, #12]	@ (8004270 <HAL_RCC_GetHCLKFreq+0x14>)
 8004262:	681b      	ldr	r3, [r3, #0]
}
 8004264:	4618      	mov	r0, r3
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop
 8004270:	20000014 	.word	0x20000014

08004274 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004278:	f7ff fff0 	bl	800425c <HAL_RCC_GetHCLKFreq>
 800427c:	4602      	mov	r2, r0
 800427e:	4b05      	ldr	r3, [pc, #20]	@ (8004294 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	0a9b      	lsrs	r3, r3, #10
 8004284:	f003 0307 	and.w	r3, r3, #7
 8004288:	4903      	ldr	r1, [pc, #12]	@ (8004298 <HAL_RCC_GetPCLK1Freq+0x24>)
 800428a:	5ccb      	ldrb	r3, [r1, r3]
 800428c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004290:	4618      	mov	r0, r3
 8004292:	bd80      	pop	{r7, pc}
 8004294:	40023800 	.word	0x40023800
 8004298:	080098c8 	.word	0x080098c8

0800429c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042a0:	f7ff ffdc 	bl	800425c <HAL_RCC_GetHCLKFreq>
 80042a4:	4602      	mov	r2, r0
 80042a6:	4b05      	ldr	r3, [pc, #20]	@ (80042bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	0b5b      	lsrs	r3, r3, #13
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	4903      	ldr	r1, [pc, #12]	@ (80042c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042b2:	5ccb      	ldrb	r3, [r1, r3]
 80042b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	40023800 	.word	0x40023800
 80042c0:	080098c8 	.word	0x080098c8

080042c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d101      	bne.n	80042d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e07b      	b.n	80043ce <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d108      	bne.n	80042f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042e6:	d009      	beq.n	80042fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	61da      	str	r2, [r3, #28]
 80042ee:	e005      	b.n	80042fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d106      	bne.n	800431c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f7fd ff94 	bl	8002244 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004332:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004344:	431a      	orrs	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800434e:	431a      	orrs	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	f003 0302 	and.w	r3, r3, #2
 8004358:	431a      	orrs	r2, r3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	431a      	orrs	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	699b      	ldr	r3, [r3, #24]
 8004368:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800436c:	431a      	orrs	r2, r3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	69db      	ldr	r3, [r3, #28]
 8004372:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004376:	431a      	orrs	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a1b      	ldr	r3, [r3, #32]
 800437c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004380:	ea42 0103 	orr.w	r1, r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004388:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	430a      	orrs	r2, r1
 8004392:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	699b      	ldr	r3, [r3, #24]
 8004398:	0c1b      	lsrs	r3, r3, #16
 800439a:	f003 0104 	and.w	r1, r3, #4
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a2:	f003 0210 	and.w	r2, r3, #16
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	430a      	orrs	r2, r1
 80043ac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	69da      	ldr	r2, [r3, #28]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043bc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80043cc:	2300      	movs	r3, #0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3708      	adds	r7, #8
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043d6:	b580      	push	{r7, lr}
 80043d8:	b088      	sub	sp, #32
 80043da:	af00      	add	r7, sp, #0
 80043dc:	60f8      	str	r0, [r7, #12]
 80043de:	60b9      	str	r1, [r7, #8]
 80043e0:	603b      	str	r3, [r7, #0]
 80043e2:	4613      	mov	r3, r2
 80043e4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043e6:	f7fe fcad 	bl	8002d44 <HAL_GetTick>
 80043ea:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80043ec:	88fb      	ldrh	r3, [r7, #6]
 80043ee:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d001      	beq.n	8004400 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80043fc:	2302      	movs	r3, #2
 80043fe:	e12a      	b.n	8004656 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d002      	beq.n	800440c <HAL_SPI_Transmit+0x36>
 8004406:	88fb      	ldrh	r3, [r7, #6]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d101      	bne.n	8004410 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e122      	b.n	8004656 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004416:	2b01      	cmp	r3, #1
 8004418:	d101      	bne.n	800441e <HAL_SPI_Transmit+0x48>
 800441a:	2302      	movs	r3, #2
 800441c:	e11b      	b.n	8004656 <HAL_SPI_Transmit+0x280>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2201      	movs	r2, #1
 8004422:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2203      	movs	r2, #3
 800442a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	88fa      	ldrh	r2, [r7, #6]
 800443e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	88fa      	ldrh	r2, [r7, #6]
 8004444:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2200      	movs	r2, #0
 8004450:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2200      	movs	r2, #0
 800445c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800446c:	d10f      	bne.n	800448e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800447c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800448c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004498:	2b40      	cmp	r3, #64	@ 0x40
 800449a:	d007      	beq.n	80044ac <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044b4:	d152      	bne.n	800455c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <HAL_SPI_Transmit+0xee>
 80044be:	8b7b      	ldrh	r3, [r7, #26]
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d145      	bne.n	8004550 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c8:	881a      	ldrh	r2, [r3, #0]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d4:	1c9a      	adds	r2, r3, #2
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044de:	b29b      	uxth	r3, r3
 80044e0:	3b01      	subs	r3, #1
 80044e2:	b29a      	uxth	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80044e8:	e032      	b.n	8004550 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	f003 0302 	and.w	r3, r3, #2
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d112      	bne.n	800451e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044fc:	881a      	ldrh	r2, [r3, #0]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004508:	1c9a      	adds	r2, r3, #2
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004512:	b29b      	uxth	r3, r3
 8004514:	3b01      	subs	r3, #1
 8004516:	b29a      	uxth	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800451c:	e018      	b.n	8004550 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800451e:	f7fe fc11 	bl	8002d44 <HAL_GetTick>
 8004522:	4602      	mov	r2, r0
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	683a      	ldr	r2, [r7, #0]
 800452a:	429a      	cmp	r2, r3
 800452c:	d803      	bhi.n	8004536 <HAL_SPI_Transmit+0x160>
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004534:	d102      	bne.n	800453c <HAL_SPI_Transmit+0x166>
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d109      	bne.n	8004550 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e082      	b.n	8004656 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004554:	b29b      	uxth	r3, r3
 8004556:	2b00      	cmp	r3, #0
 8004558:	d1c7      	bne.n	80044ea <HAL_SPI_Transmit+0x114>
 800455a:	e053      	b.n	8004604 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d002      	beq.n	800456a <HAL_SPI_Transmit+0x194>
 8004564:	8b7b      	ldrh	r3, [r7, #26]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d147      	bne.n	80045fa <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	330c      	adds	r3, #12
 8004574:	7812      	ldrb	r2, [r2, #0]
 8004576:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800457c:	1c5a      	adds	r2, r3, #1
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004586:	b29b      	uxth	r3, r3
 8004588:	3b01      	subs	r3, #1
 800458a:	b29a      	uxth	r2, r3
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004590:	e033      	b.n	80045fa <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b02      	cmp	r3, #2
 800459e:	d113      	bne.n	80045c8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	330c      	adds	r3, #12
 80045aa:	7812      	ldrb	r2, [r2, #0]
 80045ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b2:	1c5a      	adds	r2, r3, #1
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045bc:	b29b      	uxth	r3, r3
 80045be:	3b01      	subs	r3, #1
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80045c6:	e018      	b.n	80045fa <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045c8:	f7fe fbbc 	bl	8002d44 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	683a      	ldr	r2, [r7, #0]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d803      	bhi.n	80045e0 <HAL_SPI_Transmit+0x20a>
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045de:	d102      	bne.n	80045e6 <HAL_SPI_Transmit+0x210>
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d109      	bne.n	80045fa <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e02d      	b.n	8004656 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045fe:	b29b      	uxth	r3, r3
 8004600:	2b00      	cmp	r3, #0
 8004602:	d1c6      	bne.n	8004592 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004604:	69fa      	ldr	r2, [r7, #28]
 8004606:	6839      	ldr	r1, [r7, #0]
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f000 fbab 	bl	8004d64 <SPI_EndRxTxTransaction>
 800460e:	4603      	mov	r3, r0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d002      	beq.n	800461a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2220      	movs	r2, #32
 8004618:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d10a      	bne.n	8004638 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004622:	2300      	movs	r3, #0
 8004624:	617b      	str	r3, [r7, #20]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	617b      	str	r3, [r7, #20]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	617b      	str	r3, [r7, #20]
 8004636:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800464c:	2b00      	cmp	r3, #0
 800464e:	d001      	beq.n	8004654 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e000      	b.n	8004656 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004654:	2300      	movs	r3, #0
  }
}
 8004656:	4618      	mov	r0, r3
 8004658:	3720      	adds	r7, #32
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}

0800465e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800465e:	b580      	push	{r7, lr}
 8004660:	b08a      	sub	sp, #40	@ 0x28
 8004662:	af00      	add	r7, sp, #0
 8004664:	60f8      	str	r0, [r7, #12]
 8004666:	60b9      	str	r1, [r7, #8]
 8004668:	607a      	str	r2, [r7, #4]
 800466a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800466c:	2301      	movs	r3, #1
 800466e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004670:	f7fe fb68 	bl	8002d44 <HAL_GetTick>
 8004674:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800467c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004684:	887b      	ldrh	r3, [r7, #2]
 8004686:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004688:	7ffb      	ldrb	r3, [r7, #31]
 800468a:	2b01      	cmp	r3, #1
 800468c:	d00c      	beq.n	80046a8 <HAL_SPI_TransmitReceive+0x4a>
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004694:	d106      	bne.n	80046a4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d102      	bne.n	80046a4 <HAL_SPI_TransmitReceive+0x46>
 800469e:	7ffb      	ldrb	r3, [r7, #31]
 80046a0:	2b04      	cmp	r3, #4
 80046a2:	d001      	beq.n	80046a8 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80046a4:	2302      	movs	r3, #2
 80046a6:	e17f      	b.n	80049a8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d005      	beq.n	80046ba <HAL_SPI_TransmitReceive+0x5c>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d002      	beq.n	80046ba <HAL_SPI_TransmitReceive+0x5c>
 80046b4:	887b      	ldrh	r3, [r7, #2]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e174      	b.n	80049a8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d101      	bne.n	80046cc <HAL_SPI_TransmitReceive+0x6e>
 80046c8:	2302      	movs	r3, #2
 80046ca:	e16d      	b.n	80049a8 <HAL_SPI_TransmitReceive+0x34a>
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b04      	cmp	r3, #4
 80046de:	d003      	beq.n	80046e8 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2205      	movs	r2, #5
 80046e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	887a      	ldrh	r2, [r7, #2]
 80046f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	887a      	ldrh	r2, [r7, #2]
 80046fe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	68ba      	ldr	r2, [r7, #8]
 8004704:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	887a      	ldrh	r2, [r7, #2]
 800470a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	887a      	ldrh	r2, [r7, #2]
 8004710:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004728:	2b40      	cmp	r3, #64	@ 0x40
 800472a:	d007      	beq.n	800473c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800473a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004744:	d17e      	bne.n	8004844 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d002      	beq.n	8004754 <HAL_SPI_TransmitReceive+0xf6>
 800474e:	8afb      	ldrh	r3, [r7, #22]
 8004750:	2b01      	cmp	r3, #1
 8004752:	d16c      	bne.n	800482e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004758:	881a      	ldrh	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004764:	1c9a      	adds	r2, r3, #2
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800476e:	b29b      	uxth	r3, r3
 8004770:	3b01      	subs	r3, #1
 8004772:	b29a      	uxth	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004778:	e059      	b.n	800482e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	f003 0302 	and.w	r3, r3, #2
 8004784:	2b02      	cmp	r3, #2
 8004786:	d11b      	bne.n	80047c0 <HAL_SPI_TransmitReceive+0x162>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800478c:	b29b      	uxth	r3, r3
 800478e:	2b00      	cmp	r3, #0
 8004790:	d016      	beq.n	80047c0 <HAL_SPI_TransmitReceive+0x162>
 8004792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004794:	2b01      	cmp	r3, #1
 8004796:	d113      	bne.n	80047c0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800479c:	881a      	ldrh	r2, [r3, #0]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a8:	1c9a      	adds	r2, r3, #2
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	3b01      	subs	r3, #1
 80047b6:	b29a      	uxth	r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80047bc:	2300      	movs	r3, #0
 80047be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d119      	bne.n	8004802 <HAL_SPI_TransmitReceive+0x1a4>
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d014      	beq.n	8004802 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68da      	ldr	r2, [r3, #12]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e2:	b292      	uxth	r2, r2
 80047e4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ea:	1c9a      	adds	r2, r3, #2
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	3b01      	subs	r3, #1
 80047f8:	b29a      	uxth	r2, r3
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047fe:	2301      	movs	r3, #1
 8004800:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004802:	f7fe fa9f 	bl	8002d44 <HAL_GetTick>
 8004806:	4602      	mov	r2, r0
 8004808:	6a3b      	ldr	r3, [r7, #32]
 800480a:	1ad3      	subs	r3, r2, r3
 800480c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800480e:	429a      	cmp	r2, r3
 8004810:	d80d      	bhi.n	800482e <HAL_SPI_TransmitReceive+0x1d0>
 8004812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004818:	d009      	beq.n	800482e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2201      	movs	r2, #1
 800481e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2200      	movs	r2, #0
 8004826:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e0bc      	b.n	80049a8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004832:	b29b      	uxth	r3, r3
 8004834:	2b00      	cmp	r3, #0
 8004836:	d1a0      	bne.n	800477a <HAL_SPI_TransmitReceive+0x11c>
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800483c:	b29b      	uxth	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d19b      	bne.n	800477a <HAL_SPI_TransmitReceive+0x11c>
 8004842:	e082      	b.n	800494a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d002      	beq.n	8004852 <HAL_SPI_TransmitReceive+0x1f4>
 800484c:	8afb      	ldrh	r3, [r7, #22]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d171      	bne.n	8004936 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	330c      	adds	r3, #12
 800485c:	7812      	ldrb	r2, [r2, #0]
 800485e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004864:	1c5a      	adds	r2, r3, #1
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800486e:	b29b      	uxth	r3, r3
 8004870:	3b01      	subs	r3, #1
 8004872:	b29a      	uxth	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004878:	e05d      	b.n	8004936 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	f003 0302 	and.w	r3, r3, #2
 8004884:	2b02      	cmp	r3, #2
 8004886:	d11c      	bne.n	80048c2 <HAL_SPI_TransmitReceive+0x264>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800488c:	b29b      	uxth	r3, r3
 800488e:	2b00      	cmp	r3, #0
 8004890:	d017      	beq.n	80048c2 <HAL_SPI_TransmitReceive+0x264>
 8004892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004894:	2b01      	cmp	r3, #1
 8004896:	d114      	bne.n	80048c2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	330c      	adds	r3, #12
 80048a2:	7812      	ldrb	r2, [r2, #0]
 80048a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048aa:	1c5a      	adds	r2, r3, #1
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	3b01      	subs	r3, #1
 80048b8:	b29a      	uxth	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048be:	2300      	movs	r3, #0
 80048c0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f003 0301 	and.w	r3, r3, #1
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d119      	bne.n	8004904 <HAL_SPI_TransmitReceive+0x2a6>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d014      	beq.n	8004904 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	68da      	ldr	r2, [r3, #12]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e4:	b2d2      	uxtb	r2, r2
 80048e6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ec:	1c5a      	adds	r2, r3, #1
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	3b01      	subs	r3, #1
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004900:	2301      	movs	r3, #1
 8004902:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004904:	f7fe fa1e 	bl	8002d44 <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	6a3b      	ldr	r3, [r7, #32]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004910:	429a      	cmp	r2, r3
 8004912:	d803      	bhi.n	800491c <HAL_SPI_TransmitReceive+0x2be>
 8004914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800491a:	d102      	bne.n	8004922 <HAL_SPI_TransmitReceive+0x2c4>
 800491c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800491e:	2b00      	cmp	r3, #0
 8004920:	d109      	bne.n	8004936 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e038      	b.n	80049a8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800493a:	b29b      	uxth	r3, r3
 800493c:	2b00      	cmp	r3, #0
 800493e:	d19c      	bne.n	800487a <HAL_SPI_TransmitReceive+0x21c>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004944:	b29b      	uxth	r3, r3
 8004946:	2b00      	cmp	r3, #0
 8004948:	d197      	bne.n	800487a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800494a:	6a3a      	ldr	r2, [r7, #32]
 800494c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f000 fa08 	bl	8004d64 <SPI_EndRxTxTransaction>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d008      	beq.n	800496c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2220      	movs	r2, #32
 800495e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e01d      	b.n	80049a8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d10a      	bne.n	800498a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004974:	2300      	movs	r3, #0
 8004976:	613b      	str	r3, [r7, #16]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	613b      	str	r3, [r7, #16]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	613b      	str	r3, [r7, #16]
 8004988:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2201      	movs	r2, #1
 800498e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d001      	beq.n	80049a6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e000      	b.n	80049a8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80049a6:	2300      	movs	r3, #0
  }
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3728      	adds	r7, #40	@ 0x28
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	60b9      	str	r1, [r7, #8]
 80049ba:	4613      	mov	r3, r2
 80049bc:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d001      	beq.n	80049ce <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80049ca:	2302      	movs	r3, #2
 80049cc:	e097      	b.n	8004afe <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d002      	beq.n	80049da <HAL_SPI_Transmit_DMA+0x2a>
 80049d4:	88fb      	ldrh	r3, [r7, #6]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e08f      	b.n	8004afe <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d101      	bne.n	80049ec <HAL_SPI_Transmit_DMA+0x3c>
 80049e8:	2302      	movs	r3, #2
 80049ea:	e088      	b.n	8004afe <HAL_SPI_Transmit_DMA+0x14e>
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2203      	movs	r2, #3
 80049f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2200      	movs	r2, #0
 8004a00:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	68ba      	ldr	r2, [r7, #8]
 8004a06:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	88fa      	ldrh	r2, [r7, #6]
 8004a0c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	88fa      	ldrh	r2, [r7, #6]
 8004a12:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2200      	movs	r2, #0
 8004a18:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a3a:	d10f      	bne.n	8004a5c <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a4a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a5a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a60:	4a29      	ldr	r2, [pc, #164]	@ (8004b08 <HAL_SPI_Transmit_DMA+0x158>)
 8004a62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a68:	4a28      	ldr	r2, [pc, #160]	@ (8004b0c <HAL_SPI_Transmit_DMA+0x15c>)
 8004a6a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a70:	4a27      	ldr	r2, [pc, #156]	@ (8004b10 <HAL_SPI_Transmit_DMA+0x160>)
 8004a72:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a78:	2200      	movs	r2, #0
 8004a7a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a84:	4619      	mov	r1, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	330c      	adds	r3, #12
 8004a8c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a92:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004a94:	f7fe fb46 	bl	8003124 <HAL_DMA_Start_IT>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00b      	beq.n	8004ab6 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aa2:	f043 0210 	orr.w	r2, r3, #16
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e023      	b.n	8004afe <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ac0:	2b40      	cmp	r3, #64	@ 0x40
 8004ac2:	d007      	beq.n	8004ad4 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ad2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	685a      	ldr	r2, [r3, #4]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f042 0220 	orr.w	r2, r2, #32
 8004aea:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	685a      	ldr	r2, [r3, #4]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f042 0202 	orr.w	r2, r2, #2
 8004afa:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004afc:	2300      	movs	r3, #0
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3710      	adds	r7, #16
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	bf00      	nop
 8004b08:	08004bf9 	.word	0x08004bf9
 8004b0c:	08004b51 	.word	0x08004b51
 8004b10:	08004c15 	.word	0x08004c15

08004b14 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8004b1c:	bf00      	nop
 8004b1e:	370c      	adds	r7, #12
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b5c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b5e:	f7fe f8f1 	bl	8002d44 <HAL_GetTick>
 8004b62:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b72:	d03b      	beq.n	8004bec <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	685a      	ldr	r2, [r3, #4]
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f022 0220 	bic.w	r2, r2, #32
 8004b82:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685a      	ldr	r2, [r3, #4]
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f022 0202 	bic.w	r2, r2, #2
 8004b92:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004b94:	693a      	ldr	r2, [r7, #16]
 8004b96:	2164      	movs	r1, #100	@ 0x64
 8004b98:	6978      	ldr	r0, [r7, #20]
 8004b9a:	f000 f8e3 	bl	8004d64 <SPI_EndRxTxTransaction>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d005      	beq.n	8004bb0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ba8:	f043 0220 	orr.w	r2, r3, #32
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d10a      	bne.n	8004bce <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bb8:	2300      	movs	r3, #0
 8004bba:	60fb      	str	r3, [r7, #12]
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	60fb      	str	r3, [r7, #12]
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d003      	beq.n	8004bec <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004be4:	6978      	ldr	r0, [r7, #20]
 8004be6:	f7ff ffa9 	bl	8004b3c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004bea:	e002      	b.n	8004bf2 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004bec:	6978      	ldr	r0, [r7, #20]
 8004bee:	f7ff ff91 	bl	8004b14 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bf2:	3718      	adds	r7, #24
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c04:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004c06:	68f8      	ldr	r0, [r7, #12]
 8004c08:	f7ff ff8e 	bl	8004b28 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004c0c:	bf00      	nop
 8004c0e:	3710      	adds	r7, #16
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c20:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	685a      	ldr	r2, [r3, #4]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f022 0203 	bic.w	r2, r2, #3
 8004c30:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c36:	f043 0210 	orr.w	r2, r3, #16
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004c46:	68f8      	ldr	r0, [r7, #12]
 8004c48:	f7ff ff78 	bl	8004b3c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004c4c:	bf00      	nop
 8004c4e:	3710      	adds	r7, #16
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b088      	sub	sp, #32
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	603b      	str	r3, [r7, #0]
 8004c60:	4613      	mov	r3, r2
 8004c62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c64:	f7fe f86e 	bl	8002d44 <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c6c:	1a9b      	subs	r3, r3, r2
 8004c6e:	683a      	ldr	r2, [r7, #0]
 8004c70:	4413      	add	r3, r2
 8004c72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c74:	f7fe f866 	bl	8002d44 <HAL_GetTick>
 8004c78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c7a:	4b39      	ldr	r3, [pc, #228]	@ (8004d60 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	015b      	lsls	r3, r3, #5
 8004c80:	0d1b      	lsrs	r3, r3, #20
 8004c82:	69fa      	ldr	r2, [r7, #28]
 8004c84:	fb02 f303 	mul.w	r3, r2, r3
 8004c88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c8a:	e054      	b.n	8004d36 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c92:	d050      	beq.n	8004d36 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c94:	f7fe f856 	bl	8002d44 <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	69fa      	ldr	r2, [r7, #28]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d902      	bls.n	8004caa <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d13d      	bne.n	8004d26 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685a      	ldr	r2, [r3, #4]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004cb8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cc2:	d111      	bne.n	8004ce8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ccc:	d004      	beq.n	8004cd8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cd6:	d107      	bne.n	8004ce8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ce6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cf0:	d10f      	bne.n	8004d12 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d00:	601a      	str	r2, [r3, #0]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e017      	b.n	8004d56 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d101      	bne.n	8004d30 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	3b01      	subs	r3, #1
 8004d34:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	689a      	ldr	r2, [r3, #8]
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	68ba      	ldr	r2, [r7, #8]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	bf0c      	ite	eq
 8004d46:	2301      	moveq	r3, #1
 8004d48:	2300      	movne	r3, #0
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	79fb      	ldrb	r3, [r7, #7]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d19b      	bne.n	8004c8c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3720      	adds	r7, #32
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	20000014 	.word	0x20000014

08004d64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b088      	sub	sp, #32
 8004d68:	af02      	add	r7, sp, #8
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	9300      	str	r3, [sp, #0]
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	2201      	movs	r2, #1
 8004d78:	2102      	movs	r1, #2
 8004d7a:	68f8      	ldr	r0, [r7, #12]
 8004d7c:	f7ff ff6a 	bl	8004c54 <SPI_WaitFlagStateUntilTimeout>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d007      	beq.n	8004d96 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d8a:	f043 0220 	orr.w	r2, r3, #32
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e032      	b.n	8004dfc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d96:	4b1b      	ldr	r3, [pc, #108]	@ (8004e04 <SPI_EndRxTxTransaction+0xa0>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a1b      	ldr	r2, [pc, #108]	@ (8004e08 <SPI_EndRxTxTransaction+0xa4>)
 8004d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004da0:	0d5b      	lsrs	r3, r3, #21
 8004da2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004da6:	fb02 f303 	mul.w	r3, r2, r3
 8004daa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004db4:	d112      	bne.n	8004ddc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	9300      	str	r3, [sp, #0]
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	2180      	movs	r1, #128	@ 0x80
 8004dc0:	68f8      	ldr	r0, [r7, #12]
 8004dc2:	f7ff ff47 	bl	8004c54 <SPI_WaitFlagStateUntilTimeout>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d016      	beq.n	8004dfa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dd0:	f043 0220 	orr.w	r2, r3, #32
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e00f      	b.n	8004dfc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00a      	beq.n	8004df8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	3b01      	subs	r3, #1
 8004de6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004df2:	2b80      	cmp	r3, #128	@ 0x80
 8004df4:	d0f2      	beq.n	8004ddc <SPI_EndRxTxTransaction+0x78>
 8004df6:	e000      	b.n	8004dfa <SPI_EndRxTxTransaction+0x96>
        break;
 8004df8:	bf00      	nop
  }

  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3718      	adds	r7, #24
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	20000014 	.word	0x20000014
 8004e08:	165e9f81 	.word	0x165e9f81

08004e0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d101      	bne.n	8004e1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e042      	b.n	8004ea4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d106      	bne.n	8004e38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f7fd fab6 	bl	80023a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2224      	movs	r2, #36	@ 0x24
 8004e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	68da      	ldr	r2, [r3, #12]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f000 f973 	bl	800513c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	691a      	ldr	r2, [r3, #16]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	695a      	ldr	r2, [r3, #20]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68da      	ldr	r2, [r3, #12]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2220      	movs	r2, #32
 8004e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2220      	movs	r2, #32
 8004e98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004ea2:	2300      	movs	r3, #0
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3708      	adds	r7, #8
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b08a      	sub	sp, #40	@ 0x28
 8004eb0:	af02      	add	r7, sp, #8
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	603b      	str	r3, [r7, #0]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	2b20      	cmp	r3, #32
 8004eca:	d175      	bne.n	8004fb8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d002      	beq.n	8004ed8 <HAL_UART_Transmit+0x2c>
 8004ed2:	88fb      	ldrh	r3, [r7, #6]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e06e      	b.n	8004fba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2221      	movs	r2, #33	@ 0x21
 8004ee6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004eea:	f7fd ff2b 	bl	8002d44 <HAL_GetTick>
 8004eee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	88fa      	ldrh	r2, [r7, #6]
 8004ef4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	88fa      	ldrh	r2, [r7, #6]
 8004efa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f04:	d108      	bne.n	8004f18 <HAL_UART_Transmit+0x6c>
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d104      	bne.n	8004f18 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	61bb      	str	r3, [r7, #24]
 8004f16:	e003      	b.n	8004f20 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f20:	e02e      	b.n	8004f80 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	9300      	str	r3, [sp, #0]
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	2180      	movs	r1, #128	@ 0x80
 8004f2c:	68f8      	ldr	r0, [r7, #12]
 8004f2e:	f000 f848 	bl	8004fc2 <UART_WaitOnFlagUntilTimeout>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d005      	beq.n	8004f44 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2220      	movs	r2, #32
 8004f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004f40:	2303      	movs	r3, #3
 8004f42:	e03a      	b.n	8004fba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d10b      	bne.n	8004f62 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f4a:	69bb      	ldr	r3, [r7, #24]
 8004f4c:	881b      	ldrh	r3, [r3, #0]
 8004f4e:	461a      	mov	r2, r3
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f58:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	3302      	adds	r3, #2
 8004f5e:	61bb      	str	r3, [r7, #24]
 8004f60:	e007      	b.n	8004f72 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	781a      	ldrb	r2, [r3, #0]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	3301      	adds	r3, #1
 8004f70:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1cb      	bne.n	8004f22 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	9300      	str	r3, [sp, #0]
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	2200      	movs	r2, #0
 8004f92:	2140      	movs	r1, #64	@ 0x40
 8004f94:	68f8      	ldr	r0, [r7, #12]
 8004f96:	f000 f814 	bl	8004fc2 <UART_WaitOnFlagUntilTimeout>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d005      	beq.n	8004fac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2220      	movs	r2, #32
 8004fa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e006      	b.n	8004fba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2220      	movs	r2, #32
 8004fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	e000      	b.n	8004fba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004fb8:	2302      	movs	r3, #2
  }
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3720      	adds	r7, #32
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}

08004fc2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004fc2:	b580      	push	{r7, lr}
 8004fc4:	b086      	sub	sp, #24
 8004fc6:	af00      	add	r7, sp, #0
 8004fc8:	60f8      	str	r0, [r7, #12]
 8004fca:	60b9      	str	r1, [r7, #8]
 8004fcc:	603b      	str	r3, [r7, #0]
 8004fce:	4613      	mov	r3, r2
 8004fd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fd2:	e03b      	b.n	800504c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fd4:	6a3b      	ldr	r3, [r7, #32]
 8004fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fda:	d037      	beq.n	800504c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fdc:	f7fd feb2 	bl	8002d44 <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	6a3a      	ldr	r2, [r7, #32]
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d302      	bcc.n	8004ff2 <UART_WaitOnFlagUntilTimeout+0x30>
 8004fec:	6a3b      	ldr	r3, [r7, #32]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e03a      	b.n	800506c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68db      	ldr	r3, [r3, #12]
 8004ffc:	f003 0304 	and.w	r3, r3, #4
 8005000:	2b00      	cmp	r3, #0
 8005002:	d023      	beq.n	800504c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	2b80      	cmp	r3, #128	@ 0x80
 8005008:	d020      	beq.n	800504c <UART_WaitOnFlagUntilTimeout+0x8a>
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	2b40      	cmp	r3, #64	@ 0x40
 800500e:	d01d      	beq.n	800504c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0308 	and.w	r3, r3, #8
 800501a:	2b08      	cmp	r3, #8
 800501c:	d116      	bne.n	800504c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800501e:	2300      	movs	r3, #0
 8005020:	617b      	str	r3, [r7, #20]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	617b      	str	r3, [r7, #20]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	617b      	str	r3, [r7, #20]
 8005032:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005034:	68f8      	ldr	r0, [r7, #12]
 8005036:	f000 f81d 	bl	8005074 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2208      	movs	r2, #8
 800503e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e00f      	b.n	800506c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	4013      	ands	r3, r2
 8005056:	68ba      	ldr	r2, [r7, #8]
 8005058:	429a      	cmp	r2, r3
 800505a:	bf0c      	ite	eq
 800505c:	2301      	moveq	r3, #1
 800505e:	2300      	movne	r3, #0
 8005060:	b2db      	uxtb	r3, r3
 8005062:	461a      	mov	r2, r3
 8005064:	79fb      	ldrb	r3, [r7, #7]
 8005066:	429a      	cmp	r2, r3
 8005068:	d0b4      	beq.n	8004fd4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3718      	adds	r7, #24
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005074:	b480      	push	{r7}
 8005076:	b095      	sub	sp, #84	@ 0x54
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	330c      	adds	r3, #12
 8005082:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005086:	e853 3f00 	ldrex	r3, [r3]
 800508a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800508c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005092:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	330c      	adds	r3, #12
 800509a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800509c:	643a      	str	r2, [r7, #64]	@ 0x40
 800509e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80050a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050a4:	e841 2300 	strex	r3, r2, [r1]
 80050a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80050aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d1e5      	bne.n	800507c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	3314      	adds	r3, #20
 80050b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b8:	6a3b      	ldr	r3, [r7, #32]
 80050ba:	e853 3f00 	ldrex	r3, [r3]
 80050be:	61fb      	str	r3, [r7, #28]
   return(result);
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	f023 0301 	bic.w	r3, r3, #1
 80050c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	3314      	adds	r3, #20
 80050ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80050d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050d8:	e841 2300 	strex	r3, r2, [r1]
 80050dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80050de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d1e5      	bne.n	80050b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d119      	bne.n	8005120 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	330c      	adds	r3, #12
 80050f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	e853 3f00 	ldrex	r3, [r3]
 80050fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	f023 0310 	bic.w	r3, r3, #16
 8005102:	647b      	str	r3, [r7, #68]	@ 0x44
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	330c      	adds	r3, #12
 800510a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800510c:	61ba      	str	r2, [r7, #24]
 800510e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005110:	6979      	ldr	r1, [r7, #20]
 8005112:	69ba      	ldr	r2, [r7, #24]
 8005114:	e841 2300 	strex	r3, r2, [r1]
 8005118:	613b      	str	r3, [r7, #16]
   return(result);
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d1e5      	bne.n	80050ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2220      	movs	r2, #32
 8005124:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800512e:	bf00      	nop
 8005130:	3754      	adds	r7, #84	@ 0x54
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
	...

0800513c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800513c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005140:	b0c0      	sub	sp, #256	@ 0x100
 8005142:	af00      	add	r7, sp, #0
 8005144:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	691b      	ldr	r3, [r3, #16]
 8005150:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005158:	68d9      	ldr	r1, [r3, #12]
 800515a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	ea40 0301 	orr.w	r3, r0, r1
 8005164:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800516a:	689a      	ldr	r2, [r3, #8]
 800516c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	431a      	orrs	r2, r3
 8005174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005178:	695b      	ldr	r3, [r3, #20]
 800517a:	431a      	orrs	r2, r3
 800517c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005180:	69db      	ldr	r3, [r3, #28]
 8005182:	4313      	orrs	r3, r2
 8005184:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005194:	f021 010c 	bic.w	r1, r1, #12
 8005198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80051a2:	430b      	orrs	r3, r1
 80051a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	695b      	ldr	r3, [r3, #20]
 80051ae:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80051b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b6:	6999      	ldr	r1, [r3, #24]
 80051b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	ea40 0301 	orr.w	r3, r0, r1
 80051c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80051c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	4b8f      	ldr	r3, [pc, #572]	@ (8005408 <UART_SetConfig+0x2cc>)
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d005      	beq.n	80051dc <UART_SetConfig+0xa0>
 80051d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	4b8d      	ldr	r3, [pc, #564]	@ (800540c <UART_SetConfig+0x2d0>)
 80051d8:	429a      	cmp	r2, r3
 80051da:	d104      	bne.n	80051e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80051dc:	f7ff f85e 	bl	800429c <HAL_RCC_GetPCLK2Freq>
 80051e0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80051e4:	e003      	b.n	80051ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80051e6:	f7ff f845 	bl	8004274 <HAL_RCC_GetPCLK1Freq>
 80051ea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051f2:	69db      	ldr	r3, [r3, #28]
 80051f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051f8:	f040 810c 	bne.w	8005414 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80051fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005200:	2200      	movs	r2, #0
 8005202:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005206:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800520a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800520e:	4622      	mov	r2, r4
 8005210:	462b      	mov	r3, r5
 8005212:	1891      	adds	r1, r2, r2
 8005214:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005216:	415b      	adcs	r3, r3
 8005218:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800521a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800521e:	4621      	mov	r1, r4
 8005220:	eb12 0801 	adds.w	r8, r2, r1
 8005224:	4629      	mov	r1, r5
 8005226:	eb43 0901 	adc.w	r9, r3, r1
 800522a:	f04f 0200 	mov.w	r2, #0
 800522e:	f04f 0300 	mov.w	r3, #0
 8005232:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005236:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800523a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800523e:	4690      	mov	r8, r2
 8005240:	4699      	mov	r9, r3
 8005242:	4623      	mov	r3, r4
 8005244:	eb18 0303 	adds.w	r3, r8, r3
 8005248:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800524c:	462b      	mov	r3, r5
 800524e:	eb49 0303 	adc.w	r3, r9, r3
 8005252:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005262:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005266:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800526a:	460b      	mov	r3, r1
 800526c:	18db      	adds	r3, r3, r3
 800526e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005270:	4613      	mov	r3, r2
 8005272:	eb42 0303 	adc.w	r3, r2, r3
 8005276:	657b      	str	r3, [r7, #84]	@ 0x54
 8005278:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800527c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005280:	f7fb fc9a 	bl	8000bb8 <__aeabi_uldivmod>
 8005284:	4602      	mov	r2, r0
 8005286:	460b      	mov	r3, r1
 8005288:	4b61      	ldr	r3, [pc, #388]	@ (8005410 <UART_SetConfig+0x2d4>)
 800528a:	fba3 2302 	umull	r2, r3, r3, r2
 800528e:	095b      	lsrs	r3, r3, #5
 8005290:	011c      	lsls	r4, r3, #4
 8005292:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005296:	2200      	movs	r2, #0
 8005298:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800529c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80052a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80052a4:	4642      	mov	r2, r8
 80052a6:	464b      	mov	r3, r9
 80052a8:	1891      	adds	r1, r2, r2
 80052aa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80052ac:	415b      	adcs	r3, r3
 80052ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80052b4:	4641      	mov	r1, r8
 80052b6:	eb12 0a01 	adds.w	sl, r2, r1
 80052ba:	4649      	mov	r1, r9
 80052bc:	eb43 0b01 	adc.w	fp, r3, r1
 80052c0:	f04f 0200 	mov.w	r2, #0
 80052c4:	f04f 0300 	mov.w	r3, #0
 80052c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80052cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80052d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80052d4:	4692      	mov	sl, r2
 80052d6:	469b      	mov	fp, r3
 80052d8:	4643      	mov	r3, r8
 80052da:	eb1a 0303 	adds.w	r3, sl, r3
 80052de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80052e2:	464b      	mov	r3, r9
 80052e4:	eb4b 0303 	adc.w	r3, fp, r3
 80052e8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80052ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80052f8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80052fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005300:	460b      	mov	r3, r1
 8005302:	18db      	adds	r3, r3, r3
 8005304:	643b      	str	r3, [r7, #64]	@ 0x40
 8005306:	4613      	mov	r3, r2
 8005308:	eb42 0303 	adc.w	r3, r2, r3
 800530c:	647b      	str	r3, [r7, #68]	@ 0x44
 800530e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005312:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005316:	f7fb fc4f 	bl	8000bb8 <__aeabi_uldivmod>
 800531a:	4602      	mov	r2, r0
 800531c:	460b      	mov	r3, r1
 800531e:	4611      	mov	r1, r2
 8005320:	4b3b      	ldr	r3, [pc, #236]	@ (8005410 <UART_SetConfig+0x2d4>)
 8005322:	fba3 2301 	umull	r2, r3, r3, r1
 8005326:	095b      	lsrs	r3, r3, #5
 8005328:	2264      	movs	r2, #100	@ 0x64
 800532a:	fb02 f303 	mul.w	r3, r2, r3
 800532e:	1acb      	subs	r3, r1, r3
 8005330:	00db      	lsls	r3, r3, #3
 8005332:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005336:	4b36      	ldr	r3, [pc, #216]	@ (8005410 <UART_SetConfig+0x2d4>)
 8005338:	fba3 2302 	umull	r2, r3, r3, r2
 800533c:	095b      	lsrs	r3, r3, #5
 800533e:	005b      	lsls	r3, r3, #1
 8005340:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005344:	441c      	add	r4, r3
 8005346:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800534a:	2200      	movs	r2, #0
 800534c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005350:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005354:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005358:	4642      	mov	r2, r8
 800535a:	464b      	mov	r3, r9
 800535c:	1891      	adds	r1, r2, r2
 800535e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005360:	415b      	adcs	r3, r3
 8005362:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005364:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005368:	4641      	mov	r1, r8
 800536a:	1851      	adds	r1, r2, r1
 800536c:	6339      	str	r1, [r7, #48]	@ 0x30
 800536e:	4649      	mov	r1, r9
 8005370:	414b      	adcs	r3, r1
 8005372:	637b      	str	r3, [r7, #52]	@ 0x34
 8005374:	f04f 0200 	mov.w	r2, #0
 8005378:	f04f 0300 	mov.w	r3, #0
 800537c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005380:	4659      	mov	r1, fp
 8005382:	00cb      	lsls	r3, r1, #3
 8005384:	4651      	mov	r1, sl
 8005386:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800538a:	4651      	mov	r1, sl
 800538c:	00ca      	lsls	r2, r1, #3
 800538e:	4610      	mov	r0, r2
 8005390:	4619      	mov	r1, r3
 8005392:	4603      	mov	r3, r0
 8005394:	4642      	mov	r2, r8
 8005396:	189b      	adds	r3, r3, r2
 8005398:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800539c:	464b      	mov	r3, r9
 800539e:	460a      	mov	r2, r1
 80053a0:	eb42 0303 	adc.w	r3, r2, r3
 80053a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80053b4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80053b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80053bc:	460b      	mov	r3, r1
 80053be:	18db      	adds	r3, r3, r3
 80053c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053c2:	4613      	mov	r3, r2
 80053c4:	eb42 0303 	adc.w	r3, r2, r3
 80053c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80053ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80053d2:	f7fb fbf1 	bl	8000bb8 <__aeabi_uldivmod>
 80053d6:	4602      	mov	r2, r0
 80053d8:	460b      	mov	r3, r1
 80053da:	4b0d      	ldr	r3, [pc, #52]	@ (8005410 <UART_SetConfig+0x2d4>)
 80053dc:	fba3 1302 	umull	r1, r3, r3, r2
 80053e0:	095b      	lsrs	r3, r3, #5
 80053e2:	2164      	movs	r1, #100	@ 0x64
 80053e4:	fb01 f303 	mul.w	r3, r1, r3
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	00db      	lsls	r3, r3, #3
 80053ec:	3332      	adds	r3, #50	@ 0x32
 80053ee:	4a08      	ldr	r2, [pc, #32]	@ (8005410 <UART_SetConfig+0x2d4>)
 80053f0:	fba2 2303 	umull	r2, r3, r2, r3
 80053f4:	095b      	lsrs	r3, r3, #5
 80053f6:	f003 0207 	and.w	r2, r3, #7
 80053fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4422      	add	r2, r4
 8005402:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005404:	e106      	b.n	8005614 <UART_SetConfig+0x4d8>
 8005406:	bf00      	nop
 8005408:	40011000 	.word	0x40011000
 800540c:	40011400 	.word	0x40011400
 8005410:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005414:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005418:	2200      	movs	r2, #0
 800541a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800541e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005422:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005426:	4642      	mov	r2, r8
 8005428:	464b      	mov	r3, r9
 800542a:	1891      	adds	r1, r2, r2
 800542c:	6239      	str	r1, [r7, #32]
 800542e:	415b      	adcs	r3, r3
 8005430:	627b      	str	r3, [r7, #36]	@ 0x24
 8005432:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005436:	4641      	mov	r1, r8
 8005438:	1854      	adds	r4, r2, r1
 800543a:	4649      	mov	r1, r9
 800543c:	eb43 0501 	adc.w	r5, r3, r1
 8005440:	f04f 0200 	mov.w	r2, #0
 8005444:	f04f 0300 	mov.w	r3, #0
 8005448:	00eb      	lsls	r3, r5, #3
 800544a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800544e:	00e2      	lsls	r2, r4, #3
 8005450:	4614      	mov	r4, r2
 8005452:	461d      	mov	r5, r3
 8005454:	4643      	mov	r3, r8
 8005456:	18e3      	adds	r3, r4, r3
 8005458:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800545c:	464b      	mov	r3, r9
 800545e:	eb45 0303 	adc.w	r3, r5, r3
 8005462:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005472:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005476:	f04f 0200 	mov.w	r2, #0
 800547a:	f04f 0300 	mov.w	r3, #0
 800547e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005482:	4629      	mov	r1, r5
 8005484:	008b      	lsls	r3, r1, #2
 8005486:	4621      	mov	r1, r4
 8005488:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800548c:	4621      	mov	r1, r4
 800548e:	008a      	lsls	r2, r1, #2
 8005490:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005494:	f7fb fb90 	bl	8000bb8 <__aeabi_uldivmod>
 8005498:	4602      	mov	r2, r0
 800549a:	460b      	mov	r3, r1
 800549c:	4b60      	ldr	r3, [pc, #384]	@ (8005620 <UART_SetConfig+0x4e4>)
 800549e:	fba3 2302 	umull	r2, r3, r3, r2
 80054a2:	095b      	lsrs	r3, r3, #5
 80054a4:	011c      	lsls	r4, r3, #4
 80054a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054aa:	2200      	movs	r2, #0
 80054ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80054b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80054b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80054b8:	4642      	mov	r2, r8
 80054ba:	464b      	mov	r3, r9
 80054bc:	1891      	adds	r1, r2, r2
 80054be:	61b9      	str	r1, [r7, #24]
 80054c0:	415b      	adcs	r3, r3
 80054c2:	61fb      	str	r3, [r7, #28]
 80054c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054c8:	4641      	mov	r1, r8
 80054ca:	1851      	adds	r1, r2, r1
 80054cc:	6139      	str	r1, [r7, #16]
 80054ce:	4649      	mov	r1, r9
 80054d0:	414b      	adcs	r3, r1
 80054d2:	617b      	str	r3, [r7, #20]
 80054d4:	f04f 0200 	mov.w	r2, #0
 80054d8:	f04f 0300 	mov.w	r3, #0
 80054dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054e0:	4659      	mov	r1, fp
 80054e2:	00cb      	lsls	r3, r1, #3
 80054e4:	4651      	mov	r1, sl
 80054e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054ea:	4651      	mov	r1, sl
 80054ec:	00ca      	lsls	r2, r1, #3
 80054ee:	4610      	mov	r0, r2
 80054f0:	4619      	mov	r1, r3
 80054f2:	4603      	mov	r3, r0
 80054f4:	4642      	mov	r2, r8
 80054f6:	189b      	adds	r3, r3, r2
 80054f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80054fc:	464b      	mov	r3, r9
 80054fe:	460a      	mov	r2, r1
 8005500:	eb42 0303 	adc.w	r3, r2, r3
 8005504:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005512:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005514:	f04f 0200 	mov.w	r2, #0
 8005518:	f04f 0300 	mov.w	r3, #0
 800551c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005520:	4649      	mov	r1, r9
 8005522:	008b      	lsls	r3, r1, #2
 8005524:	4641      	mov	r1, r8
 8005526:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800552a:	4641      	mov	r1, r8
 800552c:	008a      	lsls	r2, r1, #2
 800552e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005532:	f7fb fb41 	bl	8000bb8 <__aeabi_uldivmod>
 8005536:	4602      	mov	r2, r0
 8005538:	460b      	mov	r3, r1
 800553a:	4611      	mov	r1, r2
 800553c:	4b38      	ldr	r3, [pc, #224]	@ (8005620 <UART_SetConfig+0x4e4>)
 800553e:	fba3 2301 	umull	r2, r3, r3, r1
 8005542:	095b      	lsrs	r3, r3, #5
 8005544:	2264      	movs	r2, #100	@ 0x64
 8005546:	fb02 f303 	mul.w	r3, r2, r3
 800554a:	1acb      	subs	r3, r1, r3
 800554c:	011b      	lsls	r3, r3, #4
 800554e:	3332      	adds	r3, #50	@ 0x32
 8005550:	4a33      	ldr	r2, [pc, #204]	@ (8005620 <UART_SetConfig+0x4e4>)
 8005552:	fba2 2303 	umull	r2, r3, r2, r3
 8005556:	095b      	lsrs	r3, r3, #5
 8005558:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800555c:	441c      	add	r4, r3
 800555e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005562:	2200      	movs	r2, #0
 8005564:	673b      	str	r3, [r7, #112]	@ 0x70
 8005566:	677a      	str	r2, [r7, #116]	@ 0x74
 8005568:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800556c:	4642      	mov	r2, r8
 800556e:	464b      	mov	r3, r9
 8005570:	1891      	adds	r1, r2, r2
 8005572:	60b9      	str	r1, [r7, #8]
 8005574:	415b      	adcs	r3, r3
 8005576:	60fb      	str	r3, [r7, #12]
 8005578:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800557c:	4641      	mov	r1, r8
 800557e:	1851      	adds	r1, r2, r1
 8005580:	6039      	str	r1, [r7, #0]
 8005582:	4649      	mov	r1, r9
 8005584:	414b      	adcs	r3, r1
 8005586:	607b      	str	r3, [r7, #4]
 8005588:	f04f 0200 	mov.w	r2, #0
 800558c:	f04f 0300 	mov.w	r3, #0
 8005590:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005594:	4659      	mov	r1, fp
 8005596:	00cb      	lsls	r3, r1, #3
 8005598:	4651      	mov	r1, sl
 800559a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800559e:	4651      	mov	r1, sl
 80055a0:	00ca      	lsls	r2, r1, #3
 80055a2:	4610      	mov	r0, r2
 80055a4:	4619      	mov	r1, r3
 80055a6:	4603      	mov	r3, r0
 80055a8:	4642      	mov	r2, r8
 80055aa:	189b      	adds	r3, r3, r2
 80055ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80055ae:	464b      	mov	r3, r9
 80055b0:	460a      	mov	r2, r1
 80055b2:	eb42 0303 	adc.w	r3, r2, r3
 80055b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80055c2:	667a      	str	r2, [r7, #100]	@ 0x64
 80055c4:	f04f 0200 	mov.w	r2, #0
 80055c8:	f04f 0300 	mov.w	r3, #0
 80055cc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80055d0:	4649      	mov	r1, r9
 80055d2:	008b      	lsls	r3, r1, #2
 80055d4:	4641      	mov	r1, r8
 80055d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055da:	4641      	mov	r1, r8
 80055dc:	008a      	lsls	r2, r1, #2
 80055de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80055e2:	f7fb fae9 	bl	8000bb8 <__aeabi_uldivmod>
 80055e6:	4602      	mov	r2, r0
 80055e8:	460b      	mov	r3, r1
 80055ea:	4b0d      	ldr	r3, [pc, #52]	@ (8005620 <UART_SetConfig+0x4e4>)
 80055ec:	fba3 1302 	umull	r1, r3, r3, r2
 80055f0:	095b      	lsrs	r3, r3, #5
 80055f2:	2164      	movs	r1, #100	@ 0x64
 80055f4:	fb01 f303 	mul.w	r3, r1, r3
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	011b      	lsls	r3, r3, #4
 80055fc:	3332      	adds	r3, #50	@ 0x32
 80055fe:	4a08      	ldr	r2, [pc, #32]	@ (8005620 <UART_SetConfig+0x4e4>)
 8005600:	fba2 2303 	umull	r2, r3, r2, r3
 8005604:	095b      	lsrs	r3, r3, #5
 8005606:	f003 020f 	and.w	r2, r3, #15
 800560a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4422      	add	r2, r4
 8005612:	609a      	str	r2, [r3, #8]
}
 8005614:	bf00      	nop
 8005616:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800561a:	46bd      	mov	sp, r7
 800561c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005620:	51eb851f 	.word	0x51eb851f

08005624 <__cvt>:
 8005624:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005628:	ec57 6b10 	vmov	r6, r7, d0
 800562c:	2f00      	cmp	r7, #0
 800562e:	460c      	mov	r4, r1
 8005630:	4619      	mov	r1, r3
 8005632:	463b      	mov	r3, r7
 8005634:	bfbb      	ittet	lt
 8005636:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800563a:	461f      	movlt	r7, r3
 800563c:	2300      	movge	r3, #0
 800563e:	232d      	movlt	r3, #45	@ 0x2d
 8005640:	700b      	strb	r3, [r1, #0]
 8005642:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005644:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005648:	4691      	mov	r9, r2
 800564a:	f023 0820 	bic.w	r8, r3, #32
 800564e:	bfbc      	itt	lt
 8005650:	4632      	movlt	r2, r6
 8005652:	4616      	movlt	r6, r2
 8005654:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005658:	d005      	beq.n	8005666 <__cvt+0x42>
 800565a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800565e:	d100      	bne.n	8005662 <__cvt+0x3e>
 8005660:	3401      	adds	r4, #1
 8005662:	2102      	movs	r1, #2
 8005664:	e000      	b.n	8005668 <__cvt+0x44>
 8005666:	2103      	movs	r1, #3
 8005668:	ab03      	add	r3, sp, #12
 800566a:	9301      	str	r3, [sp, #4]
 800566c:	ab02      	add	r3, sp, #8
 800566e:	9300      	str	r3, [sp, #0]
 8005670:	ec47 6b10 	vmov	d0, r6, r7
 8005674:	4653      	mov	r3, sl
 8005676:	4622      	mov	r2, r4
 8005678:	f000 feee 	bl	8006458 <_dtoa_r>
 800567c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005680:	4605      	mov	r5, r0
 8005682:	d119      	bne.n	80056b8 <__cvt+0x94>
 8005684:	f019 0f01 	tst.w	r9, #1
 8005688:	d00e      	beq.n	80056a8 <__cvt+0x84>
 800568a:	eb00 0904 	add.w	r9, r0, r4
 800568e:	2200      	movs	r2, #0
 8005690:	2300      	movs	r3, #0
 8005692:	4630      	mov	r0, r6
 8005694:	4639      	mov	r1, r7
 8005696:	f7fb fa1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800569a:	b108      	cbz	r0, 80056a0 <__cvt+0x7c>
 800569c:	f8cd 900c 	str.w	r9, [sp, #12]
 80056a0:	2230      	movs	r2, #48	@ 0x30
 80056a2:	9b03      	ldr	r3, [sp, #12]
 80056a4:	454b      	cmp	r3, r9
 80056a6:	d31e      	bcc.n	80056e6 <__cvt+0xc2>
 80056a8:	9b03      	ldr	r3, [sp, #12]
 80056aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80056ac:	1b5b      	subs	r3, r3, r5
 80056ae:	4628      	mov	r0, r5
 80056b0:	6013      	str	r3, [r2, #0]
 80056b2:	b004      	add	sp, #16
 80056b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80056bc:	eb00 0904 	add.w	r9, r0, r4
 80056c0:	d1e5      	bne.n	800568e <__cvt+0x6a>
 80056c2:	7803      	ldrb	r3, [r0, #0]
 80056c4:	2b30      	cmp	r3, #48	@ 0x30
 80056c6:	d10a      	bne.n	80056de <__cvt+0xba>
 80056c8:	2200      	movs	r2, #0
 80056ca:	2300      	movs	r3, #0
 80056cc:	4630      	mov	r0, r6
 80056ce:	4639      	mov	r1, r7
 80056d0:	f7fb fa02 	bl	8000ad8 <__aeabi_dcmpeq>
 80056d4:	b918      	cbnz	r0, 80056de <__cvt+0xba>
 80056d6:	f1c4 0401 	rsb	r4, r4, #1
 80056da:	f8ca 4000 	str.w	r4, [sl]
 80056de:	f8da 3000 	ldr.w	r3, [sl]
 80056e2:	4499      	add	r9, r3
 80056e4:	e7d3      	b.n	800568e <__cvt+0x6a>
 80056e6:	1c59      	adds	r1, r3, #1
 80056e8:	9103      	str	r1, [sp, #12]
 80056ea:	701a      	strb	r2, [r3, #0]
 80056ec:	e7d9      	b.n	80056a2 <__cvt+0x7e>

080056ee <__exponent>:
 80056ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056f0:	2900      	cmp	r1, #0
 80056f2:	bfba      	itte	lt
 80056f4:	4249      	neglt	r1, r1
 80056f6:	232d      	movlt	r3, #45	@ 0x2d
 80056f8:	232b      	movge	r3, #43	@ 0x2b
 80056fa:	2909      	cmp	r1, #9
 80056fc:	7002      	strb	r2, [r0, #0]
 80056fe:	7043      	strb	r3, [r0, #1]
 8005700:	dd29      	ble.n	8005756 <__exponent+0x68>
 8005702:	f10d 0307 	add.w	r3, sp, #7
 8005706:	461d      	mov	r5, r3
 8005708:	270a      	movs	r7, #10
 800570a:	461a      	mov	r2, r3
 800570c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005710:	fb07 1416 	mls	r4, r7, r6, r1
 8005714:	3430      	adds	r4, #48	@ 0x30
 8005716:	f802 4c01 	strb.w	r4, [r2, #-1]
 800571a:	460c      	mov	r4, r1
 800571c:	2c63      	cmp	r4, #99	@ 0x63
 800571e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005722:	4631      	mov	r1, r6
 8005724:	dcf1      	bgt.n	800570a <__exponent+0x1c>
 8005726:	3130      	adds	r1, #48	@ 0x30
 8005728:	1e94      	subs	r4, r2, #2
 800572a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800572e:	1c41      	adds	r1, r0, #1
 8005730:	4623      	mov	r3, r4
 8005732:	42ab      	cmp	r3, r5
 8005734:	d30a      	bcc.n	800574c <__exponent+0x5e>
 8005736:	f10d 0309 	add.w	r3, sp, #9
 800573a:	1a9b      	subs	r3, r3, r2
 800573c:	42ac      	cmp	r4, r5
 800573e:	bf88      	it	hi
 8005740:	2300      	movhi	r3, #0
 8005742:	3302      	adds	r3, #2
 8005744:	4403      	add	r3, r0
 8005746:	1a18      	subs	r0, r3, r0
 8005748:	b003      	add	sp, #12
 800574a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800574c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005750:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005754:	e7ed      	b.n	8005732 <__exponent+0x44>
 8005756:	2330      	movs	r3, #48	@ 0x30
 8005758:	3130      	adds	r1, #48	@ 0x30
 800575a:	7083      	strb	r3, [r0, #2]
 800575c:	70c1      	strb	r1, [r0, #3]
 800575e:	1d03      	adds	r3, r0, #4
 8005760:	e7f1      	b.n	8005746 <__exponent+0x58>
	...

08005764 <_printf_float>:
 8005764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005768:	b08d      	sub	sp, #52	@ 0x34
 800576a:	460c      	mov	r4, r1
 800576c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005770:	4616      	mov	r6, r2
 8005772:	461f      	mov	r7, r3
 8005774:	4605      	mov	r5, r0
 8005776:	f000 fd6f 	bl	8006258 <_localeconv_r>
 800577a:	6803      	ldr	r3, [r0, #0]
 800577c:	9304      	str	r3, [sp, #16]
 800577e:	4618      	mov	r0, r3
 8005780:	f7fa fd7e 	bl	8000280 <strlen>
 8005784:	2300      	movs	r3, #0
 8005786:	930a      	str	r3, [sp, #40]	@ 0x28
 8005788:	f8d8 3000 	ldr.w	r3, [r8]
 800578c:	9005      	str	r0, [sp, #20]
 800578e:	3307      	adds	r3, #7
 8005790:	f023 0307 	bic.w	r3, r3, #7
 8005794:	f103 0208 	add.w	r2, r3, #8
 8005798:	f894 a018 	ldrb.w	sl, [r4, #24]
 800579c:	f8d4 b000 	ldr.w	fp, [r4]
 80057a0:	f8c8 2000 	str.w	r2, [r8]
 80057a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80057a8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80057ac:	9307      	str	r3, [sp, #28]
 80057ae:	f8cd 8018 	str.w	r8, [sp, #24]
 80057b2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80057b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057ba:	4b9c      	ldr	r3, [pc, #624]	@ (8005a2c <_printf_float+0x2c8>)
 80057bc:	f04f 32ff 	mov.w	r2, #4294967295
 80057c0:	f7fb f9bc 	bl	8000b3c <__aeabi_dcmpun>
 80057c4:	bb70      	cbnz	r0, 8005824 <_printf_float+0xc0>
 80057c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057ca:	4b98      	ldr	r3, [pc, #608]	@ (8005a2c <_printf_float+0x2c8>)
 80057cc:	f04f 32ff 	mov.w	r2, #4294967295
 80057d0:	f7fb f996 	bl	8000b00 <__aeabi_dcmple>
 80057d4:	bb30      	cbnz	r0, 8005824 <_printf_float+0xc0>
 80057d6:	2200      	movs	r2, #0
 80057d8:	2300      	movs	r3, #0
 80057da:	4640      	mov	r0, r8
 80057dc:	4649      	mov	r1, r9
 80057de:	f7fb f985 	bl	8000aec <__aeabi_dcmplt>
 80057e2:	b110      	cbz	r0, 80057ea <_printf_float+0x86>
 80057e4:	232d      	movs	r3, #45	@ 0x2d
 80057e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057ea:	4a91      	ldr	r2, [pc, #580]	@ (8005a30 <_printf_float+0x2cc>)
 80057ec:	4b91      	ldr	r3, [pc, #580]	@ (8005a34 <_printf_float+0x2d0>)
 80057ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80057f2:	bf94      	ite	ls
 80057f4:	4690      	movls	r8, r2
 80057f6:	4698      	movhi	r8, r3
 80057f8:	2303      	movs	r3, #3
 80057fa:	6123      	str	r3, [r4, #16]
 80057fc:	f02b 0304 	bic.w	r3, fp, #4
 8005800:	6023      	str	r3, [r4, #0]
 8005802:	f04f 0900 	mov.w	r9, #0
 8005806:	9700      	str	r7, [sp, #0]
 8005808:	4633      	mov	r3, r6
 800580a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800580c:	4621      	mov	r1, r4
 800580e:	4628      	mov	r0, r5
 8005810:	f000 f9d2 	bl	8005bb8 <_printf_common>
 8005814:	3001      	adds	r0, #1
 8005816:	f040 808d 	bne.w	8005934 <_printf_float+0x1d0>
 800581a:	f04f 30ff 	mov.w	r0, #4294967295
 800581e:	b00d      	add	sp, #52	@ 0x34
 8005820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005824:	4642      	mov	r2, r8
 8005826:	464b      	mov	r3, r9
 8005828:	4640      	mov	r0, r8
 800582a:	4649      	mov	r1, r9
 800582c:	f7fb f986 	bl	8000b3c <__aeabi_dcmpun>
 8005830:	b140      	cbz	r0, 8005844 <_printf_float+0xe0>
 8005832:	464b      	mov	r3, r9
 8005834:	2b00      	cmp	r3, #0
 8005836:	bfbc      	itt	lt
 8005838:	232d      	movlt	r3, #45	@ 0x2d
 800583a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800583e:	4a7e      	ldr	r2, [pc, #504]	@ (8005a38 <_printf_float+0x2d4>)
 8005840:	4b7e      	ldr	r3, [pc, #504]	@ (8005a3c <_printf_float+0x2d8>)
 8005842:	e7d4      	b.n	80057ee <_printf_float+0x8a>
 8005844:	6863      	ldr	r3, [r4, #4]
 8005846:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800584a:	9206      	str	r2, [sp, #24]
 800584c:	1c5a      	adds	r2, r3, #1
 800584e:	d13b      	bne.n	80058c8 <_printf_float+0x164>
 8005850:	2306      	movs	r3, #6
 8005852:	6063      	str	r3, [r4, #4]
 8005854:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005858:	2300      	movs	r3, #0
 800585a:	6022      	str	r2, [r4, #0]
 800585c:	9303      	str	r3, [sp, #12]
 800585e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005860:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005864:	ab09      	add	r3, sp, #36	@ 0x24
 8005866:	9300      	str	r3, [sp, #0]
 8005868:	6861      	ldr	r1, [r4, #4]
 800586a:	ec49 8b10 	vmov	d0, r8, r9
 800586e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005872:	4628      	mov	r0, r5
 8005874:	f7ff fed6 	bl	8005624 <__cvt>
 8005878:	9b06      	ldr	r3, [sp, #24]
 800587a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800587c:	2b47      	cmp	r3, #71	@ 0x47
 800587e:	4680      	mov	r8, r0
 8005880:	d129      	bne.n	80058d6 <_printf_float+0x172>
 8005882:	1cc8      	adds	r0, r1, #3
 8005884:	db02      	blt.n	800588c <_printf_float+0x128>
 8005886:	6863      	ldr	r3, [r4, #4]
 8005888:	4299      	cmp	r1, r3
 800588a:	dd41      	ble.n	8005910 <_printf_float+0x1ac>
 800588c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005890:	fa5f fa8a 	uxtb.w	sl, sl
 8005894:	3901      	subs	r1, #1
 8005896:	4652      	mov	r2, sl
 8005898:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800589c:	9109      	str	r1, [sp, #36]	@ 0x24
 800589e:	f7ff ff26 	bl	80056ee <__exponent>
 80058a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80058a4:	1813      	adds	r3, r2, r0
 80058a6:	2a01      	cmp	r2, #1
 80058a8:	4681      	mov	r9, r0
 80058aa:	6123      	str	r3, [r4, #16]
 80058ac:	dc02      	bgt.n	80058b4 <_printf_float+0x150>
 80058ae:	6822      	ldr	r2, [r4, #0]
 80058b0:	07d2      	lsls	r2, r2, #31
 80058b2:	d501      	bpl.n	80058b8 <_printf_float+0x154>
 80058b4:	3301      	adds	r3, #1
 80058b6:	6123      	str	r3, [r4, #16]
 80058b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d0a2      	beq.n	8005806 <_printf_float+0xa2>
 80058c0:	232d      	movs	r3, #45	@ 0x2d
 80058c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058c6:	e79e      	b.n	8005806 <_printf_float+0xa2>
 80058c8:	9a06      	ldr	r2, [sp, #24]
 80058ca:	2a47      	cmp	r2, #71	@ 0x47
 80058cc:	d1c2      	bne.n	8005854 <_printf_float+0xf0>
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1c0      	bne.n	8005854 <_printf_float+0xf0>
 80058d2:	2301      	movs	r3, #1
 80058d4:	e7bd      	b.n	8005852 <_printf_float+0xee>
 80058d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80058da:	d9db      	bls.n	8005894 <_printf_float+0x130>
 80058dc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80058e0:	d118      	bne.n	8005914 <_printf_float+0x1b0>
 80058e2:	2900      	cmp	r1, #0
 80058e4:	6863      	ldr	r3, [r4, #4]
 80058e6:	dd0b      	ble.n	8005900 <_printf_float+0x19c>
 80058e8:	6121      	str	r1, [r4, #16]
 80058ea:	b913      	cbnz	r3, 80058f2 <_printf_float+0x18e>
 80058ec:	6822      	ldr	r2, [r4, #0]
 80058ee:	07d0      	lsls	r0, r2, #31
 80058f0:	d502      	bpl.n	80058f8 <_printf_float+0x194>
 80058f2:	3301      	adds	r3, #1
 80058f4:	440b      	add	r3, r1
 80058f6:	6123      	str	r3, [r4, #16]
 80058f8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80058fa:	f04f 0900 	mov.w	r9, #0
 80058fe:	e7db      	b.n	80058b8 <_printf_float+0x154>
 8005900:	b913      	cbnz	r3, 8005908 <_printf_float+0x1a4>
 8005902:	6822      	ldr	r2, [r4, #0]
 8005904:	07d2      	lsls	r2, r2, #31
 8005906:	d501      	bpl.n	800590c <_printf_float+0x1a8>
 8005908:	3302      	adds	r3, #2
 800590a:	e7f4      	b.n	80058f6 <_printf_float+0x192>
 800590c:	2301      	movs	r3, #1
 800590e:	e7f2      	b.n	80058f6 <_printf_float+0x192>
 8005910:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005914:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005916:	4299      	cmp	r1, r3
 8005918:	db05      	blt.n	8005926 <_printf_float+0x1c2>
 800591a:	6823      	ldr	r3, [r4, #0]
 800591c:	6121      	str	r1, [r4, #16]
 800591e:	07d8      	lsls	r0, r3, #31
 8005920:	d5ea      	bpl.n	80058f8 <_printf_float+0x194>
 8005922:	1c4b      	adds	r3, r1, #1
 8005924:	e7e7      	b.n	80058f6 <_printf_float+0x192>
 8005926:	2900      	cmp	r1, #0
 8005928:	bfd4      	ite	le
 800592a:	f1c1 0202 	rsble	r2, r1, #2
 800592e:	2201      	movgt	r2, #1
 8005930:	4413      	add	r3, r2
 8005932:	e7e0      	b.n	80058f6 <_printf_float+0x192>
 8005934:	6823      	ldr	r3, [r4, #0]
 8005936:	055a      	lsls	r2, r3, #21
 8005938:	d407      	bmi.n	800594a <_printf_float+0x1e6>
 800593a:	6923      	ldr	r3, [r4, #16]
 800593c:	4642      	mov	r2, r8
 800593e:	4631      	mov	r1, r6
 8005940:	4628      	mov	r0, r5
 8005942:	47b8      	blx	r7
 8005944:	3001      	adds	r0, #1
 8005946:	d12b      	bne.n	80059a0 <_printf_float+0x23c>
 8005948:	e767      	b.n	800581a <_printf_float+0xb6>
 800594a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800594e:	f240 80dd 	bls.w	8005b0c <_printf_float+0x3a8>
 8005952:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005956:	2200      	movs	r2, #0
 8005958:	2300      	movs	r3, #0
 800595a:	f7fb f8bd 	bl	8000ad8 <__aeabi_dcmpeq>
 800595e:	2800      	cmp	r0, #0
 8005960:	d033      	beq.n	80059ca <_printf_float+0x266>
 8005962:	4a37      	ldr	r2, [pc, #220]	@ (8005a40 <_printf_float+0x2dc>)
 8005964:	2301      	movs	r3, #1
 8005966:	4631      	mov	r1, r6
 8005968:	4628      	mov	r0, r5
 800596a:	47b8      	blx	r7
 800596c:	3001      	adds	r0, #1
 800596e:	f43f af54 	beq.w	800581a <_printf_float+0xb6>
 8005972:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005976:	4543      	cmp	r3, r8
 8005978:	db02      	blt.n	8005980 <_printf_float+0x21c>
 800597a:	6823      	ldr	r3, [r4, #0]
 800597c:	07d8      	lsls	r0, r3, #31
 800597e:	d50f      	bpl.n	80059a0 <_printf_float+0x23c>
 8005980:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005984:	4631      	mov	r1, r6
 8005986:	4628      	mov	r0, r5
 8005988:	47b8      	blx	r7
 800598a:	3001      	adds	r0, #1
 800598c:	f43f af45 	beq.w	800581a <_printf_float+0xb6>
 8005990:	f04f 0900 	mov.w	r9, #0
 8005994:	f108 38ff 	add.w	r8, r8, #4294967295
 8005998:	f104 0a1a 	add.w	sl, r4, #26
 800599c:	45c8      	cmp	r8, r9
 800599e:	dc09      	bgt.n	80059b4 <_printf_float+0x250>
 80059a0:	6823      	ldr	r3, [r4, #0]
 80059a2:	079b      	lsls	r3, r3, #30
 80059a4:	f100 8103 	bmi.w	8005bae <_printf_float+0x44a>
 80059a8:	68e0      	ldr	r0, [r4, #12]
 80059aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80059ac:	4298      	cmp	r0, r3
 80059ae:	bfb8      	it	lt
 80059b0:	4618      	movlt	r0, r3
 80059b2:	e734      	b.n	800581e <_printf_float+0xba>
 80059b4:	2301      	movs	r3, #1
 80059b6:	4652      	mov	r2, sl
 80059b8:	4631      	mov	r1, r6
 80059ba:	4628      	mov	r0, r5
 80059bc:	47b8      	blx	r7
 80059be:	3001      	adds	r0, #1
 80059c0:	f43f af2b 	beq.w	800581a <_printf_float+0xb6>
 80059c4:	f109 0901 	add.w	r9, r9, #1
 80059c8:	e7e8      	b.n	800599c <_printf_float+0x238>
 80059ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	dc39      	bgt.n	8005a44 <_printf_float+0x2e0>
 80059d0:	4a1b      	ldr	r2, [pc, #108]	@ (8005a40 <_printf_float+0x2dc>)
 80059d2:	2301      	movs	r3, #1
 80059d4:	4631      	mov	r1, r6
 80059d6:	4628      	mov	r0, r5
 80059d8:	47b8      	blx	r7
 80059da:	3001      	adds	r0, #1
 80059dc:	f43f af1d 	beq.w	800581a <_printf_float+0xb6>
 80059e0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80059e4:	ea59 0303 	orrs.w	r3, r9, r3
 80059e8:	d102      	bne.n	80059f0 <_printf_float+0x28c>
 80059ea:	6823      	ldr	r3, [r4, #0]
 80059ec:	07d9      	lsls	r1, r3, #31
 80059ee:	d5d7      	bpl.n	80059a0 <_printf_float+0x23c>
 80059f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059f4:	4631      	mov	r1, r6
 80059f6:	4628      	mov	r0, r5
 80059f8:	47b8      	blx	r7
 80059fa:	3001      	adds	r0, #1
 80059fc:	f43f af0d 	beq.w	800581a <_printf_float+0xb6>
 8005a00:	f04f 0a00 	mov.w	sl, #0
 8005a04:	f104 0b1a 	add.w	fp, r4, #26
 8005a08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a0a:	425b      	negs	r3, r3
 8005a0c:	4553      	cmp	r3, sl
 8005a0e:	dc01      	bgt.n	8005a14 <_printf_float+0x2b0>
 8005a10:	464b      	mov	r3, r9
 8005a12:	e793      	b.n	800593c <_printf_float+0x1d8>
 8005a14:	2301      	movs	r3, #1
 8005a16:	465a      	mov	r2, fp
 8005a18:	4631      	mov	r1, r6
 8005a1a:	4628      	mov	r0, r5
 8005a1c:	47b8      	blx	r7
 8005a1e:	3001      	adds	r0, #1
 8005a20:	f43f aefb 	beq.w	800581a <_printf_float+0xb6>
 8005a24:	f10a 0a01 	add.w	sl, sl, #1
 8005a28:	e7ee      	b.n	8005a08 <_printf_float+0x2a4>
 8005a2a:	bf00      	nop
 8005a2c:	7fefffff 	.word	0x7fefffff
 8005a30:	080098d8 	.word	0x080098d8
 8005a34:	080098dc 	.word	0x080098dc
 8005a38:	080098e0 	.word	0x080098e0
 8005a3c:	080098e4 	.word	0x080098e4
 8005a40:	080098e8 	.word	0x080098e8
 8005a44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a46:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005a4a:	4553      	cmp	r3, sl
 8005a4c:	bfa8      	it	ge
 8005a4e:	4653      	movge	r3, sl
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	4699      	mov	r9, r3
 8005a54:	dc36      	bgt.n	8005ac4 <_printf_float+0x360>
 8005a56:	f04f 0b00 	mov.w	fp, #0
 8005a5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a5e:	f104 021a 	add.w	r2, r4, #26
 8005a62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a64:	9306      	str	r3, [sp, #24]
 8005a66:	eba3 0309 	sub.w	r3, r3, r9
 8005a6a:	455b      	cmp	r3, fp
 8005a6c:	dc31      	bgt.n	8005ad2 <_printf_float+0x36e>
 8005a6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a70:	459a      	cmp	sl, r3
 8005a72:	dc3a      	bgt.n	8005aea <_printf_float+0x386>
 8005a74:	6823      	ldr	r3, [r4, #0]
 8005a76:	07da      	lsls	r2, r3, #31
 8005a78:	d437      	bmi.n	8005aea <_printf_float+0x386>
 8005a7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a7c:	ebaa 0903 	sub.w	r9, sl, r3
 8005a80:	9b06      	ldr	r3, [sp, #24]
 8005a82:	ebaa 0303 	sub.w	r3, sl, r3
 8005a86:	4599      	cmp	r9, r3
 8005a88:	bfa8      	it	ge
 8005a8a:	4699      	movge	r9, r3
 8005a8c:	f1b9 0f00 	cmp.w	r9, #0
 8005a90:	dc33      	bgt.n	8005afa <_printf_float+0x396>
 8005a92:	f04f 0800 	mov.w	r8, #0
 8005a96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a9a:	f104 0b1a 	add.w	fp, r4, #26
 8005a9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aa0:	ebaa 0303 	sub.w	r3, sl, r3
 8005aa4:	eba3 0309 	sub.w	r3, r3, r9
 8005aa8:	4543      	cmp	r3, r8
 8005aaa:	f77f af79 	ble.w	80059a0 <_printf_float+0x23c>
 8005aae:	2301      	movs	r3, #1
 8005ab0:	465a      	mov	r2, fp
 8005ab2:	4631      	mov	r1, r6
 8005ab4:	4628      	mov	r0, r5
 8005ab6:	47b8      	blx	r7
 8005ab8:	3001      	adds	r0, #1
 8005aba:	f43f aeae 	beq.w	800581a <_printf_float+0xb6>
 8005abe:	f108 0801 	add.w	r8, r8, #1
 8005ac2:	e7ec      	b.n	8005a9e <_printf_float+0x33a>
 8005ac4:	4642      	mov	r2, r8
 8005ac6:	4631      	mov	r1, r6
 8005ac8:	4628      	mov	r0, r5
 8005aca:	47b8      	blx	r7
 8005acc:	3001      	adds	r0, #1
 8005ace:	d1c2      	bne.n	8005a56 <_printf_float+0x2f2>
 8005ad0:	e6a3      	b.n	800581a <_printf_float+0xb6>
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	4631      	mov	r1, r6
 8005ad6:	4628      	mov	r0, r5
 8005ad8:	9206      	str	r2, [sp, #24]
 8005ada:	47b8      	blx	r7
 8005adc:	3001      	adds	r0, #1
 8005ade:	f43f ae9c 	beq.w	800581a <_printf_float+0xb6>
 8005ae2:	9a06      	ldr	r2, [sp, #24]
 8005ae4:	f10b 0b01 	add.w	fp, fp, #1
 8005ae8:	e7bb      	b.n	8005a62 <_printf_float+0x2fe>
 8005aea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005aee:	4631      	mov	r1, r6
 8005af0:	4628      	mov	r0, r5
 8005af2:	47b8      	blx	r7
 8005af4:	3001      	adds	r0, #1
 8005af6:	d1c0      	bne.n	8005a7a <_printf_float+0x316>
 8005af8:	e68f      	b.n	800581a <_printf_float+0xb6>
 8005afa:	9a06      	ldr	r2, [sp, #24]
 8005afc:	464b      	mov	r3, r9
 8005afe:	4442      	add	r2, r8
 8005b00:	4631      	mov	r1, r6
 8005b02:	4628      	mov	r0, r5
 8005b04:	47b8      	blx	r7
 8005b06:	3001      	adds	r0, #1
 8005b08:	d1c3      	bne.n	8005a92 <_printf_float+0x32e>
 8005b0a:	e686      	b.n	800581a <_printf_float+0xb6>
 8005b0c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005b10:	f1ba 0f01 	cmp.w	sl, #1
 8005b14:	dc01      	bgt.n	8005b1a <_printf_float+0x3b6>
 8005b16:	07db      	lsls	r3, r3, #31
 8005b18:	d536      	bpl.n	8005b88 <_printf_float+0x424>
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	4642      	mov	r2, r8
 8005b1e:	4631      	mov	r1, r6
 8005b20:	4628      	mov	r0, r5
 8005b22:	47b8      	blx	r7
 8005b24:	3001      	adds	r0, #1
 8005b26:	f43f ae78 	beq.w	800581a <_printf_float+0xb6>
 8005b2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b2e:	4631      	mov	r1, r6
 8005b30:	4628      	mov	r0, r5
 8005b32:	47b8      	blx	r7
 8005b34:	3001      	adds	r0, #1
 8005b36:	f43f ae70 	beq.w	800581a <_printf_float+0xb6>
 8005b3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b3e:	2200      	movs	r2, #0
 8005b40:	2300      	movs	r3, #0
 8005b42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b46:	f7fa ffc7 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b4a:	b9c0      	cbnz	r0, 8005b7e <_printf_float+0x41a>
 8005b4c:	4653      	mov	r3, sl
 8005b4e:	f108 0201 	add.w	r2, r8, #1
 8005b52:	4631      	mov	r1, r6
 8005b54:	4628      	mov	r0, r5
 8005b56:	47b8      	blx	r7
 8005b58:	3001      	adds	r0, #1
 8005b5a:	d10c      	bne.n	8005b76 <_printf_float+0x412>
 8005b5c:	e65d      	b.n	800581a <_printf_float+0xb6>
 8005b5e:	2301      	movs	r3, #1
 8005b60:	465a      	mov	r2, fp
 8005b62:	4631      	mov	r1, r6
 8005b64:	4628      	mov	r0, r5
 8005b66:	47b8      	blx	r7
 8005b68:	3001      	adds	r0, #1
 8005b6a:	f43f ae56 	beq.w	800581a <_printf_float+0xb6>
 8005b6e:	f108 0801 	add.w	r8, r8, #1
 8005b72:	45d0      	cmp	r8, sl
 8005b74:	dbf3      	blt.n	8005b5e <_printf_float+0x3fa>
 8005b76:	464b      	mov	r3, r9
 8005b78:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005b7c:	e6df      	b.n	800593e <_printf_float+0x1da>
 8005b7e:	f04f 0800 	mov.w	r8, #0
 8005b82:	f104 0b1a 	add.w	fp, r4, #26
 8005b86:	e7f4      	b.n	8005b72 <_printf_float+0x40e>
 8005b88:	2301      	movs	r3, #1
 8005b8a:	4642      	mov	r2, r8
 8005b8c:	e7e1      	b.n	8005b52 <_printf_float+0x3ee>
 8005b8e:	2301      	movs	r3, #1
 8005b90:	464a      	mov	r2, r9
 8005b92:	4631      	mov	r1, r6
 8005b94:	4628      	mov	r0, r5
 8005b96:	47b8      	blx	r7
 8005b98:	3001      	adds	r0, #1
 8005b9a:	f43f ae3e 	beq.w	800581a <_printf_float+0xb6>
 8005b9e:	f108 0801 	add.w	r8, r8, #1
 8005ba2:	68e3      	ldr	r3, [r4, #12]
 8005ba4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005ba6:	1a5b      	subs	r3, r3, r1
 8005ba8:	4543      	cmp	r3, r8
 8005baa:	dcf0      	bgt.n	8005b8e <_printf_float+0x42a>
 8005bac:	e6fc      	b.n	80059a8 <_printf_float+0x244>
 8005bae:	f04f 0800 	mov.w	r8, #0
 8005bb2:	f104 0919 	add.w	r9, r4, #25
 8005bb6:	e7f4      	b.n	8005ba2 <_printf_float+0x43e>

08005bb8 <_printf_common>:
 8005bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bbc:	4616      	mov	r6, r2
 8005bbe:	4698      	mov	r8, r3
 8005bc0:	688a      	ldr	r2, [r1, #8]
 8005bc2:	690b      	ldr	r3, [r1, #16]
 8005bc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	bfb8      	it	lt
 8005bcc:	4613      	movlt	r3, r2
 8005bce:	6033      	str	r3, [r6, #0]
 8005bd0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005bd4:	4607      	mov	r7, r0
 8005bd6:	460c      	mov	r4, r1
 8005bd8:	b10a      	cbz	r2, 8005bde <_printf_common+0x26>
 8005bda:	3301      	adds	r3, #1
 8005bdc:	6033      	str	r3, [r6, #0]
 8005bde:	6823      	ldr	r3, [r4, #0]
 8005be0:	0699      	lsls	r1, r3, #26
 8005be2:	bf42      	ittt	mi
 8005be4:	6833      	ldrmi	r3, [r6, #0]
 8005be6:	3302      	addmi	r3, #2
 8005be8:	6033      	strmi	r3, [r6, #0]
 8005bea:	6825      	ldr	r5, [r4, #0]
 8005bec:	f015 0506 	ands.w	r5, r5, #6
 8005bf0:	d106      	bne.n	8005c00 <_printf_common+0x48>
 8005bf2:	f104 0a19 	add.w	sl, r4, #25
 8005bf6:	68e3      	ldr	r3, [r4, #12]
 8005bf8:	6832      	ldr	r2, [r6, #0]
 8005bfa:	1a9b      	subs	r3, r3, r2
 8005bfc:	42ab      	cmp	r3, r5
 8005bfe:	dc26      	bgt.n	8005c4e <_printf_common+0x96>
 8005c00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005c04:	6822      	ldr	r2, [r4, #0]
 8005c06:	3b00      	subs	r3, #0
 8005c08:	bf18      	it	ne
 8005c0a:	2301      	movne	r3, #1
 8005c0c:	0692      	lsls	r2, r2, #26
 8005c0e:	d42b      	bmi.n	8005c68 <_printf_common+0xb0>
 8005c10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005c14:	4641      	mov	r1, r8
 8005c16:	4638      	mov	r0, r7
 8005c18:	47c8      	blx	r9
 8005c1a:	3001      	adds	r0, #1
 8005c1c:	d01e      	beq.n	8005c5c <_printf_common+0xa4>
 8005c1e:	6823      	ldr	r3, [r4, #0]
 8005c20:	6922      	ldr	r2, [r4, #16]
 8005c22:	f003 0306 	and.w	r3, r3, #6
 8005c26:	2b04      	cmp	r3, #4
 8005c28:	bf02      	ittt	eq
 8005c2a:	68e5      	ldreq	r5, [r4, #12]
 8005c2c:	6833      	ldreq	r3, [r6, #0]
 8005c2e:	1aed      	subeq	r5, r5, r3
 8005c30:	68a3      	ldr	r3, [r4, #8]
 8005c32:	bf0c      	ite	eq
 8005c34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c38:	2500      	movne	r5, #0
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	bfc4      	itt	gt
 8005c3e:	1a9b      	subgt	r3, r3, r2
 8005c40:	18ed      	addgt	r5, r5, r3
 8005c42:	2600      	movs	r6, #0
 8005c44:	341a      	adds	r4, #26
 8005c46:	42b5      	cmp	r5, r6
 8005c48:	d11a      	bne.n	8005c80 <_printf_common+0xc8>
 8005c4a:	2000      	movs	r0, #0
 8005c4c:	e008      	b.n	8005c60 <_printf_common+0xa8>
 8005c4e:	2301      	movs	r3, #1
 8005c50:	4652      	mov	r2, sl
 8005c52:	4641      	mov	r1, r8
 8005c54:	4638      	mov	r0, r7
 8005c56:	47c8      	blx	r9
 8005c58:	3001      	adds	r0, #1
 8005c5a:	d103      	bne.n	8005c64 <_printf_common+0xac>
 8005c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c64:	3501      	adds	r5, #1
 8005c66:	e7c6      	b.n	8005bf6 <_printf_common+0x3e>
 8005c68:	18e1      	adds	r1, r4, r3
 8005c6a:	1c5a      	adds	r2, r3, #1
 8005c6c:	2030      	movs	r0, #48	@ 0x30
 8005c6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005c72:	4422      	add	r2, r4
 8005c74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005c78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005c7c:	3302      	adds	r3, #2
 8005c7e:	e7c7      	b.n	8005c10 <_printf_common+0x58>
 8005c80:	2301      	movs	r3, #1
 8005c82:	4622      	mov	r2, r4
 8005c84:	4641      	mov	r1, r8
 8005c86:	4638      	mov	r0, r7
 8005c88:	47c8      	blx	r9
 8005c8a:	3001      	adds	r0, #1
 8005c8c:	d0e6      	beq.n	8005c5c <_printf_common+0xa4>
 8005c8e:	3601      	adds	r6, #1
 8005c90:	e7d9      	b.n	8005c46 <_printf_common+0x8e>
	...

08005c94 <_printf_i>:
 8005c94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c98:	7e0f      	ldrb	r7, [r1, #24]
 8005c9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c9c:	2f78      	cmp	r7, #120	@ 0x78
 8005c9e:	4691      	mov	r9, r2
 8005ca0:	4680      	mov	r8, r0
 8005ca2:	460c      	mov	r4, r1
 8005ca4:	469a      	mov	sl, r3
 8005ca6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005caa:	d807      	bhi.n	8005cbc <_printf_i+0x28>
 8005cac:	2f62      	cmp	r7, #98	@ 0x62
 8005cae:	d80a      	bhi.n	8005cc6 <_printf_i+0x32>
 8005cb0:	2f00      	cmp	r7, #0
 8005cb2:	f000 80d2 	beq.w	8005e5a <_printf_i+0x1c6>
 8005cb6:	2f58      	cmp	r7, #88	@ 0x58
 8005cb8:	f000 80b9 	beq.w	8005e2e <_printf_i+0x19a>
 8005cbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005cc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005cc4:	e03a      	b.n	8005d3c <_printf_i+0xa8>
 8005cc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005cca:	2b15      	cmp	r3, #21
 8005ccc:	d8f6      	bhi.n	8005cbc <_printf_i+0x28>
 8005cce:	a101      	add	r1, pc, #4	@ (adr r1, 8005cd4 <_printf_i+0x40>)
 8005cd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005cd4:	08005d2d 	.word	0x08005d2d
 8005cd8:	08005d41 	.word	0x08005d41
 8005cdc:	08005cbd 	.word	0x08005cbd
 8005ce0:	08005cbd 	.word	0x08005cbd
 8005ce4:	08005cbd 	.word	0x08005cbd
 8005ce8:	08005cbd 	.word	0x08005cbd
 8005cec:	08005d41 	.word	0x08005d41
 8005cf0:	08005cbd 	.word	0x08005cbd
 8005cf4:	08005cbd 	.word	0x08005cbd
 8005cf8:	08005cbd 	.word	0x08005cbd
 8005cfc:	08005cbd 	.word	0x08005cbd
 8005d00:	08005e41 	.word	0x08005e41
 8005d04:	08005d6b 	.word	0x08005d6b
 8005d08:	08005dfb 	.word	0x08005dfb
 8005d0c:	08005cbd 	.word	0x08005cbd
 8005d10:	08005cbd 	.word	0x08005cbd
 8005d14:	08005e63 	.word	0x08005e63
 8005d18:	08005cbd 	.word	0x08005cbd
 8005d1c:	08005d6b 	.word	0x08005d6b
 8005d20:	08005cbd 	.word	0x08005cbd
 8005d24:	08005cbd 	.word	0x08005cbd
 8005d28:	08005e03 	.word	0x08005e03
 8005d2c:	6833      	ldr	r3, [r6, #0]
 8005d2e:	1d1a      	adds	r2, r3, #4
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	6032      	str	r2, [r6, #0]
 8005d34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e09d      	b.n	8005e7c <_printf_i+0x1e8>
 8005d40:	6833      	ldr	r3, [r6, #0]
 8005d42:	6820      	ldr	r0, [r4, #0]
 8005d44:	1d19      	adds	r1, r3, #4
 8005d46:	6031      	str	r1, [r6, #0]
 8005d48:	0606      	lsls	r6, r0, #24
 8005d4a:	d501      	bpl.n	8005d50 <_printf_i+0xbc>
 8005d4c:	681d      	ldr	r5, [r3, #0]
 8005d4e:	e003      	b.n	8005d58 <_printf_i+0xc4>
 8005d50:	0645      	lsls	r5, r0, #25
 8005d52:	d5fb      	bpl.n	8005d4c <_printf_i+0xb8>
 8005d54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005d58:	2d00      	cmp	r5, #0
 8005d5a:	da03      	bge.n	8005d64 <_printf_i+0xd0>
 8005d5c:	232d      	movs	r3, #45	@ 0x2d
 8005d5e:	426d      	negs	r5, r5
 8005d60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d64:	4859      	ldr	r0, [pc, #356]	@ (8005ecc <_printf_i+0x238>)
 8005d66:	230a      	movs	r3, #10
 8005d68:	e011      	b.n	8005d8e <_printf_i+0xfa>
 8005d6a:	6821      	ldr	r1, [r4, #0]
 8005d6c:	6833      	ldr	r3, [r6, #0]
 8005d6e:	0608      	lsls	r0, r1, #24
 8005d70:	f853 5b04 	ldr.w	r5, [r3], #4
 8005d74:	d402      	bmi.n	8005d7c <_printf_i+0xe8>
 8005d76:	0649      	lsls	r1, r1, #25
 8005d78:	bf48      	it	mi
 8005d7a:	b2ad      	uxthmi	r5, r5
 8005d7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005d7e:	4853      	ldr	r0, [pc, #332]	@ (8005ecc <_printf_i+0x238>)
 8005d80:	6033      	str	r3, [r6, #0]
 8005d82:	bf14      	ite	ne
 8005d84:	230a      	movne	r3, #10
 8005d86:	2308      	moveq	r3, #8
 8005d88:	2100      	movs	r1, #0
 8005d8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d8e:	6866      	ldr	r6, [r4, #4]
 8005d90:	60a6      	str	r6, [r4, #8]
 8005d92:	2e00      	cmp	r6, #0
 8005d94:	bfa2      	ittt	ge
 8005d96:	6821      	ldrge	r1, [r4, #0]
 8005d98:	f021 0104 	bicge.w	r1, r1, #4
 8005d9c:	6021      	strge	r1, [r4, #0]
 8005d9e:	b90d      	cbnz	r5, 8005da4 <_printf_i+0x110>
 8005da0:	2e00      	cmp	r6, #0
 8005da2:	d04b      	beq.n	8005e3c <_printf_i+0x1a8>
 8005da4:	4616      	mov	r6, r2
 8005da6:	fbb5 f1f3 	udiv	r1, r5, r3
 8005daa:	fb03 5711 	mls	r7, r3, r1, r5
 8005dae:	5dc7      	ldrb	r7, [r0, r7]
 8005db0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005db4:	462f      	mov	r7, r5
 8005db6:	42bb      	cmp	r3, r7
 8005db8:	460d      	mov	r5, r1
 8005dba:	d9f4      	bls.n	8005da6 <_printf_i+0x112>
 8005dbc:	2b08      	cmp	r3, #8
 8005dbe:	d10b      	bne.n	8005dd8 <_printf_i+0x144>
 8005dc0:	6823      	ldr	r3, [r4, #0]
 8005dc2:	07df      	lsls	r7, r3, #31
 8005dc4:	d508      	bpl.n	8005dd8 <_printf_i+0x144>
 8005dc6:	6923      	ldr	r3, [r4, #16]
 8005dc8:	6861      	ldr	r1, [r4, #4]
 8005dca:	4299      	cmp	r1, r3
 8005dcc:	bfde      	ittt	le
 8005dce:	2330      	movle	r3, #48	@ 0x30
 8005dd0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005dd4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005dd8:	1b92      	subs	r2, r2, r6
 8005dda:	6122      	str	r2, [r4, #16]
 8005ddc:	f8cd a000 	str.w	sl, [sp]
 8005de0:	464b      	mov	r3, r9
 8005de2:	aa03      	add	r2, sp, #12
 8005de4:	4621      	mov	r1, r4
 8005de6:	4640      	mov	r0, r8
 8005de8:	f7ff fee6 	bl	8005bb8 <_printf_common>
 8005dec:	3001      	adds	r0, #1
 8005dee:	d14a      	bne.n	8005e86 <_printf_i+0x1f2>
 8005df0:	f04f 30ff 	mov.w	r0, #4294967295
 8005df4:	b004      	add	sp, #16
 8005df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dfa:	6823      	ldr	r3, [r4, #0]
 8005dfc:	f043 0320 	orr.w	r3, r3, #32
 8005e00:	6023      	str	r3, [r4, #0]
 8005e02:	4833      	ldr	r0, [pc, #204]	@ (8005ed0 <_printf_i+0x23c>)
 8005e04:	2778      	movs	r7, #120	@ 0x78
 8005e06:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005e0a:	6823      	ldr	r3, [r4, #0]
 8005e0c:	6831      	ldr	r1, [r6, #0]
 8005e0e:	061f      	lsls	r7, r3, #24
 8005e10:	f851 5b04 	ldr.w	r5, [r1], #4
 8005e14:	d402      	bmi.n	8005e1c <_printf_i+0x188>
 8005e16:	065f      	lsls	r7, r3, #25
 8005e18:	bf48      	it	mi
 8005e1a:	b2ad      	uxthmi	r5, r5
 8005e1c:	6031      	str	r1, [r6, #0]
 8005e1e:	07d9      	lsls	r1, r3, #31
 8005e20:	bf44      	itt	mi
 8005e22:	f043 0320 	orrmi.w	r3, r3, #32
 8005e26:	6023      	strmi	r3, [r4, #0]
 8005e28:	b11d      	cbz	r5, 8005e32 <_printf_i+0x19e>
 8005e2a:	2310      	movs	r3, #16
 8005e2c:	e7ac      	b.n	8005d88 <_printf_i+0xf4>
 8005e2e:	4827      	ldr	r0, [pc, #156]	@ (8005ecc <_printf_i+0x238>)
 8005e30:	e7e9      	b.n	8005e06 <_printf_i+0x172>
 8005e32:	6823      	ldr	r3, [r4, #0]
 8005e34:	f023 0320 	bic.w	r3, r3, #32
 8005e38:	6023      	str	r3, [r4, #0]
 8005e3a:	e7f6      	b.n	8005e2a <_printf_i+0x196>
 8005e3c:	4616      	mov	r6, r2
 8005e3e:	e7bd      	b.n	8005dbc <_printf_i+0x128>
 8005e40:	6833      	ldr	r3, [r6, #0]
 8005e42:	6825      	ldr	r5, [r4, #0]
 8005e44:	6961      	ldr	r1, [r4, #20]
 8005e46:	1d18      	adds	r0, r3, #4
 8005e48:	6030      	str	r0, [r6, #0]
 8005e4a:	062e      	lsls	r6, r5, #24
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	d501      	bpl.n	8005e54 <_printf_i+0x1c0>
 8005e50:	6019      	str	r1, [r3, #0]
 8005e52:	e002      	b.n	8005e5a <_printf_i+0x1c6>
 8005e54:	0668      	lsls	r0, r5, #25
 8005e56:	d5fb      	bpl.n	8005e50 <_printf_i+0x1bc>
 8005e58:	8019      	strh	r1, [r3, #0]
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	6123      	str	r3, [r4, #16]
 8005e5e:	4616      	mov	r6, r2
 8005e60:	e7bc      	b.n	8005ddc <_printf_i+0x148>
 8005e62:	6833      	ldr	r3, [r6, #0]
 8005e64:	1d1a      	adds	r2, r3, #4
 8005e66:	6032      	str	r2, [r6, #0]
 8005e68:	681e      	ldr	r6, [r3, #0]
 8005e6a:	6862      	ldr	r2, [r4, #4]
 8005e6c:	2100      	movs	r1, #0
 8005e6e:	4630      	mov	r0, r6
 8005e70:	f7fa f9b6 	bl	80001e0 <memchr>
 8005e74:	b108      	cbz	r0, 8005e7a <_printf_i+0x1e6>
 8005e76:	1b80      	subs	r0, r0, r6
 8005e78:	6060      	str	r0, [r4, #4]
 8005e7a:	6863      	ldr	r3, [r4, #4]
 8005e7c:	6123      	str	r3, [r4, #16]
 8005e7e:	2300      	movs	r3, #0
 8005e80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e84:	e7aa      	b.n	8005ddc <_printf_i+0x148>
 8005e86:	6923      	ldr	r3, [r4, #16]
 8005e88:	4632      	mov	r2, r6
 8005e8a:	4649      	mov	r1, r9
 8005e8c:	4640      	mov	r0, r8
 8005e8e:	47d0      	blx	sl
 8005e90:	3001      	adds	r0, #1
 8005e92:	d0ad      	beq.n	8005df0 <_printf_i+0x15c>
 8005e94:	6823      	ldr	r3, [r4, #0]
 8005e96:	079b      	lsls	r3, r3, #30
 8005e98:	d413      	bmi.n	8005ec2 <_printf_i+0x22e>
 8005e9a:	68e0      	ldr	r0, [r4, #12]
 8005e9c:	9b03      	ldr	r3, [sp, #12]
 8005e9e:	4298      	cmp	r0, r3
 8005ea0:	bfb8      	it	lt
 8005ea2:	4618      	movlt	r0, r3
 8005ea4:	e7a6      	b.n	8005df4 <_printf_i+0x160>
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	4632      	mov	r2, r6
 8005eaa:	4649      	mov	r1, r9
 8005eac:	4640      	mov	r0, r8
 8005eae:	47d0      	blx	sl
 8005eb0:	3001      	adds	r0, #1
 8005eb2:	d09d      	beq.n	8005df0 <_printf_i+0x15c>
 8005eb4:	3501      	adds	r5, #1
 8005eb6:	68e3      	ldr	r3, [r4, #12]
 8005eb8:	9903      	ldr	r1, [sp, #12]
 8005eba:	1a5b      	subs	r3, r3, r1
 8005ebc:	42ab      	cmp	r3, r5
 8005ebe:	dcf2      	bgt.n	8005ea6 <_printf_i+0x212>
 8005ec0:	e7eb      	b.n	8005e9a <_printf_i+0x206>
 8005ec2:	2500      	movs	r5, #0
 8005ec4:	f104 0619 	add.w	r6, r4, #25
 8005ec8:	e7f5      	b.n	8005eb6 <_printf_i+0x222>
 8005eca:	bf00      	nop
 8005ecc:	080098ea 	.word	0x080098ea
 8005ed0:	080098fb 	.word	0x080098fb

08005ed4 <std>:
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	b510      	push	{r4, lr}
 8005ed8:	4604      	mov	r4, r0
 8005eda:	e9c0 3300 	strd	r3, r3, [r0]
 8005ede:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ee2:	6083      	str	r3, [r0, #8]
 8005ee4:	8181      	strh	r1, [r0, #12]
 8005ee6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ee8:	81c2      	strh	r2, [r0, #14]
 8005eea:	6183      	str	r3, [r0, #24]
 8005eec:	4619      	mov	r1, r3
 8005eee:	2208      	movs	r2, #8
 8005ef0:	305c      	adds	r0, #92	@ 0x5c
 8005ef2:	f000 f9a9 	bl	8006248 <memset>
 8005ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8005f2c <std+0x58>)
 8005ef8:	6263      	str	r3, [r4, #36]	@ 0x24
 8005efa:	4b0d      	ldr	r3, [pc, #52]	@ (8005f30 <std+0x5c>)
 8005efc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005efe:	4b0d      	ldr	r3, [pc, #52]	@ (8005f34 <std+0x60>)
 8005f00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f02:	4b0d      	ldr	r3, [pc, #52]	@ (8005f38 <std+0x64>)
 8005f04:	6323      	str	r3, [r4, #48]	@ 0x30
 8005f06:	4b0d      	ldr	r3, [pc, #52]	@ (8005f3c <std+0x68>)
 8005f08:	6224      	str	r4, [r4, #32]
 8005f0a:	429c      	cmp	r4, r3
 8005f0c:	d006      	beq.n	8005f1c <std+0x48>
 8005f0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005f12:	4294      	cmp	r4, r2
 8005f14:	d002      	beq.n	8005f1c <std+0x48>
 8005f16:	33d0      	adds	r3, #208	@ 0xd0
 8005f18:	429c      	cmp	r4, r3
 8005f1a:	d105      	bne.n	8005f28 <std+0x54>
 8005f1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005f20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f24:	f000 ba0c 	b.w	8006340 <__retarget_lock_init_recursive>
 8005f28:	bd10      	pop	{r4, pc}
 8005f2a:	bf00      	nop
 8005f2c:	08006099 	.word	0x08006099
 8005f30:	080060bb 	.word	0x080060bb
 8005f34:	080060f3 	.word	0x080060f3
 8005f38:	08006117 	.word	0x08006117
 8005f3c:	20001938 	.word	0x20001938

08005f40 <stdio_exit_handler>:
 8005f40:	4a02      	ldr	r2, [pc, #8]	@ (8005f4c <stdio_exit_handler+0xc>)
 8005f42:	4903      	ldr	r1, [pc, #12]	@ (8005f50 <stdio_exit_handler+0x10>)
 8005f44:	4803      	ldr	r0, [pc, #12]	@ (8005f54 <stdio_exit_handler+0x14>)
 8005f46:	f000 b869 	b.w	800601c <_fwalk_sglue>
 8005f4a:	bf00      	nop
 8005f4c:	20000020 	.word	0x20000020
 8005f50:	08007f21 	.word	0x08007f21
 8005f54:	20000030 	.word	0x20000030

08005f58 <cleanup_stdio>:
 8005f58:	6841      	ldr	r1, [r0, #4]
 8005f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8005f8c <cleanup_stdio+0x34>)
 8005f5c:	4299      	cmp	r1, r3
 8005f5e:	b510      	push	{r4, lr}
 8005f60:	4604      	mov	r4, r0
 8005f62:	d001      	beq.n	8005f68 <cleanup_stdio+0x10>
 8005f64:	f001 ffdc 	bl	8007f20 <_fflush_r>
 8005f68:	68a1      	ldr	r1, [r4, #8]
 8005f6a:	4b09      	ldr	r3, [pc, #36]	@ (8005f90 <cleanup_stdio+0x38>)
 8005f6c:	4299      	cmp	r1, r3
 8005f6e:	d002      	beq.n	8005f76 <cleanup_stdio+0x1e>
 8005f70:	4620      	mov	r0, r4
 8005f72:	f001 ffd5 	bl	8007f20 <_fflush_r>
 8005f76:	68e1      	ldr	r1, [r4, #12]
 8005f78:	4b06      	ldr	r3, [pc, #24]	@ (8005f94 <cleanup_stdio+0x3c>)
 8005f7a:	4299      	cmp	r1, r3
 8005f7c:	d004      	beq.n	8005f88 <cleanup_stdio+0x30>
 8005f7e:	4620      	mov	r0, r4
 8005f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f84:	f001 bfcc 	b.w	8007f20 <_fflush_r>
 8005f88:	bd10      	pop	{r4, pc}
 8005f8a:	bf00      	nop
 8005f8c:	20001938 	.word	0x20001938
 8005f90:	200019a0 	.word	0x200019a0
 8005f94:	20001a08 	.word	0x20001a08

08005f98 <global_stdio_init.part.0>:
 8005f98:	b510      	push	{r4, lr}
 8005f9a:	4b0b      	ldr	r3, [pc, #44]	@ (8005fc8 <global_stdio_init.part.0+0x30>)
 8005f9c:	4c0b      	ldr	r4, [pc, #44]	@ (8005fcc <global_stdio_init.part.0+0x34>)
 8005f9e:	4a0c      	ldr	r2, [pc, #48]	@ (8005fd0 <global_stdio_init.part.0+0x38>)
 8005fa0:	601a      	str	r2, [r3, #0]
 8005fa2:	4620      	mov	r0, r4
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	2104      	movs	r1, #4
 8005fa8:	f7ff ff94 	bl	8005ed4 <std>
 8005fac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	2109      	movs	r1, #9
 8005fb4:	f7ff ff8e 	bl	8005ed4 <std>
 8005fb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005fbc:	2202      	movs	r2, #2
 8005fbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fc2:	2112      	movs	r1, #18
 8005fc4:	f7ff bf86 	b.w	8005ed4 <std>
 8005fc8:	20001a70 	.word	0x20001a70
 8005fcc:	20001938 	.word	0x20001938
 8005fd0:	08005f41 	.word	0x08005f41

08005fd4 <__sfp_lock_acquire>:
 8005fd4:	4801      	ldr	r0, [pc, #4]	@ (8005fdc <__sfp_lock_acquire+0x8>)
 8005fd6:	f000 b9b4 	b.w	8006342 <__retarget_lock_acquire_recursive>
 8005fda:	bf00      	nop
 8005fdc:	20001a79 	.word	0x20001a79

08005fe0 <__sfp_lock_release>:
 8005fe0:	4801      	ldr	r0, [pc, #4]	@ (8005fe8 <__sfp_lock_release+0x8>)
 8005fe2:	f000 b9af 	b.w	8006344 <__retarget_lock_release_recursive>
 8005fe6:	bf00      	nop
 8005fe8:	20001a79 	.word	0x20001a79

08005fec <__sinit>:
 8005fec:	b510      	push	{r4, lr}
 8005fee:	4604      	mov	r4, r0
 8005ff0:	f7ff fff0 	bl	8005fd4 <__sfp_lock_acquire>
 8005ff4:	6a23      	ldr	r3, [r4, #32]
 8005ff6:	b11b      	cbz	r3, 8006000 <__sinit+0x14>
 8005ff8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ffc:	f7ff bff0 	b.w	8005fe0 <__sfp_lock_release>
 8006000:	4b04      	ldr	r3, [pc, #16]	@ (8006014 <__sinit+0x28>)
 8006002:	6223      	str	r3, [r4, #32]
 8006004:	4b04      	ldr	r3, [pc, #16]	@ (8006018 <__sinit+0x2c>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1f5      	bne.n	8005ff8 <__sinit+0xc>
 800600c:	f7ff ffc4 	bl	8005f98 <global_stdio_init.part.0>
 8006010:	e7f2      	b.n	8005ff8 <__sinit+0xc>
 8006012:	bf00      	nop
 8006014:	08005f59 	.word	0x08005f59
 8006018:	20001a70 	.word	0x20001a70

0800601c <_fwalk_sglue>:
 800601c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006020:	4607      	mov	r7, r0
 8006022:	4688      	mov	r8, r1
 8006024:	4614      	mov	r4, r2
 8006026:	2600      	movs	r6, #0
 8006028:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800602c:	f1b9 0901 	subs.w	r9, r9, #1
 8006030:	d505      	bpl.n	800603e <_fwalk_sglue+0x22>
 8006032:	6824      	ldr	r4, [r4, #0]
 8006034:	2c00      	cmp	r4, #0
 8006036:	d1f7      	bne.n	8006028 <_fwalk_sglue+0xc>
 8006038:	4630      	mov	r0, r6
 800603a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800603e:	89ab      	ldrh	r3, [r5, #12]
 8006040:	2b01      	cmp	r3, #1
 8006042:	d907      	bls.n	8006054 <_fwalk_sglue+0x38>
 8006044:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006048:	3301      	adds	r3, #1
 800604a:	d003      	beq.n	8006054 <_fwalk_sglue+0x38>
 800604c:	4629      	mov	r1, r5
 800604e:	4638      	mov	r0, r7
 8006050:	47c0      	blx	r8
 8006052:	4306      	orrs	r6, r0
 8006054:	3568      	adds	r5, #104	@ 0x68
 8006056:	e7e9      	b.n	800602c <_fwalk_sglue+0x10>

08006058 <siprintf>:
 8006058:	b40e      	push	{r1, r2, r3}
 800605a:	b500      	push	{lr}
 800605c:	b09c      	sub	sp, #112	@ 0x70
 800605e:	ab1d      	add	r3, sp, #116	@ 0x74
 8006060:	9002      	str	r0, [sp, #8]
 8006062:	9006      	str	r0, [sp, #24]
 8006064:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006068:	4809      	ldr	r0, [pc, #36]	@ (8006090 <siprintf+0x38>)
 800606a:	9107      	str	r1, [sp, #28]
 800606c:	9104      	str	r1, [sp, #16]
 800606e:	4909      	ldr	r1, [pc, #36]	@ (8006094 <siprintf+0x3c>)
 8006070:	f853 2b04 	ldr.w	r2, [r3], #4
 8006074:	9105      	str	r1, [sp, #20]
 8006076:	6800      	ldr	r0, [r0, #0]
 8006078:	9301      	str	r3, [sp, #4]
 800607a:	a902      	add	r1, sp, #8
 800607c:	f001 fc8e 	bl	800799c <_svfiprintf_r>
 8006080:	9b02      	ldr	r3, [sp, #8]
 8006082:	2200      	movs	r2, #0
 8006084:	701a      	strb	r2, [r3, #0]
 8006086:	b01c      	add	sp, #112	@ 0x70
 8006088:	f85d eb04 	ldr.w	lr, [sp], #4
 800608c:	b003      	add	sp, #12
 800608e:	4770      	bx	lr
 8006090:	2000002c 	.word	0x2000002c
 8006094:	ffff0208 	.word	0xffff0208

08006098 <__sread>:
 8006098:	b510      	push	{r4, lr}
 800609a:	460c      	mov	r4, r1
 800609c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060a0:	f000 f900 	bl	80062a4 <_read_r>
 80060a4:	2800      	cmp	r0, #0
 80060a6:	bfab      	itete	ge
 80060a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80060aa:	89a3      	ldrhlt	r3, [r4, #12]
 80060ac:	181b      	addge	r3, r3, r0
 80060ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80060b2:	bfac      	ite	ge
 80060b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80060b6:	81a3      	strhlt	r3, [r4, #12]
 80060b8:	bd10      	pop	{r4, pc}

080060ba <__swrite>:
 80060ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060be:	461f      	mov	r7, r3
 80060c0:	898b      	ldrh	r3, [r1, #12]
 80060c2:	05db      	lsls	r3, r3, #23
 80060c4:	4605      	mov	r5, r0
 80060c6:	460c      	mov	r4, r1
 80060c8:	4616      	mov	r6, r2
 80060ca:	d505      	bpl.n	80060d8 <__swrite+0x1e>
 80060cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060d0:	2302      	movs	r3, #2
 80060d2:	2200      	movs	r2, #0
 80060d4:	f000 f8d4 	bl	8006280 <_lseek_r>
 80060d8:	89a3      	ldrh	r3, [r4, #12]
 80060da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060e2:	81a3      	strh	r3, [r4, #12]
 80060e4:	4632      	mov	r2, r6
 80060e6:	463b      	mov	r3, r7
 80060e8:	4628      	mov	r0, r5
 80060ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060ee:	f000 b8eb 	b.w	80062c8 <_write_r>

080060f2 <__sseek>:
 80060f2:	b510      	push	{r4, lr}
 80060f4:	460c      	mov	r4, r1
 80060f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060fa:	f000 f8c1 	bl	8006280 <_lseek_r>
 80060fe:	1c43      	adds	r3, r0, #1
 8006100:	89a3      	ldrh	r3, [r4, #12]
 8006102:	bf15      	itete	ne
 8006104:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006106:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800610a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800610e:	81a3      	strheq	r3, [r4, #12]
 8006110:	bf18      	it	ne
 8006112:	81a3      	strhne	r3, [r4, #12]
 8006114:	bd10      	pop	{r4, pc}

08006116 <__sclose>:
 8006116:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800611a:	f000 b8a1 	b.w	8006260 <_close_r>

0800611e <__swbuf_r>:
 800611e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006120:	460e      	mov	r6, r1
 8006122:	4614      	mov	r4, r2
 8006124:	4605      	mov	r5, r0
 8006126:	b118      	cbz	r0, 8006130 <__swbuf_r+0x12>
 8006128:	6a03      	ldr	r3, [r0, #32]
 800612a:	b90b      	cbnz	r3, 8006130 <__swbuf_r+0x12>
 800612c:	f7ff ff5e 	bl	8005fec <__sinit>
 8006130:	69a3      	ldr	r3, [r4, #24]
 8006132:	60a3      	str	r3, [r4, #8]
 8006134:	89a3      	ldrh	r3, [r4, #12]
 8006136:	071a      	lsls	r2, r3, #28
 8006138:	d501      	bpl.n	800613e <__swbuf_r+0x20>
 800613a:	6923      	ldr	r3, [r4, #16]
 800613c:	b943      	cbnz	r3, 8006150 <__swbuf_r+0x32>
 800613e:	4621      	mov	r1, r4
 8006140:	4628      	mov	r0, r5
 8006142:	f000 f82b 	bl	800619c <__swsetup_r>
 8006146:	b118      	cbz	r0, 8006150 <__swbuf_r+0x32>
 8006148:	f04f 37ff 	mov.w	r7, #4294967295
 800614c:	4638      	mov	r0, r7
 800614e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	6922      	ldr	r2, [r4, #16]
 8006154:	1a98      	subs	r0, r3, r2
 8006156:	6963      	ldr	r3, [r4, #20]
 8006158:	b2f6      	uxtb	r6, r6
 800615a:	4283      	cmp	r3, r0
 800615c:	4637      	mov	r7, r6
 800615e:	dc05      	bgt.n	800616c <__swbuf_r+0x4e>
 8006160:	4621      	mov	r1, r4
 8006162:	4628      	mov	r0, r5
 8006164:	f001 fedc 	bl	8007f20 <_fflush_r>
 8006168:	2800      	cmp	r0, #0
 800616a:	d1ed      	bne.n	8006148 <__swbuf_r+0x2a>
 800616c:	68a3      	ldr	r3, [r4, #8]
 800616e:	3b01      	subs	r3, #1
 8006170:	60a3      	str	r3, [r4, #8]
 8006172:	6823      	ldr	r3, [r4, #0]
 8006174:	1c5a      	adds	r2, r3, #1
 8006176:	6022      	str	r2, [r4, #0]
 8006178:	701e      	strb	r6, [r3, #0]
 800617a:	6962      	ldr	r2, [r4, #20]
 800617c:	1c43      	adds	r3, r0, #1
 800617e:	429a      	cmp	r2, r3
 8006180:	d004      	beq.n	800618c <__swbuf_r+0x6e>
 8006182:	89a3      	ldrh	r3, [r4, #12]
 8006184:	07db      	lsls	r3, r3, #31
 8006186:	d5e1      	bpl.n	800614c <__swbuf_r+0x2e>
 8006188:	2e0a      	cmp	r6, #10
 800618a:	d1df      	bne.n	800614c <__swbuf_r+0x2e>
 800618c:	4621      	mov	r1, r4
 800618e:	4628      	mov	r0, r5
 8006190:	f001 fec6 	bl	8007f20 <_fflush_r>
 8006194:	2800      	cmp	r0, #0
 8006196:	d0d9      	beq.n	800614c <__swbuf_r+0x2e>
 8006198:	e7d6      	b.n	8006148 <__swbuf_r+0x2a>
	...

0800619c <__swsetup_r>:
 800619c:	b538      	push	{r3, r4, r5, lr}
 800619e:	4b29      	ldr	r3, [pc, #164]	@ (8006244 <__swsetup_r+0xa8>)
 80061a0:	4605      	mov	r5, r0
 80061a2:	6818      	ldr	r0, [r3, #0]
 80061a4:	460c      	mov	r4, r1
 80061a6:	b118      	cbz	r0, 80061b0 <__swsetup_r+0x14>
 80061a8:	6a03      	ldr	r3, [r0, #32]
 80061aa:	b90b      	cbnz	r3, 80061b0 <__swsetup_r+0x14>
 80061ac:	f7ff ff1e 	bl	8005fec <__sinit>
 80061b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061b4:	0719      	lsls	r1, r3, #28
 80061b6:	d422      	bmi.n	80061fe <__swsetup_r+0x62>
 80061b8:	06da      	lsls	r2, r3, #27
 80061ba:	d407      	bmi.n	80061cc <__swsetup_r+0x30>
 80061bc:	2209      	movs	r2, #9
 80061be:	602a      	str	r2, [r5, #0]
 80061c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061c4:	81a3      	strh	r3, [r4, #12]
 80061c6:	f04f 30ff 	mov.w	r0, #4294967295
 80061ca:	e033      	b.n	8006234 <__swsetup_r+0x98>
 80061cc:	0758      	lsls	r0, r3, #29
 80061ce:	d512      	bpl.n	80061f6 <__swsetup_r+0x5a>
 80061d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061d2:	b141      	cbz	r1, 80061e6 <__swsetup_r+0x4a>
 80061d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061d8:	4299      	cmp	r1, r3
 80061da:	d002      	beq.n	80061e2 <__swsetup_r+0x46>
 80061dc:	4628      	mov	r0, r5
 80061de:	f000 feff 	bl	8006fe0 <_free_r>
 80061e2:	2300      	movs	r3, #0
 80061e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80061e6:	89a3      	ldrh	r3, [r4, #12]
 80061e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80061ec:	81a3      	strh	r3, [r4, #12]
 80061ee:	2300      	movs	r3, #0
 80061f0:	6063      	str	r3, [r4, #4]
 80061f2:	6923      	ldr	r3, [r4, #16]
 80061f4:	6023      	str	r3, [r4, #0]
 80061f6:	89a3      	ldrh	r3, [r4, #12]
 80061f8:	f043 0308 	orr.w	r3, r3, #8
 80061fc:	81a3      	strh	r3, [r4, #12]
 80061fe:	6923      	ldr	r3, [r4, #16]
 8006200:	b94b      	cbnz	r3, 8006216 <__swsetup_r+0x7a>
 8006202:	89a3      	ldrh	r3, [r4, #12]
 8006204:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800620c:	d003      	beq.n	8006216 <__swsetup_r+0x7a>
 800620e:	4621      	mov	r1, r4
 8006210:	4628      	mov	r0, r5
 8006212:	f001 fed3 	bl	8007fbc <__smakebuf_r>
 8006216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800621a:	f013 0201 	ands.w	r2, r3, #1
 800621e:	d00a      	beq.n	8006236 <__swsetup_r+0x9a>
 8006220:	2200      	movs	r2, #0
 8006222:	60a2      	str	r2, [r4, #8]
 8006224:	6962      	ldr	r2, [r4, #20]
 8006226:	4252      	negs	r2, r2
 8006228:	61a2      	str	r2, [r4, #24]
 800622a:	6922      	ldr	r2, [r4, #16]
 800622c:	b942      	cbnz	r2, 8006240 <__swsetup_r+0xa4>
 800622e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006232:	d1c5      	bne.n	80061c0 <__swsetup_r+0x24>
 8006234:	bd38      	pop	{r3, r4, r5, pc}
 8006236:	0799      	lsls	r1, r3, #30
 8006238:	bf58      	it	pl
 800623a:	6962      	ldrpl	r2, [r4, #20]
 800623c:	60a2      	str	r2, [r4, #8]
 800623e:	e7f4      	b.n	800622a <__swsetup_r+0x8e>
 8006240:	2000      	movs	r0, #0
 8006242:	e7f7      	b.n	8006234 <__swsetup_r+0x98>
 8006244:	2000002c 	.word	0x2000002c

08006248 <memset>:
 8006248:	4402      	add	r2, r0
 800624a:	4603      	mov	r3, r0
 800624c:	4293      	cmp	r3, r2
 800624e:	d100      	bne.n	8006252 <memset+0xa>
 8006250:	4770      	bx	lr
 8006252:	f803 1b01 	strb.w	r1, [r3], #1
 8006256:	e7f9      	b.n	800624c <memset+0x4>

08006258 <_localeconv_r>:
 8006258:	4800      	ldr	r0, [pc, #0]	@ (800625c <_localeconv_r+0x4>)
 800625a:	4770      	bx	lr
 800625c:	2000016c 	.word	0x2000016c

08006260 <_close_r>:
 8006260:	b538      	push	{r3, r4, r5, lr}
 8006262:	4d06      	ldr	r5, [pc, #24]	@ (800627c <_close_r+0x1c>)
 8006264:	2300      	movs	r3, #0
 8006266:	4604      	mov	r4, r0
 8006268:	4608      	mov	r0, r1
 800626a:	602b      	str	r3, [r5, #0]
 800626c:	f7fc f978 	bl	8002560 <_close>
 8006270:	1c43      	adds	r3, r0, #1
 8006272:	d102      	bne.n	800627a <_close_r+0x1a>
 8006274:	682b      	ldr	r3, [r5, #0]
 8006276:	b103      	cbz	r3, 800627a <_close_r+0x1a>
 8006278:	6023      	str	r3, [r4, #0]
 800627a:	bd38      	pop	{r3, r4, r5, pc}
 800627c:	20001a74 	.word	0x20001a74

08006280 <_lseek_r>:
 8006280:	b538      	push	{r3, r4, r5, lr}
 8006282:	4d07      	ldr	r5, [pc, #28]	@ (80062a0 <_lseek_r+0x20>)
 8006284:	4604      	mov	r4, r0
 8006286:	4608      	mov	r0, r1
 8006288:	4611      	mov	r1, r2
 800628a:	2200      	movs	r2, #0
 800628c:	602a      	str	r2, [r5, #0]
 800628e:	461a      	mov	r2, r3
 8006290:	f7fc f98d 	bl	80025ae <_lseek>
 8006294:	1c43      	adds	r3, r0, #1
 8006296:	d102      	bne.n	800629e <_lseek_r+0x1e>
 8006298:	682b      	ldr	r3, [r5, #0]
 800629a:	b103      	cbz	r3, 800629e <_lseek_r+0x1e>
 800629c:	6023      	str	r3, [r4, #0]
 800629e:	bd38      	pop	{r3, r4, r5, pc}
 80062a0:	20001a74 	.word	0x20001a74

080062a4 <_read_r>:
 80062a4:	b538      	push	{r3, r4, r5, lr}
 80062a6:	4d07      	ldr	r5, [pc, #28]	@ (80062c4 <_read_r+0x20>)
 80062a8:	4604      	mov	r4, r0
 80062aa:	4608      	mov	r0, r1
 80062ac:	4611      	mov	r1, r2
 80062ae:	2200      	movs	r2, #0
 80062b0:	602a      	str	r2, [r5, #0]
 80062b2:	461a      	mov	r2, r3
 80062b4:	f7fc f91b 	bl	80024ee <_read>
 80062b8:	1c43      	adds	r3, r0, #1
 80062ba:	d102      	bne.n	80062c2 <_read_r+0x1e>
 80062bc:	682b      	ldr	r3, [r5, #0]
 80062be:	b103      	cbz	r3, 80062c2 <_read_r+0x1e>
 80062c0:	6023      	str	r3, [r4, #0]
 80062c2:	bd38      	pop	{r3, r4, r5, pc}
 80062c4:	20001a74 	.word	0x20001a74

080062c8 <_write_r>:
 80062c8:	b538      	push	{r3, r4, r5, lr}
 80062ca:	4d07      	ldr	r5, [pc, #28]	@ (80062e8 <_write_r+0x20>)
 80062cc:	4604      	mov	r4, r0
 80062ce:	4608      	mov	r0, r1
 80062d0:	4611      	mov	r1, r2
 80062d2:	2200      	movs	r2, #0
 80062d4:	602a      	str	r2, [r5, #0]
 80062d6:	461a      	mov	r2, r3
 80062d8:	f7fc f926 	bl	8002528 <_write>
 80062dc:	1c43      	adds	r3, r0, #1
 80062de:	d102      	bne.n	80062e6 <_write_r+0x1e>
 80062e0:	682b      	ldr	r3, [r5, #0]
 80062e2:	b103      	cbz	r3, 80062e6 <_write_r+0x1e>
 80062e4:	6023      	str	r3, [r4, #0]
 80062e6:	bd38      	pop	{r3, r4, r5, pc}
 80062e8:	20001a74 	.word	0x20001a74

080062ec <__errno>:
 80062ec:	4b01      	ldr	r3, [pc, #4]	@ (80062f4 <__errno+0x8>)
 80062ee:	6818      	ldr	r0, [r3, #0]
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	2000002c 	.word	0x2000002c

080062f8 <__libc_init_array>:
 80062f8:	b570      	push	{r4, r5, r6, lr}
 80062fa:	4d0d      	ldr	r5, [pc, #52]	@ (8006330 <__libc_init_array+0x38>)
 80062fc:	4c0d      	ldr	r4, [pc, #52]	@ (8006334 <__libc_init_array+0x3c>)
 80062fe:	1b64      	subs	r4, r4, r5
 8006300:	10a4      	asrs	r4, r4, #2
 8006302:	2600      	movs	r6, #0
 8006304:	42a6      	cmp	r6, r4
 8006306:	d109      	bne.n	800631c <__libc_init_array+0x24>
 8006308:	4d0b      	ldr	r5, [pc, #44]	@ (8006338 <__libc_init_array+0x40>)
 800630a:	4c0c      	ldr	r4, [pc, #48]	@ (800633c <__libc_init_array+0x44>)
 800630c:	f001 ffd2 	bl	80082b4 <_init>
 8006310:	1b64      	subs	r4, r4, r5
 8006312:	10a4      	asrs	r4, r4, #2
 8006314:	2600      	movs	r6, #0
 8006316:	42a6      	cmp	r6, r4
 8006318:	d105      	bne.n	8006326 <__libc_init_array+0x2e>
 800631a:	bd70      	pop	{r4, r5, r6, pc}
 800631c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006320:	4798      	blx	r3
 8006322:	3601      	adds	r6, #1
 8006324:	e7ee      	b.n	8006304 <__libc_init_array+0xc>
 8006326:	f855 3b04 	ldr.w	r3, [r5], #4
 800632a:	4798      	blx	r3
 800632c:	3601      	adds	r6, #1
 800632e:	e7f2      	b.n	8006316 <__libc_init_array+0x1e>
 8006330:	08009c50 	.word	0x08009c50
 8006334:	08009c50 	.word	0x08009c50
 8006338:	08009c50 	.word	0x08009c50
 800633c:	08009c54 	.word	0x08009c54

08006340 <__retarget_lock_init_recursive>:
 8006340:	4770      	bx	lr

08006342 <__retarget_lock_acquire_recursive>:
 8006342:	4770      	bx	lr

08006344 <__retarget_lock_release_recursive>:
 8006344:	4770      	bx	lr

08006346 <quorem>:
 8006346:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800634a:	6903      	ldr	r3, [r0, #16]
 800634c:	690c      	ldr	r4, [r1, #16]
 800634e:	42a3      	cmp	r3, r4
 8006350:	4607      	mov	r7, r0
 8006352:	db7e      	blt.n	8006452 <quorem+0x10c>
 8006354:	3c01      	subs	r4, #1
 8006356:	f101 0814 	add.w	r8, r1, #20
 800635a:	00a3      	lsls	r3, r4, #2
 800635c:	f100 0514 	add.w	r5, r0, #20
 8006360:	9300      	str	r3, [sp, #0]
 8006362:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006366:	9301      	str	r3, [sp, #4]
 8006368:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800636c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006370:	3301      	adds	r3, #1
 8006372:	429a      	cmp	r2, r3
 8006374:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006378:	fbb2 f6f3 	udiv	r6, r2, r3
 800637c:	d32e      	bcc.n	80063dc <quorem+0x96>
 800637e:	f04f 0a00 	mov.w	sl, #0
 8006382:	46c4      	mov	ip, r8
 8006384:	46ae      	mov	lr, r5
 8006386:	46d3      	mov	fp, sl
 8006388:	f85c 3b04 	ldr.w	r3, [ip], #4
 800638c:	b298      	uxth	r0, r3
 800638e:	fb06 a000 	mla	r0, r6, r0, sl
 8006392:	0c02      	lsrs	r2, r0, #16
 8006394:	0c1b      	lsrs	r3, r3, #16
 8006396:	fb06 2303 	mla	r3, r6, r3, r2
 800639a:	f8de 2000 	ldr.w	r2, [lr]
 800639e:	b280      	uxth	r0, r0
 80063a0:	b292      	uxth	r2, r2
 80063a2:	1a12      	subs	r2, r2, r0
 80063a4:	445a      	add	r2, fp
 80063a6:	f8de 0000 	ldr.w	r0, [lr]
 80063aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80063b4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80063b8:	b292      	uxth	r2, r2
 80063ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80063be:	45e1      	cmp	r9, ip
 80063c0:	f84e 2b04 	str.w	r2, [lr], #4
 80063c4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80063c8:	d2de      	bcs.n	8006388 <quorem+0x42>
 80063ca:	9b00      	ldr	r3, [sp, #0]
 80063cc:	58eb      	ldr	r3, [r5, r3]
 80063ce:	b92b      	cbnz	r3, 80063dc <quorem+0x96>
 80063d0:	9b01      	ldr	r3, [sp, #4]
 80063d2:	3b04      	subs	r3, #4
 80063d4:	429d      	cmp	r5, r3
 80063d6:	461a      	mov	r2, r3
 80063d8:	d32f      	bcc.n	800643a <quorem+0xf4>
 80063da:	613c      	str	r4, [r7, #16]
 80063dc:	4638      	mov	r0, r7
 80063de:	f001 f979 	bl	80076d4 <__mcmp>
 80063e2:	2800      	cmp	r0, #0
 80063e4:	db25      	blt.n	8006432 <quorem+0xec>
 80063e6:	4629      	mov	r1, r5
 80063e8:	2000      	movs	r0, #0
 80063ea:	f858 2b04 	ldr.w	r2, [r8], #4
 80063ee:	f8d1 c000 	ldr.w	ip, [r1]
 80063f2:	fa1f fe82 	uxth.w	lr, r2
 80063f6:	fa1f f38c 	uxth.w	r3, ip
 80063fa:	eba3 030e 	sub.w	r3, r3, lr
 80063fe:	4403      	add	r3, r0
 8006400:	0c12      	lsrs	r2, r2, #16
 8006402:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006406:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800640a:	b29b      	uxth	r3, r3
 800640c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006410:	45c1      	cmp	r9, r8
 8006412:	f841 3b04 	str.w	r3, [r1], #4
 8006416:	ea4f 4022 	mov.w	r0, r2, asr #16
 800641a:	d2e6      	bcs.n	80063ea <quorem+0xa4>
 800641c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006420:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006424:	b922      	cbnz	r2, 8006430 <quorem+0xea>
 8006426:	3b04      	subs	r3, #4
 8006428:	429d      	cmp	r5, r3
 800642a:	461a      	mov	r2, r3
 800642c:	d30b      	bcc.n	8006446 <quorem+0x100>
 800642e:	613c      	str	r4, [r7, #16]
 8006430:	3601      	adds	r6, #1
 8006432:	4630      	mov	r0, r6
 8006434:	b003      	add	sp, #12
 8006436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800643a:	6812      	ldr	r2, [r2, #0]
 800643c:	3b04      	subs	r3, #4
 800643e:	2a00      	cmp	r2, #0
 8006440:	d1cb      	bne.n	80063da <quorem+0x94>
 8006442:	3c01      	subs	r4, #1
 8006444:	e7c6      	b.n	80063d4 <quorem+0x8e>
 8006446:	6812      	ldr	r2, [r2, #0]
 8006448:	3b04      	subs	r3, #4
 800644a:	2a00      	cmp	r2, #0
 800644c:	d1ef      	bne.n	800642e <quorem+0xe8>
 800644e:	3c01      	subs	r4, #1
 8006450:	e7ea      	b.n	8006428 <quorem+0xe2>
 8006452:	2000      	movs	r0, #0
 8006454:	e7ee      	b.n	8006434 <quorem+0xee>
	...

08006458 <_dtoa_r>:
 8006458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800645c:	69c7      	ldr	r7, [r0, #28]
 800645e:	b099      	sub	sp, #100	@ 0x64
 8006460:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006464:	ec55 4b10 	vmov	r4, r5, d0
 8006468:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800646a:	9109      	str	r1, [sp, #36]	@ 0x24
 800646c:	4683      	mov	fp, r0
 800646e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006470:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006472:	b97f      	cbnz	r7, 8006494 <_dtoa_r+0x3c>
 8006474:	2010      	movs	r0, #16
 8006476:	f000 fdfd 	bl	8007074 <malloc>
 800647a:	4602      	mov	r2, r0
 800647c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006480:	b920      	cbnz	r0, 800648c <_dtoa_r+0x34>
 8006482:	4ba7      	ldr	r3, [pc, #668]	@ (8006720 <_dtoa_r+0x2c8>)
 8006484:	21ef      	movs	r1, #239	@ 0xef
 8006486:	48a7      	ldr	r0, [pc, #668]	@ (8006724 <_dtoa_r+0x2cc>)
 8006488:	f001 fe2e 	bl	80080e8 <__assert_func>
 800648c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006490:	6007      	str	r7, [r0, #0]
 8006492:	60c7      	str	r7, [r0, #12]
 8006494:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006498:	6819      	ldr	r1, [r3, #0]
 800649a:	b159      	cbz	r1, 80064b4 <_dtoa_r+0x5c>
 800649c:	685a      	ldr	r2, [r3, #4]
 800649e:	604a      	str	r2, [r1, #4]
 80064a0:	2301      	movs	r3, #1
 80064a2:	4093      	lsls	r3, r2
 80064a4:	608b      	str	r3, [r1, #8]
 80064a6:	4658      	mov	r0, fp
 80064a8:	f000 feda 	bl	8007260 <_Bfree>
 80064ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80064b0:	2200      	movs	r2, #0
 80064b2:	601a      	str	r2, [r3, #0]
 80064b4:	1e2b      	subs	r3, r5, #0
 80064b6:	bfb9      	ittee	lt
 80064b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80064bc:	9303      	strlt	r3, [sp, #12]
 80064be:	2300      	movge	r3, #0
 80064c0:	6033      	strge	r3, [r6, #0]
 80064c2:	9f03      	ldr	r7, [sp, #12]
 80064c4:	4b98      	ldr	r3, [pc, #608]	@ (8006728 <_dtoa_r+0x2d0>)
 80064c6:	bfbc      	itt	lt
 80064c8:	2201      	movlt	r2, #1
 80064ca:	6032      	strlt	r2, [r6, #0]
 80064cc:	43bb      	bics	r3, r7
 80064ce:	d112      	bne.n	80064f6 <_dtoa_r+0x9e>
 80064d0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80064d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80064d6:	6013      	str	r3, [r2, #0]
 80064d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80064dc:	4323      	orrs	r3, r4
 80064de:	f000 854d 	beq.w	8006f7c <_dtoa_r+0xb24>
 80064e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80064e4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800673c <_dtoa_r+0x2e4>
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	f000 854f 	beq.w	8006f8c <_dtoa_r+0xb34>
 80064ee:	f10a 0303 	add.w	r3, sl, #3
 80064f2:	f000 bd49 	b.w	8006f88 <_dtoa_r+0xb30>
 80064f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80064fa:	2200      	movs	r2, #0
 80064fc:	ec51 0b17 	vmov	r0, r1, d7
 8006500:	2300      	movs	r3, #0
 8006502:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006506:	f7fa fae7 	bl	8000ad8 <__aeabi_dcmpeq>
 800650a:	4680      	mov	r8, r0
 800650c:	b158      	cbz	r0, 8006526 <_dtoa_r+0xce>
 800650e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006510:	2301      	movs	r3, #1
 8006512:	6013      	str	r3, [r2, #0]
 8006514:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006516:	b113      	cbz	r3, 800651e <_dtoa_r+0xc6>
 8006518:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800651a:	4b84      	ldr	r3, [pc, #528]	@ (800672c <_dtoa_r+0x2d4>)
 800651c:	6013      	str	r3, [r2, #0]
 800651e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006740 <_dtoa_r+0x2e8>
 8006522:	f000 bd33 	b.w	8006f8c <_dtoa_r+0xb34>
 8006526:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800652a:	aa16      	add	r2, sp, #88	@ 0x58
 800652c:	a917      	add	r1, sp, #92	@ 0x5c
 800652e:	4658      	mov	r0, fp
 8006530:	f001 f980 	bl	8007834 <__d2b>
 8006534:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006538:	4681      	mov	r9, r0
 800653a:	2e00      	cmp	r6, #0
 800653c:	d077      	beq.n	800662e <_dtoa_r+0x1d6>
 800653e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006540:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006544:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006548:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800654c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006550:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006554:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006558:	4619      	mov	r1, r3
 800655a:	2200      	movs	r2, #0
 800655c:	4b74      	ldr	r3, [pc, #464]	@ (8006730 <_dtoa_r+0x2d8>)
 800655e:	f7f9 fe9b 	bl	8000298 <__aeabi_dsub>
 8006562:	a369      	add	r3, pc, #420	@ (adr r3, 8006708 <_dtoa_r+0x2b0>)
 8006564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006568:	f7fa f84e 	bl	8000608 <__aeabi_dmul>
 800656c:	a368      	add	r3, pc, #416	@ (adr r3, 8006710 <_dtoa_r+0x2b8>)
 800656e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006572:	f7f9 fe93 	bl	800029c <__adddf3>
 8006576:	4604      	mov	r4, r0
 8006578:	4630      	mov	r0, r6
 800657a:	460d      	mov	r5, r1
 800657c:	f7f9 ffda 	bl	8000534 <__aeabi_i2d>
 8006580:	a365      	add	r3, pc, #404	@ (adr r3, 8006718 <_dtoa_r+0x2c0>)
 8006582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006586:	f7fa f83f 	bl	8000608 <__aeabi_dmul>
 800658a:	4602      	mov	r2, r0
 800658c:	460b      	mov	r3, r1
 800658e:	4620      	mov	r0, r4
 8006590:	4629      	mov	r1, r5
 8006592:	f7f9 fe83 	bl	800029c <__adddf3>
 8006596:	4604      	mov	r4, r0
 8006598:	460d      	mov	r5, r1
 800659a:	f7fa fae5 	bl	8000b68 <__aeabi_d2iz>
 800659e:	2200      	movs	r2, #0
 80065a0:	4607      	mov	r7, r0
 80065a2:	2300      	movs	r3, #0
 80065a4:	4620      	mov	r0, r4
 80065a6:	4629      	mov	r1, r5
 80065a8:	f7fa faa0 	bl	8000aec <__aeabi_dcmplt>
 80065ac:	b140      	cbz	r0, 80065c0 <_dtoa_r+0x168>
 80065ae:	4638      	mov	r0, r7
 80065b0:	f7f9 ffc0 	bl	8000534 <__aeabi_i2d>
 80065b4:	4622      	mov	r2, r4
 80065b6:	462b      	mov	r3, r5
 80065b8:	f7fa fa8e 	bl	8000ad8 <__aeabi_dcmpeq>
 80065bc:	b900      	cbnz	r0, 80065c0 <_dtoa_r+0x168>
 80065be:	3f01      	subs	r7, #1
 80065c0:	2f16      	cmp	r7, #22
 80065c2:	d851      	bhi.n	8006668 <_dtoa_r+0x210>
 80065c4:	4b5b      	ldr	r3, [pc, #364]	@ (8006734 <_dtoa_r+0x2dc>)
 80065c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80065ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065d2:	f7fa fa8b 	bl	8000aec <__aeabi_dcmplt>
 80065d6:	2800      	cmp	r0, #0
 80065d8:	d048      	beq.n	800666c <_dtoa_r+0x214>
 80065da:	3f01      	subs	r7, #1
 80065dc:	2300      	movs	r3, #0
 80065de:	9312      	str	r3, [sp, #72]	@ 0x48
 80065e0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80065e2:	1b9b      	subs	r3, r3, r6
 80065e4:	1e5a      	subs	r2, r3, #1
 80065e6:	bf44      	itt	mi
 80065e8:	f1c3 0801 	rsbmi	r8, r3, #1
 80065ec:	2300      	movmi	r3, #0
 80065ee:	9208      	str	r2, [sp, #32]
 80065f0:	bf54      	ite	pl
 80065f2:	f04f 0800 	movpl.w	r8, #0
 80065f6:	9308      	strmi	r3, [sp, #32]
 80065f8:	2f00      	cmp	r7, #0
 80065fa:	db39      	blt.n	8006670 <_dtoa_r+0x218>
 80065fc:	9b08      	ldr	r3, [sp, #32]
 80065fe:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006600:	443b      	add	r3, r7
 8006602:	9308      	str	r3, [sp, #32]
 8006604:	2300      	movs	r3, #0
 8006606:	930a      	str	r3, [sp, #40]	@ 0x28
 8006608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800660a:	2b09      	cmp	r3, #9
 800660c:	d864      	bhi.n	80066d8 <_dtoa_r+0x280>
 800660e:	2b05      	cmp	r3, #5
 8006610:	bfc4      	itt	gt
 8006612:	3b04      	subgt	r3, #4
 8006614:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006616:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006618:	f1a3 0302 	sub.w	r3, r3, #2
 800661c:	bfcc      	ite	gt
 800661e:	2400      	movgt	r4, #0
 8006620:	2401      	movle	r4, #1
 8006622:	2b03      	cmp	r3, #3
 8006624:	d863      	bhi.n	80066ee <_dtoa_r+0x296>
 8006626:	e8df f003 	tbb	[pc, r3]
 800662a:	372a      	.short	0x372a
 800662c:	5535      	.short	0x5535
 800662e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006632:	441e      	add	r6, r3
 8006634:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006638:	2b20      	cmp	r3, #32
 800663a:	bfc1      	itttt	gt
 800663c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006640:	409f      	lslgt	r7, r3
 8006642:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006646:	fa24 f303 	lsrgt.w	r3, r4, r3
 800664a:	bfd6      	itet	le
 800664c:	f1c3 0320 	rsble	r3, r3, #32
 8006650:	ea47 0003 	orrgt.w	r0, r7, r3
 8006654:	fa04 f003 	lslle.w	r0, r4, r3
 8006658:	f7f9 ff5c 	bl	8000514 <__aeabi_ui2d>
 800665c:	2201      	movs	r2, #1
 800665e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006662:	3e01      	subs	r6, #1
 8006664:	9214      	str	r2, [sp, #80]	@ 0x50
 8006666:	e777      	b.n	8006558 <_dtoa_r+0x100>
 8006668:	2301      	movs	r3, #1
 800666a:	e7b8      	b.n	80065de <_dtoa_r+0x186>
 800666c:	9012      	str	r0, [sp, #72]	@ 0x48
 800666e:	e7b7      	b.n	80065e0 <_dtoa_r+0x188>
 8006670:	427b      	negs	r3, r7
 8006672:	930a      	str	r3, [sp, #40]	@ 0x28
 8006674:	2300      	movs	r3, #0
 8006676:	eba8 0807 	sub.w	r8, r8, r7
 800667a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800667c:	e7c4      	b.n	8006608 <_dtoa_r+0x1b0>
 800667e:	2300      	movs	r3, #0
 8006680:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006682:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006684:	2b00      	cmp	r3, #0
 8006686:	dc35      	bgt.n	80066f4 <_dtoa_r+0x29c>
 8006688:	2301      	movs	r3, #1
 800668a:	9300      	str	r3, [sp, #0]
 800668c:	9307      	str	r3, [sp, #28]
 800668e:	461a      	mov	r2, r3
 8006690:	920e      	str	r2, [sp, #56]	@ 0x38
 8006692:	e00b      	b.n	80066ac <_dtoa_r+0x254>
 8006694:	2301      	movs	r3, #1
 8006696:	e7f3      	b.n	8006680 <_dtoa_r+0x228>
 8006698:	2300      	movs	r3, #0
 800669a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800669c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800669e:	18fb      	adds	r3, r7, r3
 80066a0:	9300      	str	r3, [sp, #0]
 80066a2:	3301      	adds	r3, #1
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	9307      	str	r3, [sp, #28]
 80066a8:	bfb8      	it	lt
 80066aa:	2301      	movlt	r3, #1
 80066ac:	f8db 001c 	ldr.w	r0, [fp, #28]
 80066b0:	2100      	movs	r1, #0
 80066b2:	2204      	movs	r2, #4
 80066b4:	f102 0514 	add.w	r5, r2, #20
 80066b8:	429d      	cmp	r5, r3
 80066ba:	d91f      	bls.n	80066fc <_dtoa_r+0x2a4>
 80066bc:	6041      	str	r1, [r0, #4]
 80066be:	4658      	mov	r0, fp
 80066c0:	f000 fd8e 	bl	80071e0 <_Balloc>
 80066c4:	4682      	mov	sl, r0
 80066c6:	2800      	cmp	r0, #0
 80066c8:	d13c      	bne.n	8006744 <_dtoa_r+0x2ec>
 80066ca:	4b1b      	ldr	r3, [pc, #108]	@ (8006738 <_dtoa_r+0x2e0>)
 80066cc:	4602      	mov	r2, r0
 80066ce:	f240 11af 	movw	r1, #431	@ 0x1af
 80066d2:	e6d8      	b.n	8006486 <_dtoa_r+0x2e>
 80066d4:	2301      	movs	r3, #1
 80066d6:	e7e0      	b.n	800669a <_dtoa_r+0x242>
 80066d8:	2401      	movs	r4, #1
 80066da:	2300      	movs	r3, #0
 80066dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80066de:	940b      	str	r4, [sp, #44]	@ 0x2c
 80066e0:	f04f 33ff 	mov.w	r3, #4294967295
 80066e4:	9300      	str	r3, [sp, #0]
 80066e6:	9307      	str	r3, [sp, #28]
 80066e8:	2200      	movs	r2, #0
 80066ea:	2312      	movs	r3, #18
 80066ec:	e7d0      	b.n	8006690 <_dtoa_r+0x238>
 80066ee:	2301      	movs	r3, #1
 80066f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066f2:	e7f5      	b.n	80066e0 <_dtoa_r+0x288>
 80066f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066f6:	9300      	str	r3, [sp, #0]
 80066f8:	9307      	str	r3, [sp, #28]
 80066fa:	e7d7      	b.n	80066ac <_dtoa_r+0x254>
 80066fc:	3101      	adds	r1, #1
 80066fe:	0052      	lsls	r2, r2, #1
 8006700:	e7d8      	b.n	80066b4 <_dtoa_r+0x25c>
 8006702:	bf00      	nop
 8006704:	f3af 8000 	nop.w
 8006708:	636f4361 	.word	0x636f4361
 800670c:	3fd287a7 	.word	0x3fd287a7
 8006710:	8b60c8b3 	.word	0x8b60c8b3
 8006714:	3fc68a28 	.word	0x3fc68a28
 8006718:	509f79fb 	.word	0x509f79fb
 800671c:	3fd34413 	.word	0x3fd34413
 8006720:	08009919 	.word	0x08009919
 8006724:	08009930 	.word	0x08009930
 8006728:	7ff00000 	.word	0x7ff00000
 800672c:	080098e9 	.word	0x080098e9
 8006730:	3ff80000 	.word	0x3ff80000
 8006734:	08009a28 	.word	0x08009a28
 8006738:	08009988 	.word	0x08009988
 800673c:	08009915 	.word	0x08009915
 8006740:	080098e8 	.word	0x080098e8
 8006744:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006748:	6018      	str	r0, [r3, #0]
 800674a:	9b07      	ldr	r3, [sp, #28]
 800674c:	2b0e      	cmp	r3, #14
 800674e:	f200 80a4 	bhi.w	800689a <_dtoa_r+0x442>
 8006752:	2c00      	cmp	r4, #0
 8006754:	f000 80a1 	beq.w	800689a <_dtoa_r+0x442>
 8006758:	2f00      	cmp	r7, #0
 800675a:	dd33      	ble.n	80067c4 <_dtoa_r+0x36c>
 800675c:	4bad      	ldr	r3, [pc, #692]	@ (8006a14 <_dtoa_r+0x5bc>)
 800675e:	f007 020f 	and.w	r2, r7, #15
 8006762:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006766:	ed93 7b00 	vldr	d7, [r3]
 800676a:	05f8      	lsls	r0, r7, #23
 800676c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006770:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006774:	d516      	bpl.n	80067a4 <_dtoa_r+0x34c>
 8006776:	4ba8      	ldr	r3, [pc, #672]	@ (8006a18 <_dtoa_r+0x5c0>)
 8006778:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800677c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006780:	f7fa f86c 	bl	800085c <__aeabi_ddiv>
 8006784:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006788:	f004 040f 	and.w	r4, r4, #15
 800678c:	2603      	movs	r6, #3
 800678e:	4da2      	ldr	r5, [pc, #648]	@ (8006a18 <_dtoa_r+0x5c0>)
 8006790:	b954      	cbnz	r4, 80067a8 <_dtoa_r+0x350>
 8006792:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006796:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800679a:	f7fa f85f 	bl	800085c <__aeabi_ddiv>
 800679e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067a2:	e028      	b.n	80067f6 <_dtoa_r+0x39e>
 80067a4:	2602      	movs	r6, #2
 80067a6:	e7f2      	b.n	800678e <_dtoa_r+0x336>
 80067a8:	07e1      	lsls	r1, r4, #31
 80067aa:	d508      	bpl.n	80067be <_dtoa_r+0x366>
 80067ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80067b4:	f7f9 ff28 	bl	8000608 <__aeabi_dmul>
 80067b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067bc:	3601      	adds	r6, #1
 80067be:	1064      	asrs	r4, r4, #1
 80067c0:	3508      	adds	r5, #8
 80067c2:	e7e5      	b.n	8006790 <_dtoa_r+0x338>
 80067c4:	f000 80d2 	beq.w	800696c <_dtoa_r+0x514>
 80067c8:	427c      	negs	r4, r7
 80067ca:	4b92      	ldr	r3, [pc, #584]	@ (8006a14 <_dtoa_r+0x5bc>)
 80067cc:	4d92      	ldr	r5, [pc, #584]	@ (8006a18 <_dtoa_r+0x5c0>)
 80067ce:	f004 020f 	and.w	r2, r4, #15
 80067d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80067de:	f7f9 ff13 	bl	8000608 <__aeabi_dmul>
 80067e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067e6:	1124      	asrs	r4, r4, #4
 80067e8:	2300      	movs	r3, #0
 80067ea:	2602      	movs	r6, #2
 80067ec:	2c00      	cmp	r4, #0
 80067ee:	f040 80b2 	bne.w	8006956 <_dtoa_r+0x4fe>
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1d3      	bne.n	800679e <_dtoa_r+0x346>
 80067f6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80067f8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f000 80b7 	beq.w	8006970 <_dtoa_r+0x518>
 8006802:	4b86      	ldr	r3, [pc, #536]	@ (8006a1c <_dtoa_r+0x5c4>)
 8006804:	2200      	movs	r2, #0
 8006806:	4620      	mov	r0, r4
 8006808:	4629      	mov	r1, r5
 800680a:	f7fa f96f 	bl	8000aec <__aeabi_dcmplt>
 800680e:	2800      	cmp	r0, #0
 8006810:	f000 80ae 	beq.w	8006970 <_dtoa_r+0x518>
 8006814:	9b07      	ldr	r3, [sp, #28]
 8006816:	2b00      	cmp	r3, #0
 8006818:	f000 80aa 	beq.w	8006970 <_dtoa_r+0x518>
 800681c:	9b00      	ldr	r3, [sp, #0]
 800681e:	2b00      	cmp	r3, #0
 8006820:	dd37      	ble.n	8006892 <_dtoa_r+0x43a>
 8006822:	1e7b      	subs	r3, r7, #1
 8006824:	9304      	str	r3, [sp, #16]
 8006826:	4620      	mov	r0, r4
 8006828:	4b7d      	ldr	r3, [pc, #500]	@ (8006a20 <_dtoa_r+0x5c8>)
 800682a:	2200      	movs	r2, #0
 800682c:	4629      	mov	r1, r5
 800682e:	f7f9 feeb 	bl	8000608 <__aeabi_dmul>
 8006832:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006836:	9c00      	ldr	r4, [sp, #0]
 8006838:	3601      	adds	r6, #1
 800683a:	4630      	mov	r0, r6
 800683c:	f7f9 fe7a 	bl	8000534 <__aeabi_i2d>
 8006840:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006844:	f7f9 fee0 	bl	8000608 <__aeabi_dmul>
 8006848:	4b76      	ldr	r3, [pc, #472]	@ (8006a24 <_dtoa_r+0x5cc>)
 800684a:	2200      	movs	r2, #0
 800684c:	f7f9 fd26 	bl	800029c <__adddf3>
 8006850:	4605      	mov	r5, r0
 8006852:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006856:	2c00      	cmp	r4, #0
 8006858:	f040 808d 	bne.w	8006976 <_dtoa_r+0x51e>
 800685c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006860:	4b71      	ldr	r3, [pc, #452]	@ (8006a28 <_dtoa_r+0x5d0>)
 8006862:	2200      	movs	r2, #0
 8006864:	f7f9 fd18 	bl	8000298 <__aeabi_dsub>
 8006868:	4602      	mov	r2, r0
 800686a:	460b      	mov	r3, r1
 800686c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006870:	462a      	mov	r2, r5
 8006872:	4633      	mov	r3, r6
 8006874:	f7fa f958 	bl	8000b28 <__aeabi_dcmpgt>
 8006878:	2800      	cmp	r0, #0
 800687a:	f040 828b 	bne.w	8006d94 <_dtoa_r+0x93c>
 800687e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006882:	462a      	mov	r2, r5
 8006884:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006888:	f7fa f930 	bl	8000aec <__aeabi_dcmplt>
 800688c:	2800      	cmp	r0, #0
 800688e:	f040 8128 	bne.w	8006ae2 <_dtoa_r+0x68a>
 8006892:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006896:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800689a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800689c:	2b00      	cmp	r3, #0
 800689e:	f2c0 815a 	blt.w	8006b56 <_dtoa_r+0x6fe>
 80068a2:	2f0e      	cmp	r7, #14
 80068a4:	f300 8157 	bgt.w	8006b56 <_dtoa_r+0x6fe>
 80068a8:	4b5a      	ldr	r3, [pc, #360]	@ (8006a14 <_dtoa_r+0x5bc>)
 80068aa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068ae:	ed93 7b00 	vldr	d7, [r3]
 80068b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	ed8d 7b00 	vstr	d7, [sp]
 80068ba:	da03      	bge.n	80068c4 <_dtoa_r+0x46c>
 80068bc:	9b07      	ldr	r3, [sp, #28]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	f340 8101 	ble.w	8006ac6 <_dtoa_r+0x66e>
 80068c4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80068c8:	4656      	mov	r6, sl
 80068ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80068ce:	4620      	mov	r0, r4
 80068d0:	4629      	mov	r1, r5
 80068d2:	f7f9 ffc3 	bl	800085c <__aeabi_ddiv>
 80068d6:	f7fa f947 	bl	8000b68 <__aeabi_d2iz>
 80068da:	4680      	mov	r8, r0
 80068dc:	f7f9 fe2a 	bl	8000534 <__aeabi_i2d>
 80068e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80068e4:	f7f9 fe90 	bl	8000608 <__aeabi_dmul>
 80068e8:	4602      	mov	r2, r0
 80068ea:	460b      	mov	r3, r1
 80068ec:	4620      	mov	r0, r4
 80068ee:	4629      	mov	r1, r5
 80068f0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80068f4:	f7f9 fcd0 	bl	8000298 <__aeabi_dsub>
 80068f8:	f806 4b01 	strb.w	r4, [r6], #1
 80068fc:	9d07      	ldr	r5, [sp, #28]
 80068fe:	eba6 040a 	sub.w	r4, r6, sl
 8006902:	42a5      	cmp	r5, r4
 8006904:	4602      	mov	r2, r0
 8006906:	460b      	mov	r3, r1
 8006908:	f040 8117 	bne.w	8006b3a <_dtoa_r+0x6e2>
 800690c:	f7f9 fcc6 	bl	800029c <__adddf3>
 8006910:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006914:	4604      	mov	r4, r0
 8006916:	460d      	mov	r5, r1
 8006918:	f7fa f906 	bl	8000b28 <__aeabi_dcmpgt>
 800691c:	2800      	cmp	r0, #0
 800691e:	f040 80f9 	bne.w	8006b14 <_dtoa_r+0x6bc>
 8006922:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006926:	4620      	mov	r0, r4
 8006928:	4629      	mov	r1, r5
 800692a:	f7fa f8d5 	bl	8000ad8 <__aeabi_dcmpeq>
 800692e:	b118      	cbz	r0, 8006938 <_dtoa_r+0x4e0>
 8006930:	f018 0f01 	tst.w	r8, #1
 8006934:	f040 80ee 	bne.w	8006b14 <_dtoa_r+0x6bc>
 8006938:	4649      	mov	r1, r9
 800693a:	4658      	mov	r0, fp
 800693c:	f000 fc90 	bl	8007260 <_Bfree>
 8006940:	2300      	movs	r3, #0
 8006942:	7033      	strb	r3, [r6, #0]
 8006944:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006946:	3701      	adds	r7, #1
 8006948:	601f      	str	r7, [r3, #0]
 800694a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800694c:	2b00      	cmp	r3, #0
 800694e:	f000 831d 	beq.w	8006f8c <_dtoa_r+0xb34>
 8006952:	601e      	str	r6, [r3, #0]
 8006954:	e31a      	b.n	8006f8c <_dtoa_r+0xb34>
 8006956:	07e2      	lsls	r2, r4, #31
 8006958:	d505      	bpl.n	8006966 <_dtoa_r+0x50e>
 800695a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800695e:	f7f9 fe53 	bl	8000608 <__aeabi_dmul>
 8006962:	3601      	adds	r6, #1
 8006964:	2301      	movs	r3, #1
 8006966:	1064      	asrs	r4, r4, #1
 8006968:	3508      	adds	r5, #8
 800696a:	e73f      	b.n	80067ec <_dtoa_r+0x394>
 800696c:	2602      	movs	r6, #2
 800696e:	e742      	b.n	80067f6 <_dtoa_r+0x39e>
 8006970:	9c07      	ldr	r4, [sp, #28]
 8006972:	9704      	str	r7, [sp, #16]
 8006974:	e761      	b.n	800683a <_dtoa_r+0x3e2>
 8006976:	4b27      	ldr	r3, [pc, #156]	@ (8006a14 <_dtoa_r+0x5bc>)
 8006978:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800697a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800697e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006982:	4454      	add	r4, sl
 8006984:	2900      	cmp	r1, #0
 8006986:	d053      	beq.n	8006a30 <_dtoa_r+0x5d8>
 8006988:	4928      	ldr	r1, [pc, #160]	@ (8006a2c <_dtoa_r+0x5d4>)
 800698a:	2000      	movs	r0, #0
 800698c:	f7f9 ff66 	bl	800085c <__aeabi_ddiv>
 8006990:	4633      	mov	r3, r6
 8006992:	462a      	mov	r2, r5
 8006994:	f7f9 fc80 	bl	8000298 <__aeabi_dsub>
 8006998:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800699c:	4656      	mov	r6, sl
 800699e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069a2:	f7fa f8e1 	bl	8000b68 <__aeabi_d2iz>
 80069a6:	4605      	mov	r5, r0
 80069a8:	f7f9 fdc4 	bl	8000534 <__aeabi_i2d>
 80069ac:	4602      	mov	r2, r0
 80069ae:	460b      	mov	r3, r1
 80069b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069b4:	f7f9 fc70 	bl	8000298 <__aeabi_dsub>
 80069b8:	3530      	adds	r5, #48	@ 0x30
 80069ba:	4602      	mov	r2, r0
 80069bc:	460b      	mov	r3, r1
 80069be:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80069c2:	f806 5b01 	strb.w	r5, [r6], #1
 80069c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80069ca:	f7fa f88f 	bl	8000aec <__aeabi_dcmplt>
 80069ce:	2800      	cmp	r0, #0
 80069d0:	d171      	bne.n	8006ab6 <_dtoa_r+0x65e>
 80069d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80069d6:	4911      	ldr	r1, [pc, #68]	@ (8006a1c <_dtoa_r+0x5c4>)
 80069d8:	2000      	movs	r0, #0
 80069da:	f7f9 fc5d 	bl	8000298 <__aeabi_dsub>
 80069de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80069e2:	f7fa f883 	bl	8000aec <__aeabi_dcmplt>
 80069e6:	2800      	cmp	r0, #0
 80069e8:	f040 8095 	bne.w	8006b16 <_dtoa_r+0x6be>
 80069ec:	42a6      	cmp	r6, r4
 80069ee:	f43f af50 	beq.w	8006892 <_dtoa_r+0x43a>
 80069f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80069f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006a20 <_dtoa_r+0x5c8>)
 80069f8:	2200      	movs	r2, #0
 80069fa:	f7f9 fe05 	bl	8000608 <__aeabi_dmul>
 80069fe:	4b08      	ldr	r3, [pc, #32]	@ (8006a20 <_dtoa_r+0x5c8>)
 8006a00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006a04:	2200      	movs	r2, #0
 8006a06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a0a:	f7f9 fdfd 	bl	8000608 <__aeabi_dmul>
 8006a0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a12:	e7c4      	b.n	800699e <_dtoa_r+0x546>
 8006a14:	08009a28 	.word	0x08009a28
 8006a18:	08009a00 	.word	0x08009a00
 8006a1c:	3ff00000 	.word	0x3ff00000
 8006a20:	40240000 	.word	0x40240000
 8006a24:	401c0000 	.word	0x401c0000
 8006a28:	40140000 	.word	0x40140000
 8006a2c:	3fe00000 	.word	0x3fe00000
 8006a30:	4631      	mov	r1, r6
 8006a32:	4628      	mov	r0, r5
 8006a34:	f7f9 fde8 	bl	8000608 <__aeabi_dmul>
 8006a38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006a3c:	9415      	str	r4, [sp, #84]	@ 0x54
 8006a3e:	4656      	mov	r6, sl
 8006a40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a44:	f7fa f890 	bl	8000b68 <__aeabi_d2iz>
 8006a48:	4605      	mov	r5, r0
 8006a4a:	f7f9 fd73 	bl	8000534 <__aeabi_i2d>
 8006a4e:	4602      	mov	r2, r0
 8006a50:	460b      	mov	r3, r1
 8006a52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a56:	f7f9 fc1f 	bl	8000298 <__aeabi_dsub>
 8006a5a:	3530      	adds	r5, #48	@ 0x30
 8006a5c:	f806 5b01 	strb.w	r5, [r6], #1
 8006a60:	4602      	mov	r2, r0
 8006a62:	460b      	mov	r3, r1
 8006a64:	42a6      	cmp	r6, r4
 8006a66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a6a:	f04f 0200 	mov.w	r2, #0
 8006a6e:	d124      	bne.n	8006aba <_dtoa_r+0x662>
 8006a70:	4bac      	ldr	r3, [pc, #688]	@ (8006d24 <_dtoa_r+0x8cc>)
 8006a72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006a76:	f7f9 fc11 	bl	800029c <__adddf3>
 8006a7a:	4602      	mov	r2, r0
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a82:	f7fa f851 	bl	8000b28 <__aeabi_dcmpgt>
 8006a86:	2800      	cmp	r0, #0
 8006a88:	d145      	bne.n	8006b16 <_dtoa_r+0x6be>
 8006a8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a8e:	49a5      	ldr	r1, [pc, #660]	@ (8006d24 <_dtoa_r+0x8cc>)
 8006a90:	2000      	movs	r0, #0
 8006a92:	f7f9 fc01 	bl	8000298 <__aeabi_dsub>
 8006a96:	4602      	mov	r2, r0
 8006a98:	460b      	mov	r3, r1
 8006a9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a9e:	f7fa f825 	bl	8000aec <__aeabi_dcmplt>
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	f43f aef5 	beq.w	8006892 <_dtoa_r+0x43a>
 8006aa8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006aaa:	1e73      	subs	r3, r6, #1
 8006aac:	9315      	str	r3, [sp, #84]	@ 0x54
 8006aae:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006ab2:	2b30      	cmp	r3, #48	@ 0x30
 8006ab4:	d0f8      	beq.n	8006aa8 <_dtoa_r+0x650>
 8006ab6:	9f04      	ldr	r7, [sp, #16]
 8006ab8:	e73e      	b.n	8006938 <_dtoa_r+0x4e0>
 8006aba:	4b9b      	ldr	r3, [pc, #620]	@ (8006d28 <_dtoa_r+0x8d0>)
 8006abc:	f7f9 fda4 	bl	8000608 <__aeabi_dmul>
 8006ac0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ac4:	e7bc      	b.n	8006a40 <_dtoa_r+0x5e8>
 8006ac6:	d10c      	bne.n	8006ae2 <_dtoa_r+0x68a>
 8006ac8:	4b98      	ldr	r3, [pc, #608]	@ (8006d2c <_dtoa_r+0x8d4>)
 8006aca:	2200      	movs	r2, #0
 8006acc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ad0:	f7f9 fd9a 	bl	8000608 <__aeabi_dmul>
 8006ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ad8:	f7fa f81c 	bl	8000b14 <__aeabi_dcmpge>
 8006adc:	2800      	cmp	r0, #0
 8006ade:	f000 8157 	beq.w	8006d90 <_dtoa_r+0x938>
 8006ae2:	2400      	movs	r4, #0
 8006ae4:	4625      	mov	r5, r4
 8006ae6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ae8:	43db      	mvns	r3, r3
 8006aea:	9304      	str	r3, [sp, #16]
 8006aec:	4656      	mov	r6, sl
 8006aee:	2700      	movs	r7, #0
 8006af0:	4621      	mov	r1, r4
 8006af2:	4658      	mov	r0, fp
 8006af4:	f000 fbb4 	bl	8007260 <_Bfree>
 8006af8:	2d00      	cmp	r5, #0
 8006afa:	d0dc      	beq.n	8006ab6 <_dtoa_r+0x65e>
 8006afc:	b12f      	cbz	r7, 8006b0a <_dtoa_r+0x6b2>
 8006afe:	42af      	cmp	r7, r5
 8006b00:	d003      	beq.n	8006b0a <_dtoa_r+0x6b2>
 8006b02:	4639      	mov	r1, r7
 8006b04:	4658      	mov	r0, fp
 8006b06:	f000 fbab 	bl	8007260 <_Bfree>
 8006b0a:	4629      	mov	r1, r5
 8006b0c:	4658      	mov	r0, fp
 8006b0e:	f000 fba7 	bl	8007260 <_Bfree>
 8006b12:	e7d0      	b.n	8006ab6 <_dtoa_r+0x65e>
 8006b14:	9704      	str	r7, [sp, #16]
 8006b16:	4633      	mov	r3, r6
 8006b18:	461e      	mov	r6, r3
 8006b1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b1e:	2a39      	cmp	r2, #57	@ 0x39
 8006b20:	d107      	bne.n	8006b32 <_dtoa_r+0x6da>
 8006b22:	459a      	cmp	sl, r3
 8006b24:	d1f8      	bne.n	8006b18 <_dtoa_r+0x6c0>
 8006b26:	9a04      	ldr	r2, [sp, #16]
 8006b28:	3201      	adds	r2, #1
 8006b2a:	9204      	str	r2, [sp, #16]
 8006b2c:	2230      	movs	r2, #48	@ 0x30
 8006b2e:	f88a 2000 	strb.w	r2, [sl]
 8006b32:	781a      	ldrb	r2, [r3, #0]
 8006b34:	3201      	adds	r2, #1
 8006b36:	701a      	strb	r2, [r3, #0]
 8006b38:	e7bd      	b.n	8006ab6 <_dtoa_r+0x65e>
 8006b3a:	4b7b      	ldr	r3, [pc, #492]	@ (8006d28 <_dtoa_r+0x8d0>)
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	f7f9 fd63 	bl	8000608 <__aeabi_dmul>
 8006b42:	2200      	movs	r2, #0
 8006b44:	2300      	movs	r3, #0
 8006b46:	4604      	mov	r4, r0
 8006b48:	460d      	mov	r5, r1
 8006b4a:	f7f9 ffc5 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	f43f aebb 	beq.w	80068ca <_dtoa_r+0x472>
 8006b54:	e6f0      	b.n	8006938 <_dtoa_r+0x4e0>
 8006b56:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006b58:	2a00      	cmp	r2, #0
 8006b5a:	f000 80db 	beq.w	8006d14 <_dtoa_r+0x8bc>
 8006b5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b60:	2a01      	cmp	r2, #1
 8006b62:	f300 80bf 	bgt.w	8006ce4 <_dtoa_r+0x88c>
 8006b66:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006b68:	2a00      	cmp	r2, #0
 8006b6a:	f000 80b7 	beq.w	8006cdc <_dtoa_r+0x884>
 8006b6e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006b72:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006b74:	4646      	mov	r6, r8
 8006b76:	9a08      	ldr	r2, [sp, #32]
 8006b78:	2101      	movs	r1, #1
 8006b7a:	441a      	add	r2, r3
 8006b7c:	4658      	mov	r0, fp
 8006b7e:	4498      	add	r8, r3
 8006b80:	9208      	str	r2, [sp, #32]
 8006b82:	f000 fc21 	bl	80073c8 <__i2b>
 8006b86:	4605      	mov	r5, r0
 8006b88:	b15e      	cbz	r6, 8006ba2 <_dtoa_r+0x74a>
 8006b8a:	9b08      	ldr	r3, [sp, #32]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	dd08      	ble.n	8006ba2 <_dtoa_r+0x74a>
 8006b90:	42b3      	cmp	r3, r6
 8006b92:	9a08      	ldr	r2, [sp, #32]
 8006b94:	bfa8      	it	ge
 8006b96:	4633      	movge	r3, r6
 8006b98:	eba8 0803 	sub.w	r8, r8, r3
 8006b9c:	1af6      	subs	r6, r6, r3
 8006b9e:	1ad3      	subs	r3, r2, r3
 8006ba0:	9308      	str	r3, [sp, #32]
 8006ba2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ba4:	b1f3      	cbz	r3, 8006be4 <_dtoa_r+0x78c>
 8006ba6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	f000 80b7 	beq.w	8006d1c <_dtoa_r+0x8c4>
 8006bae:	b18c      	cbz	r4, 8006bd4 <_dtoa_r+0x77c>
 8006bb0:	4629      	mov	r1, r5
 8006bb2:	4622      	mov	r2, r4
 8006bb4:	4658      	mov	r0, fp
 8006bb6:	f000 fcc7 	bl	8007548 <__pow5mult>
 8006bba:	464a      	mov	r2, r9
 8006bbc:	4601      	mov	r1, r0
 8006bbe:	4605      	mov	r5, r0
 8006bc0:	4658      	mov	r0, fp
 8006bc2:	f000 fc17 	bl	80073f4 <__multiply>
 8006bc6:	4649      	mov	r1, r9
 8006bc8:	9004      	str	r0, [sp, #16]
 8006bca:	4658      	mov	r0, fp
 8006bcc:	f000 fb48 	bl	8007260 <_Bfree>
 8006bd0:	9b04      	ldr	r3, [sp, #16]
 8006bd2:	4699      	mov	r9, r3
 8006bd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bd6:	1b1a      	subs	r2, r3, r4
 8006bd8:	d004      	beq.n	8006be4 <_dtoa_r+0x78c>
 8006bda:	4649      	mov	r1, r9
 8006bdc:	4658      	mov	r0, fp
 8006bde:	f000 fcb3 	bl	8007548 <__pow5mult>
 8006be2:	4681      	mov	r9, r0
 8006be4:	2101      	movs	r1, #1
 8006be6:	4658      	mov	r0, fp
 8006be8:	f000 fbee 	bl	80073c8 <__i2b>
 8006bec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006bee:	4604      	mov	r4, r0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	f000 81cf 	beq.w	8006f94 <_dtoa_r+0xb3c>
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	4601      	mov	r1, r0
 8006bfa:	4658      	mov	r0, fp
 8006bfc:	f000 fca4 	bl	8007548 <__pow5mult>
 8006c00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	4604      	mov	r4, r0
 8006c06:	f300 8095 	bgt.w	8006d34 <_dtoa_r+0x8dc>
 8006c0a:	9b02      	ldr	r3, [sp, #8]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	f040 8087 	bne.w	8006d20 <_dtoa_r+0x8c8>
 8006c12:	9b03      	ldr	r3, [sp, #12]
 8006c14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	f040 8089 	bne.w	8006d30 <_dtoa_r+0x8d8>
 8006c1e:	9b03      	ldr	r3, [sp, #12]
 8006c20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c24:	0d1b      	lsrs	r3, r3, #20
 8006c26:	051b      	lsls	r3, r3, #20
 8006c28:	b12b      	cbz	r3, 8006c36 <_dtoa_r+0x7de>
 8006c2a:	9b08      	ldr	r3, [sp, #32]
 8006c2c:	3301      	adds	r3, #1
 8006c2e:	9308      	str	r3, [sp, #32]
 8006c30:	f108 0801 	add.w	r8, r8, #1
 8006c34:	2301      	movs	r3, #1
 8006c36:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	f000 81b0 	beq.w	8006fa0 <_dtoa_r+0xb48>
 8006c40:	6923      	ldr	r3, [r4, #16]
 8006c42:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006c46:	6918      	ldr	r0, [r3, #16]
 8006c48:	f000 fb72 	bl	8007330 <__hi0bits>
 8006c4c:	f1c0 0020 	rsb	r0, r0, #32
 8006c50:	9b08      	ldr	r3, [sp, #32]
 8006c52:	4418      	add	r0, r3
 8006c54:	f010 001f 	ands.w	r0, r0, #31
 8006c58:	d077      	beq.n	8006d4a <_dtoa_r+0x8f2>
 8006c5a:	f1c0 0320 	rsb	r3, r0, #32
 8006c5e:	2b04      	cmp	r3, #4
 8006c60:	dd6b      	ble.n	8006d3a <_dtoa_r+0x8e2>
 8006c62:	9b08      	ldr	r3, [sp, #32]
 8006c64:	f1c0 001c 	rsb	r0, r0, #28
 8006c68:	4403      	add	r3, r0
 8006c6a:	4480      	add	r8, r0
 8006c6c:	4406      	add	r6, r0
 8006c6e:	9308      	str	r3, [sp, #32]
 8006c70:	f1b8 0f00 	cmp.w	r8, #0
 8006c74:	dd05      	ble.n	8006c82 <_dtoa_r+0x82a>
 8006c76:	4649      	mov	r1, r9
 8006c78:	4642      	mov	r2, r8
 8006c7a:	4658      	mov	r0, fp
 8006c7c:	f000 fcbe 	bl	80075fc <__lshift>
 8006c80:	4681      	mov	r9, r0
 8006c82:	9b08      	ldr	r3, [sp, #32]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	dd05      	ble.n	8006c94 <_dtoa_r+0x83c>
 8006c88:	4621      	mov	r1, r4
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	4658      	mov	r0, fp
 8006c8e:	f000 fcb5 	bl	80075fc <__lshift>
 8006c92:	4604      	mov	r4, r0
 8006c94:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d059      	beq.n	8006d4e <_dtoa_r+0x8f6>
 8006c9a:	4621      	mov	r1, r4
 8006c9c:	4648      	mov	r0, r9
 8006c9e:	f000 fd19 	bl	80076d4 <__mcmp>
 8006ca2:	2800      	cmp	r0, #0
 8006ca4:	da53      	bge.n	8006d4e <_dtoa_r+0x8f6>
 8006ca6:	1e7b      	subs	r3, r7, #1
 8006ca8:	9304      	str	r3, [sp, #16]
 8006caa:	4649      	mov	r1, r9
 8006cac:	2300      	movs	r3, #0
 8006cae:	220a      	movs	r2, #10
 8006cb0:	4658      	mov	r0, fp
 8006cb2:	f000 faf7 	bl	80072a4 <__multadd>
 8006cb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006cb8:	4681      	mov	r9, r0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	f000 8172 	beq.w	8006fa4 <_dtoa_r+0xb4c>
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	4629      	mov	r1, r5
 8006cc4:	220a      	movs	r2, #10
 8006cc6:	4658      	mov	r0, fp
 8006cc8:	f000 faec 	bl	80072a4 <__multadd>
 8006ccc:	9b00      	ldr	r3, [sp, #0]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	4605      	mov	r5, r0
 8006cd2:	dc67      	bgt.n	8006da4 <_dtoa_r+0x94c>
 8006cd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cd6:	2b02      	cmp	r3, #2
 8006cd8:	dc41      	bgt.n	8006d5e <_dtoa_r+0x906>
 8006cda:	e063      	b.n	8006da4 <_dtoa_r+0x94c>
 8006cdc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006cde:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006ce2:	e746      	b.n	8006b72 <_dtoa_r+0x71a>
 8006ce4:	9b07      	ldr	r3, [sp, #28]
 8006ce6:	1e5c      	subs	r4, r3, #1
 8006ce8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cea:	42a3      	cmp	r3, r4
 8006cec:	bfbf      	itttt	lt
 8006cee:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006cf0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006cf2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006cf4:	1ae3      	sublt	r3, r4, r3
 8006cf6:	bfb4      	ite	lt
 8006cf8:	18d2      	addlt	r2, r2, r3
 8006cfa:	1b1c      	subge	r4, r3, r4
 8006cfc:	9b07      	ldr	r3, [sp, #28]
 8006cfe:	bfbc      	itt	lt
 8006d00:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006d02:	2400      	movlt	r4, #0
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	bfb5      	itete	lt
 8006d08:	eba8 0603 	sublt.w	r6, r8, r3
 8006d0c:	9b07      	ldrge	r3, [sp, #28]
 8006d0e:	2300      	movlt	r3, #0
 8006d10:	4646      	movge	r6, r8
 8006d12:	e730      	b.n	8006b76 <_dtoa_r+0x71e>
 8006d14:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006d16:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006d18:	4646      	mov	r6, r8
 8006d1a:	e735      	b.n	8006b88 <_dtoa_r+0x730>
 8006d1c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d1e:	e75c      	b.n	8006bda <_dtoa_r+0x782>
 8006d20:	2300      	movs	r3, #0
 8006d22:	e788      	b.n	8006c36 <_dtoa_r+0x7de>
 8006d24:	3fe00000 	.word	0x3fe00000
 8006d28:	40240000 	.word	0x40240000
 8006d2c:	40140000 	.word	0x40140000
 8006d30:	9b02      	ldr	r3, [sp, #8]
 8006d32:	e780      	b.n	8006c36 <_dtoa_r+0x7de>
 8006d34:	2300      	movs	r3, #0
 8006d36:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d38:	e782      	b.n	8006c40 <_dtoa_r+0x7e8>
 8006d3a:	d099      	beq.n	8006c70 <_dtoa_r+0x818>
 8006d3c:	9a08      	ldr	r2, [sp, #32]
 8006d3e:	331c      	adds	r3, #28
 8006d40:	441a      	add	r2, r3
 8006d42:	4498      	add	r8, r3
 8006d44:	441e      	add	r6, r3
 8006d46:	9208      	str	r2, [sp, #32]
 8006d48:	e792      	b.n	8006c70 <_dtoa_r+0x818>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	e7f6      	b.n	8006d3c <_dtoa_r+0x8e4>
 8006d4e:	9b07      	ldr	r3, [sp, #28]
 8006d50:	9704      	str	r7, [sp, #16]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	dc20      	bgt.n	8006d98 <_dtoa_r+0x940>
 8006d56:	9300      	str	r3, [sp, #0]
 8006d58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d5a:	2b02      	cmp	r3, #2
 8006d5c:	dd1e      	ble.n	8006d9c <_dtoa_r+0x944>
 8006d5e:	9b00      	ldr	r3, [sp, #0]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	f47f aec0 	bne.w	8006ae6 <_dtoa_r+0x68e>
 8006d66:	4621      	mov	r1, r4
 8006d68:	2205      	movs	r2, #5
 8006d6a:	4658      	mov	r0, fp
 8006d6c:	f000 fa9a 	bl	80072a4 <__multadd>
 8006d70:	4601      	mov	r1, r0
 8006d72:	4604      	mov	r4, r0
 8006d74:	4648      	mov	r0, r9
 8006d76:	f000 fcad 	bl	80076d4 <__mcmp>
 8006d7a:	2800      	cmp	r0, #0
 8006d7c:	f77f aeb3 	ble.w	8006ae6 <_dtoa_r+0x68e>
 8006d80:	4656      	mov	r6, sl
 8006d82:	2331      	movs	r3, #49	@ 0x31
 8006d84:	f806 3b01 	strb.w	r3, [r6], #1
 8006d88:	9b04      	ldr	r3, [sp, #16]
 8006d8a:	3301      	adds	r3, #1
 8006d8c:	9304      	str	r3, [sp, #16]
 8006d8e:	e6ae      	b.n	8006aee <_dtoa_r+0x696>
 8006d90:	9c07      	ldr	r4, [sp, #28]
 8006d92:	9704      	str	r7, [sp, #16]
 8006d94:	4625      	mov	r5, r4
 8006d96:	e7f3      	b.n	8006d80 <_dtoa_r+0x928>
 8006d98:	9b07      	ldr	r3, [sp, #28]
 8006d9a:	9300      	str	r3, [sp, #0]
 8006d9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	f000 8104 	beq.w	8006fac <_dtoa_r+0xb54>
 8006da4:	2e00      	cmp	r6, #0
 8006da6:	dd05      	ble.n	8006db4 <_dtoa_r+0x95c>
 8006da8:	4629      	mov	r1, r5
 8006daa:	4632      	mov	r2, r6
 8006dac:	4658      	mov	r0, fp
 8006dae:	f000 fc25 	bl	80075fc <__lshift>
 8006db2:	4605      	mov	r5, r0
 8006db4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d05a      	beq.n	8006e70 <_dtoa_r+0xa18>
 8006dba:	6869      	ldr	r1, [r5, #4]
 8006dbc:	4658      	mov	r0, fp
 8006dbe:	f000 fa0f 	bl	80071e0 <_Balloc>
 8006dc2:	4606      	mov	r6, r0
 8006dc4:	b928      	cbnz	r0, 8006dd2 <_dtoa_r+0x97a>
 8006dc6:	4b84      	ldr	r3, [pc, #528]	@ (8006fd8 <_dtoa_r+0xb80>)
 8006dc8:	4602      	mov	r2, r0
 8006dca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006dce:	f7ff bb5a 	b.w	8006486 <_dtoa_r+0x2e>
 8006dd2:	692a      	ldr	r2, [r5, #16]
 8006dd4:	3202      	adds	r2, #2
 8006dd6:	0092      	lsls	r2, r2, #2
 8006dd8:	f105 010c 	add.w	r1, r5, #12
 8006ddc:	300c      	adds	r0, #12
 8006dde:	f001 f975 	bl	80080cc <memcpy>
 8006de2:	2201      	movs	r2, #1
 8006de4:	4631      	mov	r1, r6
 8006de6:	4658      	mov	r0, fp
 8006de8:	f000 fc08 	bl	80075fc <__lshift>
 8006dec:	f10a 0301 	add.w	r3, sl, #1
 8006df0:	9307      	str	r3, [sp, #28]
 8006df2:	9b00      	ldr	r3, [sp, #0]
 8006df4:	4453      	add	r3, sl
 8006df6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006df8:	9b02      	ldr	r3, [sp, #8]
 8006dfa:	f003 0301 	and.w	r3, r3, #1
 8006dfe:	462f      	mov	r7, r5
 8006e00:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e02:	4605      	mov	r5, r0
 8006e04:	9b07      	ldr	r3, [sp, #28]
 8006e06:	4621      	mov	r1, r4
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	4648      	mov	r0, r9
 8006e0c:	9300      	str	r3, [sp, #0]
 8006e0e:	f7ff fa9a 	bl	8006346 <quorem>
 8006e12:	4639      	mov	r1, r7
 8006e14:	9002      	str	r0, [sp, #8]
 8006e16:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006e1a:	4648      	mov	r0, r9
 8006e1c:	f000 fc5a 	bl	80076d4 <__mcmp>
 8006e20:	462a      	mov	r2, r5
 8006e22:	9008      	str	r0, [sp, #32]
 8006e24:	4621      	mov	r1, r4
 8006e26:	4658      	mov	r0, fp
 8006e28:	f000 fc70 	bl	800770c <__mdiff>
 8006e2c:	68c2      	ldr	r2, [r0, #12]
 8006e2e:	4606      	mov	r6, r0
 8006e30:	bb02      	cbnz	r2, 8006e74 <_dtoa_r+0xa1c>
 8006e32:	4601      	mov	r1, r0
 8006e34:	4648      	mov	r0, r9
 8006e36:	f000 fc4d 	bl	80076d4 <__mcmp>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	4631      	mov	r1, r6
 8006e3e:	4658      	mov	r0, fp
 8006e40:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e42:	f000 fa0d 	bl	8007260 <_Bfree>
 8006e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e48:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e4a:	9e07      	ldr	r6, [sp, #28]
 8006e4c:	ea43 0102 	orr.w	r1, r3, r2
 8006e50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e52:	4319      	orrs	r1, r3
 8006e54:	d110      	bne.n	8006e78 <_dtoa_r+0xa20>
 8006e56:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006e5a:	d029      	beq.n	8006eb0 <_dtoa_r+0xa58>
 8006e5c:	9b08      	ldr	r3, [sp, #32]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	dd02      	ble.n	8006e68 <_dtoa_r+0xa10>
 8006e62:	9b02      	ldr	r3, [sp, #8]
 8006e64:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006e68:	9b00      	ldr	r3, [sp, #0]
 8006e6a:	f883 8000 	strb.w	r8, [r3]
 8006e6e:	e63f      	b.n	8006af0 <_dtoa_r+0x698>
 8006e70:	4628      	mov	r0, r5
 8006e72:	e7bb      	b.n	8006dec <_dtoa_r+0x994>
 8006e74:	2201      	movs	r2, #1
 8006e76:	e7e1      	b.n	8006e3c <_dtoa_r+0x9e4>
 8006e78:	9b08      	ldr	r3, [sp, #32]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	db04      	blt.n	8006e88 <_dtoa_r+0xa30>
 8006e7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e80:	430b      	orrs	r3, r1
 8006e82:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e84:	430b      	orrs	r3, r1
 8006e86:	d120      	bne.n	8006eca <_dtoa_r+0xa72>
 8006e88:	2a00      	cmp	r2, #0
 8006e8a:	dded      	ble.n	8006e68 <_dtoa_r+0xa10>
 8006e8c:	4649      	mov	r1, r9
 8006e8e:	2201      	movs	r2, #1
 8006e90:	4658      	mov	r0, fp
 8006e92:	f000 fbb3 	bl	80075fc <__lshift>
 8006e96:	4621      	mov	r1, r4
 8006e98:	4681      	mov	r9, r0
 8006e9a:	f000 fc1b 	bl	80076d4 <__mcmp>
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	dc03      	bgt.n	8006eaa <_dtoa_r+0xa52>
 8006ea2:	d1e1      	bne.n	8006e68 <_dtoa_r+0xa10>
 8006ea4:	f018 0f01 	tst.w	r8, #1
 8006ea8:	d0de      	beq.n	8006e68 <_dtoa_r+0xa10>
 8006eaa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006eae:	d1d8      	bne.n	8006e62 <_dtoa_r+0xa0a>
 8006eb0:	9a00      	ldr	r2, [sp, #0]
 8006eb2:	2339      	movs	r3, #57	@ 0x39
 8006eb4:	7013      	strb	r3, [r2, #0]
 8006eb6:	4633      	mov	r3, r6
 8006eb8:	461e      	mov	r6, r3
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006ec0:	2a39      	cmp	r2, #57	@ 0x39
 8006ec2:	d052      	beq.n	8006f6a <_dtoa_r+0xb12>
 8006ec4:	3201      	adds	r2, #1
 8006ec6:	701a      	strb	r2, [r3, #0]
 8006ec8:	e612      	b.n	8006af0 <_dtoa_r+0x698>
 8006eca:	2a00      	cmp	r2, #0
 8006ecc:	dd07      	ble.n	8006ede <_dtoa_r+0xa86>
 8006ece:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006ed2:	d0ed      	beq.n	8006eb0 <_dtoa_r+0xa58>
 8006ed4:	9a00      	ldr	r2, [sp, #0]
 8006ed6:	f108 0301 	add.w	r3, r8, #1
 8006eda:	7013      	strb	r3, [r2, #0]
 8006edc:	e608      	b.n	8006af0 <_dtoa_r+0x698>
 8006ede:	9b07      	ldr	r3, [sp, #28]
 8006ee0:	9a07      	ldr	r2, [sp, #28]
 8006ee2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006ee6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d028      	beq.n	8006f3e <_dtoa_r+0xae6>
 8006eec:	4649      	mov	r1, r9
 8006eee:	2300      	movs	r3, #0
 8006ef0:	220a      	movs	r2, #10
 8006ef2:	4658      	mov	r0, fp
 8006ef4:	f000 f9d6 	bl	80072a4 <__multadd>
 8006ef8:	42af      	cmp	r7, r5
 8006efa:	4681      	mov	r9, r0
 8006efc:	f04f 0300 	mov.w	r3, #0
 8006f00:	f04f 020a 	mov.w	r2, #10
 8006f04:	4639      	mov	r1, r7
 8006f06:	4658      	mov	r0, fp
 8006f08:	d107      	bne.n	8006f1a <_dtoa_r+0xac2>
 8006f0a:	f000 f9cb 	bl	80072a4 <__multadd>
 8006f0e:	4607      	mov	r7, r0
 8006f10:	4605      	mov	r5, r0
 8006f12:	9b07      	ldr	r3, [sp, #28]
 8006f14:	3301      	adds	r3, #1
 8006f16:	9307      	str	r3, [sp, #28]
 8006f18:	e774      	b.n	8006e04 <_dtoa_r+0x9ac>
 8006f1a:	f000 f9c3 	bl	80072a4 <__multadd>
 8006f1e:	4629      	mov	r1, r5
 8006f20:	4607      	mov	r7, r0
 8006f22:	2300      	movs	r3, #0
 8006f24:	220a      	movs	r2, #10
 8006f26:	4658      	mov	r0, fp
 8006f28:	f000 f9bc 	bl	80072a4 <__multadd>
 8006f2c:	4605      	mov	r5, r0
 8006f2e:	e7f0      	b.n	8006f12 <_dtoa_r+0xaba>
 8006f30:	9b00      	ldr	r3, [sp, #0]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	bfcc      	ite	gt
 8006f36:	461e      	movgt	r6, r3
 8006f38:	2601      	movle	r6, #1
 8006f3a:	4456      	add	r6, sl
 8006f3c:	2700      	movs	r7, #0
 8006f3e:	4649      	mov	r1, r9
 8006f40:	2201      	movs	r2, #1
 8006f42:	4658      	mov	r0, fp
 8006f44:	f000 fb5a 	bl	80075fc <__lshift>
 8006f48:	4621      	mov	r1, r4
 8006f4a:	4681      	mov	r9, r0
 8006f4c:	f000 fbc2 	bl	80076d4 <__mcmp>
 8006f50:	2800      	cmp	r0, #0
 8006f52:	dcb0      	bgt.n	8006eb6 <_dtoa_r+0xa5e>
 8006f54:	d102      	bne.n	8006f5c <_dtoa_r+0xb04>
 8006f56:	f018 0f01 	tst.w	r8, #1
 8006f5a:	d1ac      	bne.n	8006eb6 <_dtoa_r+0xa5e>
 8006f5c:	4633      	mov	r3, r6
 8006f5e:	461e      	mov	r6, r3
 8006f60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f64:	2a30      	cmp	r2, #48	@ 0x30
 8006f66:	d0fa      	beq.n	8006f5e <_dtoa_r+0xb06>
 8006f68:	e5c2      	b.n	8006af0 <_dtoa_r+0x698>
 8006f6a:	459a      	cmp	sl, r3
 8006f6c:	d1a4      	bne.n	8006eb8 <_dtoa_r+0xa60>
 8006f6e:	9b04      	ldr	r3, [sp, #16]
 8006f70:	3301      	adds	r3, #1
 8006f72:	9304      	str	r3, [sp, #16]
 8006f74:	2331      	movs	r3, #49	@ 0x31
 8006f76:	f88a 3000 	strb.w	r3, [sl]
 8006f7a:	e5b9      	b.n	8006af0 <_dtoa_r+0x698>
 8006f7c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006f7e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006fdc <_dtoa_r+0xb84>
 8006f82:	b11b      	cbz	r3, 8006f8c <_dtoa_r+0xb34>
 8006f84:	f10a 0308 	add.w	r3, sl, #8
 8006f88:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006f8a:	6013      	str	r3, [r2, #0]
 8006f8c:	4650      	mov	r0, sl
 8006f8e:	b019      	add	sp, #100	@ 0x64
 8006f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	f77f ae37 	ble.w	8006c0a <_dtoa_r+0x7b2>
 8006f9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fa0:	2001      	movs	r0, #1
 8006fa2:	e655      	b.n	8006c50 <_dtoa_r+0x7f8>
 8006fa4:	9b00      	ldr	r3, [sp, #0]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	f77f aed6 	ble.w	8006d58 <_dtoa_r+0x900>
 8006fac:	4656      	mov	r6, sl
 8006fae:	4621      	mov	r1, r4
 8006fb0:	4648      	mov	r0, r9
 8006fb2:	f7ff f9c8 	bl	8006346 <quorem>
 8006fb6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006fba:	f806 8b01 	strb.w	r8, [r6], #1
 8006fbe:	9b00      	ldr	r3, [sp, #0]
 8006fc0:	eba6 020a 	sub.w	r2, r6, sl
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	ddb3      	ble.n	8006f30 <_dtoa_r+0xad8>
 8006fc8:	4649      	mov	r1, r9
 8006fca:	2300      	movs	r3, #0
 8006fcc:	220a      	movs	r2, #10
 8006fce:	4658      	mov	r0, fp
 8006fd0:	f000 f968 	bl	80072a4 <__multadd>
 8006fd4:	4681      	mov	r9, r0
 8006fd6:	e7ea      	b.n	8006fae <_dtoa_r+0xb56>
 8006fd8:	08009988 	.word	0x08009988
 8006fdc:	0800990c 	.word	0x0800990c

08006fe0 <_free_r>:
 8006fe0:	b538      	push	{r3, r4, r5, lr}
 8006fe2:	4605      	mov	r5, r0
 8006fe4:	2900      	cmp	r1, #0
 8006fe6:	d041      	beq.n	800706c <_free_r+0x8c>
 8006fe8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006fec:	1f0c      	subs	r4, r1, #4
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	bfb8      	it	lt
 8006ff2:	18e4      	addlt	r4, r4, r3
 8006ff4:	f000 f8e8 	bl	80071c8 <__malloc_lock>
 8006ff8:	4a1d      	ldr	r2, [pc, #116]	@ (8007070 <_free_r+0x90>)
 8006ffa:	6813      	ldr	r3, [r2, #0]
 8006ffc:	b933      	cbnz	r3, 800700c <_free_r+0x2c>
 8006ffe:	6063      	str	r3, [r4, #4]
 8007000:	6014      	str	r4, [r2, #0]
 8007002:	4628      	mov	r0, r5
 8007004:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007008:	f000 b8e4 	b.w	80071d4 <__malloc_unlock>
 800700c:	42a3      	cmp	r3, r4
 800700e:	d908      	bls.n	8007022 <_free_r+0x42>
 8007010:	6820      	ldr	r0, [r4, #0]
 8007012:	1821      	adds	r1, r4, r0
 8007014:	428b      	cmp	r3, r1
 8007016:	bf01      	itttt	eq
 8007018:	6819      	ldreq	r1, [r3, #0]
 800701a:	685b      	ldreq	r3, [r3, #4]
 800701c:	1809      	addeq	r1, r1, r0
 800701e:	6021      	streq	r1, [r4, #0]
 8007020:	e7ed      	b.n	8006ffe <_free_r+0x1e>
 8007022:	461a      	mov	r2, r3
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	b10b      	cbz	r3, 800702c <_free_r+0x4c>
 8007028:	42a3      	cmp	r3, r4
 800702a:	d9fa      	bls.n	8007022 <_free_r+0x42>
 800702c:	6811      	ldr	r1, [r2, #0]
 800702e:	1850      	adds	r0, r2, r1
 8007030:	42a0      	cmp	r0, r4
 8007032:	d10b      	bne.n	800704c <_free_r+0x6c>
 8007034:	6820      	ldr	r0, [r4, #0]
 8007036:	4401      	add	r1, r0
 8007038:	1850      	adds	r0, r2, r1
 800703a:	4283      	cmp	r3, r0
 800703c:	6011      	str	r1, [r2, #0]
 800703e:	d1e0      	bne.n	8007002 <_free_r+0x22>
 8007040:	6818      	ldr	r0, [r3, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	6053      	str	r3, [r2, #4]
 8007046:	4408      	add	r0, r1
 8007048:	6010      	str	r0, [r2, #0]
 800704a:	e7da      	b.n	8007002 <_free_r+0x22>
 800704c:	d902      	bls.n	8007054 <_free_r+0x74>
 800704e:	230c      	movs	r3, #12
 8007050:	602b      	str	r3, [r5, #0]
 8007052:	e7d6      	b.n	8007002 <_free_r+0x22>
 8007054:	6820      	ldr	r0, [r4, #0]
 8007056:	1821      	adds	r1, r4, r0
 8007058:	428b      	cmp	r3, r1
 800705a:	bf04      	itt	eq
 800705c:	6819      	ldreq	r1, [r3, #0]
 800705e:	685b      	ldreq	r3, [r3, #4]
 8007060:	6063      	str	r3, [r4, #4]
 8007062:	bf04      	itt	eq
 8007064:	1809      	addeq	r1, r1, r0
 8007066:	6021      	streq	r1, [r4, #0]
 8007068:	6054      	str	r4, [r2, #4]
 800706a:	e7ca      	b.n	8007002 <_free_r+0x22>
 800706c:	bd38      	pop	{r3, r4, r5, pc}
 800706e:	bf00      	nop
 8007070:	20001a80 	.word	0x20001a80

08007074 <malloc>:
 8007074:	4b02      	ldr	r3, [pc, #8]	@ (8007080 <malloc+0xc>)
 8007076:	4601      	mov	r1, r0
 8007078:	6818      	ldr	r0, [r3, #0]
 800707a:	f000 b825 	b.w	80070c8 <_malloc_r>
 800707e:	bf00      	nop
 8007080:	2000002c 	.word	0x2000002c

08007084 <sbrk_aligned>:
 8007084:	b570      	push	{r4, r5, r6, lr}
 8007086:	4e0f      	ldr	r6, [pc, #60]	@ (80070c4 <sbrk_aligned+0x40>)
 8007088:	460c      	mov	r4, r1
 800708a:	6831      	ldr	r1, [r6, #0]
 800708c:	4605      	mov	r5, r0
 800708e:	b911      	cbnz	r1, 8007096 <sbrk_aligned+0x12>
 8007090:	f001 f80c 	bl	80080ac <_sbrk_r>
 8007094:	6030      	str	r0, [r6, #0]
 8007096:	4621      	mov	r1, r4
 8007098:	4628      	mov	r0, r5
 800709a:	f001 f807 	bl	80080ac <_sbrk_r>
 800709e:	1c43      	adds	r3, r0, #1
 80070a0:	d103      	bne.n	80070aa <sbrk_aligned+0x26>
 80070a2:	f04f 34ff 	mov.w	r4, #4294967295
 80070a6:	4620      	mov	r0, r4
 80070a8:	bd70      	pop	{r4, r5, r6, pc}
 80070aa:	1cc4      	adds	r4, r0, #3
 80070ac:	f024 0403 	bic.w	r4, r4, #3
 80070b0:	42a0      	cmp	r0, r4
 80070b2:	d0f8      	beq.n	80070a6 <sbrk_aligned+0x22>
 80070b4:	1a21      	subs	r1, r4, r0
 80070b6:	4628      	mov	r0, r5
 80070b8:	f000 fff8 	bl	80080ac <_sbrk_r>
 80070bc:	3001      	adds	r0, #1
 80070be:	d1f2      	bne.n	80070a6 <sbrk_aligned+0x22>
 80070c0:	e7ef      	b.n	80070a2 <sbrk_aligned+0x1e>
 80070c2:	bf00      	nop
 80070c4:	20001a7c 	.word	0x20001a7c

080070c8 <_malloc_r>:
 80070c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070cc:	1ccd      	adds	r5, r1, #3
 80070ce:	f025 0503 	bic.w	r5, r5, #3
 80070d2:	3508      	adds	r5, #8
 80070d4:	2d0c      	cmp	r5, #12
 80070d6:	bf38      	it	cc
 80070d8:	250c      	movcc	r5, #12
 80070da:	2d00      	cmp	r5, #0
 80070dc:	4606      	mov	r6, r0
 80070de:	db01      	blt.n	80070e4 <_malloc_r+0x1c>
 80070e0:	42a9      	cmp	r1, r5
 80070e2:	d904      	bls.n	80070ee <_malloc_r+0x26>
 80070e4:	230c      	movs	r3, #12
 80070e6:	6033      	str	r3, [r6, #0]
 80070e8:	2000      	movs	r0, #0
 80070ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80071c4 <_malloc_r+0xfc>
 80070f2:	f000 f869 	bl	80071c8 <__malloc_lock>
 80070f6:	f8d8 3000 	ldr.w	r3, [r8]
 80070fa:	461c      	mov	r4, r3
 80070fc:	bb44      	cbnz	r4, 8007150 <_malloc_r+0x88>
 80070fe:	4629      	mov	r1, r5
 8007100:	4630      	mov	r0, r6
 8007102:	f7ff ffbf 	bl	8007084 <sbrk_aligned>
 8007106:	1c43      	adds	r3, r0, #1
 8007108:	4604      	mov	r4, r0
 800710a:	d158      	bne.n	80071be <_malloc_r+0xf6>
 800710c:	f8d8 4000 	ldr.w	r4, [r8]
 8007110:	4627      	mov	r7, r4
 8007112:	2f00      	cmp	r7, #0
 8007114:	d143      	bne.n	800719e <_malloc_r+0xd6>
 8007116:	2c00      	cmp	r4, #0
 8007118:	d04b      	beq.n	80071b2 <_malloc_r+0xea>
 800711a:	6823      	ldr	r3, [r4, #0]
 800711c:	4639      	mov	r1, r7
 800711e:	4630      	mov	r0, r6
 8007120:	eb04 0903 	add.w	r9, r4, r3
 8007124:	f000 ffc2 	bl	80080ac <_sbrk_r>
 8007128:	4581      	cmp	r9, r0
 800712a:	d142      	bne.n	80071b2 <_malloc_r+0xea>
 800712c:	6821      	ldr	r1, [r4, #0]
 800712e:	1a6d      	subs	r5, r5, r1
 8007130:	4629      	mov	r1, r5
 8007132:	4630      	mov	r0, r6
 8007134:	f7ff ffa6 	bl	8007084 <sbrk_aligned>
 8007138:	3001      	adds	r0, #1
 800713a:	d03a      	beq.n	80071b2 <_malloc_r+0xea>
 800713c:	6823      	ldr	r3, [r4, #0]
 800713e:	442b      	add	r3, r5
 8007140:	6023      	str	r3, [r4, #0]
 8007142:	f8d8 3000 	ldr.w	r3, [r8]
 8007146:	685a      	ldr	r2, [r3, #4]
 8007148:	bb62      	cbnz	r2, 80071a4 <_malloc_r+0xdc>
 800714a:	f8c8 7000 	str.w	r7, [r8]
 800714e:	e00f      	b.n	8007170 <_malloc_r+0xa8>
 8007150:	6822      	ldr	r2, [r4, #0]
 8007152:	1b52      	subs	r2, r2, r5
 8007154:	d420      	bmi.n	8007198 <_malloc_r+0xd0>
 8007156:	2a0b      	cmp	r2, #11
 8007158:	d917      	bls.n	800718a <_malloc_r+0xc2>
 800715a:	1961      	adds	r1, r4, r5
 800715c:	42a3      	cmp	r3, r4
 800715e:	6025      	str	r5, [r4, #0]
 8007160:	bf18      	it	ne
 8007162:	6059      	strne	r1, [r3, #4]
 8007164:	6863      	ldr	r3, [r4, #4]
 8007166:	bf08      	it	eq
 8007168:	f8c8 1000 	streq.w	r1, [r8]
 800716c:	5162      	str	r2, [r4, r5]
 800716e:	604b      	str	r3, [r1, #4]
 8007170:	4630      	mov	r0, r6
 8007172:	f000 f82f 	bl	80071d4 <__malloc_unlock>
 8007176:	f104 000b 	add.w	r0, r4, #11
 800717a:	1d23      	adds	r3, r4, #4
 800717c:	f020 0007 	bic.w	r0, r0, #7
 8007180:	1ac2      	subs	r2, r0, r3
 8007182:	bf1c      	itt	ne
 8007184:	1a1b      	subne	r3, r3, r0
 8007186:	50a3      	strne	r3, [r4, r2]
 8007188:	e7af      	b.n	80070ea <_malloc_r+0x22>
 800718a:	6862      	ldr	r2, [r4, #4]
 800718c:	42a3      	cmp	r3, r4
 800718e:	bf0c      	ite	eq
 8007190:	f8c8 2000 	streq.w	r2, [r8]
 8007194:	605a      	strne	r2, [r3, #4]
 8007196:	e7eb      	b.n	8007170 <_malloc_r+0xa8>
 8007198:	4623      	mov	r3, r4
 800719a:	6864      	ldr	r4, [r4, #4]
 800719c:	e7ae      	b.n	80070fc <_malloc_r+0x34>
 800719e:	463c      	mov	r4, r7
 80071a0:	687f      	ldr	r7, [r7, #4]
 80071a2:	e7b6      	b.n	8007112 <_malloc_r+0x4a>
 80071a4:	461a      	mov	r2, r3
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	42a3      	cmp	r3, r4
 80071aa:	d1fb      	bne.n	80071a4 <_malloc_r+0xdc>
 80071ac:	2300      	movs	r3, #0
 80071ae:	6053      	str	r3, [r2, #4]
 80071b0:	e7de      	b.n	8007170 <_malloc_r+0xa8>
 80071b2:	230c      	movs	r3, #12
 80071b4:	6033      	str	r3, [r6, #0]
 80071b6:	4630      	mov	r0, r6
 80071b8:	f000 f80c 	bl	80071d4 <__malloc_unlock>
 80071bc:	e794      	b.n	80070e8 <_malloc_r+0x20>
 80071be:	6005      	str	r5, [r0, #0]
 80071c0:	e7d6      	b.n	8007170 <_malloc_r+0xa8>
 80071c2:	bf00      	nop
 80071c4:	20001a80 	.word	0x20001a80

080071c8 <__malloc_lock>:
 80071c8:	4801      	ldr	r0, [pc, #4]	@ (80071d0 <__malloc_lock+0x8>)
 80071ca:	f7ff b8ba 	b.w	8006342 <__retarget_lock_acquire_recursive>
 80071ce:	bf00      	nop
 80071d0:	20001a78 	.word	0x20001a78

080071d4 <__malloc_unlock>:
 80071d4:	4801      	ldr	r0, [pc, #4]	@ (80071dc <__malloc_unlock+0x8>)
 80071d6:	f7ff b8b5 	b.w	8006344 <__retarget_lock_release_recursive>
 80071da:	bf00      	nop
 80071dc:	20001a78 	.word	0x20001a78

080071e0 <_Balloc>:
 80071e0:	b570      	push	{r4, r5, r6, lr}
 80071e2:	69c6      	ldr	r6, [r0, #28]
 80071e4:	4604      	mov	r4, r0
 80071e6:	460d      	mov	r5, r1
 80071e8:	b976      	cbnz	r6, 8007208 <_Balloc+0x28>
 80071ea:	2010      	movs	r0, #16
 80071ec:	f7ff ff42 	bl	8007074 <malloc>
 80071f0:	4602      	mov	r2, r0
 80071f2:	61e0      	str	r0, [r4, #28]
 80071f4:	b920      	cbnz	r0, 8007200 <_Balloc+0x20>
 80071f6:	4b18      	ldr	r3, [pc, #96]	@ (8007258 <_Balloc+0x78>)
 80071f8:	4818      	ldr	r0, [pc, #96]	@ (800725c <_Balloc+0x7c>)
 80071fa:	216b      	movs	r1, #107	@ 0x6b
 80071fc:	f000 ff74 	bl	80080e8 <__assert_func>
 8007200:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007204:	6006      	str	r6, [r0, #0]
 8007206:	60c6      	str	r6, [r0, #12]
 8007208:	69e6      	ldr	r6, [r4, #28]
 800720a:	68f3      	ldr	r3, [r6, #12]
 800720c:	b183      	cbz	r3, 8007230 <_Balloc+0x50>
 800720e:	69e3      	ldr	r3, [r4, #28]
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007216:	b9b8      	cbnz	r0, 8007248 <_Balloc+0x68>
 8007218:	2101      	movs	r1, #1
 800721a:	fa01 f605 	lsl.w	r6, r1, r5
 800721e:	1d72      	adds	r2, r6, #5
 8007220:	0092      	lsls	r2, r2, #2
 8007222:	4620      	mov	r0, r4
 8007224:	f000 ff7e 	bl	8008124 <_calloc_r>
 8007228:	b160      	cbz	r0, 8007244 <_Balloc+0x64>
 800722a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800722e:	e00e      	b.n	800724e <_Balloc+0x6e>
 8007230:	2221      	movs	r2, #33	@ 0x21
 8007232:	2104      	movs	r1, #4
 8007234:	4620      	mov	r0, r4
 8007236:	f000 ff75 	bl	8008124 <_calloc_r>
 800723a:	69e3      	ldr	r3, [r4, #28]
 800723c:	60f0      	str	r0, [r6, #12]
 800723e:	68db      	ldr	r3, [r3, #12]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d1e4      	bne.n	800720e <_Balloc+0x2e>
 8007244:	2000      	movs	r0, #0
 8007246:	bd70      	pop	{r4, r5, r6, pc}
 8007248:	6802      	ldr	r2, [r0, #0]
 800724a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800724e:	2300      	movs	r3, #0
 8007250:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007254:	e7f7      	b.n	8007246 <_Balloc+0x66>
 8007256:	bf00      	nop
 8007258:	08009919 	.word	0x08009919
 800725c:	08009999 	.word	0x08009999

08007260 <_Bfree>:
 8007260:	b570      	push	{r4, r5, r6, lr}
 8007262:	69c6      	ldr	r6, [r0, #28]
 8007264:	4605      	mov	r5, r0
 8007266:	460c      	mov	r4, r1
 8007268:	b976      	cbnz	r6, 8007288 <_Bfree+0x28>
 800726a:	2010      	movs	r0, #16
 800726c:	f7ff ff02 	bl	8007074 <malloc>
 8007270:	4602      	mov	r2, r0
 8007272:	61e8      	str	r0, [r5, #28]
 8007274:	b920      	cbnz	r0, 8007280 <_Bfree+0x20>
 8007276:	4b09      	ldr	r3, [pc, #36]	@ (800729c <_Bfree+0x3c>)
 8007278:	4809      	ldr	r0, [pc, #36]	@ (80072a0 <_Bfree+0x40>)
 800727a:	218f      	movs	r1, #143	@ 0x8f
 800727c:	f000 ff34 	bl	80080e8 <__assert_func>
 8007280:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007284:	6006      	str	r6, [r0, #0]
 8007286:	60c6      	str	r6, [r0, #12]
 8007288:	b13c      	cbz	r4, 800729a <_Bfree+0x3a>
 800728a:	69eb      	ldr	r3, [r5, #28]
 800728c:	6862      	ldr	r2, [r4, #4]
 800728e:	68db      	ldr	r3, [r3, #12]
 8007290:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007294:	6021      	str	r1, [r4, #0]
 8007296:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800729a:	bd70      	pop	{r4, r5, r6, pc}
 800729c:	08009919 	.word	0x08009919
 80072a0:	08009999 	.word	0x08009999

080072a4 <__multadd>:
 80072a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072a8:	690d      	ldr	r5, [r1, #16]
 80072aa:	4607      	mov	r7, r0
 80072ac:	460c      	mov	r4, r1
 80072ae:	461e      	mov	r6, r3
 80072b0:	f101 0c14 	add.w	ip, r1, #20
 80072b4:	2000      	movs	r0, #0
 80072b6:	f8dc 3000 	ldr.w	r3, [ip]
 80072ba:	b299      	uxth	r1, r3
 80072bc:	fb02 6101 	mla	r1, r2, r1, r6
 80072c0:	0c1e      	lsrs	r6, r3, #16
 80072c2:	0c0b      	lsrs	r3, r1, #16
 80072c4:	fb02 3306 	mla	r3, r2, r6, r3
 80072c8:	b289      	uxth	r1, r1
 80072ca:	3001      	adds	r0, #1
 80072cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80072d0:	4285      	cmp	r5, r0
 80072d2:	f84c 1b04 	str.w	r1, [ip], #4
 80072d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80072da:	dcec      	bgt.n	80072b6 <__multadd+0x12>
 80072dc:	b30e      	cbz	r6, 8007322 <__multadd+0x7e>
 80072de:	68a3      	ldr	r3, [r4, #8]
 80072e0:	42ab      	cmp	r3, r5
 80072e2:	dc19      	bgt.n	8007318 <__multadd+0x74>
 80072e4:	6861      	ldr	r1, [r4, #4]
 80072e6:	4638      	mov	r0, r7
 80072e8:	3101      	adds	r1, #1
 80072ea:	f7ff ff79 	bl	80071e0 <_Balloc>
 80072ee:	4680      	mov	r8, r0
 80072f0:	b928      	cbnz	r0, 80072fe <__multadd+0x5a>
 80072f2:	4602      	mov	r2, r0
 80072f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007328 <__multadd+0x84>)
 80072f6:	480d      	ldr	r0, [pc, #52]	@ (800732c <__multadd+0x88>)
 80072f8:	21ba      	movs	r1, #186	@ 0xba
 80072fa:	f000 fef5 	bl	80080e8 <__assert_func>
 80072fe:	6922      	ldr	r2, [r4, #16]
 8007300:	3202      	adds	r2, #2
 8007302:	f104 010c 	add.w	r1, r4, #12
 8007306:	0092      	lsls	r2, r2, #2
 8007308:	300c      	adds	r0, #12
 800730a:	f000 fedf 	bl	80080cc <memcpy>
 800730e:	4621      	mov	r1, r4
 8007310:	4638      	mov	r0, r7
 8007312:	f7ff ffa5 	bl	8007260 <_Bfree>
 8007316:	4644      	mov	r4, r8
 8007318:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800731c:	3501      	adds	r5, #1
 800731e:	615e      	str	r6, [r3, #20]
 8007320:	6125      	str	r5, [r4, #16]
 8007322:	4620      	mov	r0, r4
 8007324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007328:	08009988 	.word	0x08009988
 800732c:	08009999 	.word	0x08009999

08007330 <__hi0bits>:
 8007330:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007334:	4603      	mov	r3, r0
 8007336:	bf36      	itet	cc
 8007338:	0403      	lslcc	r3, r0, #16
 800733a:	2000      	movcs	r0, #0
 800733c:	2010      	movcc	r0, #16
 800733e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007342:	bf3c      	itt	cc
 8007344:	021b      	lslcc	r3, r3, #8
 8007346:	3008      	addcc	r0, #8
 8007348:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800734c:	bf3c      	itt	cc
 800734e:	011b      	lslcc	r3, r3, #4
 8007350:	3004      	addcc	r0, #4
 8007352:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007356:	bf3c      	itt	cc
 8007358:	009b      	lslcc	r3, r3, #2
 800735a:	3002      	addcc	r0, #2
 800735c:	2b00      	cmp	r3, #0
 800735e:	db05      	blt.n	800736c <__hi0bits+0x3c>
 8007360:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007364:	f100 0001 	add.w	r0, r0, #1
 8007368:	bf08      	it	eq
 800736a:	2020      	moveq	r0, #32
 800736c:	4770      	bx	lr

0800736e <__lo0bits>:
 800736e:	6803      	ldr	r3, [r0, #0]
 8007370:	4602      	mov	r2, r0
 8007372:	f013 0007 	ands.w	r0, r3, #7
 8007376:	d00b      	beq.n	8007390 <__lo0bits+0x22>
 8007378:	07d9      	lsls	r1, r3, #31
 800737a:	d421      	bmi.n	80073c0 <__lo0bits+0x52>
 800737c:	0798      	lsls	r0, r3, #30
 800737e:	bf49      	itett	mi
 8007380:	085b      	lsrmi	r3, r3, #1
 8007382:	089b      	lsrpl	r3, r3, #2
 8007384:	2001      	movmi	r0, #1
 8007386:	6013      	strmi	r3, [r2, #0]
 8007388:	bf5c      	itt	pl
 800738a:	6013      	strpl	r3, [r2, #0]
 800738c:	2002      	movpl	r0, #2
 800738e:	4770      	bx	lr
 8007390:	b299      	uxth	r1, r3
 8007392:	b909      	cbnz	r1, 8007398 <__lo0bits+0x2a>
 8007394:	0c1b      	lsrs	r3, r3, #16
 8007396:	2010      	movs	r0, #16
 8007398:	b2d9      	uxtb	r1, r3
 800739a:	b909      	cbnz	r1, 80073a0 <__lo0bits+0x32>
 800739c:	3008      	adds	r0, #8
 800739e:	0a1b      	lsrs	r3, r3, #8
 80073a0:	0719      	lsls	r1, r3, #28
 80073a2:	bf04      	itt	eq
 80073a4:	091b      	lsreq	r3, r3, #4
 80073a6:	3004      	addeq	r0, #4
 80073a8:	0799      	lsls	r1, r3, #30
 80073aa:	bf04      	itt	eq
 80073ac:	089b      	lsreq	r3, r3, #2
 80073ae:	3002      	addeq	r0, #2
 80073b0:	07d9      	lsls	r1, r3, #31
 80073b2:	d403      	bmi.n	80073bc <__lo0bits+0x4e>
 80073b4:	085b      	lsrs	r3, r3, #1
 80073b6:	f100 0001 	add.w	r0, r0, #1
 80073ba:	d003      	beq.n	80073c4 <__lo0bits+0x56>
 80073bc:	6013      	str	r3, [r2, #0]
 80073be:	4770      	bx	lr
 80073c0:	2000      	movs	r0, #0
 80073c2:	4770      	bx	lr
 80073c4:	2020      	movs	r0, #32
 80073c6:	4770      	bx	lr

080073c8 <__i2b>:
 80073c8:	b510      	push	{r4, lr}
 80073ca:	460c      	mov	r4, r1
 80073cc:	2101      	movs	r1, #1
 80073ce:	f7ff ff07 	bl	80071e0 <_Balloc>
 80073d2:	4602      	mov	r2, r0
 80073d4:	b928      	cbnz	r0, 80073e2 <__i2b+0x1a>
 80073d6:	4b05      	ldr	r3, [pc, #20]	@ (80073ec <__i2b+0x24>)
 80073d8:	4805      	ldr	r0, [pc, #20]	@ (80073f0 <__i2b+0x28>)
 80073da:	f240 1145 	movw	r1, #325	@ 0x145
 80073de:	f000 fe83 	bl	80080e8 <__assert_func>
 80073e2:	2301      	movs	r3, #1
 80073e4:	6144      	str	r4, [r0, #20]
 80073e6:	6103      	str	r3, [r0, #16]
 80073e8:	bd10      	pop	{r4, pc}
 80073ea:	bf00      	nop
 80073ec:	08009988 	.word	0x08009988
 80073f0:	08009999 	.word	0x08009999

080073f4 <__multiply>:
 80073f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f8:	4614      	mov	r4, r2
 80073fa:	690a      	ldr	r2, [r1, #16]
 80073fc:	6923      	ldr	r3, [r4, #16]
 80073fe:	429a      	cmp	r2, r3
 8007400:	bfa8      	it	ge
 8007402:	4623      	movge	r3, r4
 8007404:	460f      	mov	r7, r1
 8007406:	bfa4      	itt	ge
 8007408:	460c      	movge	r4, r1
 800740a:	461f      	movge	r7, r3
 800740c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007410:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007414:	68a3      	ldr	r3, [r4, #8]
 8007416:	6861      	ldr	r1, [r4, #4]
 8007418:	eb0a 0609 	add.w	r6, sl, r9
 800741c:	42b3      	cmp	r3, r6
 800741e:	b085      	sub	sp, #20
 8007420:	bfb8      	it	lt
 8007422:	3101      	addlt	r1, #1
 8007424:	f7ff fedc 	bl	80071e0 <_Balloc>
 8007428:	b930      	cbnz	r0, 8007438 <__multiply+0x44>
 800742a:	4602      	mov	r2, r0
 800742c:	4b44      	ldr	r3, [pc, #272]	@ (8007540 <__multiply+0x14c>)
 800742e:	4845      	ldr	r0, [pc, #276]	@ (8007544 <__multiply+0x150>)
 8007430:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007434:	f000 fe58 	bl	80080e8 <__assert_func>
 8007438:	f100 0514 	add.w	r5, r0, #20
 800743c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007440:	462b      	mov	r3, r5
 8007442:	2200      	movs	r2, #0
 8007444:	4543      	cmp	r3, r8
 8007446:	d321      	bcc.n	800748c <__multiply+0x98>
 8007448:	f107 0114 	add.w	r1, r7, #20
 800744c:	f104 0214 	add.w	r2, r4, #20
 8007450:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007454:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007458:	9302      	str	r3, [sp, #8]
 800745a:	1b13      	subs	r3, r2, r4
 800745c:	3b15      	subs	r3, #21
 800745e:	f023 0303 	bic.w	r3, r3, #3
 8007462:	3304      	adds	r3, #4
 8007464:	f104 0715 	add.w	r7, r4, #21
 8007468:	42ba      	cmp	r2, r7
 800746a:	bf38      	it	cc
 800746c:	2304      	movcc	r3, #4
 800746e:	9301      	str	r3, [sp, #4]
 8007470:	9b02      	ldr	r3, [sp, #8]
 8007472:	9103      	str	r1, [sp, #12]
 8007474:	428b      	cmp	r3, r1
 8007476:	d80c      	bhi.n	8007492 <__multiply+0x9e>
 8007478:	2e00      	cmp	r6, #0
 800747a:	dd03      	ble.n	8007484 <__multiply+0x90>
 800747c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007480:	2b00      	cmp	r3, #0
 8007482:	d05b      	beq.n	800753c <__multiply+0x148>
 8007484:	6106      	str	r6, [r0, #16]
 8007486:	b005      	add	sp, #20
 8007488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800748c:	f843 2b04 	str.w	r2, [r3], #4
 8007490:	e7d8      	b.n	8007444 <__multiply+0x50>
 8007492:	f8b1 a000 	ldrh.w	sl, [r1]
 8007496:	f1ba 0f00 	cmp.w	sl, #0
 800749a:	d024      	beq.n	80074e6 <__multiply+0xf2>
 800749c:	f104 0e14 	add.w	lr, r4, #20
 80074a0:	46a9      	mov	r9, r5
 80074a2:	f04f 0c00 	mov.w	ip, #0
 80074a6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80074aa:	f8d9 3000 	ldr.w	r3, [r9]
 80074ae:	fa1f fb87 	uxth.w	fp, r7
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80074b8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80074bc:	f8d9 7000 	ldr.w	r7, [r9]
 80074c0:	4463      	add	r3, ip
 80074c2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80074c6:	fb0a c70b 	mla	r7, sl, fp, ip
 80074ca:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80074ce:	b29b      	uxth	r3, r3
 80074d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80074d4:	4572      	cmp	r2, lr
 80074d6:	f849 3b04 	str.w	r3, [r9], #4
 80074da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80074de:	d8e2      	bhi.n	80074a6 <__multiply+0xb2>
 80074e0:	9b01      	ldr	r3, [sp, #4]
 80074e2:	f845 c003 	str.w	ip, [r5, r3]
 80074e6:	9b03      	ldr	r3, [sp, #12]
 80074e8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80074ec:	3104      	adds	r1, #4
 80074ee:	f1b9 0f00 	cmp.w	r9, #0
 80074f2:	d021      	beq.n	8007538 <__multiply+0x144>
 80074f4:	682b      	ldr	r3, [r5, #0]
 80074f6:	f104 0c14 	add.w	ip, r4, #20
 80074fa:	46ae      	mov	lr, r5
 80074fc:	f04f 0a00 	mov.w	sl, #0
 8007500:	f8bc b000 	ldrh.w	fp, [ip]
 8007504:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007508:	fb09 770b 	mla	r7, r9, fp, r7
 800750c:	4457      	add	r7, sl
 800750e:	b29b      	uxth	r3, r3
 8007510:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007514:	f84e 3b04 	str.w	r3, [lr], #4
 8007518:	f85c 3b04 	ldr.w	r3, [ip], #4
 800751c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007520:	f8be 3000 	ldrh.w	r3, [lr]
 8007524:	fb09 330a 	mla	r3, r9, sl, r3
 8007528:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800752c:	4562      	cmp	r2, ip
 800752e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007532:	d8e5      	bhi.n	8007500 <__multiply+0x10c>
 8007534:	9f01      	ldr	r7, [sp, #4]
 8007536:	51eb      	str	r3, [r5, r7]
 8007538:	3504      	adds	r5, #4
 800753a:	e799      	b.n	8007470 <__multiply+0x7c>
 800753c:	3e01      	subs	r6, #1
 800753e:	e79b      	b.n	8007478 <__multiply+0x84>
 8007540:	08009988 	.word	0x08009988
 8007544:	08009999 	.word	0x08009999

08007548 <__pow5mult>:
 8007548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800754c:	4615      	mov	r5, r2
 800754e:	f012 0203 	ands.w	r2, r2, #3
 8007552:	4607      	mov	r7, r0
 8007554:	460e      	mov	r6, r1
 8007556:	d007      	beq.n	8007568 <__pow5mult+0x20>
 8007558:	4c25      	ldr	r4, [pc, #148]	@ (80075f0 <__pow5mult+0xa8>)
 800755a:	3a01      	subs	r2, #1
 800755c:	2300      	movs	r3, #0
 800755e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007562:	f7ff fe9f 	bl	80072a4 <__multadd>
 8007566:	4606      	mov	r6, r0
 8007568:	10ad      	asrs	r5, r5, #2
 800756a:	d03d      	beq.n	80075e8 <__pow5mult+0xa0>
 800756c:	69fc      	ldr	r4, [r7, #28]
 800756e:	b97c      	cbnz	r4, 8007590 <__pow5mult+0x48>
 8007570:	2010      	movs	r0, #16
 8007572:	f7ff fd7f 	bl	8007074 <malloc>
 8007576:	4602      	mov	r2, r0
 8007578:	61f8      	str	r0, [r7, #28]
 800757a:	b928      	cbnz	r0, 8007588 <__pow5mult+0x40>
 800757c:	4b1d      	ldr	r3, [pc, #116]	@ (80075f4 <__pow5mult+0xac>)
 800757e:	481e      	ldr	r0, [pc, #120]	@ (80075f8 <__pow5mult+0xb0>)
 8007580:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007584:	f000 fdb0 	bl	80080e8 <__assert_func>
 8007588:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800758c:	6004      	str	r4, [r0, #0]
 800758e:	60c4      	str	r4, [r0, #12]
 8007590:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007594:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007598:	b94c      	cbnz	r4, 80075ae <__pow5mult+0x66>
 800759a:	f240 2171 	movw	r1, #625	@ 0x271
 800759e:	4638      	mov	r0, r7
 80075a0:	f7ff ff12 	bl	80073c8 <__i2b>
 80075a4:	2300      	movs	r3, #0
 80075a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80075aa:	4604      	mov	r4, r0
 80075ac:	6003      	str	r3, [r0, #0]
 80075ae:	f04f 0900 	mov.w	r9, #0
 80075b2:	07eb      	lsls	r3, r5, #31
 80075b4:	d50a      	bpl.n	80075cc <__pow5mult+0x84>
 80075b6:	4631      	mov	r1, r6
 80075b8:	4622      	mov	r2, r4
 80075ba:	4638      	mov	r0, r7
 80075bc:	f7ff ff1a 	bl	80073f4 <__multiply>
 80075c0:	4631      	mov	r1, r6
 80075c2:	4680      	mov	r8, r0
 80075c4:	4638      	mov	r0, r7
 80075c6:	f7ff fe4b 	bl	8007260 <_Bfree>
 80075ca:	4646      	mov	r6, r8
 80075cc:	106d      	asrs	r5, r5, #1
 80075ce:	d00b      	beq.n	80075e8 <__pow5mult+0xa0>
 80075d0:	6820      	ldr	r0, [r4, #0]
 80075d2:	b938      	cbnz	r0, 80075e4 <__pow5mult+0x9c>
 80075d4:	4622      	mov	r2, r4
 80075d6:	4621      	mov	r1, r4
 80075d8:	4638      	mov	r0, r7
 80075da:	f7ff ff0b 	bl	80073f4 <__multiply>
 80075de:	6020      	str	r0, [r4, #0]
 80075e0:	f8c0 9000 	str.w	r9, [r0]
 80075e4:	4604      	mov	r4, r0
 80075e6:	e7e4      	b.n	80075b2 <__pow5mult+0x6a>
 80075e8:	4630      	mov	r0, r6
 80075ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075ee:	bf00      	nop
 80075f0:	080099f4 	.word	0x080099f4
 80075f4:	08009919 	.word	0x08009919
 80075f8:	08009999 	.word	0x08009999

080075fc <__lshift>:
 80075fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007600:	460c      	mov	r4, r1
 8007602:	6849      	ldr	r1, [r1, #4]
 8007604:	6923      	ldr	r3, [r4, #16]
 8007606:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800760a:	68a3      	ldr	r3, [r4, #8]
 800760c:	4607      	mov	r7, r0
 800760e:	4691      	mov	r9, r2
 8007610:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007614:	f108 0601 	add.w	r6, r8, #1
 8007618:	42b3      	cmp	r3, r6
 800761a:	db0b      	blt.n	8007634 <__lshift+0x38>
 800761c:	4638      	mov	r0, r7
 800761e:	f7ff fddf 	bl	80071e0 <_Balloc>
 8007622:	4605      	mov	r5, r0
 8007624:	b948      	cbnz	r0, 800763a <__lshift+0x3e>
 8007626:	4602      	mov	r2, r0
 8007628:	4b28      	ldr	r3, [pc, #160]	@ (80076cc <__lshift+0xd0>)
 800762a:	4829      	ldr	r0, [pc, #164]	@ (80076d0 <__lshift+0xd4>)
 800762c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007630:	f000 fd5a 	bl	80080e8 <__assert_func>
 8007634:	3101      	adds	r1, #1
 8007636:	005b      	lsls	r3, r3, #1
 8007638:	e7ee      	b.n	8007618 <__lshift+0x1c>
 800763a:	2300      	movs	r3, #0
 800763c:	f100 0114 	add.w	r1, r0, #20
 8007640:	f100 0210 	add.w	r2, r0, #16
 8007644:	4618      	mov	r0, r3
 8007646:	4553      	cmp	r3, sl
 8007648:	db33      	blt.n	80076b2 <__lshift+0xb6>
 800764a:	6920      	ldr	r0, [r4, #16]
 800764c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007650:	f104 0314 	add.w	r3, r4, #20
 8007654:	f019 091f 	ands.w	r9, r9, #31
 8007658:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800765c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007660:	d02b      	beq.n	80076ba <__lshift+0xbe>
 8007662:	f1c9 0e20 	rsb	lr, r9, #32
 8007666:	468a      	mov	sl, r1
 8007668:	2200      	movs	r2, #0
 800766a:	6818      	ldr	r0, [r3, #0]
 800766c:	fa00 f009 	lsl.w	r0, r0, r9
 8007670:	4310      	orrs	r0, r2
 8007672:	f84a 0b04 	str.w	r0, [sl], #4
 8007676:	f853 2b04 	ldr.w	r2, [r3], #4
 800767a:	459c      	cmp	ip, r3
 800767c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007680:	d8f3      	bhi.n	800766a <__lshift+0x6e>
 8007682:	ebac 0304 	sub.w	r3, ip, r4
 8007686:	3b15      	subs	r3, #21
 8007688:	f023 0303 	bic.w	r3, r3, #3
 800768c:	3304      	adds	r3, #4
 800768e:	f104 0015 	add.w	r0, r4, #21
 8007692:	4584      	cmp	ip, r0
 8007694:	bf38      	it	cc
 8007696:	2304      	movcc	r3, #4
 8007698:	50ca      	str	r2, [r1, r3]
 800769a:	b10a      	cbz	r2, 80076a0 <__lshift+0xa4>
 800769c:	f108 0602 	add.w	r6, r8, #2
 80076a0:	3e01      	subs	r6, #1
 80076a2:	4638      	mov	r0, r7
 80076a4:	612e      	str	r6, [r5, #16]
 80076a6:	4621      	mov	r1, r4
 80076a8:	f7ff fdda 	bl	8007260 <_Bfree>
 80076ac:	4628      	mov	r0, r5
 80076ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80076b6:	3301      	adds	r3, #1
 80076b8:	e7c5      	b.n	8007646 <__lshift+0x4a>
 80076ba:	3904      	subs	r1, #4
 80076bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80076c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80076c4:	459c      	cmp	ip, r3
 80076c6:	d8f9      	bhi.n	80076bc <__lshift+0xc0>
 80076c8:	e7ea      	b.n	80076a0 <__lshift+0xa4>
 80076ca:	bf00      	nop
 80076cc:	08009988 	.word	0x08009988
 80076d0:	08009999 	.word	0x08009999

080076d4 <__mcmp>:
 80076d4:	690a      	ldr	r2, [r1, #16]
 80076d6:	4603      	mov	r3, r0
 80076d8:	6900      	ldr	r0, [r0, #16]
 80076da:	1a80      	subs	r0, r0, r2
 80076dc:	b530      	push	{r4, r5, lr}
 80076de:	d10e      	bne.n	80076fe <__mcmp+0x2a>
 80076e0:	3314      	adds	r3, #20
 80076e2:	3114      	adds	r1, #20
 80076e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80076e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80076ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80076f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80076f4:	4295      	cmp	r5, r2
 80076f6:	d003      	beq.n	8007700 <__mcmp+0x2c>
 80076f8:	d205      	bcs.n	8007706 <__mcmp+0x32>
 80076fa:	f04f 30ff 	mov.w	r0, #4294967295
 80076fe:	bd30      	pop	{r4, r5, pc}
 8007700:	42a3      	cmp	r3, r4
 8007702:	d3f3      	bcc.n	80076ec <__mcmp+0x18>
 8007704:	e7fb      	b.n	80076fe <__mcmp+0x2a>
 8007706:	2001      	movs	r0, #1
 8007708:	e7f9      	b.n	80076fe <__mcmp+0x2a>
	...

0800770c <__mdiff>:
 800770c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007710:	4689      	mov	r9, r1
 8007712:	4606      	mov	r6, r0
 8007714:	4611      	mov	r1, r2
 8007716:	4648      	mov	r0, r9
 8007718:	4614      	mov	r4, r2
 800771a:	f7ff ffdb 	bl	80076d4 <__mcmp>
 800771e:	1e05      	subs	r5, r0, #0
 8007720:	d112      	bne.n	8007748 <__mdiff+0x3c>
 8007722:	4629      	mov	r1, r5
 8007724:	4630      	mov	r0, r6
 8007726:	f7ff fd5b 	bl	80071e0 <_Balloc>
 800772a:	4602      	mov	r2, r0
 800772c:	b928      	cbnz	r0, 800773a <__mdiff+0x2e>
 800772e:	4b3f      	ldr	r3, [pc, #252]	@ (800782c <__mdiff+0x120>)
 8007730:	f240 2137 	movw	r1, #567	@ 0x237
 8007734:	483e      	ldr	r0, [pc, #248]	@ (8007830 <__mdiff+0x124>)
 8007736:	f000 fcd7 	bl	80080e8 <__assert_func>
 800773a:	2301      	movs	r3, #1
 800773c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007740:	4610      	mov	r0, r2
 8007742:	b003      	add	sp, #12
 8007744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007748:	bfbc      	itt	lt
 800774a:	464b      	movlt	r3, r9
 800774c:	46a1      	movlt	r9, r4
 800774e:	4630      	mov	r0, r6
 8007750:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007754:	bfba      	itte	lt
 8007756:	461c      	movlt	r4, r3
 8007758:	2501      	movlt	r5, #1
 800775a:	2500      	movge	r5, #0
 800775c:	f7ff fd40 	bl	80071e0 <_Balloc>
 8007760:	4602      	mov	r2, r0
 8007762:	b918      	cbnz	r0, 800776c <__mdiff+0x60>
 8007764:	4b31      	ldr	r3, [pc, #196]	@ (800782c <__mdiff+0x120>)
 8007766:	f240 2145 	movw	r1, #581	@ 0x245
 800776a:	e7e3      	b.n	8007734 <__mdiff+0x28>
 800776c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007770:	6926      	ldr	r6, [r4, #16]
 8007772:	60c5      	str	r5, [r0, #12]
 8007774:	f109 0310 	add.w	r3, r9, #16
 8007778:	f109 0514 	add.w	r5, r9, #20
 800777c:	f104 0e14 	add.w	lr, r4, #20
 8007780:	f100 0b14 	add.w	fp, r0, #20
 8007784:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007788:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800778c:	9301      	str	r3, [sp, #4]
 800778e:	46d9      	mov	r9, fp
 8007790:	f04f 0c00 	mov.w	ip, #0
 8007794:	9b01      	ldr	r3, [sp, #4]
 8007796:	f85e 0b04 	ldr.w	r0, [lr], #4
 800779a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800779e:	9301      	str	r3, [sp, #4]
 80077a0:	fa1f f38a 	uxth.w	r3, sl
 80077a4:	4619      	mov	r1, r3
 80077a6:	b283      	uxth	r3, r0
 80077a8:	1acb      	subs	r3, r1, r3
 80077aa:	0c00      	lsrs	r0, r0, #16
 80077ac:	4463      	add	r3, ip
 80077ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80077b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80077bc:	4576      	cmp	r6, lr
 80077be:	f849 3b04 	str.w	r3, [r9], #4
 80077c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80077c6:	d8e5      	bhi.n	8007794 <__mdiff+0x88>
 80077c8:	1b33      	subs	r3, r6, r4
 80077ca:	3b15      	subs	r3, #21
 80077cc:	f023 0303 	bic.w	r3, r3, #3
 80077d0:	3415      	adds	r4, #21
 80077d2:	3304      	adds	r3, #4
 80077d4:	42a6      	cmp	r6, r4
 80077d6:	bf38      	it	cc
 80077d8:	2304      	movcc	r3, #4
 80077da:	441d      	add	r5, r3
 80077dc:	445b      	add	r3, fp
 80077de:	461e      	mov	r6, r3
 80077e0:	462c      	mov	r4, r5
 80077e2:	4544      	cmp	r4, r8
 80077e4:	d30e      	bcc.n	8007804 <__mdiff+0xf8>
 80077e6:	f108 0103 	add.w	r1, r8, #3
 80077ea:	1b49      	subs	r1, r1, r5
 80077ec:	f021 0103 	bic.w	r1, r1, #3
 80077f0:	3d03      	subs	r5, #3
 80077f2:	45a8      	cmp	r8, r5
 80077f4:	bf38      	it	cc
 80077f6:	2100      	movcc	r1, #0
 80077f8:	440b      	add	r3, r1
 80077fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80077fe:	b191      	cbz	r1, 8007826 <__mdiff+0x11a>
 8007800:	6117      	str	r7, [r2, #16]
 8007802:	e79d      	b.n	8007740 <__mdiff+0x34>
 8007804:	f854 1b04 	ldr.w	r1, [r4], #4
 8007808:	46e6      	mov	lr, ip
 800780a:	0c08      	lsrs	r0, r1, #16
 800780c:	fa1c fc81 	uxtah	ip, ip, r1
 8007810:	4471      	add	r1, lr
 8007812:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007816:	b289      	uxth	r1, r1
 8007818:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800781c:	f846 1b04 	str.w	r1, [r6], #4
 8007820:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007824:	e7dd      	b.n	80077e2 <__mdiff+0xd6>
 8007826:	3f01      	subs	r7, #1
 8007828:	e7e7      	b.n	80077fa <__mdiff+0xee>
 800782a:	bf00      	nop
 800782c:	08009988 	.word	0x08009988
 8007830:	08009999 	.word	0x08009999

08007834 <__d2b>:
 8007834:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007838:	460f      	mov	r7, r1
 800783a:	2101      	movs	r1, #1
 800783c:	ec59 8b10 	vmov	r8, r9, d0
 8007840:	4616      	mov	r6, r2
 8007842:	f7ff fccd 	bl	80071e0 <_Balloc>
 8007846:	4604      	mov	r4, r0
 8007848:	b930      	cbnz	r0, 8007858 <__d2b+0x24>
 800784a:	4602      	mov	r2, r0
 800784c:	4b23      	ldr	r3, [pc, #140]	@ (80078dc <__d2b+0xa8>)
 800784e:	4824      	ldr	r0, [pc, #144]	@ (80078e0 <__d2b+0xac>)
 8007850:	f240 310f 	movw	r1, #783	@ 0x30f
 8007854:	f000 fc48 	bl	80080e8 <__assert_func>
 8007858:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800785c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007860:	b10d      	cbz	r5, 8007866 <__d2b+0x32>
 8007862:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007866:	9301      	str	r3, [sp, #4]
 8007868:	f1b8 0300 	subs.w	r3, r8, #0
 800786c:	d023      	beq.n	80078b6 <__d2b+0x82>
 800786e:	4668      	mov	r0, sp
 8007870:	9300      	str	r3, [sp, #0]
 8007872:	f7ff fd7c 	bl	800736e <__lo0bits>
 8007876:	e9dd 1200 	ldrd	r1, r2, [sp]
 800787a:	b1d0      	cbz	r0, 80078b2 <__d2b+0x7e>
 800787c:	f1c0 0320 	rsb	r3, r0, #32
 8007880:	fa02 f303 	lsl.w	r3, r2, r3
 8007884:	430b      	orrs	r3, r1
 8007886:	40c2      	lsrs	r2, r0
 8007888:	6163      	str	r3, [r4, #20]
 800788a:	9201      	str	r2, [sp, #4]
 800788c:	9b01      	ldr	r3, [sp, #4]
 800788e:	61a3      	str	r3, [r4, #24]
 8007890:	2b00      	cmp	r3, #0
 8007892:	bf0c      	ite	eq
 8007894:	2201      	moveq	r2, #1
 8007896:	2202      	movne	r2, #2
 8007898:	6122      	str	r2, [r4, #16]
 800789a:	b1a5      	cbz	r5, 80078c6 <__d2b+0x92>
 800789c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80078a0:	4405      	add	r5, r0
 80078a2:	603d      	str	r5, [r7, #0]
 80078a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80078a8:	6030      	str	r0, [r6, #0]
 80078aa:	4620      	mov	r0, r4
 80078ac:	b003      	add	sp, #12
 80078ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80078b2:	6161      	str	r1, [r4, #20]
 80078b4:	e7ea      	b.n	800788c <__d2b+0x58>
 80078b6:	a801      	add	r0, sp, #4
 80078b8:	f7ff fd59 	bl	800736e <__lo0bits>
 80078bc:	9b01      	ldr	r3, [sp, #4]
 80078be:	6163      	str	r3, [r4, #20]
 80078c0:	3020      	adds	r0, #32
 80078c2:	2201      	movs	r2, #1
 80078c4:	e7e8      	b.n	8007898 <__d2b+0x64>
 80078c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80078ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80078ce:	6038      	str	r0, [r7, #0]
 80078d0:	6918      	ldr	r0, [r3, #16]
 80078d2:	f7ff fd2d 	bl	8007330 <__hi0bits>
 80078d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80078da:	e7e5      	b.n	80078a8 <__d2b+0x74>
 80078dc:	08009988 	.word	0x08009988
 80078e0:	08009999 	.word	0x08009999

080078e4 <__ssputs_r>:
 80078e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078e8:	688e      	ldr	r6, [r1, #8]
 80078ea:	461f      	mov	r7, r3
 80078ec:	42be      	cmp	r6, r7
 80078ee:	680b      	ldr	r3, [r1, #0]
 80078f0:	4682      	mov	sl, r0
 80078f2:	460c      	mov	r4, r1
 80078f4:	4690      	mov	r8, r2
 80078f6:	d82d      	bhi.n	8007954 <__ssputs_r+0x70>
 80078f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80078fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007900:	d026      	beq.n	8007950 <__ssputs_r+0x6c>
 8007902:	6965      	ldr	r5, [r4, #20]
 8007904:	6909      	ldr	r1, [r1, #16]
 8007906:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800790a:	eba3 0901 	sub.w	r9, r3, r1
 800790e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007912:	1c7b      	adds	r3, r7, #1
 8007914:	444b      	add	r3, r9
 8007916:	106d      	asrs	r5, r5, #1
 8007918:	429d      	cmp	r5, r3
 800791a:	bf38      	it	cc
 800791c:	461d      	movcc	r5, r3
 800791e:	0553      	lsls	r3, r2, #21
 8007920:	d527      	bpl.n	8007972 <__ssputs_r+0x8e>
 8007922:	4629      	mov	r1, r5
 8007924:	f7ff fbd0 	bl	80070c8 <_malloc_r>
 8007928:	4606      	mov	r6, r0
 800792a:	b360      	cbz	r0, 8007986 <__ssputs_r+0xa2>
 800792c:	6921      	ldr	r1, [r4, #16]
 800792e:	464a      	mov	r2, r9
 8007930:	f000 fbcc 	bl	80080cc <memcpy>
 8007934:	89a3      	ldrh	r3, [r4, #12]
 8007936:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800793a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800793e:	81a3      	strh	r3, [r4, #12]
 8007940:	6126      	str	r6, [r4, #16]
 8007942:	6165      	str	r5, [r4, #20]
 8007944:	444e      	add	r6, r9
 8007946:	eba5 0509 	sub.w	r5, r5, r9
 800794a:	6026      	str	r6, [r4, #0]
 800794c:	60a5      	str	r5, [r4, #8]
 800794e:	463e      	mov	r6, r7
 8007950:	42be      	cmp	r6, r7
 8007952:	d900      	bls.n	8007956 <__ssputs_r+0x72>
 8007954:	463e      	mov	r6, r7
 8007956:	6820      	ldr	r0, [r4, #0]
 8007958:	4632      	mov	r2, r6
 800795a:	4641      	mov	r1, r8
 800795c:	f000 fb6a 	bl	8008034 <memmove>
 8007960:	68a3      	ldr	r3, [r4, #8]
 8007962:	1b9b      	subs	r3, r3, r6
 8007964:	60a3      	str	r3, [r4, #8]
 8007966:	6823      	ldr	r3, [r4, #0]
 8007968:	4433      	add	r3, r6
 800796a:	6023      	str	r3, [r4, #0]
 800796c:	2000      	movs	r0, #0
 800796e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007972:	462a      	mov	r2, r5
 8007974:	f000 fbfc 	bl	8008170 <_realloc_r>
 8007978:	4606      	mov	r6, r0
 800797a:	2800      	cmp	r0, #0
 800797c:	d1e0      	bne.n	8007940 <__ssputs_r+0x5c>
 800797e:	6921      	ldr	r1, [r4, #16]
 8007980:	4650      	mov	r0, sl
 8007982:	f7ff fb2d 	bl	8006fe0 <_free_r>
 8007986:	230c      	movs	r3, #12
 8007988:	f8ca 3000 	str.w	r3, [sl]
 800798c:	89a3      	ldrh	r3, [r4, #12]
 800798e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007992:	81a3      	strh	r3, [r4, #12]
 8007994:	f04f 30ff 	mov.w	r0, #4294967295
 8007998:	e7e9      	b.n	800796e <__ssputs_r+0x8a>
	...

0800799c <_svfiprintf_r>:
 800799c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079a0:	4698      	mov	r8, r3
 80079a2:	898b      	ldrh	r3, [r1, #12]
 80079a4:	061b      	lsls	r3, r3, #24
 80079a6:	b09d      	sub	sp, #116	@ 0x74
 80079a8:	4607      	mov	r7, r0
 80079aa:	460d      	mov	r5, r1
 80079ac:	4614      	mov	r4, r2
 80079ae:	d510      	bpl.n	80079d2 <_svfiprintf_r+0x36>
 80079b0:	690b      	ldr	r3, [r1, #16]
 80079b2:	b973      	cbnz	r3, 80079d2 <_svfiprintf_r+0x36>
 80079b4:	2140      	movs	r1, #64	@ 0x40
 80079b6:	f7ff fb87 	bl	80070c8 <_malloc_r>
 80079ba:	6028      	str	r0, [r5, #0]
 80079bc:	6128      	str	r0, [r5, #16]
 80079be:	b930      	cbnz	r0, 80079ce <_svfiprintf_r+0x32>
 80079c0:	230c      	movs	r3, #12
 80079c2:	603b      	str	r3, [r7, #0]
 80079c4:	f04f 30ff 	mov.w	r0, #4294967295
 80079c8:	b01d      	add	sp, #116	@ 0x74
 80079ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079ce:	2340      	movs	r3, #64	@ 0x40
 80079d0:	616b      	str	r3, [r5, #20]
 80079d2:	2300      	movs	r3, #0
 80079d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80079d6:	2320      	movs	r3, #32
 80079d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80079e0:	2330      	movs	r3, #48	@ 0x30
 80079e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007b80 <_svfiprintf_r+0x1e4>
 80079e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079ea:	f04f 0901 	mov.w	r9, #1
 80079ee:	4623      	mov	r3, r4
 80079f0:	469a      	mov	sl, r3
 80079f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079f6:	b10a      	cbz	r2, 80079fc <_svfiprintf_r+0x60>
 80079f8:	2a25      	cmp	r2, #37	@ 0x25
 80079fa:	d1f9      	bne.n	80079f0 <_svfiprintf_r+0x54>
 80079fc:	ebba 0b04 	subs.w	fp, sl, r4
 8007a00:	d00b      	beq.n	8007a1a <_svfiprintf_r+0x7e>
 8007a02:	465b      	mov	r3, fp
 8007a04:	4622      	mov	r2, r4
 8007a06:	4629      	mov	r1, r5
 8007a08:	4638      	mov	r0, r7
 8007a0a:	f7ff ff6b 	bl	80078e4 <__ssputs_r>
 8007a0e:	3001      	adds	r0, #1
 8007a10:	f000 80a7 	beq.w	8007b62 <_svfiprintf_r+0x1c6>
 8007a14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a16:	445a      	add	r2, fp
 8007a18:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a1a:	f89a 3000 	ldrb.w	r3, [sl]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	f000 809f 	beq.w	8007b62 <_svfiprintf_r+0x1c6>
 8007a24:	2300      	movs	r3, #0
 8007a26:	f04f 32ff 	mov.w	r2, #4294967295
 8007a2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a2e:	f10a 0a01 	add.w	sl, sl, #1
 8007a32:	9304      	str	r3, [sp, #16]
 8007a34:	9307      	str	r3, [sp, #28]
 8007a36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a3c:	4654      	mov	r4, sl
 8007a3e:	2205      	movs	r2, #5
 8007a40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a44:	484e      	ldr	r0, [pc, #312]	@ (8007b80 <_svfiprintf_r+0x1e4>)
 8007a46:	f7f8 fbcb 	bl	80001e0 <memchr>
 8007a4a:	9a04      	ldr	r2, [sp, #16]
 8007a4c:	b9d8      	cbnz	r0, 8007a86 <_svfiprintf_r+0xea>
 8007a4e:	06d0      	lsls	r0, r2, #27
 8007a50:	bf44      	itt	mi
 8007a52:	2320      	movmi	r3, #32
 8007a54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a58:	0711      	lsls	r1, r2, #28
 8007a5a:	bf44      	itt	mi
 8007a5c:	232b      	movmi	r3, #43	@ 0x2b
 8007a5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a62:	f89a 3000 	ldrb.w	r3, [sl]
 8007a66:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a68:	d015      	beq.n	8007a96 <_svfiprintf_r+0xfa>
 8007a6a:	9a07      	ldr	r2, [sp, #28]
 8007a6c:	4654      	mov	r4, sl
 8007a6e:	2000      	movs	r0, #0
 8007a70:	f04f 0c0a 	mov.w	ip, #10
 8007a74:	4621      	mov	r1, r4
 8007a76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a7a:	3b30      	subs	r3, #48	@ 0x30
 8007a7c:	2b09      	cmp	r3, #9
 8007a7e:	d94b      	bls.n	8007b18 <_svfiprintf_r+0x17c>
 8007a80:	b1b0      	cbz	r0, 8007ab0 <_svfiprintf_r+0x114>
 8007a82:	9207      	str	r2, [sp, #28]
 8007a84:	e014      	b.n	8007ab0 <_svfiprintf_r+0x114>
 8007a86:	eba0 0308 	sub.w	r3, r0, r8
 8007a8a:	fa09 f303 	lsl.w	r3, r9, r3
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	9304      	str	r3, [sp, #16]
 8007a92:	46a2      	mov	sl, r4
 8007a94:	e7d2      	b.n	8007a3c <_svfiprintf_r+0xa0>
 8007a96:	9b03      	ldr	r3, [sp, #12]
 8007a98:	1d19      	adds	r1, r3, #4
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	9103      	str	r1, [sp, #12]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	bfbb      	ittet	lt
 8007aa2:	425b      	neglt	r3, r3
 8007aa4:	f042 0202 	orrlt.w	r2, r2, #2
 8007aa8:	9307      	strge	r3, [sp, #28]
 8007aaa:	9307      	strlt	r3, [sp, #28]
 8007aac:	bfb8      	it	lt
 8007aae:	9204      	strlt	r2, [sp, #16]
 8007ab0:	7823      	ldrb	r3, [r4, #0]
 8007ab2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ab4:	d10a      	bne.n	8007acc <_svfiprintf_r+0x130>
 8007ab6:	7863      	ldrb	r3, [r4, #1]
 8007ab8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007aba:	d132      	bne.n	8007b22 <_svfiprintf_r+0x186>
 8007abc:	9b03      	ldr	r3, [sp, #12]
 8007abe:	1d1a      	adds	r2, r3, #4
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	9203      	str	r2, [sp, #12]
 8007ac4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ac8:	3402      	adds	r4, #2
 8007aca:	9305      	str	r3, [sp, #20]
 8007acc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007b90 <_svfiprintf_r+0x1f4>
 8007ad0:	7821      	ldrb	r1, [r4, #0]
 8007ad2:	2203      	movs	r2, #3
 8007ad4:	4650      	mov	r0, sl
 8007ad6:	f7f8 fb83 	bl	80001e0 <memchr>
 8007ada:	b138      	cbz	r0, 8007aec <_svfiprintf_r+0x150>
 8007adc:	9b04      	ldr	r3, [sp, #16]
 8007ade:	eba0 000a 	sub.w	r0, r0, sl
 8007ae2:	2240      	movs	r2, #64	@ 0x40
 8007ae4:	4082      	lsls	r2, r0
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	3401      	adds	r4, #1
 8007aea:	9304      	str	r3, [sp, #16]
 8007aec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007af0:	4824      	ldr	r0, [pc, #144]	@ (8007b84 <_svfiprintf_r+0x1e8>)
 8007af2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007af6:	2206      	movs	r2, #6
 8007af8:	f7f8 fb72 	bl	80001e0 <memchr>
 8007afc:	2800      	cmp	r0, #0
 8007afe:	d036      	beq.n	8007b6e <_svfiprintf_r+0x1d2>
 8007b00:	4b21      	ldr	r3, [pc, #132]	@ (8007b88 <_svfiprintf_r+0x1ec>)
 8007b02:	bb1b      	cbnz	r3, 8007b4c <_svfiprintf_r+0x1b0>
 8007b04:	9b03      	ldr	r3, [sp, #12]
 8007b06:	3307      	adds	r3, #7
 8007b08:	f023 0307 	bic.w	r3, r3, #7
 8007b0c:	3308      	adds	r3, #8
 8007b0e:	9303      	str	r3, [sp, #12]
 8007b10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b12:	4433      	add	r3, r6
 8007b14:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b16:	e76a      	b.n	80079ee <_svfiprintf_r+0x52>
 8007b18:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b1c:	460c      	mov	r4, r1
 8007b1e:	2001      	movs	r0, #1
 8007b20:	e7a8      	b.n	8007a74 <_svfiprintf_r+0xd8>
 8007b22:	2300      	movs	r3, #0
 8007b24:	3401      	adds	r4, #1
 8007b26:	9305      	str	r3, [sp, #20]
 8007b28:	4619      	mov	r1, r3
 8007b2a:	f04f 0c0a 	mov.w	ip, #10
 8007b2e:	4620      	mov	r0, r4
 8007b30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b34:	3a30      	subs	r2, #48	@ 0x30
 8007b36:	2a09      	cmp	r2, #9
 8007b38:	d903      	bls.n	8007b42 <_svfiprintf_r+0x1a6>
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d0c6      	beq.n	8007acc <_svfiprintf_r+0x130>
 8007b3e:	9105      	str	r1, [sp, #20]
 8007b40:	e7c4      	b.n	8007acc <_svfiprintf_r+0x130>
 8007b42:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b46:	4604      	mov	r4, r0
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e7f0      	b.n	8007b2e <_svfiprintf_r+0x192>
 8007b4c:	ab03      	add	r3, sp, #12
 8007b4e:	9300      	str	r3, [sp, #0]
 8007b50:	462a      	mov	r2, r5
 8007b52:	4b0e      	ldr	r3, [pc, #56]	@ (8007b8c <_svfiprintf_r+0x1f0>)
 8007b54:	a904      	add	r1, sp, #16
 8007b56:	4638      	mov	r0, r7
 8007b58:	f7fd fe04 	bl	8005764 <_printf_float>
 8007b5c:	1c42      	adds	r2, r0, #1
 8007b5e:	4606      	mov	r6, r0
 8007b60:	d1d6      	bne.n	8007b10 <_svfiprintf_r+0x174>
 8007b62:	89ab      	ldrh	r3, [r5, #12]
 8007b64:	065b      	lsls	r3, r3, #25
 8007b66:	f53f af2d 	bmi.w	80079c4 <_svfiprintf_r+0x28>
 8007b6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b6c:	e72c      	b.n	80079c8 <_svfiprintf_r+0x2c>
 8007b6e:	ab03      	add	r3, sp, #12
 8007b70:	9300      	str	r3, [sp, #0]
 8007b72:	462a      	mov	r2, r5
 8007b74:	4b05      	ldr	r3, [pc, #20]	@ (8007b8c <_svfiprintf_r+0x1f0>)
 8007b76:	a904      	add	r1, sp, #16
 8007b78:	4638      	mov	r0, r7
 8007b7a:	f7fe f88b 	bl	8005c94 <_printf_i>
 8007b7e:	e7ed      	b.n	8007b5c <_svfiprintf_r+0x1c0>
 8007b80:	08009af0 	.word	0x08009af0
 8007b84:	08009afa 	.word	0x08009afa
 8007b88:	08005765 	.word	0x08005765
 8007b8c:	080078e5 	.word	0x080078e5
 8007b90:	08009af6 	.word	0x08009af6

08007b94 <__sfputc_r>:
 8007b94:	6893      	ldr	r3, [r2, #8]
 8007b96:	3b01      	subs	r3, #1
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	b410      	push	{r4}
 8007b9c:	6093      	str	r3, [r2, #8]
 8007b9e:	da08      	bge.n	8007bb2 <__sfputc_r+0x1e>
 8007ba0:	6994      	ldr	r4, [r2, #24]
 8007ba2:	42a3      	cmp	r3, r4
 8007ba4:	db01      	blt.n	8007baa <__sfputc_r+0x16>
 8007ba6:	290a      	cmp	r1, #10
 8007ba8:	d103      	bne.n	8007bb2 <__sfputc_r+0x1e>
 8007baa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bae:	f7fe bab6 	b.w	800611e <__swbuf_r>
 8007bb2:	6813      	ldr	r3, [r2, #0]
 8007bb4:	1c58      	adds	r0, r3, #1
 8007bb6:	6010      	str	r0, [r2, #0]
 8007bb8:	7019      	strb	r1, [r3, #0]
 8007bba:	4608      	mov	r0, r1
 8007bbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bc0:	4770      	bx	lr

08007bc2 <__sfputs_r>:
 8007bc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bc4:	4606      	mov	r6, r0
 8007bc6:	460f      	mov	r7, r1
 8007bc8:	4614      	mov	r4, r2
 8007bca:	18d5      	adds	r5, r2, r3
 8007bcc:	42ac      	cmp	r4, r5
 8007bce:	d101      	bne.n	8007bd4 <__sfputs_r+0x12>
 8007bd0:	2000      	movs	r0, #0
 8007bd2:	e007      	b.n	8007be4 <__sfputs_r+0x22>
 8007bd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bd8:	463a      	mov	r2, r7
 8007bda:	4630      	mov	r0, r6
 8007bdc:	f7ff ffda 	bl	8007b94 <__sfputc_r>
 8007be0:	1c43      	adds	r3, r0, #1
 8007be2:	d1f3      	bne.n	8007bcc <__sfputs_r+0xa>
 8007be4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007be8 <_vfiprintf_r>:
 8007be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bec:	460d      	mov	r5, r1
 8007bee:	b09d      	sub	sp, #116	@ 0x74
 8007bf0:	4614      	mov	r4, r2
 8007bf2:	4698      	mov	r8, r3
 8007bf4:	4606      	mov	r6, r0
 8007bf6:	b118      	cbz	r0, 8007c00 <_vfiprintf_r+0x18>
 8007bf8:	6a03      	ldr	r3, [r0, #32]
 8007bfa:	b90b      	cbnz	r3, 8007c00 <_vfiprintf_r+0x18>
 8007bfc:	f7fe f9f6 	bl	8005fec <__sinit>
 8007c00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c02:	07d9      	lsls	r1, r3, #31
 8007c04:	d405      	bmi.n	8007c12 <_vfiprintf_r+0x2a>
 8007c06:	89ab      	ldrh	r3, [r5, #12]
 8007c08:	059a      	lsls	r2, r3, #22
 8007c0a:	d402      	bmi.n	8007c12 <_vfiprintf_r+0x2a>
 8007c0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c0e:	f7fe fb98 	bl	8006342 <__retarget_lock_acquire_recursive>
 8007c12:	89ab      	ldrh	r3, [r5, #12]
 8007c14:	071b      	lsls	r3, r3, #28
 8007c16:	d501      	bpl.n	8007c1c <_vfiprintf_r+0x34>
 8007c18:	692b      	ldr	r3, [r5, #16]
 8007c1a:	b99b      	cbnz	r3, 8007c44 <_vfiprintf_r+0x5c>
 8007c1c:	4629      	mov	r1, r5
 8007c1e:	4630      	mov	r0, r6
 8007c20:	f7fe fabc 	bl	800619c <__swsetup_r>
 8007c24:	b170      	cbz	r0, 8007c44 <_vfiprintf_r+0x5c>
 8007c26:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c28:	07dc      	lsls	r4, r3, #31
 8007c2a:	d504      	bpl.n	8007c36 <_vfiprintf_r+0x4e>
 8007c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c30:	b01d      	add	sp, #116	@ 0x74
 8007c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c36:	89ab      	ldrh	r3, [r5, #12]
 8007c38:	0598      	lsls	r0, r3, #22
 8007c3a:	d4f7      	bmi.n	8007c2c <_vfiprintf_r+0x44>
 8007c3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c3e:	f7fe fb81 	bl	8006344 <__retarget_lock_release_recursive>
 8007c42:	e7f3      	b.n	8007c2c <_vfiprintf_r+0x44>
 8007c44:	2300      	movs	r3, #0
 8007c46:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c48:	2320      	movs	r3, #32
 8007c4a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c52:	2330      	movs	r3, #48	@ 0x30
 8007c54:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007e04 <_vfiprintf_r+0x21c>
 8007c58:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c5c:	f04f 0901 	mov.w	r9, #1
 8007c60:	4623      	mov	r3, r4
 8007c62:	469a      	mov	sl, r3
 8007c64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c68:	b10a      	cbz	r2, 8007c6e <_vfiprintf_r+0x86>
 8007c6a:	2a25      	cmp	r2, #37	@ 0x25
 8007c6c:	d1f9      	bne.n	8007c62 <_vfiprintf_r+0x7a>
 8007c6e:	ebba 0b04 	subs.w	fp, sl, r4
 8007c72:	d00b      	beq.n	8007c8c <_vfiprintf_r+0xa4>
 8007c74:	465b      	mov	r3, fp
 8007c76:	4622      	mov	r2, r4
 8007c78:	4629      	mov	r1, r5
 8007c7a:	4630      	mov	r0, r6
 8007c7c:	f7ff ffa1 	bl	8007bc2 <__sfputs_r>
 8007c80:	3001      	adds	r0, #1
 8007c82:	f000 80a7 	beq.w	8007dd4 <_vfiprintf_r+0x1ec>
 8007c86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c88:	445a      	add	r2, fp
 8007c8a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c8c:	f89a 3000 	ldrb.w	r3, [sl]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	f000 809f 	beq.w	8007dd4 <_vfiprintf_r+0x1ec>
 8007c96:	2300      	movs	r3, #0
 8007c98:	f04f 32ff 	mov.w	r2, #4294967295
 8007c9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ca0:	f10a 0a01 	add.w	sl, sl, #1
 8007ca4:	9304      	str	r3, [sp, #16]
 8007ca6:	9307      	str	r3, [sp, #28]
 8007ca8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007cac:	931a      	str	r3, [sp, #104]	@ 0x68
 8007cae:	4654      	mov	r4, sl
 8007cb0:	2205      	movs	r2, #5
 8007cb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cb6:	4853      	ldr	r0, [pc, #332]	@ (8007e04 <_vfiprintf_r+0x21c>)
 8007cb8:	f7f8 fa92 	bl	80001e0 <memchr>
 8007cbc:	9a04      	ldr	r2, [sp, #16]
 8007cbe:	b9d8      	cbnz	r0, 8007cf8 <_vfiprintf_r+0x110>
 8007cc0:	06d1      	lsls	r1, r2, #27
 8007cc2:	bf44      	itt	mi
 8007cc4:	2320      	movmi	r3, #32
 8007cc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007cca:	0713      	lsls	r3, r2, #28
 8007ccc:	bf44      	itt	mi
 8007cce:	232b      	movmi	r3, #43	@ 0x2b
 8007cd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007cd4:	f89a 3000 	ldrb.w	r3, [sl]
 8007cd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cda:	d015      	beq.n	8007d08 <_vfiprintf_r+0x120>
 8007cdc:	9a07      	ldr	r2, [sp, #28]
 8007cde:	4654      	mov	r4, sl
 8007ce0:	2000      	movs	r0, #0
 8007ce2:	f04f 0c0a 	mov.w	ip, #10
 8007ce6:	4621      	mov	r1, r4
 8007ce8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007cec:	3b30      	subs	r3, #48	@ 0x30
 8007cee:	2b09      	cmp	r3, #9
 8007cf0:	d94b      	bls.n	8007d8a <_vfiprintf_r+0x1a2>
 8007cf2:	b1b0      	cbz	r0, 8007d22 <_vfiprintf_r+0x13a>
 8007cf4:	9207      	str	r2, [sp, #28]
 8007cf6:	e014      	b.n	8007d22 <_vfiprintf_r+0x13a>
 8007cf8:	eba0 0308 	sub.w	r3, r0, r8
 8007cfc:	fa09 f303 	lsl.w	r3, r9, r3
 8007d00:	4313      	orrs	r3, r2
 8007d02:	9304      	str	r3, [sp, #16]
 8007d04:	46a2      	mov	sl, r4
 8007d06:	e7d2      	b.n	8007cae <_vfiprintf_r+0xc6>
 8007d08:	9b03      	ldr	r3, [sp, #12]
 8007d0a:	1d19      	adds	r1, r3, #4
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	9103      	str	r1, [sp, #12]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	bfbb      	ittet	lt
 8007d14:	425b      	neglt	r3, r3
 8007d16:	f042 0202 	orrlt.w	r2, r2, #2
 8007d1a:	9307      	strge	r3, [sp, #28]
 8007d1c:	9307      	strlt	r3, [sp, #28]
 8007d1e:	bfb8      	it	lt
 8007d20:	9204      	strlt	r2, [sp, #16]
 8007d22:	7823      	ldrb	r3, [r4, #0]
 8007d24:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d26:	d10a      	bne.n	8007d3e <_vfiprintf_r+0x156>
 8007d28:	7863      	ldrb	r3, [r4, #1]
 8007d2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d2c:	d132      	bne.n	8007d94 <_vfiprintf_r+0x1ac>
 8007d2e:	9b03      	ldr	r3, [sp, #12]
 8007d30:	1d1a      	adds	r2, r3, #4
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	9203      	str	r2, [sp, #12]
 8007d36:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d3a:	3402      	adds	r4, #2
 8007d3c:	9305      	str	r3, [sp, #20]
 8007d3e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007e14 <_vfiprintf_r+0x22c>
 8007d42:	7821      	ldrb	r1, [r4, #0]
 8007d44:	2203      	movs	r2, #3
 8007d46:	4650      	mov	r0, sl
 8007d48:	f7f8 fa4a 	bl	80001e0 <memchr>
 8007d4c:	b138      	cbz	r0, 8007d5e <_vfiprintf_r+0x176>
 8007d4e:	9b04      	ldr	r3, [sp, #16]
 8007d50:	eba0 000a 	sub.w	r0, r0, sl
 8007d54:	2240      	movs	r2, #64	@ 0x40
 8007d56:	4082      	lsls	r2, r0
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	3401      	adds	r4, #1
 8007d5c:	9304      	str	r3, [sp, #16]
 8007d5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d62:	4829      	ldr	r0, [pc, #164]	@ (8007e08 <_vfiprintf_r+0x220>)
 8007d64:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d68:	2206      	movs	r2, #6
 8007d6a:	f7f8 fa39 	bl	80001e0 <memchr>
 8007d6e:	2800      	cmp	r0, #0
 8007d70:	d03f      	beq.n	8007df2 <_vfiprintf_r+0x20a>
 8007d72:	4b26      	ldr	r3, [pc, #152]	@ (8007e0c <_vfiprintf_r+0x224>)
 8007d74:	bb1b      	cbnz	r3, 8007dbe <_vfiprintf_r+0x1d6>
 8007d76:	9b03      	ldr	r3, [sp, #12]
 8007d78:	3307      	adds	r3, #7
 8007d7a:	f023 0307 	bic.w	r3, r3, #7
 8007d7e:	3308      	adds	r3, #8
 8007d80:	9303      	str	r3, [sp, #12]
 8007d82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d84:	443b      	add	r3, r7
 8007d86:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d88:	e76a      	b.n	8007c60 <_vfiprintf_r+0x78>
 8007d8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d8e:	460c      	mov	r4, r1
 8007d90:	2001      	movs	r0, #1
 8007d92:	e7a8      	b.n	8007ce6 <_vfiprintf_r+0xfe>
 8007d94:	2300      	movs	r3, #0
 8007d96:	3401      	adds	r4, #1
 8007d98:	9305      	str	r3, [sp, #20]
 8007d9a:	4619      	mov	r1, r3
 8007d9c:	f04f 0c0a 	mov.w	ip, #10
 8007da0:	4620      	mov	r0, r4
 8007da2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007da6:	3a30      	subs	r2, #48	@ 0x30
 8007da8:	2a09      	cmp	r2, #9
 8007daa:	d903      	bls.n	8007db4 <_vfiprintf_r+0x1cc>
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d0c6      	beq.n	8007d3e <_vfiprintf_r+0x156>
 8007db0:	9105      	str	r1, [sp, #20]
 8007db2:	e7c4      	b.n	8007d3e <_vfiprintf_r+0x156>
 8007db4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007db8:	4604      	mov	r4, r0
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e7f0      	b.n	8007da0 <_vfiprintf_r+0x1b8>
 8007dbe:	ab03      	add	r3, sp, #12
 8007dc0:	9300      	str	r3, [sp, #0]
 8007dc2:	462a      	mov	r2, r5
 8007dc4:	4b12      	ldr	r3, [pc, #72]	@ (8007e10 <_vfiprintf_r+0x228>)
 8007dc6:	a904      	add	r1, sp, #16
 8007dc8:	4630      	mov	r0, r6
 8007dca:	f7fd fccb 	bl	8005764 <_printf_float>
 8007dce:	4607      	mov	r7, r0
 8007dd0:	1c78      	adds	r0, r7, #1
 8007dd2:	d1d6      	bne.n	8007d82 <_vfiprintf_r+0x19a>
 8007dd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007dd6:	07d9      	lsls	r1, r3, #31
 8007dd8:	d405      	bmi.n	8007de6 <_vfiprintf_r+0x1fe>
 8007dda:	89ab      	ldrh	r3, [r5, #12]
 8007ddc:	059a      	lsls	r2, r3, #22
 8007dde:	d402      	bmi.n	8007de6 <_vfiprintf_r+0x1fe>
 8007de0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007de2:	f7fe faaf 	bl	8006344 <__retarget_lock_release_recursive>
 8007de6:	89ab      	ldrh	r3, [r5, #12]
 8007de8:	065b      	lsls	r3, r3, #25
 8007dea:	f53f af1f 	bmi.w	8007c2c <_vfiprintf_r+0x44>
 8007dee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007df0:	e71e      	b.n	8007c30 <_vfiprintf_r+0x48>
 8007df2:	ab03      	add	r3, sp, #12
 8007df4:	9300      	str	r3, [sp, #0]
 8007df6:	462a      	mov	r2, r5
 8007df8:	4b05      	ldr	r3, [pc, #20]	@ (8007e10 <_vfiprintf_r+0x228>)
 8007dfa:	a904      	add	r1, sp, #16
 8007dfc:	4630      	mov	r0, r6
 8007dfe:	f7fd ff49 	bl	8005c94 <_printf_i>
 8007e02:	e7e4      	b.n	8007dce <_vfiprintf_r+0x1e6>
 8007e04:	08009af0 	.word	0x08009af0
 8007e08:	08009afa 	.word	0x08009afa
 8007e0c:	08005765 	.word	0x08005765
 8007e10:	08007bc3 	.word	0x08007bc3
 8007e14:	08009af6 	.word	0x08009af6

08007e18 <__sflush_r>:
 8007e18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e20:	0716      	lsls	r6, r2, #28
 8007e22:	4605      	mov	r5, r0
 8007e24:	460c      	mov	r4, r1
 8007e26:	d454      	bmi.n	8007ed2 <__sflush_r+0xba>
 8007e28:	684b      	ldr	r3, [r1, #4]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	dc02      	bgt.n	8007e34 <__sflush_r+0x1c>
 8007e2e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	dd48      	ble.n	8007ec6 <__sflush_r+0xae>
 8007e34:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e36:	2e00      	cmp	r6, #0
 8007e38:	d045      	beq.n	8007ec6 <__sflush_r+0xae>
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007e40:	682f      	ldr	r7, [r5, #0]
 8007e42:	6a21      	ldr	r1, [r4, #32]
 8007e44:	602b      	str	r3, [r5, #0]
 8007e46:	d030      	beq.n	8007eaa <__sflush_r+0x92>
 8007e48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e4a:	89a3      	ldrh	r3, [r4, #12]
 8007e4c:	0759      	lsls	r1, r3, #29
 8007e4e:	d505      	bpl.n	8007e5c <__sflush_r+0x44>
 8007e50:	6863      	ldr	r3, [r4, #4]
 8007e52:	1ad2      	subs	r2, r2, r3
 8007e54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007e56:	b10b      	cbz	r3, 8007e5c <__sflush_r+0x44>
 8007e58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e5a:	1ad2      	subs	r2, r2, r3
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e60:	6a21      	ldr	r1, [r4, #32]
 8007e62:	4628      	mov	r0, r5
 8007e64:	47b0      	blx	r6
 8007e66:	1c43      	adds	r3, r0, #1
 8007e68:	89a3      	ldrh	r3, [r4, #12]
 8007e6a:	d106      	bne.n	8007e7a <__sflush_r+0x62>
 8007e6c:	6829      	ldr	r1, [r5, #0]
 8007e6e:	291d      	cmp	r1, #29
 8007e70:	d82b      	bhi.n	8007eca <__sflush_r+0xb2>
 8007e72:	4a2a      	ldr	r2, [pc, #168]	@ (8007f1c <__sflush_r+0x104>)
 8007e74:	410a      	asrs	r2, r1
 8007e76:	07d6      	lsls	r6, r2, #31
 8007e78:	d427      	bmi.n	8007eca <__sflush_r+0xb2>
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	6062      	str	r2, [r4, #4]
 8007e7e:	04d9      	lsls	r1, r3, #19
 8007e80:	6922      	ldr	r2, [r4, #16]
 8007e82:	6022      	str	r2, [r4, #0]
 8007e84:	d504      	bpl.n	8007e90 <__sflush_r+0x78>
 8007e86:	1c42      	adds	r2, r0, #1
 8007e88:	d101      	bne.n	8007e8e <__sflush_r+0x76>
 8007e8a:	682b      	ldr	r3, [r5, #0]
 8007e8c:	b903      	cbnz	r3, 8007e90 <__sflush_r+0x78>
 8007e8e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007e90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e92:	602f      	str	r7, [r5, #0]
 8007e94:	b1b9      	cbz	r1, 8007ec6 <__sflush_r+0xae>
 8007e96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e9a:	4299      	cmp	r1, r3
 8007e9c:	d002      	beq.n	8007ea4 <__sflush_r+0x8c>
 8007e9e:	4628      	mov	r0, r5
 8007ea0:	f7ff f89e 	bl	8006fe0 <_free_r>
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ea8:	e00d      	b.n	8007ec6 <__sflush_r+0xae>
 8007eaa:	2301      	movs	r3, #1
 8007eac:	4628      	mov	r0, r5
 8007eae:	47b0      	blx	r6
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	1c50      	adds	r0, r2, #1
 8007eb4:	d1c9      	bne.n	8007e4a <__sflush_r+0x32>
 8007eb6:	682b      	ldr	r3, [r5, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d0c6      	beq.n	8007e4a <__sflush_r+0x32>
 8007ebc:	2b1d      	cmp	r3, #29
 8007ebe:	d001      	beq.n	8007ec4 <__sflush_r+0xac>
 8007ec0:	2b16      	cmp	r3, #22
 8007ec2:	d11e      	bne.n	8007f02 <__sflush_r+0xea>
 8007ec4:	602f      	str	r7, [r5, #0]
 8007ec6:	2000      	movs	r0, #0
 8007ec8:	e022      	b.n	8007f10 <__sflush_r+0xf8>
 8007eca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ece:	b21b      	sxth	r3, r3
 8007ed0:	e01b      	b.n	8007f0a <__sflush_r+0xf2>
 8007ed2:	690f      	ldr	r7, [r1, #16]
 8007ed4:	2f00      	cmp	r7, #0
 8007ed6:	d0f6      	beq.n	8007ec6 <__sflush_r+0xae>
 8007ed8:	0793      	lsls	r3, r2, #30
 8007eda:	680e      	ldr	r6, [r1, #0]
 8007edc:	bf08      	it	eq
 8007ede:	694b      	ldreq	r3, [r1, #20]
 8007ee0:	600f      	str	r7, [r1, #0]
 8007ee2:	bf18      	it	ne
 8007ee4:	2300      	movne	r3, #0
 8007ee6:	eba6 0807 	sub.w	r8, r6, r7
 8007eea:	608b      	str	r3, [r1, #8]
 8007eec:	f1b8 0f00 	cmp.w	r8, #0
 8007ef0:	dde9      	ble.n	8007ec6 <__sflush_r+0xae>
 8007ef2:	6a21      	ldr	r1, [r4, #32]
 8007ef4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007ef6:	4643      	mov	r3, r8
 8007ef8:	463a      	mov	r2, r7
 8007efa:	4628      	mov	r0, r5
 8007efc:	47b0      	blx	r6
 8007efe:	2800      	cmp	r0, #0
 8007f00:	dc08      	bgt.n	8007f14 <__sflush_r+0xfc>
 8007f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f0a:	81a3      	strh	r3, [r4, #12]
 8007f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f14:	4407      	add	r7, r0
 8007f16:	eba8 0800 	sub.w	r8, r8, r0
 8007f1a:	e7e7      	b.n	8007eec <__sflush_r+0xd4>
 8007f1c:	dfbffffe 	.word	0xdfbffffe

08007f20 <_fflush_r>:
 8007f20:	b538      	push	{r3, r4, r5, lr}
 8007f22:	690b      	ldr	r3, [r1, #16]
 8007f24:	4605      	mov	r5, r0
 8007f26:	460c      	mov	r4, r1
 8007f28:	b913      	cbnz	r3, 8007f30 <_fflush_r+0x10>
 8007f2a:	2500      	movs	r5, #0
 8007f2c:	4628      	mov	r0, r5
 8007f2e:	bd38      	pop	{r3, r4, r5, pc}
 8007f30:	b118      	cbz	r0, 8007f3a <_fflush_r+0x1a>
 8007f32:	6a03      	ldr	r3, [r0, #32]
 8007f34:	b90b      	cbnz	r3, 8007f3a <_fflush_r+0x1a>
 8007f36:	f7fe f859 	bl	8005fec <__sinit>
 8007f3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d0f3      	beq.n	8007f2a <_fflush_r+0xa>
 8007f42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f44:	07d0      	lsls	r0, r2, #31
 8007f46:	d404      	bmi.n	8007f52 <_fflush_r+0x32>
 8007f48:	0599      	lsls	r1, r3, #22
 8007f4a:	d402      	bmi.n	8007f52 <_fflush_r+0x32>
 8007f4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f4e:	f7fe f9f8 	bl	8006342 <__retarget_lock_acquire_recursive>
 8007f52:	4628      	mov	r0, r5
 8007f54:	4621      	mov	r1, r4
 8007f56:	f7ff ff5f 	bl	8007e18 <__sflush_r>
 8007f5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f5c:	07da      	lsls	r2, r3, #31
 8007f5e:	4605      	mov	r5, r0
 8007f60:	d4e4      	bmi.n	8007f2c <_fflush_r+0xc>
 8007f62:	89a3      	ldrh	r3, [r4, #12]
 8007f64:	059b      	lsls	r3, r3, #22
 8007f66:	d4e1      	bmi.n	8007f2c <_fflush_r+0xc>
 8007f68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f6a:	f7fe f9eb 	bl	8006344 <__retarget_lock_release_recursive>
 8007f6e:	e7dd      	b.n	8007f2c <_fflush_r+0xc>

08007f70 <__swhatbuf_r>:
 8007f70:	b570      	push	{r4, r5, r6, lr}
 8007f72:	460c      	mov	r4, r1
 8007f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f78:	2900      	cmp	r1, #0
 8007f7a:	b096      	sub	sp, #88	@ 0x58
 8007f7c:	4615      	mov	r5, r2
 8007f7e:	461e      	mov	r6, r3
 8007f80:	da0d      	bge.n	8007f9e <__swhatbuf_r+0x2e>
 8007f82:	89a3      	ldrh	r3, [r4, #12]
 8007f84:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007f88:	f04f 0100 	mov.w	r1, #0
 8007f8c:	bf14      	ite	ne
 8007f8e:	2340      	movne	r3, #64	@ 0x40
 8007f90:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007f94:	2000      	movs	r0, #0
 8007f96:	6031      	str	r1, [r6, #0]
 8007f98:	602b      	str	r3, [r5, #0]
 8007f9a:	b016      	add	sp, #88	@ 0x58
 8007f9c:	bd70      	pop	{r4, r5, r6, pc}
 8007f9e:	466a      	mov	r2, sp
 8007fa0:	f000 f862 	bl	8008068 <_fstat_r>
 8007fa4:	2800      	cmp	r0, #0
 8007fa6:	dbec      	blt.n	8007f82 <__swhatbuf_r+0x12>
 8007fa8:	9901      	ldr	r1, [sp, #4]
 8007faa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007fae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007fb2:	4259      	negs	r1, r3
 8007fb4:	4159      	adcs	r1, r3
 8007fb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007fba:	e7eb      	b.n	8007f94 <__swhatbuf_r+0x24>

08007fbc <__smakebuf_r>:
 8007fbc:	898b      	ldrh	r3, [r1, #12]
 8007fbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fc0:	079d      	lsls	r5, r3, #30
 8007fc2:	4606      	mov	r6, r0
 8007fc4:	460c      	mov	r4, r1
 8007fc6:	d507      	bpl.n	8007fd8 <__smakebuf_r+0x1c>
 8007fc8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007fcc:	6023      	str	r3, [r4, #0]
 8007fce:	6123      	str	r3, [r4, #16]
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	6163      	str	r3, [r4, #20]
 8007fd4:	b003      	add	sp, #12
 8007fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fd8:	ab01      	add	r3, sp, #4
 8007fda:	466a      	mov	r2, sp
 8007fdc:	f7ff ffc8 	bl	8007f70 <__swhatbuf_r>
 8007fe0:	9f00      	ldr	r7, [sp, #0]
 8007fe2:	4605      	mov	r5, r0
 8007fe4:	4639      	mov	r1, r7
 8007fe6:	4630      	mov	r0, r6
 8007fe8:	f7ff f86e 	bl	80070c8 <_malloc_r>
 8007fec:	b948      	cbnz	r0, 8008002 <__smakebuf_r+0x46>
 8007fee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ff2:	059a      	lsls	r2, r3, #22
 8007ff4:	d4ee      	bmi.n	8007fd4 <__smakebuf_r+0x18>
 8007ff6:	f023 0303 	bic.w	r3, r3, #3
 8007ffa:	f043 0302 	orr.w	r3, r3, #2
 8007ffe:	81a3      	strh	r3, [r4, #12]
 8008000:	e7e2      	b.n	8007fc8 <__smakebuf_r+0xc>
 8008002:	89a3      	ldrh	r3, [r4, #12]
 8008004:	6020      	str	r0, [r4, #0]
 8008006:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800800a:	81a3      	strh	r3, [r4, #12]
 800800c:	9b01      	ldr	r3, [sp, #4]
 800800e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008012:	b15b      	cbz	r3, 800802c <__smakebuf_r+0x70>
 8008014:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008018:	4630      	mov	r0, r6
 800801a:	f000 f837 	bl	800808c <_isatty_r>
 800801e:	b128      	cbz	r0, 800802c <__smakebuf_r+0x70>
 8008020:	89a3      	ldrh	r3, [r4, #12]
 8008022:	f023 0303 	bic.w	r3, r3, #3
 8008026:	f043 0301 	orr.w	r3, r3, #1
 800802a:	81a3      	strh	r3, [r4, #12]
 800802c:	89a3      	ldrh	r3, [r4, #12]
 800802e:	431d      	orrs	r5, r3
 8008030:	81a5      	strh	r5, [r4, #12]
 8008032:	e7cf      	b.n	8007fd4 <__smakebuf_r+0x18>

08008034 <memmove>:
 8008034:	4288      	cmp	r0, r1
 8008036:	b510      	push	{r4, lr}
 8008038:	eb01 0402 	add.w	r4, r1, r2
 800803c:	d902      	bls.n	8008044 <memmove+0x10>
 800803e:	4284      	cmp	r4, r0
 8008040:	4623      	mov	r3, r4
 8008042:	d807      	bhi.n	8008054 <memmove+0x20>
 8008044:	1e43      	subs	r3, r0, #1
 8008046:	42a1      	cmp	r1, r4
 8008048:	d008      	beq.n	800805c <memmove+0x28>
 800804a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800804e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008052:	e7f8      	b.n	8008046 <memmove+0x12>
 8008054:	4402      	add	r2, r0
 8008056:	4601      	mov	r1, r0
 8008058:	428a      	cmp	r2, r1
 800805a:	d100      	bne.n	800805e <memmove+0x2a>
 800805c:	bd10      	pop	{r4, pc}
 800805e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008062:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008066:	e7f7      	b.n	8008058 <memmove+0x24>

08008068 <_fstat_r>:
 8008068:	b538      	push	{r3, r4, r5, lr}
 800806a:	4d07      	ldr	r5, [pc, #28]	@ (8008088 <_fstat_r+0x20>)
 800806c:	2300      	movs	r3, #0
 800806e:	4604      	mov	r4, r0
 8008070:	4608      	mov	r0, r1
 8008072:	4611      	mov	r1, r2
 8008074:	602b      	str	r3, [r5, #0]
 8008076:	f7fa fa7f 	bl	8002578 <_fstat>
 800807a:	1c43      	adds	r3, r0, #1
 800807c:	d102      	bne.n	8008084 <_fstat_r+0x1c>
 800807e:	682b      	ldr	r3, [r5, #0]
 8008080:	b103      	cbz	r3, 8008084 <_fstat_r+0x1c>
 8008082:	6023      	str	r3, [r4, #0]
 8008084:	bd38      	pop	{r3, r4, r5, pc}
 8008086:	bf00      	nop
 8008088:	20001a74 	.word	0x20001a74

0800808c <_isatty_r>:
 800808c:	b538      	push	{r3, r4, r5, lr}
 800808e:	4d06      	ldr	r5, [pc, #24]	@ (80080a8 <_isatty_r+0x1c>)
 8008090:	2300      	movs	r3, #0
 8008092:	4604      	mov	r4, r0
 8008094:	4608      	mov	r0, r1
 8008096:	602b      	str	r3, [r5, #0]
 8008098:	f7fa fa7e 	bl	8002598 <_isatty>
 800809c:	1c43      	adds	r3, r0, #1
 800809e:	d102      	bne.n	80080a6 <_isatty_r+0x1a>
 80080a0:	682b      	ldr	r3, [r5, #0]
 80080a2:	b103      	cbz	r3, 80080a6 <_isatty_r+0x1a>
 80080a4:	6023      	str	r3, [r4, #0]
 80080a6:	bd38      	pop	{r3, r4, r5, pc}
 80080a8:	20001a74 	.word	0x20001a74

080080ac <_sbrk_r>:
 80080ac:	b538      	push	{r3, r4, r5, lr}
 80080ae:	4d06      	ldr	r5, [pc, #24]	@ (80080c8 <_sbrk_r+0x1c>)
 80080b0:	2300      	movs	r3, #0
 80080b2:	4604      	mov	r4, r0
 80080b4:	4608      	mov	r0, r1
 80080b6:	602b      	str	r3, [r5, #0]
 80080b8:	f7fa fa86 	bl	80025c8 <_sbrk>
 80080bc:	1c43      	adds	r3, r0, #1
 80080be:	d102      	bne.n	80080c6 <_sbrk_r+0x1a>
 80080c0:	682b      	ldr	r3, [r5, #0]
 80080c2:	b103      	cbz	r3, 80080c6 <_sbrk_r+0x1a>
 80080c4:	6023      	str	r3, [r4, #0]
 80080c6:	bd38      	pop	{r3, r4, r5, pc}
 80080c8:	20001a74 	.word	0x20001a74

080080cc <memcpy>:
 80080cc:	440a      	add	r2, r1
 80080ce:	4291      	cmp	r1, r2
 80080d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80080d4:	d100      	bne.n	80080d8 <memcpy+0xc>
 80080d6:	4770      	bx	lr
 80080d8:	b510      	push	{r4, lr}
 80080da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080e2:	4291      	cmp	r1, r2
 80080e4:	d1f9      	bne.n	80080da <memcpy+0xe>
 80080e6:	bd10      	pop	{r4, pc}

080080e8 <__assert_func>:
 80080e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80080ea:	4614      	mov	r4, r2
 80080ec:	461a      	mov	r2, r3
 80080ee:	4b09      	ldr	r3, [pc, #36]	@ (8008114 <__assert_func+0x2c>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4605      	mov	r5, r0
 80080f4:	68d8      	ldr	r0, [r3, #12]
 80080f6:	b954      	cbnz	r4, 800810e <__assert_func+0x26>
 80080f8:	4b07      	ldr	r3, [pc, #28]	@ (8008118 <__assert_func+0x30>)
 80080fa:	461c      	mov	r4, r3
 80080fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008100:	9100      	str	r1, [sp, #0]
 8008102:	462b      	mov	r3, r5
 8008104:	4905      	ldr	r1, [pc, #20]	@ (800811c <__assert_func+0x34>)
 8008106:	f000 f86f 	bl	80081e8 <fiprintf>
 800810a:	f000 f87f 	bl	800820c <abort>
 800810e:	4b04      	ldr	r3, [pc, #16]	@ (8008120 <__assert_func+0x38>)
 8008110:	e7f4      	b.n	80080fc <__assert_func+0x14>
 8008112:	bf00      	nop
 8008114:	2000002c 	.word	0x2000002c
 8008118:	08009b46 	.word	0x08009b46
 800811c:	08009b18 	.word	0x08009b18
 8008120:	08009b0b 	.word	0x08009b0b

08008124 <_calloc_r>:
 8008124:	b570      	push	{r4, r5, r6, lr}
 8008126:	fba1 5402 	umull	r5, r4, r1, r2
 800812a:	b93c      	cbnz	r4, 800813c <_calloc_r+0x18>
 800812c:	4629      	mov	r1, r5
 800812e:	f7fe ffcb 	bl	80070c8 <_malloc_r>
 8008132:	4606      	mov	r6, r0
 8008134:	b928      	cbnz	r0, 8008142 <_calloc_r+0x1e>
 8008136:	2600      	movs	r6, #0
 8008138:	4630      	mov	r0, r6
 800813a:	bd70      	pop	{r4, r5, r6, pc}
 800813c:	220c      	movs	r2, #12
 800813e:	6002      	str	r2, [r0, #0]
 8008140:	e7f9      	b.n	8008136 <_calloc_r+0x12>
 8008142:	462a      	mov	r2, r5
 8008144:	4621      	mov	r1, r4
 8008146:	f7fe f87f 	bl	8006248 <memset>
 800814a:	e7f5      	b.n	8008138 <_calloc_r+0x14>

0800814c <__ascii_mbtowc>:
 800814c:	b082      	sub	sp, #8
 800814e:	b901      	cbnz	r1, 8008152 <__ascii_mbtowc+0x6>
 8008150:	a901      	add	r1, sp, #4
 8008152:	b142      	cbz	r2, 8008166 <__ascii_mbtowc+0x1a>
 8008154:	b14b      	cbz	r3, 800816a <__ascii_mbtowc+0x1e>
 8008156:	7813      	ldrb	r3, [r2, #0]
 8008158:	600b      	str	r3, [r1, #0]
 800815a:	7812      	ldrb	r2, [r2, #0]
 800815c:	1e10      	subs	r0, r2, #0
 800815e:	bf18      	it	ne
 8008160:	2001      	movne	r0, #1
 8008162:	b002      	add	sp, #8
 8008164:	4770      	bx	lr
 8008166:	4610      	mov	r0, r2
 8008168:	e7fb      	b.n	8008162 <__ascii_mbtowc+0x16>
 800816a:	f06f 0001 	mvn.w	r0, #1
 800816e:	e7f8      	b.n	8008162 <__ascii_mbtowc+0x16>

08008170 <_realloc_r>:
 8008170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008174:	4680      	mov	r8, r0
 8008176:	4615      	mov	r5, r2
 8008178:	460c      	mov	r4, r1
 800817a:	b921      	cbnz	r1, 8008186 <_realloc_r+0x16>
 800817c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008180:	4611      	mov	r1, r2
 8008182:	f7fe bfa1 	b.w	80070c8 <_malloc_r>
 8008186:	b92a      	cbnz	r2, 8008194 <_realloc_r+0x24>
 8008188:	f7fe ff2a 	bl	8006fe0 <_free_r>
 800818c:	2400      	movs	r4, #0
 800818e:	4620      	mov	r0, r4
 8008190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008194:	f000 f841 	bl	800821a <_malloc_usable_size_r>
 8008198:	4285      	cmp	r5, r0
 800819a:	4606      	mov	r6, r0
 800819c:	d802      	bhi.n	80081a4 <_realloc_r+0x34>
 800819e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80081a2:	d8f4      	bhi.n	800818e <_realloc_r+0x1e>
 80081a4:	4629      	mov	r1, r5
 80081a6:	4640      	mov	r0, r8
 80081a8:	f7fe ff8e 	bl	80070c8 <_malloc_r>
 80081ac:	4607      	mov	r7, r0
 80081ae:	2800      	cmp	r0, #0
 80081b0:	d0ec      	beq.n	800818c <_realloc_r+0x1c>
 80081b2:	42b5      	cmp	r5, r6
 80081b4:	462a      	mov	r2, r5
 80081b6:	4621      	mov	r1, r4
 80081b8:	bf28      	it	cs
 80081ba:	4632      	movcs	r2, r6
 80081bc:	f7ff ff86 	bl	80080cc <memcpy>
 80081c0:	4621      	mov	r1, r4
 80081c2:	4640      	mov	r0, r8
 80081c4:	f7fe ff0c 	bl	8006fe0 <_free_r>
 80081c8:	463c      	mov	r4, r7
 80081ca:	e7e0      	b.n	800818e <_realloc_r+0x1e>

080081cc <__ascii_wctomb>:
 80081cc:	4603      	mov	r3, r0
 80081ce:	4608      	mov	r0, r1
 80081d0:	b141      	cbz	r1, 80081e4 <__ascii_wctomb+0x18>
 80081d2:	2aff      	cmp	r2, #255	@ 0xff
 80081d4:	d904      	bls.n	80081e0 <__ascii_wctomb+0x14>
 80081d6:	228a      	movs	r2, #138	@ 0x8a
 80081d8:	601a      	str	r2, [r3, #0]
 80081da:	f04f 30ff 	mov.w	r0, #4294967295
 80081de:	4770      	bx	lr
 80081e0:	700a      	strb	r2, [r1, #0]
 80081e2:	2001      	movs	r0, #1
 80081e4:	4770      	bx	lr
	...

080081e8 <fiprintf>:
 80081e8:	b40e      	push	{r1, r2, r3}
 80081ea:	b503      	push	{r0, r1, lr}
 80081ec:	4601      	mov	r1, r0
 80081ee:	ab03      	add	r3, sp, #12
 80081f0:	4805      	ldr	r0, [pc, #20]	@ (8008208 <fiprintf+0x20>)
 80081f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80081f6:	6800      	ldr	r0, [r0, #0]
 80081f8:	9301      	str	r3, [sp, #4]
 80081fa:	f7ff fcf5 	bl	8007be8 <_vfiprintf_r>
 80081fe:	b002      	add	sp, #8
 8008200:	f85d eb04 	ldr.w	lr, [sp], #4
 8008204:	b003      	add	sp, #12
 8008206:	4770      	bx	lr
 8008208:	2000002c 	.word	0x2000002c

0800820c <abort>:
 800820c:	b508      	push	{r3, lr}
 800820e:	2006      	movs	r0, #6
 8008210:	f000 f834 	bl	800827c <raise>
 8008214:	2001      	movs	r0, #1
 8008216:	f7fa f95f 	bl	80024d8 <_exit>

0800821a <_malloc_usable_size_r>:
 800821a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800821e:	1f18      	subs	r0, r3, #4
 8008220:	2b00      	cmp	r3, #0
 8008222:	bfbc      	itt	lt
 8008224:	580b      	ldrlt	r3, [r1, r0]
 8008226:	18c0      	addlt	r0, r0, r3
 8008228:	4770      	bx	lr

0800822a <_raise_r>:
 800822a:	291f      	cmp	r1, #31
 800822c:	b538      	push	{r3, r4, r5, lr}
 800822e:	4605      	mov	r5, r0
 8008230:	460c      	mov	r4, r1
 8008232:	d904      	bls.n	800823e <_raise_r+0x14>
 8008234:	2316      	movs	r3, #22
 8008236:	6003      	str	r3, [r0, #0]
 8008238:	f04f 30ff 	mov.w	r0, #4294967295
 800823c:	bd38      	pop	{r3, r4, r5, pc}
 800823e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008240:	b112      	cbz	r2, 8008248 <_raise_r+0x1e>
 8008242:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008246:	b94b      	cbnz	r3, 800825c <_raise_r+0x32>
 8008248:	4628      	mov	r0, r5
 800824a:	f000 f831 	bl	80082b0 <_getpid_r>
 800824e:	4622      	mov	r2, r4
 8008250:	4601      	mov	r1, r0
 8008252:	4628      	mov	r0, r5
 8008254:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008258:	f000 b818 	b.w	800828c <_kill_r>
 800825c:	2b01      	cmp	r3, #1
 800825e:	d00a      	beq.n	8008276 <_raise_r+0x4c>
 8008260:	1c59      	adds	r1, r3, #1
 8008262:	d103      	bne.n	800826c <_raise_r+0x42>
 8008264:	2316      	movs	r3, #22
 8008266:	6003      	str	r3, [r0, #0]
 8008268:	2001      	movs	r0, #1
 800826a:	e7e7      	b.n	800823c <_raise_r+0x12>
 800826c:	2100      	movs	r1, #0
 800826e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008272:	4620      	mov	r0, r4
 8008274:	4798      	blx	r3
 8008276:	2000      	movs	r0, #0
 8008278:	e7e0      	b.n	800823c <_raise_r+0x12>
	...

0800827c <raise>:
 800827c:	4b02      	ldr	r3, [pc, #8]	@ (8008288 <raise+0xc>)
 800827e:	4601      	mov	r1, r0
 8008280:	6818      	ldr	r0, [r3, #0]
 8008282:	f7ff bfd2 	b.w	800822a <_raise_r>
 8008286:	bf00      	nop
 8008288:	2000002c 	.word	0x2000002c

0800828c <_kill_r>:
 800828c:	b538      	push	{r3, r4, r5, lr}
 800828e:	4d07      	ldr	r5, [pc, #28]	@ (80082ac <_kill_r+0x20>)
 8008290:	2300      	movs	r3, #0
 8008292:	4604      	mov	r4, r0
 8008294:	4608      	mov	r0, r1
 8008296:	4611      	mov	r1, r2
 8008298:	602b      	str	r3, [r5, #0]
 800829a:	f7fa f90d 	bl	80024b8 <_kill>
 800829e:	1c43      	adds	r3, r0, #1
 80082a0:	d102      	bne.n	80082a8 <_kill_r+0x1c>
 80082a2:	682b      	ldr	r3, [r5, #0]
 80082a4:	b103      	cbz	r3, 80082a8 <_kill_r+0x1c>
 80082a6:	6023      	str	r3, [r4, #0]
 80082a8:	bd38      	pop	{r3, r4, r5, pc}
 80082aa:	bf00      	nop
 80082ac:	20001a74 	.word	0x20001a74

080082b0 <_getpid_r>:
 80082b0:	f7fa b8fa 	b.w	80024a8 <_getpid>

080082b4 <_init>:
 80082b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082b6:	bf00      	nop
 80082b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ba:	bc08      	pop	{r3}
 80082bc:	469e      	mov	lr, r3
 80082be:	4770      	bx	lr

080082c0 <_fini>:
 80082c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082c2:	bf00      	nop
 80082c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082c6:	bc08      	pop	{r3}
 80082c8:	469e      	mov	lr, r3
 80082ca:	4770      	bx	lr
