library ieee;
use ieee.std_logic_1164.all;

entity div2_n is
  generic(N : natural := 10);
  port(clk,reset : in std_logic;
      clk_out : out std_logic);
end entity;


Architecture cascade of div2_n is
  
  begin
    
    process(clk,reset)
      begin
        if reset ='1' then
          q<='0';
      else if (clk'event and clk='1' and enable='1') then
          q <= not q;
    end if;
  end if;
  end process;
 clk_out <= q;
 end Behavioral;
 