// Seed: 2254629226
module module_0 (
    output tri1 id_0,
    output wor  id_1
    , id_3
);
  wire id_4;
  wor  id_5;
  id_6(
      .id_0(id_4), .id_1()
  );
  assign id_5 = 1;
  always @(*) begin : LABEL_0
    id_1 = 1;
  end
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input wire id_2,
    input uwire id_3
    , id_17,
    input tri0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output wire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wand id_10,
    input wor id_11,
    input tri id_12,
    input tri0 id_13,
    input tri id_14,
    input wand id_15
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_6,
      id_0
  );
  assign id_17 = 1'b0;
  assign id_0  = 1;
  wand id_18 = 1;
endmodule
