m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Drivers/modeltech64_10.4/examples
vALU
Z0 !s110 1680148045
!i10b 1
!s100 LO9DoL9PF`c:lJ86=2c>S2
I@J=HWfa<<dYZmAXLE3i3N3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/TLProject/Verilog/cpu/TL_RISCV_CPU/sim
w1680103075
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1680148045.897000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@a@l@u
vALU_tb
Z5 !s110 1680148046
!i10b 1
!s100 :9VhEiNPUVLNSj9EOz6Ke0
I?YL2049aiBnH<WJdGJj9_2
R1
R2
w1680103094
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/ALU_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/ALU_tb.v
L0 2
R3
r1
!s85 0
31
!s108 1680148046.458000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/ALU_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/ALU_tb.v|
!i113 0
R4
n@a@l@u_tb
vControl
R5
!i10b 1
!s100 d1cAoTUXUf6MB7]Yf95JY1
IUbU[e^f=BC66Ib6:JA@c41
R1
R2
w1680104298
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v
L0 1
R3
r1
!s85 0
31
!s108 1680148045.988000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v|
!i113 0
R4
n@control
vControl_tb
R5
!i10b 1
!s100 NRgn_DCjUbh27k[<I_Q1c0
IZmgM7ao=CJ^3gK9KRmiAM2
R1
R2
w1680104062
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/Control _tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/Control _tb.v
L0 2
R3
r1
!s85 0
31
!s108 1680148046.521000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/Control _tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/Control _tb.v|
!i113 0
R4
n@control_tb
vcpu_top
R5
!i10b 1
!s100 HDbJPhSNLZ^Bj:AUgem;<0
I6zXg_gR@Ggi`G>B>UE<TH3
R1
R2
w1680144963
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v
L0 1
R3
r1
!s85 0
31
!s108 1680148046.081000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v|
!i113 0
R4
vcpu_top_tb
R5
!i10b 1
!s100 cWc@ak4E;h3nfnPPNmA?V3
Io2AED<AKg5R=:T96g331z3
R1
R2
w1680144096
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/cpu_top_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/cpu_top_tb.v
L0 2
R3
r1
!s85 0
31
!s108 1680148046.151000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/cpu_top_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/cpu_top_tb.v|
!i113 0
R4
vImmGen
R1
r1
!s85 0
31
!i10b 1
!s100 BFh]fUWfb?Rnh^INBjCF02
I8E:4n?0`?aaSC:^A0VP^g0
R2
w1680147910
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v
L0 1
R3
!s108 1680148045.652000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v|
!i113 0
R4
n@imm@gen
vImmGen_tb
R1
r1
!s85 0
31
!i10b 1
!s100 ^m;G?_hgncfecocn>B0dB3
IdV@;<]5ETT::zb<fP]T:J1
R2
w1680147444
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/ImmGen_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/ImmGen_tb.v
L0 2
R3
!s108 1680148046.218000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/ImmGen_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/ImmGen_tb.v|
!i113 0
R4
n@imm@gen_tb
vMux
R5
!i10b 1
!s100 7VS[D17;iMhBgW<hlS<Ji0
IlRozSCK<VzR;a47If5]g[3
R1
R2
w1680148016
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux.v
L0 1
R3
r1
!s85 0
31
!s108 1680148046.583000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux.v|
!i113 0
R4
n@mux
vPC
R0
!i10b 1
!s100 ]7K2Z9]J@0e1<2e?7zgm60
I9hR7`;;KPgY@lH8<zWIR_3
R1
R2
w1680145019
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v
L0 1
R3
r1
!s85 0
31
!s108 1680148045.714000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v|
!i113 0
R4
n@p@c
vPC_tb
R5
!i10b 1
!s100 gV4mC]HEf4n7kJDY`i`F50
I0[4nYe3LUXd^2X:>EgTZi0
R1
R2
w1680105479
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/PC _tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/PC _tb.v
L0 2
R3
r1
!s85 0
31
!s108 1680148046.280000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/PC _tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/PC _tb.v|
!i113 0
R4
n@p@c_tb
vRegs
R0
!i10b 1
!s100 >AIab8egH@J_Ah@2>l[h:1
IdU=[[40dCMG`L_4B_k:@O1
R1
R2
w1680145835
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v
L0 1
R3
r1
!s85 0
31
!s108 1680148045.773000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v|
!i113 0
R4
n@regs
vRegs_tb
R5
!i10b 1
!s100 M;=0?zFAgWEl7Pcikf1PF0
IfP_nbjm=:QhIl>Hl0<VX^2
R1
R2
w1680102520
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/Regs_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/Regs_tb.v
L0 2
R3
r1
!s85 0
31
!s108 1680148046.338000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/Regs_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/Regs_tb.v|
!i113 0
R4
n@regs_tb
vRom
R0
!i10b 1
!s100 0FOlFTO<9MQBhIejc=FDW2
I]`?YfQ6405EkCnLVIfZg53
R1
R2
w1680145644
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v
L0 1
R3
r1
!s85 0
31
!s108 1680148045.832000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v|
!i113 0
R4
n@rom
vRom_tb
R5
!i10b 1
!s100 b5IjJ1b?BM]cigaOB`Q0F2
IABTK]aGC`5Dannd660Who0
R1
R2
w1680140379
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/ROM_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/ROM_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1680148046.396000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/ROM_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/tb/ROM_tb.v|
!i113 0
R4
n@rom_tb
