Reading timing models for corner max_ss_125C_4v50…
Reading cell library for the 'max_ss_125C_4v50' corner at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/51-openroad-fillinsertion/pll_top.nl.v'…
Linking design 'pll_top' from netlist…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'max_ss_125C_4v50' corner at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/53-openroad-rcx/max/pll_top.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308206    0.002037    1.552132 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003740    0.181838    1.220507    2.772640 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.181838    0.000040    2.772679 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002786    0.178258    0.439399    3.212078 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.178258    0.000027    3.212105 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.212105   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308206    0.002213    1.552308 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.802308   clock uncertainty
                                  0.000000    1.802308   clock reconvergence pessimism
                                  0.164974    1.967282   library hold time
                                              1.967282   data required time
---------------------------------------------------------------------------------------------
                                              1.967282   data required time
                                             -3.212105   data arrival time
---------------------------------------------------------------------------------------------
                                              1.244823   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001192    1.537689 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003763    0.182171    1.216228    2.753917 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.182171    0.000040    2.753957 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002799    0.178447    0.439683    3.193640 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.178447    0.000027    3.193667 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.193667   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001121    1.537618 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787618   clock uncertainty
                                  0.000000    1.787618   clock reconvergence pessimism
                                  0.160577    1.948195   library hold time
                                              1.948195   data required time
---------------------------------------------------------------------------------------------
                                              1.948195   data required time
                                             -3.193667   data arrival time
---------------------------------------------------------------------------------------------
                                              1.245472   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000147    3.049570 ^ _1207_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003755    0.246061    0.208519    3.258089 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.246061    0.000040    3.258129 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.258129   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001017    1.537514 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787514   clock uncertainty
                                  0.000000    1.787514   clock reconvergence pessimism
                                  0.147158    1.934671   library hold time
                                              1.934671   data required time
---------------------------------------------------------------------------------------------
                                              1.934671   data required time
                                             -3.258129   data arrival time
---------------------------------------------------------------------------------------------
                                              1.323457   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001121    1.537618 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012903    0.314458    1.332329    2.869947 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.314458    0.000169    2.870116 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003135    0.182665    0.486676    3.356792 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.182665    0.000032    3.356824 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.356824   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000701    1.537197 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787197   clock uncertainty
                                  0.000000    1.787197   clock reconvergence pessimism
                                  0.159804    1.947001   library hold time
                                              1.947001   data required time
---------------------------------------------------------------------------------------------
                                              1.947001   data required time
                                             -3.356824   data arrival time
---------------------------------------------------------------------------------------------
                                              1.409822   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308205    0.001852    1.551947 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015616    0.352132    1.367523    2.919470 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.352132    0.000404    2.919874 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005241    0.291911    0.273504    3.193378 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.291911    0.000097    3.193475 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003196    0.212231    0.192639    3.386113 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.212231    0.000034    3.386147 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.386147   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000741    1.550836 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.800836   clock uncertainty
                                  0.000000    1.800836   clock reconvergence pessimism
                                  0.158746    1.959582   library hold time
                                              1.959582   data required time
---------------------------------------------------------------------------------------------
                                              1.959582   data required time
                                             -3.386147   data arrival time
---------------------------------------------------------------------------------------------
                                              1.426565   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308206    0.002213    1.552308 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004686    0.195616    1.233647    2.785955 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.195616    0.000046    2.786000 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015853    0.525456    0.358667    3.144667 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.525456    0.000120    3.144787 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003179    0.283053    0.250052    3.394839 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.283053    0.000057    3.394896 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.394896   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000731    1.537227 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787227   clock uncertainty
                                  0.000000    1.787227   clock reconvergence pessimism
                                  0.136045    1.923272   library hold time
                                              1.923272   data required time
---------------------------------------------------------------------------------------------
                                              1.923272   data required time
                                             -3.394896   data arrival time
---------------------------------------------------------------------------------------------
                                              1.471624   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328556    0.001261    1.564372 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011543    0.295533    1.325978    2.890350 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.295533    0.000264    2.890614 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006269    0.315244    0.275601    3.166216 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.315244    0.000074    3.166289 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002795    0.310601    0.256656    3.422945 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.310601    0.000027    3.422973 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.422973   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328556    0.001261    1.564372 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.814372   clock uncertainty
                                  0.000000    1.814372   clock reconvergence pessimism
                                  0.136480    1.950852   library hold time
                                              1.950852   data required time
---------------------------------------------------------------------------------------------
                                              1.950852   data required time
                                             -3.422973   data arrival time
---------------------------------------------------------------------------------------------
                                              1.472120   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000954    1.551049 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012807    0.313122    1.335781    2.886830 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.313122    0.000220    2.887050 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010451    0.387075    0.309326    3.196375 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.387075    0.000096    3.196471 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004442    0.263768    0.225963    3.422434 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.263768    0.000091    3.422526 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.422526   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000954    1.551049 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801049   clock uncertainty
                                  0.000000    1.801049   clock reconvergence pessimism
                                  0.146200    1.947250   library hold time
                                              1.947250   data required time
---------------------------------------------------------------------------------------------
                                              1.947250   data required time
                                             -3.422526   data arrival time
---------------------------------------------------------------------------------------------
                                              1.475276   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000741    1.550836 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010547    0.412213    1.501607    3.052443 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.412213    0.000077    3.052520 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011199    0.414619    0.331225    3.383744 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.414619    0.000201    3.383946 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.383946   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000352    1.540649 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790649   clock uncertainty
                                  0.000000    1.790649   clock reconvergence pessimism
                                  0.097654    1.888303   library hold time
                                              1.888303   data required time
---------------------------------------------------------------------------------------------
                                              1.888303   data required time
                                             -3.383946   data arrival time
---------------------------------------------------------------------------------------------
                                              1.495643   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000540    1.537696 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021914    0.442390    1.432559    2.970255 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.442390    0.000269    2.970524 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005428    0.282072    0.259780    3.230304 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.282072    0.000103    3.230406 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003518    0.277907    0.242559    3.472965 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.277907    0.000067    3.473032 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.473032   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000540    1.537696 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787696   clock uncertainty
                                  0.000000    1.787696   clock reconvergence pessimism
                                  0.138052    1.925748   library hold time
                                              1.925748   data required time
---------------------------------------------------------------------------------------------
                                              1.925748   data required time
                                             -3.473032   data arrival time
---------------------------------------------------------------------------------------------
                                              1.547283   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000890    1.532761 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020774    0.426062    1.419252    2.952013 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.426062    0.000346    2.952359 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005541    0.365122    0.337228    3.289587 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.365122    0.000061    3.289648 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003658    0.226814    0.192223    3.481871 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.226814    0.000070    3.481941 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.481941   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000890    1.532761 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.782761   clock uncertainty
                                  0.000000    1.782761   clock reconvergence pessimism
                                  0.150467    1.933227   library hold time
                                              1.933227   data required time
---------------------------------------------------------------------------------------------
                                              1.933227   data required time
                                             -3.481941   data arrival time
---------------------------------------------------------------------------------------------
                                              1.548714   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000406    1.540702 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009905    0.272870    1.299582    2.840284 v _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.272870    0.000095    2.840379 v _2018_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005451    0.479485    0.430542    3.270921 ^ _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.479485    0.000060    3.270981 ^ _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003761    0.232157    0.253327    3.524308 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.232157    0.000072    3.524380 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.524380   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328558    0.002038    1.565149 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.815149   clock uncertainty
                                  0.000000    1.815149   clock reconvergence pessimism
                                  0.159444    1.974593   library hold time
                                              1.974593   data required time
---------------------------------------------------------------------------------------------
                                              1.974593   data required time
                                             -3.524380   data arrival time
---------------------------------------------------------------------------------------------
                                              1.549787   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000396    1.546142 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008763    0.257070    1.288181    2.834324 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.257070    0.000093    2.834417 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.035621    0.543923    0.396670    3.231087 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                                         _0602_ (net)
                      0.543923    0.000466    3.231553 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004006    0.276746    0.287591    3.519144 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.276746    0.000076    3.519220 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.519220   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000396    1.546142 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796142   clock uncertainty
                                  0.000000    1.796142   clock reconvergence pessimism
                                  0.140561    1.936703   library hold time
                                              1.936703   data required time
---------------------------------------------------------------------------------------------
                                              1.936703   data required time
                                             -3.519220   data arrival time
---------------------------------------------------------------------------------------------
                                              1.582517   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308207    0.002259    1.552354 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012651    0.310959    1.334030    2.886384 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.310959    0.000208    2.886592 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004635    0.473179    0.347927    3.234519 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.473179    0.000049    3.234568 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002951    0.309486    0.288733    3.523301 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.309486    0.000030    3.523331 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.523331   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308207    0.002259    1.552354 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.802354   clock uncertainty
                                  0.000000    1.802354   clock reconvergence pessimism
                                  0.132467    1.934821   library hold time
                                              1.934821   data required time
---------------------------------------------------------------------------------------------
                                              1.934821   data required time
                                             -3.523331   data arrival time
---------------------------------------------------------------------------------------------
                                              1.588510   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001413    1.551982 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016785    0.368387    1.381331    2.933314 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.368387    0.000312    2.933626 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005479    0.478659    0.402445    3.336070 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.478659    0.000060    3.336130 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004190    0.246242    0.216953    3.553083 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.246242    0.000081    3.553164 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.553164   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001413    1.551982 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801982   clock uncertainty
                                  0.000000    1.801982   clock reconvergence pessimism
                                  0.152001    1.953983   library hold time
                                              1.953983   data required time
---------------------------------------------------------------------------------------------
                                              1.953983   data required time
                                             -3.553164   data arrival time
---------------------------------------------------------------------------------------------
                                              1.599181   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000790    1.539183 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027233    0.518894    1.487002    3.026185 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.518894    0.000231    3.026416 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005543    0.334571    0.327181    3.353597 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.334571    0.000060    3.353656 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003339    0.224269    0.188191    3.541847 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.224269    0.000061    3.541908 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.541908   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000790    1.539183 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789183   clock uncertainty
                                  0.000000    1.789183   clock reconvergence pessimism
                                  0.153200    1.942383   library hold time
                                              1.942383   data required time
---------------------------------------------------------------------------------------------
                                              1.942383   data required time
                                             -3.541908   data arrival time
---------------------------------------------------------------------------------------------
                                              1.599525   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000733    1.532604 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012756    0.312411    1.329376    2.861980 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.312411    0.000203    2.862182 v _2067_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005780    0.299011    0.271797    3.133979 ^ _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.299011    0.000113    3.134092 ^ _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004622    0.426442    0.355951    3.490043 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.426442    0.000095    3.490138 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.490138   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000733    1.532604 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.782604   clock uncertainty
                                  0.000000    1.782604   clock reconvergence pessimism
                                  0.091726    1.874329   library hold time
                                              1.874329   data required time
---------------------------------------------------------------------------------------------
                                              1.874329   data required time
                                             -3.490138   data arrival time
---------------------------------------------------------------------------------------------
                                              1.615809   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001440    1.552009 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015487    0.350362    1.366752    2.918761 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.350362    0.000185    2.918947 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005511    0.298562    0.277931    3.196877 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.298562    0.000104    3.196981 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003215    0.383245    0.331987    3.528969 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.383245    0.000034    3.529002 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.529002   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001440    1.552009 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.802009   clock uncertainty
                                  0.000000    1.802009   clock reconvergence pessimism
                                  0.110845    1.912854   library hold time
                                              1.912854   data required time
---------------------------------------------------------------------------------------------
                                              1.912854   data required time
                                             -3.529002   data arrival time
---------------------------------------------------------------------------------------------
                                              1.616148   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000408    1.541520 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024168    0.474679    1.456075    2.997594 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.474679    0.000288    2.997882 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005339    0.337900    0.348939    3.346821 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.337900    0.000054    3.346875 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004735    0.246952    0.208838    3.555713 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.246952    0.000093    3.555805 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.555805   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000408    1.541520 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791520   clock uncertainty
                                  0.000000    1.791520   clock reconvergence pessimism
                                  0.148068    1.939588   library hold time
                                              1.939588   data required time
---------------------------------------------------------------------------------------------
                                              1.939588   data required time
                                             -3.555805   data arrival time
---------------------------------------------------------------------------------------------
                                              1.616218   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001477    1.552047 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019590    0.408424    1.413150    2.965197 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.408424    0.000278    2.965475 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006703    0.338598    0.317176    3.282651 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.338598    0.000144    3.282795 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003095    0.324600    0.264833    3.547628 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.324600    0.000030    3.547658 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.547658   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001477    1.552047 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.802047   clock uncertainty
                                  0.000000    1.802047   clock reconvergence pessimism
                                  0.128462    1.930508   library hold time
                                              1.930508   data required time
---------------------------------------------------------------------------------------------
                                              1.930508   data required time
                                             -3.547658   data arrival time
---------------------------------------------------------------------------------------------
                                              1.617149   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001324    1.534865 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029535    0.552250    1.508665    3.043530 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.552250    0.000354    3.043884 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007069    0.340008    0.320602    3.364486 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.340008    0.000151    3.364637 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003089    0.226037    0.195796    3.560432 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.226037    0.000032    3.560464 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.560464   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001324    1.534865 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.784865   clock uncertainty
                                  0.000000    1.784865   clock reconvergence pessimism
                                  0.151556    1.936420   library hold time
                                              1.936420   data required time
---------------------------------------------------------------------------------------------
                                              1.936420   data required time
                                             -3.560464   data arrival time
---------------------------------------------------------------------------------------------
                                              1.624044   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308203    0.001316    1.551411 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014637    0.338531    1.356476    2.907887 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.338531    0.000282    2.908169 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005100    0.545640    0.399118    3.307287 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.545640    0.000054    3.307340 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003562    0.294475    0.260669    3.568010 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.294475    0.000040    3.568049 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.568049   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308203    0.001316    1.551411 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801411   clock uncertainty
                                  0.000000    1.801411   clock reconvergence pessimism
                                  0.136976    1.938386   library hold time
                                              1.938386   data required time
---------------------------------------------------------------------------------------------
                                              1.938386   data required time
                                             -3.568049   data arrival time
---------------------------------------------------------------------------------------------
                                              1.629663   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000782    1.524690 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029436    0.550826    1.504805    3.029495 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.550826    0.000223    3.029718 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005255    0.300558    0.283643    3.313361 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.300558    0.000099    3.313460 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002908    0.269974    0.235291    3.548751 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.269974    0.000029    3.548780 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.548780   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000782    1.524690 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.774690   clock uncertainty
                                  0.000000    1.774690   clock reconvergence pessimism
                                  0.136890    1.911580   library hold time
                                              1.911580   data required time
---------------------------------------------------------------------------------------------
                                              1.911580   data required time
                                             -3.548780   data arrival time
---------------------------------------------------------------------------------------------
                                              1.637200   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000614    1.559754 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020410    0.420856    1.424866    2.984620 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.420856    0.000254    2.984874 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007559    0.494897    0.408599    3.393472 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.494897    0.000171    3.393643 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004103    0.257233    0.206195    3.599838 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.257233    0.000076    3.599914 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.599914   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000614    1.559754 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.809754   clock uncertainty
                                  0.000000    1.809754   clock reconvergence pessimism
                                  0.151373    1.961127   library hold time
                                              1.961127   data required time
---------------------------------------------------------------------------------------------
                                              1.961127   data required time
                                             -3.599914   data arrival time
---------------------------------------------------------------------------------------------
                                              1.638787   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000806    1.532676 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025408    0.492490    1.466001    2.998677 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.492490    0.000216    2.998893 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006697    0.398494    0.379347    3.378240 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.398494    0.000192    3.378433 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004248    0.245354    0.203842    3.582275 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.245354    0.000084    3.582359 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.582359   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000806    1.532676 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.782676   clock uncertainty
                                  0.000000    1.782676   clock reconvergence pessimism
                                  0.146125    1.928801   library hold time
                                              1.928801   data required time
---------------------------------------------------------------------------------------------
                                              1.928801   data required time
                                             -3.582359   data arrival time
---------------------------------------------------------------------------------------------
                                              1.653558   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000718    1.537873 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027469    0.522262    1.488615    3.026489 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.522262    0.000332    3.026820 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005629    0.440014    0.395346    3.422166 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.440014    0.000063    3.422229 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003051    0.227042    0.185210    3.607439 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.227042    0.000032    3.607471 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.607471   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000718    1.537873 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787873   clock uncertainty
                                  0.000000    1.787873   clock reconvergence pessimism
                                  0.152131    1.940004   library hold time
                                              1.940004   data required time
---------------------------------------------------------------------------------------------
                                              1.940004   data required time
                                             -3.607471   data arrival time
---------------------------------------------------------------------------------------------
                                              1.667467   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000766    1.533806 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024267    0.476097    1.455214    2.989019 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.476097    0.000220    2.989239 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005487    0.325540    0.313724    3.302963 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.325540    0.000064    3.303027 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003426    0.331742    0.271184    3.574211 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.331742    0.000064    3.574275 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.574275   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000766    1.533806 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783806   clock uncertainty
                                  0.000000    1.783806   clock reconvergence pessimism
                                  0.120840    1.904645   library hold time
                                              1.904645   data required time
---------------------------------------------------------------------------------------------
                                              1.904645   data required time
                                             -3.574275   data arrival time
---------------------------------------------------------------------------------------------
                                              1.669630   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328558    0.002033    1.565144 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025154    0.488862    1.474019    3.039163 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.488862    0.000230    3.039393 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005335    0.426011    0.377967    3.417360 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.426011    0.000054    3.417413 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004959    0.265482    0.217507    3.634920 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.265482    0.000107    3.635028 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.635028   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328558    0.002033    1.565144 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.815144   clock uncertainty
                                  0.000000    1.815144   clock reconvergence pessimism
                                  0.150035    1.965179   library hold time
                                              1.965179   data required time
---------------------------------------------------------------------------------------------
                                              1.965179   data required time
                                             -3.635028   data arrival time
---------------------------------------------------------------------------------------------
                                              1.669849   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000772    1.541069 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014868    0.341748    1.355761    2.896830 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.341748    0.000232    2.897062 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005403    0.518919    0.404895    3.301956 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.518919    0.000067    3.302023 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003460    0.252211    0.308172    3.610195 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.252211    0.000066    3.610261 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.610261   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000772    1.541069 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791069   clock uncertainty
                                  0.000000    1.791069   clock reconvergence pessimism
                                  0.146442    1.937510   library hold time
                                              1.937510   data required time
---------------------------------------------------------------------------------------------
                                              1.937510   data required time
                                             -3.610261   data arrival time
---------------------------------------------------------------------------------------------
                                              1.672751   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308205    0.001852    1.551947 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015616    0.352132    1.367523    2.919470 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.352132    0.000359    2.919829 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005164    0.496893    0.376288    3.296117 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.496893    0.000104    3.296221 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003553    0.327666    0.305614    3.601835 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.327666    0.000068    3.601903 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.601903   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308205    0.001852    1.551947 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801947   clock uncertainty
                                  0.000000    1.801947   clock reconvergence pessimism
                                  0.127005    1.928952   library hold time
                                              1.928952   data required time
---------------------------------------------------------------------------------------------
                                              1.928952   data required time
                                             -3.601903   data arrival time
---------------------------------------------------------------------------------------------
                                              1.672951   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000328    1.546074 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030052    0.559763    1.516896    3.062970 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.559763    0.000337    3.063308 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005994    0.365352    0.387955    3.451263 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.365352    0.000120    3.451383 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002924    0.211926    0.179928    3.631311 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.211926    0.000030    3.631341 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.631341   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000328    1.546074 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796074   clock uncertainty
                                  0.000000    1.796074   clock reconvergence pessimism
                                  0.157061    1.953135   library hold time
                                              1.953135   data required time
---------------------------------------------------------------------------------------------
                                              1.953135   data required time
                                             -3.631341   data arrival time
---------------------------------------------------------------------------------------------
                                              1.678205   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000703    1.546449 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026433    0.507266    1.480389    3.026839 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.507266    0.000397    3.027236 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004747    0.307749    0.307914    3.335150 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.307749    0.000088    3.335238 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003172    0.316757    0.272514    3.607752 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.316757    0.000033    3.607785 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.607785   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000703    1.546449 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796449   clock uncertainty
                                  0.000000    1.796449   clock reconvergence pessimism
                                  0.128541    1.924990   library hold time
                                              1.924990   data required time
---------------------------------------------------------------------------------------------
                                              1.924990   data required time
                                             -3.607785   data arrival time
---------------------------------------------------------------------------------------------
                                              1.682794   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000830    1.524738 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.027305    0.519830    1.483066    3.007804 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.519830    0.000412    3.008216 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005026    0.316648    0.317024    3.325241 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.316648    0.000095    3.325336 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003215    0.323384    0.265936    3.591271 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.323384    0.000058    3.591330 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.591330   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000830    1.524738 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.774739   clock uncertainty
                                  0.000000    1.774739   clock reconvergence pessimism
                                  0.120845    1.895584   library hold time
                                              1.895584   data required time
---------------------------------------------------------------------------------------------
                                              1.895584   data required time
                                             -3.591330   data arrival time
---------------------------------------------------------------------------------------------
                                              1.695746   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323226    0.001276    1.560415 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024666    0.481827    1.467822    3.028237 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.481827    0.000186    3.028423 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005314    0.322130    0.311978    3.340401 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.322130    0.000061    3.340462 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004406    0.363785    0.292397    3.632859 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.363785    0.000088    3.632947 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.632947   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323226    0.001276    1.560415 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.810415   clock uncertainty
                                  0.000000    1.810415   clock reconvergence pessimism
                                  0.119365    1.929780   library hold time
                                              1.929780   data required time
---------------------------------------------------------------------------------------------
                                              1.929780   data required time
                                             -3.632947   data arrival time
---------------------------------------------------------------------------------------------
                                              1.703167   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000632    1.539024 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020751    0.425741    1.421432    2.960456 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.425741    0.000265    2.960721 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005733    0.323061    0.303918    3.264639 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.323061    0.000064    3.264703 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003206    0.390313    0.332594    3.597297 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.390313    0.000034    3.597330 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.597330   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000632    1.539024 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789024   clock uncertainty
                                  0.000000    1.789024   clock reconvergence pessimism
                                  0.104846    1.893871   library hold time
                                              1.893871   data required time
---------------------------------------------------------------------------------------------
                                              1.893871   data required time
                                             -3.597330   data arrival time
---------------------------------------------------------------------------------------------
                                              1.703460   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000413    1.533453 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028483    0.536974    1.497807    3.031259 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.536974    0.000179    3.031438 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006060    0.450289    0.410238    3.441676 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.450289    0.000117    3.441793 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004069    0.249469    0.203368    3.645161 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.249469    0.000046    3.645207 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.645207   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000413    1.533453 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783453   clock uncertainty
                                  0.000000    1.783453   clock reconvergence pessimism
                                  0.145555    1.929008   library hold time
                                              1.929008   data required time
---------------------------------------------------------------------------------------------
                                              1.929008   data required time
                                             -3.645207   data arrival time
---------------------------------------------------------------------------------------------
                                              1.716199   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000722    1.539114 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020470    0.421750    1.418668    2.957783 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.421750    0.000133    2.957915 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006170    0.333885    0.311081    3.268996 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.333885    0.000070    3.269066 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003748    0.401411    0.343542    3.612608 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.401411    0.000070    3.612678 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.612678   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000722    1.539114 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789114   clock uncertainty
                                  0.000000    1.789114   clock reconvergence pessimism
                                  0.101512    1.890627   library hold time
                                              1.890627   data required time
---------------------------------------------------------------------------------------------
                                              1.890627   data required time
                                             -3.612678   data arrival time
---------------------------------------------------------------------------------------------
                                              1.722051   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000741    1.550836 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010547    0.412213    1.501607    3.052443 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.412213    0.000077    3.052520 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011199    0.414619    0.331225    3.383744 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.414619    0.000212    3.383956 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003478    0.233016    0.217179    3.601135 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.233016    0.000037    3.601173 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.601173   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000467    1.540763 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790763   clock uncertainty
                                  0.000000    1.790763   clock reconvergence pessimism
                                  0.088012    1.878775   library hold time
                                              1.878775   data required time
---------------------------------------------------------------------------------------------
                                              1.878775   data required time
                                             -3.601173   data arrival time
---------------------------------------------------------------------------------------------
                                              1.722398   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000675    1.546421 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013381    0.321093    1.340455    2.886876 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.321093    0.000197    2.887073 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.022099    0.680481    0.493666    3.380739 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.680481    0.000329    3.381068 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003364    0.258621    0.286409    3.667477 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.258621    0.000036    3.667513 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.667513   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000675    1.546421 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796421   clock uncertainty
                                  0.000000    1.796421   clock reconvergence pessimism
                                  0.146005    1.942426   library hold time
                                              1.942426   data required time
---------------------------------------------------------------------------------------------
                                              1.942426   data required time
                                             -3.667513   data arrival time
---------------------------------------------------------------------------------------------
                                              1.725087   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328555    0.000651    1.563762 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.047332    0.490069    1.566935    3.130697 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                                         lf_inst.integrator[11] (net)
                      0.490069    0.000401    3.131098 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005583    0.428846    0.384367    3.515465 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.428846    0.000111    3.515576 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003636    0.236463    0.194819    3.710395 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.236463    0.000068    3.710463 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              3.710463   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328555    0.000651    1.563762 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  0.250000    1.813762   clock uncertainty
                                  0.000000    1.813762   clock reconvergence pessimism
                                  0.171261    1.985023   library hold time
                                              1.985023   data required time
---------------------------------------------------------------------------------------------
                                              1.985023   data required time
                                             -3.710463   data arrival time
---------------------------------------------------------------------------------------------
                                              1.725440   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000786    1.539179 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026385    0.506598    1.478309    3.017488 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.506598    0.000210    3.017698 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010564    0.422039    0.368558    3.386256 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.422039    0.000079    3.386336 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003386    0.303031    0.261379    3.647715 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.303031    0.000064    3.647779 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.647779   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000786    1.539179 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789179   clock uncertainty
                                  0.000000    1.789179   clock reconvergence pessimism
                                  0.131066    1.920245   library hold time
                                              1.920245   data required time
---------------------------------------------------------------------------------------------
                                              1.920245   data required time
                                             -3.647779   data arrival time
---------------------------------------------------------------------------------------------
                                              1.727533   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000839    1.541136 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021054    0.430066    1.424562    2.965698 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.430066    0.000338    2.966036 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007381    0.527144    0.506830    3.472866 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.527144    0.000163    3.473028 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002840    0.234243    0.203298    3.676327 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.234243    0.000027    3.676354 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.676354   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791085   clock uncertainty
                                  0.000000    1.791085   clock reconvergence pessimism
                                  0.151481    1.942566   library hold time
                                              1.942566   data required time
---------------------------------------------------------------------------------------------
                                              1.942566   data required time
                                             -3.676354   data arrival time
---------------------------------------------------------------------------------------------
                                              1.733787   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001330    1.540035 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021190    0.432022    1.425952    2.965987 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.432022    0.000257    2.966244 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006283    0.338609    0.316288    3.282532 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.338609    0.000073    3.282605 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003809    0.403633    0.344915    3.627520 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.403633    0.000074    3.627594 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.627594   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001330    1.540035 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790035   clock uncertainty
                                  0.000000    1.790035   clock reconvergence pessimism
                                  0.100948    1.890984   library hold time
                                              1.890984   data required time
---------------------------------------------------------------------------------------------
                                              1.890984   data required time
                                             -3.627594   data arrival time
---------------------------------------------------------------------------------------------
                                              1.736610   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000372    1.533412 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.026488    0.508066    1.477606    3.011018 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.508066    0.000370    3.011387 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004738    0.312238    0.307988    3.319376 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.312238    0.000049    3.319424 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005371    0.394525    0.312700    3.632125 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.394525    0.000114    3.632239 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.632239   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000372    1.533412 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783412   clock uncertainty
                                  0.000000    1.783412   clock reconvergence pessimism
                                  0.101980    1.885392   library hold time
                                              1.885392   data required time
---------------------------------------------------------------------------------------------
                                              1.885392   data required time
                                             -3.632239   data arrival time
---------------------------------------------------------------------------------------------
                                              1.746847   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308204    0.001682    1.551777 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018668    0.394927    1.402203    2.953979 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.394927    0.000153    2.954133 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005100    0.502623    0.486002    3.440134 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.502623    0.000052    3.440187 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003777    0.288997    0.257538    3.697725 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.288997    0.000076    3.697801 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.697801   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308204    0.001682    1.551777 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801777   clock uncertainty
                                  0.000000    1.801777   clock reconvergence pessimism
                                  0.138622    1.940398   library hold time
                                              1.940398   data required time
---------------------------------------------------------------------------------------------
                                              1.940398   data required time
                                             -3.697801   data arrival time
---------------------------------------------------------------------------------------------
                                              1.757403   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286396    0.001630    1.535172 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029632    0.553606    1.509460    3.044632 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.553606    0.000469    3.045100 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006007    0.352234    0.346677    3.391778 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.352234    0.000070    3.391847 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003609    0.341715    0.277120    3.668968 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.341715    0.000069    3.669037 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.669037   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286396    0.001630    1.535172 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.785172   clock uncertainty
                                  0.000000    1.785172   clock reconvergence pessimism
                                  0.118125    1.903296   library hold time
                                              1.903296   data required time
---------------------------------------------------------------------------------------------
                                              1.903296   data required time
                                             -3.669037   data arrival time
---------------------------------------------------------------------------------------------
                                              1.765741   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000708    1.524617 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026209    0.504038    1.472162    2.996778 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.504038    0.000336    2.997115 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005040    0.314135    0.312840    3.309954 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.314135    0.000094    3.310049 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003255    0.391082    0.332383    3.642432 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.391082    0.000034    3.642466 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.642466   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000708    1.524617 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.774617   clock uncertainty
                                  0.000000    1.774617   clock reconvergence pessimism
                                  0.100509    1.875125   library hold time
                                              1.875125   data required time
---------------------------------------------------------------------------------------------
                                              1.875125   data required time
                                             -3.642466   data arrival time
---------------------------------------------------------------------------------------------
                                              1.767341   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000479    1.538872 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019101    0.401084    1.403655    2.942527 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.401084    0.000113    2.942640 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005813    0.475362    0.496958    3.439598 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.475362    0.000064    3.439663 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004799    0.278793    0.256001    3.695664 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.278793    0.000099    3.695762 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.695762   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000479    1.538872 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.788872   clock uncertainty
                                  0.000000    1.788872   clock reconvergence pessimism
                                  0.138347    1.927219   library hold time
                                              1.927219   data required time
---------------------------------------------------------------------------------------------
                                              1.927219   data required time
                                             -3.695762   data arrival time
---------------------------------------------------------------------------------------------
                                              1.768544   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308207    0.002302    1.552397 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023054    0.458743    1.448241    3.000638 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.458743    0.000159    3.000797 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004556    0.453201    0.399665    3.400462 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.453201    0.000045    3.400507 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002853    0.345903    0.303475    3.703983 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.345903    0.000028    3.704011 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.704011   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308207    0.002302    1.552397 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.802397   clock uncertainty
                                  0.000000    1.802397   clock reconvergence pessimism
                                  0.121527    1.923925   library hold time
                                              1.923925   data required time
---------------------------------------------------------------------------------------------
                                              1.923925   data required time
                                             -3.704011   data arrival time
---------------------------------------------------------------------------------------------
                                              1.780086   slack (MET)


Startpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000731    1.537227 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010982    0.287784    1.310606    2.847834 v _2330_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[2] (net)
                      0.287784    0.000107    2.847941 v _1199_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005723    0.634197    0.492103    3.340044 ^ _1199_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0615_ (net)
                      0.634197    0.000110    3.340154 ^ _1200_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002902    0.397442    0.338561    3.678715 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.397442    0.000029    3.678744 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.678744   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000683    1.537179 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787179   clock uncertainty
                                  0.000000    1.787179   clock reconvergence pessimism
                                  0.101682    1.888861   library hold time
                                              1.888861   data required time
---------------------------------------------------------------------------------------------
                                              1.888861   data required time
                                             -3.678744   data arrival time
---------------------------------------------------------------------------------------------
                                              1.789883   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000510    1.538903 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.026652    0.510428    1.480934    3.019837 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.510428    0.000495    3.020332 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006238    0.343757    0.338561    3.358893 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.343757    0.000128    3.359021 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003324    0.396711    0.337476    3.696497 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.396711    0.000035    3.696532 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.696532   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004357    0.957157 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236    1.538393 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000510    1.538903 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.788903   clock uncertainty
                                  0.000000    1.788903   clock reconvergence pessimism
                                  0.102924    1.891827   library hold time
                                              1.891827   data required time
---------------------------------------------------------------------------------------------
                                              1.891827   data required time
                                             -3.696532   data arrival time
---------------------------------------------------------------------------------------------
                                              1.804705   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001053    1.539707 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028326    0.534706    1.497571    3.037278 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.534706    0.000220    3.037498 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005250    0.450555    0.462921    3.500419 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.450555    0.000099    3.500518 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002913    0.270761    0.237705    3.738223 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.270761    0.000030    3.738252 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.738252   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001053    1.539707 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789707   clock uncertainty
                                  0.000000    1.789707   clock reconvergence pessimism
                                  0.140402    1.930109   library hold time
                                              1.930109   data required time
---------------------------------------------------------------------------------------------
                                              1.930109   data required time
                                             -3.738252   data arrival time
---------------------------------------------------------------------------------------------
                                              1.808144   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000805    1.534347 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030962    0.573007    1.522994    3.057340 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.573007    0.000391    3.057732 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006493    0.360467    0.361561    3.419293 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.360467    0.000137    3.419430 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004115    0.359527    0.288921    3.708351 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.359527    0.000081    3.708432 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.708432   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000805    1.534347 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.784347   clock uncertainty
                                  0.000000    1.784347   clock reconvergence pessimism
                                  0.112774    1.897120   library hold time
                                              1.897120   data required time
---------------------------------------------------------------------------------------------
                                              1.897120   data required time
                                             -3.708432   data arrival time
---------------------------------------------------------------------------------------------
                                              1.811311   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000688    1.537843 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.028657    0.539471    1.500542    3.038386 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.539471    0.000369    3.038755 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004991    0.324400    0.321903    3.360658 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.324400    0.000047    3.360704 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003817    0.402409    0.344372    3.705076 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.402409    0.000070    3.705146 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.705146   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000688    1.537843 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787843   clock uncertainty
                                  0.000000    1.787843   clock reconvergence pessimism
                                  0.100652    1.888495   library hold time
                                              1.888495   data required time
---------------------------------------------------------------------------------------------
                                              1.888495   data required time
                                             -3.705146   data arrival time
---------------------------------------------------------------------------------------------
                                              1.816651   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000875    1.560015 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031002    0.573596    1.531646    3.091661 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.573596    0.000451    3.092112 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005082    0.333107    0.332653    3.424764 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.333107    0.000052    3.424816 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003145    0.389276    0.332723    3.757539 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.389276    0.000031    3.757570 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.757570   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000875    1.560015 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.810015   clock uncertainty
                                  0.000000    1.810015   clock reconvergence pessimism
                                  0.111707    1.921722   library hold time
                                              1.921722   data required time
---------------------------------------------------------------------------------------------
                                              1.921722   data required time
                                             -3.757570   data arrival time
---------------------------------------------------------------------------------------------
                                              1.835847   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000399    1.533439 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030116    0.560699    1.514238    3.047677 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.560699    0.000478    3.048156 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006336    0.354332    0.355404    3.403559 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.354332    0.000130    3.403690 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002849    0.381313    0.329776    3.733465 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.381313    0.000028    3.733493 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.733493   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000399    1.533439 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783439   clock uncertainty
                                  0.000000    1.783439   clock reconvergence pessimism
                                  0.105948    1.889387   library hold time
                                              1.889387   data required time
---------------------------------------------------------------------------------------------
                                              1.889387   data required time
                                             -3.733493   data arrival time
---------------------------------------------------------------------------------------------
                                              1.844105   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000359    1.536856 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033074    0.603871    1.544657    3.081512 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.603871    0.000190    3.081702 v _2032_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004045    0.205320    0.726015    3.807717 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.205320    0.000078    3.807795 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.807795   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000359    1.536856 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.786856   clock uncertainty
                                  0.000000    1.786856   clock reconvergence pessimism
                                  0.155651    1.942507   library hold time
                                              1.942507   data required time
---------------------------------------------------------------------------------------------
                                              1.942507   data required time
                                             -3.807795   data arrival time
---------------------------------------------------------------------------------------------
                                              1.865288   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000787    1.539441 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033960    0.616858    1.554299    3.093740 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.616858    0.000390    3.094130 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003516    0.202813    0.722059    3.816189 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.202813    0.000067    3.816256 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.816256   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000787    1.539441 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789441   clock uncertainty
                                  0.000000    1.789441   clock reconvergence pessimism
                                  0.156775    1.946216   library hold time
                                              1.946216   data required time
---------------------------------------------------------------------------------------------
                                              1.946216   data required time
                                             -3.816256   data arrival time
---------------------------------------------------------------------------------------------
                                              1.870040   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000875    1.541987 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.037958    0.674853    1.595423    3.137409 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.674853    0.000435    3.137845 v _2073_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007152    0.511833    0.473258    3.611103 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.511833    0.000151    3.611254 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004019    0.258033    0.205516    3.816771 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.258033    0.000079    3.816849 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.816849   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000875    1.541987 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791987   clock uncertainty
                                  0.000000    1.791987   clock reconvergence pessimism
                                  0.144740    1.936726   library hold time
                                              1.936726   data required time
---------------------------------------------------------------------------------------------
                                              1.936726   data required time
                                             -3.816849   data arrival time
---------------------------------------------------------------------------------------------
                                              1.880123   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000350    1.539004 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031033    0.574072    1.524806    3.063810 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.574072    0.000358    3.064168 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006338    0.357074    0.358614    3.422782 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.357074    0.000132    3.422914 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004439    0.429587    0.360456    3.783370 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.429587    0.000092    3.783463 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.783463   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000350    1.539004 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789004   clock uncertainty
                                  0.000000    1.789004   clock reconvergence pessimism
                                  0.092690    1.881693   library hold time
                                              1.881693   data required time
---------------------------------------------------------------------------------------------
                                              1.881693   data required time
                                             -3.783463   data arrival time
---------------------------------------------------------------------------------------------
                                              1.901769   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000482    1.540779 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006643    0.224147    1.257412    2.798190 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.224147    0.000135    2.798326 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.029519    0.886279    0.590724    3.389050 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0601_ (net)
                      0.886279    0.000358    3.389408 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009613    0.331555    0.429788    3.819196 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.331555    0.000134    3.819330 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.819330   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000482    1.540779 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790779   clock uncertainty
                                  0.000000    1.790779   clock reconvergence pessimism
                                  0.122607    1.913386   library hold time
                                              1.913386   data required time
---------------------------------------------------------------------------------------------
                                              1.913386   data required time
                                             -3.819330   data arrival time
---------------------------------------------------------------------------------------------
                                              1.905944   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001017    1.537514 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019333    0.404485    1.405191    2.942705 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.404485    0.000177    2.942882 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.875386    0.644614    3.587496 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.875386    0.000375    3.587870 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003286    0.327931    0.230636    3.818506 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.327931    0.000036    3.818542 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.818542   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000935    1.537431 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787431   clock uncertainty
                                  0.000000    1.787431   clock reconvergence pessimism
                                  0.122564    1.909995   library hold time
                                              1.909995   data required time
---------------------------------------------------------------------------------------------
                                              1.909995   data required time
                                             -3.818542   data arrival time
---------------------------------------------------------------------------------------------
                                              1.908547   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000409    1.546155 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033170    0.605256    1.548215    3.094370 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.605256    0.000662    3.095032 v _2039_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005310    0.339362    0.344508    3.439540 ^ _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.339362    0.000099    3.439639 ^ _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004879    0.439245    0.366218    3.805857 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.439245    0.000098    3.805955 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.805955   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000409    1.546155 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796155   clock uncertainty
                                  0.000000    1.796155   clock reconvergence pessimism
                                  0.091745    1.887900   library hold time
                                              1.887900   data required time
---------------------------------------------------------------------------------------------
                                              1.887900   data required time
                                             -3.805955   data arrival time
---------------------------------------------------------------------------------------------
                                              1.918055   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000981    1.539635 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014861    0.341652    1.355179    2.894814 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.341652    0.000249    2.895064 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.012868    0.726673    0.733561    3.628624 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.726673    0.000209    3.628834 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004739    0.303927    0.234580    3.863414 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.303927    0.000103    3.863517 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.863517   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000981    1.539635 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789635   clock uncertainty
                                  0.000000    1.789635   clock reconvergence pessimism
                                  0.130438    1.920073   library hold time
                                              1.920073   data required time
---------------------------------------------------------------------------------------------
                                              1.920073   data required time
                                             -3.863517   data arrival time
---------------------------------------------------------------------------------------------
                                              1.943444   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000745    1.532615 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021895    0.442156    1.430659    2.963274 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.442156    0.000169    2.963443 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.013184    0.980078    0.671770    3.635214 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.980078    0.000235    3.635448 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003029    0.297527    0.226433    3.861881 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.297527    0.000030    3.861911 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.861911   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000745    1.532615 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.782615   clock uncertainty
                                  0.000000    1.782615   clock reconvergence pessimism
                                  0.130452    1.913067   library hold time
                                              1.913067   data required time
---------------------------------------------------------------------------------------------
                                              1.913067   data required time
                                             -3.861911   data arrival time
---------------------------------------------------------------------------------------------
                                              1.948844   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308203    0.000998    1.551093 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.028606    0.538696    1.504012    3.055105 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.538697    0.000584    3.055689 v _1143_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.023072    0.712298    0.575880    3.631569 ^ _1143_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0560_ (net)
                      0.712298    0.000375    3.631944 ^ _2285_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005487    0.270744    0.275622    3.907566 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.270744    0.000116    3.907682 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.907682   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308203    0.000998    1.551093 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801093   clock uncertainty
                                  0.000000    1.801093   clock reconvergence pessimism
                                  0.144104    1.945197   library hold time
                                              1.945197   data required time
---------------------------------------------------------------------------------------------
                                              1.945197   data required time
                                             -3.907682   data arrival time
---------------------------------------------------------------------------------------------
                                              1.962485   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000559    1.546305 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032630    0.597357    1.542765    3.089071 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.597357    0.000582    3.089652 v _2044_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007542    0.391751    0.389198    3.478851 ^ _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.391751    0.000167    3.479018 ^ _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004730    0.442277    0.370738    3.849756 v _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.442277    0.000098    3.849854 v _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.849854   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000559    1.546305 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796305   clock uncertainty
                                  0.000000    1.796305   clock reconvergence pessimism
                                  0.090834    1.887140   library hold time
                                              1.887140   data required time
---------------------------------------------------------------------------------------------
                                              1.887140   data required time
                                             -3.849854   data arrival time
---------------------------------------------------------------------------------------------
                                              1.962714   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000839    1.541136 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021054    0.430066    1.424562    2.965698 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.430066    0.000397    2.966094 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011567    0.703397    0.557975    3.524069 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.703397    0.000197    3.524266 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004462    0.377997    0.350983    3.875249 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.377997    0.000089    3.875338 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.875338   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000839    1.541136 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791136   clock uncertainty
                                  0.000000    1.791136   clock reconvergence pessimism
                                  0.108655    1.899791   library hold time
                                              1.899791   data required time
---------------------------------------------------------------------------------------------
                                              1.899791   data required time
                                             -3.875338   data arrival time
---------------------------------------------------------------------------------------------
                                              1.975546   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001180    1.551749 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.039323    0.695544    1.612110    3.163859 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.695544    0.000288    3.164147 v _2249_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005798    0.368643    0.375584    3.539731 ^ _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.368643    0.000110    3.539841 ^ _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003419    0.402694    0.342497    3.882338 v _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.402694    0.000036    3.882373 v _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.882373   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001180    1.551749 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801749   clock uncertainty
                                  0.000000    1.801749   clock reconvergence pessimism
                                  0.105002    1.906752   library hold time
                                              1.906752   data required time
---------------------------------------------------------------------------------------------
                                              1.906752   data required time
                                             -3.882373   data arrival time
---------------------------------------------------------------------------------------------
                                              1.975622   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000406    1.540702 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009905    0.395280    1.488168    3.028871 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.395280    0.000081    3.028952 ^ fanout258/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022571    0.696523    0.694551    3.723503 ^ fanout258/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net258 (net)
                      0.696523    0.000309    3.723812 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003003    0.219799    0.219418    3.943229 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.219799    0.000030    3.943260 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.943260   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000406    1.540702 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790703   clock uncertainty
                                  0.000000    1.790703   clock reconvergence pessimism
                                  0.154129    1.944832   library hold time
                                              1.944832   data required time
---------------------------------------------------------------------------------------------
                                              1.944832   data required time
                                             -3.943260   data arrival time
---------------------------------------------------------------------------------------------
                                              1.998428   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001112    1.551681 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.045303    0.787318    1.670487    3.222168 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.787318    0.000536    3.222703 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006019    0.392202    0.401811    3.624514 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.392202    0.000123    3.624637 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003842    0.417426    0.353705    3.978342 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.417426    0.000072    3.978414 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.978414   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001112    1.551681 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801681   clock uncertainty
                                  0.000000    1.801681   clock reconvergence pessimism
                                  0.100577    1.902258   library hold time
                                              1.902258   data required time
---------------------------------------------------------------------------------------------
                                              1.902258   data required time
                                             -3.978414   data arrival time
---------------------------------------------------------------------------------------------
                                              2.076156   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000398    1.541510 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022366    0.448841    1.437829    2.979339 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.448841    0.000495    2.979834 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017964    1.239148    0.816888    3.796722 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      1.239148    0.000198    3.796920 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003647    0.247982    0.242718    4.039638 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.247982    0.000068    4.039706 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.039706   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000398    1.541510 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791510   clock uncertainty
                                  0.000000    1.791510   clock reconvergence pessimism
                                  0.147759    1.939269   library hold time
                                              1.939269   data required time
---------------------------------------------------------------------------------------------
                                              1.939269   data required time
                                             -4.039706   data arrival time
---------------------------------------------------------------------------------------------
                                              2.100437   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000839    1.541136 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021054    0.430066    1.424562    2.965698 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.430066    0.000309    2.966007 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.007956    1.071750    0.767194    3.733201 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      1.071750    0.000115    3.733315 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003076    0.315462    0.289409    4.022725 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.315462    0.000031    4.022756 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.022756   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000676    1.540973 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790973   clock uncertainty
                                  0.000000    1.790973   clock reconvergence pessimism
                                  0.127441    1.918414   library hold time
                                              1.918414   data required time
---------------------------------------------------------------------------------------------
                                              1.918414   data required time
                                             -4.022756   data arrival time
---------------------------------------------------------------------------------------------
                                              2.104342   slack (MET)


Startpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000935    1.537431 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013827    0.337235    1.342920    2.880351 v _2288_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[1] (net)
                      0.337235    0.000100    2.880451 v _1208_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009211    0.405013    0.339697    3.220148 ^ _1208_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0619_ (net)
                      0.405013    0.000097    3.220244 ^ _1214_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    0.386310    0.331800    3.552044 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      0.386310    0.000208    3.552252 v _1216_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004395    0.434020    0.442143    3.994395 ^ _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.434020    0.000052    3.994447 ^ _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.994447   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000720    1.546466 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796466   clock uncertainty
                                  0.000000    1.796466   clock reconvergence pessimism
                                  0.079007    1.875473   library hold time
                                              1.875473   data required time
---------------------------------------------------------------------------------------------
                                              1.875473   data required time
                                             -3.994447   data arrival time
---------------------------------------------------------------------------------------------
                                              2.118975   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000848    1.534389 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004884    0.198502    1.231497    2.765885 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.198502    0.000057    2.765942 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016503    0.505051    0.562756    3.328698 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.505051    0.000293    3.328991 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007037    0.362402    0.352872    3.681863 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.362402    0.000156    3.682019 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003872    0.416451    0.350356    4.032375 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.416451    0.000043    4.032419 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.032419   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000848    1.534389 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.784389   clock uncertainty
                                  0.000000    1.784389   clock reconvergence pessimism
                                  0.095674    1.880062   library hold time
                                              1.880062   data required time
---------------------------------------------------------------------------------------------
                                              1.880062   data required time
                                             -4.032419   data arrival time
---------------------------------------------------------------------------------------------
                                              2.152356   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000561    1.533601 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022585    0.452028    1.438308    2.971908 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.452028    0.000183    2.972091 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017303    1.203296    0.797926    3.770017 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      1.203296    0.000193    3.770210 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005572    0.319684    0.295447    4.065657 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.319684    0.000125    4.065782 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.065782   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000561    1.533601 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783601   clock uncertainty
                                  0.000000    1.783601   clock reconvergence pessimism
                                  0.124462    1.908063   library hold time
                                              1.908063   data required time
---------------------------------------------------------------------------------------------
                                              1.908063   data required time
                                             -4.065782   data arrival time
---------------------------------------------------------------------------------------------
                                              2.157719   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293061    0.001615    1.540320 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023562    0.465953    1.449805    2.990125 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.465953    0.000387    2.990513 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017387    1.207840    0.804202    3.794715 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      1.207840    0.000131    3.794846 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005142    0.304636    0.284947    4.079792 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.304636    0.000106    4.079898 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.079898   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293061    0.001615    1.540320 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790320   clock uncertainty
                                  0.000000    1.790320   clock reconvergence pessimism
                                  0.130688    1.921008   library hold time
                                              1.921008   data required time
---------------------------------------------------------------------------------------------
                                              1.921008   data required time
                                             -4.079898   data arrival time
---------------------------------------------------------------------------------------------
                                              2.158890   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000805    1.546551 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015020    0.343871    1.359076    2.905627 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.343871    0.000191    2.905818 v _1217_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008891    0.396658    0.336334    3.242151 ^ _1217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0626_ (net)
                      0.396658    0.000086    3.242237 ^ _1224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    0.460397    0.384892    3.627129 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.460397    0.000589    3.627718 v _1226_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002985    0.381264    0.423893    4.051611 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.381264    0.000029    4.051641 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.051641   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000736    1.546482 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796482   clock uncertainty
                                  0.000000    1.796482   clock reconvergence pessimism
                                  0.081648    1.878129   library hold time
                                              1.878129   data required time
---------------------------------------------------------------------------------------------
                                              1.878129   data required time
                                             -4.051641   data arrival time
---------------------------------------------------------------------------------------------
                                              2.173512   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000917    1.551486 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.047999    0.828534    1.696200    3.247687 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.828534    0.000358    3.248045 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007590    0.426436    0.447473    3.695518 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.426436    0.000165    3.695683 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004725    0.446896    0.375422    4.071105 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.446896    0.000095    4.071199 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.071199   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000917    1.551486 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801486   clock uncertainty
                                  0.000000    1.801486   clock reconvergence pessimism
                                  0.091724    1.893210   library hold time
                                              1.893210   data required time
---------------------------------------------------------------------------------------------
                                              1.893210   data required time
                                             -4.071199   data arrival time
---------------------------------------------------------------------------------------------
                                              2.177989   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000720    1.546466 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012357    0.306871    1.328866    2.875332 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.306871    0.000151    2.875483 v _1212_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008628    0.259481    0.531265    3.406749 v _1212_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0622_ (net)
                      0.259481    0.000167    3.406915 v _1219_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.675476    0.506806    3.913722 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.675476    0.000178    3.913899 ^ _1221_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004407    0.297884    0.227631    4.141531 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.297884    0.000084    4.141614 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.141614   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000805    1.546551 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.796551   clock uncertainty
                                  0.000000    1.796551   clock reconvergence pessimism
                                  0.134210    1.930761   library hold time
                                              1.930761   data required time
---------------------------------------------------------------------------------------------
                                              1.930761   data required time
                                             -4.141614   data arrival time
---------------------------------------------------------------------------------------------
                                              2.210853   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000515    1.540812 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.039982    1.171943    1.954582    3.495393 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      1.171943    0.000700    3.496093 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.009177    0.378320    0.404241    3.900334 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.378320    0.000298    3.900631 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003014    0.216811    0.200798    4.101430 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.216811    0.000030    4.101460 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.101460   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000515    1.540812 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790812   clock uncertainty
                                  0.000000    1.790812   clock reconvergence pessimism
                                  0.089799    1.880611   library hold time
                                              1.880611   data required time
---------------------------------------------------------------------------------------------
                                              1.880611   data required time
                                             -4.101460   data arrival time
---------------------------------------------------------------------------------------------
                                              2.220850   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000417    1.533456 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014779    0.509316    1.562468    3.095924 ^ _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.509316    0.000132    3.096056 ^ _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.022256    0.739596    0.544136    3.640192 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.739596    0.000183    3.640374 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003082    0.397037    0.442941    4.083315 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.397037    0.000032    4.083347 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.083347   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000417    1.533456 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783456   clock uncertainty
                                  0.000000    1.783456   clock reconvergence pessimism
                                  0.078167    1.861623   library hold time
                                              1.861623   data required time
---------------------------------------------------------------------------------------------
                                              1.861623   data required time
                                             -4.083347   data arrival time
---------------------------------------------------------------------------------------------
                                              2.221724   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001180    1.551749 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.039323    0.695544    1.612110    3.163859 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.695544    0.000721    3.164581 v _1421_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012131    0.922542    0.778538    3.943119 ^ _1421_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0802_ (net)
                      0.922542    0.000110    3.943228 ^ _1423_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004851    0.252531    0.237653    4.180882 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.252531    0.000102    4.180984 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.180984   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001093    1.551663 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801663   clock uncertainty
                                  0.000000    1.801663   clock reconvergence pessimism
                                  0.150112    1.951774   library hold time
                                              1.951774   data required time
---------------------------------------------------------------------------------------------
                                              1.951774   data required time
                                             -4.180984   data arrival time
---------------------------------------------------------------------------------------------
                                              2.229210   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000684    1.541796 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023757    0.468759    1.451844    2.993640 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.468759    0.000446    2.994086 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.023750    1.552423    0.996069    3.990155 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      1.552423    0.000435    3.990590 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002928    0.296101    0.166749    4.157339 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.296101    0.000029    4.157367 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.157367   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000684    1.541796 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791796   clock uncertainty
                                  0.000000    1.791796   clock reconvergence pessimism
                                  0.133304    1.925100   library hold time
                                              1.925100   data required time
---------------------------------------------------------------------------------------------
                                              1.925100   data required time
                                             -4.157367   data arrival time
---------------------------------------------------------------------------------------------
                                              2.232268   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000743    1.537899 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014752    0.508634    1.563126    3.101024 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.508634    0.000204    3.101228 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005895    0.336035    0.275391    3.376619 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.336035    0.000064    3.376683 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.026513    0.833005    0.579498    3.956181 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0755_ (net)
                      0.833005    0.000233    3.956414 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003917    0.243324    0.245341    4.201756 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.243324    0.000071    4.201827 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.201827   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000743    1.537899 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787899   clock uncertainty
                                  0.000000    1.787899   clock reconvergence pessimism
                                  0.148441    1.936340   library hold time
                                              1.936340   data required time
---------------------------------------------------------------------------------------------
                                              1.936340   data required time
                                             -4.201827   data arrival time
---------------------------------------------------------------------------------------------
                                              2.265487   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000981    1.539635 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014861    0.511374    1.565009    3.104644 ^ _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.511374    0.000251    3.104894 ^ _1277_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011597    0.453120    0.356151    3.461046 v _1277_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0677_ (net)
                      0.453120    0.000094    3.461139 v _1285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.014918    0.561495    0.472814    3.933953 ^ _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.561495    0.000310    3.934263 ^ _1287_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005739    0.307976    0.251179    4.185442 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.307976    0.000118    4.185560 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.185560   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001159    1.539813 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789813   clock uncertainty
                                  0.000000    1.789813   clock reconvergence pessimism
                                  0.129222    1.919035   library hold time
                                              1.919035   data required time
---------------------------------------------------------------------------------------------
                                              1.919035   data required time
                                             -4.185560   data arrival time
---------------------------------------------------------------------------------------------
                                              2.266525   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328555    0.000641    1.563752 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010715    0.284081    1.316623    2.880375 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.284081    0.000173    2.880547 v fanout253/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029247    0.554872    0.746012    3.626559 v fanout253/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net253 (net)
                      0.554872    0.000350    3.626909 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007099    0.489089    0.439011    4.065920 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.489089    0.000148    4.066069 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002951    0.232635    0.185494    4.251563 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.232635    0.000029    4.251592 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.251592   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328555    0.000641    1.563752 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.813752   clock uncertainty
                                  0.000000    1.813752   clock reconvergence pessimism
                                  0.159355    1.973107   library hold time
                                              1.973107   data required time
---------------------------------------------------------------------------------------------
                                              1.973107   data required time
                                             -4.251592   data arrival time
---------------------------------------------------------------------------------------------
                                              2.278485   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001279    1.539984 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014674    0.339050    1.353538    2.893523 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.339050    0.000222    2.893745 v fanout250/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024112    0.696977    0.721282    3.615027 v fanout250/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net250 (net)
                      0.696977    0.000285    3.615312 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005200    0.453942    0.431790    4.047101 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.453942    0.000052    4.047154 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002978    0.227559    0.184506    4.231659 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.227559    0.000029    4.231689 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.231689   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001279    1.539984 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789984   clock uncertainty
                                  0.000000    1.789984   clock reconvergence pessimism
                                  0.152701    1.942685   library hold time
                                              1.942685   data required time
---------------------------------------------------------------------------------------------
                                              1.942685   data required time
                                             -4.231689   data arrival time
---------------------------------------------------------------------------------------------
                                              2.289004   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323227    0.001679    1.560819 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013527    0.490783    1.551564    3.112383 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.490783    0.000127    3.112510 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014610    0.532889    0.419254    3.531764 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.532889    0.000158    3.531922 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005331    0.556218    0.464518    3.996441 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.556218    0.000109    3.996550 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002815    0.284922    0.247926    4.244475 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.284922    0.000028    4.244503 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.244503   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323227    0.001679    1.560819 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.810819   clock uncertainty
                                  0.000000    1.810819   clock reconvergence pessimism
                                  0.143056    1.953875   library hold time
                                              1.953875   data required time
---------------------------------------------------------------------------------------------
                                              1.953875   data required time
                                             -4.244503   data arrival time
---------------------------------------------------------------------------------------------
                                              2.290628   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000887    1.532758 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012801    0.313034    1.329861    2.862619 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.313034    0.000192    2.862811 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031353    0.585720    0.777094    3.639905 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.585720    0.000302    3.640207 v _2056_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005796    0.448119    0.417769    4.057976 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.448119    0.000112    4.058088 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003182    0.231420    0.187824    4.245913 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.231420    0.000033    4.245946 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.245946   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000887    1.532758 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.782758   clock uncertainty
                                  0.000000    1.782758   clock reconvergence pessimism
                                  0.149622    1.932380   library hold time
                                              1.932380   data required time
---------------------------------------------------------------------------------------------
                                              1.932380   data required time
                                             -4.245946   data arrival time
---------------------------------------------------------------------------------------------
                                              2.313566   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.294987    1.316493    2.854032 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.294987    0.000096    2.854128 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.659593    0.686943    3.541071 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.659593    0.000382    3.541452 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003546    0.198949    0.731309    4.272761 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.198949    0.000066    4.272827 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.272827   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787539   clock uncertainty
                                  0.000000    1.787539   clock reconvergence pessimism
                                  0.156819    1.944358   library hold time
                                              1.944358   data required time
---------------------------------------------------------------------------------------------
                                              1.944358   data required time
                                             -4.272827   data arrival time
---------------------------------------------------------------------------------------------
                                              2.328469   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000953    1.524861 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020514    0.422328    1.414657    2.939518 v _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.422328    0.000345    2.939863 v _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008390    0.722992    0.522652    3.462515 ^ _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.722992    0.000090    3.462605 ^ _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005078    0.361476    0.276128    3.738733 v _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.361476    0.000052    3.738785 v _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006600    0.572406    0.444659    4.183444 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.572406    0.000152    4.183595 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.183595   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000953    1.524861 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.774861   clock uncertainty
                                  0.000000    1.774861   clock reconvergence pessimism
                                  0.068107    1.842968   library hold time
                                              1.842968   data required time
---------------------------------------------------------------------------------------------
                                              1.842968   data required time
                                             -4.183595   data arrival time
---------------------------------------------------------------------------------------------
                                              2.340627   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000532    1.534073 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029003    0.544499    1.503275    3.037347 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.544500    0.000555    3.037903 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008046    0.588041    0.537131    3.575033 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.588041    0.000078    3.575112 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006855    0.368561    0.303611    3.878723 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.368561    0.000147    3.878870 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003150    0.406503    0.339869    4.218739 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.406503    0.000032    4.218771 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.218771   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000669    1.534210 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.784210   clock uncertainty
                                  0.000000    1.784210   clock reconvergence pessimism
                                  0.077936    1.862146   library hold time
                                              1.862146   data required time
---------------------------------------------------------------------------------------------
                                              1.862146   data required time
                                             -4.218771   data arrival time
---------------------------------------------------------------------------------------------
                                              2.356625   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000843    1.533882 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021899    0.442139    1.431213    2.965096 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.442139    0.000572    2.965668 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.024678    1.602615    1.017045    3.982713 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      1.602615    0.000292    3.983005 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004950    0.334595    0.278592    4.261598 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.334595    0.000099    4.261696 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.261696   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000843    1.533882 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783882   clock uncertainty
                                  0.000000    1.783882   clock reconvergence pessimism
                                  0.119983    1.903865   library hold time
                                              1.903865   data required time
---------------------------------------------------------------------------------------------
                                              1.903865   data required time
                                             -4.261696   data arrival time
---------------------------------------------------------------------------------------------
                                              2.357831   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000731    1.559870 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013797    0.326872    1.350373    2.910243 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.326872    0.000170    2.910414 v fanout243/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025781    0.504779    0.725313    3.635727 v fanout243/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net243 (net)
                      0.504779    0.000227    3.635954 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005231    0.318812    0.316846    3.952800 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.318812    0.000097    3.952897 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003113    0.386554    0.330298    4.283195 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.386554    0.000032    4.283227 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.283227   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000731    1.559870 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.809870   clock uncertainty
                                  0.000000    1.809870   clock reconvergence pessimism
                                  0.112525    1.922395   library hold time
                                              1.922395   data required time
---------------------------------------------------------------------------------------------
                                              1.922395   data required time
                                             -4.283227   data arrival time
---------------------------------------------------------------------------------------------
                                              2.360831   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000348    1.541460 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016660    0.556896    1.593688    3.135148 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.556896    0.000158    3.135306 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011678    0.469157    0.388257    3.523562 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.469157    0.000170    3.523732 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.018359    0.587816    0.481254    4.004986 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.587816    0.000207    4.005193 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005552    0.330352    0.270535    4.275728 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.330352    0.000120    4.275848 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.275848   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000348    1.541460 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.791460   clock uncertainty
                                  0.000000    1.791460   clock reconvergence pessimism
                                  0.123015    1.914475   library hold time
                                              1.914475   data required time
---------------------------------------------------------------------------------------------
                                              1.914475   data required time
                                             -4.275848   data arrival time
---------------------------------------------------------------------------------------------
                                              2.361373   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000373    1.537529 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012396    0.307417    1.327048    2.864577 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.307417    0.000166    2.864743 v fanout245/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029046    0.552017    0.751792    3.616534 v fanout245/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net245 (net)
                      0.552017    0.000176    3.616710 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005410    0.331371    0.333963    3.950674 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.331371    0.000106    3.950779 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002905    0.380648    0.327964    4.278743 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.380648    0.000028    4.278772 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.278772   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000373    1.537529 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787529   clock uncertainty
                                  0.000000    1.787529   clock reconvergence pessimism
                                  0.107189    1.894718   library hold time
                                              1.894718   data required time
---------------------------------------------------------------------------------------------
                                              1.894718   data required time
                                             -4.278772   data arrival time
---------------------------------------------------------------------------------------------
                                              2.384054   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000700    1.559839 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019580    0.408259    1.415858    2.975698 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.408259    0.000272    2.975969 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.014627    1.008021    0.674683    3.650652 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      1.008021    0.000239    3.650891 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004205    0.304058    0.266840    3.917731 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.304058    0.000048    3.917779 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004497    0.195617    0.472697    4.390477 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.195617    0.000084    4.390561 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.390561   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001095    1.551664 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801664   clock uncertainty
                                  0.000000    1.801664   clock reconvergence pessimism
                                  0.162327    1.963992   library hold time
                                              1.963992   data required time
---------------------------------------------------------------------------------------------
                                              1.963992   data required time
                                             -4.390561   data arrival time
---------------------------------------------------------------------------------------------
                                              2.426569   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001091    1.539745 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011354    0.292921    1.315471    2.855216 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.292921    0.000155    2.855371 v fanout252/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032243    0.598622    0.779098    3.634469 v fanout252/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net252 (net)
                      0.598622    0.000434    3.634903 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006562    0.374956    0.369145    4.004048 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.374956    0.000083    4.004131 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002984    0.379420    0.334950    4.339081 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.379420    0.000030    4.339111 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.339111   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001091    1.539745 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789745   clock uncertainty
                                  0.000000    1.789745   clock reconvergence pessimism
                                  0.107760    1.897505   library hold time
                                              1.897505   data required time
---------------------------------------------------------------------------------------------
                                              1.897505   data required time
                                             -4.339111   data arrival time
---------------------------------------------------------------------------------------------
                                              2.441606   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001535    1.540241 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012413    0.307658    1.327957    2.868198 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.307658    0.000115    2.868312 v fanout251/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029818    0.563244    0.759594    3.627906 v fanout251/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net251 (net)
                      0.563244    0.000437    3.628342 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008250    0.402518    0.393670    4.022013 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.402518    0.000191    4.022204 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002782    0.372227    0.334515    4.356719 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.372227    0.000027    4.356746 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.356746   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001535    1.540241 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.790241   clock uncertainty
                                  0.000000    1.790241   clock reconvergence pessimism
                                  0.110383    1.900624   library hold time
                                              1.900624   data required time
---------------------------------------------------------------------------------------------
                                              1.900624   data required time
                                             -4.356746   data arrival time
---------------------------------------------------------------------------------------------
                                              2.456122   slack (MET)


Startpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000762    1.539415 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019898    0.639053    1.643707    3.183122 ^ _2298_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[11] (net)
                      0.639053    0.000296    3.183419 ^ _1266_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.014371    0.547756    0.442578    3.625997 v _1266_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0667_ (net)
                      0.547756    0.000133    3.626130 v _1268_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006756    0.628322    0.510861    4.136991 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.628322    0.000150    4.137141 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002795    0.300338    0.252767    4.389908 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.300338    0.000027    4.389935 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.389935   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000762    1.539415 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789416   clock uncertainty
                                  0.000000    1.789416   clock reconvergence pessimism
                                  0.131516    1.920932   library hold time
                                              1.920932   data required time
---------------------------------------------------------------------------------------------
                                              1.920932   data required time
                                             -4.389935   data arrival time
---------------------------------------------------------------------------------------------
                                              2.469003   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000908    1.542020 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.020074    0.663379    1.647171    3.189191 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.663379    0.000156    3.189347 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.018243    0.596757    0.506576    3.695922 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.596757    0.000253    3.696175 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007045    0.605839    0.505043    4.201218 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.605839    0.000150    4.201368 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003371    0.241589    0.211275    4.412643 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.241589    0.000035    4.412678 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.412678   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000908    1.542020 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.792020   clock uncertainty
                                  0.000000    1.792020   clock reconvergence pessimism
                                  0.149679    1.941699   library hold time
                                              1.941699   data required time
---------------------------------------------------------------------------------------------
                                              1.941699   data required time
                                             -4.412678   data arrival time
---------------------------------------------------------------------------------------------
                                              2.470978   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000743    1.537899 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014752    0.340145    1.353770    2.891668 v _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.340145    0.000160    2.891828 v _1365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013420    0.513022    0.412005    3.303833 ^ _1365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0753_ (net)
                      0.513022    0.000257    3.304090 ^ _1381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008425    0.361396    0.304354    3.608444 v _1381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0768_ (net)
                      0.361396    0.000088    3.608532 v _1382_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006340    0.607073    0.504103    4.112635 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.607073    0.000131    4.112765 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003528    0.311127    0.265950    4.378716 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.311127    0.000038    4.378754 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.378754   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000927    1.524835 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.774835   clock uncertainty
                                  0.000000    1.774835   clock reconvergence pessimism
                                  0.124527    1.899363   library hold time
                                              1.899363   data required time
---------------------------------------------------------------------------------------------
                                              1.899363   data required time
                                             -4.378754   data arrival time
---------------------------------------------------------------------------------------------
                                              2.479391   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000548    1.537704 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012015    0.302053    1.322692    2.860396 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.302053    0.000197    2.860593 v fanout244/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032328    0.599921    0.783104    3.643697 v fanout244/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net244 (net)
                      0.599921    0.000225    3.643922 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007680    0.395891    0.392702    4.036624 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.395891    0.000172    4.036796 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003427    0.404149    0.346171    4.382967 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.404149    0.000065    4.383031 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.383031   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000548    1.537704 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787704   clock uncertainty
                                  0.000000    1.787704   clock reconvergence pessimism
                                  0.100129    1.887833   library hold time
                                              1.887833   data required time
---------------------------------------------------------------------------------------------
                                              1.887833   data required time
                                             -4.383031   data arrival time
---------------------------------------------------------------------------------------------
                                              2.495198   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323226    0.001578    1.560717 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011273    0.291815    1.321790    2.882507 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.291815    0.000152    2.882658 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.021848    0.752031    0.539476    3.422134 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.752031    0.000341    3.422476 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010695    0.392477    0.333337    3.755813 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.392477    0.000239    3.756052 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006263    0.600520    0.450223    4.206275 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.600520    0.000125    4.206400 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003031    0.299240    0.255580    4.461980 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.299240    0.000030    4.462010 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.462010   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323226    0.001578    1.560717 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.810717   clock uncertainty
                                  0.000000    1.810717   clock reconvergence pessimism
                                  0.138754    1.949472   library hold time
                                              1.949472   data required time
---------------------------------------------------------------------------------------------
                                              1.949472   data required time
                                             -4.462010   data arrival time
---------------------------------------------------------------------------------------------
                                              2.512538   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293306    0.001206    1.542318 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013050    0.316486    1.335140    2.877458 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.316486    0.000234    2.877692 v fanout254/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032042    0.595812    0.785239    3.662931 v fanout254/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net254 (net)
                      0.595812    0.000467    3.663398 v _2088_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007735    0.396490    0.392838    4.056236 ^ _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.396490    0.000170    4.056406 ^ _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003806    0.416674    0.353578    4.409983 v _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.416674    0.000073    4.410056 v _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.410056   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293306    0.001206    1.542318 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.792318   clock uncertainty
                                  0.000000    1.792318   clock reconvergence pessimism
                                  0.097083    1.889401   library hold time
                                              1.889401   data required time
---------------------------------------------------------------------------------------------
                                              1.889401   data required time
                                             -4.410056   data arrival time
---------------------------------------------------------------------------------------------
                                              2.520655   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.001187    1.534728 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014161    0.331918    1.346213    2.880941 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.331918    0.000175    2.881116 v fanout249/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036006    0.654105    0.830620    3.711736 v fanout249/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net249 (net)
                      0.654105    0.000416    3.712152 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005830    0.361188    0.366690    4.078842 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.361188    0.000114    4.078956 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003080    0.390137    0.335058    4.414014 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.390137    0.000031    4.414045 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.414045   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.001187    1.534728 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.784728   clock uncertainty
                                  0.000000    1.784728   clock reconvergence pessimism
                                  0.103578    1.888306   library hold time
                                              1.888306   data required time
---------------------------------------------------------------------------------------------
                                              1.888306   data required time
                                             -4.414045   data arrival time
---------------------------------------------------------------------------------------------
                                              2.525739   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000700    1.559839 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019580    0.408259    1.415858    2.975698 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.408259    0.000262    2.975960 v _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006227    0.411337    1.105270    4.081230 v _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.411337    0.000129    4.081359 v _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003000    0.404380    0.342489    4.423848 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.404380    0.000029    4.423877 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.423877   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000700    1.559839 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.809839   clock uncertainty
                                  0.000000    1.809839   clock reconvergence pessimism
                                  0.084645    1.894484   library hold time
                                              1.894484   data required time
---------------------------------------------------------------------------------------------
                                              1.894484   data required time
                                             -4.423877   data arrival time
---------------------------------------------------------------------------------------------
                                              2.529393   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286396    0.001622    1.535163 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017192    0.374108    1.380586    2.915750 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.374108    0.000256    2.916005 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.019654    0.689620    0.528212    3.444217 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.689620    0.000451    3.444668 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009328    0.404408    0.307382    3.752050 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.404408    0.000189    3.752239 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006501    0.613010    0.460870    4.213109 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.613010    0.000142    4.213251 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002965    0.299287    0.255133    4.468384 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.299287    0.000030    4.468414 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.468414   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286396    0.001622    1.535163 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.785163   clock uncertainty
                                  0.000000    1.785163   clock reconvergence pessimism
                                  0.130870    1.916033   library hold time
                                              1.916033   data required time
---------------------------------------------------------------------------------------------
                                              1.916033   data required time
                                             -4.468414   data arrival time
---------------------------------------------------------------------------------------------
                                              2.552381   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000981    1.551550 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.021642    0.438405    1.434253    2.985804 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.438405    0.000295    2.986099 v fanout242/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026342    0.754330    0.782296    3.768395 v fanout242/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net242 (net)
                      0.754330    0.000170    3.768566 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005258    0.367365    0.377170    4.145735 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.367365    0.000099    4.145834 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003339    0.399789    0.340800    4.486635 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.399789    0.000036    4.486671 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.486671   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000981    1.551550 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801550   clock uncertainty
                                  0.000000    1.801550   clock reconvergence pessimism
                                  0.105875    1.907425   library hold time
                                              1.907425   data required time
---------------------------------------------------------------------------------------------
                                              1.907425   data required time
                                             -4.486671   data arrival time
---------------------------------------------------------------------------------------------
                                              2.579246   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.001012    1.542124 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012979    0.315502    1.334386    2.876510 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.315502    0.000191    2.876701 v fanout255/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031450    0.587137    0.778903    3.655604 v fanout255/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net255 (net)
                      0.587137    0.000261    3.655865 v _2081_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.008934    0.564588    0.561714    4.217579 ^ _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.564588    0.000212    4.217792 ^ _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.005156    0.331959    0.283490    4.501281 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.331959    0.000108    4.501390 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.501390   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.001012    1.542124 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.792124   clock uncertainty
                                  0.000000    1.792124   clock reconvergence pessimism
                                  0.122532    1.914656   library hold time
                                              1.914656   data required time
---------------------------------------------------------------------------------------------
                                              1.914656   data required time
                                             -4.501390   data arrival time
---------------------------------------------------------------------------------------------
                                              2.586734   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000865    1.532735 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025438    0.492933    1.466340    2.999074 v _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.492933    0.000439    2.999513 v _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005643    0.360698    1.116872    4.116385 v _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.360698    0.000064    4.116448 v _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003020    0.398924    0.334443    4.450891 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.398924    0.000030    4.450921 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.450921   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000865    1.532735 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.782735   clock uncertainty
                                  0.000000    1.782735   clock reconvergence pessimism
                                  0.077514    1.860249   library hold time
                                              1.860249   data required time
---------------------------------------------------------------------------------------------
                                              1.860249   data required time
                                             -4.450921   data arrival time
---------------------------------------------------------------------------------------------
                                              2.590672   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328557    0.001663    1.564774 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014582    0.337780    1.360455    2.925229 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.337780    0.000179    2.925408 v fanout284/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031659    0.890352    0.839072    3.764480 v fanout284/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net284 (net)
                      0.890352    0.000453    3.764933 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006314    0.411966    0.432801    4.197735 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.411966    0.000131    4.197866 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005975    0.423591    0.334610    4.532476 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.423591    0.000132    4.532608 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.532608   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328557    0.001663    1.564774 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.814774   clock uncertainty
                                  0.000000    1.814774   clock reconvergence pessimism
                                  0.102538    1.917312   library hold time
                                              1.917312   data required time
---------------------------------------------------------------------------------------------
                                              1.917312   data required time
                                             -4.532608   data arrival time
---------------------------------------------------------------------------------------------
                                              2.615296   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000532    1.534073 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029003    0.879799    1.783330    3.317402 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.879799    0.000397    3.317799 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011831    0.472561    0.426918    3.744718 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.472561    0.000178    3.744895 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.012354    0.751332    0.585335    4.330231 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.751332    0.000103    4.330333 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003891    0.257316    0.228298    4.558631 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.257316    0.000075    4.558706 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.558706   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000532    1.534073 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.784073   clock uncertainty
                                  0.000000    1.784073   clock reconvergence pessimism
                                  0.143478    1.927551   library hold time
                                              1.927551   data required time
---------------------------------------------------------------------------------------------
                                              1.927551   data required time
                                             -4.558706   data arrival time
---------------------------------------------------------------------------------------------
                                              2.631155   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000843    1.533882 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021899    0.691785    1.673229    3.207111 ^ _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.691785    0.000385    3.207497 ^ _1350_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005210    0.336476    0.257936    3.465433 v _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0740_ (net)
                      0.336476    0.000095    3.465528 v _1362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009623    0.407169    0.346366    3.811894 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.407169    0.000207    3.812101 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004971    0.301432    0.291409    4.103510 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.301432    0.000103    4.103613 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002824    0.172635    0.477910    4.581523 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.172635    0.000027    4.581550 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.581550   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000778    1.533818 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.783818   clock uncertainty
                                  0.000000    1.783818   clock reconvergence pessimism
                                  0.161064    1.944881   library hold time
                                              1.944881   data required time
---------------------------------------------------------------------------------------------
                                              1.944881   data required time
                                             -4.581550   data arrival time
---------------------------------------------------------------------------------------------
                                              2.636668   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001555    1.535097 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016927    0.370382    1.377527    2.912624 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.370382    0.000320    2.912944 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012683    0.508519    0.409080    3.322024 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.508519    0.000103    3.322126 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010351    0.382045    0.335091    3.657217 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.382045    0.000223    3.657441 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.009903    0.634445    0.675515    4.332956 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.634445    0.000244    4.333200 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003075    0.215209    0.258842    4.592041 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.215209    0.000030    4.592072 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.592072   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293059    0.000277    1.538982 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.788982   clock uncertainty
                                  0.000000    1.788982   clock reconvergence pessimism
                                  0.154964    1.943947   library hold time
                                              1.943947   data required time
---------------------------------------------------------------------------------------------
                                              1.943947   data required time
                                             -4.592072   data arrival time
---------------------------------------------------------------------------------------------
                                              2.648125   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293059    0.000915    1.539621 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017395    0.376942    1.384312    2.923933 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.376942    0.000220    2.924153 v fanout246/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038751    0.694363    0.873335    3.797488 v fanout246/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net246 (net)
                      0.694363    0.000523    3.798011 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007822    0.583767    0.557135    4.355146 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.583767    0.000177    4.355323 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002990    0.263975    0.235941    4.591264 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.263975    0.000031    4.591295 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.591295   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293059    0.000915    1.539621 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.789621   clock uncertainty
                                  0.000000    1.789621   clock reconvergence pessimism
                                  0.142902    1.932522   library hold time
                                              1.932522   data required time
---------------------------------------------------------------------------------------------
                                              1.932522   data required time
                                             -4.591295   data arrival time
---------------------------------------------------------------------------------------------
                                              2.658773   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001555    1.535097 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016927    0.370382    1.377527    2.912624 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.370382    0.000331    2.912955 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.015657    1.114444    0.726439    3.639395 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      1.114444    0.000300    3.639695 ^ fanout233/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024187    0.743066    0.821838    4.461533 ^ fanout233/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net233 (net)
                      0.743066    0.000485    4.462017 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006984    0.368309    0.307674    4.769691 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.368309    0.000180    4.769871 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.769871   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001555    1.535097 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.785097   clock uncertainty
                                  0.000000    1.785097   clock reconvergence pessimism
                                  0.110136    1.895232   library hold time
                                              1.895232   data required time
---------------------------------------------------------------------------------------------
                                              1.895232   data required time
                                             -4.769871   data arrival time
---------------------------------------------------------------------------------------------
                                              2.874639   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.005269    0.132871    0.051714    4.851714 v ref_clk (in)
                                                         ref_clk (net)
                      0.132871    0.000000    4.851714 v input65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.003222    0.186331    0.323589    5.175303 v input65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net65 (net)
                      0.186331    0.000032    5.175334 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002902    0.179980    0.442428    5.617763 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.179980    0.000028    5.617791 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.617791   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001192    1.537689 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.787689   clock uncertainty
                                  0.000000    1.787689   clock reconvergence pessimism
                                  0.160296    1.947985   library hold time
                                              1.947985   data required time
---------------------------------------------------------------------------------------------
                                              1.947985   data required time
                                             -5.617791   data arrival time
---------------------------------------------------------------------------------------------
                                              3.669806   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004523    0.121162    0.044419    4.844419 v rst_n (in)
                                                         rst_n (net)
                      0.121162    0.000000    4.844419 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.239420    0.361447    5.205866 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.239420    0.000070    5.205936 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.861220    0.795653    6.001589 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.861220    0.000250    6.001840 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    0.864014    1.136173    7.138012 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.864019    0.001094    7.139106 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    0.655630    1.001294    8.140401 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.655637    0.001197    8.141598 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028228    0.803452    0.862388    9.003985 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.803456    0.001050    9.005035 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.005035   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000933    1.551028 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.801028   clock uncertainty
                                  0.000000    1.801028   clock reconvergence pessimism
                                 -0.018440    1.782588   library hold time
                                              1.782588   data required time
---------------------------------------------------------------------------------------------
                                              1.782588   data required time
                                             -9.005035   data arrival time
---------------------------------------------------------------------------------------------
                                              7.222447   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001091    1.539745 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011354    0.292921    1.315471    2.855216 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.292921    0.000215    2.855431 v output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073994    0.596094    0.762585    3.618016 v output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.596098    0.000919    3.618934 v debug_dco_word[13] (out)
                                              3.618934   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.618934   data arrival time
---------------------------------------------------------------------------------------------
                                              8.168934   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000548    1.537704 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012015    0.302053    1.322692    2.860396 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.302053    0.000343    2.860739 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074139    0.597086    0.765944    3.626683 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.597091    0.000951    3.627634 v debug_dco_word[22] (out)
                                              3.627634   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.627634   data arrival time
---------------------------------------------------------------------------------------------
                                              8.177634   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000373    1.537529 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012396    0.307417    1.327048    2.864577 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.307417    0.000243    2.864820 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073577    0.593478    0.765079    3.629899 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.593482    0.000877    3.630776 v debug_dco_word[21] (out)
                                              3.630776   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.630776   data arrival time
---------------------------------------------------------------------------------------------
                                              8.180777   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001535    1.540241 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012413    0.307658    1.327957    2.868198 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.307658    0.000216    2.868414 v output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073676    0.594120    0.765595    3.634009 v output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.594124    0.000878    3.634886 v debug_dco_word[14] (out)
                                              3.634886   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.634886   data arrival time
---------------------------------------------------------------------------------------------
                                              8.184886   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328555    0.000641    1.563752 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010715    0.284081    1.316623    2.880375 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.284081    0.000205    2.880579 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073650    0.593807    0.758423    3.639002 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.593811    0.000877    3.639879 v debug_dco_word[11] (out)
                                              3.639879   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.639879   data arrival time
---------------------------------------------------------------------------------------------
                                              8.189879   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.001012    1.542124 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012979    0.315502    1.334386    2.876510 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.315502    0.000274    2.876784 v output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074470    0.599316    0.771452    3.648236 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.599320    0.000955    3.649191 v debug_dco_word[8] (out)
                                              3.649191   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.649191   data arrival time
---------------------------------------------------------------------------------------------
                                              8.199191   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293306    0.001206    1.542318 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013050    0.316486    1.335140    2.877458 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.316486    0.000387    2.877845 v output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075050    0.602564    0.774286    3.652131 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.602570    0.001048    3.653179 v debug_dco_word[9] (out)
                                              3.653179   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.653179   data arrival time
---------------------------------------------------------------------------------------------
                                              8.203178   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.001187    1.534728 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014161    0.331918    1.346213    2.880941 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.331918    0.000334    2.881275 v output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073738    0.594674    0.773151    3.654426 v output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.594677    0.000856    3.655282 v debug_dco_word[17] (out)
                                              3.655282   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.655282   data arrival time
---------------------------------------------------------------------------------------------
                                              8.205282   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001279    1.539984 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014674    0.339050    1.353538    2.893523 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.339050    0.000279    2.893801 v output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074054    0.596757    0.776632    3.670433 v output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.596761    0.000950    3.671383 v debug_dco_word[15] (out)
                                              3.671383   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.671383   data arrival time
---------------------------------------------------------------------------------------------
                                              8.221383   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000731    1.559870 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013797    0.326872    1.350373    2.910243 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.326872    0.000172    2.910415 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075472    0.605071    0.778808    3.689224 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.605086    0.001683    3.690906 v debug_dco_word[26] (out)
                                              3.690906   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.690906   data arrival time
---------------------------------------------------------------------------------------------
                                              8.240906   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293059    0.000915    1.539621 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017395    0.376942    1.384312    2.923933 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.376942    0.000398    2.924331 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073549    0.593724    0.785779    3.710110 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.593728    0.000854    3.710963 v debug_dco_word[19] (out)
                                              3.710963   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.710963   data arrival time
---------------------------------------------------------------------------------------------
                                              8.260963   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000981    1.551550 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.021642    0.438405    1.434253    2.985804 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.438405    0.000849    2.986652 v output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075912    0.608900    0.814597    3.801249 v output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.608906    0.001051    3.802300 v debug_dco_word[29] (out)
                                              3.802300   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.802300   data arrival time
---------------------------------------------------------------------------------------------
                                              8.352301   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000708    1.524617 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026209    0.504038    1.472162    2.996778 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.504038    0.000490    2.997268 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074669    0.601605    0.828849    3.826117 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.601609    0.000858    3.826974 v debug_dco_word[25] (out)
                                              3.826974   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.826974   data arrival time
---------------------------------------------------------------------------------------------
                                              8.376974   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000703    1.546449 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026433    0.507266    1.480389    3.026839 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.507266    0.000507    3.027346 v output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074623    0.601265    0.829113    3.856459 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.601276    0.001476    3.857935 v debug_dco_word[4] (out)
                                              3.857935   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.857935   data arrival time
---------------------------------------------------------------------------------------------
                                              8.407936   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000718    1.537873 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027469    0.522262    1.488615    3.026489 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.522262    0.000556    3.027044 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075319    0.605384    0.836569    3.863614 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.605400    0.001705    3.865319 v debug_dco_word[23] (out)
                                              3.865319   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.865319   data arrival time
---------------------------------------------------------------------------------------------
                                              8.415318   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000782    1.524690 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029436    0.550826    1.504805    3.029495 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.550826    0.000531    3.030026 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074688    0.601997    0.842920    3.872945 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.602001    0.000874    3.873819 v debug_dco_word[24] (out)
                                              3.873819   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.873819   data arrival time
---------------------------------------------------------------------------------------------
                                              8.423819   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001053    1.539707 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028326    0.534706    1.497571    3.037278 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.534706    0.000417    3.037696 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074715    0.602024    0.838119    3.875814 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.602029    0.000990    3.876804 v debug_dco_word[12] (out)
                                              3.876804   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.876804   data arrival time
---------------------------------------------------------------------------------------------
                                              8.426805   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001324    1.534865 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029535    0.552250    1.508665    3.043530 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.552250    0.000509    3.044039 v output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073529    0.594683    0.838160    3.882199 v output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.594687    0.000854    3.883052 v debug_dco_word[16] (out)
                                              3.883052   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.883052   data arrival time
---------------------------------------------------------------------------------------------
                                              8.433052   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308203    0.000998    1.551093 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.028606    0.538696    1.504012    3.055105 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.538699    0.000888    3.055993 v output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073780    0.596215    0.835191    3.891183 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.596219    0.000901    3.892085 v lock_detect (out)
                                              3.892085   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.892085   data arrival time
---------------------------------------------------------------------------------------------
                                              8.442084   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000399    1.533439 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030116    0.560699    1.514238    3.047677 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.560699    0.000528    3.048205 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074140    0.598686    0.843352    3.891557 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.598690    0.000921    3.892478 v debug_dco_word[20] (out)
                                              3.892478   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.892478   data arrival time
---------------------------------------------------------------------------------------------
                                              8.442479   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000350    1.539004 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031033    0.574072    1.524806    3.063810 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.574072    0.000606    3.064416 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074520    0.601299    0.848415    3.912832 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.601304    0.000956    3.913788 v debug_dco_word[10] (out)
                                              3.913788   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.913788   data arrival time
---------------------------------------------------------------------------------------------
                                              8.463788   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000359    1.536856 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033074    0.603871    1.544657    3.081512 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.603873    0.000861    3.082373 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075002    0.604462    0.858297    3.940670 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.604465    0.000759    3.941429 v debug_dco_word[1] (out)
                                              3.941429   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.941429   data arrival time
---------------------------------------------------------------------------------------------
                                              8.491429   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000875    1.560015 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031002    0.573596    1.531646    3.091661 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.573598    0.000825    3.092486 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074477    0.601052    0.848233    3.940718 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.601055    0.000797    3.941515 v debug_dco_word[27] (out)
                                              3.941515   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.941515   data arrival time
---------------------------------------------------------------------------------------------
                                              8.491515   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000559    1.546305 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032630    0.597357    1.542765    3.089071 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.597359    0.001007    3.090077 v output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074783    0.602945    0.855052    3.945130 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.602958    0.001539    3.946668 v debug_dco_word[3] (out)
                                              3.946668   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.946668   data arrival time
---------------------------------------------------------------------------------------------
                                              8.496669   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000409    1.546155 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033170    0.605256    1.548215    3.094370 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.605258    0.000970    3.095340 v output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074295    0.600294    0.855483    3.950823 v output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.600297    0.000749    3.951572 v debug_dco_word[2] (out)
                                              3.951572   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.951572   data arrival time
---------------------------------------------------------------------------------------------
                                              8.501572   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004523    0.121162    0.044419    4.844419 v rst_n (in)
                                                         rst_n (net)
                      0.121162    0.000000    4.844419 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.239420    0.361447    5.205866 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.239420    0.000070    5.205936 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.861220    0.795653    6.001589 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.861220    0.000250    6.001840 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    0.864014    1.136173    7.138012 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.864019    0.001094    7.139106 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    0.655630    1.001294    8.140401 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.655630    0.000271    8.140672 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025701    0.739105    0.823122    8.963794 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.739105    0.000537    8.964331 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036103    0.658250    0.965046    9.929377 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.658255    0.000989    9.930366 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003436    0.187083    0.565984   10.496349 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.187083    0.000037   10.496387 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.496387   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308206    0.002037    1.552132 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.802132   clock uncertainty
                                  0.000000    1.802132   clock reconvergence pessimism
                                  0.163357    1.965489   library hold time
                                              1.965489   data required time
---------------------------------------------------------------------------------------------
                                              1.965489   data required time
                                            -10.496387   data arrival time
---------------------------------------------------------------------------------------------
                                              8.530897   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000875    1.541987 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.037958    0.674853    1.595423    3.137409 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.674853    0.000491    3.137901 v output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074338    0.601470    0.873311    4.011211 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.601473    0.000756    4.011968 v debug_dco_word[7] (out)
                                              4.011968   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.011968   data arrival time
---------------------------------------------------------------------------------------------
                                              8.561968   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001180    1.551749 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.039323    0.695544    1.612110    3.163859 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.695551    0.001600    3.165460 v output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073579    0.596849    0.875083    4.040542 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.596852    0.000839    4.041381 v debug_dco_word[31] (out)
                                              4.041381   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.041381   data arrival time
---------------------------------------------------------------------------------------------
                                              8.591381   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001112    1.551681 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.045303    0.787318    1.670487    3.222168 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.787328    0.001533    3.223701 v output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073774    0.599311    0.899210    4.122911 v output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.599315    0.000856    4.123768 v debug_dco_word[30] (out)
                                              4.123768   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.123768   data arrival time
---------------------------------------------------------------------------------------------
                                              8.673768   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000917    1.551486 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.047999    0.828534    1.696200    3.247687 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.828553    0.002245    3.249932 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075539    0.610559    0.917022    4.166954 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.610573    0.001625    4.168579 v debug_dco_word[28] (out)
                                              4.168579   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.168579   data arrival time
---------------------------------------------------------------------------------------------
                                              8.718579   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000733    1.532604 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012756    0.312411    1.329376    2.861980 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.312411    0.000102    2.862082 v fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026147    0.509971    0.724064    3.586145 v fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.509971    0.000361    3.586506 v output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074470    0.600529    0.829802    4.416308 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.600532    0.000759    4.417068 v debug_dco_word[6] (out)
                                              4.417068   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.417068   data arrival time
---------------------------------------------------------------------------------------------
                                              8.967068   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000887    1.532758 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012801    0.313034    1.329861    2.862619 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.313034    0.000192    2.862811 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031353    0.585720    0.777094    3.639905 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.585720    0.000554    3.640459 v output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074910    0.603524    0.852693    4.493152 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.603536    0.001511    4.494663 v debug_dco_word[5] (out)
                                              4.494663   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.494663   data arrival time
---------------------------------------------------------------------------------------------
                                              9.044664   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.294987    1.316493    2.854032 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.294987    0.000096    2.854128 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.659593    0.686943    3.541071 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.659593    0.000358    3.541428 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006622    0.272979    0.517087    4.058516 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.272979    0.000125    4.058640 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.077020    0.615033    0.769264    4.827904 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.615050    0.001821    4.829725 v debug_dco_word[0] (out)
                                              4.829725   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.829725   data arrival time
---------------------------------------------------------------------------------------------
                                              9.379725   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000848    1.534389 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004884    0.198502    1.231497    2.765885 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.198502    0.000057    2.765942 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016503    0.505051    0.562756    3.328698 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.505051    0.000231    3.328929 v fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028285    0.541777    0.811059    4.139988 v fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.541777    0.000440    4.140428 v output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074489    0.600817    0.839243    4.979671 v output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.600822    0.000957    4.980628 v debug_dco_word[18] (out)
                                              4.980628   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.980628   data arrival time
---------------------------------------------------------------------------------------------
                                              9.530629   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001093    1.551663 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006110    0.216380    1.253970    2.805633 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.216380    0.000126    2.805758 v fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020760    0.610870    0.635706    3.441464 v fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.610870    0.000356    3.441820 v fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022287    0.651589    0.760588    4.202407 v fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.651589    0.000584    4.202992 v fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027244    0.778436    0.846516    5.049508 v fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.778436    0.000658    5.050166 v fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010672    0.371900    0.608689    5.658855 v fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.371900    0.000251    5.659106 v fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020729    0.610629    0.676801    6.335907 v fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.610629    0.000356    6.336264 v output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073427    0.594751    0.852897    7.189161 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.594755    0.000814    7.189975 v pll_out (out)
                                              7.189975   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -7.189975   data arrival time
---------------------------------------------------------------------------------------------
                                             11.739976   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000165   19.970041 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.017562    0.890994    0.519950   20.489992 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.890994    0.000481   20.490475 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.019026    0.473822    0.995859   21.486334 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.473822    0.000336   21.486670 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.019761    1.302994    0.889552   22.376221 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      1.302994    0.000457   22.376677 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024074    0.704682    0.513852   22.890530 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.704682    0.000620   22.891150 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     2    0.017411    1.518880    1.045775   23.936924 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                                         _0552_ (net)
                      1.518880    0.000222   23.937147 ^ _2247_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008320    0.525282    0.302517   24.239664 v _2247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0555_ (net)
                      0.525282    0.000165   24.239828 v _2248_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005786    0.508801    0.688877   24.928705 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.508801    0.000114   24.928820 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003419    0.690329    0.459139   25.387957 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.690329    0.000036   25.387993 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.387993   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004661   24.957460 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108   25.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001180   25.551748 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301748   clock uncertainty
                                  0.000000   25.301748   clock reconvergence pessimism
                                 -0.486306   24.815443   library setup time
                                             24.815443   data required time
---------------------------------------------------------------------------------------------
                                             24.815443   data required time
                                            -25.387993   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.572550   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000087   19.969963 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.009374    0.348972    0.494419   20.464382 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.348972    0.000099   20.464481 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.014657    0.658804    0.346422   20.810904 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.658804    0.000149   20.811052 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016067    1.150800    0.820039   21.631092 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      1.150800    0.000201   21.631292 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.011467    0.798234    0.486327   22.117620 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      0.798234    0.000181   22.117802 v _2180_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011832    0.992505    0.792614   22.910416 ^ _2180_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0497_ (net)
                      0.992505    0.000290   22.910706 ^ _2186_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008157    0.653025    0.512396   23.423101 v _2186_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0502_ (net)
                      0.653025    0.000085   23.423185 v _2187_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005888    0.483752    0.943080   24.366266 v _2187_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0503_ (net)
                      0.483752    0.000117   24.366383 v _2188_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005629    0.777687    0.603684   24.970068 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.777687    0.000062   24.970129 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003051    0.284164    0.190784   25.160913 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.284164    0.000032   25.160946 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.160946   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005164   24.957964 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579192   25.537155 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000718   25.537872 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287874   clock uncertainty
                                  0.000000   25.287874   clock reconvergence pessimism
                                 -0.467640   24.820234   library setup time
                                             24.820234   data required time
---------------------------------------------------------------------------------------------
                                             24.820234   data required time
                                            -25.160946   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.340712   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000165   19.970041 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.017562    0.890994    0.519950   20.489992 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.890994    0.000481   20.490475 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.019026    0.473822    0.995859   21.486334 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.473822    0.000336   21.486670 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.019761    1.302994    0.889552   22.376221 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      1.302994    0.000457   22.376677 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024074    0.704682    0.513852   22.890530 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.704682    0.000620   22.891150 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     2    0.017411    1.518880    1.045775   23.936924 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                                         _0552_ (net)
                      1.518880    0.000185   23.937109 ^ _2244_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005577    0.701707    0.721309   24.658419 ^ _2244_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0553_ (net)
                      0.701707    0.000057   24.658476 ^ _2246_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003842    0.520514    0.396344   25.054819 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.520514    0.000073   25.054892 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.054892   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004661   24.957460 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108   25.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001112   25.551682 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301682   clock uncertainty
                                  0.000000   25.301682   clock reconvergence pessimism
                                 -0.537162   24.764521   library setup time
                                             24.764521   data required time
---------------------------------------------------------------------------------------------
                                             24.764521   data required time
                                            -25.054892   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.290372   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000165   19.970041 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.017562    0.890994    0.519950   20.489992 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.890994    0.000481   20.490475 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.019026    0.473822    0.995859   21.486334 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.473822    0.000336   21.486670 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.019761    1.302994    0.889552   22.376221 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      1.302994    0.000457   22.376677 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024074    0.704682    0.513852   22.890530 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.704682    0.000430   22.890959 v _2236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.010896    0.849870    0.610473   23.501432 ^ _2236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0546_ (net)
                      0.849870    0.000254   23.501686 ^ _2237_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006721    0.729966    0.745981   24.247667 ^ _2237_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0547_ (net)
                      0.729966    0.000139   24.247807 ^ _2239_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003339    0.510544    0.388292   24.636099 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.510544    0.000037   24.636135 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.636135   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004661   24.957460 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108   25.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000981   25.551550 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301550   clock uncertainty
                                  0.000000   25.301550   clock reconvergence pessimism
                                 -0.534029   24.767521   library setup time
                                             24.767521   data required time
---------------------------------------------------------------------------------------------
                                             24.767521   data required time
                                            -24.636135   data arrival time
---------------------------------------------------------------------------------------------
                                              0.131385   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000165   19.970041 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.017562    0.890994    0.519950   20.489992 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.890994    0.000520   20.490513 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.007810    0.654816    0.579666   21.070179 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.654816    0.000169   21.070349 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.016724    0.719307    0.473859   21.544207 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.719307    0.000300   21.544508 v _2209_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011416    0.558797    0.490235   22.034742 ^ _2209_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0522_ (net)
                      0.558797    0.000215   22.034958 ^ _2211_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.011137    0.745147    0.450774   22.485731 v _2211_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0524_ (net)
                      0.745147    0.000162   22.485893 v _2217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009490    0.515405    0.503256   22.989149 ^ _2217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0529_ (net)
                      0.515405    0.000194   22.989342 ^ _2218_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.007469    0.794959    0.790264   23.779606 ^ _2218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0530_ (net)
                      0.794959    0.000163   23.779770 ^ _2220_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003145    0.543041    0.392134   24.171904 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.543041    0.000030   24.171934 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.171934   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983   24.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357   25.559139 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000874   25.560013 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.310015   clock uncertainty
                                  0.000000   25.310015   clock reconvergence pessimism
                                 -0.541445   24.768568   library setup time
                                             24.768568   data required time
---------------------------------------------------------------------------------------------
                                             24.768568   data required time
                                            -24.171934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596634   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000165   19.970041 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.017562    0.890994    0.519950   20.489992 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.890994    0.000481   20.490475 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.019026    0.473822    0.995859   21.486334 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.473822    0.000336   21.486670 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.019761    1.302994    0.889552   22.376221 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      1.302994    0.000457   22.376677 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024074    0.704682    0.513852   22.890530 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.704682    0.000373   22.890902 v _2228_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007470    0.456182    0.455811   23.346714 ^ _2228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0539_ (net)
                      0.456182    0.000158   23.346872 ^ _2230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004725    0.538540    0.375906   23.722776 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.538540    0.000094   23.722872 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             23.722872   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004661   24.957460 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108   25.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000917   25.551485 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301487   clock uncertainty
                                  0.000000   25.301487   clock reconvergence pessimism
                                 -0.542826   24.758659   library setup time
                                             24.758659   data required time
---------------------------------------------------------------------------------------------
                                             24.758659   data required time
                                            -23.722872   data arrival time
---------------------------------------------------------------------------------------------
                                              1.035788   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000087   19.969963 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.009374    0.348972    0.494419   20.464382 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.348972    0.000099   20.464481 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.014657    0.658804    0.346422   20.810904 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.658804    0.000149   20.811052 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016067    1.150800    0.820039   21.631092 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      1.150800    0.000201   21.631292 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.011467    0.798234    0.486327   22.117620 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      0.798234    0.000181   22.117802 v _2180_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011832    0.992505    0.792614   22.910416 ^ _2180_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0497_ (net)
                      0.992505    0.000290   22.910706 ^ _2184_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003427    0.487213    0.352639   23.263344 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.487213    0.000066   23.263411 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             23.263411   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005164   24.957964 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579192   25.537155 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000547   25.537703 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287703   clock uncertainty
                                  0.000000   25.287703   clock reconvergence pessimism
                                 -0.531357   24.756348   library setup time
                                             24.756348   data required time
---------------------------------------------------------------------------------------------
                                             24.756348   data required time
                                            -23.263411   data arrival time
---------------------------------------------------------------------------------------------
                                              1.492937   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000165   19.970041 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.017562    0.890994    0.519950   20.489992 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.890994    0.000520   20.490513 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.007810    0.654816    0.579666   21.070179 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.654816    0.000169   21.070349 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.016724    0.719307    0.473859   21.544207 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.719307    0.000300   21.544508 v _2209_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011416    0.558797    0.490235   22.034742 ^ _2209_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0522_ (net)
                      0.558797    0.000215   22.034958 ^ _2211_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.011137    0.745147    0.450774   22.485731 v _2211_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0524_ (net)
                      0.745147    0.000156   22.485888 v _2212_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006596    0.442562    0.449557   22.935444 ^ _2212_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0525_ (net)
                      0.442562    0.000133   22.935577 ^ _2214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003113    0.469825    0.337906   23.273483 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.469825    0.000032   23.273516 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             23.273516   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983   24.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357   25.559139 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000730   25.559870 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.309870   clock uncertainty
                                  0.000000   25.309870   clock reconvergence pessimism
                                 -0.518423   24.791449   library setup time
                                             24.791449   data required time
---------------------------------------------------------------------------------------------
                                             24.791449   data required time
                                            -23.273516   data arrival time
---------------------------------------------------------------------------------------------
                                              1.517933   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000165   19.970041 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.017562    0.890994    0.519950   20.489992 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.890994    0.000481   20.490475 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.019026    0.473822    0.995859   21.486334 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.473822    0.000165   21.486498 v _2198_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006009    0.502767    0.920203   22.406702 v _2198_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0513_ (net)
                      0.502767    0.000068   22.406769 v _2199_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002908    1.033703    0.803915   23.210684 ^ _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      1.033703    0.000030   23.210714 ^ _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             23.210714   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005203   24.958002 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905   25.523907 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000782   25.524689 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.274691   clock uncertainty
                                  0.000000   25.274691   clock reconvergence pessimism
                                 -0.517102   24.757589   library setup time
                                             24.757589   data required time
---------------------------------------------------------------------------------------------
                                             24.757589   data required time
                                            -23.210714   data arrival time
---------------------------------------------------------------------------------------------
                                              1.546875   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000165   19.970041 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.017562    0.890994    0.519950   20.489992 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.890994    0.000520   20.490513 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.007810    0.654816    0.579666   21.070179 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.654816    0.000169   21.070349 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.016724    0.719307    0.473859   21.544207 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.719307    0.000279   21.544485 v _2204_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005550    0.481677    0.969452   22.513939 v _2204_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0518_ (net)
                      0.481677    0.000057   22.513994 v _2206_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003255    0.683959    0.449381   22.963375 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.683959    0.000034   22.963409 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             22.963409   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005203   24.958002 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905   25.523907 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000709   25.524616 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.274616   clock uncertainty
                                  0.000000   25.274616   clock reconvergence pessimism
                                 -0.494917   24.779701   library setup time
                                             24.779701   data required time
---------------------------------------------------------------------------------------------
                                             24.779701   data required time
                                            -22.963409   data arrival time
---------------------------------------------------------------------------------------------
                                              1.816291   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000087   19.969963 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.009374    0.348972    0.494419   20.464382 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.348972    0.000099   20.464481 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.014657    0.658804    0.346422   20.810904 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.658804    0.000149   20.811052 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016067    1.150800    0.820039   21.631092 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      1.150800    0.000203   21.631294 ^ _2176_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008318    0.824774    0.896263   22.527557 ^ _2176_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0494_ (net)
                      0.824774    0.000187   22.527744 ^ _2178_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002905    0.514282    0.390125   22.917870 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.514282    0.000028   22.917898 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             22.917898   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005164   24.957964 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579192   25.537155 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000373   25.537529 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287529   clock uncertainty
                                  0.000000   25.287529   clock reconvergence pessimism
                                 -0.539851   24.747679   library setup time
                                             24.747679   data required time
---------------------------------------------------------------------------------------------
                                             24.747679   data required time
                                            -22.917898   data arrival time
---------------------------------------------------------------------------------------------
                                              1.829781   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000087   19.969963 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.009374    0.348972    0.494419   20.464382 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.348972    0.000099   20.464481 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.014657    0.658804    0.346422   20.810904 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.658804    0.000153   20.811056 v _2169_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.008004    0.580290    0.764532   21.575588 v _2169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0488_ (net)
                      0.580290    0.000181   21.575769 v _2171_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002849    0.660851    0.453667   22.029436 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.660851    0.000028   22.029465 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             22.029465   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949   24.957748 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291   25.533039 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000398   25.533438 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.283438   clock uncertainty
                                  0.000000   25.283438   clock reconvergence pessimism
                                 -0.490604   24.792833   library setup time
                                             24.792833   data required time
---------------------------------------------------------------------------------------------
                                             24.792833   data required time
                                            -22.029465   data arrival time
---------------------------------------------------------------------------------------------
                                              2.763368   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.340786    1.459196    3.000281 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.340786    0.000140    3.000421 ^ fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.588537    0.621006    3.621426 ^ fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.588537    0.000331    3.621757 ^ fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.469150    0.595286    4.217043 ^ fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.469150    0.000282    4.217326 ^ fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.488444    0.585949    4.803274 ^ fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.488444    0.000179    4.803453 ^ fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.740708    0.738057    5.541510 ^ fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.740708    0.000452    5.541962 ^ fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.402656    0.573924    6.115886 ^ fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.402656    0.000181    6.116066 ^ fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.692946    0.693930    6.809997 ^ fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.692946    0.000135    6.810132 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.324904    0.277092    7.087224 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.324904    0.000113    7.087337 v fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    0.756330    0.895232    7.982569 v fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.756335    0.001066    7.983634 v fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.586288    0.919982    8.903617 v fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.586291    0.000809    8.904426 v fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.442842    0.714677    9.619103 v fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.442843    0.000512    9.619615 v _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.558233    0.429445   10.049060 ^ _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.558233    0.000115   10.049175 ^ fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.899424    0.810436   10.859612 ^ fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.899424    0.000639   10.860250 ^ fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.732362    0.741651   11.601902 ^ fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.732362    0.000693   11.602594 ^ _1821_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.042411    0.657696    0.560963   12.163558 v _1821_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                                         _0187_ (net)
                      0.657698    0.001683   12.165240 v _1862_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    1.460819    0.827726   12.992967 ^ _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      1.460819    0.000508   12.993475 ^ _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    0.756469    0.496975   13.490450 v _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.756469    0.000897   13.491347 v _1939_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.022226    1.566065    1.083693   14.575040 ^ _1939_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0292_ (net)
                      1.566065    0.000581   14.575621 ^ _1953_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.021209    0.752787    1.168846   15.744468 ^ _1953_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0304_ (net)
                      0.752787    0.000441   15.744908 ^ _1975_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     2    0.019127    0.650092    0.386111   16.131020 v _1975_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                                         _0324_ (net)
                      0.650092    0.000535   16.131554 v _1976_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.018769    0.514015    1.055801   17.187355 v _1976_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0325_ (net)
                      0.514015    0.000194   17.187548 v _1988_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     2    0.020645    0.975736    0.711150   17.898699 ^ _1988_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _0335_ (net)
                      0.975736    0.000460   17.899158 ^ _1996_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.012608    0.575811    0.441363   18.340521 v _1996_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0342_ (net)
                      0.575811    0.000361   18.340881 v _1997_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.016963    0.656532    1.091889   19.432770 v _1997_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0343_ (net)
                      0.656532    0.000151   19.432922 v _1998_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008398    0.496728    1.007917   20.440840 v _1998_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0344_ (net)
                      0.496728    0.000190   20.441029 v _2001_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003215    0.668931    0.450751   20.891779 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.668931    0.000034   20.891813 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.891813   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004661   24.957460 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108   25.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001441   25.552010 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.302010   clock uncertainty
                                  0.000000   25.302010   clock reconvergence pessimism
                                 -0.484909   24.817101   library setup time
                                             24.817101   data required time
---------------------------------------------------------------------------------------------
                                             24.817101   data required time
                                            -20.891813   data arrival time
---------------------------------------------------------------------------------------------
                                              3.925287   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000432   14.793897 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.020785    1.500380    1.062029   15.855925 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      1.500380    0.000401   15.856326 ^ _2080_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.010496    0.436585    0.799563   16.655890 ^ _2080_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0411_ (net)
                      0.436585    0.000155   16.656044 ^ _2083_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.019092    0.737390    0.578469   17.234512 v _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.737390    0.000378   17.234892 v _2092_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013711    0.994796    0.786862   18.021753 ^ _2092_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0421_ (net)
                      0.994796    0.000268   18.022022 ^ _2093_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.015374    0.718994    0.429218   18.451239 v _2093_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0422_ (net)
                      0.718994    0.000254   18.451494 v _2099_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009422    0.508402    0.494515   18.946009 ^ _2099_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0427_ (net)
                      0.508402    0.000192   18.946199 ^ _2100_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005870    0.691623    0.697339   19.643539 ^ _2100_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0428_ (net)
                      0.691623    0.000114   19.643652 ^ _2101_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007099    0.558061    0.444023   20.087677 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.558061    0.000149   20.087826 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002951    0.321353    0.330676   20.418501 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.321353    0.000030   20.418531 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.418531   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005567   24.958366 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743   25.563110 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328555    0.000641   25.563751 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.313751   clock uncertainty
                                  0.000000   25.313751   clock reconvergence pessimism
                                 -0.436390   24.877361   library setup time
                                             24.877361   data required time
---------------------------------------------------------------------------------------------
                                             24.877361   data required time
                                            -20.418531   data arrival time
---------------------------------------------------------------------------------------------
                                              4.458830   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000432   14.793897 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.020785    1.500380    1.062029   15.855925 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      1.500380    0.000481   15.856406 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.032555    0.741593    0.550969   16.407375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0433_ (net)
                      0.741593    0.000846   16.408220 v _2109_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011326    0.533454    0.494673   16.902893 ^ _2109_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0436_ (net)
                      0.533454    0.000218   16.903112 ^ _2111_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.019491    0.651475    0.807813   17.710924 ^ _2111_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0438_ (net)
                      0.651475    0.000242   17.711166 ^ _2124_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.016703    0.681114    0.472992   18.184158 v _2124_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0449_ (net)
                      0.681114    0.000355   18.184513 v _2128_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007990    0.752725    0.580986   18.765499 ^ _2128_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0452_ (net)
                      0.752725    0.000078   18.765577 ^ _2129_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.007105    0.790848    0.840631   19.606209 ^ _2129_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0453_ (net)
                      0.790848    0.000153   19.606361 ^ _2130_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005200    0.633538    0.423402   20.029764 v _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.633538    0.000053   20.029816 v _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002978    0.335954    0.349772   20.379589 ^ _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.335954    0.000030   20.379618 ^ _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.379618   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468   24.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437   25.538704 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001279   25.539984 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.289984   clock uncertainty
                                  0.000000   25.289984   clock reconvergence pessimism
                                 -0.446912   24.843073   library setup time
                                             24.843073   data required time
---------------------------------------------------------------------------------------------
                                             24.843073   data required time
                                            -20.379618   data arrival time
---------------------------------------------------------------------------------------------
                                              4.463454   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000432   14.793897 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.020785    1.500380    1.062029   15.855925 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      1.500380    0.000481   15.856406 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.032555    0.741593    0.550969   16.407375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0433_ (net)
                      0.741593    0.001068   16.408443 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_4)
     2    0.021394    1.313061    0.925365   17.333807 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_4)
                                                         _0459_ (net)
                      1.313061    0.000584   17.334393 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.041570    0.891191    0.683952   18.018345 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0460_ (net)
                      0.891191    0.000417   18.018763 v _2155_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014665    1.078261    0.862594   18.881355 ^ _2155_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0476_ (net)
                      1.078261    0.000140   18.881496 ^ _2159_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007891    0.549895    0.300677   19.182173 v _2159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0479_ (net)
                      0.549895    0.000080   19.182253 v _2161_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006088    0.420346    0.774021   19.956274 v _2161_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0481_ (net)
                      0.420346    0.000119   19.956392 v _2163_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002990    0.502531    0.379927   20.336319 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.502531    0.000030   20.336349 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.336349   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468   24.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437   25.538704 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293059    0.000915   25.539619 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.289619   clock uncertainty
                                  0.000000   25.289619   clock reconvergence pessimism
                                 -0.473114   24.816505   library setup time
                                             24.816505   data required time
---------------------------------------------------------------------------------------------
                                             24.816505   data required time
                                            -20.336349   data arrival time
---------------------------------------------------------------------------------------------
                                              4.480155   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000432   14.793897 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.020785    1.500380    1.062029   15.855925 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      1.500380    0.000481   15.856406 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.032555    0.741593    0.550969   16.407375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0433_ (net)
                      0.741593    0.001068   16.408443 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_4)
     2    0.021394    1.313061    0.925365   17.333807 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_4)
                                                         _0459_ (net)
                      1.313061    0.000584   17.334393 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.041570    0.891191    0.683952   18.018345 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0460_ (net)
                      0.891191    0.000417   18.018763 v _2155_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014665    1.078261    0.862594   18.881355 ^ _2155_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0476_ (net)
                      1.078261    0.000142   18.881498 ^ _2156_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.009387    0.883354    0.837135   19.718632 ^ _2156_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0477_ (net)
                      0.883354    0.000227   19.718861 ^ _2158_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003872    0.558206    0.421787   20.140648 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.558206    0.000043   20.140690 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.140690   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004611   24.957411 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129   25.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000847   25.534388 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.284389   clock uncertainty
                                  0.000000   25.284389   clock reconvergence pessimism
                                 -0.554428   24.729961   library setup time
                                             24.729961   data required time
---------------------------------------------------------------------------------------------
                                             24.729961   data required time
                                            -20.140690   data arrival time
---------------------------------------------------------------------------------------------
                                              4.589272   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000432   14.793897 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.020785    1.500380    1.062029   15.855925 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      1.500380    0.000481   15.856406 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.032555    0.741593    0.550969   16.407375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0433_ (net)
                      0.741593    0.001068   16.408443 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_4)
     2    0.021394    1.313061    0.925365   17.333807 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_4)
                                                         _0459_ (net)
                      1.313061    0.000584   17.334393 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.041570    0.891191    0.683952   18.018345 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0460_ (net)
                      0.891191    0.000323   18.018667 v _2144_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008227    0.521481    0.522446   18.541115 ^ _2144_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0466_ (net)
                      0.521481    0.000085   18.541199 ^ _2145_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005921    0.696402    0.700805   19.242004 ^ _2145_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0467_ (net)
                      0.696402    0.000115   19.242119 ^ _2147_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003080    0.495313    0.377831   19.619951 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.495313    0.000030   19.619982 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.619982   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004611   24.957411 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129   25.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.001187   25.534727 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.284727   clock uncertainty
                                  0.000000   25.284727   clock reconvergence pessimism
                                 -0.534696   24.750032   library setup time
                                             24.750032   data required time
---------------------------------------------------------------------------------------------
                                             24.750032   data required time
                                            -19.619982   data arrival time
---------------------------------------------------------------------------------------------
                                              5.130051   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.340786    1.459196    3.000281 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.340786    0.000140    3.000421 ^ fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.588537    0.621006    3.621426 ^ fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.588537    0.000331    3.621757 ^ fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.469150    0.595286    4.217043 ^ fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.469150    0.000282    4.217326 ^ fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.488444    0.585949    4.803274 ^ fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.488444    0.000179    4.803453 ^ fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.740708    0.738057    5.541510 ^ fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.740708    0.000452    5.541962 ^ fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.402656    0.573924    6.115886 ^ fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.402656    0.000181    6.116066 ^ fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.692946    0.693930    6.809997 ^ fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.692946    0.000135    6.810132 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.324904    0.277092    7.087224 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.324904    0.000113    7.087337 v fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    0.756330    0.895232    7.982569 v fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.756335    0.001066    7.983634 v fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.586288    0.919982    8.903617 v fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.586291    0.000809    8.904426 v fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.442842    0.714677    9.619103 v fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.442843    0.000512    9.619615 v _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.558233    0.429445   10.049060 ^ _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.558233    0.000115   10.049175 ^ fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.899424    0.810436   10.859612 ^ fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.899424    0.000639   10.860250 ^ fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.732362    0.741651   11.601902 ^ fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.732362    0.000693   11.602594 ^ _1821_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.042411    0.657696    0.560963   12.163558 v _1821_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                                         _0187_ (net)
                      0.657698    0.001683   12.165240 v _1862_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    1.460819    0.827726   12.992967 ^ _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      1.460819    0.000508   12.993475 ^ _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    0.756469    0.496975   13.490450 v _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.756469    0.000897   13.491347 v _1939_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.022226    1.566065    1.083693   14.575040 ^ _1939_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0292_ (net)
                      1.566065    0.000581   14.575621 ^ _1953_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.021209    0.752787    1.168846   15.744468 ^ _1953_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0304_ (net)
                      0.752787    0.000441   15.744908 ^ _1975_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     2    0.019127    0.650092    0.386111   16.131020 v _1975_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                                         _0324_ (net)
                      0.650092    0.000535   16.131554 v _1976_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.018769    0.514015    1.055801   17.187355 v _1976_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0325_ (net)
                      0.514015    0.000194   17.187548 v _1988_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     2    0.020645    0.975736    0.711150   17.898699 ^ _1988_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _0335_ (net)
                      0.975736    0.000554   17.899252 ^ _1991_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     3    0.019491    1.452931    1.224413   19.123665 ^ _1991_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0338_ (net)
                      1.452931    0.000291   19.123957 ^ _1992_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005456    0.453236    0.239906   19.363863 v _1992_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0339_ (net)
                      0.453236    0.000059   19.363920 v _1995_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003095    0.435210    0.308063   19.671984 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.435210    0.000030   19.672014 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.672014   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004661   24.957460 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108   25.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001478   25.552046 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.302048   clock uncertainty
                                  0.000000   25.302048   clock reconvergence pessimism
                                 -0.458300   24.843748   library setup time
                                             24.843748   data required time
---------------------------------------------------------------------------------------------
                                             24.843748   data required time
                                            -19.672014   data arrival time
---------------------------------------------------------------------------------------------
                                              5.171733   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000432   14.793897 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.020785    1.500380    1.062029   15.855925 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      1.500380    0.000481   15.856406 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.032555    0.741593    0.550969   16.407375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0433_ (net)
                      0.741593    0.001068   16.408443 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_4)
     2    0.021394    1.313061    0.925365   17.333807 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_4)
                                                         _0459_ (net)
                      1.313061    0.000584   17.334393 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.041570    0.891191    0.683952   18.018345 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0460_ (net)
                      0.891191    0.000318   18.018663 v _2140_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.007458    1.402267    1.060613   19.079275 ^ _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      1.402267    0.000165   19.079441 ^ _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003089    0.626755    0.445160   19.524601 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.626755    0.000032   19.524633 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.524633   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004611   24.957411 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129   25.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001323   25.534864 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.284864   clock uncertainty
                                  0.000000   25.284864   clock reconvergence pessimism
                                 -0.579052   24.705812   library setup time
                                             24.705812   data required time
---------------------------------------------------------------------------------------------
                                             24.705812   data required time
                                            -19.524633   data arrival time
---------------------------------------------------------------------------------------------
                                              5.181180   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000432   14.793897 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.020785    1.500380    1.062029   15.855925 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      1.500380    0.000481   15.856406 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.032555    0.741593    0.550969   16.407375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0433_ (net)
                      0.741593    0.000846   16.408220 v _2109_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011326    0.533454    0.494673   16.902893 ^ _2109_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0436_ (net)
                      0.533454    0.000218   16.903112 ^ _2111_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.019491    0.651475    0.807813   17.710924 ^ _2111_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0438_ (net)
                      0.651475    0.000153   17.711077 ^ _2114_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.009259    0.548389    0.470855   18.181932 v _2114_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0440_ (net)
                      0.548389    0.000188   18.182121 v _2118_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006370    0.460005    0.940194   19.122314 v _2118_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0444_ (net)
                      0.460005    0.000071   19.122387 v _2120_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002984    0.697531    0.437211   19.559597 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.697531    0.000030   19.559628 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.559628   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005983   24.958782 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870   25.538652 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001091   25.539743 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.289743   clock uncertainty
                                  0.000000   25.289743   clock reconvergence pessimism
                                 -0.491551   24.798195   library setup time
                                             24.798195   data required time
---------------------------------------------------------------------------------------------
                                             24.798195   data required time
                                            -19.559628   data arrival time
---------------------------------------------------------------------------------------------
                                              5.238567   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000432   14.793897 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.020785    1.500380    1.062029   15.855925 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      1.500380    0.000481   15.856406 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.032555    0.741593    0.550969   16.407375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0433_ (net)
                      0.741593    0.000846   16.408220 v _2109_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011326    0.533454    0.494673   16.902893 ^ _2109_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0436_ (net)
                      0.533454    0.000218   16.903112 ^ _2111_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.019491    0.651475    0.807813   17.710924 ^ _2111_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0438_ (net)
                      0.651475    0.000242   17.711166 ^ _2124_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.016703    0.681114    0.472992   18.184158 v _2124_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0449_ (net)
                      0.681114    0.000359   18.184517 v _2125_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005488    0.646192    0.728996   18.913513 v _2125_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0450_ (net)
                      0.646192    0.000057   18.913570 v _2127_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002782    0.654841    0.462229   19.375799 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.654841    0.000027   19.375826 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.375826   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468   24.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437   25.538704 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001535   25.540239 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.290239   clock uncertainty
                                  0.000000   25.290239   clock reconvergence pessimism
                                 -0.488280   24.801960   library setup time
                                             24.801960   data required time
---------------------------------------------------------------------------------------------
                                             24.801960   data required time
                                            -19.375826   data arrival time
---------------------------------------------------------------------------------------------
                                              5.426135   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000432   14.793897 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.020785    1.500380    1.062029   15.855925 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      1.500380    0.000401   15.856326 ^ _2080_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.010496    0.436585    0.799563   16.655890 ^ _2080_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0411_ (net)
                      0.436585    0.000155   16.656044 ^ _2083_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.019092    0.737390    0.578469   17.234512 v _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.737390    0.000378   17.234892 v _2092_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013711    0.994796    0.786862   18.021753 ^ _2092_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0421_ (net)
                      0.994796    0.000268   18.022022 ^ _2093_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.015374    0.718994    0.429218   18.451239 v _2093_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0422_ (net)
                      0.718994    0.000284   18.451523 v _2095_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008710    0.490536    0.482132   18.933655 ^ _2095_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0424_ (net)
                      0.490536    0.000201   18.933855 ^ _2097_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004439    0.519780    0.376522   19.310377 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.519780    0.000092   19.310471 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.310471   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005983   24.958782 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870   25.538652 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000350   25.539003 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.289003   clock uncertainty
                                  0.000000   25.289003   clock reconvergence pessimism
                                 -0.541364   24.747639   library setup time
                                             24.747639   data required time
---------------------------------------------------------------------------------------------
                                             24.747639   data required time
                                            -19.310471   data arrival time
---------------------------------------------------------------------------------------------
                                              5.437169   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.340786    1.459196    3.000281 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.340786    0.000140    3.000421 ^ fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.588537    0.621006    3.621426 ^ fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.588537    0.000331    3.621757 ^ fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.469150    0.595286    4.217043 ^ fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.469150    0.000282    4.217326 ^ fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.488444    0.585949    4.803274 ^ fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.488444    0.000179    4.803453 ^ fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.740708    0.738057    5.541510 ^ fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.740708    0.000452    5.541962 ^ fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.402656    0.573924    6.115886 ^ fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.402656    0.000181    6.116066 ^ fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.692946    0.693930    6.809997 ^ fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.692946    0.000135    6.810132 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.324904    0.277092    7.087224 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.324904    0.000113    7.087337 v fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    0.756330    0.895232    7.982569 v fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.756335    0.001066    7.983634 v fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.586288    0.919982    8.903617 v fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.586291    0.000809    8.904426 v fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.442842    0.714677    9.619103 v fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.442843    0.000512    9.619615 v _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.558233    0.429445   10.049060 ^ _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.558233    0.000115   10.049175 ^ fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.899424    0.810436   10.859612 ^ fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.899424    0.000639   10.860250 ^ fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.732362    0.741651   11.601902 ^ fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.732362    0.000693   11.602594 ^ _1821_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.042411    0.657696    0.560963   12.163558 v _1821_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                                         _0187_ (net)
                      0.657698    0.001683   12.165240 v _1862_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    1.460819    0.827726   12.992967 ^ _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      1.460819    0.000508   12.993475 ^ _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    0.756469    0.496975   13.490450 v _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.756469    0.000897   13.491347 v _1939_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.022226    1.566065    1.083693   14.575040 ^ _1939_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0292_ (net)
                      1.566065    0.000581   14.575621 ^ _1953_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.021209    0.752787    1.168846   15.744468 ^ _1953_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0304_ (net)
                      0.752787    0.000441   15.744908 ^ _1975_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     2    0.019127    0.650092    0.386111   16.131020 v _1975_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                                         _0324_ (net)
                      0.650092    0.000535   16.131554 v _1976_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.018769    0.514015    1.055801   17.187355 v _1976_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0325_ (net)
                      0.514015    0.000293   17.187647 v _1981_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.011163    0.518081    0.462581   17.650229 ^ _1981_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0329_ (net)
                      0.518081    0.000252   17.650480 ^ _1984_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016850    1.288004    1.112950   18.763430 ^ _1984_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0332_ (net)
                      1.288004    0.000252   18.763683 ^ _1987_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003206    0.615879    0.445906   19.209589 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.615879    0.000034   19.209623 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.209623   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004356   24.957155 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236   25.538391 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000632   25.539024 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.289024   clock uncertainty
                                  0.000000   25.289024   clock reconvergence pessimism
                                 -0.573756   24.715269   library setup time
                                             24.715269   data required time
---------------------------------------------------------------------------------------------
                                             24.715269   data required time
                                            -19.209623   data arrival time
---------------------------------------------------------------------------------------------
                                              5.505646   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000432   14.793897 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.020785    1.500380    1.062029   15.855925 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      1.500380    0.000401   15.856326 ^ _2080_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.010496    0.436585    0.799563   16.655890 ^ _2080_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0411_ (net)
                      0.436585    0.000155   16.656044 ^ _2083_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.019092    0.737390    0.578469   17.234512 v _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.737390    0.000293   17.234806 v _2087_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008639    0.572131    1.018512   18.253317 v _2087_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0417_ (net)
                      0.572131    0.000197   18.253515 v _2089_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003806    0.708135    0.481975   18.735491 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.708135    0.000073   18.735563 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             18.735563   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006549   24.959349 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762   25.541111 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293306    0.001206   25.542318 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.292318   clock uncertainty
                                  0.000000   25.292318   clock reconvergence pessimism
                                 -0.491653   24.800665   library setup time
                                             24.800665   data required time
---------------------------------------------------------------------------------------------
                                             24.800665   data required time
                                            -18.735563   data arrival time
---------------------------------------------------------------------------------------------
                                              6.065103   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.340786    1.459196    3.000281 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.340786    0.000140    3.000421 ^ fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.588537    0.621006    3.621426 ^ fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.588537    0.000331    3.621757 ^ fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.469150    0.595286    4.217043 ^ fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.469150    0.000282    4.217326 ^ fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.488444    0.585949    4.803274 ^ fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.488444    0.000179    4.803453 ^ fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.740708    0.738057    5.541510 ^ fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.740708    0.000452    5.541962 ^ fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.402656    0.573924    6.115886 ^ fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.402656    0.000181    6.116066 ^ fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.692946    0.693930    6.809997 ^ fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.692946    0.000135    6.810132 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.324904    0.277092    7.087224 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.324904    0.000113    7.087337 v fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    0.756330    0.895232    7.982569 v fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.756335    0.001066    7.983634 v fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.586288    0.919982    8.903617 v fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.586291    0.000809    8.904426 v fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.442842    0.714677    9.619103 v fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.442843    0.000512    9.619615 v _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.558233    0.429445   10.049060 ^ _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.558233    0.000115   10.049175 ^ fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.899424    0.810436   10.859612 ^ fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.899424    0.000639   10.860250 ^ fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.732362    0.741651   11.601902 ^ fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.732362    0.000693   11.602594 ^ _1821_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.042411    0.657696    0.560963   12.163558 v _1821_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                                         _0187_ (net)
                      0.657698    0.001683   12.165240 v _1862_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    1.460819    0.827726   12.992967 ^ _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      1.460819    0.000508   12.993475 ^ _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    0.756469    0.496975   13.490450 v _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.756469    0.000897   13.491347 v _1939_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.022226    1.566065    1.083693   14.575040 ^ _1939_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0292_ (net)
                      1.566065    0.000581   14.575621 ^ _1953_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.021209    0.752787    1.168846   15.744468 ^ _1953_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0304_ (net)
                      0.752787    0.000428   15.744896 ^ _1957_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.008936    0.532867    0.352788   16.097683 v _1957_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0308_ (net)
                      0.532867    0.000137   16.097820 v _1964_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.015705    0.639515    0.544295   16.642117 ^ _1964_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0314_ (net)
                      0.639515    0.000293   16.642408 ^ _1967_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.015447    1.215484    1.081931   17.724340 ^ _1967_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0317_ (net)
                      1.215484    0.000268   17.724607 ^ _1969_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007559    0.700433    0.519455   18.244062 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.700433    0.000171   18.244234 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004103    0.374329    0.388319   18.632551 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.374329    0.000076   18.632627 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             18.632627   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983   24.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357   25.559139 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000613   25.559752 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.309753   clock uncertainty
                                  0.000000   25.309753   clock reconvergence pessimism
                                 -0.445851   24.863901   library setup time
                                             24.863901   data required time
---------------------------------------------------------------------------------------------
                                             24.863901   data required time
                                            -18.632627   data arrival time
---------------------------------------------------------------------------------------------
                                              6.231274   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000897   14.147190 ^ _1939_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.022226    0.697081    0.459328   14.606518 v _1939_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0292_ (net)
                      0.697081    0.000581   14.607099 v _1953_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.021209    0.503156    0.960694   15.567793 v _1953_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0304_ (net)
                      0.503156    0.000455   15.568248 v _1958_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.004847    0.415024    1.139076   16.707323 v _1958_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0309_ (net)
                      0.415024    0.000099   16.707424 v _1959_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.026124    0.515394    0.793818   17.501242 v _1959_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0310_ (net)
                      0.515399    0.000874   17.502115 v _1960_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005073    0.366501    0.356863   17.858978 ^ _1960_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0311_ (net)
                      0.366501    0.000052   17.859030 ^ _1963_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004406    0.376033    0.280673   18.139704 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.376033    0.000087   18.139791 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             18.139791   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983   24.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357   25.559139 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323226    0.001275   25.560415 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.310415   clock uncertainty
                                  0.000000   25.310415   clock reconvergence pessimism
                                 -0.488931   24.821484   library setup time
                                             24.821484   data required time
---------------------------------------------------------------------------------------------
                                             24.821484   data required time
                                            -18.139791   data arrival time
---------------------------------------------------------------------------------------------
                                              6.681694   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000432   14.793897 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.020785    1.500380    1.062029   15.855925 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      1.500380    0.000481   15.856406 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.032555    0.741593    0.550969   16.407375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0433_ (net)
                      0.741593    0.000846   16.408220 v _2109_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011326    0.533454    0.494673   16.902893 ^ _2109_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0436_ (net)
                      0.533454    0.000218   16.903112 ^ _2111_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.019491    0.651475    0.807813   17.710924 ^ _2111_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0438_ (net)
                      0.651475    0.000240   17.711164 ^ _2113_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002913    0.452103    0.328265   18.039431 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.452103    0.000030   18.039461 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             18.039461   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005983   24.958782 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870   25.538652 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001053   25.539705 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.289707   clock uncertainty
                                  0.000000   25.289707   clock reconvergence pessimism
                                 -0.520126   24.769581   library setup time
                                             24.769581   data required time
---------------------------------------------------------------------------------------------
                                             24.769581   data required time
                                            -18.039461   data arrival time
---------------------------------------------------------------------------------------------
                                              6.730121   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000897   14.147190 ^ _1939_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.022226    0.697081    0.459328   14.606518 v _1939_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0292_ (net)
                      0.697081    0.000581   14.607099 v _1953_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.021209    0.503156    0.960694   15.567793 v _1953_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0304_ (net)
                      0.503156    0.000441   15.568233 v _1975_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     2    0.019127    1.468791    0.803594   16.371826 ^ _1975_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                                         _0324_ (net)
                      1.468791    0.000485   16.372313 ^ _1977_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     4    0.033386    0.450775    1.107205   17.479517 v _1977_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                                         _0326_ (net)
                      0.450775    0.000398   17.479916 v _1980_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003324    0.697247    0.446148   17.926064 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.697247    0.000036   17.926098 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             17.926098   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004356   24.957155 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236   25.538391 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000510   25.538902 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.288902   clock uncertainty
                                  0.000000   25.288902   clock reconvergence pessimism
                                 -0.491128   24.797775   library setup time
                                             24.797775   data required time
---------------------------------------------------------------------------------------------
                                             24.797775   data required time
                                            -17.926098   data arrival time
---------------------------------------------------------------------------------------------
                                              6.871677   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000863   14.147157 ^ _1901_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.020116    0.646588    0.418956   14.566113 v _1901_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0258_ (net)
                      0.646588    0.000282   14.566394 v _1914_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.016122    0.868887    0.671327   15.237720 ^ _1914_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0269_ (net)
                      0.868887    0.000401   15.238122 ^ _1919_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010346    0.590024    0.343316   15.581439 v _1919_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0274_ (net)
                      0.590024    0.000218   15.581657 v _1927_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     2    0.010170    0.530412    1.338989   16.920647 v _1927_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0281_ (net)
                      0.530412    0.000092   16.920738 v _1928_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.016573    0.662385    0.557929   17.478668 ^ _1928_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0282_ (net)
                      0.662385    0.000282   17.478951 ^ _1931_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003817    0.514693    0.390436   17.869387 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.514693    0.000069   17.869455 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             17.869455   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005164   24.957964 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579192   25.537155 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000687   25.537844 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287844   clock uncertainty
                                  0.000000   25.287844   clock reconvergence pessimism
                                 -0.539980   24.747864   library setup time
                                             24.747864   data required time
---------------------------------------------------------------------------------------------
                                             24.747864   data required time
                                            -17.869455   data arrival time
---------------------------------------------------------------------------------------------
                                              6.878407   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000367   14.793832 v _2060_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011704    0.534849    0.517843   15.311674 ^ _2060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0393_ (net)
                      0.534849    0.000195   15.311870 ^ _2065_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011523    0.443596    0.359076   15.670946 v _2065_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0398_ (net)
                      0.443596    0.000167   15.671113 v _2071_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008797    0.448150    0.400149   16.071262 ^ _2071_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0403_ (net)
                      0.448150    0.000185   16.071447 ^ _2072_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006616    0.766054    0.799407   16.870853 ^ _2072_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0404_ (net)
                      0.766054    0.000137   16.870991 ^ _2073_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007152    0.578386    0.455692   17.326683 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.578386    0.000151   17.326834 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004019    0.349034    0.355827   17.682661 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.349034    0.000078   17.682739 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             17.682739   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006549   24.959349 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762   25.541111 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000874   25.541985 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.291986   clock uncertainty
                                  0.000000   25.291986   clock reconvergence pessimism
                                 -0.448912   24.843075   library setup time
                                             24.843075   data required time
---------------------------------------------------------------------------------------------
                                             24.843075   data required time
                                            -17.682739   data arrival time
---------------------------------------------------------------------------------------------
                                              7.160335   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000863   14.147157 ^ _1901_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.020116    0.646588    0.418956   14.566113 v _1901_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0258_ (net)
                      0.646588    0.000282   14.566394 v _1914_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.016122    0.868887    0.671327   15.237720 ^ _1914_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0269_ (net)
                      0.868887    0.000394   15.238115 ^ _1915_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008616    0.538990    0.302880   15.540995 v _1915_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0270_ (net)
                      0.538990    0.000163   15.541158 v _1920_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.027382    0.920831    1.202450   16.743608 v _1920_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0275_ (net)
                      0.920831    0.000611   16.744219 v _1921_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005307    0.446490    0.469774   17.213993 ^ _1921_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0276_ (net)
                      0.446490    0.000101   17.214094 ^ _1924_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003426    0.351311    0.270356   17.484449 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.351311    0.000064   17.484514 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             17.484514   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949   24.957748 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291   25.533039 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000766   25.533806 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.283806   clock uncertainty
                                  0.000000   25.283806   clock reconvergence pessimism
                                 -0.489816   24.793989   library setup time
                                             24.793989   data required time
---------------------------------------------------------------------------------------------
                                             24.793989   data required time
                                            -17.484514   data arrival time
---------------------------------------------------------------------------------------------
                                              7.309476   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000897   14.147190 ^ _1939_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.022226    0.697081    0.459328   14.606518 v _1939_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0292_ (net)
                      0.697081    0.000616   14.607135 v _1940_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006766    0.436760    0.439852   15.046987 ^ _1940_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0293_ (net)
                      0.436760    0.000140   15.047127 ^ _1945_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010436    0.418621    0.309273   15.356400 v _1945_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0297_ (net)
                      0.418621    0.000243   15.356643 v _1948_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.025457    0.831430    1.156083   16.512726 v _1948_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0300_ (net)
                      0.831430    0.000327   16.513052 v _1949_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005432    0.436303    0.448960   16.962013 ^ _1949_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0301_ (net)
                      0.436303    0.000057   16.962070 ^ _1952_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003215    0.346338    0.263995   17.226065 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.346338    0.000059   17.226124 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             17.226124   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005203   24.958002 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905   25.523907 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000830   25.524736 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.274738   clock uncertainty
                                  0.000000   25.274738   clock reconvergence pessimism
                                 -0.490918   24.783819   library setup time
                                             24.783819   data required time
---------------------------------------------------------------------------------------------
                                             24.783819   data required time
                                            -17.226124   data arrival time
---------------------------------------------------------------------------------------------
                                              7.557697   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000863   14.147157 ^ _1901_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.020116    0.646588    0.418956   14.566113 v _1901_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0258_ (net)
                      0.646588    0.000261   14.566374 v _1906_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015358    1.191935    0.847225   15.413598 ^ _1906_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0262_ (net)
                      1.191935    0.000302   15.413900 ^ _1908_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.028734    2.072193    1.174113   16.588013 ^ _1908_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0264_ (net)
                      2.072193    0.000686   16.588699 ^ _1909_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005936    0.563577    0.239412   16.828112 v _1909_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0265_ (net)
                      0.563577    0.000068   16.828178 v _1912_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005371    0.507255    0.390559   17.218737 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.507255    0.000114   17.218851 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             17.218851   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949   24.957748 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291   25.533039 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000371   25.533411 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.283411   clock uncertainty
                                  0.000000   25.283411   clock reconvergence pessimism
                                 -0.475805   24.807606   library setup time
                                             24.807606   data required time
---------------------------------------------------------------------------------------------
                                             24.807606   data required time
                                            -17.218851   data arrival time
---------------------------------------------------------------------------------------------
                                              7.588755   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625467    0.001354   10.756379 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.382711    0.580996   11.337375 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.382711    0.000090   11.337464 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011965    0.855998    0.587929   11.925393 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.855998    0.000365   11.925758 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037276    1.093323    0.992535   12.918293 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      1.093323    0.000189   12.918483 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026332    0.800192    0.852835   13.771317 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.800193    0.001052   13.772370 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024987    0.762663    0.794924   14.567294 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.762663    0.000930   14.568224 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034167    1.022099    0.924477   15.492701 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      1.022099    0.000664   15.493365 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029654    0.888980    0.896263   16.389627 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.888980    0.000542   16.390169 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006060    0.849546    0.280471   16.670641 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.849546    0.000117   16.670757 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004069    0.404324    0.425350   17.096107 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.404324    0.000046   17.096155 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             17.096155   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949   24.957748 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291   25.533039 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000412   25.533451 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.283453   clock uncertainty
                                  0.000000   25.283453   clock reconvergence pessimism
                                 -0.459560   24.823893   library setup time
                                             24.823893   data required time
---------------------------------------------------------------------------------------------
                                             24.823893   data required time
                                            -17.096155   data arrival time
---------------------------------------------------------------------------------------------
                                              7.727739   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000275   15.509676 ^ _1892_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.016668    1.281354    1.144986   16.654661 ^ _1892_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0250_ (net)
                      1.281354    0.000302   16.654964 ^ _1894_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004799    0.526508    0.356719   17.011683 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.526508    0.000099   17.011784 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             17.011784   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004356   24.957155 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236   25.538391 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000480   25.538872 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.288872   clock uncertainty
                                  0.000000   25.288872   clock reconvergence pessimism
                                 -0.543100   24.745771   library setup time
                                             24.745771   data required time
---------------------------------------------------------------------------------------------
                                             24.745771   data required time
                                            -17.011784   data arrival time
---------------------------------------------------------------------------------------------
                                              7.733990   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.340786    1.459196    3.000281 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.340786    0.000140    3.000421 ^ fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.588537    0.621006    3.621426 ^ fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.588537    0.000331    3.621757 ^ fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.469150    0.595286    4.217043 ^ fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.469150    0.000282    4.217326 ^ fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.488444    0.585949    4.803274 ^ fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.488444    0.000179    4.803453 ^ fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.740708    0.738057    5.541510 ^ fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.740708    0.000452    5.541962 ^ fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.402656    0.573924    6.115886 ^ fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.402656    0.000181    6.116066 ^ fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.692946    0.693930    6.809997 ^ fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.692946    0.000135    6.810132 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.324904    0.277092    7.087224 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.324904    0.000113    7.087337 v fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    0.756330    0.895232    7.982569 v fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.756335    0.001066    7.983634 v fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.586288    0.919982    8.903617 v fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.586291    0.000809    8.904426 v fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.442842    0.714677    9.619103 v fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.442843    0.000512    9.619615 v _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.558233    0.429445   10.049060 ^ _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.558233    0.000115   10.049175 ^ fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.899424    0.810436   10.859612 ^ fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.899424    0.000639   10.860250 ^ fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.732362    0.741651   11.601902 ^ fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.732362    0.000693   11.602594 ^ _1821_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.042411    0.657696    0.560963   12.163558 v _1821_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                                         _0187_ (net)
                      0.657698    0.001683   12.165240 v _1862_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    1.460819    0.827726   12.992967 ^ _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      1.460819    0.000508   12.993475 ^ _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    0.756469    0.496975   13.490450 v _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.756469    0.000897   13.491347 v _1939_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.022226    1.566065    1.083693   14.575040 ^ _1939_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0292_ (net)
                      1.566065    0.000492   14.575532 ^ _1941_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.026471    1.756771    1.345862   15.921394 ^ _1941_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0294_ (net)
                      1.756771    0.000488   15.921883 ^ _1942_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005280    0.594902    0.370427   16.292311 v _1942_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0295_ (net)
                      0.594902    0.000099   16.292410 v _1944_/B (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003518    0.934684    0.747633   17.040043 ^ _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.934684    0.000068   17.040110 ^ _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             17.040110   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005164   24.957964 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579192   25.537155 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000540   25.537695 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287697   clock uncertainty
                                  0.000000   25.287697   clock reconvergence pessimism
                                 -0.507016   24.780680   library setup time
                                             24.780680   data required time
---------------------------------------------------------------------------------------------
                                             24.780680   data required time
                                            -17.040110   data arrival time
---------------------------------------------------------------------------------------------
                                              7.740569   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000432   14.793897 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.020785    1.500380    1.062029   15.855925 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      1.500380    0.000401   15.856326 ^ _2080_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.010496    0.436585    0.799563   16.655890 ^ _2080_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0411_ (net)
                      0.436585    0.000156   16.656046 ^ _2082_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.005156    0.506370    0.338925   16.994970 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.506370    0.000108   16.995079 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.995079   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006549   24.959349 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762   25.541111 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.001011   25.542122 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.292124   clock uncertainty
                                  0.000000   25.292124   clock reconvergence pessimism
                                 -0.536617   24.755507   library setup time
                                             24.755507   data required time
---------------------------------------------------------------------------------------------
                                             24.755507   data required time
                                            -16.995079   data arrival time
---------------------------------------------------------------------------------------------
                                              7.760427   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625467    0.001354   10.756379 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.382711    0.580996   11.337375 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.382711    0.000090   11.337464 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011965    0.855998    0.587929   11.925393 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.855998    0.000365   11.925758 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037276    1.093323    0.992535   12.918293 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      1.093323    0.000189   12.918483 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026332    0.800192    0.852835   13.771317 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.800193    0.001052   13.772370 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024987    0.762663    0.794924   14.567294 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.762663    0.000279   14.567574 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015297    0.506929    0.639525   15.207098 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.506929    0.000107   15.207205 ^ fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.030084    0.899098    0.832809   16.040014 ^ fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.899098    0.000421   16.040436 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006283    0.378830    0.258339   16.298775 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.378830    0.000073   16.298847 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003809    0.689934    0.511237   16.810085 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.689934    0.000075   16.810160 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.810160   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468   24.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437   25.538704 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001330   25.540035 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.290035   clock uncertainty
                                  0.000000   25.290035   clock reconvergence pessimism
                                 -0.490540   24.799494   library setup time
                                             24.799494   data required time
---------------------------------------------------------------------------------------------
                                             24.799494   data required time
                                            -16.810160   data arrival time
---------------------------------------------------------------------------------------------
                                              7.989336   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000274   14.705549 v _1885_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.022694    0.884747    1.204350   15.909900 v _1885_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0244_ (net)
                      0.884747    0.000579   15.910479 v _1886_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004783    0.429861    0.449308   16.359787 ^ _1886_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0245_ (net)
                      0.429861    0.000046   16.359833 ^ _1889_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004115    0.382034    0.283816   16.643648 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.382034    0.000080   16.643728 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.643728   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004611   24.957411 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129   25.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000805   25.534346 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.284346   clock uncertainty
                                  0.000000   25.284346   clock reconvergence pessimism
                                 -0.499157   24.785191   library setup time
                                             24.785191   data required time
---------------------------------------------------------------------------------------------
                                             24.785191   data required time
                                            -16.643728   data arrival time
---------------------------------------------------------------------------------------------
                                              8.141461   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625467    0.001354   10.756379 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.382711    0.580996   11.337375 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.382711    0.000090   11.337464 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011965    0.855998    0.587929   11.925393 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.855998    0.000365   11.925758 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037276    1.093323    0.992535   12.918293 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      1.093328    0.001356   12.919650 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032129    0.955314    0.942281   13.861931 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.955314    0.000377   13.862308 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.046035    1.343094    1.124120   14.986426 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      1.343094    0.001149   14.987576 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031611    0.956129    0.919128   15.906704 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.956129    0.000933   15.907637 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005583    0.850798    0.272040   16.179676 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.850798    0.000110   16.179787 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003636    0.391499    0.416641   16.596428 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.391499    0.000068   16.596495 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                             16.596495   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005567   24.958366 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743   25.563110 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328555    0.000652   25.563761 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 -0.250000   25.313763   clock uncertainty
                                  0.000000   25.313763   clock reconvergence pessimism
                                 -0.475301   24.838461   library setup time
                                             24.838461   data required time
---------------------------------------------------------------------------------------------
                                             24.838461   data required time
                                            -16.596495   data arrival time
---------------------------------------------------------------------------------------------
                                              8.241965   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625467    0.001354   10.756379 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.382711    0.580996   11.337375 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.382711    0.000090   11.337464 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011965    0.855998    0.587929   11.925393 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.855998    0.000365   11.925758 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037276    1.093323    0.992535   12.918293 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      1.093328    0.001356   12.919650 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032129    0.955314    0.942281   13.861931 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.955314    0.000377   13.862308 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.046035    1.343094    1.124120   14.986426 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      1.343094    0.001149   14.987576 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031611    0.956129    0.919128   15.906704 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.956129    0.000353   15.907058 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006007    0.402362    0.254008   16.161066 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.402362    0.000069   16.161135 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003609    0.436788    0.348379   16.509514 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.436788    0.000069   16.509584 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.509584   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004611   24.957411 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129   25.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286396    0.001631   25.535172 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.285172   clock uncertainty
                                  0.000000   25.285172   clock reconvergence pessimism
                                 -0.464369   24.820805   library setup time
                                             24.820805   data required time
---------------------------------------------------------------------------------------------
                                             24.820805   data required time
                                            -16.509584   data arrival time
---------------------------------------------------------------------------------------------
                                              8.311220   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000249   12.939058 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019498    0.800706    1.854406   14.793465 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.800706    0.000367   14.793832 v _2060_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011704    0.534849    0.517843   15.311674 ^ _2060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0393_ (net)
                      0.534849    0.000195   15.311870 ^ _2065_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011523    0.443596    0.359076   15.670946 v _2065_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0398_ (net)
                      0.443596    0.000176   15.671122 v _2066_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005838    0.370875    0.348113   16.019234 ^ _2066_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0399_ (net)
                      0.370875    0.000110   16.019344 ^ _2068_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004622    0.526234    0.356724   16.376068 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.526234    0.000096   16.376165 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.376165   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006297   24.959097 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772   25.531868 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000734   25.532602 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.282604   clock uncertainty
                                  0.000000   25.282604   clock reconvergence pessimism
                                 -0.545387   24.737215   library setup time
                                             24.737215   data required time
---------------------------------------------------------------------------------------------
                                             24.737215   data required time
                                            -16.376165   data arrival time
---------------------------------------------------------------------------------------------
                                              8.361051   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000323   14.146617 ^ _1873_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.018094    0.748523    0.502758   14.649375 v _1873_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0233_ (net)
                      0.748523    0.000197   14.649571 v _1877_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.017147    0.622062    1.132757   15.782329 v _1877_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0237_ (net)
                      0.622062    0.000266   15.782596 v _1880_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003748    0.687796    0.488432   16.271029 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.687796    0.000071   16.271099 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.271099   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004356   24.957155 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236   25.538391 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000721   25.539112 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.289114   clock uncertainty
                                  0.000000   25.289114   clock reconvergence pessimism
                                 -0.490520   24.798594   library setup time
                                             24.798594   data required time
---------------------------------------------------------------------------------------------
                                             24.798594   data required time
                                            -16.271099   data arrival time
---------------------------------------------------------------------------------------------
                                              8.527495   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004523    0.121162    0.044419    4.844419 v rst_n (in)
                                                         rst_n (net)
                      0.121162    0.000000    4.844419 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.239420    0.361447    5.205866 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.239420    0.000070    5.205936 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.861220    0.795653    6.001589 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.861226    0.001352    6.002942 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.534196    0.848576    6.851518 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.534332    0.004779    6.856297 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.353714    0.330387    7.186684 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.353714    0.000187    7.186872 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    1.001498    0.862052    8.048923 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      1.001505    0.001513    8.050437 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.946561    0.926700    8.977137 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.946561    0.000183    8.977320 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.603216    0.720791    9.698111 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.603216    0.000259    9.698370 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    1.016610    0.908354   10.606725 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      1.016616    0.001354   10.608078 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.405771    0.603024   11.211102 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.405771    0.000090   11.211192 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011965    0.479722    0.331164   11.542356 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.479722    0.000365   11.542722 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037276    1.034517    0.963986   12.506708 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      1.034523    0.001356   12.508064 v fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032129    0.905106    0.999481   13.507545 v fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.905106    0.000377   13.507921 v fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.046035    0.808575    1.114095   14.622016 v fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.808585    0.001596   14.623612 v _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.009177    1.438914    1.123289   15.746902 ^ _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      1.438914    0.000298   15.747200 ^ _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003014    0.398927    0.263526   16.010725 v _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.398927    0.000030   16.010756 v _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.010756   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005835   24.958635 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581661   25.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000515   25.540812 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.290812   clock uncertainty
                                  0.000000   25.290812   clock reconvergence pessimism
                                 -0.502943   24.787868   library setup time
                                             24.787868   data required time
---------------------------------------------------------------------------------------------
                                             24.787868   data required time
                                            -16.010756   data arrival time
---------------------------------------------------------------------------------------------
                                              8.777113   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625467    0.001354   10.756379 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.382711    0.580996   11.337375 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.382711    0.000090   11.337464 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011965    0.855998    0.587929   11.925393 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.855998    0.000365   11.925758 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037276    1.093323    0.992535   12.918293 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      1.093323    0.000189   12.918483 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026332    0.800192    0.852835   13.771317 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.800192    0.000164   13.771482 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026481    0.802851    0.818155   14.589638 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.802851    0.000693   14.590330 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030916    0.934916    0.877523   15.467854 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.934916    0.000709   15.468562 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005543    0.383449    0.243698   15.712260 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.383449    0.000059   15.712319 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003339    0.380083    0.247013   15.959332 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.380083    0.000060   15.959393 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.959393   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004356   24.957155 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236   25.538391 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000790   25.539183 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.289183   clock uncertainty
                                  0.000000   25.289183   clock reconvergence pessimism
                                 -0.453967   24.835215   library setup time
                                             24.835215   data required time
---------------------------------------------------------------------------------------------
                                             24.835215   data required time
                                            -15.959393   data arrival time
---------------------------------------------------------------------------------------------
                                              8.875823   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002108   10.562914 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.040275    1.448562    0.885915   11.448828 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      1.448562    0.001017   11.449845 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.039176    0.765426    0.536558   11.986403 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0759_ (net)
                      0.765428    0.001980   11.988383 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.027476    1.196548    0.735022   12.723405 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0773_ (net)
                      1.196548    0.001004   12.724408 ^ _1405_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005020    0.608817    0.411216   13.135625 v _1405_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0789_ (net)
                      0.608817    0.000102   13.135727 v _1410_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.031703    0.597467    0.913864   14.049590 v _1410_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0793_ (net)
                      0.597471    0.000877   14.050467 v _1417_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     3    0.014875    1.317327    0.821400   14.871867 ^ _1417_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                                         _0799_ (net)
                      1.317327    0.000181   14.872048 ^ _1422_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.005208    0.597425    0.393098   15.265146 v _1422_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0803_ (net)
                      0.597425    0.000057   15.265203 v _1423_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004851    0.629210    0.560187   15.825390 ^ _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.629210    0.000103   15.825493 ^ _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.825493   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004661   24.957460 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108   25.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001092   25.551661 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301662   clock uncertainty
                                  0.000000   25.301662   clock reconvergence pessimism
                                 -0.482317   24.819345   library setup time
                                             24.819345   data required time
---------------------------------------------------------------------------------------------
                                             24.819345   data required time
                                            -15.825493   data arrival time
---------------------------------------------------------------------------------------------
                                              8.993853   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000432    8.933163 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.464018    0.378354    9.311517 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.464018    0.000104    9.311621 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.723170    0.769586   10.081207 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.723170    0.000326   10.081533 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.755109    0.846152   10.927686 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.755109    0.000290   10.927977 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.564641    0.904458   11.832434 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.564643    0.000598   11.833032 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    0.652188    1.105778   12.938809 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.652188    0.000281   12.939090 v _2053_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.007769    1.766752    1.159608   14.098699 ^ _2053_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                                                         _0387_ (net)
                      1.766752    0.000081   14.098780 ^ _2055_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.008577    0.864078    0.849305   14.948084 ^ _2055_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0389_ (net)
                      0.864078    0.000131   14.948215 ^ _2056_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005796    0.575475    0.445077   15.393292 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.575475    0.000112   15.393404 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003182    0.330233    0.339398   15.732802 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.330233    0.000034   15.732836 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.732836   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006297   24.959097 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772   25.531868 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000888   25.532757 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.282759   clock uncertainty
                                  0.000000   25.282759   clock reconvergence pessimism
                                 -0.448589   24.834169   library setup time
                                             24.834169   data required time
---------------------------------------------------------------------------------------------
                                             24.834169   data required time
                                            -15.732836   data arrival time
---------------------------------------------------------------------------------------------
                                              9.101334   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002108   10.562914 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.040275    1.448562    0.885915   11.448828 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      1.448562    0.001017   11.449845 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.039176    0.765426    0.536558   11.986403 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0759_ (net)
                      0.765428    0.001980   11.988383 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.027476    1.196548    0.735022   12.723405 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0773_ (net)
                      1.196548    0.001004   12.724408 ^ _1405_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005020    0.608817    0.411216   13.135625 v _1405_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0789_ (net)
                      0.608817    0.000102   13.135727 v _1410_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.031703    0.597467    0.913864   14.049590 v _1410_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0793_ (net)
                      0.597471    0.000877   14.050467 v _1417_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     3    0.014875    1.317327    0.821400   14.871867 ^ _1417_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                                         _0799_ (net)
                      1.317327    0.000131   14.871998 ^ _1418_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003353    0.458914    0.302885   15.174882 v _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      0.458914    0.000034   15.174916 v _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004497    0.205425    0.553772   15.728688 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.205425    0.000083   15.728771 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.728771   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004661   24.957460 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108   25.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001094   25.551662 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301664   clock uncertainty
                                  0.000000   25.301664   clock reconvergence pessimism
                                 -0.441820   24.859844   library setup time
                                             24.859844   data required time
---------------------------------------------------------------------------------------------
                                             24.859844   data required time
                                            -15.728771   data arrival time
---------------------------------------------------------------------------------------------
                                              9.131073   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625467    0.001354   10.756379 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.382711    0.580996   11.337375 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.382711    0.000090   11.337464 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011965    0.855998    0.587929   11.925393 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.855998    0.000365   11.925758 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037276    1.093323    0.992535   12.918293 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      1.093328    0.001356   12.919650 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032129    0.955314    0.942281   13.861931 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.955314    0.000377   13.862308 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.046035    1.343094    1.124120   14.986426 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      1.343094    0.000407   14.986834 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005335    0.770725    0.262915   15.249748 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.770725    0.000053   15.249802 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004959    0.408426    0.423405   15.673207 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.408426    0.000107   15.673314 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.673314   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005567   24.958366 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743   25.563110 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328558    0.002034   25.565144 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.315144   clock uncertainty
                                  0.000000   25.315144   clock reconvergence pessimism
                                 -0.449879   24.865267   library setup time
                                             24.865267   data required time
---------------------------------------------------------------------------------------------
                                             24.865267   data required time
                                            -15.673314   data arrival time
---------------------------------------------------------------------------------------------
                                              9.191953   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625467    0.001354   10.756379 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.382711    0.580996   11.337375 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.382711    0.000090   11.337464 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011965    0.855998    0.587929   11.925393 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.855998    0.000365   11.925758 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037276    1.093323    0.992535   12.918293 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      1.093328    0.001356   12.919650 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032129    0.955314    0.942281   13.861931 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.955320    0.001322   13.863254 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033875    1.014871    0.935698   14.798951 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      1.014871    0.000544   14.799496 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006314    0.410785    0.262057   15.061552 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.410785    0.000131   15.061684 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005975    0.523262    0.398767   15.460451 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.523262    0.000133   15.460585 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.460585   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005567   24.958366 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743   25.563110 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328557    0.001663   25.564772 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.314774   clock uncertainty
                                  0.000000   25.314774   clock reconvergence pessimism
                                 -0.467669   24.847105   library setup time
                                             24.847105   data required time
---------------------------------------------------------------------------------------------
                                             24.847105   data required time
                                            -15.460585   data arrival time
---------------------------------------------------------------------------------------------
                                              9.386520   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625467    0.001354   10.756379 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.382711    0.580996   11.337375 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.382711    0.000090   11.337464 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011965    0.855998    0.587929   11.925393 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.855998    0.000365   11.925758 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037276    1.093323    0.992535   12.918293 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      1.093328    0.001356   12.919650 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032129    0.955314    0.942281   13.861931 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.955320    0.001322   13.863254 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033875    1.014871    0.935698   14.798951 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      1.014871    0.000638   14.799588 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006269    0.398288    0.261143   15.060732 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.398288    0.000075   15.060806 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002795    0.440845    0.330688   15.391495 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.440845    0.000027   15.391521 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.391521   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005567   24.958366 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743   25.563110 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328556    0.001261   25.564371 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.314371   clock uncertainty
                                  0.000000   25.314371   clock reconvergence pessimism
                                 -0.454901   24.859470   library setup time
                                             24.859470   data required time
---------------------------------------------------------------------------------------------
                                             24.859470   data required time
                                            -15.391521   data arrival time
---------------------------------------------------------------------------------------------
                                              9.467949   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002108   10.562914 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.040275    1.448562    0.885915   11.448828 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      1.448562    0.001017   11.449845 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.039176    0.765426    0.536558   11.986403 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0759_ (net)
                      0.765428    0.001980   11.988383 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.027476    1.196548    0.735022   12.723405 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0773_ (net)
                      1.196548    0.001004   12.724408 ^ _1405_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005020    0.608817    0.411216   13.135625 v _1405_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0789_ (net)
                      0.608817    0.000102   13.135727 v _1410_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.031703    0.597467    0.913864   14.049590 v _1410_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0793_ (net)
                      0.597469    0.000639   14.050229 v _1411_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006227    0.491800    0.934370   14.984599 v _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.491800    0.000130   14.984729 v _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003000    0.426804    0.356259   15.340987 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.426804    0.000030   15.341018 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.341018   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983   24.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357   25.559139 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000700   25.559839 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.309841   clock uncertainty
                                  0.000000   25.309841   clock reconvergence pessimism
                                 -0.453999   24.855841   library setup time
                                             24.855841   data required time
---------------------------------------------------------------------------------------------
                                             24.855841   data required time
                                            -15.341018   data arrival time
---------------------------------------------------------------------------------------------
                                              9.514823   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002108   10.562914 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.040275    1.448562    0.885915   11.448828 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      1.448562    0.001017   11.449845 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.039176    0.765426    0.536558   11.986403 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0759_ (net)
                      0.765428    0.001980   11.988383 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.027476    1.196548    0.735022   12.723405 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0773_ (net)
                      1.196548    0.000684   12.724089 ^ _1390_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.017488    0.849956    0.716595   13.440683 v _1390_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0776_ (net)
                      0.849956    0.000464   13.441147 v _1397_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.011452    0.896114    0.719034   14.160181 ^ _1397_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0782_ (net)
                      0.896114    0.000264   14.160445 ^ _1398_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006263    0.720027    0.734624   14.895069 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.720027    0.000125   14.895194 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003031    0.328059    0.263980   15.159174 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.328059    0.000030   15.159204 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.159204   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983   24.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357   25.559139 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323226    0.001577   25.560717 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.310719   clock uncertainty
                                  0.000000   25.310719   clock reconvergence pessimism
                                 -0.473846   24.836870   library setup time
                                             24.836870   data required time
---------------------------------------------------------------------------------------------
                                             24.836870   data required time
                                            -15.159204   data arrival time
---------------------------------------------------------------------------------------------
                                              9.677667   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002108   10.562914 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.040275    1.448562    0.885915   11.448828 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      1.448562    0.001017   11.449845 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.039176    0.765426    0.536558   11.986403 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0759_ (net)
                      0.765427    0.001757   11.988160 v _1374_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.009331    0.280699    0.676817   12.664977 v _1374_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0762_ (net)
                      0.280699    0.000081   12.665058 v _1375_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.014306    0.447555    0.914264   13.579322 v _1375_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0763_ (net)
                      0.447555    0.000219   13.579541 v _1381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008425    0.445516    0.395281   13.974823 ^ _1381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0768_ (net)
                      0.445516    0.000088   13.974911 ^ _1382_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006340    0.710747    0.702413   14.677323 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.710747    0.000131   14.677454 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003528    0.374776    0.273786   14.951241 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.374776    0.000039   14.951280 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.951280   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005203   24.958002 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905   25.523907 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000927   25.524834 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.274836   clock uncertainty
                                  0.000000   25.274836   clock reconvergence pessimism
                                 -0.499833   24.775002   library setup time
                                             24.775002   data required time
---------------------------------------------------------------------------------------------
                                             24.775002   data required time
                                            -14.951280   data arrival time
---------------------------------------------------------------------------------------------
                                              9.823723   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002108   10.562914 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.040275    1.448562    0.885915   11.448828 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      1.448562    0.001017   11.449845 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.039176    0.765426    0.536558   11.986403 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0759_ (net)
                      0.765428    0.001980   11.988383 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.027476    1.196548    0.735022   12.723405 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0773_ (net)
                      1.196548    0.000684   12.724089 ^ _1390_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.017488    0.849956    0.716595   13.440683 v _1390_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0776_ (net)
                      0.849956    0.000357   13.441041 v _1391_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005078    0.427941    1.028060   14.469101 v _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.427941    0.000052   14.469153 v _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006600    0.600125    0.456394   14.925548 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.600125    0.000151   14.925698 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.925698   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005203   24.958002 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905   25.523907 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000952   25.524858 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.274860   clock uncertainty
                                  0.000000   25.274860   clock reconvergence pessimism
                                 -0.489599   24.785261   library setup time
                                             24.785261   data required time
---------------------------------------------------------------------------------------------
                                             24.785261   data required time
                                            -14.925698   data arrival time
---------------------------------------------------------------------------------------------
                                              9.859562   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002108   10.562914 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.040275    1.448562    0.885915   11.448828 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      1.448562    0.000917   11.449745 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.027091    0.714067    0.496638   11.946383 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0734_ (net)
                      0.714067    0.000619   11.947002 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.017923    1.238739    0.904614   12.851617 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      1.238739    0.000171   12.851788 ^ _1356_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006109    0.554747    0.257553   13.109341 v _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0746_ (net)
                      0.554747    0.000070   13.109411 v _1362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009623    0.480948    0.450264   13.559674 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.480948    0.000208   13.559882 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004971    0.639316    0.739458   14.299341 ^ _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.639316    0.000102   14.299443 ^ _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002824    0.230663    0.532658   14.832101 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.230663    0.000028   14.832129 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.832129   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949   24.957748 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291   25.533039 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000778   25.533817 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.283819   clock uncertainty
                                  0.000000   25.283819   clock reconvergence pessimism
                                 -0.431929   24.851891   library setup time
                                             24.851891   data required time
---------------------------------------------------------------------------------------------
                                             24.851891   data required time
                                            -14.832129   data arrival time
---------------------------------------------------------------------------------------------
                                             10.019761   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625467    0.001354   10.756379 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.382711    0.580996   11.337375 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.382711    0.000090   11.337464 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011965    0.855998    0.587929   11.925393 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.855998    0.000365   11.925758 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037276    1.093323    0.992535   12.918293 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      1.093330    0.001604   12.919897 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035823    1.067667    0.975726   13.895624 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      1.067667    0.000840   13.896464 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007542    0.449524    0.290437   14.186901 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.449524    0.000168   14.187069 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004730    0.722710    0.518506   14.705575 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.722710    0.000098   14.705672 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.705672   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006345   24.959145 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586601   25.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000558   25.546303 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.296305   clock uncertainty
                                  0.000000   25.296305   clock reconvergence pessimism
                                 -0.490974   24.805330   library setup time
                                             24.805330   data required time
---------------------------------------------------------------------------------------------
                                             24.805330   data required time
                                            -14.705672   data arrival time
---------------------------------------------------------------------------------------------
                                             10.099657   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625467    0.001354   10.756379 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.382711    0.580996   11.337375 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.382711    0.000090   11.337464 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011965    0.855998    0.587929   11.925393 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.855998    0.000365   11.925758 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037276    1.093323    0.992535   12.918293 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      1.093330    0.001604   12.919897 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035823    1.067667    0.975726   13.895624 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      1.067667    0.000639   13.896263 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005310    0.396324    0.241181   14.137444 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.396324    0.000099   14.137544 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004879    0.727872    0.504763   14.642307 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.727872    0.000098   14.642406 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.642406   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006345   24.959145 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586601   25.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000409   25.546154 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.296156   clock uncertainty
                                  0.000000   25.296156   clock reconvergence pessimism
                                 -0.491308   24.804848   library setup time
                                             24.804848   data required time
---------------------------------------------------------------------------------------------
                                             24.804848   data required time
                                            -14.642406   data arrival time
---------------------------------------------------------------------------------------------
                                             10.162442   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625467    0.001354   10.756379 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.382711    0.580996   11.337375 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.382711    0.000090   11.337464 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011965    0.855998    0.587929   11.925393 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.855998    0.000365   11.925758 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.037276    1.093323    0.992535   12.918293 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      1.093330    0.001604   12.919897 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035823    1.067667    0.975726   13.895624 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      1.067667    0.000726   13.896349 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004045    0.213735    0.758945   14.655294 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.213735    0.000077   14.655372 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.655372   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333   24.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577364   25.536497 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000359   25.536856 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.286856   clock uncertainty
                                  0.000000   25.286856   clock reconvergence pessimism
                                 -0.448630   24.838226   library setup time
                                             24.838226   data required time
---------------------------------------------------------------------------------------------
                                             24.838226   data required time
                                            -14.655372   data arrival time
---------------------------------------------------------------------------------------------
                                             10.182855   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002139   10.562944 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.025588    1.032736    0.761811   11.324756 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0707_ (net)
                      1.032736    0.000472   11.325228 ^ _1325_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.016346    0.884336    0.616883   11.942110 v _1325_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0719_ (net)
                      0.884336    0.000349   11.942459 v _1329_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.012354    1.037389    0.771084   12.713543 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      1.037389    0.000159   12.713701 ^ _1334_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008046    0.641162    0.518097   13.231798 v _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.641162    0.000078   13.231876 v _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006855    0.505494    0.954008   14.185884 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.505494    0.000147   14.186031 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003150    0.446311    0.363398   14.549430 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.446311    0.000032   14.549461 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.549461   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004611   24.957411 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129   25.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000670   25.534210 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.284210   clock uncertainty
                                  0.000000   25.284210   clock reconvergence pessimism
                                 -0.465871   24.818340   library setup time
                                             24.818340   data required time
---------------------------------------------------------------------------------------------
                                             24.818340   data required time
                                            -14.549461   data arrival time
---------------------------------------------------------------------------------------------
                                             10.268879   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.340786    1.459196    3.000281 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.340786    0.000140    3.000421 ^ fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.588537    0.621006    3.621426 ^ fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.588537    0.000331    3.621757 ^ fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.469150    0.595286    4.217043 ^ fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.469150    0.000282    4.217326 ^ fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.488444    0.585949    4.803274 ^ fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.488444    0.000179    4.803453 ^ fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.740708    0.738057    5.541510 ^ fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.740708    0.000452    5.541962 ^ fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.402656    0.573924    6.115886 ^ fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.402656    0.000181    6.116066 ^ fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.692946    0.693930    6.809997 ^ fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.692946    0.000135    6.810132 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.324904    0.277092    7.087224 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.324904    0.000113    7.087337 v fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    0.756330    0.895232    7.982569 v fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.756335    0.001066    7.983634 v fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.586288    0.919982    8.903617 v fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.586288    0.000432    8.904048 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007181    0.999868    0.662789    9.566837 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.999868    0.000104    9.566941 ^ fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025127    0.767426    0.823107   10.390048 ^ fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.767426    0.000326   10.390374 ^ fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.026305    0.798096    0.811345   11.201719 ^ fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.798096    0.000290   11.202009 ^ fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029639    0.900601    0.857373   12.059382 ^ fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.900601    0.000598   12.059980 ^ _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.018365    1.367493    1.100372   13.160353 ^ _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      1.367493    0.000144   13.160496 ^ _2049_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.007675    0.811095    0.814940   13.975436 ^ _2049_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0384_ (net)
                      0.811095    0.000110   13.975547 ^ _2050_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005418    0.425243    0.238541   14.214087 v _2050_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0385_ (net)
                      0.425243    0.000064   14.214151 v _2052_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003172    0.412861    0.346717   14.560868 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.412861    0.000033   14.560902 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.560902   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006345   24.959145 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586601   25.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000703   25.546450 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.296450   clock uncertainty
                                  0.000000   25.296450   clock reconvergence pessimism
                                 -0.457345   24.839106   library setup time
                                             24.839106   data required time
---------------------------------------------------------------------------------------------
                                             24.839106   data required time
                                            -14.560902   data arrival time
---------------------------------------------------------------------------------------------
                                             10.278204   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002108   10.562914 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.040275    1.448562    0.885915   11.448828 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      1.448562    0.001017   11.449845 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.039176    0.765426    0.536558   11.986403 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0759_ (net)
                      0.765428    0.001980   11.988383 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.027476    1.196548    0.735022   12.723405 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0773_ (net)
                      1.196548    0.000930   12.724335 ^ _1404_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.009844    0.565611    0.406071   13.130405 v _1404_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0788_ (net)
                      0.565611    0.000209   13.130614 v _1406_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005331    0.451747    0.931549   14.062163 v _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.451747    0.000109   14.062273 v _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002815    0.418237    0.343555   14.405828 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.418237    0.000028   14.405854 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.405854   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983   24.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357   25.559139 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323227    0.001679   25.560818 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.310820   clock uncertainty
                                  0.000000   25.310820   clock reconvergence pessimism
                                 -0.452668   24.858150   library setup time
                                             24.858150   data required time
---------------------------------------------------------------------------------------------
                                             24.858150   data required time
                                            -14.405854   data arrival time
---------------------------------------------------------------------------------------------
                                             10.452295   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002108   10.562914 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.040275    1.448562    0.885915   11.448828 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      1.448562    0.001017   11.449845 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.039176    0.765426    0.536558   11.986403 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0759_ (net)
                      0.765427    0.001757   11.988160 v _1374_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.009331    0.280699    0.676817   12.664977 v _1374_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0762_ (net)
                      0.280699    0.000081   12.665058 v _1375_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.014306    0.447555    0.914264   13.579322 v _1375_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0763_ (net)
                      0.447555    0.000218   13.579540 v _1376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005574    0.388043    0.344620   13.924161 ^ _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.388043    0.000064   13.924225 ^ _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003917    0.384749    0.326013   14.250237 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.384749    0.000072   14.250310 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.250310   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005164   24.957964 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579192   25.537155 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000743   25.537897 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287899   clock uncertainty
                                  0.000000   25.287899   clock reconvergence pessimism
                                 -0.499203   24.788694   library setup time
                                             24.788694   data required time
---------------------------------------------------------------------------------------------
                                             24.788694   data required time
                                            -14.250310   data arrival time
---------------------------------------------------------------------------------------------
                                             10.538384   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002108   10.562914 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.040275    1.448562    0.885915   11.448828 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      1.448562    0.000917   11.449745 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.027091    0.714067    0.496638   11.946383 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0734_ (net)
                      0.714067    0.000619   11.947002 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.017923    1.238739    0.904614   12.851617 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      1.238739    0.000190   12.851807 ^ _1357_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004301    0.532343    0.342605   13.194412 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      0.532343    0.000042   13.194454 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004950    0.645826    0.551953   13.746408 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.645826    0.000099   13.746506 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.746506   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949   24.957748 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291   25.533039 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000842   25.533882 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.283882   clock uncertainty
                                  0.000000   25.283882   clock reconvergence pessimism
                                 -0.489643   24.794241   library setup time
                                             24.794241   data required time
---------------------------------------------------------------------------------------------
                                             24.794241   data required time
                                            -13.746506   data arrival time
---------------------------------------------------------------------------------------------
                                             11.047734   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002108   10.562914 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.040275    1.448562    0.885915   11.448828 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      1.448562    0.000917   11.449745 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.027091    0.714067    0.496638   11.946383 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0734_ (net)
                      0.714067    0.000580   11.946963 v _1347_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012710    0.955716    0.729936   12.676900 ^ _1347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0738_ (net)
                      0.955716    0.000222   12.677122 ^ _1348_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005359    0.481607    0.351315   13.028437 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      0.481607    0.000103   13.028540 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005572    0.674967    0.561903   13.590443 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.674967    0.000125   13.590569 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.590569   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949   24.957748 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291   25.533039 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000560   25.533600 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.283600   clock uncertainty
                                  0.000000   25.283600   clock reconvergence pessimism
                                 -0.491508   24.792093   library setup time
                                             24.792093   data required time
---------------------------------------------------------------------------------------------
                                             24.792093   data required time
                                            -13.590569   data arrival time
---------------------------------------------------------------------------------------------
                                             11.201525   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002139   10.562944 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.025588    1.032736    0.761811   11.324756 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0707_ (net)
                      1.032736    0.000472   11.325228 ^ _1325_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.016346    0.884336    0.616883   11.942110 v _1325_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0719_ (net)
                      0.884336    0.000324   11.942434 v _1328_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.009618    0.666520    0.615509   12.557942 ^ _1328_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0722_ (net)
                      0.666520    0.000227   12.558170 ^ _1330_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004901    0.440378    0.225771   12.783941 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      0.440378    0.000052   12.783993 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003891    0.486412    0.375620   13.159614 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.486412    0.000075   13.159688 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.159688   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004611   24.957411 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129   25.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000531   25.534071 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.284073   clock uncertainty
                                  0.000000   25.284073   clock reconvergence pessimism
                                 -0.472197   24.811876   library setup time
                                             24.811876   data required time
---------------------------------------------------------------------------------------------
                                             24.811876   data required time
                                            -13.159688   data arrival time
---------------------------------------------------------------------------------------------
                                             11.652188   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002139   10.562944 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.025588    1.032736    0.761811   11.324756 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0707_ (net)
                      1.032736    0.000453   11.325209 ^ _1312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006657    0.471883    0.270018   11.595226 v _1312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0708_ (net)
                      0.471883    0.000140   11.595366 v _1317_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010351    0.492922    0.435334   12.030701 ^ _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.492922    0.000224   12.030924 ^ _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.009903    0.926097    0.829738   12.860662 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.926097    0.000243   12.860906 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003075    0.371794    0.279477   13.140383 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.371794    0.000029   13.140411 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.140411   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468   24.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437   25.538704 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293059    0.000277   25.538980 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.288982   clock uncertainty
                                  0.000000   25.288982   clock reconvergence pessimism
                                 -0.494434   24.794550   library setup time
                                             24.794550   data required time
---------------------------------------------------------------------------------------------
                                             24.794550   data required time
                                            -13.140411   data arrival time
---------------------------------------------------------------------------------------------
                                             11.654138   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001093    1.551663 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006110    0.293079    1.429324    2.980987 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.293079    0.000126    2.981112 ^ fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020760    0.647505    0.646335    3.627447 ^ fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.647505    0.000356    3.627803 ^ fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022287    0.689342    0.733332    4.361135 ^ fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.689342    0.000584    4.361719 ^ fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027244    0.823040    0.815791    5.177511 ^ fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.823040    0.000658    5.178169 ^ fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010672    0.388371    0.575239    5.753408 ^ fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.388371    0.000251    5.753659 ^ fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020729    0.646820    0.664492    6.418151 ^ fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.646820    0.000356    6.418507 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073427    0.579404    0.808490    7.226997 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.579407    0.000814    7.227811 ^ pll_out (out)
                                              7.227811   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -7.227811   data arrival time
---------------------------------------------------------------------------------------------
                                             11.722188   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947434    0.000219    8.119695 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020045    0.599070    0.792985    8.912680 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.599072    0.000624    8.913304 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029600    0.838189    0.872823    9.786127 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.838189    0.000726    9.786853 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038635    0.695871    1.021297   10.808149 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.695876    0.001018   10.809167 v fanout330/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.034105    0.953927    0.962941   11.772108 v fanout330/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net330 (net)
                      0.953927    0.000402   11.772511 v fanout328/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027647    0.539367    0.946519   12.719029 v fanout328/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net328 (net)
                      0.539369    0.000573   12.719603 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002965    0.415223    0.364810   13.084413 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.415223    0.000030   13.084443 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.084443   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004611   24.957411 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129   25.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286396    0.001622   25.535162 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.285164   clock uncertainty
                                  0.000000   25.285164   clock reconvergence pessimism
                                 -0.460967   24.824196   library setup time
                                             24.824196   data required time
---------------------------------------------------------------------------------------------
                                             24.824196   data required time
                                            -13.084443   data arrival time
---------------------------------------------------------------------------------------------
                                             11.739754   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000633    9.215847 v _1245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.020452    0.814481    0.734334    9.950181 ^ _1245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0649_ (net)
                      0.814481    0.000139    9.950320 ^ _1248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.015452    0.697476    0.464972   10.415292 v _1248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0652_ (net)
                      0.697476    0.000435   10.415728 v _1261_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.018993    1.354049    0.909279   11.325006 ^ _1261_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0663_ (net)
                      1.354049    0.000465   11.325471 ^ _1262_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007125    0.467668    0.280896   11.606367 v _1262_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0664_ (net)
                      0.467668    0.000148   11.606515 v _1267_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008945    0.454576    0.410505   12.017019 ^ _1267_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0668_ (net)
                      0.454576    0.000179   12.017200 ^ _1268_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006756    0.730568    0.716403   12.733603 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.730568    0.000149   12.733751 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002795    0.323909    0.259696   12.993447 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.323909    0.000027   12.993474 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.993474   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005983   24.958782 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870   25.538652 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000762   25.539415 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.289415   clock uncertainty
                                  0.000000   25.289415   clock reconvergence pessimism
                                 -0.479896   24.809519   library setup time
                                             24.809519   data required time
---------------------------------------------------------------------------------------------
                                             24.809519   data required time
                                            -12.993474   data arrival time
---------------------------------------------------------------------------------------------
                                             11.816045   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002108   10.562914 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.040275    1.448562    0.885915   11.448828 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      1.448562    0.000917   11.449745 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.027091    0.714067    0.496638   11.946383 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0734_ (net)
                      0.714067    0.000562   11.946946 v _1343_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005167    0.607338    0.501252   12.448197 ^ _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      0.607338    0.000055   12.448253 ^ _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003082    0.469864    0.356364   12.804616 v _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.469864    0.000032   12.804648 v _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.804648   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949   24.957748 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291   25.533039 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000416   25.533455 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.283457   clock uncertainty
                                  0.000000   25.283457   clock reconvergence pessimism
                                 -0.527007   24.756451   library setup time
                                             24.756451   data required time
---------------------------------------------------------------------------------------------
                                             24.756451   data required time
                                            -12.804648   data arrival time
---------------------------------------------------------------------------------------------
                                             11.951801   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896556    0.001394    9.099535 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032838    0.922366    0.982878   10.082413 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.922369    0.000974   10.083386 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033210    0.618422    0.993007   11.076394 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.618422    0.000441   11.076835 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036775    0.666644    0.933656   12.010490 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.666655    0.001490   12.011981 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.014277    0.588632    0.526552   12.538533 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      0.588632    0.000171   12.538705 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004248    0.295298    0.231770   12.770474 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.295298    0.000083   12.770558 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.770558   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006297   24.959097 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772   25.531868 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000806   25.532675 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.282677   clock uncertainty
                                  0.000000   25.282677   clock reconvergence pessimism
                                 -0.472955   24.809721   library setup time
                                             24.809721   data required time
---------------------------------------------------------------------------------------------
                                             24.809721   data required time
                                            -12.770558   data arrival time
---------------------------------------------------------------------------------------------
                                             12.039163   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896556    0.001394    9.099535 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032838    0.922366    0.982878   10.082413 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.922369    0.000974   10.083386 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033210    0.618422    0.993007   11.076394 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.618422    0.000441   11.076835 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036775    0.666644    0.933656   12.010490 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.666658    0.001691   12.012182 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013277    0.562668    0.508852   12.521033 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      0.562668    0.000216   12.521249 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003658    0.277398    0.218459   12.739708 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.277398    0.000070   12.739779 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.739779   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006297   24.959097 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772   25.531868 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000892   25.532761 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.282761   clock uncertainty
                                  0.000000   25.282761   clock reconvergence pessimism
                                 -0.467340   24.815422   library setup time
                                             24.815422   data required time
---------------------------------------------------------------------------------------------
                                             24.815422   data required time
                                            -12.739779   data arrival time
---------------------------------------------------------------------------------------------
                                             12.075643   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572423    0.000600    9.864360 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031922    0.897457    0.903832   10.768192 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.897457    0.000836   10.769028 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017869    0.546069    0.747979   11.517007 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.546069    0.000245   11.517252 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005017    0.637534    0.556458   12.073710 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      0.637534    0.000049   12.073759 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002902    0.492525    0.458643   12.532402 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.492525    0.000028   12.532431 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.532431   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333   24.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577364   25.536497 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000682   25.537178 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287180   clock uncertainty
                                  0.000000   25.287180   clock reconvergence pessimism
                                 -0.533508   24.753672   library setup time
                                             24.753672   data required time
---------------------------------------------------------------------------------------------
                                             24.753672   data required time
                                            -12.532431   data arrival time
---------------------------------------------------------------------------------------------
                                             12.221241   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572423    0.000600    9.864360 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031922    0.897457    0.903832   10.768192 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.897460    0.000936   10.769128 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029374    0.563032    0.946334   11.715462 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.563035    0.000752   11.716214 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011439    0.517919    0.448061   12.164275 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      0.517919    0.000115   12.164391 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003364    0.365169    0.308708   12.473099 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.365169    0.000036   12.473135 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.473135   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006345   24.959145 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586601   25.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000673   25.546419 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.296419   clock uncertainty
                                  0.000000   25.296419   clock reconvergence pessimism
                                 -0.490768   24.805651   library setup time
                                             24.805651   data required time
---------------------------------------------------------------------------------------------
                                             24.805651   data required time
                                            -12.473135   data arrival time
---------------------------------------------------------------------------------------------
                                             12.332517   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625469    0.001533   10.756558 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030188    0.570673    0.869537   11.626096 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.570673    0.000504   11.626599 v _1755_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006061    0.386238    0.352169   11.978768 ^ _1755_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1134_ (net)
                      0.386238    0.000070   11.978839 ^ _1756_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009613    0.545826    0.400047   12.378886 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.545826    0.000133   12.379019 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.379019   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005835   24.958635 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581661   25.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000481   25.540777 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.290779   clock uncertainty
                                  0.000000   25.290779   clock reconvergence pessimism
                                 -0.549049   24.741730   library setup time
                                             24.741730   data required time
---------------------------------------------------------------------------------------------
                                             24.741730   data required time
                                            -12.379019   data arrival time
---------------------------------------------------------------------------------------------
                                             12.362710   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896556    0.001394    9.099535 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032838    0.922366    0.982878   10.082413 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.922369    0.000974   10.083386 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033210    0.618422    0.993007   11.076394 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.618422    0.000441   11.076835 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036775    0.666644    0.933656   12.010490 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.666656    0.001587   12.012078 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003020    0.435918    0.400227   12.412305 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.435918    0.000029   12.412334 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.412334   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006297   24.959097 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772   25.531868 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000865   25.532734 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.282734   clock uncertainty
                                  0.000000   25.282734   clock reconvergence pessimism
                                 -0.465292   24.817444   library setup time
                                             24.817444   data required time
---------------------------------------------------------------------------------------------
                                             24.817444   data required time
                                            -12.412334   data arrival time
---------------------------------------------------------------------------------------------
                                             12.405108   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572423    0.000600    9.864360 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031922    0.897457    0.903832   10.768192 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.897460    0.000936   10.769128 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029374    0.563032    0.946334   11.715462 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.563032    0.000405   11.715867 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011911    0.525896    0.455993   12.171860 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      0.525896    0.000266   12.172126 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002924    0.255649    0.200149   12.372275 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.255649    0.000029   12.372304 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.372304   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006345   24.959145 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586601   25.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000327   25.546072 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.296074   clock uncertainty
                                  0.000000   25.296074   clock reconvergence pessimism
                                 -0.456380   24.839693   library setup time
                                             24.839693   data required time
---------------------------------------------------------------------------------------------
                                             24.839693   data required time
                                            -12.372304   data arrival time
---------------------------------------------------------------------------------------------
                                             12.467389   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572423    0.000600    9.864360 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031922    0.897457    0.903832   10.768192 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.897457    0.000836   10.769028 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017869    0.546069    0.747979   11.517007 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.546069    0.000433   11.517441 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013603    0.575224    0.479599   11.997039 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      0.575224    0.000231   11.997271 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004006    0.367253    0.324444   12.321714 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.367253    0.000076   12.321791 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.321791   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006345   24.959145 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586601   25.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000396   25.546143 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.296143   clock uncertainty
                                  0.000000   25.296143   clock reconvergence pessimism
                                 -0.491423   24.804720   library setup time
                                             24.804720   data required time
---------------------------------------------------------------------------------------------
                                             24.804720   data required time
                                            -12.321791   data arrival time
---------------------------------------------------------------------------------------------
                                             12.482930   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625467    0.001354   10.756379 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.382711    0.580996   11.337375 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.382711    0.000099   11.337475 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011199    0.965101    0.716396   12.053870 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.965101    0.000212   12.054083 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003478    0.333407    0.252484   12.306567 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.333407    0.000037   12.306604 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.306604   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005835   24.958635 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581661   25.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000467   25.540764 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.290764   clock uncertainty
                                  0.000000   25.290764   clock reconvergence pessimism
                                 -0.482379   24.808386   library setup time
                                             24.808386   data required time
---------------------------------------------------------------------------------------------
                                             24.808386   data required time
                                            -12.306604   data arrival time
---------------------------------------------------------------------------------------------
                                             12.501781   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804371    0.002139   10.562944 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.025588    1.032736    0.761811   11.324756 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0707_ (net)
                      1.032736    0.000542   11.325297 ^ _1313_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004992    0.482066    0.350588   11.675885 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      0.482066    0.000052   11.675938 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006984    0.731934    0.605050   12.280988 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.731934    0.000179   12.281168 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.281168   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004611   24.957411 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129   25.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001554   25.535095 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.285095   clock uncertainty
                                  0.000000   25.285095   clock reconvergence pessimism
                                 -0.494840   24.790257   library setup time
                                             24.790257   data required time
---------------------------------------------------------------------------------------------
                                             24.790257   data required time
                                            -12.281168   data arrival time
---------------------------------------------------------------------------------------------
                                             12.509089   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000633    9.215847 v _1245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.020452    0.814481    0.734334    9.950181 ^ _1245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0649_ (net)
                      0.814481    0.000139    9.950320 ^ _1248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.015452    0.697476    0.464972   10.415292 v _1248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0652_ (net)
                      0.697476    0.000435   10.415728 v _1261_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.018993    1.354049    0.909279   11.325006 ^ _1261_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0663_ (net)
                      1.354049    0.000340   11.325346 ^ _1263_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004817    0.541955    0.359676   11.685022 v _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      0.541955    0.000091   11.685113 v _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005552    0.682866    0.571983   12.257096 ^ _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.682866    0.000120   12.257216 ^ _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.257216   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006549   24.959349 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762   25.541111 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000348   25.541460 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.291460   clock uncertainty
                                  0.000000   25.291460   clock reconvergence pessimism
                                 -0.490026   24.801434   library setup time
                                             24.801434   data required time
---------------------------------------------------------------------------------------------
                                             24.801434   data required time
                                            -12.257216   data arrival time
---------------------------------------------------------------------------------------------
                                             12.544218   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625469    0.001533   10.756558 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030188    0.570673    0.869537   11.626096 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.570673    0.000385   11.626481 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004462    0.784233    0.540820   12.167301 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.784233    0.000089   12.167390 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.167390   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005835   24.958635 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581661   25.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000838   25.541134 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.291136   clock uncertainty
                                  0.000000   25.291136   clock reconvergence pessimism
                                 -0.496607   24.794529   library setup time
                                             24.794529   data required time
---------------------------------------------------------------------------------------------
                                             24.794529   data required time
                                            -12.167390   data arrival time
---------------------------------------------------------------------------------------------
                                             12.627138   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625467    0.001354   10.756379 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010824    0.382711    0.580996   11.337375 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.382711    0.000099   11.337475 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011199    0.965101    0.716396   12.053870 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.965101    0.000202   12.054071 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.054071   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005835   24.958635 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581661   25.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000352   25.540648 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.290649   clock uncertainty
                                  0.000000   25.290649   clock reconvergence pessimism
                                 -0.508255   24.782394   library setup time
                                             24.782394   data required time
---------------------------------------------------------------------------------------------
                                             24.782394   data required time
                                            -12.054071   data arrival time
---------------------------------------------------------------------------------------------
                                             12.728322   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002979   10.012061 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.047876    0.804369    0.548745   10.560806 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.804369    0.001291   10.562097 v _1294_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.015922    0.685523    0.597431   11.159528 ^ _1294_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0692_ (net)
                      0.685523    0.000136   11.159664 ^ _1296_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005576    0.505363    0.330678   11.490341 v _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      0.505363    0.000151   11.490493 v _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005142    0.645641    0.553026   12.043518 ^ _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.645641    0.000106   12.043624 ^ _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.043624   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468   24.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437   25.538704 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293061    0.001615   25.540319 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.290319   clock uncertainty
                                  0.000000   25.290319   clock reconvergence pessimism
                                 -0.487688   24.802631   library setup time
                                             24.802631   data required time
---------------------------------------------------------------------------------------------
                                             24.802631   data required time
                                            -12.043624   data arrival time
---------------------------------------------------------------------------------------------
                                             12.759007   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625469    0.001533   10.756558 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030188    0.570673    0.869537   11.626096 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.570673    0.000363   11.626459 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003076    0.436250    0.377177   12.003635 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.436250    0.000031   12.003667 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.003667   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005835   24.958635 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581661   25.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000675   25.540972 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.290972   clock uncertainty
                                  0.000000   25.290972   clock reconvergence pessimism
                                 -0.462682   24.828289   library setup time
                                             24.828289   data required time
---------------------------------------------------------------------------------------------
                                             24.828289   data required time
                                            -12.003667   data arrival time
---------------------------------------------------------------------------------------------
                                             12.824622   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002654   10.011736 ^ _1280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013611    0.645642    0.464980   10.476716 v _1280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0680_ (net)
                      0.645642    0.000283   10.476999 v _1285_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.014918    0.634203    0.566963   11.043962 ^ _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.634203    0.000338   11.044300 ^ _1286_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007585    0.464778    0.361831   11.406131 v _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      0.464778    0.000168   11.406299 v _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005739    0.666234    0.564036   11.970334 ^ _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.666234    0.000117   11.970451 ^ _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.970451   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005983   24.958782 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870   25.538652 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001158   25.539810 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.289812   clock uncertainty
                                  0.000000   25.289812   clock reconvergence pessimism
                                 -0.489538   24.800272   library setup time
                                             24.800272   data required time
---------------------------------------------------------------------------------------------
                                             24.800272   data required time
                                            -11.970451   data arrival time
---------------------------------------------------------------------------------------------
                                             12.829822   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000633    9.215847 v _1245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.020452    0.814481    0.734334    9.950181 ^ _1245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0649_ (net)
                      0.814481    0.000139    9.950320 ^ _1248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.015452    0.697476    0.464972   10.415292 v _1248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0652_ (net)
                      0.697476    0.000340   10.415632 v _1253_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011888    0.566332    0.530974   10.946607 ^ _1253_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0656_ (net)
                      0.566332    0.000170   10.946776 ^ _1254_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004506    0.471502    0.300584   11.247360 v _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      0.471502    0.000044   11.247404 v _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003647    0.561297    0.500859   11.748263 ^ _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.561297    0.000068   11.748331 ^ _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.748331   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006549   24.959349 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762   25.541111 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000398   25.541510 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.291510   clock uncertainty
                                  0.000000   25.291510   clock reconvergence pessimism
                                 -0.482195   24.809315   library setup time
                                             24.809315   data required time
---------------------------------------------------------------------------------------------
                                             24.809315   data required time
                                            -11.748331   data arrival time
---------------------------------------------------------------------------------------------
                                             13.060983   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000271    8.220170 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025701    0.783319    0.841021    9.061191 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.783319    0.000537    9.061728 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036103    1.074300    0.956221   10.017948 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      1.074300    0.000267   10.018216 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024334    0.746834    0.820473   10.838689 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.746834    0.000181   10.838870 ^ _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005681    0.662442    0.361644   11.200514 v _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      0.662442    0.000066   11.200580 v _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003286    0.588748    0.522118   11.722698 ^ _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.588748    0.000036   11.722733 ^ _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.722733   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333   24.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577364   25.536497 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000934   25.537430 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287432   clock uncertainty
                                  0.000000   25.287432   clock reconvergence pessimism
                                 -0.485322   24.802109   library setup time
                                             24.802109   data required time
---------------------------------------------------------------------------------------------
                                             24.802109   data required time
                                            -11.722733   data arrival time
---------------------------------------------------------------------------------------------
                                             13.079376   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000271    8.220170 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025701    0.783319    0.841021    9.061191 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.783319    0.000537    9.061728 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036103    1.074300    0.956221   10.017948 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      1.074300    0.000267   10.018216 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024334    0.746834    0.820473   10.838689 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.746834    0.000180   10.838869 ^ _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005578    0.421243    0.359840   11.198709 v _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      0.421243    0.000063   11.198772 v _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003755    0.567343    0.495259   11.694031 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.567343    0.000040   11.694071 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.694071   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333   24.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577364   25.536497 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001016   25.537512 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287514   clock uncertainty
                                  0.000000   25.287514   clock reconvergence pessimism
                                 -0.483949   24.803564   library setup time
                                             24.803564   data required time
---------------------------------------------------------------------------------------------
                                             24.803564   data required time
                                            -11.694071   data arrival time
---------------------------------------------------------------------------------------------
                                             13.109493   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000271    8.220170 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025701    0.783319    0.841021    9.061191 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.783319    0.000537    9.061728 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036103    1.074300    0.956221   10.017948 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      1.074300    0.000267   10.018216 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024334    0.746834    0.820473   10.838689 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.746834    0.000335   10.839024 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002902    0.234812    0.582794   11.421818 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.234812    0.000028   11.421846 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.421846   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333   24.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577364   25.536497 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001192   25.537687 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287689   clock uncertainty
                                  0.000000   25.287689   clock reconvergence pessimism
                                 -0.432108   24.855581   library setup time
                                             24.855581   data required time
---------------------------------------------------------------------------------------------
                                             24.855581   data required time
                                            -11.421846   data arrival time
---------------------------------------------------------------------------------------------
                                             13.433736   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000271    8.220170 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025701    0.783319    0.841021    9.061191 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.783319    0.000537    9.061728 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036103    1.074300    0.956221   10.017948 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      1.074300    0.000267   10.018216 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024334    0.746834    0.820473   10.838689 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.746834    0.000298   10.838986 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002799    0.232080    0.580918   11.419905 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.232080    0.000028   11.419932 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.419932   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333   24.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577364   25.536497 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001121   25.537617 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287619   clock uncertainty
                                  0.000000   25.287619   clock reconvergence pessimism
                                 -0.431585   24.856033   library setup time
                                             24.856033   data required time
---------------------------------------------------------------------------------------------
                                             24.856033   data required time
                                            -11.419932   data arrival time
---------------------------------------------------------------------------------------------
                                             13.436101   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572421    0.000259    9.864020 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033997    0.625457    0.891006   10.755026 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.625472    0.001689   10.756715 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002853    0.663368    0.488169   11.244884 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.663368    0.000028   11.244912 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.244912   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005956   24.958755 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591339   25.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308207    0.002302   25.552397 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.302397   clock uncertainty
                                  0.000000   25.302397   clock reconvergence pessimism
                                 -0.485154   24.817244   library setup time
                                             24.817244   data required time
---------------------------------------------------------------------------------------------
                                             24.817244   data required time
                                            -11.244912   data arrival time
---------------------------------------------------------------------------------------------
                                             13.572332   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896549    0.000183    9.098324 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018970    0.572421    0.765437    9.863761 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.572423    0.000600    9.864360 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031922    0.897457    0.903832   10.768192 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.897457    0.000540   10.768732 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003179    0.477229    0.465434   11.234166 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.477229    0.000057   11.234222 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.234222   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333   24.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577364   25.536497 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000730   25.537226 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287228   clock uncertainty
                                  0.000000   25.287228   clock reconvergence pessimism
                                 -0.470410   24.816818   library setup time
                                             24.816818   data required time
---------------------------------------------------------------------------------------------
                                             24.816818   data required time
                                            -11.234222   data arrival time
---------------------------------------------------------------------------------------------
                                             13.582595   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000782    9.215996 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.042618    0.975476    0.793086   10.009082 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.975479    0.002654   10.011736 ^ _1280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013611    0.645642    0.464980   10.476716 v _1280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0680_ (net)
                      0.645642    0.000242   10.476957 v _1281_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004214    0.372400    0.376606   10.853563 ^ _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      0.372400    0.000039   10.853602 ^ _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004739    0.399749    0.336621   11.190224 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.399749    0.000103   11.190327 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.190327   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005983   24.958782 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870   25.538652 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000981   25.539633 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.289635   clock uncertainty
                                  0.000000   25.289635   clock reconvergence pessimism
                                 -0.503696   24.785938   library setup time
                                             24.785938   data required time
---------------------------------------------------------------------------------------------
                                             24.785938   data required time
                                            -11.190327   data arrival time
---------------------------------------------------------------------------------------------
                                             13.595612   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.000848    1.534389 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004884    0.263970    1.403067    2.937456 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.263970    0.000057    2.937512 ^ fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016503    0.534959    0.574367    3.511880 ^ fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.534959    0.000231    3.512111 ^ fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028285    0.862928    0.812465    4.324576 ^ fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.862928    0.000440    4.325016 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074489    0.588394    0.854319    5.179335 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.588399    0.000957    5.180292 ^ debug_dco_word[18] (out)
                                              5.180292   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -5.180292   data arrival time
---------------------------------------------------------------------------------------------
                                             13.769708   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000999    8.220898 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036649    1.089751    0.987733    9.208631 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      1.089751    0.000900    9.209530 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027071    0.820011    0.864002   10.073532 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.820011    0.000734   10.074266 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009748    0.465579    0.360681   10.434947 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.465579    0.000166   10.435114 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005487    0.653345    0.556482   10.991595 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.653345    0.000116   10.991712 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.991712   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005956   24.958755 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591339   25.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308203    0.000998   25.551092 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301094   clock uncertainty
                                  0.000000   25.301094   clock reconvergence pessimism
                                 -0.484502   24.816591   library setup time
                                             24.816591   data required time
---------------------------------------------------------------------------------------------
                                             24.816591   data required time
                                            -10.991712   data arrival time
---------------------------------------------------------------------------------------------
                                             13.824881   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000999    8.220898 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036649    1.089751    0.987733    9.208631 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      1.089751    0.000900    9.209530 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027071    0.820011    0.864002   10.073532 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.820011    0.000734   10.074266 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009748    0.465579    0.360681   10.434947 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.465579    0.000178   10.435125 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004442    0.626484    0.524443   10.959568 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.626484    0.000091   10.959660 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.959660   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005956   24.958755 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591339   25.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000954   25.551048 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301048   clock uncertainty
                                  0.000000   25.301048   clock reconvergence pessimism
                                 -0.482752   24.818298   library setup time
                                             24.818298   data required time
---------------------------------------------------------------------------------------------
                                             24.818298   data required time
                                            -10.959660   data arrival time
---------------------------------------------------------------------------------------------
                                             13.858638   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000999    8.220898 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036649    1.089751    0.987733    9.208631 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      1.089751    0.000900    9.209530 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027071    0.820011    0.864002   10.073532 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.820011    0.000445   10.073977 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004795    0.566210    0.349422   10.423399 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      0.566210    0.000091   10.423491 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003003    0.536917    0.497692   10.921183 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.536917    0.000030   10.921213 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.921213   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005835   24.958635 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581661   25.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000405   25.540701 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.290701   clock uncertainty
                                  0.000000   25.290701   clock reconvergence pessimism
                                 -0.478516   24.812185   library setup time
                                             24.812185   data required time
---------------------------------------------------------------------------------------------
                                             24.812185   data required time
                                            -10.921213   data arrival time
---------------------------------------------------------------------------------------------
                                             13.890972   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947442    0.001513    8.120989 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.031808    0.896549    0.977153    9.098141 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.896556    0.001394    9.099535 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.032838    0.922366    0.982878   10.082413 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.922376    0.001685   10.084098 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012091    0.581727    0.558872   10.642969 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      0.581727    0.000106   10.643075 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004735    0.304768    0.241327   10.884402 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.304768    0.000092   10.884495 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.884495   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006549   24.959349 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762   25.541111 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000407   25.541517 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.291519   clock uncertainty
                                  0.000000   25.291519   clock reconvergence pessimism
                                 -0.473341   24.818178   library setup time
                                             24.818178   data required time
---------------------------------------------------------------------------------------------
                                             24.818178   data required time
                                            -10.884495   data arrival time
---------------------------------------------------------------------------------------------
                                             13.933684   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000358    3.751708 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006622    0.284814    0.493682    4.245391 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.284814    0.000125    4.245516 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.077020    0.599946    0.740374    4.985890 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.599948    0.001821    4.987711 ^ debug_dco_word[0] (out)
                                              4.987711   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.987711   data arrival time
---------------------------------------------------------------------------------------------
                                             13.962289   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000633    9.215847 v _1245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.020452    0.814481    0.734334    9.950181 ^ _1245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0649_ (net)
                      0.814481    0.000393    9.950574 ^ _1249_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006310    0.645631    0.303997   10.254571 v _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      0.645631    0.000081   10.254652 v _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002928    0.553641    0.508167   10.762818 ^ _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.553641    0.000029   10.762848 ^ _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.762848   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006549   24.959349 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762   25.541111 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000684   25.541796 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.291796   clock uncertainty
                                  0.000000   25.291796   clock reconvergence pessimism
                                 -0.481093   24.810703   library setup time
                                             24.810703   data required time
---------------------------------------------------------------------------------------------
                                             24.810703   data required time
                                            -10.762848   data arrival time
---------------------------------------------------------------------------------------------
                                             14.047855   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861044    0.004782    6.874882 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007808    0.415933    0.350196    7.225078 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.415933    0.000187    7.225266 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.033882    0.947434    0.894210    8.119475 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.947434    0.000219    8.119695 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020045    0.599070    0.792985    8.912680 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.599070    0.000111    8.912790 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.046497    0.813302    1.022346    9.935137 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.813325    0.002436    9.937572 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003386    0.937640    0.792633   10.730206 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.937640    0.000064   10.730269 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.730269   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548339    0.004356   24.957155 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055228    0.292576    0.581236   25.538391 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.292576    0.000787   25.539179 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.289179   clock uncertainty
                                  0.000000   25.289179   clock reconvergence pessimism
                                 -0.506604   24.782576   library setup time
                                             24.782576   data required time
---------------------------------------------------------------------------------------------
                                             24.782576   data required time
                                            -10.730269   data arrival time
---------------------------------------------------------------------------------------------
                                             14.052305   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069202    0.001197    8.221096 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028228    0.850762    0.879808    9.100904 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.850767    0.001154    9.102058 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011337    0.476185    0.349409    9.451467 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.476185    0.000200    9.451667 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024577    0.709276    0.764475   10.216141 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.709276    0.000382   10.216523 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003553    0.702817    0.543814   10.760337 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.702817    0.000068   10.760406 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.760406   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005956   24.958755 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591339   25.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308205    0.001851   25.551945 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301947   clock uncertainty
                                  0.000000   25.301947   clock reconvergence pessimism
                                 -0.487724   24.814222   library setup time
                                             24.814222   data required time
---------------------------------------------------------------------------------------------
                                             24.814222   data required time
                                            -10.760406   data arrival time
---------------------------------------------------------------------------------------------
                                             14.053817   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000271    8.220170 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025701    0.783319    0.841021    9.061191 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.783319    0.000537    9.061728 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036103    1.074300    0.956221   10.017948 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      1.074300    0.000738   10.018686 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003546    0.207900    0.752840   10.771526 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.207900    0.000066   10.771592 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.771592   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333   24.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577364   25.536497 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001041   25.537537 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287539   clock uncertainty
                                  0.000000   25.287539   clock reconvergence pessimism
                                 -0.447442   24.840096   library setup time
                                             24.840096   data required time
---------------------------------------------------------------------------------------------
                                             24.840096   data required time
                                            -10.771592   data arrival time
---------------------------------------------------------------------------------------------
                                             14.068503   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.000397    7.231874 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031567    0.941715    0.966553    8.198427 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.941715    0.000655    8.199082 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.041704    1.225374    1.055139    9.254222 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      1.225374    0.000830    9.255053 ^ fanout344/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021183    0.663514    0.785787   10.040838 ^ fanout344/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net344 (net)
                      0.663514    0.000477   10.041316 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003516    0.206877    0.731786   10.773102 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.206877    0.000067   10.773169 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.773169   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005983   24.958782 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870   25.538652 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000787   25.539440 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.289440   clock uncertainty
                                  0.000000   25.289440   clock reconvergence pessimism
                                 -0.446539   24.842901   library setup time
                                             24.842901   data required time
---------------------------------------------------------------------------------------------
                                             24.842901   data required time
                                            -10.773169   data arrival time
---------------------------------------------------------------------------------------------
                                             14.069734   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069202    0.001197    8.221096 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028228    0.850762    0.879808    9.100904 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.850767    0.001154    9.102058 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011337    0.476185    0.349409    9.451467 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.476185    0.000200    9.451667 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024577    0.709276    0.764475   10.216141 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.709276    0.000362   10.216503 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002951    0.656727    0.517442   10.733946 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.656727    0.000030   10.733975 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.733975   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005956   24.958755 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591339   25.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308207    0.002260   25.552353 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.302355   clock uncertainty
                                  0.000000   25.302355   clock reconvergence pessimism
                                 -0.484721   24.817633   library setup time
                                             24.817633   data required time
---------------------------------------------------------------------------------------------
                                             24.817633   data required time
                                            -10.733975   data arrival time
---------------------------------------------------------------------------------------------
                                             14.083657   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000887    1.532758 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012801    0.459201    1.530824    3.063582 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.459201    0.000192    3.063774 ^ fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031353    0.945467    0.847546    3.911320 ^ fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.945467    0.000554    3.911874 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074910    0.592092    0.871553    4.783427 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.592094    0.001511    4.784938 ^ debug_dco_word[5] (out)
                                              4.784938   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.784938   data arrival time
---------------------------------------------------------------------------------------------
                                             14.165062   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069202    0.001197    8.221096 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028228    0.850762    0.879808    9.100904 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.850767    0.001154    9.102058 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011337    0.476185    0.349409    9.451467 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.476185    0.000200    9.451667 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024577    0.709276    0.764475   10.216141 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.709276    0.000258   10.216398 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003777    0.472873    0.436232   10.652631 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.472873    0.000076   10.652707 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.652707   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005956   24.958755 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591339   25.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308204    0.001682   25.551777 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301777   clock uncertainty
                                  0.000000   25.301777   clock reconvergence pessimism
                                 -0.464786   24.836992   library setup time
                                             24.836992   data required time
---------------------------------------------------------------------------------------------
                                             24.836992   data required time
                                            -10.652707   data arrival time
---------------------------------------------------------------------------------------------
                                             14.184284   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069202    0.001197    8.221096 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028228    0.850762    0.879808    9.100904 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.850767    0.001154    9.102058 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011337    0.476185    0.349409    9.451467 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.476185    0.000200    9.451667 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024577    0.709276    0.764475   10.216141 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.709276    0.000229   10.216371 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003562    0.467711    0.429146   10.645515 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.467711    0.000040   10.645555 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.645555   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005956   24.958755 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591339   25.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308203    0.001316   25.551411 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301411   clock uncertainty
                                  0.000000   25.301411   clock reconvergence pessimism
                                 -0.463979   24.837433   library setup time
                                             24.837433   data required time
---------------------------------------------------------------------------------------------
                                             24.837433   data required time
                                            -10.645555   data arrival time
---------------------------------------------------------------------------------------------
                                             14.191876   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000271    8.220170 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025701    0.783319    0.841021    9.061191 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.783319    0.000537    9.061728 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036103    1.074300    0.956221   10.017948 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      1.074300    0.000747   10.018696 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003135    0.247422    0.630382   10.649077 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.247422    0.000032   10.649110 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.649110   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333   24.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577364   25.536497 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000700   25.537197 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.287197   clock uncertainty
                                  0.000000   25.287197   clock reconvergence pessimism
                                 -0.434181   24.853016   library setup time
                                             24.853016   data required time
---------------------------------------------------------------------------------------------
                                             24.853016   data required time
                                            -10.649110   data arrival time
---------------------------------------------------------------------------------------------
                                             14.203907   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000271    8.220170 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025701    0.783319    0.841021    9.061191 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.783319    0.000537    9.061728 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036103    1.074300    0.956221   10.017948 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      1.074300    0.000989   10.018937 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003436    0.255350    0.635876   10.654814 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.255350    0.000037   10.654851 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.654851   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005956   24.958755 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591339   25.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308206    0.002037   25.552132 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.302134   clock uncertainty
                                  0.000000   25.302134   clock reconvergence pessimism
                                 -0.430791   24.871342   library setup time
                                             24.871342   data required time
---------------------------------------------------------------------------------------------
                                             24.871342   data required time
                                            -10.654851   data arrival time
---------------------------------------------------------------------------------------------
                                             14.216491   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006299    0.959098 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772    1.531870 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000733    1.532604 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012756    0.458079    1.530142    3.062745 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.458079    0.000102    3.062847 ^ fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026147    0.805176    0.766434    3.829281 ^ fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.805176    0.000361    3.829642 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074470    0.587693    0.843258    4.672900 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.587696    0.000759    4.673660 ^ debug_dco_word[6] (out)
                                              4.673660   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.673660   data arrival time
---------------------------------------------------------------------------------------------
                                             14.276340   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069202    0.001197    8.221096 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028228    0.850762    0.879808    9.100904 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.850767    0.001154    9.102058 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011337    0.476185    0.349409    9.451467 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.476185    0.000082    9.451549 v fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011314    0.380935    0.553849   10.005398 v fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.380935    0.000101   10.005499 v _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003196    0.536270    0.470731   10.476230 ^ _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.536270    0.000034   10.476264 ^ _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.476264   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005956   24.958755 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591339   25.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000741   25.550835 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.300837   clock uncertainty
                                  0.000000   25.300837   clock reconvergence pessimism
                                 -0.474694   24.826141   library setup time
                                             24.826141   data required time
---------------------------------------------------------------------------------------------
                                             24.826141   data required time
                                            -10.476264   data arrival time
---------------------------------------------------------------------------------------------
                                             14.349878   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069202    0.001197    8.221096 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028228    0.850762    0.879808    9.100904 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.850767    0.001154    9.102058 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011337    0.476185    0.349409    9.451467 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.476185    0.000082    9.451549 v fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011314    0.380935    0.553849   10.005398 v fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.380935    0.000137   10.005534 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003460    0.688179    0.440793   10.446327 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.688179    0.000067   10.446394 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.446394   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005835   24.958635 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581661   25.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000771   25.541067 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.291067   clock uncertainty
                                  0.000000   25.291067   clock reconvergence pessimism
                                 -0.490421   24.800648   library setup time
                                             24.800648   data required time
---------------------------------------------------------------------------------------------
                                             24.800648   data required time
                                            -10.446394   data arrival time
---------------------------------------------------------------------------------------------
                                             14.354254   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000917    1.551486 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.047999    1.388137    2.082105    3.633592 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      1.388149    0.002245    3.635837 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075539    0.602795    0.942151    4.577988 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.602797    0.001625    4.579613 ^ debug_dco_word[28] (out)
                                              4.579613   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.579613   data arrival time
---------------------------------------------------------------------------------------------
                                             14.370386   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001112    1.551681 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.045303    1.315607    2.040818    3.592500 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      1.315612    0.001533    3.594033 ^ output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073774    0.590222    0.925320    4.519353 ^ output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.590222    0.000856    4.520209 ^ debug_dco_word[30] (out)
                                              4.520209   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.520209   data arrival time
---------------------------------------------------------------------------------------------
                                             14.429790   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001180    1.551749 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.039323    1.154078    1.947991    3.499740 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      1.154085    0.001600    3.501341 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073579    0.586614    0.901978    4.403319 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.586614    0.000839    4.404158 ^ debug_dco_word[31] (out)
                                              4.404158   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.404158   data arrival time
---------------------------------------------------------------------------------------------
                                             14.545841   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000875    1.541987 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.037958    1.155162    1.923719    3.465705 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      1.155162    0.000491    3.466196 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074338    0.591219    0.905278    4.371474 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.591219    0.000756    4.372231 ^ debug_dco_word[7] (out)
                                              4.372231   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.372231   data arrival time
---------------------------------------------------------------------------------------------
                                             14.577768   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.000397    7.231874 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031567    0.941715    0.966553    8.198427 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.941715    0.000655    8.199082 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.041704    1.225374    1.055139    9.254222 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      1.225387    0.002293    9.256515 ^ _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006174    0.484828    0.388503    9.645018 v _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      0.484828    0.000076    9.645094 v _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003029    0.550585    0.484079   10.129173 ^ _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.550585    0.000030   10.129204 ^ _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.129204   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548384    0.006297   24.959097 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051641    0.281966    0.572772   25.531868 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.281966    0.000744   25.532614 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.282614   clock uncertainty
                                  0.000000   25.282614   clock reconvergence pessimism
                                 -0.483414   24.799200   library setup time
                                             24.799200   data required time
---------------------------------------------------------------------------------------------
                                             24.799200   data required time
                                            -10.129204   data arrival time
---------------------------------------------------------------------------------------------
                                             14.669996   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000409    1.546155 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033170    0.990228    1.850577    3.396732 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.990228    0.000970    3.397703 ^ output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074295    0.588751    0.878214    4.275916 ^ output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.588751    0.000749    4.276665 ^ debug_dco_word[2] (out)
                                              4.276665   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.276665   data arrival time
---------------------------------------------------------------------------------------------
                                             14.673335   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000559    1.546305 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032630    0.975922    1.842237    3.388543 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.975926    0.001007    3.389549 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074783    0.591538    0.876888    4.266437 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.591540    0.001539    4.267976 ^ debug_dco_word[3] (out)
                                              4.267976   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.267976   data arrival time
---------------------------------------------------------------------------------------------
                                             14.682023   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.000359    1.536856 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033074    0.987725    1.846514    3.383370 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.987725    0.000861    3.384231 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075002    0.593496    0.880596    4.264826 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.593496    0.000759    4.265585 ^ debug_dco_word[1] (out)
                                              4.265585   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.265585   data arrival time
---------------------------------------------------------------------------------------------
                                             14.684414   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000875    1.560015 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031002    0.932783    1.822346    3.382360 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.932783    0.000825    3.383186 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074477    0.589178    0.867849    4.251034 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.589182    0.000797    4.251831 ^ debug_dco_word[27] (out)
                                              4.251831   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.251831   data arrival time
---------------------------------------------------------------------------------------------
                                             14.698169   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.000350    1.539004 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031033    0.933572    1.815727    3.354731 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.933572    0.000606    3.355337 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074520    0.589398    0.868059    4.223396 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.589403    0.000956    4.224352 ^ debug_dco_word[10] (out)
                                              4.224352   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.224352   data arrival time
---------------------------------------------------------------------------------------------
                                             14.725647   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548349    0.004949    0.957749 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052687    0.285082    0.575291    1.533040 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.285082    0.000399    1.533439 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030116    0.909270    1.800256    3.333695 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.909270    0.000528    3.334223 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074140    0.586812    0.861862    4.196085 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.586817    0.000921    4.197006 ^ debug_dco_word[20] (out)
                                              4.197006   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.197006   data arrival time
---------------------------------------------------------------------------------------------
                                             14.752993   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.340786    1.459196    3.000281 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.340786    0.000140    3.000421 ^ fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.588537    0.621006    3.621426 ^ fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.588537    0.000331    3.621757 ^ fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.469150    0.595286    4.217043 ^ fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.469150    0.000282    4.217326 ^ fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.488444    0.585949    4.803274 ^ fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.488444    0.000179    4.803453 ^ fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.740708    0.738057    5.541510 ^ fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.740708    0.000452    5.541962 ^ fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.402656    0.573924    6.115886 ^ fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.402656    0.000181    6.116066 ^ fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.692946    0.693930    6.809997 ^ fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.692946    0.000135    6.810132 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.324904    0.277092    7.087224 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.324904    0.000113    7.087337 v fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    0.756330    0.895232    7.982569 v fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.756335    0.001066    7.983634 v fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.586288    0.919982    8.903617 v fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.586291    0.000766    8.904384 v _2004_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005575    0.856828    0.593571    9.497953 ^ _2004_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0348_ (net)
                      0.856828    0.000056    9.498010 ^ _2005_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007381    0.490886    0.382115    9.880124 v _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.490886    0.000163    9.880287 v _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002840    0.237298    0.222016   10.102304 ^ _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.237298    0.000028   10.102331 ^ _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.102331   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005835   24.958635 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581661   25.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000789   25.541084 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.291086   clock uncertainty
                                  0.000000   25.291086   clock reconvergence pessimism
                                 -0.431387   24.859699   library setup time
                                             24.859699   data required time
---------------------------------------------------------------------------------------------
                                             24.859699   data required time
                                            -10.102331   data arrival time
---------------------------------------------------------------------------------------------
                                             14.757368   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005958    0.958758 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591337    1.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308203    0.000998    1.551093 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.028606    0.869265    1.781922    3.333015 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.869265    0.000888    3.333903 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073780    0.584158    0.852708    4.186610 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.584159    0.000901    4.187511 ^ lock_detect (out)
                                              4.187511   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.187511   data arrival time
---------------------------------------------------------------------------------------------
                                             14.762488   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286395    0.001324    1.534865 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029535    0.893908    1.791573    3.326438 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.893908    0.000509    3.326947 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073529    0.582934    0.856472    4.183419 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.582934    0.000854    4.184272 ^ debug_dco_word[16] (out)
                                              4.184272   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.184272   data arrival time
---------------------------------------------------------------------------------------------
                                             14.765727   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000782    1.524690 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029436    0.891291    1.787199    3.311889 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.891291    0.000531    3.312420 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074688    0.590137    0.860658    4.173078 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.590137    0.000874    4.173952 ^ debug_dco_word[24] (out)
                                              4.173952   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.173952   data arrival time
---------------------------------------------------------------------------------------------
                                             14.776048   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001053    1.539707 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028326    0.861975    1.773987    3.313694 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.861975    0.000417    3.314112 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074715    0.589946    0.855031    4.169142 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.589946    0.000990    4.170132 ^ debug_dco_word[12] (out)
                                              4.170132   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.170132   data arrival time
---------------------------------------------------------------------------------------------
                                             14.779866   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000718    1.537873 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027469    0.839241    1.760452    3.298325 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.839241    0.000556    3.298881 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075319    0.593696    0.852616    4.151497 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.593698    0.001705    4.153203 ^ debug_dco_word[23] (out)
                                              4.153203   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.153203   data arrival time
---------------------------------------------------------------------------------------------
                                             14.796797   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006346    0.959146 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586600    1.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000703    1.546449 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026433    0.811823    1.746670    3.293119 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.811823    0.000507    3.293626 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074623    0.588547    0.844654    4.138280 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.588549    0.001476    4.139756 ^ debug_dco_word[4] (out)
                                              4.139756   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.139756   data arrival time
---------------------------------------------------------------------------------------------
                                             14.810244   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548355    0.005204    0.958004 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.048728    0.273358    0.565905    1.523908 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.273358    0.000708    1.524617 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026209    0.805843    1.737267    3.261883 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.805843    0.000490    3.262373 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074669    0.589037    0.844129    4.106503 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.589037    0.000858    4.107360 ^ debug_dco_word[25] (out)
                                              4.107360   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.107360   data arrival time
---------------------------------------------------------------------------------------------
                                             14.842640   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000271    8.220170 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025701    0.783319    0.841021    9.061191 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.783319    0.000472    9.061662 ^ _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004878    0.544211    0.349261    9.410923 v _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      0.544211    0.000049    9.410972 v _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004407    0.610728    0.537351    9.948323 ^ _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.610728    0.000083    9.948407 ^ _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.948407   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006345   24.959145 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586601   25.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000805   25.546551 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.296551   clock uncertainty
                                  0.000000   25.296551   clock reconvergence pessimism
                                 -0.483724   24.812828   library setup time
                                             24.812828   data required time
---------------------------------------------------------------------------------------------
                                             24.812828   data required time
                                             -9.948407   data arrival time
---------------------------------------------------------------------------------------------
                                             14.864421   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000271    8.220170 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025701    0.783319    0.841021    9.061191 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.783319    0.000629    9.061819 ^ _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004815    0.528035    0.348152    9.409971 v _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      0.528035    0.000051    9.410022 v _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004395    0.632702    0.534131    9.944153 ^ _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.632702    0.000052    9.944204 ^ _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.944204   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006345   24.959145 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586601   25.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000719   25.546465 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.296467   clock uncertainty
                                  0.000000   25.296467   clock reconvergence pessimism
                                 -0.485146   24.811319   library setup time
                                             24.811319   data required time
---------------------------------------------------------------------------------------------
                                             24.811319   data required time
                                             -9.944204   data arrival time
---------------------------------------------------------------------------------------------
                                             14.867116   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004662    0.957462 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108    1.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.000981    1.551550 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.021642    0.684932    1.674889    3.226439 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.684932    0.000849    3.227288 ^ output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075912    0.596106    0.825695    4.052983 ^ output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.596106    0.001051    4.054034 ^ debug_dco_word[29] (out)
                                              4.054034   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.054034   data arrival time
---------------------------------------------------------------------------------------------
                                             14.895966   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000999    8.220898 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036649    1.089751    0.987733    9.208631 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      1.089751    0.000917    9.209547 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005451    0.444048    0.372861    9.582408 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.444048    0.000060    9.582467 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003761    0.481791    0.372113    9.954580 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.481791    0.000072    9.954653 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.954653   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005567   24.958366 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743   25.563110 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328558    0.002039   25.565149 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.315149   clock uncertainty
                                  0.000000   25.315149   clock reconvergence pessimism
                                 -0.461244   24.853907   library setup time
                                             24.853907   data required time
---------------------------------------------------------------------------------------------
                                             24.853907   data required time
                                             -9.954653   data arrival time
---------------------------------------------------------------------------------------------
                                             14.899254   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069198    0.000271    8.220170 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025701    0.783319    0.841021    9.061191 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.783319    0.000162    9.061352 ^ _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004873    0.615589    0.349178    9.410530 v _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      0.615589    0.000050    9.410580 v _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002985    0.563634    0.505109    9.915689 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.563634    0.000029    9.915718 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.915718   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548386    0.006345   24.959145 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057483    0.300056    0.586601   25.545746 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.300056    0.000735   25.546482 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.296482   clock uncertainty
                                  0.000000   25.296482   clock reconvergence pessimism
                                 -0.480674   24.815807   library setup time
                                             24.815807   data required time
---------------------------------------------------------------------------------------------
                                             24.815807   data required time
                                             -9.915718   data arrival time
---------------------------------------------------------------------------------------------
                                             14.900088   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548385    0.006333    0.959133 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053625    0.287792    0.577363    1.536496 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.287792    0.001042    1.537539 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011503    0.426434    1.511884    3.049423 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.426434    0.000096    3.049519 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022655    0.698756    0.701832    3.751350 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.698756    0.000322    3.751673 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.026010    0.789534    0.577520    4.329193 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.789534    0.000260    4.329453 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024016    1.043360    0.826794    5.156247 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      1.043360    0.000397    5.156644 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021677    0.682952    0.379354    5.535997 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.682952    0.000225    5.536222 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.032853    1.280710    0.933748    6.469970 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      1.280710    0.001033    6.471003 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.016567    1.111469    0.577952    7.048954 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      1.111469    0.000399    7.049354 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.019955    2.425284    1.659102    8.708455 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      2.425284    0.000435    8.708891 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.034852    0.869753    0.506323    9.215214 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.869753    0.000370    9.215584 v _1243_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005554    0.447148    0.461596    9.677180 ^ _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      0.447148    0.000061    9.677241 ^ _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003371    0.275046    0.240963    9.918204 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.275046    0.000036    9.918240 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.918240   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006549   24.959349 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762   25.541111 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.000908   25.542019 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.292021   clock uncertainty
                                  0.000000   25.292021   clock reconvergence pessimism
                                 -0.464012   24.828007   library setup time
                                             24.828007   data required time
---------------------------------------------------------------------------------------------
                                             24.828007   data required time
                                             -9.918240   data arrival time
---------------------------------------------------------------------------------------------
                                             14.909766   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293059    0.000915    1.539621 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017395    0.575446    1.605034    3.144655 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.575446    0.000398    3.145053 ^ output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073549    0.579300    0.795202    3.940255 ^ output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.579304    0.000854    3.941109 ^ debug_dco_word[19] (out)
                                              3.941109   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.941109   data arrival time
---------------------------------------------------------------------------------------------
                                             15.008890   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548350    0.004983    0.957783 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.064725    0.323225    0.601357    1.559140 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.323225    0.000731    1.559870 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013797    0.484438    1.555683    3.115553 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.484438    0.000172    3.115725 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075472    0.591096    0.781562    3.897288 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.591098    0.001683    3.898970 ^ debug_dco_word[26] (out)
                                              3.898970   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.898970   data arrival time
---------------------------------------------------------------------------------------------
                                             15.051029   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001279    1.539984 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014674    0.506640    1.562567    3.102552 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.506640    0.000279    3.102830 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074054    0.581885    0.781576    3.884407 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.581890    0.000950    3.885357 ^ debug_dco_word[15] (out)
                                              3.885357   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.885357   data arrival time
---------------------------------------------------------------------------------------------
                                             15.064643   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548343    0.004612    0.957412 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053176    0.286394    0.576129    1.533541 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.286394    0.001187    1.534728 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014161    0.493553    1.553037    3.087765 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.493553    0.000334    3.088099 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073738    0.579863    0.777270    3.865369 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.579867    0.000855    3.866224 ^ debug_dco_word[17] (out)
                                              3.866224   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.866224   data arrival time
---------------------------------------------------------------------------------------------
                                             15.083775   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293306    0.001206    1.542318 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013050    0.465463    1.537205    3.079523 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.465463    0.000387    3.079911 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075050    0.588232    0.775806    3.855716 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.588232    0.001048    3.856764 ^ debug_dco_word[9] (out)
                                              3.856764   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.856764   data arrival time
---------------------------------------------------------------------------------------------
                                             15.093236   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548392    0.006550    0.959350 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.055490    0.293305    0.581762    1.541112 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.293305    0.001012    1.542124 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012979    0.463697    1.536138    3.078262 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.463697    0.000274    3.078536 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074470    0.584202    0.773105    3.851641 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.584207    0.000955    3.852596 ^ debug_dco_word[8] (out)
                                              3.852596   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.852596   data arrival time
---------------------------------------------------------------------------------------------
                                             15.097403   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548340    0.004468    0.957268 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.055434    0.293059    0.581437    1.538706 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.293060    0.001535    1.540241 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012413    0.449430    1.527275    3.067516 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.449430    0.000216    3.067732 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073676    0.579183    0.766573    3.834305 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.579187    0.000878    3.835183 ^ debug_dco_word[14] (out)
                                              3.835183   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.835183   data arrival time
---------------------------------------------------------------------------------------------
                                             15.114817   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000373    1.537529 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012396    0.448979    1.526290    3.063818 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.448979    0.000243    3.064061 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073577    0.578564    0.766067    3.830128 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.578568    0.000877    3.831005 ^ debug_dco_word[21] (out)
                                              3.831005   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.831005   data arrival time
---------------------------------------------------------------------------------------------
                                             15.118995   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548364    0.005568    0.958368 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.066488    0.328555    0.604743    1.563111 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.328555    0.000641    1.563752 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010715    0.406580    1.508737    3.072489 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.406580    0.000205    3.072693 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073650    0.578743    0.756337    3.829030 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.578748    0.000877    3.829907 ^ debug_dco_word[11] (out)
                                              3.829907   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.829907   data arrival time
---------------------------------------------------------------------------------------------
                                             15.120092   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548354    0.005165    0.957965 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.054329    0.289950    0.579191    1.537156 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.289950    0.000548    1.537704 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012015    0.439318    1.520296    3.058000 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.439318    0.000343    3.058342 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074139    0.581982    0.766006    3.824349 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.581987    0.000950    3.825299 ^ debug_dco_word[22] (out)
                                              3.825299   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.825299   data arrival time
---------------------------------------------------------------------------------------------
                                             15.124701   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548375    0.005984    0.958784 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.054668    0.290898    0.579870    1.538654 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.290898    0.001091    1.539745 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011354    0.422667    1.510235    3.049979 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.422667    0.000215    3.050195 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073994    0.580982    0.761506    3.811701 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.580987    0.000918    3.812619 ^ debug_dco_word[13] (out)
                                              3.812619   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.812619   data arrival time
---------------------------------------------------------------------------------------------
                                             15.137380   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910950    0.000250    6.053852 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    1.442444    1.177626    7.231477 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      1.442444    0.001094    7.232572 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    1.069198    0.987327    8.219899 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      1.069202    0.001197    8.221096 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028228    0.850762    0.879808    9.100904 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.850762    0.000454    9.101358 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002786    0.233806    0.594601    9.695959 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.233806    0.000027    9.695986 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.695986   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005956   24.958755 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591339   25.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308206    0.002212   25.552305 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.302307   clock uncertainty
                                  0.000000   25.302307   clock reconvergence pessimism
                                 -0.427289   24.875019   library setup time
                                             24.875019   data required time
---------------------------------------------------------------------------------------------
                                             24.875019   data required time
                                             -9.695986   data arrival time
---------------------------------------------------------------------------------------------
                                             15.179033   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004523    0.121162    0.044419    4.844419 v rst_n (in)
                                                         rst_n (net)
                      0.121162    0.000000    4.844419 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.239420    0.361447    5.205866 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.239420    0.000070    5.205936 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.861220    0.795653    6.001589 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.861220    0.000250    6.001840 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.049699    0.864014    1.136173    7.138012 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.864019    0.001094    7.139106 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035832    0.655630    1.001294    8.140401 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.655637    0.001197    8.141598 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028228    0.803452    0.862388    9.003985 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.803456    0.001050    9.005035 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.005035   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548374    0.005956   24.958755 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.059938    0.308202    0.591339   25.550095 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.308202    0.000933   25.551027 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301027   clock uncertainty
                                  0.000000   25.301027   clock reconvergence pessimism
                                 -0.637971   24.663055   library setup time
                                             24.663055   data required time
---------------------------------------------------------------------------------------------
                                             24.663055   data required time
                                             -9.005035   data arrival time
---------------------------------------------------------------------------------------------
                                             15.658021   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004523    0.211508    0.072679    4.872679 ^ rst_n (in)
                                                         rst_n (net)
                      0.211508    0.000000    4.872679 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005604    0.251988    0.390513    5.263192 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.251988    0.000070    5.263261 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030530    0.910950    0.790339    6.053601 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.910956    0.001353    6.054954 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.058617    0.860958    0.815147    6.870100 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.861001    0.003331    6.873431 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004995    0.488743    0.354177    7.227609 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      0.488743    0.000050    7.227658 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004190    0.471525    0.393591    7.621250 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.471525    0.000081    7.621330 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.621330   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004661   24.957460 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108   25.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310711    0.001412   25.551981 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301981   clock uncertainty
                                  0.000000   25.301981   clock reconvergence pessimism
                                 -0.463969   24.838013   library setup time
                                             24.838013   data required time
---------------------------------------------------------------------------------------------
                                             24.838013   data required time
                                             -7.621330   data arrival time
---------------------------------------------------------------------------------------------
                                             17.216682   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000165   19.970041 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.017562    0.890994    0.519950   20.489992 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.890994    0.000481   20.490475 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.019026    0.473822    0.995859   21.486334 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.473822    0.000336   21.486670 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.019761    1.302994    0.889552   22.376221 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      1.302994    0.000457   22.376677 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024074    0.704682    0.513852   22.890530 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.704682    0.000620   22.891150 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     2    0.017411    1.518880    1.045775   23.936924 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                                         _0552_ (net)
                      1.518880    0.000222   23.937147 ^ _2247_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008320    0.525282    0.302517   24.239664 v _2247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0555_ (net)
                      0.525282    0.000165   24.239828 v _2248_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005786    0.508801    0.688877   24.928705 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.508801    0.000114   24.928820 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003419    0.690329    0.459139   25.387957 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.690329    0.000036   25.387993 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.387993   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004661   24.957460 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108   25.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001180   25.551748 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301748   clock uncertainty
                                  0.000000   25.301748   clock reconvergence pessimism
                                 -0.486306   24.815443   library setup time
                                             24.815443   data required time
---------------------------------------------------------------------------------------------
                                             24.815443   data required time
                                            -25.387993   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.572550   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.054774    0.431894    0.221034    0.221034 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000    0.221034 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731766    0.952800 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548371    0.005837    0.958637 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055398    0.293087    0.581660    1.540297 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.293087    0.000788    1.541085 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008103    0.246329    1.277710    2.818795 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.246329    0.000140    2.818935 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018532    0.555233    0.609060    3.427995 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.555233    0.000331    3.428325 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013922    0.445044    0.616151    4.044477 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.445044    0.000282    4.044759 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014695    0.462647    0.599665    4.644423 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.462647    0.000179    4.644602 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024209    0.699841    0.755193    5.399796 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.699841    0.000452    5.400247 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011276    0.384477    0.602848    6.003095 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.384477    0.000181    6.003275 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022438    0.654346    0.706998    6.710273 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.654346    0.000135    6.710408 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005490    0.326410    0.308252    7.018660 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.326410    0.000113    7.018773 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042814    1.255510    1.003989    8.022762 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      1.255510    0.001066    8.023829 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031138    0.943046    0.908903    8.932732 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.943046    0.000809    8.933540 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046779    0.702985    0.728107    9.661648 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.702985    0.000512    9.662159 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006028    0.370131    0.271360    9.933519 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.370131    0.000115    9.933635 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.061550    0.550874    0.720026   10.653661 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.550876    0.000639   10.654300 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.048974    0.458483    0.715552   11.369852 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.458483    0.000453   11.370305 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.040444    1.789622    1.060554   12.430860 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      1.789622    0.001501   12.432361 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.028260    0.815109    0.623912   13.056272 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.815109    0.000508   13.056780 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.041395    1.493467    1.089513   14.146294 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      1.493467    0.000525   14.146818 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016247    0.769267    0.558456   14.705275 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.769267    0.000144   14.705419 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014686    1.162305    0.803982   15.509400 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      1.162305    0.000215   15.509615 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.032619    0.475645    2.341322   17.850937 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.475645    0.000400   17.851337 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.007123    2.271737    1.405359   19.256697 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      2.271737    0.000169   19.256865 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011097    0.425539    0.713012   19.969877 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.425539    0.000165   19.970041 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.017562    0.890994    0.519950   20.489992 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.890994    0.000481   20.490475 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.019026    0.473822    0.995859   21.486334 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.473822    0.000336   21.486670 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.019761    1.302994    0.889552   22.376221 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      1.302994    0.000457   22.376677 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.024074    0.704682    0.513852   22.890530 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.704682    0.000620   22.891150 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     2    0.017411    1.518880    1.045775   23.936924 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                                         _0552_ (net)
                      1.518880    0.000222   23.937147 ^ _2247_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008320    0.525282    0.302517   24.239664 v _2247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0555_ (net)
                      0.525282    0.000165   24.239828 v _2248_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005786    0.508801    0.688877   24.928705 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.508801    0.000114   24.928820 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003419    0.690329    0.459139   25.387957 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.690329    0.000036   25.387993 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.387993   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.054774    0.431894    0.221034   24.221033 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.431918    0.000000   24.221033 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.272214    0.548322    0.731767   24.952799 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.548344    0.004661   24.957460 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.060701    0.310710    0.593108   25.550570 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.310710    0.001180   25.551748 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.301748   clock uncertainty
                                  0.000000   25.301748   clock reconvergence pessimism
                                 -0.486306   24.815443   library setup time
                                             24.815443   data required time
---------------------------------------------------------------------------------------------
                                             24.815443   data required time
                                            -25.387993   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.572550   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_0_sys_clk/Z                        4     16    -12 (VIOLATED)
clkbuf_4_2_0_sys_clk/Z                    4     11     -7 (VIOLATED)
clkbuf_4_0_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_13_0_sys_clk/Z                   4     10     -6 (VIOLATED)
clkbuf_4_1_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_3_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_8_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_15_0_sys_clk/Z                   4      9     -5 (VIOLATED)
clkbuf_4_5_0_sys_clk/Z                    4      9     -5 (VIOLATED)
clkbuf_4_10_0_sys_clk/Z                   4      8     -4 (VIOLATED)
clkbuf_4_7_0_sys_clk/Z                    4      8     -4 (VIOLATED)
clkbuf_4_12_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_14_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_4_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_6_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_9_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_11_0_sys_clk/Z                   4      6     -2 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
clkbuf_0_sys_clk/Z                      0.200000    0.272214   -0.072214 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 15 unannotated drivers.
 clkload0/Z
 clkload1/Z
 clkload10/ZN
 clkload11/ZN
 clkload12/Z
 clkload13/ZN
 clkload14/ZN
 clkload2/Z
 clkload3/ZN
 clkload4/ZN
 clkload5/ZN
 clkload6/ZN
 clkload7/Z
 clkload8/ZN
 clkload9/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_ss_125C_4v50 0
max fanout violation count 17
%OL_METRIC_I design__max_fanout_violation__count__corner:max_ss_125C_4v50 17
max cap violation count 1
%OL_METRIC_I design__max_cap_violation__count__corner:max_ss_125C_4v50 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 unclocked register/latch pins.
  _2319_/CLK
  _2407_/CLK
  _2408_/CLK
  _2409_/CLK
  _2410_/CLK
  _2411_/CLK
  _2412_/CLK
  _2413_/CLK
  _2414_/CLK
  _2415_/CLK
  _2416_/CLK
  _2417_/CLK
  _2418_/CLK
  _2419_/CLK
  _2420_/CLK
  _2421_/CLK
  _2422_/CLK
  _2423_/CLK
  _2424_/CLK
  _2425_/CLK
  _2426_/CLK
  _2427_/CLK
  _2428_/CLK
  _2429_/CLK
  _2430_/CLK
  _2431_/CLK
  _2432_/CLK
  _2433_/CLK
  _2434_/CLK
  _2435_/CLK
  _2436_/CLK
  _2437_/CLK
  _2438_/CLK
Warning: There are 33 unconstrained endpoints.
  _2319_/D
  _2407_/D
  _2408_/D
  _2409_/D
  _2410_/D
  _2411_/D
  _2412_/D
  _2413_/D
  _2414_/D
  _2415_/D
  _2416_/D
  _2417_/D
  _2418_/D
  _2419_/D
  _2420_/D
  _2421_/D
  _2422_/D
  _2423_/D
  _2424_/D
  _2425_/D
  _2426_/D
  _2427_/D
  _2428_/D
  _2429_/D
  _2430_/D
  _2431_/D
  _2432_/D
  _2433_/D
  _2434_/D
  _2435_/D
  _2436_/D
  _2437_/D
  _2438_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           2.867694e-03 3.552547e-04 1.765953e-07 3.223126e-03  34.4%
Combinational        1.793320e-03 2.140531e-03 9.590281e-07 3.934809e-03  42.0%
Clock                1.212425e-03 9.888335e-04 1.378433e-06 2.202637e-03  23.5%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                5.873441e-03 3.484620e-03 2.514046e-06 9.360574e-03 100.0%
                            62.7%        37.2%         0.0%
%OL_METRIC_F power__internal__total 0.005873440764844418
%OL_METRIC_F power__switching__total 0.0034846195485442877
%OL_METRIC_F power__leakage__total 2.514045718271518e-6
%OL_METRIC_F power__total 0.009360574185848236

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_ss_125C_4v50 3.7067039375948063
======================= max_ss_125C_4v50 Corner ===================================

Clock sys_clk
5.508836 source latency _2319_/CLK ^
-1.552132 target latency _2328_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
3.706704 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_ss_125C_4v50 4.206703993105959
======================= max_ss_125C_4v50 Corner ===================================

Clock sys_clk
5.508836 source latency _2319_/CLK ^
-1.552132 target latency _2328_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
4.206704 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_ss_125C_4v50 1.2448227245784178
max_ss_125C_4v50: 1.2448227245784178
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_ss_125C_4v50 -0.5725500235977911
max_ss_125C_4v50: -0.5725500235977911
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_ss_125C_4v50 0.0
max_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_ss_125C_4v50 -1.2036345594229683
max_ss_125C_4v50: -1.2036345594229683
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_ss_125C_4v50 0
max_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_ss_125C_4v50 -0.5725500235977911
max_ss_125C_4v50: -0.5725500235977911
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
[setup reg-reg] _2370_/Q -> _2406_/D : -0.572550
[setup reg-reg] _2370_/Q -> _2398_/D : -0.340712
[setup reg-reg] _2370_/Q -> _2405_/D : -0.290372
%OL_METRIC_I timing__hold_vio__count__corner:max_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_ss_125C_4v50 1.244823
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:max_ss_125C_4v50 3
%OL_METRIC_F timing__setup_r2r__ws__corner:max_ss_125C_4v50 -0.572550
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_ss_125C_4v50 3
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: sys_clk
Sources: sys_clk 
Generated: no
Virtual: yes
Propagated: no
Period: 24.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
sys_clk              24.000000    0.000000 12.000000

===========================================================================
report_clock_latency
============================================================================
Clock sys_clk
rise -> rise
    min     max
0.000000 0.000000 source latency
1.524617         network latency _2400_/CLK
        6.418535 network latency _2408_/CLK
---------------
1.524617 6.418535 latency
        4.893919 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
4.202845         network latency _2415_/CLK
        6.336292 network latency _2408_/CLK
---------------
4.202845 6.336292 latency
        2.133447 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
1.465330         network latency _2400_/CLK
        1.512037 network latency _2372_/CLK
---------------
1.465330 1.512037 latency
        0.046707 skew



===========================================================================
report_clock_min_period
============================================================================
sys_clk period_min = 24.57 fmax = 40.70
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_ss_125C_4v50 corner to /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/54-openroad-stapostpnr/max_ss_125C_4v50/pll_top__max_ss_125C_4v50.lib…
