#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Mar 10 15:59:34 2017
# Process ID: 8608
# Current directory: F:/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5404 F:\VGA\VGA.xpr
# Log file: F:/VGA/vivado.log
# Journal file: F:/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/image_filter_no_cam_debug/image_filter_test_bench.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {f:/image_filter f:/test_cam} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {f:/image_filter F:/VGA f:/test_cam} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_vga640x480_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:vga640x480:1.0 [get_ips  design_1_vga640x480_0_0] -log ip_upgrade.log
generate_target all [get_files  F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/image_filter_no_cam_debug/image_filter_test_bench.ip_user_files/sim_scripts -ip_user_files_dir F:/image_filter_no_cam_debug/image_filter_test_bench.ip_user_files -ipstatic_source_dir F:/image_filter_no_cam_debug/image_filter_test_bench.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
report_ip_status -name ip_status 
set_property  ip_repo_paths  {f:/image_filter f:/test_cam} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {f:/image_filter f:/test_cam F:/VGA} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv user:user:vga640x480:1.0 vga640x480_1
endgroup
delete_bd_objs [get_bd_nets axis_data_fifo_2_m_axis_tvalid] [get_bd_nets vga640x480_0_fsync] [get_bd_nets axis_data_fifo_2_m_axis_tdata] [get_bd_nets vga640x480_0_hsync] [get_bd_nets vga640x480_0_vsync] [get_bd_nets vga640x480_0_red] [get_bd_nets vga640x480_0_green] [get_bd_nets vga640x480_0_blue] [get_bd_nets vga640x480_0_tready] [get_bd_cells vga640x480_0]
delete_bd_objs [get_bd_cells vga640x480_1]
set_property  ip_repo_paths  {f:/image_filter f:/test_cam} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {f:/image_filter F:/VGA f:/test_cam} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv user:user:vga640x480:1.0 vga640x480_0
endgroup
set_property location {5 2373 1703} [get_bd_cells vga640x480_0]
set_property location {5 2369 1640} [get_bd_cells vga640x480_0]
connect_bd_net [get_bd_pins vga640x480_0/fsync] [get_bd_pins axi_vdma_0/mm2s_fsync]
connect_bd_net [get_bd_pins vga640x480_0/clk25] [get_bd_pins clk_wiz_1/clk_out3]
connect_bd_net [get_bd_pins vga640x480_0/aresetn] [get_bd_pins axis_data_fifo_2/m_axis_aresetn]
connect_bd_net [get_bd_pins vga640x480_0/pixel_data] [get_bd_pins axis_data_fifo_2/m_axis_tdata]
connect_bd_net [get_bd_pins axis_data_fifo_2/m_axis_tready] [get_bd_pins vga640x480_0/tready]
connect_bd_net [get_bd_pins axis_data_fifo_2/m_axis_tvalid] [get_bd_pins vga640x480_0/tvalid]
make_wrapper -files [get_files F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
connect_bd_net [get_bd_ports hsync] [get_bd_pins vga640x480_0/hsync]
connect_bd_net [get_bd_ports vsync] [get_bd_pins vga640x480_0/vsync]
connect_bd_net [get_bd_ports red] [get_bd_pins vga640x480_0/tready]
disconnect_bd_net /vga640x480_0_tready [get_bd_ports red]
connect_bd_net [get_bd_ports red] [get_bd_pins vga640x480_0/red]
connect_bd_net [get_bd_ports green] [get_bd_pins vga640x480_0/green]
connect_bd_net [get_bd_ports blue] [get_bd_pins vga640x480_0/blue]
make_wrapper -files [get_files F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
update_ip_catalog -rebuild
report_ip_status -name ip_status 
set_property  ip_repo_paths  {f:/image_filter f:/test_cam} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {f:/image_filter f:/test_cam F:/VGA} [current_project]
update_ip_catalog
ipx::edit_ip_in_project -upgrade true -name vga640x480_v1_0_v1_0_project -directory F:/image_filter_no_cam_debug/image_filter_test_bench.tmp/vga640x480_v1_0_v1_0_project f:/VGA/VGA.srcs/component.xml
close_project
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv user:user:vga640x480:1.0 vga640x480_1
endgroup
delete_bd_objs [get_bd_cells vga640x480_1]
reset_target all [get_files  F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_bd_objs [get_bd_ports dout_1]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {vga640x480_0_fsync }]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {axis_data_fifo_2_m_axis_tdata }]
reset_target all [get_files  F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/image_filter_no_cam_debug/image_filter_test_bench.ip_user_files/sim_scripts -ip_user_files_dir F:/image_filter_no_cam_debug/image_filter_test_bench.ip_user_files -ipstatic_source_dir F:/image_filter_no_cam_debug/image_filter_test_bench.ip_user_files/ipstatic -force -quiet
startgroup
set_property -dict [list CONFIG.vfp {79} CONFIG.hfp {208}] [get_bd_cells vga640x480_0]
endgroup
make_wrapper -files [get_files F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
startgroup
endgroup
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  design_1_vga640x480_0_1] -no_script -reset -quiet
upgrade_ip -vlnv user:user:vga640x480:1.0 [get_ips  design_1_vga640x480_0_1] -log ip_upgrade.log
generate_target all [get_files  F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files F:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/image_filter_no_cam_debug/image_filter_test_bench.ip_user_files/sim_scripts -ip_user_files_dir F:/image_filter_no_cam_debug/image_filter_test_bench.ip_user_files -ipstatic_source_dir F:/image_filter_no_cam_debug/image_filter_test_bench.ip_user_files/ipstatic -force -quiet
