#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2894650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28947e0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x28a6660 .functor NOT 1, L_0x28d54d0, C4<0>, C4<0>, C4<0>;
L_0x28d5260 .functor XOR 1, L_0x28d5100, L_0x28d51c0, C4<0>, C4<0>;
L_0x28d53c0 .functor XOR 1, L_0x28d5260, L_0x28d5320, C4<0>, C4<0>;
v0x28ceef0_0 .net *"_ivl_10", 0 0, L_0x28d5320;  1 drivers
v0x28ceff0_0 .net *"_ivl_12", 0 0, L_0x28d53c0;  1 drivers
v0x28cf0d0_0 .net *"_ivl_2", 0 0, L_0x28d1b30;  1 drivers
v0x28cf190_0 .net *"_ivl_4", 0 0, L_0x28d5100;  1 drivers
v0x28cf270_0 .net *"_ivl_6", 0 0, L_0x28d51c0;  1 drivers
v0x28cf3a0_0 .net *"_ivl_8", 0 0, L_0x28d5260;  1 drivers
v0x28cf480_0 .net "a", 0 0, v0x28cabd0_0;  1 drivers
v0x28cf520_0 .net "b", 0 0, v0x28cac70_0;  1 drivers
v0x28cf5c0_0 .net "c", 0 0, v0x28cad10_0;  1 drivers
v0x28cf660_0 .var "clk", 0 0;
v0x28cf700_0 .net "d", 0 0, v0x28cae80_0;  1 drivers
v0x28cf7a0_0 .net "out_dut", 0 0, L_0x28d4dd0;  1 drivers
v0x28cf840_0 .net "out_ref", 0 0, L_0x28d0700;  1 drivers
v0x28cf8e0_0 .var/2u "stats1", 159 0;
v0x28cf980_0 .var/2u "strobe", 0 0;
v0x28cfa20_0 .net "tb_match", 0 0, L_0x28d54d0;  1 drivers
v0x28cfae0_0 .net "tb_mismatch", 0 0, L_0x28a6660;  1 drivers
v0x28cfba0_0 .net "wavedrom_enable", 0 0, v0x28caf70_0;  1 drivers
v0x28cfc40_0 .net "wavedrom_title", 511 0, v0x28cb010_0;  1 drivers
L_0x28d1b30 .concat [ 1 0 0 0], L_0x28d0700;
L_0x28d5100 .concat [ 1 0 0 0], L_0x28d0700;
L_0x28d51c0 .concat [ 1 0 0 0], L_0x28d4dd0;
L_0x28d5320 .concat [ 1 0 0 0], L_0x28d0700;
L_0x28d54d0 .cmp/eeq 1, L_0x28d1b30, L_0x28d53c0;
S_0x2894970 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x28947e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x28950f0 .functor NOT 1, v0x28cad10_0, C4<0>, C4<0>, C4<0>;
L_0x28a6f20 .functor NOT 1, v0x28cac70_0, C4<0>, C4<0>, C4<0>;
L_0x28cfe50 .functor AND 1, L_0x28950f0, L_0x28a6f20, C4<1>, C4<1>;
L_0x28cfef0 .functor NOT 1, v0x28cae80_0, C4<0>, C4<0>, C4<0>;
L_0x28d0020 .functor NOT 1, v0x28cabd0_0, C4<0>, C4<0>, C4<0>;
L_0x28d0120 .functor AND 1, L_0x28cfef0, L_0x28d0020, C4<1>, C4<1>;
L_0x28d0200 .functor OR 1, L_0x28cfe50, L_0x28d0120, C4<0>, C4<0>;
L_0x28d02c0 .functor AND 1, v0x28cabd0_0, v0x28cad10_0, C4<1>, C4<1>;
L_0x28d0380 .functor AND 1, L_0x28d02c0, v0x28cae80_0, C4<1>, C4<1>;
L_0x28d0440 .functor OR 1, L_0x28d0200, L_0x28d0380, C4<0>, C4<0>;
L_0x28d05b0 .functor AND 1, v0x28cac70_0, v0x28cad10_0, C4<1>, C4<1>;
L_0x28d0620 .functor AND 1, L_0x28d05b0, v0x28cae80_0, C4<1>, C4<1>;
L_0x28d0700 .functor OR 1, L_0x28d0440, L_0x28d0620, C4<0>, C4<0>;
v0x28a68d0_0 .net *"_ivl_0", 0 0, L_0x28950f0;  1 drivers
v0x28a6970_0 .net *"_ivl_10", 0 0, L_0x28d0120;  1 drivers
v0x28c93c0_0 .net *"_ivl_12", 0 0, L_0x28d0200;  1 drivers
v0x28c9480_0 .net *"_ivl_14", 0 0, L_0x28d02c0;  1 drivers
v0x28c9560_0 .net *"_ivl_16", 0 0, L_0x28d0380;  1 drivers
v0x28c9690_0 .net *"_ivl_18", 0 0, L_0x28d0440;  1 drivers
v0x28c9770_0 .net *"_ivl_2", 0 0, L_0x28a6f20;  1 drivers
v0x28c9850_0 .net *"_ivl_20", 0 0, L_0x28d05b0;  1 drivers
v0x28c9930_0 .net *"_ivl_22", 0 0, L_0x28d0620;  1 drivers
v0x28c9a10_0 .net *"_ivl_4", 0 0, L_0x28cfe50;  1 drivers
v0x28c9af0_0 .net *"_ivl_6", 0 0, L_0x28cfef0;  1 drivers
v0x28c9bd0_0 .net *"_ivl_8", 0 0, L_0x28d0020;  1 drivers
v0x28c9cb0_0 .net "a", 0 0, v0x28cabd0_0;  alias, 1 drivers
v0x28c9d70_0 .net "b", 0 0, v0x28cac70_0;  alias, 1 drivers
v0x28c9e30_0 .net "c", 0 0, v0x28cad10_0;  alias, 1 drivers
v0x28c9ef0_0 .net "d", 0 0, v0x28cae80_0;  alias, 1 drivers
v0x28c9fb0_0 .net "out", 0 0, L_0x28d0700;  alias, 1 drivers
S_0x28ca110 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x28947e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x28cabd0_0 .var "a", 0 0;
v0x28cac70_0 .var "b", 0 0;
v0x28cad10_0 .var "c", 0 0;
v0x28cade0_0 .net "clk", 0 0, v0x28cf660_0;  1 drivers
v0x28cae80_0 .var "d", 0 0;
v0x28caf70_0 .var "wavedrom_enable", 0 0;
v0x28cb010_0 .var "wavedrom_title", 511 0;
S_0x28ca3b0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x28ca110;
 .timescale -12 -12;
v0x28ca610_0 .var/2s "count", 31 0;
E_0x288f530/0 .event negedge, v0x28cade0_0;
E_0x288f530/1 .event posedge, v0x28cade0_0;
E_0x288f530 .event/or E_0x288f530/0, E_0x288f530/1;
E_0x288f780 .event negedge, v0x28cade0_0;
E_0x28789f0 .event posedge, v0x28cade0_0;
S_0x28ca710 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x28ca110;
 .timescale -12 -12;
v0x28ca910_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28ca9f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x28ca110;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28cb170 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x28947e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x28d0860 .functor NOT 1, v0x28cabd0_0, C4<0>, C4<0>, C4<0>;
L_0x28d08d0 .functor NOT 1, v0x28cac70_0, C4<0>, C4<0>, C4<0>;
L_0x28d0960 .functor AND 1, L_0x28d0860, L_0x28d08d0, C4<1>, C4<1>;
L_0x28d0a70 .functor NOT 1, v0x28cad10_0, C4<0>, C4<0>, C4<0>;
L_0x28d0b10 .functor AND 1, L_0x28d0960, L_0x28d0a70, C4<1>, C4<1>;
L_0x28d0c20 .functor AND 1, L_0x28d0b10, v0x28cae80_0, C4<1>, C4<1>;
L_0x28d0d20 .functor NOT 1, v0x28cabd0_0, C4<0>, C4<0>, C4<0>;
L_0x28d0d90 .functor NOT 1, v0x28cac70_0, C4<0>, C4<0>, C4<0>;
L_0x28d0e50 .functor AND 1, L_0x28d0d20, L_0x28d0d90, C4<1>, C4<1>;
L_0x28d0f60 .functor AND 1, L_0x28d0e50, v0x28cad10_0, C4<1>, C4<1>;
L_0x28d1190 .functor NOT 1, v0x28cae80_0, C4<0>, C4<0>, C4<0>;
L_0x28d1310 .functor AND 1, L_0x28d0f60, L_0x28d1190, C4<1>, C4<1>;
L_0x28d1440 .functor OR 1, L_0x28d0c20, L_0x28d1310, C4<0>, C4<0>;
L_0x28d1550 .functor NOT 1, v0x28cabd0_0, C4<0>, C4<0>, C4<0>;
L_0x28d13d0 .functor AND 1, L_0x28d1550, v0x28cac70_0, C4<1>, C4<1>;
L_0x28d18b0 .functor NOT 1, v0x28cad10_0, C4<0>, C4<0>, C4<0>;
L_0x28d19b0 .functor AND 1, L_0x28d13d0, L_0x28d18b0, C4<1>, C4<1>;
L_0x28d1ac0 .functor NOT 1, v0x28cae80_0, C4<0>, C4<0>, C4<0>;
L_0x28d1bd0 .functor AND 1, L_0x28d19b0, L_0x28d1ac0, C4<1>, C4<1>;
L_0x28d1ce0 .functor OR 1, L_0x28d1440, L_0x28d1bd0, C4<0>, C4<0>;
L_0x28d1ea0 .functor NOT 1, v0x28cabd0_0, C4<0>, C4<0>, C4<0>;
L_0x28d1f10 .functor AND 1, L_0x28d1ea0, v0x28cac70_0, C4<1>, C4<1>;
L_0x28d2090 .functor AND 1, L_0x28d1f10, v0x28cad10_0, C4<1>, C4<1>;
L_0x28d2150 .functor NOT 1, v0x28cae80_0, C4<0>, C4<0>, C4<0>;
L_0x28d2290 .functor AND 1, L_0x28d2090, L_0x28d2150, C4<1>, C4<1>;
L_0x28d23a0 .functor OR 1, L_0x28d1ce0, L_0x28d2290, C4<0>, C4<0>;
L_0x28d2590 .functor NOT 1, v0x28cac70_0, C4<0>, C4<0>, C4<0>;
L_0x28d2600 .functor AND 1, v0x28cabd0_0, L_0x28d2590, C4<1>, C4<1>;
L_0x28d27b0 .functor NOT 1, v0x28cad10_0, C4<0>, C4<0>, C4<0>;
L_0x28d2820 .functor AND 1, L_0x28d2600, L_0x28d27b0, C4<1>, C4<1>;
L_0x28d2a30 .functor NOT 1, v0x28cae80_0, C4<0>, C4<0>, C4<0>;
L_0x28d2aa0 .functor AND 1, L_0x28d2820, L_0x28d2a30, C4<1>, C4<1>;
L_0x28d2cc0 .functor OR 1, L_0x28d23a0, L_0x28d2aa0, C4<0>, C4<0>;
L_0x28d2dd0 .functor NOT 1, v0x28cac70_0, C4<0>, C4<0>, C4<0>;
L_0x28d2f60 .functor AND 1, v0x28cabd0_0, L_0x28d2dd0, C4<1>, C4<1>;
L_0x28d3020 .functor NOT 1, v0x28cad10_0, C4<0>, C4<0>, C4<0>;
L_0x28d31c0 .functor AND 1, L_0x28d2f60, L_0x28d3020, C4<1>, C4<1>;
L_0x28d32d0 .functor AND 1, L_0x28d31c0, v0x28cae80_0, C4<1>, C4<1>;
L_0x28d34d0 .functor OR 1, L_0x28d2cc0, L_0x28d32d0, C4<0>, C4<0>;
L_0x28d35e0 .functor NOT 1, v0x28cac70_0, C4<0>, C4<0>, C4<0>;
L_0x28d37a0 .functor AND 1, v0x28cabd0_0, L_0x28d35e0, C4<1>, C4<1>;
L_0x28d3860 .functor AND 1, L_0x28d37a0, v0x28cad10_0, C4<1>, C4<1>;
L_0x28d3a80 .functor NOT 1, v0x28cae80_0, C4<0>, C4<0>, C4<0>;
L_0x28d3af0 .functor AND 1, L_0x28d3860, L_0x28d3a80, C4<1>, C4<1>;
L_0x28d3d70 .functor OR 1, L_0x28d34d0, L_0x28d3af0, C4<0>, C4<0>;
L_0x28d3e80 .functor NOT 1, v0x28cac70_0, C4<0>, C4<0>, C4<0>;
L_0x28d4070 .functor AND 1, v0x28cabd0_0, L_0x28d3e80, C4<1>, C4<1>;
L_0x28d4130 .functor AND 1, L_0x28d4070, v0x28cad10_0, C4<1>, C4<1>;
L_0x28d4380 .functor AND 1, L_0x28d4130, v0x28cae80_0, C4<1>, C4<1>;
L_0x28d4440 .functor OR 1, L_0x28d3d70, L_0x28d4380, C4<0>, C4<0>;
L_0x28d46f0 .functor AND 1, v0x28cabd0_0, v0x28cac70_0, C4<1>, C4<1>;
L_0x28d4760 .functor NOT 1, v0x28cad10_0, C4<0>, C4<0>, C4<0>;
L_0x28d4980 .functor AND 1, L_0x28d46f0, L_0x28d4760, C4<1>, C4<1>;
L_0x28d4a90 .functor NOT 1, v0x28cae80_0, C4<0>, C4<0>, C4<0>;
L_0x28d4cc0 .functor AND 1, L_0x28d4980, L_0x28d4a90, C4<1>, C4<1>;
L_0x28d4dd0 .functor OR 1, L_0x28d4440, L_0x28d4cc0, C4<0>, C4<0>;
v0x28cb460_0 .net *"_ivl_0", 0 0, L_0x28d0860;  1 drivers
v0x28cb540_0 .net *"_ivl_10", 0 0, L_0x28d0c20;  1 drivers
v0x28cb620_0 .net *"_ivl_100", 0 0, L_0x28d46f0;  1 drivers
v0x28cb710_0 .net *"_ivl_102", 0 0, L_0x28d4760;  1 drivers
v0x28cb7f0_0 .net *"_ivl_104", 0 0, L_0x28d4980;  1 drivers
v0x28cb920_0 .net *"_ivl_106", 0 0, L_0x28d4a90;  1 drivers
v0x28cba00_0 .net *"_ivl_108", 0 0, L_0x28d4cc0;  1 drivers
v0x28cbae0_0 .net *"_ivl_12", 0 0, L_0x28d0d20;  1 drivers
v0x28cbbc0_0 .net *"_ivl_14", 0 0, L_0x28d0d90;  1 drivers
v0x28cbca0_0 .net *"_ivl_16", 0 0, L_0x28d0e50;  1 drivers
v0x28cbd80_0 .net *"_ivl_18", 0 0, L_0x28d0f60;  1 drivers
v0x28cbe60_0 .net *"_ivl_2", 0 0, L_0x28d08d0;  1 drivers
v0x28cbf40_0 .net *"_ivl_20", 0 0, L_0x28d1190;  1 drivers
v0x28cc020_0 .net *"_ivl_22", 0 0, L_0x28d1310;  1 drivers
v0x28cc100_0 .net *"_ivl_24", 0 0, L_0x28d1440;  1 drivers
v0x28cc1e0_0 .net *"_ivl_26", 0 0, L_0x28d1550;  1 drivers
v0x28cc2c0_0 .net *"_ivl_28", 0 0, L_0x28d13d0;  1 drivers
v0x28cc4b0_0 .net *"_ivl_30", 0 0, L_0x28d18b0;  1 drivers
v0x28cc590_0 .net *"_ivl_32", 0 0, L_0x28d19b0;  1 drivers
v0x28cc670_0 .net *"_ivl_34", 0 0, L_0x28d1ac0;  1 drivers
v0x28cc750_0 .net *"_ivl_36", 0 0, L_0x28d1bd0;  1 drivers
v0x28cc830_0 .net *"_ivl_38", 0 0, L_0x28d1ce0;  1 drivers
v0x28cc910_0 .net *"_ivl_4", 0 0, L_0x28d0960;  1 drivers
v0x28cc9f0_0 .net *"_ivl_40", 0 0, L_0x28d1ea0;  1 drivers
v0x28ccad0_0 .net *"_ivl_42", 0 0, L_0x28d1f10;  1 drivers
v0x28ccbb0_0 .net *"_ivl_44", 0 0, L_0x28d2090;  1 drivers
v0x28ccc90_0 .net *"_ivl_46", 0 0, L_0x28d2150;  1 drivers
v0x28ccd70_0 .net *"_ivl_48", 0 0, L_0x28d2290;  1 drivers
v0x28cce50_0 .net *"_ivl_50", 0 0, L_0x28d23a0;  1 drivers
v0x28ccf30_0 .net *"_ivl_52", 0 0, L_0x28d2590;  1 drivers
v0x28cd010_0 .net *"_ivl_54", 0 0, L_0x28d2600;  1 drivers
v0x28cd0f0_0 .net *"_ivl_56", 0 0, L_0x28d27b0;  1 drivers
v0x28cd1d0_0 .net *"_ivl_58", 0 0, L_0x28d2820;  1 drivers
v0x28cd4c0_0 .net *"_ivl_6", 0 0, L_0x28d0a70;  1 drivers
v0x28cd5a0_0 .net *"_ivl_60", 0 0, L_0x28d2a30;  1 drivers
v0x28cd680_0 .net *"_ivl_62", 0 0, L_0x28d2aa0;  1 drivers
v0x28cd760_0 .net *"_ivl_64", 0 0, L_0x28d2cc0;  1 drivers
v0x28cd840_0 .net *"_ivl_66", 0 0, L_0x28d2dd0;  1 drivers
v0x28cd920_0 .net *"_ivl_68", 0 0, L_0x28d2f60;  1 drivers
v0x28cda00_0 .net *"_ivl_70", 0 0, L_0x28d3020;  1 drivers
v0x28cdae0_0 .net *"_ivl_72", 0 0, L_0x28d31c0;  1 drivers
v0x28cdbc0_0 .net *"_ivl_74", 0 0, L_0x28d32d0;  1 drivers
v0x28cdca0_0 .net *"_ivl_76", 0 0, L_0x28d34d0;  1 drivers
v0x28cdd80_0 .net *"_ivl_78", 0 0, L_0x28d35e0;  1 drivers
v0x28cde60_0 .net *"_ivl_8", 0 0, L_0x28d0b10;  1 drivers
v0x28cdf40_0 .net *"_ivl_80", 0 0, L_0x28d37a0;  1 drivers
v0x28ce020_0 .net *"_ivl_82", 0 0, L_0x28d3860;  1 drivers
v0x28ce100_0 .net *"_ivl_84", 0 0, L_0x28d3a80;  1 drivers
v0x28ce1e0_0 .net *"_ivl_86", 0 0, L_0x28d3af0;  1 drivers
v0x28ce2c0_0 .net *"_ivl_88", 0 0, L_0x28d3d70;  1 drivers
v0x28ce3a0_0 .net *"_ivl_90", 0 0, L_0x28d3e80;  1 drivers
v0x28ce480_0 .net *"_ivl_92", 0 0, L_0x28d4070;  1 drivers
v0x28ce560_0 .net *"_ivl_94", 0 0, L_0x28d4130;  1 drivers
v0x28ce640_0 .net *"_ivl_96", 0 0, L_0x28d4380;  1 drivers
v0x28ce720_0 .net *"_ivl_98", 0 0, L_0x28d4440;  1 drivers
v0x28ce800_0 .net "a", 0 0, v0x28cabd0_0;  alias, 1 drivers
v0x28ce8a0_0 .net "b", 0 0, v0x28cac70_0;  alias, 1 drivers
v0x28ce990_0 .net "c", 0 0, v0x28cad10_0;  alias, 1 drivers
v0x28cea80_0 .net "d", 0 0, v0x28cae80_0;  alias, 1 drivers
v0x28ceb70_0 .net "out", 0 0, L_0x28d4dd0;  alias, 1 drivers
S_0x28cecd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x28947e0;
 .timescale -12 -12;
E_0x288f2d0 .event anyedge, v0x28cf980_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28cf980_0;
    %nor/r;
    %assign/vec4 v0x28cf980_0, 0;
    %wait E_0x288f2d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28ca110;
T_3 ;
    %fork t_1, S_0x28ca3b0;
    %jmp t_0;
    .scope S_0x28ca3b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28ca610_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28cae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28cad10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28cac70_0, 0;
    %assign/vec4 v0x28cabd0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28789f0;
    %load/vec4 v0x28ca610_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x28ca610_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28cae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28cad10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28cac70_0, 0;
    %assign/vec4 v0x28cabd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x288f780;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28ca9f0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x288f530;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x28cabd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28cac70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28cad10_0, 0;
    %assign/vec4 v0x28cae80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x28ca110;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x28947e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28cf660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28cf980_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28947e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28cf660_0;
    %inv;
    %store/vec4 v0x28cf660_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28947e0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28cade0_0, v0x28cfae0_0, v0x28cf480_0, v0x28cf520_0, v0x28cf5c0_0, v0x28cf700_0, v0x28cf840_0, v0x28cf7a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28947e0;
T_7 ;
    %load/vec4 v0x28cf8e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28cf8e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28cf8e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28cf8e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28cf8e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28cf8e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28cf8e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28947e0;
T_8 ;
    %wait E_0x288f530;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28cf8e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cf8e0_0, 4, 32;
    %load/vec4 v0x28cfa20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28cf8e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cf8e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28cf8e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cf8e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28cf840_0;
    %load/vec4 v0x28cf840_0;
    %load/vec4 v0x28cf7a0_0;
    %xor;
    %load/vec4 v0x28cf840_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28cf8e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cf8e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28cf8e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cf8e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/kmap2/iter10/response4/top_module.sv";
