library verilog;
use verilog.vl_types.all;
entity traffic_light is
    port(
        TA              : in     vl_logic;
        TB              : in     vl_logic;
        A               : in     vl_logic;
        B               : in     vl_logic;
        R               : in     vl_logic;
        Clk             : in     vl_logic;
        A1              : out    vl_logic_vector(0 to 3);
        A2              : out    vl_logic_vector(0 to 3);
        B1              : out    vl_logic_vector(0 to 3);
        B2              : out    vl_logic_vector(0 to 3);
        A_light         : out    vl_logic;
        B_light         : out    vl_logic
    );
end traffic_light;
