#ifndef EXTERNAL_HEAP_H
#define EXTERNAL_HEAP_H

#include <sst/core/subcomponent.h>
#include <sst/core/output.h>
#include <sst/core/interfaces/stdMem.h>
#include <sst/core/event.h>
#include <boost/coroutine2/all.hpp>
#include <queue>
#include "structs.h"
#include "async_var_activity.h"
#include "reorder_buffer.h"

// Events for heap operations
class HeapReqEvent : public SST::Event {
public:
    enum OpType { INSERT, REMOVE_MIN, READ, BUMP, DEBUG_HEAP };
    OpType op;
    int arg;
    HeapReqEvent() : op(HeapReqEvent::READ), arg(0) {}
    HeapReqEvent(OpType o, int a = 0)
        : op(o), arg(a) {}
    
    void serialize_order(SST::Core::Serialization::serializer& ser) override {
        Event::serialize_order(ser);
        SST_SER(op);
        SST_SER(arg);
    }
    ImplementSerializable(HeapReqEvent);
};

class HeapRespEvent : public SST::Event {
public:
    int result;
    HeapRespEvent() : result(0) {}
    HeapRespEvent(int r) : result(r) {}
    
    void serialize_order(SST::Core::Serialization::serializer& ser) override {
        Event::serialize_order(ser);
        SST_SER(result);
    }
    ImplementSerializable(HeapRespEvent);
};

class Heap : public SST::SubComponent {
public:
    // Update API to remove VarOrderLt parameter
    SST_ELI_REGISTER_SUBCOMPONENT_API(Heap, SST::Interfaces::StandardMem*, uint64_t, uint64_t)
    
    SST_ELI_REGISTER_SUBCOMPONENT(
        Heap, "satsolver", "Heap", SST_ELI_ELEMENT_VERSION(1,0,0),
        "External-memory-based heap", Heap
    )

    SST_ELI_DOCUMENT_PARAMS(
        {"clock", "Clock frequency", "1GHz"},
        {"heap_addr", "Base address for heap array", "0x10000000"},
        {"indices_addr", "Base address for indices array", "0x20000000"},
        {"var_act_base_addr", "Base address for variable activity array", "0x70000000"}
    )

    SST_ELI_DOCUMENT_SUBCOMPONENT_SLOTS(
        {"memory", "Memory interface (shared from parent)", "SST::Interfaces::StandardMem"}
    )

    SST_ELI_DOCUMENT_PORTS(
        {"response", "Response port to parent", {"sst.Event"}}
    )

    Heap(SST::ComponentId_t id, SST::Params& params,
         SST::Interfaces::StandardMem* mem, uint64_t heap_base_addr, uint64_t indices_base_addr);
    
    size_t heap_size;
    std::vector<bool> decision;         // Whether variable is eligible for decisions
    double* var_inc_ptr;

    bool tick(SST::Cycle_t cycle);
    void handleMem(SST::Interfaces::StandardMem::Request* req);
    void handleRequest(HeapReqEvent* req);
    void initHeap();

    size_t size() const { return heap_size; }
    bool empty() const { return heap_size == 0; }
    
    enum State { IDLE, WAIT, STEP };
    State state;
    int outstanding_mem_requests;  // Track outstanding memory requests
    
private:
    SST::Output output;
    SST::Link* response_port;
    SST::Interfaces::StandardMem* memory;
    uint64_t heap_addr, indices_addr;
    std::vector<coro_t::pull_type*> heap_sources;
    std::vector<coro_t::push_type*> heap_sink_ptrs;
    coro_t::push_type* heap_sink_ptr;  // Pointer to current coroutine sink
    size_t line_size;
    bool debugging;  // reading the entire heap, no new requests
    
    VarActivity var_activity;
    uint64_t var_act_base_addr;  // Base address for variable activity array
    bool lt(Var x, Var y, int worker_id = 0);  // Comparison method using var_activity directly

    std::queue<HeapReqEvent*> pending_requests;

    // Reorder buffer for managing parallel memory requests
    ReorderBuffer reorder_buffer;

    // Store queue for Write->Read ordering
    std::vector<StoreQueueEntry> store_queue;
    int findStoreQueueEntry(uint64_t addr, size_t size);

    // parallel execution support
    std::vector<bool> heap_active_workers;
    std::vector<bool> heap_polling;
    std::vector<bool> locks;  // locks for heap indices
    bool need_rescale;  // need to pause and rescale all variable activities
    void startNewWorker(size_t idx);

    // Helper methods
    inline int parent(int i) { return (i - 1) >> 1; }
    inline int left(int i) { return (i << 1) + 1; }
    inline int right(int i) { return (i << 1) + 2; }
    inline uint64_t heapAddr(int i) { return heap_addr + i*sizeof(Var); }
    inline uint64_t indexAddr(int i) { return indices_addr + i*sizeof(Var); }
    
    Var read(uint64_t addr, int worker_id = 0);
    void write(uint64_t addr, Var val);
    void complete(int res, int worker_id = 0);
    void debug_heap(int worker_id = 0);  // debugging only

    void lock(int x) { locks[x] = true; }
    void unlock(int x) { locks[x] = false; }
    bool isLocked(int x) const { return locks[x]; }

    void percolateUp(int i, Var x, int worker_id = 0);
    void percolateDown(int i, Var key=var_Undef);
    void readHeap(int idx);
    bool inHeap(Var key, int worker_id = 0);
    void insert(Var key, int worker_id = 0);
    void decrease(Var key, int worker_id = 0);
    void removeMin();
    void varBump(Var key, int worker_id = 0);

public:
    void setLineSize(size_t size) { line_size = size; var_activity.setLineSize(size); }
};

#endif
