

================================================================
== Vitis HLS Report for 'sobel_edge_detector'
================================================================
* Date:           Wed Nov 13 22:41:29 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Sobel_Edge_Detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   159292|   159292|  1.593 ms|  1.593 ms|  159293|  159293|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                         |                                                              |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544  |sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2  |   142886|   142886|  1.429 ms|  1.429 ms|  142886|  142886|       no|
        |grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676  |sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6  |    16400|    16400|  0.164 ms|  0.164 ms|   16400|   16400|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   5|   4839|   2244|    -|
|Memory           |      128|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      -|   4713|    -|
|Register         |        -|   -|      9|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |      128|   5|   4848|   6959|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |      106|   6|     13|     39|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544  |sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2  |        0|   0|    74|   208|    0|
    |grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676  |sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6  |        0|   5|  4765|  2036|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                    |                                                              |        0|   5|  4839|  2244|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_edge_1_U    |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_2_U    |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_3_U    |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_4_U    |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_5_U    |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_6_U    |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_7_U    |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_8_U    |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_9_U    |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_10_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_11_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_12_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_13_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_14_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_15_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_16_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_17_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_18_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_19_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_20_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_21_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_22_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_23_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_24_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_25_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_26_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_27_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_28_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_29_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_30_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_31_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_32_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_33_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_34_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_35_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_36_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_37_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_38_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_39_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_40_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_41_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_42_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_43_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_44_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_45_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_46_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_47_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_48_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_49_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_50_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_51_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_52_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_53_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_54_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_55_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_56_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_57_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_58_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_59_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_60_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_61_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_62_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_63_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_64_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_65_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_66_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_67_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_68_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_69_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_70_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_71_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_72_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_73_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_74_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_75_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_76_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_77_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_78_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_79_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_80_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_81_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_82_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_83_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_84_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_85_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_86_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_87_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_88_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_89_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_90_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_91_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_92_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_93_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_94_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_95_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_96_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_97_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_98_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_99_U   |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_100_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_101_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_102_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_103_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_104_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_105_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_106_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_107_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_108_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_109_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_110_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_111_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_112_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_113_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_114_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_115_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_116_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_117_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_118_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_119_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_120_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_121_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_122_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_123_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_124_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_125_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_126_U  |temp_edge_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_U      |temp_edge_RAM_AUTO_1R1W    |        1|  0|   0|    0|   128|   32|     1|         4096|
    |temp_edge_127_U  |temp_edge_RAM_AUTO_1R1W    |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                           |      128|  0|   0|    0| 16384| 4096|   128|       524288|
    +-----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                      Variable Name                                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_edge_out_TREADY  |       and|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                    |          |   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  42|          8|    1|          8|
    |temp_edge_100_address0  |  14|          3|    7|         21|
    |temp_edge_100_ce0       |  14|          3|    1|          3|
    |temp_edge_100_we0       |   9|          2|    1|          2|
    |temp_edge_101_address0  |  14|          3|    7|         21|
    |temp_edge_101_ce0       |  14|          3|    1|          3|
    |temp_edge_101_we0       |   9|          2|    1|          2|
    |temp_edge_102_address0  |  14|          3|    7|         21|
    |temp_edge_102_ce0       |  14|          3|    1|          3|
    |temp_edge_102_we0       |   9|          2|    1|          2|
    |temp_edge_103_address0  |  14|          3|    7|         21|
    |temp_edge_103_ce0       |  14|          3|    1|          3|
    |temp_edge_103_we0       |   9|          2|    1|          2|
    |temp_edge_104_address0  |  14|          3|    7|         21|
    |temp_edge_104_ce0       |  14|          3|    1|          3|
    |temp_edge_104_we0       |   9|          2|    1|          2|
    |temp_edge_105_address0  |  14|          3|    7|         21|
    |temp_edge_105_ce0       |  14|          3|    1|          3|
    |temp_edge_105_we0       |   9|          2|    1|          2|
    |temp_edge_106_address0  |  14|          3|    7|         21|
    |temp_edge_106_ce0       |  14|          3|    1|          3|
    |temp_edge_106_we0       |   9|          2|    1|          2|
    |temp_edge_107_address0  |  14|          3|    7|         21|
    |temp_edge_107_ce0       |  14|          3|    1|          3|
    |temp_edge_107_we0       |   9|          2|    1|          2|
    |temp_edge_108_address0  |  14|          3|    7|         21|
    |temp_edge_108_ce0       |  14|          3|    1|          3|
    |temp_edge_108_we0       |   9|          2|    1|          2|
    |temp_edge_109_address0  |  14|          3|    7|         21|
    |temp_edge_109_ce0       |  14|          3|    1|          3|
    |temp_edge_109_we0       |   9|          2|    1|          2|
    |temp_edge_10_address0   |  14|          3|    7|         21|
    |temp_edge_10_ce0        |  14|          3|    1|          3|
    |temp_edge_10_we0        |   9|          2|    1|          2|
    |temp_edge_110_address0  |  14|          3|    7|         21|
    |temp_edge_110_ce0       |  14|          3|    1|          3|
    |temp_edge_110_we0       |   9|          2|    1|          2|
    |temp_edge_111_address0  |  14|          3|    7|         21|
    |temp_edge_111_ce0       |  14|          3|    1|          3|
    |temp_edge_111_we0       |   9|          2|    1|          2|
    |temp_edge_112_address0  |  14|          3|    7|         21|
    |temp_edge_112_ce0       |  14|          3|    1|          3|
    |temp_edge_112_we0       |   9|          2|    1|          2|
    |temp_edge_113_address0  |  14|          3|    7|         21|
    |temp_edge_113_ce0       |  14|          3|    1|          3|
    |temp_edge_113_we0       |   9|          2|    1|          2|
    |temp_edge_114_address0  |  14|          3|    7|         21|
    |temp_edge_114_ce0       |  14|          3|    1|          3|
    |temp_edge_114_we0       |   9|          2|    1|          2|
    |temp_edge_115_address0  |  14|          3|    7|         21|
    |temp_edge_115_ce0       |  14|          3|    1|          3|
    |temp_edge_115_we0       |   9|          2|    1|          2|
    |temp_edge_116_address0  |  14|          3|    7|         21|
    |temp_edge_116_ce0       |  14|          3|    1|          3|
    |temp_edge_116_we0       |   9|          2|    1|          2|
    |temp_edge_117_address0  |  14|          3|    7|         21|
    |temp_edge_117_ce0       |  14|          3|    1|          3|
    |temp_edge_117_we0       |   9|          2|    1|          2|
    |temp_edge_118_address0  |  14|          3|    7|         21|
    |temp_edge_118_ce0       |  14|          3|    1|          3|
    |temp_edge_118_we0       |   9|          2|    1|          2|
    |temp_edge_119_address0  |  14|          3|    7|         21|
    |temp_edge_119_ce0       |  14|          3|    1|          3|
    |temp_edge_119_we0       |   9|          2|    1|          2|
    |temp_edge_11_address0   |  14|          3|    7|         21|
    |temp_edge_11_ce0        |  14|          3|    1|          3|
    |temp_edge_11_we0        |   9|          2|    1|          2|
    |temp_edge_120_address0  |  14|          3|    7|         21|
    |temp_edge_120_ce0       |  14|          3|    1|          3|
    |temp_edge_120_we0       |   9|          2|    1|          2|
    |temp_edge_121_address0  |  14|          3|    7|         21|
    |temp_edge_121_ce0       |  14|          3|    1|          3|
    |temp_edge_121_we0       |   9|          2|    1|          2|
    |temp_edge_122_address0  |  14|          3|    7|         21|
    |temp_edge_122_ce0       |  14|          3|    1|          3|
    |temp_edge_122_we0       |   9|          2|    1|          2|
    |temp_edge_123_address0  |  14|          3|    7|         21|
    |temp_edge_123_ce0       |  14|          3|    1|          3|
    |temp_edge_123_we0       |   9|          2|    1|          2|
    |temp_edge_124_address0  |  14|          3|    7|         21|
    |temp_edge_124_ce0       |  14|          3|    1|          3|
    |temp_edge_124_we0       |   9|          2|    1|          2|
    |temp_edge_125_address0  |  14|          3|    7|         21|
    |temp_edge_125_ce0       |  14|          3|    1|          3|
    |temp_edge_125_we0       |   9|          2|    1|          2|
    |temp_edge_126_address0  |  14|          3|    7|         21|
    |temp_edge_126_ce0       |  14|          3|    1|          3|
    |temp_edge_126_we0       |   9|          2|    1|          2|
    |temp_edge_12_address0   |  14|          3|    7|         21|
    |temp_edge_12_ce0        |  14|          3|    1|          3|
    |temp_edge_12_we0        |   9|          2|    1|          2|
    |temp_edge_13_address0   |  14|          3|    7|         21|
    |temp_edge_13_ce0        |  14|          3|    1|          3|
    |temp_edge_13_we0        |   9|          2|    1|          2|
    |temp_edge_14_address0   |  14|          3|    7|         21|
    |temp_edge_14_ce0        |  14|          3|    1|          3|
    |temp_edge_14_we0        |   9|          2|    1|          2|
    |temp_edge_15_address0   |  14|          3|    7|         21|
    |temp_edge_15_ce0        |  14|          3|    1|          3|
    |temp_edge_15_we0        |   9|          2|    1|          2|
    |temp_edge_16_address0   |  14|          3|    7|         21|
    |temp_edge_16_ce0        |  14|          3|    1|          3|
    |temp_edge_16_we0        |   9|          2|    1|          2|
    |temp_edge_17_address0   |  14|          3|    7|         21|
    |temp_edge_17_ce0        |  14|          3|    1|          3|
    |temp_edge_17_we0        |   9|          2|    1|          2|
    |temp_edge_18_address0   |  14|          3|    7|         21|
    |temp_edge_18_ce0        |  14|          3|    1|          3|
    |temp_edge_18_we0        |   9|          2|    1|          2|
    |temp_edge_19_address0   |  14|          3|    7|         21|
    |temp_edge_19_ce0        |  14|          3|    1|          3|
    |temp_edge_19_we0        |   9|          2|    1|          2|
    |temp_edge_1_address0    |  14|          3|    7|         21|
    |temp_edge_1_ce0         |  14|          3|    1|          3|
    |temp_edge_1_we0         |   9|          2|    1|          2|
    |temp_edge_20_address0   |  14|          3|    7|         21|
    |temp_edge_20_ce0        |  14|          3|    1|          3|
    |temp_edge_20_we0        |   9|          2|    1|          2|
    |temp_edge_21_address0   |  14|          3|    7|         21|
    |temp_edge_21_ce0        |  14|          3|    1|          3|
    |temp_edge_21_we0        |   9|          2|    1|          2|
    |temp_edge_22_address0   |  14|          3|    7|         21|
    |temp_edge_22_ce0        |  14|          3|    1|          3|
    |temp_edge_22_we0        |   9|          2|    1|          2|
    |temp_edge_23_address0   |  14|          3|    7|         21|
    |temp_edge_23_ce0        |  14|          3|    1|          3|
    |temp_edge_23_we0        |   9|          2|    1|          2|
    |temp_edge_24_address0   |  14|          3|    7|         21|
    |temp_edge_24_ce0        |  14|          3|    1|          3|
    |temp_edge_24_we0        |   9|          2|    1|          2|
    |temp_edge_25_address0   |  14|          3|    7|         21|
    |temp_edge_25_ce0        |  14|          3|    1|          3|
    |temp_edge_25_we0        |   9|          2|    1|          2|
    |temp_edge_26_address0   |  14|          3|    7|         21|
    |temp_edge_26_ce0        |  14|          3|    1|          3|
    |temp_edge_26_we0        |   9|          2|    1|          2|
    |temp_edge_27_address0   |  14|          3|    7|         21|
    |temp_edge_27_ce0        |  14|          3|    1|          3|
    |temp_edge_27_we0        |   9|          2|    1|          2|
    |temp_edge_28_address0   |  14|          3|    7|         21|
    |temp_edge_28_ce0        |  14|          3|    1|          3|
    |temp_edge_28_we0        |   9|          2|    1|          2|
    |temp_edge_29_address0   |  14|          3|    7|         21|
    |temp_edge_29_ce0        |  14|          3|    1|          3|
    |temp_edge_29_we0        |   9|          2|    1|          2|
    |temp_edge_2_address0    |  14|          3|    7|         21|
    |temp_edge_2_ce0         |  14|          3|    1|          3|
    |temp_edge_2_we0         |   9|          2|    1|          2|
    |temp_edge_30_address0   |  14|          3|    7|         21|
    |temp_edge_30_ce0        |  14|          3|    1|          3|
    |temp_edge_30_we0        |   9|          2|    1|          2|
    |temp_edge_31_address0   |  14|          3|    7|         21|
    |temp_edge_31_ce0        |  14|          3|    1|          3|
    |temp_edge_31_we0        |   9|          2|    1|          2|
    |temp_edge_32_address0   |  14|          3|    7|         21|
    |temp_edge_32_ce0        |  14|          3|    1|          3|
    |temp_edge_32_we0        |   9|          2|    1|          2|
    |temp_edge_33_address0   |  14|          3|    7|         21|
    |temp_edge_33_ce0        |  14|          3|    1|          3|
    |temp_edge_33_we0        |   9|          2|    1|          2|
    |temp_edge_34_address0   |  14|          3|    7|         21|
    |temp_edge_34_ce0        |  14|          3|    1|          3|
    |temp_edge_34_we0        |   9|          2|    1|          2|
    |temp_edge_35_address0   |  14|          3|    7|         21|
    |temp_edge_35_ce0        |  14|          3|    1|          3|
    |temp_edge_35_we0        |   9|          2|    1|          2|
    |temp_edge_36_address0   |  14|          3|    7|         21|
    |temp_edge_36_ce0        |  14|          3|    1|          3|
    |temp_edge_36_we0        |   9|          2|    1|          2|
    |temp_edge_37_address0   |  14|          3|    7|         21|
    |temp_edge_37_ce0        |  14|          3|    1|          3|
    |temp_edge_37_we0        |   9|          2|    1|          2|
    |temp_edge_38_address0   |  14|          3|    7|         21|
    |temp_edge_38_ce0        |  14|          3|    1|          3|
    |temp_edge_38_we0        |   9|          2|    1|          2|
    |temp_edge_39_address0   |  14|          3|    7|         21|
    |temp_edge_39_ce0        |  14|          3|    1|          3|
    |temp_edge_39_we0        |   9|          2|    1|          2|
    |temp_edge_3_address0    |  14|          3|    7|         21|
    |temp_edge_3_ce0         |  14|          3|    1|          3|
    |temp_edge_3_we0         |   9|          2|    1|          2|
    |temp_edge_40_address0   |  14|          3|    7|         21|
    |temp_edge_40_ce0        |  14|          3|    1|          3|
    |temp_edge_40_we0        |   9|          2|    1|          2|
    |temp_edge_41_address0   |  14|          3|    7|         21|
    |temp_edge_41_ce0        |  14|          3|    1|          3|
    |temp_edge_41_we0        |   9|          2|    1|          2|
    |temp_edge_42_address0   |  14|          3|    7|         21|
    |temp_edge_42_ce0        |  14|          3|    1|          3|
    |temp_edge_42_we0        |   9|          2|    1|          2|
    |temp_edge_43_address0   |  14|          3|    7|         21|
    |temp_edge_43_ce0        |  14|          3|    1|          3|
    |temp_edge_43_we0        |   9|          2|    1|          2|
    |temp_edge_44_address0   |  14|          3|    7|         21|
    |temp_edge_44_ce0        |  14|          3|    1|          3|
    |temp_edge_44_we0        |   9|          2|    1|          2|
    |temp_edge_45_address0   |  14|          3|    7|         21|
    |temp_edge_45_ce0        |  14|          3|    1|          3|
    |temp_edge_45_we0        |   9|          2|    1|          2|
    |temp_edge_46_address0   |  14|          3|    7|         21|
    |temp_edge_46_ce0        |  14|          3|    1|          3|
    |temp_edge_46_we0        |   9|          2|    1|          2|
    |temp_edge_47_address0   |  14|          3|    7|         21|
    |temp_edge_47_ce0        |  14|          3|    1|          3|
    |temp_edge_47_we0        |   9|          2|    1|          2|
    |temp_edge_48_address0   |  14|          3|    7|         21|
    |temp_edge_48_ce0        |  14|          3|    1|          3|
    |temp_edge_48_we0        |   9|          2|    1|          2|
    |temp_edge_49_address0   |  14|          3|    7|         21|
    |temp_edge_49_ce0        |  14|          3|    1|          3|
    |temp_edge_49_we0        |   9|          2|    1|          2|
    |temp_edge_4_address0    |  14|          3|    7|         21|
    |temp_edge_4_ce0         |  14|          3|    1|          3|
    |temp_edge_4_we0         |   9|          2|    1|          2|
    |temp_edge_50_address0   |  14|          3|    7|         21|
    |temp_edge_50_ce0        |  14|          3|    1|          3|
    |temp_edge_50_we0        |   9|          2|    1|          2|
    |temp_edge_51_address0   |  14|          3|    7|         21|
    |temp_edge_51_ce0        |  14|          3|    1|          3|
    |temp_edge_51_we0        |   9|          2|    1|          2|
    |temp_edge_52_address0   |  14|          3|    7|         21|
    |temp_edge_52_ce0        |  14|          3|    1|          3|
    |temp_edge_52_we0        |   9|          2|    1|          2|
    |temp_edge_53_address0   |  14|          3|    7|         21|
    |temp_edge_53_ce0        |  14|          3|    1|          3|
    |temp_edge_53_we0        |   9|          2|    1|          2|
    |temp_edge_54_address0   |  14|          3|    7|         21|
    |temp_edge_54_ce0        |  14|          3|    1|          3|
    |temp_edge_54_we0        |   9|          2|    1|          2|
    |temp_edge_55_address0   |  14|          3|    7|         21|
    |temp_edge_55_ce0        |  14|          3|    1|          3|
    |temp_edge_55_we0        |   9|          2|    1|          2|
    |temp_edge_56_address0   |  14|          3|    7|         21|
    |temp_edge_56_ce0        |  14|          3|    1|          3|
    |temp_edge_56_we0        |   9|          2|    1|          2|
    |temp_edge_57_address0   |  14|          3|    7|         21|
    |temp_edge_57_ce0        |  14|          3|    1|          3|
    |temp_edge_57_we0        |   9|          2|    1|          2|
    |temp_edge_58_address0   |  14|          3|    7|         21|
    |temp_edge_58_ce0        |  14|          3|    1|          3|
    |temp_edge_58_we0        |   9|          2|    1|          2|
    |temp_edge_59_address0   |  14|          3|    7|         21|
    |temp_edge_59_ce0        |  14|          3|    1|          3|
    |temp_edge_59_we0        |   9|          2|    1|          2|
    |temp_edge_5_address0    |  14|          3|    7|         21|
    |temp_edge_5_ce0         |  14|          3|    1|          3|
    |temp_edge_5_we0         |   9|          2|    1|          2|
    |temp_edge_60_address0   |  14|          3|    7|         21|
    |temp_edge_60_ce0        |  14|          3|    1|          3|
    |temp_edge_60_we0        |   9|          2|    1|          2|
    |temp_edge_61_address0   |  14|          3|    7|         21|
    |temp_edge_61_ce0        |  14|          3|    1|          3|
    |temp_edge_61_we0        |   9|          2|    1|          2|
    |temp_edge_62_address0   |  14|          3|    7|         21|
    |temp_edge_62_ce0        |  14|          3|    1|          3|
    |temp_edge_62_we0        |   9|          2|    1|          2|
    |temp_edge_63_address0   |  14|          3|    7|         21|
    |temp_edge_63_ce0        |  14|          3|    1|          3|
    |temp_edge_63_we0        |   9|          2|    1|          2|
    |temp_edge_64_address0   |  14|          3|    7|         21|
    |temp_edge_64_ce0        |  14|          3|    1|          3|
    |temp_edge_64_we0        |   9|          2|    1|          2|
    |temp_edge_65_address0   |  14|          3|    7|         21|
    |temp_edge_65_ce0        |  14|          3|    1|          3|
    |temp_edge_65_we0        |   9|          2|    1|          2|
    |temp_edge_66_address0   |  14|          3|    7|         21|
    |temp_edge_66_ce0        |  14|          3|    1|          3|
    |temp_edge_66_we0        |   9|          2|    1|          2|
    |temp_edge_67_address0   |  14|          3|    7|         21|
    |temp_edge_67_ce0        |  14|          3|    1|          3|
    |temp_edge_67_we0        |   9|          2|    1|          2|
    |temp_edge_68_address0   |  14|          3|    7|         21|
    |temp_edge_68_ce0        |  14|          3|    1|          3|
    |temp_edge_68_we0        |   9|          2|    1|          2|
    |temp_edge_69_address0   |  14|          3|    7|         21|
    |temp_edge_69_ce0        |  14|          3|    1|          3|
    |temp_edge_69_we0        |   9|          2|    1|          2|
    |temp_edge_6_address0    |  14|          3|    7|         21|
    |temp_edge_6_ce0         |  14|          3|    1|          3|
    |temp_edge_6_we0         |   9|          2|    1|          2|
    |temp_edge_70_address0   |  14|          3|    7|         21|
    |temp_edge_70_ce0        |  14|          3|    1|          3|
    |temp_edge_70_we0        |   9|          2|    1|          2|
    |temp_edge_71_address0   |  14|          3|    7|         21|
    |temp_edge_71_ce0        |  14|          3|    1|          3|
    |temp_edge_71_we0        |   9|          2|    1|          2|
    |temp_edge_72_address0   |  14|          3|    7|         21|
    |temp_edge_72_ce0        |  14|          3|    1|          3|
    |temp_edge_72_we0        |   9|          2|    1|          2|
    |temp_edge_73_address0   |  14|          3|    7|         21|
    |temp_edge_73_ce0        |  14|          3|    1|          3|
    |temp_edge_73_we0        |   9|          2|    1|          2|
    |temp_edge_74_address0   |  14|          3|    7|         21|
    |temp_edge_74_ce0        |  14|          3|    1|          3|
    |temp_edge_74_we0        |   9|          2|    1|          2|
    |temp_edge_75_address0   |  14|          3|    7|         21|
    |temp_edge_75_ce0        |  14|          3|    1|          3|
    |temp_edge_75_we0        |   9|          2|    1|          2|
    |temp_edge_76_address0   |  14|          3|    7|         21|
    |temp_edge_76_ce0        |  14|          3|    1|          3|
    |temp_edge_76_we0        |   9|          2|    1|          2|
    |temp_edge_77_address0   |  14|          3|    7|         21|
    |temp_edge_77_ce0        |  14|          3|    1|          3|
    |temp_edge_77_we0        |   9|          2|    1|          2|
    |temp_edge_78_address0   |  14|          3|    7|         21|
    |temp_edge_78_ce0        |  14|          3|    1|          3|
    |temp_edge_78_we0        |   9|          2|    1|          2|
    |temp_edge_79_address0   |  14|          3|    7|         21|
    |temp_edge_79_ce0        |  14|          3|    1|          3|
    |temp_edge_79_we0        |   9|          2|    1|          2|
    |temp_edge_7_address0    |  14|          3|    7|         21|
    |temp_edge_7_ce0         |  14|          3|    1|          3|
    |temp_edge_7_we0         |   9|          2|    1|          2|
    |temp_edge_80_address0   |  14|          3|    7|         21|
    |temp_edge_80_ce0        |  14|          3|    1|          3|
    |temp_edge_80_we0        |   9|          2|    1|          2|
    |temp_edge_81_address0   |  14|          3|    7|         21|
    |temp_edge_81_ce0        |  14|          3|    1|          3|
    |temp_edge_81_we0        |   9|          2|    1|          2|
    |temp_edge_82_address0   |  14|          3|    7|         21|
    |temp_edge_82_ce0        |  14|          3|    1|          3|
    |temp_edge_82_we0        |   9|          2|    1|          2|
    |temp_edge_83_address0   |  14|          3|    7|         21|
    |temp_edge_83_ce0        |  14|          3|    1|          3|
    |temp_edge_83_we0        |   9|          2|    1|          2|
    |temp_edge_84_address0   |  14|          3|    7|         21|
    |temp_edge_84_ce0        |  14|          3|    1|          3|
    |temp_edge_84_we0        |   9|          2|    1|          2|
    |temp_edge_85_address0   |  14|          3|    7|         21|
    |temp_edge_85_ce0        |  14|          3|    1|          3|
    |temp_edge_85_we0        |   9|          2|    1|          2|
    |temp_edge_86_address0   |  14|          3|    7|         21|
    |temp_edge_86_ce0        |  14|          3|    1|          3|
    |temp_edge_86_we0        |   9|          2|    1|          2|
    |temp_edge_87_address0   |  14|          3|    7|         21|
    |temp_edge_87_ce0        |  14|          3|    1|          3|
    |temp_edge_87_we0        |   9|          2|    1|          2|
    |temp_edge_88_address0   |  14|          3|    7|         21|
    |temp_edge_88_ce0        |  14|          3|    1|          3|
    |temp_edge_88_we0        |   9|          2|    1|          2|
    |temp_edge_89_address0   |  14|          3|    7|         21|
    |temp_edge_89_ce0        |  14|          3|    1|          3|
    |temp_edge_89_we0        |   9|          2|    1|          2|
    |temp_edge_8_address0    |  14|          3|    7|         21|
    |temp_edge_8_ce0         |  14|          3|    1|          3|
    |temp_edge_8_we0         |   9|          2|    1|          2|
    |temp_edge_90_address0   |  14|          3|    7|         21|
    |temp_edge_90_ce0        |  14|          3|    1|          3|
    |temp_edge_90_we0        |   9|          2|    1|          2|
    |temp_edge_91_address0   |  14|          3|    7|         21|
    |temp_edge_91_ce0        |  14|          3|    1|          3|
    |temp_edge_91_we0        |   9|          2|    1|          2|
    |temp_edge_92_address0   |  14|          3|    7|         21|
    |temp_edge_92_ce0        |  14|          3|    1|          3|
    |temp_edge_92_we0        |   9|          2|    1|          2|
    |temp_edge_93_address0   |  14|          3|    7|         21|
    |temp_edge_93_ce0        |  14|          3|    1|          3|
    |temp_edge_93_we0        |   9|          2|    1|          2|
    |temp_edge_94_address0   |  14|          3|    7|         21|
    |temp_edge_94_ce0        |  14|          3|    1|          3|
    |temp_edge_94_we0        |   9|          2|    1|          2|
    |temp_edge_95_address0   |  14|          3|    7|         21|
    |temp_edge_95_ce0        |  14|          3|    1|          3|
    |temp_edge_95_we0        |   9|          2|    1|          2|
    |temp_edge_96_address0   |  14|          3|    7|         21|
    |temp_edge_96_ce0        |  14|          3|    1|          3|
    |temp_edge_96_we0        |   9|          2|    1|          2|
    |temp_edge_97_address0   |  14|          3|    7|         21|
    |temp_edge_97_ce0        |  14|          3|    1|          3|
    |temp_edge_97_we0        |   9|          2|    1|          2|
    |temp_edge_98_address0   |  14|          3|    7|         21|
    |temp_edge_98_ce0        |  14|          3|    1|          3|
    |temp_edge_98_we0        |   9|          2|    1|          2|
    |temp_edge_99_address0   |  14|          3|    7|         21|
    |temp_edge_99_ce0        |  14|          3|    1|          3|
    |temp_edge_99_we0        |   9|          2|    1|          2|
    |temp_edge_9_address0    |  14|          3|    7|         21|
    |temp_edge_9_ce0         |  14|          3|    1|          3|
    |temp_edge_9_we0         |   9|          2|    1|          2|
    |x_TREADY_int_regslice   |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |4713|       1018| 1136|       3286|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                         Name                                         | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                             |  7|   0|    7|          0|
    |grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544_ap_start_reg  |  1|   0|    1|          0|
    |grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                 |  9|   0|    9|          0|
    +--------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------+-----+-----+------------+---------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  sobel_edge_detector|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|  sobel_edge_detector|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  sobel_edge_detector|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  sobel_edge_detector|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  sobel_edge_detector|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  sobel_edge_detector|  return value|
|x_TDATA          |   in|    8|        axis|                    x|       pointer|
|x_TVALID         |   in|    1|        axis|                    x|       pointer|
|x_TREADY         |  out|    1|        axis|                    x|       pointer|
|edge_out_TDATA   |  out|    8|        axis|             edge_out|       pointer|
|edge_out_TVALID  |  out|    1|        axis|             edge_out|       pointer|
|edge_out_TREADY  |   in|    1|        axis|             edge_out|       pointer|
+-----------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%temp_edge = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 8 'alloca' 'temp_edge' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%temp_edge_1 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 9 'alloca' 'temp_edge_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%temp_edge_2 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 10 'alloca' 'temp_edge_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%temp_edge_3 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 11 'alloca' 'temp_edge_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%temp_edge_4 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 12 'alloca' 'temp_edge_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%temp_edge_5 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 13 'alloca' 'temp_edge_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%temp_edge_6 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 14 'alloca' 'temp_edge_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%temp_edge_7 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 15 'alloca' 'temp_edge_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%temp_edge_8 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 16 'alloca' 'temp_edge_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%temp_edge_9 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 17 'alloca' 'temp_edge_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%temp_edge_10 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 18 'alloca' 'temp_edge_10' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%temp_edge_11 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 19 'alloca' 'temp_edge_11' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%temp_edge_12 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 20 'alloca' 'temp_edge_12' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%temp_edge_13 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 21 'alloca' 'temp_edge_13' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%temp_edge_14 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 22 'alloca' 'temp_edge_14' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%temp_edge_15 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 23 'alloca' 'temp_edge_15' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%temp_edge_16 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 24 'alloca' 'temp_edge_16' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%temp_edge_17 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 25 'alloca' 'temp_edge_17' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%temp_edge_18 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 26 'alloca' 'temp_edge_18' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%temp_edge_19 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 27 'alloca' 'temp_edge_19' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%temp_edge_20 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 28 'alloca' 'temp_edge_20' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%temp_edge_21 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 29 'alloca' 'temp_edge_21' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%temp_edge_22 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 30 'alloca' 'temp_edge_22' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%temp_edge_23 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 31 'alloca' 'temp_edge_23' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%temp_edge_24 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 32 'alloca' 'temp_edge_24' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%temp_edge_25 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 33 'alloca' 'temp_edge_25' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%temp_edge_26 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 34 'alloca' 'temp_edge_26' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%temp_edge_27 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 35 'alloca' 'temp_edge_27' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%temp_edge_28 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 36 'alloca' 'temp_edge_28' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%temp_edge_29 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 37 'alloca' 'temp_edge_29' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%temp_edge_30 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 38 'alloca' 'temp_edge_30' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%temp_edge_31 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 39 'alloca' 'temp_edge_31' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%temp_edge_32 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 40 'alloca' 'temp_edge_32' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%temp_edge_33 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 41 'alloca' 'temp_edge_33' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%temp_edge_34 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 42 'alloca' 'temp_edge_34' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%temp_edge_35 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 43 'alloca' 'temp_edge_35' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%temp_edge_36 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 44 'alloca' 'temp_edge_36' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%temp_edge_37 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 45 'alloca' 'temp_edge_37' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%temp_edge_38 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 46 'alloca' 'temp_edge_38' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%temp_edge_39 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 47 'alloca' 'temp_edge_39' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%temp_edge_40 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 48 'alloca' 'temp_edge_40' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%temp_edge_41 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 49 'alloca' 'temp_edge_41' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%temp_edge_42 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 50 'alloca' 'temp_edge_42' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%temp_edge_43 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 51 'alloca' 'temp_edge_43' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%temp_edge_44 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 52 'alloca' 'temp_edge_44' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%temp_edge_45 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 53 'alloca' 'temp_edge_45' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%temp_edge_46 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 54 'alloca' 'temp_edge_46' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%temp_edge_47 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 55 'alloca' 'temp_edge_47' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%temp_edge_48 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 56 'alloca' 'temp_edge_48' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%temp_edge_49 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 57 'alloca' 'temp_edge_49' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 58 [1/1] (3.25ns)   --->   "%temp_edge_50 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 58 'alloca' 'temp_edge_50' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%temp_edge_51 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 59 'alloca' 'temp_edge_51' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 60 [1/1] (3.25ns)   --->   "%temp_edge_52 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 60 'alloca' 'temp_edge_52' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 61 [1/1] (3.25ns)   --->   "%temp_edge_53 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 61 'alloca' 'temp_edge_53' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 62 [1/1] (3.25ns)   --->   "%temp_edge_54 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 62 'alloca' 'temp_edge_54' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%temp_edge_55 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 63 'alloca' 'temp_edge_55' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 64 [1/1] (3.25ns)   --->   "%temp_edge_56 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 64 'alloca' 'temp_edge_56' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 65 [1/1] (3.25ns)   --->   "%temp_edge_57 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 65 'alloca' 'temp_edge_57' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 66 [1/1] (3.25ns)   --->   "%temp_edge_58 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 66 'alloca' 'temp_edge_58' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 67 [1/1] (3.25ns)   --->   "%temp_edge_59 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 67 'alloca' 'temp_edge_59' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 68 [1/1] (3.25ns)   --->   "%temp_edge_60 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 68 'alloca' 'temp_edge_60' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 69 [1/1] (3.25ns)   --->   "%temp_edge_61 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 69 'alloca' 'temp_edge_61' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 70 [1/1] (3.25ns)   --->   "%temp_edge_62 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 70 'alloca' 'temp_edge_62' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 71 [1/1] (3.25ns)   --->   "%temp_edge_63 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 71 'alloca' 'temp_edge_63' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 72 [1/1] (3.25ns)   --->   "%temp_edge_64 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 72 'alloca' 'temp_edge_64' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 73 [1/1] (3.25ns)   --->   "%temp_edge_65 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 73 'alloca' 'temp_edge_65' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 74 [1/1] (3.25ns)   --->   "%temp_edge_66 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 74 'alloca' 'temp_edge_66' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 75 [1/1] (3.25ns)   --->   "%temp_edge_67 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 75 'alloca' 'temp_edge_67' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 76 [1/1] (3.25ns)   --->   "%temp_edge_68 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 76 'alloca' 'temp_edge_68' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 77 [1/1] (3.25ns)   --->   "%temp_edge_69 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 77 'alloca' 'temp_edge_69' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 78 [1/1] (3.25ns)   --->   "%temp_edge_70 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 78 'alloca' 'temp_edge_70' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 79 [1/1] (3.25ns)   --->   "%temp_edge_71 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 79 'alloca' 'temp_edge_71' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 80 [1/1] (3.25ns)   --->   "%temp_edge_72 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 80 'alloca' 'temp_edge_72' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 81 [1/1] (3.25ns)   --->   "%temp_edge_73 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 81 'alloca' 'temp_edge_73' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 82 [1/1] (3.25ns)   --->   "%temp_edge_74 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 82 'alloca' 'temp_edge_74' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 83 [1/1] (3.25ns)   --->   "%temp_edge_75 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 83 'alloca' 'temp_edge_75' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 84 [1/1] (3.25ns)   --->   "%temp_edge_76 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 84 'alloca' 'temp_edge_76' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 85 [1/1] (3.25ns)   --->   "%temp_edge_77 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 85 'alloca' 'temp_edge_77' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 86 [1/1] (3.25ns)   --->   "%temp_edge_78 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 86 'alloca' 'temp_edge_78' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 87 [1/1] (3.25ns)   --->   "%temp_edge_79 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 87 'alloca' 'temp_edge_79' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 88 [1/1] (3.25ns)   --->   "%temp_edge_80 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 88 'alloca' 'temp_edge_80' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 89 [1/1] (3.25ns)   --->   "%temp_edge_81 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 89 'alloca' 'temp_edge_81' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 90 [1/1] (3.25ns)   --->   "%temp_edge_82 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 90 'alloca' 'temp_edge_82' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 91 [1/1] (3.25ns)   --->   "%temp_edge_83 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 91 'alloca' 'temp_edge_83' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 92 [1/1] (3.25ns)   --->   "%temp_edge_84 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 92 'alloca' 'temp_edge_84' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 93 [1/1] (3.25ns)   --->   "%temp_edge_85 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 93 'alloca' 'temp_edge_85' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 94 [1/1] (3.25ns)   --->   "%temp_edge_86 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 94 'alloca' 'temp_edge_86' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 95 [1/1] (3.25ns)   --->   "%temp_edge_87 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 95 'alloca' 'temp_edge_87' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 96 [1/1] (3.25ns)   --->   "%temp_edge_88 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 96 'alloca' 'temp_edge_88' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 97 [1/1] (3.25ns)   --->   "%temp_edge_89 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 97 'alloca' 'temp_edge_89' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 98 [1/1] (3.25ns)   --->   "%temp_edge_90 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 98 'alloca' 'temp_edge_90' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 99 [1/1] (3.25ns)   --->   "%temp_edge_91 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 99 'alloca' 'temp_edge_91' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 100 [1/1] (3.25ns)   --->   "%temp_edge_92 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 100 'alloca' 'temp_edge_92' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 101 [1/1] (3.25ns)   --->   "%temp_edge_93 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 101 'alloca' 'temp_edge_93' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 102 [1/1] (3.25ns)   --->   "%temp_edge_94 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 102 'alloca' 'temp_edge_94' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 103 [1/1] (3.25ns)   --->   "%temp_edge_95 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 103 'alloca' 'temp_edge_95' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 104 [1/1] (3.25ns)   --->   "%temp_edge_96 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 104 'alloca' 'temp_edge_96' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 105 [1/1] (3.25ns)   --->   "%temp_edge_97 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 105 'alloca' 'temp_edge_97' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 106 [1/1] (3.25ns)   --->   "%temp_edge_98 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 106 'alloca' 'temp_edge_98' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 107 [1/1] (3.25ns)   --->   "%temp_edge_99 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 107 'alloca' 'temp_edge_99' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 108 [1/1] (3.25ns)   --->   "%temp_edge_100 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 108 'alloca' 'temp_edge_100' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 109 [1/1] (3.25ns)   --->   "%temp_edge_101 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 109 'alloca' 'temp_edge_101' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 110 [1/1] (3.25ns)   --->   "%temp_edge_102 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 110 'alloca' 'temp_edge_102' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 111 [1/1] (3.25ns)   --->   "%temp_edge_103 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 111 'alloca' 'temp_edge_103' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 112 [1/1] (3.25ns)   --->   "%temp_edge_104 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 112 'alloca' 'temp_edge_104' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 113 [1/1] (3.25ns)   --->   "%temp_edge_105 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 113 'alloca' 'temp_edge_105' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 114 [1/1] (3.25ns)   --->   "%temp_edge_106 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 114 'alloca' 'temp_edge_106' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 115 [1/1] (3.25ns)   --->   "%temp_edge_107 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 115 'alloca' 'temp_edge_107' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 116 [1/1] (3.25ns)   --->   "%temp_edge_108 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 116 'alloca' 'temp_edge_108' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 117 [1/1] (3.25ns)   --->   "%temp_edge_109 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 117 'alloca' 'temp_edge_109' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 118 [1/1] (3.25ns)   --->   "%temp_edge_110 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 118 'alloca' 'temp_edge_110' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 119 [1/1] (3.25ns)   --->   "%temp_edge_111 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 119 'alloca' 'temp_edge_111' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 120 [1/1] (3.25ns)   --->   "%temp_edge_112 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 120 'alloca' 'temp_edge_112' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 121 [1/1] (3.25ns)   --->   "%temp_edge_113 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 121 'alloca' 'temp_edge_113' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 122 [1/1] (3.25ns)   --->   "%temp_edge_114 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 122 'alloca' 'temp_edge_114' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 123 [1/1] (3.25ns)   --->   "%temp_edge_115 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 123 'alloca' 'temp_edge_115' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 124 [1/1] (3.25ns)   --->   "%temp_edge_116 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 124 'alloca' 'temp_edge_116' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 125 [1/1] (3.25ns)   --->   "%temp_edge_117 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 125 'alloca' 'temp_edge_117' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 126 [1/1] (3.25ns)   --->   "%temp_edge_118 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 126 'alloca' 'temp_edge_118' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 127 [1/1] (3.25ns)   --->   "%temp_edge_119 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 127 'alloca' 'temp_edge_119' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 128 [1/1] (3.25ns)   --->   "%temp_edge_120 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 128 'alloca' 'temp_edge_120' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 129 [1/1] (3.25ns)   --->   "%temp_edge_121 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 129 'alloca' 'temp_edge_121' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 130 [1/1] (3.25ns)   --->   "%temp_edge_122 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 130 'alloca' 'temp_edge_122' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 131 [1/1] (3.25ns)   --->   "%temp_edge_123 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 131 'alloca' 'temp_edge_123' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 132 [1/1] (3.25ns)   --->   "%temp_edge_124 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 132 'alloca' 'temp_edge_124' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 133 [1/1] (3.25ns)   --->   "%temp_edge_125 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 133 'alloca' 'temp_edge_125' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 134 [1/1] (3.25ns)   --->   "%temp_edge_126 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 134 'alloca' 'temp_edge_126' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 135 [1/1] (3.25ns)   --->   "%temp_edge_127 = alloca i64 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:18]   --->   Operation 135 'alloca' 'temp_edge_127' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 136 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 137 [2/2] (1.00ns)   --->   "%call_ln0 = call void @sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2, i32 %temp_edge_1, i32 %temp_edge_2, i32 %temp_edge_3, i32 %temp_edge_4, i32 %temp_edge_5, i32 %temp_edge_6, i32 %temp_edge_7, i32 %temp_edge_8, i32 %temp_edge_9, i32 %temp_edge_10, i32 %temp_edge_11, i32 %temp_edge_12, i32 %temp_edge_13, i32 %temp_edge_14, i32 %temp_edge_15, i32 %temp_edge_16, i32 %temp_edge_17, i32 %temp_edge_18, i32 %temp_edge_19, i32 %temp_edge_20, i32 %temp_edge_21, i32 %temp_edge_22, i32 %temp_edge_23, i32 %temp_edge_24, i32 %temp_edge_25, i32 %temp_edge_26, i32 %temp_edge_27, i32 %temp_edge_28, i32 %temp_edge_29, i32 %temp_edge_30, i32 %temp_edge_31, i32 %temp_edge_32, i32 %temp_edge_33, i32 %temp_edge_34, i32 %temp_edge_35, i32 %temp_edge_36, i32 %temp_edge_37, i32 %temp_edge_38, i32 %temp_edge_39, i32 %temp_edge_40, i32 %temp_edge_41, i32 %temp_edge_42, i32 %temp_edge_43, i32 %temp_edge_44, i32 %temp_edge_45, i32 %temp_edge_46, i32 %temp_edge_47, i32 %temp_edge_48, i32 %temp_edge_49, i32 %temp_edge_50, i32 %temp_edge_51, i32 %temp_edge_52, i32 %temp_edge_53, i32 %temp_edge_54, i32 %temp_edge_55, i32 %temp_edge_56, i32 %temp_edge_57, i32 %temp_edge_58, i32 %temp_edge_59, i32 %temp_edge_60, i32 %temp_edge_61, i32 %temp_edge_62, i32 %temp_edge_63, i32 %temp_edge_64, i32 %temp_edge_65, i32 %temp_edge_66, i32 %temp_edge_67, i32 %temp_edge_68, i32 %temp_edge_69, i32 %temp_edge_70, i32 %temp_edge_71, i32 %temp_edge_72, i32 %temp_edge_73, i32 %temp_edge_74, i32 %temp_edge_75, i32 %temp_edge_76, i32 %temp_edge_77, i32 %temp_edge_78, i32 %temp_edge_79, i32 %temp_edge_80, i32 %temp_edge_81, i32 %temp_edge_82, i32 %temp_edge_83, i32 %temp_edge_84, i32 %temp_edge_85, i32 %temp_edge_86, i32 %temp_edge_87, i32 %temp_edge_88, i32 %temp_edge_89, i32 %temp_edge_90, i32 %temp_edge_91, i32 %temp_edge_92, i32 %temp_edge_93, i32 %temp_edge_94, i32 %temp_edge_95, i32 %temp_edge_96, i32 %temp_edge_97, i32 %temp_edge_98, i32 %temp_edge_99, i32 %temp_edge_100, i32 %temp_edge_101, i32 %temp_edge_102, i32 %temp_edge_103, i32 %temp_edge_104, i32 %temp_edge_105, i32 %temp_edge_106, i32 %temp_edge_107, i32 %temp_edge_108, i32 %temp_edge_109, i32 %temp_edge_110, i32 %temp_edge_111, i32 %temp_edge_112, i32 %temp_edge_113, i32 %temp_edge_114, i32 %temp_edge_115, i32 %temp_edge_116, i32 %temp_edge_117, i32 %temp_edge_118, i32 %temp_edge_119, i32 %temp_edge_120, i32 %temp_edge_121, i32 %temp_edge_122, i32 %temp_edge_123, i32 %temp_edge_124, i32 %temp_edge_125, i32 %temp_edge_126, i8 %x"   --->   Operation 137 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2, i32 %temp_edge_1, i32 %temp_edge_2, i32 %temp_edge_3, i32 %temp_edge_4, i32 %temp_edge_5, i32 %temp_edge_6, i32 %temp_edge_7, i32 %temp_edge_8, i32 %temp_edge_9, i32 %temp_edge_10, i32 %temp_edge_11, i32 %temp_edge_12, i32 %temp_edge_13, i32 %temp_edge_14, i32 %temp_edge_15, i32 %temp_edge_16, i32 %temp_edge_17, i32 %temp_edge_18, i32 %temp_edge_19, i32 %temp_edge_20, i32 %temp_edge_21, i32 %temp_edge_22, i32 %temp_edge_23, i32 %temp_edge_24, i32 %temp_edge_25, i32 %temp_edge_26, i32 %temp_edge_27, i32 %temp_edge_28, i32 %temp_edge_29, i32 %temp_edge_30, i32 %temp_edge_31, i32 %temp_edge_32, i32 %temp_edge_33, i32 %temp_edge_34, i32 %temp_edge_35, i32 %temp_edge_36, i32 %temp_edge_37, i32 %temp_edge_38, i32 %temp_edge_39, i32 %temp_edge_40, i32 %temp_edge_41, i32 %temp_edge_42, i32 %temp_edge_43, i32 %temp_edge_44, i32 %temp_edge_45, i32 %temp_edge_46, i32 %temp_edge_47, i32 %temp_edge_48, i32 %temp_edge_49, i32 %temp_edge_50, i32 %temp_edge_51, i32 %temp_edge_52, i32 %temp_edge_53, i32 %temp_edge_54, i32 %temp_edge_55, i32 %temp_edge_56, i32 %temp_edge_57, i32 %temp_edge_58, i32 %temp_edge_59, i32 %temp_edge_60, i32 %temp_edge_61, i32 %temp_edge_62, i32 %temp_edge_63, i32 %temp_edge_64, i32 %temp_edge_65, i32 %temp_edge_66, i32 %temp_edge_67, i32 %temp_edge_68, i32 %temp_edge_69, i32 %temp_edge_70, i32 %temp_edge_71, i32 %temp_edge_72, i32 %temp_edge_73, i32 %temp_edge_74, i32 %temp_edge_75, i32 %temp_edge_76, i32 %temp_edge_77, i32 %temp_edge_78, i32 %temp_edge_79, i32 %temp_edge_80, i32 %temp_edge_81, i32 %temp_edge_82, i32 %temp_edge_83, i32 %temp_edge_84, i32 %temp_edge_85, i32 %temp_edge_86, i32 %temp_edge_87, i32 %temp_edge_88, i32 %temp_edge_89, i32 %temp_edge_90, i32 %temp_edge_91, i32 %temp_edge_92, i32 %temp_edge_93, i32 %temp_edge_94, i32 %temp_edge_95, i32 %temp_edge_96, i32 %temp_edge_97, i32 %temp_edge_98, i32 %temp_edge_99, i32 %temp_edge_100, i32 %temp_edge_101, i32 %temp_edge_102, i32 %temp_edge_103, i32 %temp_edge_104, i32 %temp_edge_105, i32 %temp_edge_106, i32 %temp_edge_107, i32 %temp_edge_108, i32 %temp_edge_109, i32 %temp_edge_110, i32 %temp_edge_111, i32 %temp_edge_112, i32 %temp_edge_113, i32 %temp_edge_114, i32 %temp_edge_115, i32 %temp_edge_116, i32 %temp_edge_117, i32 %temp_edge_118, i32 %temp_edge_119, i32 %temp_edge_120, i32 %temp_edge_121, i32 %temp_edge_122, i32 %temp_edge_123, i32 %temp_edge_124, i32 %temp_edge_125, i32 %temp_edge_126, i8 %x"   --->   Operation 138 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%empty_10 = wait i32 @_ssdm_op_Wait"   --->   Operation 139 'wait' 'empty_10' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%empty_11 = wait i32 @_ssdm_op_Wait"   --->   Operation 140 'wait' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6, i8 %edge_out, i32 %temp_edge, i32 %temp_edge_1, i32 %temp_edge_2, i32 %temp_edge_3, i32 %temp_edge_4, i32 %temp_edge_5, i32 %temp_edge_6, i32 %temp_edge_7, i32 %temp_edge_8, i32 %temp_edge_9, i32 %temp_edge_10, i32 %temp_edge_11, i32 %temp_edge_12, i32 %temp_edge_13, i32 %temp_edge_14, i32 %temp_edge_15, i32 %temp_edge_16, i32 %temp_edge_17, i32 %temp_edge_18, i32 %temp_edge_19, i32 %temp_edge_20, i32 %temp_edge_21, i32 %temp_edge_22, i32 %temp_edge_23, i32 %temp_edge_24, i32 %temp_edge_25, i32 %temp_edge_26, i32 %temp_edge_27, i32 %temp_edge_28, i32 %temp_edge_29, i32 %temp_edge_30, i32 %temp_edge_31, i32 %temp_edge_32, i32 %temp_edge_33, i32 %temp_edge_34, i32 %temp_edge_35, i32 %temp_edge_36, i32 %temp_edge_37, i32 %temp_edge_38, i32 %temp_edge_39, i32 %temp_edge_40, i32 %temp_edge_41, i32 %temp_edge_42, i32 %temp_edge_43, i32 %temp_edge_44, i32 %temp_edge_45, i32 %temp_edge_46, i32 %temp_edge_47, i32 %temp_edge_48, i32 %temp_edge_49, i32 %temp_edge_50, i32 %temp_edge_51, i32 %temp_edge_52, i32 %temp_edge_53, i32 %temp_edge_54, i32 %temp_edge_55, i32 %temp_edge_56, i32 %temp_edge_57, i32 %temp_edge_58, i32 %temp_edge_59, i32 %temp_edge_60, i32 %temp_edge_61, i32 %temp_edge_62, i32 %temp_edge_63, i32 %temp_edge_64, i32 %temp_edge_65, i32 %temp_edge_66, i32 %temp_edge_67, i32 %temp_edge_68, i32 %temp_edge_69, i32 %temp_edge_70, i32 %temp_edge_71, i32 %temp_edge_72, i32 %temp_edge_73, i32 %temp_edge_74, i32 %temp_edge_75, i32 %temp_edge_76, i32 %temp_edge_77, i32 %temp_edge_78, i32 %temp_edge_79, i32 %temp_edge_80, i32 %temp_edge_81, i32 %temp_edge_82, i32 %temp_edge_83, i32 %temp_edge_84, i32 %temp_edge_85, i32 %temp_edge_86, i32 %temp_edge_87, i32 %temp_edge_88, i32 %temp_edge_89, i32 %temp_edge_90, i32 %temp_edge_91, i32 %temp_edge_92, i32 %temp_edge_93, i32 %temp_edge_94, i32 %temp_edge_95, i32 %temp_edge_96, i32 %temp_edge_97, i32 %temp_edge_98, i32 %temp_edge_99, i32 %temp_edge_100, i32 %temp_edge_101, i32 %temp_edge_102, i32 %temp_edge_103, i32 %temp_edge_104, i32 %temp_edge_105, i32 %temp_edge_106, i32 %temp_edge_107, i32 %temp_edge_108, i32 %temp_edge_109, i32 %temp_edge_110, i32 %temp_edge_111, i32 %temp_edge_112, i32 %temp_edge_113, i32 %temp_edge_114, i32 %temp_edge_115, i32 %temp_edge_116, i32 %temp_edge_117, i32 %temp_edge_118, i32 %temp_edge_119, i32 %temp_edge_120, i32 %temp_edge_121, i32 %temp_edge_122, i32 %temp_edge_123, i32 %temp_edge_124, i32 %temp_edge_125, i32 %temp_edge_126, i32 %temp_edge_127"   --->   Operation 141 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.66>
ST_6 : Operation 142 [1/2] (6.66ns)   --->   "%call_ln0 = call void @sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6, i8 %edge_out, i32 %temp_edge, i32 %temp_edge_1, i32 %temp_edge_2, i32 %temp_edge_3, i32 %temp_edge_4, i32 %temp_edge_5, i32 %temp_edge_6, i32 %temp_edge_7, i32 %temp_edge_8, i32 %temp_edge_9, i32 %temp_edge_10, i32 %temp_edge_11, i32 %temp_edge_12, i32 %temp_edge_13, i32 %temp_edge_14, i32 %temp_edge_15, i32 %temp_edge_16, i32 %temp_edge_17, i32 %temp_edge_18, i32 %temp_edge_19, i32 %temp_edge_20, i32 %temp_edge_21, i32 %temp_edge_22, i32 %temp_edge_23, i32 %temp_edge_24, i32 %temp_edge_25, i32 %temp_edge_26, i32 %temp_edge_27, i32 %temp_edge_28, i32 %temp_edge_29, i32 %temp_edge_30, i32 %temp_edge_31, i32 %temp_edge_32, i32 %temp_edge_33, i32 %temp_edge_34, i32 %temp_edge_35, i32 %temp_edge_36, i32 %temp_edge_37, i32 %temp_edge_38, i32 %temp_edge_39, i32 %temp_edge_40, i32 %temp_edge_41, i32 %temp_edge_42, i32 %temp_edge_43, i32 %temp_edge_44, i32 %temp_edge_45, i32 %temp_edge_46, i32 %temp_edge_47, i32 %temp_edge_48, i32 %temp_edge_49, i32 %temp_edge_50, i32 %temp_edge_51, i32 %temp_edge_52, i32 %temp_edge_53, i32 %temp_edge_54, i32 %temp_edge_55, i32 %temp_edge_56, i32 %temp_edge_57, i32 %temp_edge_58, i32 %temp_edge_59, i32 %temp_edge_60, i32 %temp_edge_61, i32 %temp_edge_62, i32 %temp_edge_63, i32 %temp_edge_64, i32 %temp_edge_65, i32 %temp_edge_66, i32 %temp_edge_67, i32 %temp_edge_68, i32 %temp_edge_69, i32 %temp_edge_70, i32 %temp_edge_71, i32 %temp_edge_72, i32 %temp_edge_73, i32 %temp_edge_74, i32 %temp_edge_75, i32 %temp_edge_76, i32 %temp_edge_77, i32 %temp_edge_78, i32 %temp_edge_79, i32 %temp_edge_80, i32 %temp_edge_81, i32 %temp_edge_82, i32 %temp_edge_83, i32 %temp_edge_84, i32 %temp_edge_85, i32 %temp_edge_86, i32 %temp_edge_87, i32 %temp_edge_88, i32 %temp_edge_89, i32 %temp_edge_90, i32 %temp_edge_91, i32 %temp_edge_92, i32 %temp_edge_93, i32 %temp_edge_94, i32 %temp_edge_95, i32 %temp_edge_96, i32 %temp_edge_97, i32 %temp_edge_98, i32 %temp_edge_99, i32 %temp_edge_100, i32 %temp_edge_101, i32 %temp_edge_102, i32 %temp_edge_103, i32 %temp_edge_104, i32 %temp_edge_105, i32 %temp_edge_106, i32 %temp_edge_107, i32 %temp_edge_108, i32 %temp_edge_109, i32 %temp_edge_110, i32 %temp_edge_111, i32 %temp_edge_112, i32 %temp_edge_113, i32 %temp_edge_114, i32 %temp_edge_115, i32 %temp_edge_116, i32 %temp_edge_117, i32 %temp_edge_118, i32 %temp_edge_119, i32 %temp_edge_120, i32 %temp_edge_121, i32 %temp_edge_122, i32 %temp_edge_123, i32 %temp_edge_124, i32 %temp_edge_125, i32 %temp_edge_126, i32 %temp_edge_127"   --->   Operation 142 'call' 'call_ln0' <Predicate = true> <Delay = 6.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:4]   --->   Operation 143 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %edge_out, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %edge_out"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:66]   --->   Operation 148 'ret' 'ret_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ edge_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_edge         (alloca       ) [ 00111110]
temp_edge_1       (alloca       ) [ 00111110]
temp_edge_2       (alloca       ) [ 00111110]
temp_edge_3       (alloca       ) [ 00111110]
temp_edge_4       (alloca       ) [ 00111110]
temp_edge_5       (alloca       ) [ 00111110]
temp_edge_6       (alloca       ) [ 00111110]
temp_edge_7       (alloca       ) [ 00111110]
temp_edge_8       (alloca       ) [ 00111110]
temp_edge_9       (alloca       ) [ 00111110]
temp_edge_10      (alloca       ) [ 00111110]
temp_edge_11      (alloca       ) [ 00111110]
temp_edge_12      (alloca       ) [ 00111110]
temp_edge_13      (alloca       ) [ 00111110]
temp_edge_14      (alloca       ) [ 00111110]
temp_edge_15      (alloca       ) [ 00111110]
temp_edge_16      (alloca       ) [ 00111110]
temp_edge_17      (alloca       ) [ 00111110]
temp_edge_18      (alloca       ) [ 00111110]
temp_edge_19      (alloca       ) [ 00111110]
temp_edge_20      (alloca       ) [ 00111110]
temp_edge_21      (alloca       ) [ 00111110]
temp_edge_22      (alloca       ) [ 00111110]
temp_edge_23      (alloca       ) [ 00111110]
temp_edge_24      (alloca       ) [ 00111110]
temp_edge_25      (alloca       ) [ 00111110]
temp_edge_26      (alloca       ) [ 00111110]
temp_edge_27      (alloca       ) [ 00111110]
temp_edge_28      (alloca       ) [ 00111110]
temp_edge_29      (alloca       ) [ 00111110]
temp_edge_30      (alloca       ) [ 00111110]
temp_edge_31      (alloca       ) [ 00111110]
temp_edge_32      (alloca       ) [ 00111110]
temp_edge_33      (alloca       ) [ 00111110]
temp_edge_34      (alloca       ) [ 00111110]
temp_edge_35      (alloca       ) [ 00111110]
temp_edge_36      (alloca       ) [ 00111110]
temp_edge_37      (alloca       ) [ 00111110]
temp_edge_38      (alloca       ) [ 00111110]
temp_edge_39      (alloca       ) [ 00111110]
temp_edge_40      (alloca       ) [ 00111110]
temp_edge_41      (alloca       ) [ 00111110]
temp_edge_42      (alloca       ) [ 00111110]
temp_edge_43      (alloca       ) [ 00111110]
temp_edge_44      (alloca       ) [ 00111110]
temp_edge_45      (alloca       ) [ 00111110]
temp_edge_46      (alloca       ) [ 00111110]
temp_edge_47      (alloca       ) [ 00111110]
temp_edge_48      (alloca       ) [ 00111110]
temp_edge_49      (alloca       ) [ 00111110]
temp_edge_50      (alloca       ) [ 00111110]
temp_edge_51      (alloca       ) [ 00111110]
temp_edge_52      (alloca       ) [ 00111110]
temp_edge_53      (alloca       ) [ 00111110]
temp_edge_54      (alloca       ) [ 00111110]
temp_edge_55      (alloca       ) [ 00111110]
temp_edge_56      (alloca       ) [ 00111110]
temp_edge_57      (alloca       ) [ 00111110]
temp_edge_58      (alloca       ) [ 00111110]
temp_edge_59      (alloca       ) [ 00111110]
temp_edge_60      (alloca       ) [ 00111110]
temp_edge_61      (alloca       ) [ 00111110]
temp_edge_62      (alloca       ) [ 00111110]
temp_edge_63      (alloca       ) [ 00111110]
temp_edge_64      (alloca       ) [ 00111110]
temp_edge_65      (alloca       ) [ 00111110]
temp_edge_66      (alloca       ) [ 00111110]
temp_edge_67      (alloca       ) [ 00111110]
temp_edge_68      (alloca       ) [ 00111110]
temp_edge_69      (alloca       ) [ 00111110]
temp_edge_70      (alloca       ) [ 00111110]
temp_edge_71      (alloca       ) [ 00111110]
temp_edge_72      (alloca       ) [ 00111110]
temp_edge_73      (alloca       ) [ 00111110]
temp_edge_74      (alloca       ) [ 00111110]
temp_edge_75      (alloca       ) [ 00111110]
temp_edge_76      (alloca       ) [ 00111110]
temp_edge_77      (alloca       ) [ 00111110]
temp_edge_78      (alloca       ) [ 00111110]
temp_edge_79      (alloca       ) [ 00111110]
temp_edge_80      (alloca       ) [ 00111110]
temp_edge_81      (alloca       ) [ 00111110]
temp_edge_82      (alloca       ) [ 00111110]
temp_edge_83      (alloca       ) [ 00111110]
temp_edge_84      (alloca       ) [ 00111110]
temp_edge_85      (alloca       ) [ 00111110]
temp_edge_86      (alloca       ) [ 00111110]
temp_edge_87      (alloca       ) [ 00111110]
temp_edge_88      (alloca       ) [ 00111110]
temp_edge_89      (alloca       ) [ 00111110]
temp_edge_90      (alloca       ) [ 00111110]
temp_edge_91      (alloca       ) [ 00111110]
temp_edge_92      (alloca       ) [ 00111110]
temp_edge_93      (alloca       ) [ 00111110]
temp_edge_94      (alloca       ) [ 00111110]
temp_edge_95      (alloca       ) [ 00111110]
temp_edge_96      (alloca       ) [ 00111110]
temp_edge_97      (alloca       ) [ 00111110]
temp_edge_98      (alloca       ) [ 00111110]
temp_edge_99      (alloca       ) [ 00111110]
temp_edge_100     (alloca       ) [ 00111110]
temp_edge_101     (alloca       ) [ 00111110]
temp_edge_102     (alloca       ) [ 00111110]
temp_edge_103     (alloca       ) [ 00111110]
temp_edge_104     (alloca       ) [ 00111110]
temp_edge_105     (alloca       ) [ 00111110]
temp_edge_106     (alloca       ) [ 00111110]
temp_edge_107     (alloca       ) [ 00111110]
temp_edge_108     (alloca       ) [ 00111110]
temp_edge_109     (alloca       ) [ 00111110]
temp_edge_110     (alloca       ) [ 00111110]
temp_edge_111     (alloca       ) [ 00111110]
temp_edge_112     (alloca       ) [ 00111110]
temp_edge_113     (alloca       ) [ 00111110]
temp_edge_114     (alloca       ) [ 00111110]
temp_edge_115     (alloca       ) [ 00111110]
temp_edge_116     (alloca       ) [ 00111110]
temp_edge_117     (alloca       ) [ 00111110]
temp_edge_118     (alloca       ) [ 00111110]
temp_edge_119     (alloca       ) [ 00111110]
temp_edge_120     (alloca       ) [ 00111110]
temp_edge_121     (alloca       ) [ 00111110]
temp_edge_122     (alloca       ) [ 00111110]
temp_edge_123     (alloca       ) [ 00111110]
temp_edge_124     (alloca       ) [ 00111110]
temp_edge_125     (alloca       ) [ 00111110]
temp_edge_126     (alloca       ) [ 00111110]
temp_edge_127     (alloca       ) [ 00111110]
empty             (wait         ) [ 00000000]
call_ln0          (call         ) [ 00000000]
empty_10          (wait         ) [ 00000000]
empty_11          (wait         ) [ 00000000]
call_ln0          (call         ) [ 00000000]
spectopmodule_ln4 (spectopmodule) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
ret_ln66          (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edge_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="temp_edge_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="temp_edge_1_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="temp_edge_2_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_2/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="temp_edge_3_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_3/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="temp_edge_4_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_4/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="temp_edge_5_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_5/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="temp_edge_6_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_6/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="temp_edge_7_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_7/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="temp_edge_8_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_8/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="temp_edge_9_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_9/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="temp_edge_10_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_10/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="temp_edge_11_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_11/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="temp_edge_12_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_12/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="temp_edge_13_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_13/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="temp_edge_14_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_14/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="temp_edge_15_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_15/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="temp_edge_16_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_16/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="temp_edge_17_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_17/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="temp_edge_18_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_18/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="temp_edge_19_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_19/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="temp_edge_20_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_20/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="temp_edge_21_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_21/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="temp_edge_22_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_22/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="temp_edge_23_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_23/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="temp_edge_24_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_24/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="temp_edge_25_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_25/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="temp_edge_26_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_26/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="temp_edge_27_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_27/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="temp_edge_28_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_28/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="temp_edge_29_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_29/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="temp_edge_30_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_30/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="temp_edge_31_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_31/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="temp_edge_32_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_32/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="temp_edge_33_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_33/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="temp_edge_34_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_34/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="temp_edge_35_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_35/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="temp_edge_36_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_36/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="temp_edge_37_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_37/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="temp_edge_38_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_38/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="temp_edge_39_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_39/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="temp_edge_40_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_40/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="temp_edge_41_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_41/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="temp_edge_42_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_42/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="temp_edge_43_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_43/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="temp_edge_44_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_44/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="temp_edge_45_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_45/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="temp_edge_46_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_46/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="temp_edge_47_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_47/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="temp_edge_48_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_48/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="temp_edge_49_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_49/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="temp_edge_50_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_50/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="temp_edge_51_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_51/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="temp_edge_52_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_52/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="temp_edge_53_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_53/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="temp_edge_54_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_54/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="temp_edge_55_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_55/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="temp_edge_56_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_56/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="temp_edge_57_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_57/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="temp_edge_58_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_58/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="temp_edge_59_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_59/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="temp_edge_60_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_60/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="temp_edge_61_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_61/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="temp_edge_62_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_62/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="temp_edge_63_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_63/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="temp_edge_64_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_64/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="temp_edge_65_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_65/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="temp_edge_66_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_66/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="temp_edge_67_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_67/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="temp_edge_68_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_68/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="temp_edge_69_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_69/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="temp_edge_70_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_70/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="temp_edge_71_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_71/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="temp_edge_72_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_72/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="temp_edge_73_alloca_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_73/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="temp_edge_74_alloca_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_74/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="temp_edge_75_alloca_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_75/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="temp_edge_76_alloca_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_76/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="temp_edge_77_alloca_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_77/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="temp_edge_78_alloca_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_78/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="temp_edge_79_alloca_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_79/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="temp_edge_80_alloca_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_80/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="temp_edge_81_alloca_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_81/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="temp_edge_82_alloca_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_82/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="temp_edge_83_alloca_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_83/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="temp_edge_84_alloca_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_84/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="temp_edge_85_alloca_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_85/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="temp_edge_86_alloca_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_86/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="temp_edge_87_alloca_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_87/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="temp_edge_88_alloca_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_88/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="temp_edge_89_alloca_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_89/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="temp_edge_90_alloca_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_90/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="temp_edge_91_alloca_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_91/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="temp_edge_92_alloca_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_92/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="temp_edge_93_alloca_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_93/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="temp_edge_94_alloca_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_94/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="temp_edge_95_alloca_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_95/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="temp_edge_96_alloca_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_96/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="temp_edge_97_alloca_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_97/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="temp_edge_98_alloca_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_98/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="temp_edge_99_alloca_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_99/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="temp_edge_100_alloca_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_100/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="temp_edge_101_alloca_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_101/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="temp_edge_102_alloca_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_102/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="temp_edge_103_alloca_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_103/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="temp_edge_104_alloca_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_104/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="temp_edge_105_alloca_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_105/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="temp_edge_106_alloca_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_106/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="temp_edge_107_alloca_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_107/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="temp_edge_108_alloca_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_108/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="temp_edge_109_alloca_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_109/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="temp_edge_110_alloca_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_110/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="temp_edge_111_alloca_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_111/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="temp_edge_112_alloca_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_112/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="temp_edge_113_alloca_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_113/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="temp_edge_114_alloca_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_114/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="temp_edge_115_alloca_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_115/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="temp_edge_116_alloca_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_116/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="temp_edge_117_alloca_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_117/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="temp_edge_118_alloca_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_118/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="temp_edge_119_alloca_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_119/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="temp_edge_120_alloca_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_120/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="temp_edge_121_alloca_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_121/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="temp_edge_122_alloca_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_122/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="temp_edge_123_alloca_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_123/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="temp_edge_124_alloca_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_124/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="temp_edge_125_alloca_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_125/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="temp_edge_126_alloca_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_126/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="temp_edge_127_alloca_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_edge_127/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="0" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="548" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="549" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="551" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="553" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="554" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="555" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="556" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="557" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="558" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="559" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="560" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="561" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="562" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="563" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="564" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="565" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="566" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="567" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="568" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="569" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="570" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="571" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="572" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="573" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="574" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="575" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="576" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="577" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="578" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="579" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="580" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="581" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="582" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="583" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="584" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="585" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="586" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="587" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="588" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="589" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="590" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="591" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="592" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="593" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="594" dir="0" index="49" bw="32" slack="2147483647"/>
<pin id="595" dir="0" index="50" bw="32" slack="2147483647"/>
<pin id="596" dir="0" index="51" bw="32" slack="2147483647"/>
<pin id="597" dir="0" index="52" bw="32" slack="2147483647"/>
<pin id="598" dir="0" index="53" bw="32" slack="2147483647"/>
<pin id="599" dir="0" index="54" bw="32" slack="2147483647"/>
<pin id="600" dir="0" index="55" bw="32" slack="2147483647"/>
<pin id="601" dir="0" index="56" bw="32" slack="2147483647"/>
<pin id="602" dir="0" index="57" bw="32" slack="2147483647"/>
<pin id="603" dir="0" index="58" bw="32" slack="2147483647"/>
<pin id="604" dir="0" index="59" bw="32" slack="2147483647"/>
<pin id="605" dir="0" index="60" bw="32" slack="2147483647"/>
<pin id="606" dir="0" index="61" bw="32" slack="2147483647"/>
<pin id="607" dir="0" index="62" bw="32" slack="2147483647"/>
<pin id="608" dir="0" index="63" bw="32" slack="2147483647"/>
<pin id="609" dir="0" index="64" bw="32" slack="2147483647"/>
<pin id="610" dir="0" index="65" bw="32" slack="2147483647"/>
<pin id="611" dir="0" index="66" bw="32" slack="2147483647"/>
<pin id="612" dir="0" index="67" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="68" bw="32" slack="2147483647"/>
<pin id="614" dir="0" index="69" bw="32" slack="2147483647"/>
<pin id="615" dir="0" index="70" bw="32" slack="2147483647"/>
<pin id="616" dir="0" index="71" bw="32" slack="2147483647"/>
<pin id="617" dir="0" index="72" bw="32" slack="2147483647"/>
<pin id="618" dir="0" index="73" bw="32" slack="2147483647"/>
<pin id="619" dir="0" index="74" bw="32" slack="2147483647"/>
<pin id="620" dir="0" index="75" bw="32" slack="2147483647"/>
<pin id="621" dir="0" index="76" bw="32" slack="2147483647"/>
<pin id="622" dir="0" index="77" bw="32" slack="2147483647"/>
<pin id="623" dir="0" index="78" bw="32" slack="2147483647"/>
<pin id="624" dir="0" index="79" bw="32" slack="2147483647"/>
<pin id="625" dir="0" index="80" bw="32" slack="2147483647"/>
<pin id="626" dir="0" index="81" bw="32" slack="2147483647"/>
<pin id="627" dir="0" index="82" bw="32" slack="2147483647"/>
<pin id="628" dir="0" index="83" bw="32" slack="2147483647"/>
<pin id="629" dir="0" index="84" bw="32" slack="2147483647"/>
<pin id="630" dir="0" index="85" bw="32" slack="2147483647"/>
<pin id="631" dir="0" index="86" bw="32" slack="2147483647"/>
<pin id="632" dir="0" index="87" bw="32" slack="2147483647"/>
<pin id="633" dir="0" index="88" bw="32" slack="2147483647"/>
<pin id="634" dir="0" index="89" bw="32" slack="2147483647"/>
<pin id="635" dir="0" index="90" bw="32" slack="2147483647"/>
<pin id="636" dir="0" index="91" bw="32" slack="2147483647"/>
<pin id="637" dir="0" index="92" bw="32" slack="2147483647"/>
<pin id="638" dir="0" index="93" bw="32" slack="2147483647"/>
<pin id="639" dir="0" index="94" bw="32" slack="2147483647"/>
<pin id="640" dir="0" index="95" bw="32" slack="2147483647"/>
<pin id="641" dir="0" index="96" bw="32" slack="2147483647"/>
<pin id="642" dir="0" index="97" bw="32" slack="2147483647"/>
<pin id="643" dir="0" index="98" bw="32" slack="2147483647"/>
<pin id="644" dir="0" index="99" bw="32" slack="2147483647"/>
<pin id="645" dir="0" index="100" bw="32" slack="2147483647"/>
<pin id="646" dir="0" index="101" bw="32" slack="2147483647"/>
<pin id="647" dir="0" index="102" bw="32" slack="2147483647"/>
<pin id="648" dir="0" index="103" bw="32" slack="2147483647"/>
<pin id="649" dir="0" index="104" bw="32" slack="2147483647"/>
<pin id="650" dir="0" index="105" bw="32" slack="2147483647"/>
<pin id="651" dir="0" index="106" bw="32" slack="2147483647"/>
<pin id="652" dir="0" index="107" bw="32" slack="2147483647"/>
<pin id="653" dir="0" index="108" bw="32" slack="2147483647"/>
<pin id="654" dir="0" index="109" bw="32" slack="2147483647"/>
<pin id="655" dir="0" index="110" bw="32" slack="2147483647"/>
<pin id="656" dir="0" index="111" bw="32" slack="2147483647"/>
<pin id="657" dir="0" index="112" bw="32" slack="2147483647"/>
<pin id="658" dir="0" index="113" bw="32" slack="2147483647"/>
<pin id="659" dir="0" index="114" bw="32" slack="2147483647"/>
<pin id="660" dir="0" index="115" bw="32" slack="2147483647"/>
<pin id="661" dir="0" index="116" bw="32" slack="2147483647"/>
<pin id="662" dir="0" index="117" bw="32" slack="2147483647"/>
<pin id="663" dir="0" index="118" bw="32" slack="2147483647"/>
<pin id="664" dir="0" index="119" bw="32" slack="2147483647"/>
<pin id="665" dir="0" index="120" bw="32" slack="2147483647"/>
<pin id="666" dir="0" index="121" bw="32" slack="2147483647"/>
<pin id="667" dir="0" index="122" bw="32" slack="2147483647"/>
<pin id="668" dir="0" index="123" bw="32" slack="2147483647"/>
<pin id="669" dir="0" index="124" bw="32" slack="2147483647"/>
<pin id="670" dir="0" index="125" bw="32" slack="2147483647"/>
<pin id="671" dir="0" index="126" bw="32" slack="2147483647"/>
<pin id="672" dir="0" index="127" bw="8" slack="0"/>
<pin id="673" dir="1" index="128" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="0" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="680" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="681" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="682" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="683" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="684" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="685" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="686" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="687" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="688" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="689" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="690" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="691" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="692" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="693" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="694" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="695" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="696" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="697" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="698" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="699" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="700" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="701" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="702" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="703" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="704" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="705" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="706" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="707" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="708" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="709" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="710" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="711" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="712" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="713" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="714" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="715" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="716" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="717" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="718" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="719" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="720" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="721" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="722" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="723" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="724" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="725" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="726" dir="0" index="49" bw="32" slack="2147483647"/>
<pin id="727" dir="0" index="50" bw="32" slack="2147483647"/>
<pin id="728" dir="0" index="51" bw="32" slack="2147483647"/>
<pin id="729" dir="0" index="52" bw="32" slack="2147483647"/>
<pin id="730" dir="0" index="53" bw="32" slack="2147483647"/>
<pin id="731" dir="0" index="54" bw="32" slack="2147483647"/>
<pin id="732" dir="0" index="55" bw="32" slack="2147483647"/>
<pin id="733" dir="0" index="56" bw="32" slack="2147483647"/>
<pin id="734" dir="0" index="57" bw="32" slack="2147483647"/>
<pin id="735" dir="0" index="58" bw="32" slack="2147483647"/>
<pin id="736" dir="0" index="59" bw="32" slack="2147483647"/>
<pin id="737" dir="0" index="60" bw="32" slack="2147483647"/>
<pin id="738" dir="0" index="61" bw="32" slack="2147483647"/>
<pin id="739" dir="0" index="62" bw="32" slack="2147483647"/>
<pin id="740" dir="0" index="63" bw="32" slack="2147483647"/>
<pin id="741" dir="0" index="64" bw="32" slack="2147483647"/>
<pin id="742" dir="0" index="65" bw="32" slack="2147483647"/>
<pin id="743" dir="0" index="66" bw="32" slack="2147483647"/>
<pin id="744" dir="0" index="67" bw="32" slack="2147483647"/>
<pin id="745" dir="0" index="68" bw="32" slack="2147483647"/>
<pin id="746" dir="0" index="69" bw="32" slack="2147483647"/>
<pin id="747" dir="0" index="70" bw="32" slack="2147483647"/>
<pin id="748" dir="0" index="71" bw="32" slack="2147483647"/>
<pin id="749" dir="0" index="72" bw="32" slack="2147483647"/>
<pin id="750" dir="0" index="73" bw="32" slack="2147483647"/>
<pin id="751" dir="0" index="74" bw="32" slack="2147483647"/>
<pin id="752" dir="0" index="75" bw="32" slack="2147483647"/>
<pin id="753" dir="0" index="76" bw="32" slack="2147483647"/>
<pin id="754" dir="0" index="77" bw="32" slack="2147483647"/>
<pin id="755" dir="0" index="78" bw="32" slack="2147483647"/>
<pin id="756" dir="0" index="79" bw="32" slack="2147483647"/>
<pin id="757" dir="0" index="80" bw="32" slack="2147483647"/>
<pin id="758" dir="0" index="81" bw="32" slack="2147483647"/>
<pin id="759" dir="0" index="82" bw="32" slack="2147483647"/>
<pin id="760" dir="0" index="83" bw="32" slack="2147483647"/>
<pin id="761" dir="0" index="84" bw="32" slack="2147483647"/>
<pin id="762" dir="0" index="85" bw="32" slack="2147483647"/>
<pin id="763" dir="0" index="86" bw="32" slack="2147483647"/>
<pin id="764" dir="0" index="87" bw="32" slack="2147483647"/>
<pin id="765" dir="0" index="88" bw="32" slack="2147483647"/>
<pin id="766" dir="0" index="89" bw="32" slack="2147483647"/>
<pin id="767" dir="0" index="90" bw="32" slack="2147483647"/>
<pin id="768" dir="0" index="91" bw="32" slack="2147483647"/>
<pin id="769" dir="0" index="92" bw="32" slack="2147483647"/>
<pin id="770" dir="0" index="93" bw="32" slack="2147483647"/>
<pin id="771" dir="0" index="94" bw="32" slack="2147483647"/>
<pin id="772" dir="0" index="95" bw="32" slack="2147483647"/>
<pin id="773" dir="0" index="96" bw="32" slack="2147483647"/>
<pin id="774" dir="0" index="97" bw="32" slack="2147483647"/>
<pin id="775" dir="0" index="98" bw="32" slack="2147483647"/>
<pin id="776" dir="0" index="99" bw="32" slack="2147483647"/>
<pin id="777" dir="0" index="100" bw="32" slack="2147483647"/>
<pin id="778" dir="0" index="101" bw="32" slack="2147483647"/>
<pin id="779" dir="0" index="102" bw="32" slack="2147483647"/>
<pin id="780" dir="0" index="103" bw="32" slack="2147483647"/>
<pin id="781" dir="0" index="104" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="105" bw="32" slack="2147483647"/>
<pin id="783" dir="0" index="106" bw="32" slack="2147483647"/>
<pin id="784" dir="0" index="107" bw="32" slack="2147483647"/>
<pin id="785" dir="0" index="108" bw="32" slack="2147483647"/>
<pin id="786" dir="0" index="109" bw="32" slack="2147483647"/>
<pin id="787" dir="0" index="110" bw="32" slack="2147483647"/>
<pin id="788" dir="0" index="111" bw="32" slack="2147483647"/>
<pin id="789" dir="0" index="112" bw="32" slack="2147483647"/>
<pin id="790" dir="0" index="113" bw="32" slack="2147483647"/>
<pin id="791" dir="0" index="114" bw="32" slack="2147483647"/>
<pin id="792" dir="0" index="115" bw="32" slack="2147483647"/>
<pin id="793" dir="0" index="116" bw="32" slack="2147483647"/>
<pin id="794" dir="0" index="117" bw="32" slack="2147483647"/>
<pin id="795" dir="0" index="118" bw="32" slack="2147483647"/>
<pin id="796" dir="0" index="119" bw="32" slack="2147483647"/>
<pin id="797" dir="0" index="120" bw="32" slack="2147483647"/>
<pin id="798" dir="0" index="121" bw="32" slack="2147483647"/>
<pin id="799" dir="0" index="122" bw="32" slack="2147483647"/>
<pin id="800" dir="0" index="123" bw="32" slack="2147483647"/>
<pin id="801" dir="0" index="124" bw="32" slack="2147483647"/>
<pin id="802" dir="0" index="125" bw="32" slack="2147483647"/>
<pin id="803" dir="0" index="126" bw="32" slack="2147483647"/>
<pin id="804" dir="0" index="127" bw="32" slack="2147483647"/>
<pin id="805" dir="0" index="128" bw="32" slack="2147483647"/>
<pin id="806" dir="0" index="129" bw="32" slack="2147483647"/>
<pin id="807" dir="1" index="130" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="4" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="4" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="4" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="4" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="4" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="4" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="4" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="4" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="4" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="4" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="4" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="4" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="4" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="4" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="4" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="4" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="4" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="4" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="4" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="4" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="4" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="4" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="4" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="4" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="4" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="4" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="4" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="4" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="4" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="4" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="4" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="4" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="4" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="4" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="4" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="4" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="4" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="4" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="4" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="4" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="4" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="4" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="4" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="4" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="4" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="4" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="4" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="4" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="4" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="4" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="4" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="4" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="4" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="4" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="4" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="4" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="4" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="4" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="4" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="4" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="4" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="4" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="4" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="4" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="4" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="4" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="674"><net_src comp="8" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="675"><net_src comp="0" pin="0"/><net_sink comp="544" pin=127"/></net>

<net id="808"><net_src comp="10" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="809"><net_src comp="2" pin="0"/><net_sink comp="676" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: edge_out | {5 6 }
 - Input state : 
	Port: sobel_edge_detector : x | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544 |    0    |    0    |    64   |    90   |
|          | grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676 |    5    | 203.264 |   5519  |   2967  |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                         |    5    | 203.264 |   5583  |   3057  |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|  temp_edge  |    1   |    0   |    0   |    0   |
| temp_edge_1 |    1   |    0   |    0   |    0   |
| temp_edge_10|    1   |    0   |    0   |    0   |
|temp_edge_100|    1   |    0   |    0   |    0   |
|temp_edge_101|    1   |    0   |    0   |    0   |
|temp_edge_102|    1   |    0   |    0   |    0   |
|temp_edge_103|    1   |    0   |    0   |    0   |
|temp_edge_104|    1   |    0   |    0   |    0   |
|temp_edge_105|    1   |    0   |    0   |    0   |
|temp_edge_106|    1   |    0   |    0   |    0   |
|temp_edge_107|    1   |    0   |    0   |    0   |
|temp_edge_108|    1   |    0   |    0   |    0   |
|temp_edge_109|    1   |    0   |    0   |    0   |
| temp_edge_11|    1   |    0   |    0   |    0   |
|temp_edge_110|    1   |    0   |    0   |    0   |
|temp_edge_111|    1   |    0   |    0   |    0   |
|temp_edge_112|    1   |    0   |    0   |    0   |
|temp_edge_113|    1   |    0   |    0   |    0   |
|temp_edge_114|    1   |    0   |    0   |    0   |
|temp_edge_115|    1   |    0   |    0   |    0   |
|temp_edge_116|    1   |    0   |    0   |    0   |
|temp_edge_117|    1   |    0   |    0   |    0   |
|temp_edge_118|    1   |    0   |    0   |    0   |
|temp_edge_119|    1   |    0   |    0   |    0   |
| temp_edge_12|    1   |    0   |    0   |    0   |
|temp_edge_120|    1   |    0   |    0   |    0   |
|temp_edge_121|    1   |    0   |    0   |    0   |
|temp_edge_122|    1   |    0   |    0   |    0   |
|temp_edge_123|    1   |    0   |    0   |    0   |
|temp_edge_124|    1   |    0   |    0   |    0   |
|temp_edge_125|    1   |    0   |    0   |    0   |
|temp_edge_126|    1   |    0   |    0   |    0   |
|temp_edge_127|    1   |    0   |    0   |    0   |
| temp_edge_13|    1   |    0   |    0   |    0   |
| temp_edge_14|    1   |    0   |    0   |    0   |
| temp_edge_15|    1   |    0   |    0   |    0   |
| temp_edge_16|    1   |    0   |    0   |    0   |
| temp_edge_17|    1   |    0   |    0   |    0   |
| temp_edge_18|    1   |    0   |    0   |    0   |
| temp_edge_19|    1   |    0   |    0   |    0   |
| temp_edge_2 |    1   |    0   |    0   |    0   |
| temp_edge_20|    1   |    0   |    0   |    0   |
| temp_edge_21|    1   |    0   |    0   |    0   |
| temp_edge_22|    1   |    0   |    0   |    0   |
| temp_edge_23|    1   |    0   |    0   |    0   |
| temp_edge_24|    1   |    0   |    0   |    0   |
| temp_edge_25|    1   |    0   |    0   |    0   |
| temp_edge_26|    1   |    0   |    0   |    0   |
| temp_edge_27|    1   |    0   |    0   |    0   |
| temp_edge_28|    1   |    0   |    0   |    0   |
| temp_edge_29|    1   |    0   |    0   |    0   |
| temp_edge_3 |    1   |    0   |    0   |    0   |
| temp_edge_30|    1   |    0   |    0   |    0   |
| temp_edge_31|    1   |    0   |    0   |    0   |
| temp_edge_32|    1   |    0   |    0   |    0   |
| temp_edge_33|    1   |    0   |    0   |    0   |
| temp_edge_34|    1   |    0   |    0   |    0   |
| temp_edge_35|    1   |    0   |    0   |    0   |
| temp_edge_36|    1   |    0   |    0   |    0   |
| temp_edge_37|    1   |    0   |    0   |    0   |
| temp_edge_38|    1   |    0   |    0   |    0   |
| temp_edge_39|    1   |    0   |    0   |    0   |
| temp_edge_4 |    1   |    0   |    0   |    0   |
| temp_edge_40|    1   |    0   |    0   |    0   |
| temp_edge_41|    1   |    0   |    0   |    0   |
| temp_edge_42|    1   |    0   |    0   |    0   |
| temp_edge_43|    1   |    0   |    0   |    0   |
| temp_edge_44|    1   |    0   |    0   |    0   |
| temp_edge_45|    1   |    0   |    0   |    0   |
| temp_edge_46|    1   |    0   |    0   |    0   |
| temp_edge_47|    1   |    0   |    0   |    0   |
| temp_edge_48|    1   |    0   |    0   |    0   |
| temp_edge_49|    1   |    0   |    0   |    0   |
| temp_edge_5 |    1   |    0   |    0   |    0   |
| temp_edge_50|    1   |    0   |    0   |    0   |
| temp_edge_51|    1   |    0   |    0   |    0   |
| temp_edge_52|    1   |    0   |    0   |    0   |
| temp_edge_53|    1   |    0   |    0   |    0   |
| temp_edge_54|    1   |    0   |    0   |    0   |
| temp_edge_55|    1   |    0   |    0   |    0   |
| temp_edge_56|    1   |    0   |    0   |    0   |
| temp_edge_57|    1   |    0   |    0   |    0   |
| temp_edge_58|    1   |    0   |    0   |    0   |
| temp_edge_59|    1   |    0   |    0   |    0   |
| temp_edge_6 |    1   |    0   |    0   |    0   |
| temp_edge_60|    1   |    0   |    0   |    0   |
| temp_edge_61|    1   |    0   |    0   |    0   |
| temp_edge_62|    1   |    0   |    0   |    0   |
| temp_edge_63|    1   |    0   |    0   |    0   |
| temp_edge_64|    1   |    0   |    0   |    0   |
| temp_edge_65|    1   |    0   |    0   |    0   |
| temp_edge_66|    1   |    0   |    0   |    0   |
| temp_edge_67|    1   |    0   |    0   |    0   |
| temp_edge_68|    1   |    0   |    0   |    0   |
| temp_edge_69|    1   |    0   |    0   |    0   |
| temp_edge_7 |    1   |    0   |    0   |    0   |
| temp_edge_70|    1   |    0   |    0   |    0   |
| temp_edge_71|    1   |    0   |    0   |    0   |
| temp_edge_72|    1   |    0   |    0   |    0   |
| temp_edge_73|    1   |    0   |    0   |    0   |
| temp_edge_74|    1   |    0   |    0   |    0   |
| temp_edge_75|    1   |    0   |    0   |    0   |
| temp_edge_76|    1   |    0   |    0   |    0   |
| temp_edge_77|    1   |    0   |    0   |    0   |
| temp_edge_78|    1   |    0   |    0   |    0   |
| temp_edge_79|    1   |    0   |    0   |    0   |
| temp_edge_8 |    1   |    0   |    0   |    0   |
| temp_edge_80|    1   |    0   |    0   |    0   |
| temp_edge_81|    1   |    0   |    0   |    0   |
| temp_edge_82|    1   |    0   |    0   |    0   |
| temp_edge_83|    1   |    0   |    0   |    0   |
| temp_edge_84|    1   |    0   |    0   |    0   |
| temp_edge_85|    1   |    0   |    0   |    0   |
| temp_edge_86|    1   |    0   |    0   |    0   |
| temp_edge_87|    1   |    0   |    0   |    0   |
| temp_edge_88|    1   |    0   |    0   |    0   |
| temp_edge_89|    1   |    0   |    0   |    0   |
| temp_edge_9 |    1   |    0   |    0   |    0   |
| temp_edge_90|    1   |    0   |    0   |    0   |
| temp_edge_91|    1   |    0   |    0   |    0   |
| temp_edge_92|    1   |    0   |    0   |    0   |
| temp_edge_93|    1   |    0   |    0   |    0   |
| temp_edge_94|    1   |    0   |    0   |    0   |
| temp_edge_95|    1   |    0   |    0   |    0   |
| temp_edge_96|    1   |    0   |    0   |    0   |
| temp_edge_97|    1   |    0   |    0   |    0   |
| temp_edge_98|    1   |    0   |    0   |    0   |
| temp_edge_99|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |   128  |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |   203  |  5583  |  3057  |    -   |
|   Memory  |   128  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   128  |    5   |   203  |  5583  |  3057  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
