Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov 18 14:04:37 2023
| Host         : LAPTOP-8JURG2GT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-20  Warning   Non-clocked latch               19          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (117)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (16)

1. checking no_clock (117)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (16)
-----------------------------
 There are 16 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     40.200        0.000                      0                23174        0.032        0.000                      0                23174       23.750        0.000                       0                  7926  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         40.200        0.000                      0                23125        0.032        0.000                      0                23125       23.750        0.000                       0                  7926  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              43.940        0.000                      0                   49        0.441        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       40.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.200ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 1.706ns (19.647%)  route 6.977ns (80.353%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 52.641 - 50.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.035     6.400    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.524 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.864     7.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=64, routed)          3.687    11.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1/O
                         net (fo=8, routed)           0.391    11.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.462    52.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][10]/C
                         clock pessimism              0.229    52.870    
                         clock uncertainty           -0.751    52.119    
    SLICE_X40Y75         FDRE (Setup_fdre_C_CE)      -0.205    51.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][10]
  -------------------------------------------------------------------
                         required time                         51.914    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                 40.200    

Slack (MET) :             40.200ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 1.706ns (19.647%)  route 6.977ns (80.353%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 52.641 - 50.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.035     6.400    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.524 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.864     7.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=64, routed)          3.687    11.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1/O
                         net (fo=8, routed)           0.391    11.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.462    52.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][11]/C
                         clock pessimism              0.229    52.870    
                         clock uncertainty           -0.751    52.119    
    SLICE_X40Y75         FDRE (Setup_fdre_C_CE)      -0.205    51.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][11]
  -------------------------------------------------------------------
                         required time                         51.914    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                 40.200    

Slack (MET) :             40.200ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 1.706ns (19.647%)  route 6.977ns (80.353%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 52.641 - 50.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.035     6.400    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.524 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.864     7.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=64, routed)          3.687    11.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1/O
                         net (fo=8, routed)           0.391    11.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.462    52.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][12]/C
                         clock pessimism              0.229    52.870    
                         clock uncertainty           -0.751    52.119    
    SLICE_X40Y75         FDRE (Setup_fdre_C_CE)      -0.205    51.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][12]
  -------------------------------------------------------------------
                         required time                         51.914    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                 40.200    

Slack (MET) :             40.200ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 1.706ns (19.647%)  route 6.977ns (80.353%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 52.641 - 50.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.035     6.400    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.524 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.864     7.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=64, routed)          3.687    11.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1/O
                         net (fo=8, routed)           0.391    11.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.462    52.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][13]/C
                         clock pessimism              0.229    52.870    
                         clock uncertainty           -0.751    52.119    
    SLICE_X40Y75         FDRE (Setup_fdre_C_CE)      -0.205    51.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][13]
  -------------------------------------------------------------------
                         required time                         51.914    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                 40.200    

Slack (MET) :             40.200ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 1.706ns (19.647%)  route 6.977ns (80.353%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 52.641 - 50.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.035     6.400    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.524 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.864     7.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=64, routed)          3.687    11.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1/O
                         net (fo=8, routed)           0.391    11.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.462    52.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][14]/C
                         clock pessimism              0.229    52.870    
                         clock uncertainty           -0.751    52.119    
    SLICE_X40Y75         FDRE (Setup_fdre_C_CE)      -0.205    51.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][14]
  -------------------------------------------------------------------
                         required time                         51.914    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                 40.200    

Slack (MET) :             40.200ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 1.706ns (19.647%)  route 6.977ns (80.353%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 52.641 - 50.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.035     6.400    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.524 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.864     7.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=64, routed)          3.687    11.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1/O
                         net (fo=8, routed)           0.391    11.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.462    52.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][15]/C
                         clock pessimism              0.229    52.870    
                         clock uncertainty           -0.751    52.119    
    SLICE_X40Y75         FDRE (Setup_fdre_C_CE)      -0.205    51.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][15]
  -------------------------------------------------------------------
                         required time                         51.914    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                 40.200    

Slack (MET) :             40.200ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 1.706ns (19.647%)  route 6.977ns (80.353%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 52.641 - 50.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.035     6.400    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.524 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.864     7.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=64, routed)          3.687    11.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1/O
                         net (fo=8, routed)           0.391    11.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.462    52.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X40Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][9]/C
                         clock pessimism              0.229    52.870    
                         clock uncertainty           -0.751    52.119    
    SLICE_X40Y75         FDRE (Setup_fdre_C_CE)      -0.205    51.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][9]
  -------------------------------------------------------------------
                         required time                         51.914    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                 40.200    

Slack (MET) :             40.223ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 1.706ns (19.509%)  route 7.039ns (80.491%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 52.690 - 50.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.035     6.400    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.524 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.864     7.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=64, routed)          3.583    11.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X27Y82         LUT6 (Prop_lut6_I2_O)        0.124    11.219 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1/O
                         net (fo=8, routed)           0.556    11.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1_n_0
    SLICE_X27Y81         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.511    52.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X27Y81         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][26]/C
                         clock pessimism              0.264    52.954    
                         clock uncertainty           -0.751    52.203    
    SLICE_X27Y81         FDRE (Setup_fdre_C_CE)      -0.205    51.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][26]
  -------------------------------------------------------------------
                         required time                         51.998    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                 40.223    

Slack (MET) :             40.223ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 1.706ns (19.509%)  route 7.039ns (80.491%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 52.690 - 50.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.035     6.400    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.524 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.864     7.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=64, routed)          3.583    11.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X27Y82         LUT6 (Prop_lut6_I2_O)        0.124    11.219 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1/O
                         net (fo=8, routed)           0.556    11.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1_n_0
    SLICE_X27Y81         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.511    52.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X27Y81         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][28]/C
                         clock pessimism              0.264    52.954    
                         clock uncertainty           -0.751    52.203    
    SLICE_X27Y81         FDRE (Setup_fdre_C_CE)      -0.205    51.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][28]
  -------------------------------------------------------------------
                         required time                         51.998    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                 40.223    

Slack (MET) :             40.251ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 1.706ns (19.759%)  route 6.928ns (80.241%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 52.643 - 50.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.035     6.400    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.524 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.864     7.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=64, routed)          3.687    11.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1/O
                         net (fo=8, routed)           0.342    11.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1_n_0
    SLICE_X40Y76         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.464    52.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X40Y76         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][8]/C
                         clock pessimism              0.229    52.872    
                         clock uncertainty           -0.751    52.121    
    SLICE_X40Y76         FDRE (Setup_fdre_C_CE)      -0.205    51.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[1][8]
  -------------------------------------------------------------------
                         required time                         51.916    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                 40.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.882%)  route 0.213ns (60.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X48Y52         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1076]/Q
                         net (fo=2, routed)           0.213     1.245    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/Q[18]
    SLICE_X49Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.830     1.196    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X49Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1076]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.047     1.213    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1076]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][113]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.744%)  route 0.220ns (57.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.557     0.893    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[113]/Q
                         net (fo=1, routed)           0.220     1.276    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[46]
    SLICE_X43Y48         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.830     1.196    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X43Y48         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][113]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.075     1.241    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][113]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.596     0.932    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y48         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.128    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X22Y48         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.864     1.230    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X22Y48         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.285     0.945    
    SLICE_X22Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.596     0.932    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y47         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     1.128    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X18Y47         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.866     1.232    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X18Y47         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.595     0.931    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y44         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.056     1.127    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X18Y44         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.865     1.231    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X18Y44         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X18Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.586     0.922    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y34         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.118    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X30Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.852     1.218    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X30Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.283     0.935    
    SLICE_X30Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.082    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.586     0.922    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y36         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.118    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X30Y36         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.853     1.219    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X30Y36         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.284     0.935    
    SLICE_X30Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.082    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.229%)  route 0.183ns (52.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.547     0.883    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X46Y70         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[23]/Q
                         net (fo=2, routed)           0.183     1.230    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[23]
    SLICE_X50Y70         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y70         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[23]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.053     1.193    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.004%)  route 0.192ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X50Y32         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[5]/Q
                         net (fo=2, routed)           0.192     1.244    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[5]
    SLICE_X46Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.822     1.188    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X46Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[5]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y33         FDRE (Hold_fdre_C_D)         0.052     1.205    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.380%)  route 0.214ns (56.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.547     0.883    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[40]/Q
                         net (fo=1, routed)           0.214     1.261    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[33]
    SLICE_X49Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.818     1.184    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.071     1.220    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y6     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y6     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y6     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y6     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y57    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y58    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y58    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y58    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y58    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X22Y46    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       43.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.940ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.580ns (12.538%)  route 4.046ns (87.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 52.644 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.618     5.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.335 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1113, routed)        2.428     7.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X42Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465    52.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X42Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]/C
                         clock pessimism              0.129    52.773    
                         clock uncertainty           -0.751    52.022    
    SLICE_X42Y72         FDCE (Recov_fdce_C_CLR)     -0.319    51.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]
  -------------------------------------------------------------------
                         required time                         51.703    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                 43.940    

Slack (MET) :             43.940ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.580ns (12.538%)  route 4.046ns (87.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 52.644 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.618     5.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.335 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1113, routed)        2.428     7.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X42Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465    52.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X42Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[1]/C
                         clock pessimism              0.129    52.773    
                         clock uncertainty           -0.751    52.022    
    SLICE_X42Y72         FDCE (Recov_fdce_C_CLR)     -0.319    51.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[1]
  -------------------------------------------------------------------
                         required time                         51.703    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                 43.940    

Slack (MET) :             44.627ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.054%)  route 3.273ns (84.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 52.644 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.618     5.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.335 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1113, routed)        1.655     6.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X33Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465    52.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X33Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[4]/C
                         clock pessimism              0.129    52.773    
                         clock uncertainty           -0.751    52.022    
    SLICE_X33Y72         FDCE (Recov_fdce_C_CLR)     -0.405    51.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         51.617    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 44.627    

Slack (MET) :             44.627ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.054%)  route 3.273ns (84.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 52.644 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.618     5.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.335 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1113, routed)        1.655     6.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X33Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465    52.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X33Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[5]/C
                         clock pessimism              0.129    52.773    
                         clock uncertainty           -0.751    52.022    
    SLICE_X33Y72         FDCE (Recov_fdce_C_CLR)     -0.405    51.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         51.617    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 44.627    

Slack (MET) :             44.627ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.054%)  route 3.273ns (84.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 52.644 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.618     5.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.335 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1113, routed)        1.655     6.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X33Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465    52.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X33Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
                         clock pessimism              0.129    52.773    
                         clock uncertainty           -0.751    52.022    
    SLICE_X33Y72         FDCE (Recov_fdce_C_CLR)     -0.405    51.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         51.617    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 44.627    

Slack (MET) :             44.671ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.054%)  route 3.273ns (84.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 52.644 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.618     5.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.335 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1113, routed)        1.655     6.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X32Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465    52.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X32Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[1]/C
                         clock pessimism              0.129    52.773    
                         clock uncertainty           -0.751    52.022    
    SLICE_X32Y72         FDCE (Recov_fdce_C_CLR)     -0.361    51.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         51.661    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 44.671    

Slack (MET) :             44.671ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.054%)  route 3.273ns (84.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 52.644 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.618     5.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.335 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1113, routed)        1.655     6.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X32Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465    52.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X32Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[3]/C
                         clock pessimism              0.129    52.773    
                         clock uncertainty           -0.751    52.022    
    SLICE_X32Y72         FDCE (Recov_fdce_C_CLR)     -0.361    51.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         51.661    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 44.671    

Slack (MET) :             44.713ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.054%)  route 3.273ns (84.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 52.644 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.618     5.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.335 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1113, routed)        1.655     6.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X32Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465    52.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X32Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]/C
                         clock pessimism              0.129    52.773    
                         clock uncertainty           -0.751    52.022    
    SLICE_X32Y72         FDCE (Recov_fdce_C_CLR)     -0.319    51.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         51.703    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 44.713    

Slack (MET) :             44.713ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.054%)  route 3.273ns (84.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 52.644 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.618     5.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.335 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1113, routed)        1.655     6.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X32Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465    52.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X32Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[2]/C
                         clock pessimism              0.129    52.773    
                         clock uncertainty           -0.751    52.022    
    SLICE_X32Y72         FDCE (Recov_fdce_C_CLR)     -0.319    51.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         51.703    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 44.713    

Slack (MET) :             44.851ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.580ns (15.777%)  route 3.096ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 52.647 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.618     5.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.335 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1113, routed)        1.479     6.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X34Y71         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.468    52.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X34Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[7]/C
                         clock pessimism              0.129    52.776    
                         clock uncertainty           -0.751    52.025    
    SLICE_X34Y71         FDCE (Recov_fdce_C_CLR)     -0.361    51.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         51.664    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 44.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.560%)  route 0.245ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.546     0.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.023 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          0.245     1.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X34Y74         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X34Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]/C
                         clock pessimism             -0.281     0.894    
    SLICE_X34Y74         FDCE (Remov_fdce_C_CLR)     -0.067     0.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.560%)  route 0.245ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.546     0.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.023 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          0.245     1.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X34Y74         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X34Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]/C
                         clock pessimism             -0.281     0.894    
    SLICE_X34Y74         FDCE (Remov_fdce_C_CLR)     -0.067     0.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[8]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.560%)  route 0.245ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.546     0.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.023 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          0.245     1.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X34Y74         FDPE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X34Y74         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[8]/C
                         clock pessimism             -0.281     0.894    
    SLICE_X34Y74         FDPE (Remov_fdpe_C_PRE)     -0.071     0.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.560%)  route 0.245ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.546     0.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.023 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          0.245     1.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X35Y74         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/C
                         clock pessimism             -0.281     0.894    
    SLICE_X35Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.553%)  route 0.353ns (71.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.546     0.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.023 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          0.353     1.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X36Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.808     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X36Y75         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.553%)  route 0.353ns (71.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.546     0.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.023 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          0.353     1.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X36Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.808     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X36Y75         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.553%)  route 0.353ns (71.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.546     0.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.023 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          0.353     1.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X36Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.808     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X36Y75         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.553%)  route 0.353ns (71.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.546     0.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.023 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          0.353     1.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X36Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.808     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X36Y75         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.605%)  route 0.389ns (73.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.546     0.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.023 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          0.389     1.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X35Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X35Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.605%)  route 0.389ns (73.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.546     0.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.023 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          0.389     1.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X35Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X35Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.593    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.150ns  (logic 0.124ns (5.766%)  route 2.026ns (94.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.026     2.026    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     2.150 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.150    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y104        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.653     2.832    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y104        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.045ns (5.279%)  route 0.807ns (94.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.807     0.807    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.852 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.852    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y104        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.910     1.276    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y104        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 0.580ns (11.781%)  route 4.343ns (88.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.650     2.944    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.585     6.985    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y38         LUT1 (Prop_lut1_I0_O)        0.124     7.109 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.758     7.867    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X15Y35         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.575     2.754    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y35         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 0.580ns (11.781%)  route 4.343ns (88.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.650     2.944    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.585     6.985    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y38         LUT1 (Prop_lut1_I0_O)        0.124     7.109 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.758     7.867    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X15Y35         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.575     2.754    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y35         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 0.580ns (11.781%)  route 4.343ns (88.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.650     2.944    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.585     6.985    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y38         LUT1 (Prop_lut1_I0_O)        0.124     7.109 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.758     7.867    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X15Y35         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.575     2.754    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y35         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 0.610ns (12.905%)  route 4.117ns (87.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.650     2.944    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.585     6.985    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y38         LUT1 (Prop_lut1_I0_O)        0.154     7.139 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.671    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y38         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.577     2.756    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y38         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 0.610ns (12.905%)  route 4.117ns (87.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.650     2.944    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.585     6.985    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y38         LUT1 (Prop_lut1_I0_O)        0.154     7.139 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.671    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y38         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.577     2.756    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y38         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 0.610ns (12.905%)  route 4.117ns (87.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.650     2.944    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.585     6.985    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X17Y38         LUT1 (Prop_lut1_I0_O)        0.154     7.139 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.671    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y38         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.577     2.756    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y38         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.268ns  (logic 0.580ns (13.590%)  route 3.688ns (86.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.650     2.944    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.301     6.701    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.825 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     7.212    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X19Y40         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.578     2.757    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y40         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.268ns  (logic 0.580ns (13.590%)  route 3.688ns (86.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.650     2.944    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.301     6.701    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.825 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     7.212    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X19Y40         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.578     2.757    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y40         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.268ns  (logic 0.580ns (13.590%)  route 3.688ns (86.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.650     2.944    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.301     6.701    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.825 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     7.212    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X19Y40         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.578     2.757    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y40         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.009ns  (logic 0.580ns (14.467%)  route 3.429ns (85.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.650     2.944    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.901     6.301    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.425 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.529     6.953    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y28         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.568     2.747    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y28         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.553%)  route 0.371ns (72.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.371     1.486    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X39Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.824     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X39Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.747%)  route 0.632ns (77.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.452     1.484    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.708    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X42Y45         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.829     1.195    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y45         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.747%)  route 0.632ns (77.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.452     1.484    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.708    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X42Y45         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.829     1.195    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y45         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.747%)  route 0.632ns (77.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.452     1.484    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.708    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X42Y45         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.829     1.195    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y45         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.184ns (18.655%)  route 0.802ns (81.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.452     1.484    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.043     1.527 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.350     1.877    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X42Y38         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.827     1.193    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y38         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.184ns (18.655%)  route 0.802ns (81.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.452     1.484    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.043     1.527 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.350     1.877    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X42Y38         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.827     1.193    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y38         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.184ns (18.655%)  route 0.802ns (81.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.452     1.484    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.043     1.527 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.350     1.877    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X42Y38         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.827     1.193    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X42Y38         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.185ns (16.696%)  route 0.923ns (83.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.746     1.778    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.822 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.999    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X37Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.185ns (16.696%)  route 0.923ns (83.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.746     1.778    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.822 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.999    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X37Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.185ns (16.696%)  route 0.923ns (83.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.555     0.891    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.746     1.778    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.822 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.999    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X37Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.360ns  (logic 1.831ns (41.993%)  route 2.529ns (58.007%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
    SLICE_X54Y73         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/Q
                         net (fo=5, routed)           0.739     1.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[1]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.658     2.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[5]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.328     3.228 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]_i_1/O
                         net (fo=1, routed)           1.132     4.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]_i_1_n_0
    SLICE_X55Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.277ns  (logic 2.056ns (48.066%)  route 2.221ns (51.934%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
    SLICE_X54Y73         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/Q
                         net (fo=5, routed)           0.739     1.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[1]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.834     3.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[13]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.325     3.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]_i_1/O
                         net (fo=1, routed)           0.649     4.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]_i_1_n_0
    SLICE_X54Y73         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.089ns  (logic 2.032ns (49.695%)  route 2.057ns (50.305%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
    SLICE_X54Y73         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/Q
                         net (fo=5, routed)           0.739     1.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[1]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.825     3.293    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[10]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.303     3.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[10]_i_1/O
                         net (fo=1, routed)           0.493     4.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[10]_i_1_n_0
    SLICE_X55Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.082ns  (logic 1.945ns (47.651%)  route 2.137ns (52.349%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
    SLICE_X54Y73         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/Q
                         net (fo=5, routed)           0.739     1.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[1]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.838     3.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[9]
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.328     3.521 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[9]_i_1/O
                         net (fo=1, routed)           0.560     4.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[9]_i_1_n_0
    SLICE_X54Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.065ns  (logic 2.014ns (49.549%)  route 2.051ns (50.451%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
    SLICE_X54Y73         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/Q
                         net (fo=5, routed)           0.739     1.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[1]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.447 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.664     3.111    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[12]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.306     3.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_1/O
                         net (fo=1, routed)           0.648     4.065    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_1_n_0
    SLICE_X54Y73         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.063ns  (logic 2.146ns (52.824%)  route 1.917ns (47.176%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
    SLICE_X54Y73         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/Q
                         net (fo=5, routed)           0.739     1.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[1]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.582 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.799     3.381    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[14]
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.303     3.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]_i_1/O
                         net (fo=1, routed)           0.379     4.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]_i_1_n_0
    SLICE_X54Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.988ns  (logic 1.960ns (49.152%)  route 2.028ns (50.848%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
    SLICE_X54Y73         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/Q
                         net (fo=5, routed)           0.739     1.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[1]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.373 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.666     3.038    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[11]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.326     3.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]_i_1/O
                         net (fo=1, routed)           0.623     3.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]_i_1_n_0
    SLICE_X55Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.825ns  (logic 1.661ns (43.425%)  route 2.164ns (56.575%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
    SLICE_X54Y73         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/Q
                         net (fo=5, routed)           0.739     1.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[1]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     2.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.814     2.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[4]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.306     3.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_1/O
                         net (fo=1, routed)           0.612     3.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_1_n_0
    SLICE_X54Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.565ns  (logic 1.918ns (53.797%)  route 1.647ns (46.203%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
    SLICE_X54Y73         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/Q
                         net (fo=5, routed)           0.739     1.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[1]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.354 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.530     2.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[6]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.303     3.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]_i_1/O
                         net (fo=1, routed)           0.379     3.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]_i_1_n_0
    SLICE_X54Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.545ns  (logic 1.900ns (53.597%)  route 1.645ns (46.403%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/G
    SLICE_X54Y73         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/Q
                         net (fo=5, routed)           0.739     1.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[1]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.333 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.906     3.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[8]
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.306     3.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_1_n_0
    SLICE_X54Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.223ns (38.656%)  route 0.354ns (61.344%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]/G
    SLICE_X54Y73         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]/Q
                         net (fo=6, routed)           0.244     0.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[0]
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.045     0.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]_i_1/O
                         net (fo=1, routed)           0.110     0.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]_i_1_n_0
    SLICE_X54Y73         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.395ns (62.240%)  route 0.240ns (37.760%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]/G
    SLICE_X54Y74         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]/Q
                         net (fo=5, routed)           0.073     0.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[15]
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.166     0.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[15]
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.106     0.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_1_n_0
    SLICE_X54Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.646ns  (logic 0.326ns (50.469%)  route 0.320ns (49.531%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/G
    SLICE_X55Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/Q
                         net (fo=5, routed)           0.320     0.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[11]
    SLICE_X53Y74         LUT2 (Prop_lut2_I1_O)        0.049     0.527 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_6/O
                         net (fo=1, routed)           0.000     0.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_6_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_1/CO[3]
                         net (fo=3, routed)           0.000     0.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_1_n_0
    SLICE_X53Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.398ns (53.794%)  route 0.342ns (46.206%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]/G
    SLICE_X54Y72         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]/Q
                         net (fo=5, routed)           0.094     0.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[7]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.383 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.248     0.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[7]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.109     0.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]_i_1_n_0
    SLICE_X54Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.833ns  (logic 0.416ns (49.948%)  route 0.417ns (50.052%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]/G
    SLICE_X55Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]/Q
                         net (fo=5, routed)           0.160     0.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[5]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.141     0.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[6]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.107     0.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     0.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]_i_1_n_0
    SLICE_X54Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.847ns  (logic 0.432ns (51.024%)  route 0.415ns (48.976%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]/G
    SLICE_X54Y72         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]/Q
                         net (fo=5, routed)           0.094     0.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[7]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.320     0.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[8]
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.110     0.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_1_n_0
    SLICE_X54Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.885ns  (logic 0.395ns (44.655%)  route 0.490ns (55.345%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[2]/G
    SLICE_X54Y72         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[2]/Q
                         net (fo=5, routed)           0.177     0.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[2]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.197     0.662    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[2]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.107     0.769 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[2]_i_1_n_0
    SLICE_X54Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.395ns (43.490%)  route 0.513ns (56.510%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/G
    SLICE_X54Y74         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/Q
                         net (fo=5, routed)           0.116     0.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[14]
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.281     0.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[14]
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.107     0.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]_i_1/O
                         net (fo=1, routed)           0.116     0.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]_i_1_n_0
    SLICE_X54Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.911ns  (logic 0.375ns (41.145%)  route 0.536ns (58.855%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/G
    SLICE_X55Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/Q
                         net (fo=5, routed)           0.117     0.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[11]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.221     0.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[11]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.106     0.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]_i_1/O
                         net (fo=1, routed)           0.198     0.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]_i_1_n_0
    SLICE_X55Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.920ns  (logic 0.396ns (43.027%)  route 0.524ns (56.973%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/G
    SLICE_X54Y73         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/Q
                         net (fo=5, routed)           0.064     0.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[12]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.226     0.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[12]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.110     0.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_1/O
                         net (fo=1, routed)           0.234     0.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_1_n_0
    SLICE_X54Y73         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.118ns  (logic 2.916ns (35.920%)  route 5.202ns (64.080%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.634     2.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.456     3.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          1.479     4.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[3]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.152     5.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=16, routed)          1.291     6.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X54Y74         LDCE (SetClr_ldce_CLR_Q)     1.122     7.427 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/Q
                         net (fo=4, routed)           0.950     8.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[8]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.834    10.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[13]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.325    10.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]_i_1/O
                         net (fo=1, routed)           0.649    11.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]_i_1_n_0
    SLICE_X54Y73         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 2.954ns (37.172%)  route 4.993ns (62.828%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.634     2.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.456     3.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          1.479     4.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[3]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.152     5.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=16, routed)          1.230     6.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X54Y72         LDCE (SetClr_ldce_CLR_Q)     1.122     7.367 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[2]/Q
                         net (fo=5, routed)           0.494     7.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[2]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.534 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.658     9.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[5]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.328     9.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]_i_1/O
                         net (fo=1, routed)           1.132    10.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]_i_1_n_0
    SLICE_X55Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.930ns  (logic 2.892ns (36.471%)  route 5.038ns (63.529%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.634     2.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.456     3.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          1.479     4.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[3]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.152     5.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=16, routed)          1.291     6.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X54Y74         LDCE (SetClr_ldce_CLR_Q)     1.122     7.427 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/Q
                         net (fo=4, routed)           0.950     8.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[8]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.825    10.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[10]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.303    10.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[10]_i_1/O
                         net (fo=1, routed)           0.493    10.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[10]_i_1_n_0
    SLICE_X55Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 2.805ns (35.406%)  route 5.117ns (64.594%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.634     2.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.456     3.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          1.479     4.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[3]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.152     5.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=16, routed)          1.291     6.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X54Y74         LDCE (SetClr_ldce_CLR_Q)     1.122     7.427 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/Q
                         net (fo=4, routed)           0.950     8.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[8]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.838     9.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[9]
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.328    10.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[9]_i_1/O
                         net (fo=1, routed)           0.560    10.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[9]_i_1_n_0
    SLICE_X54Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 2.874ns (36.355%)  route 5.031ns (63.645%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.634     2.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.456     3.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          1.479     4.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[3]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.152     5.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=16, routed)          1.291     6.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X54Y74         LDCE (SetClr_ldce_CLR_Q)     1.122     7.427 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/Q
                         net (fo=4, routed)           0.950     8.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[8]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.664     9.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[12]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.306    10.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_1/O
                         net (fo=1, routed)           0.648    10.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_1_n_0
    SLICE_X54Y73         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.903ns  (logic 3.006ns (38.035%)  route 4.897ns (61.965%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.634     2.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.456     3.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          1.479     4.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[3]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.152     5.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=16, routed)          1.291     6.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X54Y74         LDCE (SetClr_ldce_CLR_Q)     1.122     7.427 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/Q
                         net (fo=4, routed)           0.950     8.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[8]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.799    10.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[14]
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.303    10.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]_i_1/O
                         net (fo=1, routed)           0.379    10.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]_i_1_n_0
    SLICE_X54Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.828ns  (logic 2.820ns (36.023%)  route 5.008ns (63.977%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.634     2.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.456     3.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          1.479     4.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[3]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.152     5.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=16, routed)          1.291     6.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X54Y74         LDCE (SetClr_ldce_CLR_Q)     1.122     7.427 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/Q
                         net (fo=4, routed)           0.950     8.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[8]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.666     9.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[11]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.326    10.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]_i_1/O
                         net (fo=1, routed)           0.623    10.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]_i_1_n_0
    SLICE_X55Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.428ns  (logic 2.800ns (37.697%)  route 4.628ns (62.303%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.634     2.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.456     3.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          1.479     4.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[3]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.152     5.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=16, routed)          1.230     6.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X54Y72         LDCE (SetClr_ldce_CLR_Q)     1.122     7.367 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[2]/Q
                         net (fo=5, routed)           0.494     7.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[2]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     8.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.814     9.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[4]
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.306     9.744 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_1/O
                         net (fo=1, routed)           0.612    10.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_1_n_0
    SLICE_X54Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 2.800ns (38.876%)  route 4.402ns (61.125%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.634     2.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.456     3.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          1.479     4.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[3]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.152     5.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=16, routed)          1.230     6.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X54Y72         LDCE (SetClr_ldce_CLR_Q)     1.122     7.367 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=5, routed)           0.787     8.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     8.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.906     9.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[8]
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.306    10.130 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_1_n_0
    SLICE_X54Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 2.936ns (40.906%)  route 4.242ns (59.094%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.634     2.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.456     3.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=14, routed)          1.479     4.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[3]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.152     5.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=16, routed)          1.291     6.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X54Y74         LDCE (SetClr_ldce_CLR_Q)     1.122     7.427 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/Q
                         net (fo=4, routed)           0.950     8.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[8]
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_2_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_2_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.522     9.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/plusOp[15]
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.328    10.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    10.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_1_n_0
    SLICE_X54Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.258%)  route 0.113ns (37.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.543     0.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X48Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141     1.020 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/Q
                         net (fo=21, routed)          0.113     1.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state
    SLICE_X49Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg_i_1/O
                         net (fo=1, routed)           0.000     1.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg_i_1_n_0
    SLICE_X49Y73         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msg_last_buffer_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.164ns (48.114%)  route 0.177ns (51.886%))
  Logic Levels:           0  
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.548     0.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X34Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg/Q
                         net (fo=2, routed)           0.177     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msgin_last
    SLICE_X37Y73         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msg_last_buffer_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.189ns (34.794%)  route 0.354ns (65.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.543     0.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X48Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/Q
                         net (fo=21, routed)          0.354     1.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.048     1.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_1_n_0
    SLICE_X54Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.190ns (31.234%)  route 0.418ns (68.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.543     0.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X48Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/Q
                         net (fo=21, routed)          0.418     1.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.049     1.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]_i_1_n_0
    SLICE_X54Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.186ns (28.770%)  route 0.461ns (71.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.543     0.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X48Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/Q
                         net (fo=21, routed)          0.350     1.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]_i_1/O
                         net (fo=1, routed)           0.110     1.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]_i_1_n_0
    SLICE_X54Y73         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.186ns (28.344%)  route 0.470ns (71.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.543     0.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X48Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/Q
                         net (fo=21, routed)          0.354     1.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]_i_1/O
                         net (fo=1, routed)           0.116     1.535    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]_i_1_n_0
    SLICE_X54Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.186ns (27.588%)  route 0.488ns (72.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.543     0.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X48Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/Q
                         net (fo=21, routed)          0.488     1.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.553 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.553    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]_i_1_n_0
    SLICE_X54Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.186ns (25.819%)  route 0.534ns (74.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.543     0.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X48Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/Q
                         net (fo=21, routed)          0.418     1.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     1.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]_i_1_n_0
    SLICE_X54Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.186ns (22.700%)  route 0.633ns (77.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.543     0.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X48Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/Q
                         net (fo=21, routed)          0.409     1.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_1/O
                         net (fo=1, routed)           0.225     1.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]_i_1_n_0
    SLICE_X54Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.186ns (22.513%)  route 0.640ns (77.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.543     0.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X48Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/Q
                         net (fo=21, routed)          0.406     1.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state
    SLICE_X54Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_1/O
                         net (fo=1, routed)           0.234     1.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]_i_1_n_0
    SLICE_X54Y73         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.135ns (31.611%)  route 2.456ns (68.389%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.995     1.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.679     2.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.500     3.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X34Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465     2.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X34Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[12]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.135ns (31.611%)  route 2.456ns (68.389%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.995     1.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.679     2.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.500     3.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465     2.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.135ns (31.611%)  route 2.456ns (68.389%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.995     1.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.679     2.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.500     3.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X34Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465     2.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X34Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[4]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.135ns (31.611%)  route 2.456ns (68.389%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.995     1.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.679     2.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.500     3.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465     2.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[5]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.135ns (31.611%)  route 2.456ns (68.389%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.995     1.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.679     2.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.500     3.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465     2.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[6]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.135ns (31.611%)  route 2.456ns (68.389%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.995     1.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.679     2.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.500     3.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X34Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465     2.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X34Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.135ns (31.611%)  route 2.456ns (68.389%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.995     1.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.679     2.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.500     3.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X34Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465     2.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X34Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[8]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.135ns (31.611%)  route 2.456ns (68.389%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.995     1.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.679     2.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.500     3.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.465     2.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[9]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.135ns (34.479%)  route 2.157ns (65.521%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.995     1.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.679     2.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.202     3.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X36Y73         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.464     2.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y73         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.135ns (34.479%)  route 2.157ns (65.521%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.995     1.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.679     2.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.202     3.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X36Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        1.464     2.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.220ns (64.323%)  route 0.122ns (35.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/G
    SLICE_X49Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/Q
                         net (fo=1, routed)           0.122     0.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state
    SLICE_X48Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X48Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msg_last_buffer_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.203ns (56.205%)  route 0.158ns (43.795%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msg_last_buffer_reg/G
    SLICE_X37Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msg_last_buffer_reg/Q
                         net (fo=1, routed)           0.158     0.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msg_last_buffer
    SLICE_X40Y73         LUT5 (Prop_lut5_I3_O)        0.045     0.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r[7]_i_1/O
                         net (fo=1, routed)           0.000     0.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_nxt[7]
    SLICE_X40Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X40Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.314ns (30.470%)  route 0.717ns (69.530%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.560     0.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X36Y73         LUT6 (Prop_lut6_I2_O)        0.045     0.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.089     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.068     1.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X36Y73         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y73         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.314ns (30.470%)  route 0.717ns (69.530%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.560     0.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X36Y73         LUT6 (Prop_lut6_I2_O)        0.045     0.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.089     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.068     1.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X36Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[10]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.314ns (30.470%)  route 0.717ns (69.530%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.560     0.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X36Y73         LUT6 (Prop_lut6_I2_O)        0.045     0.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.089     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.068     1.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X36Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[11]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.314ns (30.470%)  route 0.717ns (69.530%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.560     0.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X36Y73         LUT6 (Prop_lut6_I2_O)        0.045     0.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.089     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.068     1.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X36Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.314ns (30.470%)  route 0.717ns (69.530%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.560     0.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X36Y73         LUT6 (Prop_lut6_I2_O)        0.045     0.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.089     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.068     1.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X36Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.314ns (27.252%)  route 0.838ns (72.748%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.560     0.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X36Y73         LUT6 (Prop_lut6_I2_O)        0.045     0.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.089     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.189     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X34Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.810     1.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X34Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[12]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.314ns (27.252%)  route 0.838ns (72.748%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.560     0.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X36Y73         LUT6 (Prop_lut6_I2_O)        0.045     0.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.089     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.189     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.810     1.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.314ns (27.252%)  route 0.838ns (72.748%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X53Y74         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.560     0.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X36Y73         LUT6 (Prop_lut6_I2_O)        0.045     0.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.089     0.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.189     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X34Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7927, routed)        0.810     1.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X34Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[4]/C





