<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>
defines: 
time_elapsed: 1.483s
ram usage: 39492 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmppbmthyyq/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:2</a>: No timescale set for &#34;mem2reg_test1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>: No timescale set for &#34;mem2reg_test2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:53</a>: No timescale set for &#34;mem2reg_test3&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:64</a>: No timescale set for &#34;mem2reg_test4&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:86</a>: No timescale set for &#34;mem2reg_test5&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-97" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:97</a>: No timescale set for &#34;mem2reg_test6&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:2</a>: Compile module &#34;work@mem2reg_test1&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>: Compile module &#34;work@mem2reg_test2&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:53</a>: Compile module &#34;work@mem2reg_test3&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:64</a>: Compile module &#34;work@mem2reg_test4&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:86</a>: Compile module &#34;work@mem2reg_test5&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-97" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:97</a>: Compile module &#34;work@mem2reg_test6&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>: Implicit port type (wire) for &#34;data&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:53</a>: Implicit port type (wire) for &#34;dout_b&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:64</a>: Implicit port type (wire) for &#34;result1&#34;,
there are 2 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:86</a>: Implicit port type (wire) for &#34;out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:2</a>: Top level module &#34;work@mem2reg_test1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>: Top level module &#34;work@mem2reg_test2&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:53</a>: Top level module &#34;work@mem2reg_test3&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:64</a>: Top level module &#34;work@mem2reg_test4&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:86</a>: Top level module &#34;work@mem2reg_test5&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-97" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:97</a>: Top level module &#34;work@mem2reg_test6&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 6.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 15
+ cat /tmpfs/tmp/tmppbmthyyq/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mem2reg_test1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmppbmthyyq/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmppbmthyyq/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_mem2reg_test6&#39;.
Warning: wire &#39;\din_array&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-105" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:105</a>.0-105.0.
Warning: wire &#39;\din_array&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-106" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:106</a>.0-106.0.
Warning: wire &#39;\dout_array&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:108</a>.0-108.0.
Warning: wire &#39;\dout_array&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-109" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:109</a>.0-109.0.
Warning: wire &#39;\dout_array&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:0</a>.0-0.0.
Warning: wire &#39;\dout_array&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:0</a>.0-0.0.
<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-114" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:114</a>: Warning: Range [4:2] select out of bounds on signal `\dout&#39;: Setting 1 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-106" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:106</a>: Warning: Range [4:2] select out of bounds on signal `\din&#39;: Setting 1 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-114" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:114</a>: Warning: Range [4:2] select out of bounds on signal `\dout&#39;: Setting 1 MSB bits to undef.
Generating RTLIL representation for module `\work_mem2reg_test2&#39;.
Warning: reg &#39;\data&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:31</a>.0-31.0.
verilog-ast&gt; AST_MODULE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>.0-22.0&gt; [0x1ebdc10] str=&#39;\work_mem2reg_test2&#39;
verilog-ast&gt;   AST_MEMORY &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:29</a>.0-29.0&gt; [0x1ef9a60] str=&#39;\mem&#39; basic_prep
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:29</a>.0-29.0&gt; [0x1ef9b80] basic_prep range=[3:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef9d80] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef9f40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:29</a>.0-29.0&gt; [0x1efa0a0] basic_prep swapped_range=[7:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1efa1c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1efa360] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
verilog-ast&gt;   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:33</a>.0-33.0&gt; [0x1efade0 -&gt; 0x1f12f00] str=&#39;\i&#39; basic_prep
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>.0-22.0&gt; [0x1efa4c0] str=&#39;\clk&#39; input basic_prep port=25 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>.0-22.0&gt; [0x1efa640] str=&#39;\reset&#39; input basic_prep port=26 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>.0-22.0&gt; [0x1efa7c0] str=&#39;\mode&#39; input basic_prep port=27 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>.0-22.0&gt; [0x1efa9a0] str=&#39;\addr&#39; input basic_prep port=28 range=[2:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:25</a>.0-25.0&gt; [0x1ef8f40] basic_prep range=[2:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef9140] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef9300] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>.0-22.0&gt; [0x1efabe0] str=&#39;\data&#39; output reg basic_prep port=29 range=[3:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:26</a>.0-26.0&gt; [0x1ef9580] basic_prep range=[3:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef9740] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef9900] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:31</a>.0-31.0&gt; [0x1ebf1e0] basic_prep
verilog-ast&gt;     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:31</a>.0-31.0&gt; [0x1ebf340 -&gt; 0x1efabe0] str=&#39;\data&#39; basic_prep
verilog-ast&gt;     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:31</a>.0-31.0&gt; [0x1ebf560 -&gt; 0x1ef9a60] str=&#39;\mem&#39; basic_prep
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:31</a>.0-31.0&gt; [0x1ebf8e0] basic_prep
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:31</a>.0-31.0&gt; [0x1ebf6e0 -&gt; 0x1efa9a0] str=&#39;\addr&#39; basic_prep
verilog-ast&gt;   AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:35</a>.0-35.0&gt; [0x1ebfaa0]
verilog-ast&gt;     AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:35</a>.0-35.0&gt; [0x1ebfd80] basic_prep
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:35</a>.0-35.0&gt; [0x1ebd270 -&gt; 0x1efa4c0] str=&#39;\clk&#39; basic_prep
verilog-ast&gt;     AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec1530] reg basic_prep range=[0:0]
verilog-ast&gt;     AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec3f30] reg basic_prep range=[0:0]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:35</a>.0-35.0&gt; [0x1ebfbc0]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:35</a>.0-35.0&gt; [0x1ec0330]
verilog-ast&gt;         AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:36</a>.0-36.0&gt; [0x1ec0490]
verilog-ast&gt;           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec0630]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:36</a>.0-36.0&gt; [0x1ec0790 -&gt; 0x1efa640] str=&#39;\reset&#39; basic_prep
verilog-ast&gt;             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec09b0]
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec0ad0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
verilog-ast&gt;               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec2c30]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:36</a>.0-36.0&gt; [0x1ec0c30]
verilog-ast&gt;                   AST_FOR &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:37</a>.0-37.0&gt; [0x1ec0dd0]
verilog-ast&gt;                     AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec0ff0]
verilog-ast&gt;                       AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:37</a>.0-37.0&gt; [0x1ec1190] basic_prep range=[0:0]
verilog-ast&gt;                       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec13d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;                     AST_LT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:37</a>.0-37.0&gt; [0x1ec1650]
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:37</a>.0-37.0&gt; [0x1ec1770] str=&#39;\i&#39;
verilog-ast&gt;                       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec19b0] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
verilog-ast&gt;                     AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:37</a>.0-37.0&gt; [0x1ec1b10]
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:37</a>.0-37.0&gt; [0x1ec1c30] str=&#39;\i&#39;
verilog-ast&gt;                       AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:37</a>.0-37.0&gt; [0x1ec1e30]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:37</a>.0-37.0&gt; [0x1ec1ff0] str=&#39;\i&#39;
verilog-ast&gt;                         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec2230] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec2b10]
verilog-ast&gt;                       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:38</a>.0-38.0&gt; [0x1ec2390]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:38</a>.0-38.0&gt; [0x1ec24b0] str=&#39;\mem&#39;
verilog-ast&gt;                           AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:38</a>.0-38.0&gt; [0x1ec2810]
verilog-ast&gt;                             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:38</a>.0-38.0&gt; [0x1ec2630] str=&#39;\i&#39;
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:38</a>.0-38.0&gt; [0x1ec2990] str=&#39;\i&#39;
verilog-ast&gt;             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec2d50]
verilog-ast&gt;               AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec2e70]
verilog-ast&gt;               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ee37b0]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-40" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:40</a>.0-40.0&gt; [0x1ec2f90]
verilog-ast&gt;                   AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec30b0]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-40" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:40</a>.0-40.0&gt; [0x1ec31d0] str=&#39;\mode&#39;
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec33b0]
verilog-ast&gt;                       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec34d0] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ee29f0]
verilog-ast&gt;                         AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-40" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:40</a>.0-40.0&gt; [0x1ec3610]
verilog-ast&gt;                           AST_FOR &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:41</a>.0-41.0&gt; [0x1ec37d0]
verilog-ast&gt;                             AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec39f0]
verilog-ast&gt;                               AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:41</a>.0-41.0&gt; [0x1ec3b90]
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec3dd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                             AST_LT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:41</a>.0-41.0&gt; [0x1ec4050]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:41</a>.0-41.0&gt; [0x1ec4170] str=&#39;\i&#39;
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ec4390] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
verilog-ast&gt;                             AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:41</a>.0-41.0&gt; [0x1ee1230]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:41</a>.0-41.0&gt; [0x1ee1350] str=&#39;\i&#39;
verilog-ast&gt;                               AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:41</a>.0-41.0&gt; [0x1ee14d0]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:41</a>.0-41.0&gt; [0x1ee1690] str=&#39;\i&#39;
verilog-ast&gt;                                 AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ee18d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ee28d0]
verilog-ast&gt;                               AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:42</a>.0-42.0&gt; [0x1ee1a30]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:42</a>.0-42.0&gt; [0x1ee1b50] str=&#39;\mem&#39;
verilog-ast&gt;                                   AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:42</a>.0-42.0&gt; [0x1ee1eb0]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:42</a>.0-42.0&gt; [0x1ee1cd0] str=&#39;\i&#39;
verilog-ast&gt;                                 AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:42</a>.0-42.0&gt; [0x1ee2050]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:42</a>.0-42.0&gt; [0x1ee21d0] str=&#39;\mem&#39;
verilog-ast&gt;                                     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:42</a>.0-42.0&gt; [0x1ee25b0]
verilog-ast&gt;                                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:42</a>.0-42.0&gt; [0x1ee23d0] str=&#39;\i&#39;
verilog-ast&gt;                                   AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ee2770] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ee2b10]
verilog-ast&gt;                       AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ee2c30]
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ee3690]
verilog-ast&gt;                         AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:43</a>.0-43.0&gt; [0x1ee2d50]
verilog-ast&gt;                           AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:44</a>.0-44.0&gt; [0x1ee2e70]
verilog-ast&gt;                             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:44</a>.0-44.0&gt; [0x1ee2ff0] str=&#39;\mem&#39;
verilog-ast&gt;                               AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:44</a>.0-44.0&gt; [0x1ee3390]
verilog-ast&gt;                                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:44</a>.0-44.0&gt; [0x1ee3190] str=&#39;\addr&#39;
verilog-ast&gt;                             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ee3550] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;   AST_AUTOWIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:0</a>.0-0.0&gt; [0x1f12f00] str=&#39;\i&#39;
<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:37</a>: ERROR: Don&#39;t know how to detect sign and width for AST_WIRE node!

</pre>
</body>