<?xml version="1.0"?>
<block name="diffeq_paj_convert.net.post_routing" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:03849a7ab07a3ae5326ce78e35440862aa9b0b7b0c74b0e6360596ea4fa8e5a3" atom_netlist_id="SHA256:f2fc5eab536982490b05e4d490e719fe360165d7a5b5ce5e18b8457b5e192d76">
	<inputs>Xinport[0] Xinport[1] Xinport[2] Xinport[3] Xinport[4] Xinport[5] Xinport[6] Xinport[7] Xinport[8] Xinport[9] Xinport[10] Xinport[11] Xinport[12] Xinport[13] Xinport[14] Xinport[15] Xinport[16] Xinport[17] Xinport[18] Xinport[19] Xinport[20] Xinport[21] Xinport[22] Xinport[23] Xinport[24] Xinport[25] Xinport[26] Xinport[27] Xinport[28] Xinport[29] Xinport[30] Xinport[31] Yinport[0] Yinport[1] Yinport[2] Yinport[3] Yinport[4] Yinport[5] Yinport[6] Yinport[7] Yinport[8] Yinport[9] Yinport[10] Yinport[11] Yinport[12] Yinport[13] Yinport[14] Yinport[15] Yinport[16] Yinport[17] Yinport[18] Yinport[19] Yinport[20] Yinport[21] Yinport[22] Yinport[23] Yinport[24] Yinport[25] Yinport[26] Yinport[27] Yinport[28] Yinport[29] Yinport[30] Yinport[31] Uinport[0] Uinport[1] Uinport[2] Uinport[3] Uinport[4] Uinport[5] Uinport[6] Uinport[7] Uinport[8] Uinport[9] Uinport[10] Uinport[11] Uinport[12] Uinport[13] Uinport[14] Uinport[15] Uinport[16] Uinport[17] Uinport[18] Uinport[19] Uinport[20] Uinport[21] Uinport[22] Uinport[23] Uinport[24] Uinport[25] Uinport[26] Uinport[27] Uinport[28] Uinport[29] Uinport[30] Uinport[31] Aport[0] Aport[1] Aport[2] Aport[3] Aport[4] Aport[5] Aport[6] Aport[7] Aport[8] Aport[9] Aport[10] Aport[11] Aport[12] Aport[13] Aport[14] Aport[15] Aport[16] Aport[17] Aport[18] Aport[19] Aport[20] Aport[21] Aport[22] Aport[23] Aport[24] Aport[25] Aport[26] Aport[27] Aport[28] Aport[29] Aport[30] Aport[31] DXport[0] DXport[1] DXport[2] DXport[3] DXport[4] DXport[5] DXport[6] DXport[7] DXport[8] DXport[9] DXport[10] DXport[11] DXport[12] DXport[13] DXport[14] DXport[15] DXport[16] DXport[17] DXport[18] DXport[19] DXport[20] DXport[21] DXport[22] DXport[23] DXport[24] DXport[25] DXport[26] DXport[27] DXport[28] DXport[29] DXport[30] DXport[31] clk reset</inputs>
	<outputs>out:Xoutport[0] out:Xoutport[1] out:Xoutport[2] out:Xoutport[3] out:Xoutport[4] out:Xoutport[5] out:Xoutport[6] out:Xoutport[7] out:Xoutport[8] out:Xoutport[9] out:Xoutport[10] out:Xoutport[11] out:Xoutport[12] out:Xoutport[13] out:Xoutport[14] out:Xoutport[15] out:Xoutport[16] out:Xoutport[17] out:Xoutport[18] out:Xoutport[19] out:Xoutport[20] out:Xoutport[21] out:Xoutport[22] out:Xoutport[23] out:Xoutport[24] out:Xoutport[25] out:Xoutport[26] out:Xoutport[27] out:Xoutport[28] out:Xoutport[29] out:Xoutport[30] out:Xoutport[31] out:Youtport[0] out:Youtport[1] out:Youtport[2] out:Youtport[3] out:Youtport[4] out:Youtport[5] out:Youtport[6] out:Youtport[7] out:Youtport[8] out:Youtport[9] out:Youtport[10] out:Youtport[11] out:Youtport[12] out:Youtport[13] out:Youtport[14] out:Youtport[15] out:Youtport[16] out:Youtport[17] out:Youtport[18] out:Youtport[19] out:Youtport[20] out:Youtport[21] out:Youtport[22] out:Youtport[23] out:Youtport[24] out:Youtport[25] out:Youtport[26] out:Youtport[27] out:Youtport[28] out:Youtport[29] out:Youtport[30] out:Youtport[31] out:Uoutport[0] out:Uoutport[1] out:Uoutport[2] out:Uoutport[3] out:Uoutport[4] out:Uoutport[5] out:Uoutport[6] out:Uoutport[7] out:Uoutport[8] out:Uoutport[9] out:Uoutport[10] out:Uoutport[11] out:Uoutport[12] out:Uoutport[13] out:Uoutport[14] out:Uoutport[15] out:Uoutport[16] out:Uoutport[17] out:Uoutport[18] out:Uoutport[19] out:Uoutport[20] out:Uoutport[21] out:Uoutport[22] out:Uoutport[23] out:Uoutport[24] out:Uoutport[25] out:Uoutport[26] out:Uoutport[27] out:Uoutport[28] out:Uoutport[29] out:Uoutport[30] out:Uoutport[31]</outputs>
	<clocks>clk</clocks>
	<block name="temp[0]" instance="mult_36[0]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false u_var[31] u_var[30] u_var[29] u_var[28] u_var[27] u_var[26] u_var[25] u_var[24] u_var[23] u_var[22] u_var[21] u_var[20] u_var[19] u_var[18] u_var[17] u_var[16] u_var[15] u_var[14] u_var[13] u_var[12] u_var[11] u_var[10] u_var[9] u_var[8] u_var[7] u_var[6] u_var[5] u_var[4] u_var[3] u_var[2] u_var[1] u_var[0]</port>
			<port name="b">$false $false $false $false DXport[31] DXport[30] DXport[29] DXport[28] DXport[27] DXport[26] DXport[25] DXport[24] DXport[23] DXport[22] DXport[21] DXport[20] DXport[19] DXport[18] DXport[17] DXport[16] DXport[15] DXport[14] DXport[13] DXport[12] DXport[11] DXport[10] DXport[9] DXport[8] DXport[7] DXport[6] DXport[5] DXport[4] DXport[3] DXport[2] DXport[1] DXport[0]</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="temp[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="temp[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open temp[31] temp[30] temp[29] temp[28] temp[27] temp[26] temp[25] temp[24] temp[23] temp[22] temp[21] temp[20] temp[19] temp[18] temp[17] temp[16] temp[15] temp[14] temp[13] temp[12] temp[11] temp[10] temp[9] temp[8] temp[7] temp[6] temp[5] temp[4] temp[3] temp[2] temp[1] temp[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0]" instance="mult_36[1]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false temp[31] temp[30] temp[29] temp[28] temp[27] temp[26] temp[25] temp[24] temp[23] temp[22] temp[21] temp[20] temp[19] temp[18] temp[17] temp[16] temp[15] temp[14] temp[13] temp[12] temp[11] temp[10] temp[9] temp[8] temp[7] temp[6] temp[5] temp[4] temp[3] temp[2] temp[1] temp[0]</port>
			<port name="b">$false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $true $true</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[31] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[30] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[29] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[28] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[27] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[26] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[25] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[24] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[23] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[22] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[21] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[20] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[19] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[18] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[17] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[16] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[15] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[14] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[13] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[12] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[11] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[10] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[9] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[8] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[7] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[6] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[5] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[4] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[3] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[2] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[1] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0]" instance="mult_36[2]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[31] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[30] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[29] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[28] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[27] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[26] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[25] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[24] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[23] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[22] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[21] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[20] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[19] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[18] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[17] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[16] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[15] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[14] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[13] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[12] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[11] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[10] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[9] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[8] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[7] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[6] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[5] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[4] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[3] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[2] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[1] $techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0]</port>
			<port name="b">$false $false $false $false x_var[31] x_var[30] x_var[29] x_var[28] x_var[27] x_var[26] x_var[25] x_var[24] x_var[23] x_var[22] x_var[21] x_var[20] x_var[19] x_var[18] x_var[17] x_var[16] x_var[15] x_var[14] x_var[13] x_var[12] x_var[11] x_var[10] x_var[9] x_var[8] x_var[7] x_var[6] x_var[5] x_var[4] x_var[3] x_var[2] x_var[1] x_var[0]</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[31] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[30] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[29] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[28] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[27] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[26] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[25] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[24] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[23] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[22] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[21] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[20] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[19] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[18] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[17] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[16] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[15] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[14] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[13] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[12] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[11] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[10] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[9] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[8] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[7] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[6] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[5] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[4] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[3] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[2] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[1] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[0]" instance="mult_36[3]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[31] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[30] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[29] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[28] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[27] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[26] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[25] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[24] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[23] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[22] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[21] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[20] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[19] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[18] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[17] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[16] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[15] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[14] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[13] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[12] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[11] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[10] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[9] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[8] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[7] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[6] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[5] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[4] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[3] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[2] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[1] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[0]</port>
			<port name="b">$false $false $false $false y_var[31] y_var[30] y_var[29] y_var[28] y_var[27] y_var[26] y_var[25] y_var[24] y_var[23] y_var[22] y_var[21] y_var[20] y_var[19] y_var[18] y_var[17] y_var[16] y_var[15] y_var[14] y_var[13] y_var[12] y_var[11] y_var[10] y_var[9] y_var[8] y_var[7] y_var[6] y_var[5] y_var[4] y_var[3] y_var[2] y_var[1] y_var[0]</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="$techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="$techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[31] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[30] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[29] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[28] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[27] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[26] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[25] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[24] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[23] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[22] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[21] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[20] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[19] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[18] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[17] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[16] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[15] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[14] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[13] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[12] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[11] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[10] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[9] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[8] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[7] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[6] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[5] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[4] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[3] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[2] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[1] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$techmap88$mul$./benchmark/diffeq1.v:42$9.Y[0]" instance="mult_36[4]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false DXport[31] DXport[30] DXport[29] DXport[28] DXport[27] DXport[26] DXport[25] DXport[24] DXport[23] DXport[22] DXport[21] DXport[20] DXport[19] DXport[18] DXport[17] DXport[16] DXport[15] DXport[14] DXport[13] DXport[12] DXport[11] DXport[10] DXport[9] DXport[8] DXport[7] DXport[6] DXport[5] DXport[4] DXport[3] DXport[2] DXport[1] DXport[0]</port>
			<port name="b">$false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $true $true</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="$techmap88$mul$./benchmark/diffeq1.v:42$9.Y[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="$techmap88$mul$./benchmark/diffeq1.v:42$9.Y[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[31] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[30] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[29] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[28] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[27] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[26] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[25] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[24] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[23] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[22] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[21] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[20] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[19] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[18] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[17] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[16] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[15] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[14] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[13] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[12] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[11] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[10] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[9] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[8] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[7] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[6] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[5] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[4] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[3] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[2] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[1] $techmap88$mul$./benchmark/diffeq1.v:42$9.Y[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$0\u_var[31:0][31]" instance="clb[5]" mode="default">
		<inputs>
			<port name="I">$abc$2660$new_n836_ Uinport[31] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[30] $abc$2660$new_n834_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[28] $abc$2660$new_n830_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[29] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[27] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[27] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[29] $abc$2660$new_n843_ $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[30] open $abc$2660$new_n833_ $abc$2660$new_n837_ $abc$2660$new_n823_ $abc$2660$new_n848_ $abc$2660$new_n831_ open u_var[27] open open looping open u_var[28] open $abc$2660$new_n687_ open $abc$2660$new_n647_ open open open open open reset open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open open fle[9].out[0]-&gt;clbouts1 open open open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n845_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[11]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n845_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n845_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n845_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 5 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n845_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][31]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][31]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][31]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[31]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[31]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n835_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n835_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n835_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n835_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 1 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n835_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n842_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n825_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n825_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n825_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n825_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n842_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n842_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n842_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n842_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n840_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n840_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n840_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n840_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 0 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n840_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][29]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[13]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][29]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[29]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[29]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n839_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[7]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n839_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n839_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n839_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n839_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n829_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n829_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n829_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n829_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n841_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[2]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n841_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n841_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n841_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n841_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n847_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar fle[3].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n847_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n847_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n847_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 2 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n847_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][30]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][30]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][30]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[30]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[30]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\u_var[31:0][28]" instance="clb[6]" mode="default">
		<inputs>
			<port name="I">looping Uinport[28] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[28] $abc$2660$new_n829_ $abc$2660$new_n826_ $abc$2660$new_n825_ $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[26] open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[27] Uinport[26] $abc$2660$new_n646_ open open open $abc$2660$new_n687_ open open open open open $abc$2660$new_n821_ $abc$2660$new_n817_ $abc$2660$new_n819_ $abc$2660$new_n810_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[26] $abc$2660$new_n809_ open $abc$2660$new_n814_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[28] open open $abc$2660$new_n815_ open open $abc$2660$new_n647_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[27] open reset open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n828_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar open clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n833_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n833_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n833_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n833_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n828_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n828_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n828_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n828_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][28]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[28]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[28]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\u_var[31:0][27]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[37]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][27]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][27]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[27]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[27]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n831_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[28]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n831_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n831_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n831_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 0 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n831_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n824_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[22]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n824_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n824_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n824_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n824_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][26]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][26]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 5 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[26]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[26]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n830_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[21]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n830_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n830_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n830_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n830_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n822_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n822_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n822_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n822_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n834_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[35]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n834_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n834_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n834_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n834_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n823_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[23]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n823_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n823_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n823_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 2 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n823_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n816_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[24]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n816_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n816_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n816_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n816_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
	</block>
	<block name="$0\u_var[31:0][25]" instance="clb[7]" mode="default">
		<inputs>
			<port name="I">$abc$2660$new_n784_ Uinport[25] open $abc$2660$new_n794_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[24] Uinport[24] looping Uinport[22] open open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[21] $abc$2660$new_n805_ u_var[21] $abc$2660$new_n791_ open open reset Uinport[23] $abc$2660$new_n800_ open open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[25] open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[24] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[23] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[23] open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[22] open open open $abc$2660$new_n647_ open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[25] open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n808_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n810_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n810_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n810_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n810_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n808_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n808_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n808_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n808_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][25]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[31]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][25]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][25]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[25]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[25]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n811_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n811_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n811_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n811_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n811_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n806_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n806_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n806_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n806_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n815_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n815_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n815_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n815_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n815_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n812_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n812_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n812_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n812_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][24]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][24]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][24]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[24]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[24]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\u_var[31:0][23]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[31]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][23]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][23]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[23]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[23]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n809_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n809_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n809_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n809_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n809_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n799_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n799_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n799_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n799_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n802_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[12]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n802_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n802_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n802_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n802_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n803_" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar open fle[5].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n803_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n803_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n803_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n803_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n801_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n801_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n801_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n801_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][22]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][22]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][22]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[22]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[22]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\y_var[31:0][29]" instance="clb[8]" mode="default">
		<inputs>
			<port name="I">$abc$2660$new_n934_ open open temp[30] temp[27] $abc$2660$new_n917_ open temp[29] $abc$2660$new_n646_ temp[26] $abc$2660$new_n687_ temp[25] open open $abc$2660$new_n933_ $abc$2660$new_n918_ $abc$2660$new_n921_ temp[28] open open open open Yinport[27] Yinport[29] Yinport[28] y_var[30] open open looping Yinport[25] $abc$2660$new_n647_ open open open open open reset open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n926_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n923_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n923_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n923_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n923_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n926_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n926_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n926_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n926_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][29]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[36]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][29]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[29]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[29]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\y_var[31:0][28]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[24]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 3 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[28]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[28]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n928_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[7]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n928_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n928_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n928_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n928_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][27]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][27]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][27]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[27]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[27]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n924_" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n920_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n920_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n920_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 2 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n920_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n924_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n924_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n924_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n924_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][26]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][26]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[26]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[26]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\y_var[31:0][25]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[36]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][25]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][25]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 5 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[25]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[25]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n932_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[14]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n932_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n932_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n932_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n932_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n931_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n931_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n931_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n931_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n931_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
	</block>
	<block name="$0\y_var[31:0][30]" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">$abc$2660$new_n931_ open $abc$2660$new_n1017_ DXport[27] open open $abc$2660$new_n1012_ open open open open open open open open open open open open open $abc$2660$new_n1011_ open DXport[28] Xinport[28] Yinport[30] Xinport[30] $abc$2660$new_n647_ DXport[29] open reset DXport[30] open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n646_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar fle[0].out[1]-&gt;crossbar open clb.I[26]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n685_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n685_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n685_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n685_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n646_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n646_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n646_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n646_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][30]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][30]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][30]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[30]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[30]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\looping[0:0]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[0].out[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[29]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\looping[0:0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\looping[0:0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\looping[0:0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\looping[0:0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="looping" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">looping</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2660$new_n687_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n687_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n687_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n687_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n1016_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[20]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n1016_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1016_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1016_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1016_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n1014_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1014_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1014_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1014_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][30]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[25]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][30]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][30]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 5 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[30]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[30]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n1019_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[30]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n1019_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1019_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1019_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1019_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][29]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[27]-&gt;crossbar fle[2].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][29]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[29]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[29]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\x_var[31:0][27]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[6]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][27]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][27]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 5 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[27]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[27]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\x_var[31:0][28]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[28]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[28]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n1021_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n1021_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1021_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1021_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1021_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
	</block>
	<block name="$0\u_var[31:0][21]" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">open $abc$2660$new_n647_ $abc$2660$new_n785_ open $abc$2660$new_n791_ Uinport[19] u_var[22] open $abc$2660$new_n687_ open open $abc$2660$new_n768_ open open reset open open open open open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[18] Uinport[21] open $abc$2660$new_n781_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[22] $abc$2660$new_n772_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[21] looping $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[22] $abc$2660$new_n769_ $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[20] $abc$2660$new_n1119_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[19] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[18] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[21] $abc$2660$new_n796_ open open open $abc$2660$new_n792_</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open fle[4].out[1]-&gt;clbouts2 open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n1121_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n782_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n782_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n782_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n782_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n1121_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1121_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1121_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1121_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][21]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[21]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][21]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][21]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 5 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[21]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[21]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n790_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar open clb.I[39]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n790_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n790_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n790_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n790_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n784_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[20]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n784_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n784_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n784_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n784_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n783_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n783_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n783_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n783_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n783_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n777_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n777_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n777_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n777_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][19]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[31]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][19]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][19]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[19]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[19]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\u_var[31:0][18]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][18]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][18]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[18]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[18]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n800_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[35]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n800_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n800_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n800_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n800_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n771_" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[25]-&gt;crossbar fle[6].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n771_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n771_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n771_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 1 3 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n771_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n778_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n778_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n778_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n778_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n797_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[26]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n797_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n797_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n797_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n797_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\u_var[31:0][20]" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">$abc$2660$new_n745_ $abc$2660$new_n778_ $abc$2660$new_n738_ $abc$2660$new_n749_ $abc$2660$new_n742_ $abc$2660$new_n741_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[14] $abc$2660$new_n770_ $abc$2660$new_n733_ Uinport[13] $abc$2660$new_n771_ $abc$2660$new_n765_ $abc$2660$new_n737_ $abc$2660$new_n777_ $abc$2660$new_n763_ Uinport[20] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[13] $abc$2660$new_n756_ $abc$2660$new_n782_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[15] Uinport[15] reset $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[14] $abc$2660$new_n647_ $abc$2660$new_n687_ open open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[13] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[19] looping open open open open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[15] $abc$2660$new_n744_ open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n780_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n751_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n751_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n751_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n751_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n780_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n780_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n780_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n780_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][20]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[23]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][20]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 5 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[20]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[20]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n764_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[34]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n764_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n764_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n764_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n764_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n781_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n781_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n781_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n781_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 3 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n781_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n752_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[5]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n752_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n752_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n752_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n752_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n747_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n747_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n747_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n747_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][15]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[20]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][15]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][15]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 4 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[15]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[15]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\u_var[31:0][13]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][13]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][13]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 0 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[13]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[13]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\u_var[31:0][14]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][14]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[14]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[14]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n750_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[8]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n750_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n750_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n750_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n750_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n746_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[4]-&gt;crossbar open clb.I[5]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n746_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n746_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n746_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n746_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n740_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n740_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n740_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n740_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\y_var[31:0][31]" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">looping open y_var[29] temp[24] y_var[25] $abc$2660$new_n913_ $abc$2660$new_n685_ temp[30] $abc$2660$new_n647_ temp[29] Yinport[31] temp[21] $abc$2660$new_n932_ temp[23] open $abc$2660$new_n915_ open $abc$2660$new_n909_ open temp[20] $abc$2660$new_n687_ y_var[20] temp[25] Yinport[24] $abc$2660$new_n905_ $abc$2660$new_n912_ y_var[30] temp[31] open open open $abc$2660$new_n902_ reset open open open open $abc$2660$new_n904_ open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\y_var[31:0][31]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\y_var[31:0][31]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][31]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[31]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[31]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n936_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n936_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n936_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n936_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n936_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n934_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[9]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar fle[2].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2660$new_n934_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n934_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n934_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n934_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\Youtport[31:0][31]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][31]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[31]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[31]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n933_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar fle[3].out[1]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2660$new_n933_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n933_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n933_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n933_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\Youtport[31:0][29]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][29]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[29]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[29]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\Youtport[31:0][30]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][30]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][30]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[30]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[30]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\y_var[31:0][23]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][23]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[23]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[23]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n917_" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[22]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n910_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n910_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n910_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n910_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n917_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n917_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n917_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 0 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n917_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n918_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[5]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[4].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n918_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n918_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n918_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n918_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][24]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[32]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][24]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][24]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 4 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[24]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[24]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n911_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[11]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n911_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n911_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n911_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 0 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n911_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][21]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[11]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][21]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][21]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[21]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[21]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\u_var[31:0][17]" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[12] $abc$2660$new_n755_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[11] u_var[14] $abc$2660$new_n759_ $abc$2660$new_n754_ $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[12] open $abc$2660$new_n761_ $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[17] $abc$2660$new_n758_ u_var[13] $abc$2660$new_n762_ open $abc$2660$new_n735_ open $abc$2660$new_n766_ open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[17] open $abc$2660$new_n687_ $abc$2660$new_n724_ $abc$2660$new_n730_ $abc$2660$new_n731_ $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[16] $abc$2660$new_n728_ open $abc$2660$new_n727_ open open reset $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[13] open open open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[14] open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[16] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 open open open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\u_var[31:0][17]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\u_var[31:0][17]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][17]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[17]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[17]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n765_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[37]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n765_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n765_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n765_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n765_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][16]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][16]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][16]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[16]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[16]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n756_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n756_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n756_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n756_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n756_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n763_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n763_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n763_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n763_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n757_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[31]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n757_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n757_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n757_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n757_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n772_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[37]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n772_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n772_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n772_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n772_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n741_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[27]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n741_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n741_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n741_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 1 0 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n741_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][12]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\u_var[31:0][12]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][12]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[12]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[12]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n734_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[2]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n734_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n734_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n734_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 0 5 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n734_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][11]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[21]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][11]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][11]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[11]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[11]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2660$new_n738_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n738_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n738_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n738_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\x_var[31:0][31]" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">DXport[24] Aport[28] x_var[29] x_var[28] Xinport[24] $abc$2660$new_n1001_ x_var[30] $abc$2660$new_n1009_ $abc$2660$new_n1021_ Aport[25] $abc$2660$new_n1003_ $abc$2660$new_n647_ Xinport[25] $abc$2660$new_n660_ Aport[30] Aport[31] $abc$2660$new_n687_ Aport[24] $abc$2660$new_n1022_ Aport[29] open looping DXport[25] $abc$2660$new_n999_ DXport[23] open open open DXport[26] DXport[31] $abc$2660$new_n997_ open open open open reset open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n661_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n661_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n661_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n661_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n661_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][31]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[8]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][31]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][31]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[31]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[31]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n659_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[17]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n659_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n659_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n659_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n659_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n671_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n671_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n671_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 3 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n671_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n658_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n658_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n658_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n658_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n658_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][24]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[21]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][24]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][24]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[24]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[24]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\x_var[31:0][25]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][25]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][25]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[25]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[25]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n1005_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2660$new_n1005_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1005_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1005_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1005_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\x_var[31:0][23]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][23]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[23]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[23]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n1006_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n1006_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1006_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1006_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1006_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n1011_" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n1011_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1011_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1011_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1011_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n1008_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1008_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1008_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1008_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][26]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][26]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 4 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[26]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[26]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\y_var[31:0][22]" instance="clb[15]" mode="default">
		<inputs>
			<port name="I">temp[15] looping temp[16] $abc$2660$new_n881_ temp[18] Yinport[18] $abc$2660$new_n895_ y_var[13] temp[22] Yinport[20] $abc$2660$new_n896_ $abc$2660$new_n646_ temp[19] open temp[14] Yinport[22] temp[13] reset $abc$2660$new_n893_ open temp[20] Yinport[16] open open open open $abc$2660$new_n647_ open y_var[14] open $abc$2660$new_n885_ open y_var[21] open $abc$2660$new_n898_ open temp[21] open $abc$2660$new_n888_ open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open fle[3].out[1]-&gt;clbouts2 open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n907_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[36]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n912_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n912_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n912_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n912_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n907_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n907_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n907_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n907_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][22]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][22]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][22]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[22]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[22]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\y_var[31:0][20]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[26]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][20]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[20]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[20]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n904_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2660$new_n904_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n904_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n904_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 0 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n904_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\y_var[31:0][19]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][19]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[19]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[19]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n894_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n894_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n894_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n894_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n894_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][16]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][16]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[16]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[16]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n902_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n902_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n902_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n902_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 2 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n902_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][18]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][18]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][18]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[18]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[18]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\y_var[31:0][15]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[30]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][15]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][15]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[15]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[15]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2660$new_n901_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n901_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n901_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n901_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n886_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n886_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n886_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n886_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n886_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n883_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n883_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n883_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n883_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\u_var[31:0][10]" instance="clb[16]" mode="default">
		<inputs>
			<port name="I">Uinport[6] $abc$2660$new_n709_ Uinport[7] Uinport[10] $abc$2660$new_n721_ $abc$2660$new_n706_ open $abc$2660$new_n710_ open $abc$2660$new_n704_ $abc$2660$new_n722_ $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[9] open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[8] open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[10] open $abc$2660$new_n700_ open Uinport[9] $abc$2660$new_n703_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[6] open open $abc$2660$new_n647_ open looping $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[9] open open reset open open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[8] open open open open open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[7]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n719_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][8]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][8]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[8]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[8]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2660$new_n719_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n719_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n719_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n719_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][10]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[10]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[10]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n716_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar open open fle[4].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n716_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n716_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n716_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n716_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n711_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n711_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n711_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n711_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n720_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n720_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n720_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n720_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n720_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n715_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n715_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n715_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n715_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n712_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[21]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n712_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n712_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n712_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n712_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][7]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[7]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[7]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n717_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n717_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n717_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n717_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n717_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n713_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n713_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n713_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n713_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][9]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[19]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][9]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][9]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 3 5 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[9]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[9]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\u_var[31:0][6]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[6]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[6]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n727_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[33]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n727_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n727_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n727_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 5 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n727_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\x_var[31:0][22]" instance="clb[17]" mode="default">
		<inputs>
			<port name="I">$abc$2660$new_n981_ Xinport[21] $abc$2660$new_n646_ $abc$2660$new_n984_ Xinport[20] Xinport[22] DXport[20] $abc$2660$new_n983_ looping open open Xinport[18] reset open open open $abc$2660$new_n974_ open open open $abc$2660$new_n989_ open DXport[19] DXport[21] $abc$2660$new_n986_ DXport[16] open open x_var[16] open $abc$2660$new_n647_ DXport[22] open open $abc$2660$new_n973_ open DXport[15] DXport[18] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n995_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n1000_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1000_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1000_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1000_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n995_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n995_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n995_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n995_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][22]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][22]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][22]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[22]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[22]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n992_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[23]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n992_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n992_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n992_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n992_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][21]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][21]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][21]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[21]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[21]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2660$new_n993_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n993_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n993_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n993_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][18]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[12]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][18]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][18]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[18]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[18]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\x_var[31:0][19]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[34]-&gt;crossbar clb.I[24]-&gt;crossbar open clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][15]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][15]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[15]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[15]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\x_var[31:0][19]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][19]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[19]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[19]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\x_var[31:0][20]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[8]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][20]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[20]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[20]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n990_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[22]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n990_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n990_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n990_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n990_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n999_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n999_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n999_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n999_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n999_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n982_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n982_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n982_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n982_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n982_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\y_var[31:0][6]" instance="clb[18]" mode="default">
		<inputs>
			<port name="I">temp[8] open temp[5] Yinport[6] open $abc$2660$new_n856_ temp[3] open temp[9] Yinport[8] y_var[10] Yinport[3] temp[10] open $abc$2660$new_n858_ open temp[6] Yinport[4] temp[7] open reset open open $abc$2660$new_n868_ Yinport[7] temp[4] open y_var[9] open $abc$2660$new_n863_ looping $abc$2660$new_n647_ open open open $abc$2660$new_n646_ Yinport[5] open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n866_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[2]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n860_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n860_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n860_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n860_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n866_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n866_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n866_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n866_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][6]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[6]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[6]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n861_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[5]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n861_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n861_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n861_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n861_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n855_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n855_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n855_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n855_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][5]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[36]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[5]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[5]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n871_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n871_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n871_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n871_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n871_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n865_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n865_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n865_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n865_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][8]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][8]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][8]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[8]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[8]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\y_var[31:0][4]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[14]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[4]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[4]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\y_var[31:0][3]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[11]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 4 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[3]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[3]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\y_var[31:0][7]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[7]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[7]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n876_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[10]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n876_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n876_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n876_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n876_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n870_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n870_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n870_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n870_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\x_var[31:0][6]" instance="clb[19]" mode="default">
		<inputs>
			<port name="I">reset Xinport[1] open $abc$2660$new_n941_ open DXport[3] open $abc$2660$new_n943_ open Xinport[0] DXport[2] Xinport[2] DXport[1] $abc$2660$new_n939_ Xinport[4] Xinport[5] open DXport[4] open DXport[5] Xinport[6] DXport[6] $abc$2660$new_n646_ open $abc$2660$new_n951_ open DXport[0] looping open open $abc$2660$new_n687_ open $abc$2660$new_n647_ open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n954_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n948_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n948_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n948_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n948_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n954_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n954_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n954_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n954_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][6]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[22]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[6]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[6]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n949_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[17]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n949_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n949_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n949_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n949_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n946_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n946_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n946_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n946_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][5]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[32]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[5]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[5]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n944_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[26]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n944_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n944_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n944_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n944_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][0]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[0]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[0]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\x_var[31:0][3]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[3]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[3]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\x_var[31:0][4]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[32]-&gt;crossbar fle[2].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[4]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[4]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\x_var[31:0][2]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 2 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[2]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[2]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\x_var[31:0][1]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[1]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[1]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\u_var[31:0][3]" instance="clb[20]" mode="default">
		<inputs>
			<port name="I">open Uinport[5] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[4] $abc$2660$new_n696_ Uinport[3] Uinport[4] $abc$2660$new_n647_ open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[2] looping $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[5] open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[3] open $abc$2660$new_n685_ open reset open open open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[3] open u_var[0] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[1] $abc$2660$new_n682_ $abc$2660$new_n686_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[2] open u_var[2] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0] open open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[5] open u_var[1] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[4] $abc$2660$new_n683_ open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n690_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar open clb.I[20]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n698_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n698_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n698_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n698_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n690_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n690_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n690_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n690_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][3]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[16]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[3]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[3]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n701_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n701_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n701_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n701_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n701_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n692_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n692_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n692_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n692_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n693_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[12]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n693_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n693_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n693_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n693_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][4]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[16]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[4]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[4]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n703_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n703_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n703_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n703_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n703_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n697_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[35]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n697_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n697_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n697_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 3 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n697_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n694_" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[20]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n694_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n694_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n694_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n694_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][5]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[9]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[5]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[5]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n689_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n689_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n689_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n689_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n689_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\y_var[31:0][13]" instance="clb[21]" mode="default">
		<inputs>
			<port name="I">temp[13] open open Yinport[12] $abc$2660$new_n979_ Xinport[17] open $abc$2660$new_n982_ open x_var[18] temp[11] open open open open open open Yinport[11] open open open Yinport[13] open looping open $abc$2660$new_n685_ $abc$2660$new_n647_ open open temp[12] $abc$2660$new_n876_ $abc$2660$new_n687_ open DXport[17] open reset open DXport[18] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n881_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n878_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n878_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n878_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n878_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n881_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n881_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n881_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n881_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][13]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[31]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][13]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][13]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[13]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[13]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\y_var[31:0][11]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[35]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][11]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][11]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[11]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[11]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][11]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][11]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[11]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[11]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\y_var[31:0][12]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][12]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][12]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[12]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[12]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\Youtport[31:0][12]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][12]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][12]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[12]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[12]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][13]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][13]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[13]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[13]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n981_" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[37]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n987_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n987_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n987_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 3 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n987_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n981_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n981_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n981_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n981_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n880_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[1].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n880_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n880_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n880_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n880_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n875_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[23]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n875_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n875_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n875_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n875_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n984_" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n984_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n984_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n984_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n984_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n978_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n978_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n978_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n978_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][17]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[31]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar fle[8].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][17]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][17]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[17]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[17]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\x_var[31:0][13]" instance="clb[22]" mode="default">
		<inputs>
			<port name="I">$abc$2660$new_n954_ $abc$2660$new_n966_ x_var[8] x_var[7] DXport[10] $abc$2660$new_n961_ open open DXport[7] DXport[11] DXport[9] open open open $abc$2660$new_n687_ Xinport[12] looping open Xinport[10] open reset DXport[14] Xinport[11] open Xinport[9] DXport[8] open open DXport[13] open $abc$2660$new_n968_ DXport[12] open open $abc$2660$new_n647_ open Xinport[14] open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$abc$2660$new_n969_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n963_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n963_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n963_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n963_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n969_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n969_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n969_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n969_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][13]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[14]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][13]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][13]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 5 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[13]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[13]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\x_var[31:0][11]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][11]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][11]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[11]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[11]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\x_var[31:0][12]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[16]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][12]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][12]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[12]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[12]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n964_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n964_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n964_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n964_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n964_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n958_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n958_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n958_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n958_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][10]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[18]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[10]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[10]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n974_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n974_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n974_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n974_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n974_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n971_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n971_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n971_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n971_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][14]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[16]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][14]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[14]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[14]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\x_var[31:0][9]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[16]-&gt;crossbar fle[4].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][9]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][9]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[9]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[9]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n959_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n959_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n959_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n959_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n959_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n956_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n956_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n956_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n956_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\Uoutport[31:0][0]" instance="clb[23]" mode="default">
		<inputs>
			<port name="I">$abc$2660$new_n685_ open $abc$2660$new_n647_ Uinport[1] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[1] Uinport[2] reset open open $abc$2660$new_n687_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[1] open open open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[0] Uinport[0] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[3] open open open open $abc$2660$new_n690_ open $abc$2660$new_n689_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0] open open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[2] open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[2] open open open looping open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open fle[4].out[1]-&gt;clbouts2 open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Uoutport[31:0][0]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2660$new_n677_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n677_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n677_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 2 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n677_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\Uoutport[31:0][0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[0]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[0]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\u_var[31:0][0]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[15]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 3 5 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[0]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[0]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\u_var[31:0][2]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[2]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[2]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n683_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[27]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n683_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n683_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n683_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n683_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n681_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n681_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n681_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n681_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 0 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n681_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n686_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n686_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n686_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n686_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n688_" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[23]-&gt;crossbar open open clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n688_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n688_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n688_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n688_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\u_var[31:0][1]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\u_var[31:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\u_var[31:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\u_var[31:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\u_var[31:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="u_var[1]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">u_var[1]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n682_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[24]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n682_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n682_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n682_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 4 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n682_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n679_" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n679_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n679_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n679_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n679_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Uoutport[31:0][2]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[9].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[2]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[2]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Uoutport[31:0][1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[1]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[1]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\Uoutport[31:0][3]" instance="clb[24]" mode="default">
		<inputs>
			<port name="I">looping $abc$2660$new_n647_ open $abc$2660$new_n764_ $abc$2660$new_n757_ Uinport[12] open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[17] open u_var[15] u_var[16] u_var[18] open open open u_var[12] $abc$2660$new_n772_ u_var[17] open open open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[17] open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[18] $abc$2660$new_n777_ $abc$2660$new_n685_ open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[15] open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[12] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[16] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[18] open u_var[3] open open Uinport[17] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[19] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Uoutport[31:0][3]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][12]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][12]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[12]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[12]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Uoutport[31:0][3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 open 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[3]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[3]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n735_" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n730_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n730_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n730_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n730_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n735_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n735_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n735_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n735_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n769_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[3]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n769_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n769_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n769_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n769_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n776_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n776_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n776_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n776_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n770_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n770_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n770_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n770_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 2 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n770_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n758_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[25]-&gt;crossbar open fle[4].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2660$new_n758_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n758_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n758_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n758_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\Uoutport[31:0][15]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][15]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[15]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[15]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\Uoutport[31:0][17]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[11]-&gt;crossbar fle[5].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][18]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][18]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[18]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[18]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Uoutport[31:0][17]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][17]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[17]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[17]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n1119_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n1119_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1119_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1119_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 4 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1119_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n766_" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar open clb.I[17]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n759_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n759_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n759_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n759_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n766_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n766_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n766_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n766_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Uoutport[31:0][16]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[8].out[0]-&gt;crossbar open clb.I[25]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][16]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][16]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[16]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[16]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n761_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[17]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n761_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n761_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n761_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 3 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n761_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
	</block>
	<block name="$0\Uoutport[31:0][4]" instance="clb[25]" mode="default">
		<inputs>
			<port name="I">$abc$2660$new_n720_ $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[10] u_var[8] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[11] $abc$2660$new_n740_ open $abc$2660$new_n727_ open u_var[11] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[11] $abc$2660$new_n712_ open u_var[4] open $abc$2660$new_n734_ open $abc$2660$new_n746_ Uinport[14] $abc$2660$new_n738_ open Uinport[11] open looping open u_var[9] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[10] open open $abc$2660$new_n685_ open u_var[14] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[9] open open u_var[10] open $abc$2660$new_n647_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[8] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Uoutport[31:0][4]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][14]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][14]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[14]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[14]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Uoutport[31:0][4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[4]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[4]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n744_" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[36]-&gt;crossbar open clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n744_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n744_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n744_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 3 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n744_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n733_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n733_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n733_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n733_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n733_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n745_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[4]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n745_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n745_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n745_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 3 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n745_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n737_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n737_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n737_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n737_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n722_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar open open open clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n722_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n722_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n722_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n722_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n728_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n728_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n728_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n728_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n731_" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[8].out[0]-&gt;crossbar open fle[6].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n731_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n731_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n731_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n731_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n732_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n732_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n732_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n732_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n732_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n726_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n726_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n726_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n726_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n721_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n721_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n721_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n721_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n721_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n725_" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open fle[7].out[0]-&gt;crossbar open clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n725_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n725_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n725_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n725_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n724_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[36]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n724_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n724_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n724_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 3 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n724_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\Uoutport[31:0][5]" instance="clb[26]" mode="default">
		<inputs>
			<port name="I">open $abc$2660$new_n694_ looping $abc$2660$new_n701_ $abc$2660$new_n711_ $abc$2660$new_n647_ open u_var[9] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[21] $abc$2660$new_n703_ open u_var[7] open $abc$2660$new_n693_ open u_var[5] open u_var[6] open $abc$2660$new_n697_ u_var[20] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[7] Uinport[8] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[6] $abc$2660$new_n783_ $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[20] u_var[21] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[20] u_var[8] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[6] $abc$2660$new_n685_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[21] open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[7] open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[4] open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[5] open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[5]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Uoutport[31:0][5]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[39]-&gt;crossbar open fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[5]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[5]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2660$new_n704_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n704_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n704_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n704_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n702_" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[9]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n702_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n702_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n702_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 0 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n702_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n707_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n707_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n707_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n707_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n707_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n710_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[23]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n710_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n710_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n710_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n710_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n706_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n706_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n706_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n706_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Uoutport[31:0][8]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][8]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][8]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[8]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[8]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Uoutport[31:0][7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[7]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[7]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\Uoutport[31:0][6]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[17]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[5].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][9]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][9]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[9]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[9]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Uoutport[31:0][6]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[6]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[6]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n709_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n709_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n709_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n709_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n709_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n700_" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[3]-&gt;crossbar fle[1].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n792_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n792_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n792_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n792_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n700_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n700_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n700_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n700_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n696_" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n696_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n696_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n696_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n696_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n796_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[20]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n796_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n796_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n796_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n796_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\Uoutport[31:0][10]" instance="clb[27]" mode="default">
		<inputs>
			<port name="I">$abc$2660$new_n894_ $abc$2660$new_n800_ $abc$2660$new_n816_ $abc$2660$new_n802_ temp[18] $abc$2660$new_n822_ $abc$2660$new_n685_ $abc$2660$new_n809_ y_var[18] $abc$2660$new_n803_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[25] $abc$2660$new_n815_ $abc$2660$new_n891_ $abc$2660$new_n801_ temp[17] $abc$2660$new_n806_ u_var[23] $abc$2660$new_n812_ $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[24] $abc$2660$new_n810_ reset $abc$2660$new_n647_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[24] Yinport[17] u_var[24] $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[23] open open $abc$2660$new_n687_ open looping u_var[10] open open u_var[25] open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Uoutport[31:0][10]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][10]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][10]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[10]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[10]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Uoutport[31:0][25]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][25]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[25]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[25]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n819_" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][24]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][24]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[24]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[24]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2660$new_n819_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n819_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n819_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n819_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Uoutport[31:0][23]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[14]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][23]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][23]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[23]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[23]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2660$new_n896_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n896_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n896_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n896_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n817_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n817_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n817_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n817_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 0 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n817_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n814_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n814_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n814_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n814_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n814_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n893_" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n899_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n899_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n899_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 0 2 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n899_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n893_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n893_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n893_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n893_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n805_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n805_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n805_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n805_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n805_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n821_" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n821_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n821_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n821_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n821_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][17]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][17]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][17]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[17]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[17]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2660$new_n895_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n895_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n895_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n895_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n890_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[30]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n890_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n890_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n890_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n890_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\Uoutport[31:0][11]" instance="clb[28]" mode="default">
		<inputs>
			<port name="I">$abc$2660$new_n647_ $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[31] u_var[29] $abc$2660$new_n790_ u_var[30] $abc$2660$new_n685_ $abc$2660$new_n781_ $abc$2660$new_n782_ u_var[20] $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[22] u_var[13] looping open u_var[18] u_var[31] Uinport[30] u_var[11] u_var[22] open $abc$2660$new_n797_ $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[20] Uinport[29] open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[31] u_var[19] $abc$2660$new_n796_ open open open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[13] open Uinport[18] open open open $techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[29] open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Uoutport[31:0][11]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][11]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][11]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[11]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[11]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Uoutport[31:0][29]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][29]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[29]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[29]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n836_" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n837_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n837_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n837_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n837_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n836_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n836_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n836_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n836_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n843_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[15]-&gt;crossbar open clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n843_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n843_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n843_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n843_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n848_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[5]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2660$new_n848_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n848_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n848_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n848_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\Uoutport[31:0][31]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][31]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[31]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[31]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n794_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n794_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n794_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n794_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n794_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n788_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n788_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n788_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n788_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n795_" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n742_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n742_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n742_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n742_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n795_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n795_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n795_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n795_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Uoutport[31:0][30]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[5]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][30]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][30]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[30]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[30]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2660$new_n791_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n791_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n791_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 open open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n791_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n785_" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar open clb.I[5]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][20]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][20]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[20]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[20]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2660$new_n785_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n785_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n785_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n785_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Uoutport[31:0][19]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][19]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][19]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[19]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[19]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Uoutport[31:0][22]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][22]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[22]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[22]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n768_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[0]-&gt;crossbar open clb.I[11]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n768_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n768_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n768_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n768_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
	</block>
	<block name="$0\Uoutport[31:0][13]" instance="clb[29]" mode="default">
		<inputs>
			<port name="I">open y_var[4] open looping open Yinport[1] open open open $abc$2660$new_n685_ open open open open open open open y_var[3] open open open temp[1] Yinport[2] temp[0] u_var[13] open open $abc$2660$new_n647_ Yinport[0] temp[2] reset temp[3] open temp[4] open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Uoutport[31:0][13]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][13]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][13]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[13]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[13]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][4]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[4]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[4]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n858_" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[31]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$true" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$true" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$true" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">$true</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n858_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n858_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n858_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n858_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][0]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[28]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[0]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[0]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n856_" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n856_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n856_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n856_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n856_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n851_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[23]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n851_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n851_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n851_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 3 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n851_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n853_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n853_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n853_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n853_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n853_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\y_var[31:0][2]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[3]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[2]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[2]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\y_var[31:0][1]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[3]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 5 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[1]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[1]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\Youtport[31:0][2]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[2]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[2]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[1]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[1]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\Youtport[31:0][0]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[9].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][0]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 open 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[0]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[0]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[3]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[3]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\Uoutport[31:0][21]" instance="clb[30]" mode="default">
		<inputs>
			<port name="I">temp[9] u_var[21] y_var[5] $abc$2660$new_n687_ temp[10] Yinport[9] x_var[5] Yinport[10] open open $abc$2660$new_n685_ $abc$2660$new_n647_ temp[5] open temp[6] open temp[8] y_var[6] open open DXport[6] $abc$2660$new_n949_ open reset temp[7] $abc$2660$new_n866_ looping DXport[5] open open $abc$2660$new_n870_ open $abc$2660$new_n871_ x_var[6] y_var[8] open y_var[7] open $abc$2660$new_n861_ open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Uoutport[31:0][21]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][21]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][21]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[21]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[21]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][10]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][10]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[10]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[10]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\y_var[31:0][10]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[26]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[10]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[10]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\y_var[31:0][9]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[30]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][9]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][9]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[9]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[9]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n873_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[32]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n873_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n873_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n873_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n873_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\Youtport[31:0][8]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][8]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][8]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[8]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[8]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[5]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[5]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n863_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n863_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n863_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n863_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 4 1 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n863_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Youtport[31:0][9]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][9]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][9]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[9]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[9]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][7]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[7]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[7]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n868_" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[36]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n868_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n868_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n868_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n868_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Youtport[31:0][6]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[6]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[6]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[5]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[5]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n951_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n951_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n951_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n951_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n951_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\Uoutport[31:0][26]" instance="clb[31]" mode="default">
		<inputs>
			<port name="I">Yinport[15] Yinport[19] u_var[26] Yinport[23] temp[22] $abc$2660$new_n899_ temp[23] $abc$2660$new_n910_ temp[19] $abc$2660$new_n647_ y_var[16] y_var[23] y_var[22] looping temp[24] Yinport[21] open y_var[24] $abc$2660$new_n685_ y_var[21] open temp[16] open $abc$2660$new_n886_ open y_var[15] open temp[15] open open open y_var[20] open open open open open y_var[19] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Uoutport[31:0][26]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[31]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][26]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][26]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[26]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[26]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][20]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][20]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[20]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[20]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\Youtport[31:0][21]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[19]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][23]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][23]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[23]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[23]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][21]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][21]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[21]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[21]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n915_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n915_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n915_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n915_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n915_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n905_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[9]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n905_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n905_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n905_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 0 1 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n905_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\Youtport[31:0][22]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[18]-&gt;crossbar fle[4].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][22]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][22]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[22]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[22]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][19]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][19]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[19]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[19]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n898_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n898_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n898_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n898_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n898_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n909_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n909_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n909_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n909_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 5 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n909_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Youtport[31:0][24]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2660$new_n913_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n913_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n913_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n913_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\Youtport[31:0][24]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][24]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 2 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[24]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[24]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n888_" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n888_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n888_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n888_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n888_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n891_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n891_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n891_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n891_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n885_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n885_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n885_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n885_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n885_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\Uoutport[31:0][27]" instance="clb[32]" mode="default">
		<inputs>
			<port name="I">Aport[12] Aport[6] $abc$2660$new_n657_ $abc$2660$new_n668_ open Xinport[13] Aport[14] Aport[8] Aport[13] $abc$2660$new_n685_ Uinport[27] Aport[11] $abc$2660$new_n647_ Aport[10] x_var[9] Aport[9] x_var[15] u_var[27] $abc$2660$new_n653_ Aport[7] Aport[15] x_var[6] looping open $abc$2660$new_n956_ x_var[7] Xinport[8] x_var[13] x_var[14] open x_var[12] open open reset open open x_var[10] open open x_var[11]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Uoutport[31:0][27]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][27]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][27]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[27]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[27]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][13]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][13]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[13]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[13]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n826_" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[12]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n826_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n826_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n826_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n826_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n667_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[8]-&gt;crossbar open clb.I[0]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n667_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n667_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n667_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n667_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n968_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[5]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n968_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n968_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n968_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 3 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n968_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n650_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[39]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n650_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n650_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n650_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n650_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n651_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n651_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n651_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n651_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n651_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n666_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n666_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n666_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n666_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n666_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n649_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n649_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n649_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n649_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n649_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\x_var[31:0][8]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[12]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][8]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][8]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[8]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[8]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n652_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n652_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n652_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n652_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n652_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n656_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n656_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n656_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n656_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\Uoutport[31:0][28]" instance="clb[33]" mode="default">
		<inputs>
			<port name="I">Aport[0] looping Aport[1] x_var[4] open Aport[4] Aport[2] x_var[1] DXport[0] x_var[0] open x_var[3] open Aport[5] open x_var[2] open x_var[5] open Aport[3] open DXport[1] u_var[28] open open $abc$2660$new_n647_ open $abc$2660$new_n685_ Xinport[3] y_var[28] open open open open open open open DXport[2] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Uoutport[31:0][28]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Uoutport[31:0][28]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Uoutport[31:0][28]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Uoutport[31:0][28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Uoutport[31:0][28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Uoutport[28]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Uoutport[28]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][28]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][28]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 2 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[28]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[28]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\Xoutport[31:0][0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[3]-&gt;crossbar fle[1].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[4]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[4]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[0]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[0]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n941_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n941_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n941_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n941_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n941_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n939_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n939_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n939_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n939_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n939_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n653_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n653_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n653_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n653_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n653_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\Xoutport[31:0][3]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[27]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[2]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[2]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[3]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[3]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n655_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[7]-&gt;crossbar open clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n655_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n655_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n655_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n655_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n654_" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[11]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n654_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n654_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n654_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n654_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Xoutport[31:0][1]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar fle[8].out[0]-&gt;crossbar open clb.I[7]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][1]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[1]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[1]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n943_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[1]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n943_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n943_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n943_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n943_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
	</block>
	<block name="$0\Youtport[31:0][14]" instance="clb[34]" mode="default">
		<inputs>
			<port name="I">Aport[28] x_var[30] $abc$2660$new_n671_ Aport[23] $abc$2660$new_n883_ $abc$2660$new_n658_ x_var[23] x_var[26] Aport[31] x_var[27] x_var[28] open Aport[29] $abc$2660$new_n661_ open x_var[29] open $abc$2660$new_n649_ open Aport[30] $abc$2660$new_n673_ Yinport[14] Xinport[26] Aport[22] Aport[26] x_var[21] $abc$2660$new_n685_ x_var[22] Aport[21] looping $abc$2660$new_n662_ DXport[22] x_var[31] reset Aport[27] open $abc$2660$new_n665_ open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Youtport[31:0][14]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[7]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][14]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][14]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[14]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[14]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][26]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][26]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[26]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[26]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\y_var[31:0][14]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[4]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\y_var[31:0][14]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\y_var[31:0][14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\y_var[31:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 4 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\y_var[31:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="y_var[14]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">y_var[14]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n660_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n660_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n660_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n660_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n660_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n670_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n670_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n670_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n670_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n1009_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[29]-&gt;crossbar fle[4].out[0]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n1009_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1009_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1009_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 0 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1009_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n647_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[3]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n647_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n647_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n647_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n647_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n672_" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n672_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n672_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n672_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n672_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n669_" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[15]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n669_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n669_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n669_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 2 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n669_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n648_" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n648_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n648_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n648_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 2 3 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n648_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n664_" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n664_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n664_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n664_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n664_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n1001_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1001_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1001_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1001_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n657_" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[36]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n657_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n657_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n657_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n657_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\Youtport[31:0][15]" instance="clb[35]" mode="default">
		<inputs>
			<port name="I">x_var[29] DXport[11] open x_var[8] open $abc$2660$new_n964_ y_var[15] x_var[27] open x_var[9] DXport[12] reset open x_var[12] open open open DXport[10] open $abc$2660$new_n959_ open Xinport[29] Xinport[27] open $abc$2660$new_n685_ x_var[11] $abc$2660$new_n647_ DXport[7] looping open open DXport[9] open Xinport[7] x_var[10] open open $abc$2660$new_n954_ open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Youtport[31:0][15]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][15]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][15]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[15]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[15]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][8]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][8]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[8]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[8]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\Xoutport[31:0][9]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[34]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][10]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][10]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[10]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[10]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][9]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][9]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[9]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[9]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n966_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n966_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n966_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n966_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n966_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n961_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n961_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n961_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n961_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n961_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\x_var[31:0][7]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[33]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar fle[7].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 3 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[7]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[7]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n1017_" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar open clb.I[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n1017_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1017_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1017_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1017_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Xoutport[31:0][11]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][11]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][11]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[11]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[11]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][12]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][12]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[12]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[12]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n953_" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[24]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[7]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[7]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2660$new_n953_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n953_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n953_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n953_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Xoutport[31:0][29]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[24]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][29]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][29]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[29]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[29]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][27]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][27]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 0 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[27]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[27]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n1012_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[7]-&gt;crossbar open clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n1012_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1012_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1012_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1012_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
	</block>
	<block name="$0\Youtport[31:0][16]" instance="clb[36]" mode="default">
		<inputs>
			<port name="I">DXport[16] open DXport[17] open x_var[19] looping open x_var[18] open $abc$2660$new_n647_ DXport[15] $abc$2660$new_n685_ open open open y_var[16] open x_var[20] open open Xinport[15] Aport[18] Aport[20] Aport[17] Xinport[16] open open Aport[19] x_var[17] reset open open x_var[15] open Aport[16] open open open $abc$2660$new_n974_ open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Youtport[31:0][16]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][16]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][16]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[16]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[16]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][16]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][16]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 0 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[16]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[16]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\x_var[31:0][16]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[29]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\x_var[31:0][16]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\x_var[31:0][16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\x_var[31:0][16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\x_var[31:0][16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="x_var[16]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">x_var[16]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n662_" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[28]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n662_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n662_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n662_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n662_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n674_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n674_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n674_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n674_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n976_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[10]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n976_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n976_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n976_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n976_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n979_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n979_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n979_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n979_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n973_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n973_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n973_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n973_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n973_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n983_" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][20]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][20]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[20]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[20]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2660$new_n983_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n983_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n983_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n983_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n663_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[4]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n663_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n663_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n663_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 3 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n663_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n675_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n675_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n675_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 0 2 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n675_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n673_" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n665_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n665_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n665_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n665_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n673_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n673_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n673_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n673_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Xoutport[31:0][18]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][18]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][18]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[18]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[18]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][19]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][19]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[19]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[19]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\Xoutport[31:0][17]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][17]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][17]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[17]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[17]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][15]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][15]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[15]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[15]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\Youtport[31:0][17]" instance="clb[37]" mode="default">
		<inputs>
			<port name="I">open DXport[24] x_var[31] Xinport[23] open Yinport[26] $abc$2660$new_n647_ DXport[19] open x_var[25] open x_var[24] $abc$2660$new_n1001_ open open open open x_var[23] open $abc$2660$new_n999_ open x_var[20] looping $abc$2660$new_n987_ x_var[19] $abc$2660$new_n990_ y_var[17] Xinport[19] open DXport[23] $abc$2660$new_n685_ y_var[26] DXport[20] y_var[27] open open Xinport[31] open open reset</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Youtport[31:0][17]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][17]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][17]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[17]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[17]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][23]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][23]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 open 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[23]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[23]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n1003_" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[29]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n1003_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1003_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1003_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1003_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n997_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[29]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n997_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n997_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n997_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n997_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n998_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2660$new_n998_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n998_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n998_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n998_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\Xoutport[31:0][24]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][24]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[24]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[24]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n989_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[21]-&gt;crossbar open open clb.I[32]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n989_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n989_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n989_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n989_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2660$new_n986_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n986_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n986_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n986_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n986_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Xoutport[31:0][31]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][31]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][31]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[31]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[31]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][25]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][25]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[25]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[25]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n1022_" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I[22]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[36]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n1022_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n1022_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n1022_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n1022_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n921_" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[22]-&gt;crossbar open clb.I[6]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n921_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n921_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n921_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 open 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n921_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\Youtport[31:0][26]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][26]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][26]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[26]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[26]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][27]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][27]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[27]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[27]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\Youtport[31:0][18]" instance="clb[38]" mode="default">
		<inputs>
			<port name="I">open x_var[30] x_var[28] Aport[13] y_var[18] open open open $abc$2660$new_n685_ y_var[25] x_var[14] open open open open open open open open open open Aport[14] x_var[6] Aport[15] open open open x_var[13] open x_var[15] open x_var[21] open open open open open x_var[22] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\Youtport[31:0][18]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Youtport[31:0][18]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][18]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[18]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[18]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][30]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][30]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[30]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[30]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\Xoutport[31:0][28]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][22]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][22]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[22]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[22]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][28]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][28]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[28]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[28]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2660$new_n668_" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n668_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n668_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n668_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 1 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n668_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\Xoutport[31:0][21]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[31]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[3].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][21]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][21]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[21]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[21]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Xoutport[31:0][14]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][14]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[14]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[14]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="$0\Xoutport[31:0][6]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\Xoutport[31:0][6]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Xoutport[31:0][6]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Xoutport[31:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Xoutport[31:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Xoutport[6]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Xoutport[6]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\Youtport[31:0][25]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\Youtport[31:0][25]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\Youtport[31:0][25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\Youtport[31:0][25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="Youtport[25]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">Youtport[25]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="$abc$2660$new_n755_" instance="clb[39]" mode="default">
		<inputs>
			<port name="I">open Uinport[16] $abc$2660$new_n751_ $abc$2660$new_n763_ $abc$2660$new_n750_ open open $abc$2660$new_n756_ open u_var[16] looping open open open open $techmap$sub$./benchmark/diffeq1.v:42$11.$auto$alumacc.cc:485:replace_alu$178.B[15] open open open open open $abc$2660$new_n647_ open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open open open open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$abc$2660$new_n755_" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n755_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n755_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n755_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n755_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2660$new_n749_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n749_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n749_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n749_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2660$new_n762_" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[0].out[0]-&gt;crossbar open clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2660$new_n762_" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n762_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n762_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n762_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[2]" />
		<block name="$abc$2660$new_n754_" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar open clb.I[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2660$new_n754_" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2660$new_n754_" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2660$new_n754_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2660$new_n754_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="$false" instance="clb[40]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$false" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$false" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$false" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$false" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">$false</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="out:Xoutport[0]" instance="io[41]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[1]" instance="io[42]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[2]" instance="io[43]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[3]" instance="io[44]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[4]" instance="io[45]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[5]" instance="io[46]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[6]" instance="io[47]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[7]" instance="io[48]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[8]" instance="io[49]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[9]" instance="io[50]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[10]" instance="io[51]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[11]" instance="io[52]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[12]" instance="io[53]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[13]" instance="io[54]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[14]" instance="io[55]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[15]" instance="io[56]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[16]" instance="io[57]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[16]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[16]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[17]" instance="io[58]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[17]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[17]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[18]" instance="io[59]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[18]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[18]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[19]" instance="io[60]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[19]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[19]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[20]" instance="io[61]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[20]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[20]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[21]" instance="io[62]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[21]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[21]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[22]" instance="io[63]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[22]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[22]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[23]" instance="io[64]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[23]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[23]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[24]" instance="io[65]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[24]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[24]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[25]" instance="io[66]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[25]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[25]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[26]" instance="io[67]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[26]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[26]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[27]" instance="io[68]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[27]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[27]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[28]" instance="io[69]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[28]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[28]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[29]" instance="io[70]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[29]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[29]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[30]" instance="io[71]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[30]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[30]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Xoutport[31]" instance="io[72]" mode="outpad">
		<inputs>
			<port name="outpad">Xoutport[31]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Xoutport[31]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[0]" instance="io[73]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[1]" instance="io[74]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[2]" instance="io[75]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[3]" instance="io[76]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[4]" instance="io[77]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[5]" instance="io[78]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[6]" instance="io[79]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[7]" instance="io[80]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[8]" instance="io[81]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[9]" instance="io[82]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[10]" instance="io[83]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[11]" instance="io[84]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[12]" instance="io[85]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[13]" instance="io[86]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[14]" instance="io[87]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[15]" instance="io[88]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[16]" instance="io[89]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[16]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[16]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[17]" instance="io[90]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[17]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[17]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[18]" instance="io[91]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[18]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[18]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[19]" instance="io[92]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[19]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[19]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[20]" instance="io[93]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[20]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[20]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[21]" instance="io[94]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[21]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[21]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[22]" instance="io[95]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[22]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[22]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[23]" instance="io[96]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[23]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[23]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[24]" instance="io[97]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[24]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[24]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[25]" instance="io[98]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[25]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[25]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[26]" instance="io[99]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[26]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[26]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[27]" instance="io[100]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[27]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[27]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[28]" instance="io[101]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[28]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[28]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[29]" instance="io[102]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[29]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[29]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[30]" instance="io[103]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[30]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[30]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Youtport[31]" instance="io[104]" mode="outpad">
		<inputs>
			<port name="outpad">Youtport[31]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Youtport[31]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[0]" instance="io[105]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[1]" instance="io[106]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[2]" instance="io[107]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[3]" instance="io[108]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[4]" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[5]" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[6]" instance="io[111]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[7]" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[8]" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[9]" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[10]" instance="io[115]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[11]" instance="io[116]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[12]" instance="io[117]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[13]" instance="io[118]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[14]" instance="io[119]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[15]" instance="io[120]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[16]" instance="io[121]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[16]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[16]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[17]" instance="io[122]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[17]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[17]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[18]" instance="io[123]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[18]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[18]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[19]" instance="io[124]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[19]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[19]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[20]" instance="io[125]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[20]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[20]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[21]" instance="io[126]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[21]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[21]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[22]" instance="io[127]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[22]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[22]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[23]" instance="io[128]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[23]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[23]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[24]" instance="io[129]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[24]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[24]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[25]" instance="io[130]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[25]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[25]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[26]" instance="io[131]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[26]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[26]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[27]" instance="io[132]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[27]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[27]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[28]" instance="io[133]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[28]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[28]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[29]" instance="io[134]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[29]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[29]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[30]" instance="io[135]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[30]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[30]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:Uoutport[31]" instance="io[136]" mode="outpad">
		<inputs>
			<port name="outpad">Uoutport[31]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:Uoutport[31]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="Xinport[0]" instance="io[137]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[1]" instance="io[138]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[2]" instance="io[139]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[3]" instance="io[140]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[4]" instance="io[141]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[5]" instance="io[142]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[6]" instance="io[143]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[7]" instance="io[144]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[8]" instance="io[145]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[8]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[8]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[9]" instance="io[146]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[9]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[9]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[10]" instance="io[147]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[10]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[10]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[11]" instance="io[148]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[11]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[11]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[12]" instance="io[149]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[12]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[12]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[13]" instance="io[150]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[13]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[13]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[14]" instance="io[151]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[14]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[14]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[15]" instance="io[152]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[15]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[15]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[16]" instance="io[153]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[16]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[16]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[17]" instance="io[154]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[17]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[17]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[18]" instance="io[155]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[18]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[18]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[19]" instance="io[156]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[19]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[19]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[20]" instance="io[157]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[20]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[20]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[21]" instance="io[158]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[21]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[21]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[22]" instance="io[159]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[22]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[22]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[23]" instance="io[160]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[23]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[23]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[24]" instance="io[161]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[24]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[24]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[25]" instance="io[162]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[25]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[25]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[26]" instance="io[163]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[26]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[26]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[27]" instance="io[164]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[27]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[27]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[28]" instance="io[165]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[28]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[28]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[29]" instance="io[166]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[29]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[29]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[30]" instance="io[167]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[30]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[30]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Xinport[31]" instance="io[168]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Xinport[31]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Xinport[31]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[0]" instance="io[169]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[1]" instance="io[170]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[2]" instance="io[171]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[3]" instance="io[172]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[4]" instance="io[173]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[5]" instance="io[174]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[6]" instance="io[175]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[7]" instance="io[176]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[8]" instance="io[177]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[8]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[8]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[9]" instance="io[178]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[9]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[9]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[10]" instance="io[179]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[10]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[10]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[11]" instance="io[180]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[11]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[11]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[12]" instance="io[181]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[12]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[12]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[13]" instance="io[182]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[13]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[13]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[14]" instance="io[183]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[14]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[14]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[15]" instance="io[184]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[15]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[15]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[16]" instance="io[185]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[16]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[16]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[17]" instance="io[186]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[17]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[17]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[18]" instance="io[187]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[18]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[18]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[19]" instance="io[188]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[19]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[19]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[20]" instance="io[189]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[20]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[20]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[21]" instance="io[190]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[21]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[21]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[22]" instance="io[191]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[22]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[22]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[23]" instance="io[192]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[23]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[23]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[24]" instance="io[193]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[24]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[24]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[25]" instance="io[194]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[25]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[25]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[26]" instance="io[195]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[26]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[26]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[27]" instance="io[196]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[27]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[27]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[28]" instance="io[197]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[28]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[28]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[29]" instance="io[198]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[29]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[29]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[30]" instance="io[199]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[30]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[30]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Yinport[31]" instance="io[200]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Yinport[31]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Yinport[31]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[0]" instance="io[201]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[1]" instance="io[202]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[2]" instance="io[203]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[3]" instance="io[204]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[4]" instance="io[205]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[5]" instance="io[206]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[6]" instance="io[207]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[7]" instance="io[208]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[8]" instance="io[209]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[8]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[8]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[9]" instance="io[210]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[9]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[9]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[10]" instance="io[211]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[10]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[10]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[11]" instance="io[212]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[11]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[11]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[12]" instance="io[213]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[12]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[12]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[13]" instance="io[214]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[13]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[13]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[14]" instance="io[215]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[14]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[14]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[15]" instance="io[216]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[15]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[15]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[16]" instance="io[217]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[16]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[16]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[17]" instance="io[218]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[17]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[17]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[18]" instance="io[219]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[18]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[18]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[19]" instance="io[220]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[19]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[19]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[20]" instance="io[221]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[20]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[20]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[21]" instance="io[222]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[21]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[21]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[22]" instance="io[223]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[22]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[22]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[23]" instance="io[224]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[23]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[23]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[24]" instance="io[225]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[24]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[24]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[25]" instance="io[226]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[25]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[25]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[26]" instance="io[227]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[26]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[26]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[27]" instance="io[228]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[27]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[27]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[28]" instance="io[229]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[28]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[28]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[29]" instance="io[230]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[29]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[29]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[30]" instance="io[231]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[30]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[30]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Uinport[31]" instance="io[232]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Uinport[31]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Uinport[31]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[0]" instance="io[233]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[1]" instance="io[234]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[2]" instance="io[235]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[3]" instance="io[236]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[4]" instance="io[237]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[5]" instance="io[238]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[6]" instance="io[239]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[7]" instance="io[240]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[8]" instance="io[241]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[8]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[8]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[9]" instance="io[242]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[9]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[9]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[10]" instance="io[243]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[10]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[10]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[11]" instance="io[244]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[11]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[11]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[12]" instance="io[245]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[12]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[12]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[13]" instance="io[246]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[13]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[13]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[14]" instance="io[247]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[14]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[14]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[15]" instance="io[248]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[15]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[15]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[16]" instance="io[249]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[16]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[16]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[17]" instance="io[250]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[17]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[17]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[18]" instance="io[251]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[18]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[18]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[19]" instance="io[252]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[19]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[19]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[20]" instance="io[253]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[20]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[20]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[21]" instance="io[254]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[21]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[21]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[22]" instance="io[255]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[22]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[22]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[23]" instance="io[256]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[23]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[23]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[24]" instance="io[257]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[24]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[24]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[25]" instance="io[258]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[25]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[25]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[26]" instance="io[259]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[26]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[26]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[27]" instance="io[260]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[27]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[27]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[28]" instance="io[261]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[28]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[28]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[29]" instance="io[262]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[29]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[29]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[30]" instance="io[263]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[30]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[30]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="Aport[31]" instance="io[264]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="Aport[31]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">Aport[31]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[0]" instance="io[265]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[1]" instance="io[266]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[2]" instance="io[267]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[3]" instance="io[268]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[4]" instance="io[269]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[5]" instance="io[270]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[6]" instance="io[271]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[7]" instance="io[272]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[8]" instance="io[273]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[8]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[8]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[9]" instance="io[274]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[9]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[9]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[10]" instance="io[275]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[10]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[10]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[11]" instance="io[276]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[11]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[11]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[12]" instance="io[277]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[12]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[12]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[13]" instance="io[278]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[13]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[13]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[14]" instance="io[279]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[14]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[14]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[15]" instance="io[280]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[15]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[15]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[16]" instance="io[281]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[16]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[16]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[17]" instance="io[282]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[17]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[17]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[18]" instance="io[283]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[18]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[18]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[19]" instance="io[284]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[19]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[19]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[20]" instance="io[285]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[20]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[20]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[21]" instance="io[286]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[21]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[21]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[22]" instance="io[287]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[22]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[22]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[23]" instance="io[288]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[23]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[23]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[24]" instance="io[289]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[24]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[24]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[25]" instance="io[290]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[25]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[25]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[26]" instance="io[291]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[26]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[26]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[27]" instance="io[292]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[27]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[27]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[28]" instance="io[293]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[28]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[28]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[29]" instance="io[294]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[29]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[29]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[30]" instance="io[295]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[30]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[30]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="DXport[31]" instance="io[296]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="DXport[31]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">DXport[31]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="clk" instance="io[297]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="reset" instance="io[298]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="reset" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">reset</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
