PMU,Name,Equiv,Desc,Code,Umask-00,Umask-01,Umask-02,Umask-03,Umask-04,Umask-05,Umask-06,Umask-07,Umask-08,Modif-00,Modif-01,Modif-02,Modif-03,Modif-04,Modif-05,Modif-06,Umask-09,Umask-10,Umask-11,Umask-12,Umask-13,Umask-14,Umask-15,Umask-16,Umask-17,Umask-18,Umask-19,Umask-20,Umask-21,Umask-22,Umask-23,Umask-24,Umask-25
amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_HIT,None,Unified TLB Hit,0x45,0x01 : PMU : [4K_DATA] : None : 4 KB unified TLB hit for data,0x02 : PMU : [2M_DATA] : None : 2 MB unified TLB hit for data,0x04 : PMU : [1G_DATA] : None : 1 GB unified TLB hit for data,0x10 : PMU : [4K_INST] : None : 4 KB unified TLB hit for instruction,0x20 : PMU : [2M_INST] : None : 2 MB unified TLB hit for instruction,0x40 : PMU : [1G_INST] : None : 1 GB unified TLB hit for instruction,0x77 : PMU : [ALL] : [default] : All sub-events selected,,,0x00 : PMU : [k] : monitor at priv level 0 (boolean),"0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)",0x02 : PMU : [e] : edge level (boolean),0x03 : PMU : [i] : invert (boolean),0x04 : PMU : [c] : counter-mask in range [0-255] (integer),0x05 : PMU : [h] : monitor in hypervisor (boolean),0x06 : PMU : [g] : measure in guest (boolean),,,,,,,,,,,,,,,,,
amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_MISS,None,Unified TLB Miss,0x46,0x01 : PMU : [4K_DATA] : None : 4 KB unified TLB miss for data,0x02 : PMU : [2M_DATA] : None : 2 MB unified TLB miss for data,0x04 : PMU : [1GB_DATA] : None : 1 GB unified TLB miss for data,0x10 : PMU : [4K_INST] : None : 4 KB unified TLB miss for instruction,0x20 : PMU : [2M_INST] : None : 2 MB unified TLB miss for instruction,0x40 : PMU : [1G_INST] : None : 1 GB unified TLB miss for instruction,0x77 : PMU : [ALL] : [default] : All sub-events selected,,,0x00 : PMU : [k] : monitor at priv level 0 (boolean),"0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)",0x02 : PMU : [e] : edge level (boolean),0x03 : PMU : [i] : invert (boolean),0x04 : PMU : [c] : counter-mask in range [0-255] (integer),0x05 : PMU : [h] : monitor in hypervisor (boolean),0x06 : PMU : [g] : measure in guest (boolean),,,,,,,,,,,,,,,,,
amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),INEFFECTIVE_SW_PREFETCHES,None,Ineffective Software Prefetches,0x52,0x01 : PMU : [SW_PREFETCH_HIT_IN_L1] : None : Software prefetch hit in the L1,0x08 : PMU : [SW_PREFETCH_HIT_IN_L2] : None : Software prefetch hit in the L2,0x09 : PMU : [ALL] : [default] : All sub-events selected,,,,,,,0x00 : PMU : [k] : monitor at priv level 0 (boolean),"0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)",0x02 : PMU : [e] : edge level (boolean),0x03 : PMU : [i] : invert (boolean),0x04 : PMU : [c] : counter-mask in range [0-255] (integer),0x05 : PMU : [h] : monitor in hypervisor (boolean),0x06 : PMU : [g] : measure in guest (boolean),,,,,,,,,,,,,,,,,
amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),SYSTEM_READ_RESPONSES,None,Response From System on Cache Refills,0x6c,0x01 : PMU : [EXCLUSIVE] : None : Exclusive,"0x02 : PMU : [MODIFIED] : None : Modified (D18F0x68[ATMModeEn]==0), Modified written (D18F0x68[ATMModeEn]==1)",0x04 : PMU : [SHARED] : None : Shared,0x08 : PMU : [OWNED] : None : Owned,0x10 : PMU : [DATA_ERROR] : None : Data Error,0x20 : PMU : [MODIFIED_UNWRITTEN] : None : Modified unwritten,0x3f : PMU : [ALL] : [default] : All sub-events selected,,,0x00 : PMU : [k] : monitor at priv level 0 (boolean),"0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)",0x02 : PMU : [e] : edge level (boolean),0x03 : PMU : [i] : invert (boolean),0x04 : PMU : [c] : counter-mask in range [0-255] (integer),0x05 : PMU : [h] : monitor in hypervisor (boolean),0x06 : PMU : [g] : measure in guest (boolean),,,,,,,,,,,,,,,,,
amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),L1_ITLB_MISS_AND_L2_ITLB_HIT,None,"L1 ITLB Miss, L2 ITLB Hit",0x84,,,,,,,,,,0x00 : PMU : [k] : monitor at priv level 0 (boolean),"0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)",0x02 : PMU : [e] : edge level (boolean),0x03 : PMU : [i] : invert (boolean),0x04 : PMU : [c] : counter-mask in range [0-255] (integer),0x05 : PMU : [h] : monitor in hypervisor (boolean),0x06 : PMU : [g] : measure in guest (boolean),,,,,,,,,,,,,,,,,
amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),L1_ITLB_MISS_AND_L2_ITLB_MISS,None,"L1 ITLB Miss, L2 ITLB Miss",0x85,0x01 : PMU : [4K_PAGE_FETCHES] : None : Instruction fetches to a 4 KB page,0x02 : PMU : [2M_PAGE_FETCHES] : None : Instruction fetches to a 2 MB page,0x04 : PMU : [1G_PAGE_FETCHES] : None : Instruction fetches to a 1 GB page,0x07 : PMU : [ALL] : [default] : All sub-events selected,,,,,,0x00 : PMU : [k] : monitor at priv level 0 (boolean),"0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)",0x02 : PMU : [e] : edge level (boolean),0x03 : PMU : [i] : invert (boolean),0x04 : PMU : [c] : counter-mask in range [0-255] (integer),0x05 : PMU : [h] : monitor in hypervisor (boolean),0x06 : PMU : [g] : measure in guest (boolean),,,,,,,,,,,,,,,,,
amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),L2_PREFETCHER_TRIGGER_EVENTS,None,L2 Prefetcher Trigger Events,0x16c,0x01 : PMU : [LOAD_L1_MISS_SEEN_BY_PREFETCHER] : None : Load L1 miss seen by prefetcher,0x02 : PMU : [STORE_L1_MISS_SEEN_BY_PREFETCHER] : None : Store L1 miss seen by prefetcher,0x03 : PMU : [ALL] : [default] : All sub-events selected,,,,,,,0x00 : PMU : [k] : monitor at priv level 0 (boolean),"0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)",0x02 : PMU : [e] : edge level (boolean),0x03 : PMU : [i] : invert (boolean),0x04 : PMU : [c] : counter-mask in range [0-255] (integer),0x05 : PMU : [h] : monitor in hypervisor (boolean),0x06 : PMU : [g] : measure in guest (boolean),,,,,,,,,,,,,,,,,
amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS,None,L3 Fills caused by L2 Evictions,0x4e2,0x01 : PMU : [SHARED] : None : Shared,0x02 : PMU : [EXCLUSIVE] : None : Exclusive,0x04 : PMU : [OWNED] : None : Owned,0x08 : PMU : [MODIFIED] : None : Modified,0xff : PMU : [ALL] : [default] : All sub-events selected,0x00 : PMU : [CORE_0] : None : Measure on Core0,0x10 : PMU : [CORE_1] : None : Measure on Core1,0x20 : PMU : [CORE_2] : None : Measure on Core2,0x30 : PMU : [CORE_3] : None : Measure on Core3,,,,,,,,0x40 : PMU : [CORE_4] : None : Measure on Core4,0x50 : PMU : [CORE_5] : None : Measure on Core5,0x60 : PMU : [CORE_6] : None : Measure on Core6,0x70 : PMU : [CORE_7] : None : Measure on Core7,0xf0 : PMU : [ANY_CORE] : [default] : Measure on any core,,,,,,,,,,,,
amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_LATENCY,None,L3 Latency,0x4ef,0x01 : PMU : [L3_REQUEST_CYCLE] : None : L3 Request cycle count.,0x02 : PMU : [L3_REQUEST] : None : L3 request count.,0x03 : PMU : [ALL] : [default] : All sub-events selected,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
