INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:04:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.648ns  (required time - arrival time)
  Source:                 mem_controller3/read_arbiter/data/out_reg_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.630ns (32.494%)  route 3.386ns (67.506%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1236, unset)         0.508     0.508    mem_controller3/read_arbiter/data/clk
    SLICE_X17Y93         FDRE                                         r  mem_controller3/read_arbiter/data/out_reg_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  mem_controller3/read_arbiter/data/out_reg_reg[0][24]/Q
                         net (fo=2, routed)           0.387     1.111    mem_controller3/read_arbiter/data/out_reg_reg[0]_0[24]
    SLICE_X18Y92         LUT5 (Prop_lut5_I1_O)        0.043     1.154 f  mem_controller3/read_arbiter/data/data_tehb/ltOp_carry__2_i_23/O
                         net (fo=8, routed)           0.355     1.509    mem_controller3/read_arbiter/data/weight_loadData_24_sn_1
    SLICE_X16Y91         LUT4 (Prop_lut4_I0_O)        0.043     1.552 f  mem_controller3/read_arbiter/data/ltOp_carry__3_i_7/O
                         net (fo=1, routed)           0.095     1.646    mem_controller3/read_arbiter/data/ltOp_carry__3_i_7_n_0
    SLICE_X16Y91         LUT5 (Prop_lut5_I4_O)        0.043     1.689 r  mem_controller3/read_arbiter/data/ltOp_carry__3_i_6/O
                         net (fo=2, routed)           0.218     1.907    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X15Y91         LUT6 (Prop_lut6_I0_O)        0.043     1.950 r  mem_controller3/read_arbiter/data/level4_c1[9]_i_7/O
                         net (fo=23, routed)          0.254     2.204    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X12Y90         LUT3 (Prop_lut3_I1_O)        0.043     2.247 r  mem_controller3/read_arbiter/data/level5_c1[7]_i_3/O
                         net (fo=4, routed)           0.297     2.545    mem_controller2/read_arbiter/data/excExpFracY_c0[5]
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.043     2.588 r  mem_controller2/read_arbiter/data/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.255     2.843    addf0/operator/DI[2]
    SLICE_X11Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     3.034 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.034    addf0/operator/ltOp_carry_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.083 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.083    addf0/operator/ltOp_carry__0_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.132 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.132    addf0/operator/ltOp_carry__1_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.181 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.181    addf0/operator/ltOp_carry__2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.308 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=88, routed)          0.394     3.702    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.130     3.832 r  mem_controller2/read_arbiter/data/i__carry_i_3/O
                         net (fo=1, routed)           0.181     4.013    addf0/operator/p_1_in[1]
    SLICE_X10Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.258 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.258    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     4.410 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.413     4.823    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X11Y95         LUT6 (Prop_lut6_I4_O)        0.121     4.944 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.179     5.123    addf0/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X11Y96         LUT4 (Prop_lut4_I0_O)        0.043     5.166 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.359     5.524    addf0/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1236, unset)         0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X8Y97          FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X8Y97          FDRE (Setup_fdre_C_R)       -0.271     3.876    addf0/operator/RightShifterComponent/level4_c1_reg[15]
  -------------------------------------------------------------------
                         required time                          3.876    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                 -1.648    




