--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tsinghua\Autumn2018\computer\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_scan
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
Ram1Data<0>  |    1.297(R)|    0.191(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<1>  |    1.487(R)|    0.046(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<2>  |    1.887(R)|   -0.274(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<3>  |    1.697(R)|   -0.122(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<4>  |    1.987(R)|   -0.361(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<5>  |    1.223(R)|    0.257(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<6>  |    2.025(R)|   -0.392(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<7>  |    2.087(R)|   -0.438(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<8>  |    2.023(R)|   -0.379(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<9>  |    3.090(R)|   -1.243(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<10> |    1.494(R)|    0.041(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<11> |    1.844(R)|   -0.242(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<12> |    1.777(R)|   -0.193(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<13> |    1.804(R)|   -0.207(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<14> |    2.427(R)|   -0.701(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<15> |    2.176(R)|   -0.503(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<0>  |    1.128(R)|    0.322(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<1>  |    1.987(R)|   -0.365(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<2>  |    1.341(R)|    0.180(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<3>  |    1.285(R)|    0.225(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<4>  |    1.269(R)|    0.235(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<5>  |    1.282(R)|    0.224(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<6>  |    2.099(R)|   -0.459(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<7>  |    1.007(R)|    0.438(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<8>  |    0.751(R)|    0.647(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<9>  |    0.701(R)|    0.687(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<10> |    1.003(R)|    0.450(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<11> |    0.668(R)|    0.718(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<12> |    1.543(R)|    0.012(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<13> |    1.018(R)|    0.432(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<14> |    1.188(R)|    0.299(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<15> |    1.051(R)|    0.408(R)|clk_scan_BUFGP    |   0.000|
flashData<0> |    1.741(R)|   -0.172(R)|clk_scan_BUFGP    |   0.000|
flashData<1> |    1.985(R)|   -0.367(R)|clk_scan_BUFGP    |   0.000|
flashData<2> |    0.823(R)|    0.573(R)|clk_scan_BUFGP    |   0.000|
flashData<3> |    1.601(R)|   -0.050(R)|clk_scan_BUFGP    |   0.000|
flashData<4> |    1.439(R)|    0.070(R)|clk_scan_BUFGP    |   0.000|
flashData<5> |    1.180(R)|    0.277(R)|clk_scan_BUFGP    |   0.000|
flashData<6> |    1.140(R)|    0.309(R)|clk_scan_BUFGP    |   0.000|
flashData<7> |    0.849(R)|    0.542(R)|clk_scan_BUFGP    |   0.000|
flashData<8> |    1.122(R)|    0.321(R)|clk_scan_BUFGP    |   0.000|
flashData<9> |    1.361(R)|    0.130(R)|clk_scan_BUFGP    |   0.000|
flashData<10>|    1.464(R)|    0.053(R)|clk_scan_BUFGP    |   0.000|
flashData<11>|    1.444(R)|    0.068(R)|clk_scan_BUFGP    |   0.000|
flashData<12>|    1.233(R)|    0.237(R)|clk_scan_BUFGP    |   0.000|
flashData<13>|    1.480(R)|    0.039(R)|clk_scan_BUFGP    |   0.000|
flashData<14>|    1.481(R)|    0.038(R)|clk_scan_BUFGP    |   0.000|
flashData<15>|    1.422(R)|    0.085(R)|clk_scan_BUFGP    |   0.000|
reset        |    8.468(R)|    0.194(R)|clk_scan_BUFGP    |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_scan to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
Ram1Addr<0>  |    9.473(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<1>  |    9.421(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<2>  |    9.284(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<3>  |    9.189(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<4>  |    8.748(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<5>  |    8.669(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<6>  |    8.919(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<7>  |    8.833(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<8>  |    7.875(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<9>  |    8.179(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<10> |    8.139(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<11> |    7.882(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<12> |    8.461(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<13> |    8.124(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<14> |    8.060(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<15> |    7.882(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<0>  |    8.055(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<1>  |    7.912(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<2>  |    7.918(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<3>  |    7.907(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<4>  |    8.282(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<5>  |    8.248(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<6>  |    8.299(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<7>  |    9.117(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<8>  |    8.298(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<9>  |    7.920(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<10> |    8.600(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<11> |    9.027(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<12> |    8.599(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<13> |    9.027(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<14> |    9.480(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<15> |    9.480(R)|clk_scan_BUFGP    |   0.000|
Ram1OE       |    8.576(R)|clk_scan_BUFGP    |   0.000|
Ram1WE       |    8.317(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<0>  |    9.598(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<1>  |    9.084(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<2>  |    8.574(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<3>  |    9.753(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<4>  |    9.144(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<5>  |    8.613(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<6>  |    9.032(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<7>  |    9.290(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<8>  |   10.047(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<9>  |    9.776(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<10> |    9.269(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<11> |   10.065(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<12> |   11.097(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<13> |    8.827(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<14> |    9.305(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<15> |    9.259(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<0>  |    9.569(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<1>  |   10.204(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<2>  |   10.423(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<3>  |   10.702(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<4>  |    9.849(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<5>  |   10.079(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<6>  |   10.647(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<7>  |    9.828(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<8>  |   10.680(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<9>  |   11.305(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<10> |    9.485(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<11> |    9.523(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<12> |   10.689(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<13> |   11.626(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<14> |    9.747(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<15> |   11.214(R)|clk_scan_BUFGP    |   0.000|
Ram2OE       |    9.150(R)|clk_scan_BUFGP    |   0.000|
Ram2WE       |    9.706(R)|clk_scan_BUFGP    |   0.000|
flashAddr<1> |    9.596(R)|clk_scan_BUFGP    |   0.000|
flashAddr<2> |    9.274(R)|clk_scan_BUFGP    |   0.000|
flashAddr<3> |    9.504(R)|clk_scan_BUFGP    |   0.000|
flashAddr<4> |    9.454(R)|clk_scan_BUFGP    |   0.000|
flashAddr<5> |    8.869(R)|clk_scan_BUFGP    |   0.000|
flashAddr<6> |    9.316(R)|clk_scan_BUFGP    |   0.000|
flashAddr<7> |    8.835(R)|clk_scan_BUFGP    |   0.000|
flashAddr<8> |    8.548(R)|clk_scan_BUFGP    |   0.000|
flashAddr<9> |    8.710(R)|clk_scan_BUFGP    |   0.000|
flashAddr<10>|    7.956(R)|clk_scan_BUFGP    |   0.000|
flashAddr<11>|    8.798(R)|clk_scan_BUFGP    |   0.000|
flashAddr<12>|    8.234(R)|clk_scan_BUFGP    |   0.000|
flashAddr<13>|    8.159(R)|clk_scan_BUFGP    |   0.000|
flashAddr<14>|    8.363(R)|clk_scan_BUFGP    |   0.000|
flashAddr<15>|    8.154(R)|clk_scan_BUFGP    |   0.000|
flashAddr<16>|    8.052(R)|clk_scan_BUFGP    |   0.000|
flashData<0> |    9.380(R)|clk_scan_BUFGP    |   0.000|
flashData<1> |   10.000(R)|clk_scan_BUFGP    |   0.000|
flashData<2> |   10.000(R)|clk_scan_BUFGP    |   0.000|
flashData<3> |    9.722(R)|clk_scan_BUFGP    |   0.000|
flashData<4> |   10.162(R)|clk_scan_BUFGP    |   0.000|
flashData<5> |   10.160(R)|clk_scan_BUFGP    |   0.000|
flashData<6> |    9.906(R)|clk_scan_BUFGP    |   0.000|
flashData<7> |    9.892(R)|clk_scan_BUFGP    |   0.000|
flashData<8> |    9.643(R)|clk_scan_BUFGP    |   0.000|
flashData<9> |    9.629(R)|clk_scan_BUFGP    |   0.000|
flashData<10>|   10.418(R)|clk_scan_BUFGP    |   0.000|
flashData<11>|   10.414(R)|clk_scan_BUFGP    |   0.000|
flashData<12>|   10.667(R)|clk_scan_BUFGP    |   0.000|
flashData<13>|   10.674(R)|clk_scan_BUFGP    |   0.000|
flashData<14>|   10.915(R)|clk_scan_BUFGP    |   0.000|
flashData<15>|   10.922(R)|clk_scan_BUFGP    |   0.000|
flashOE      |   11.218(R)|clk_scan_BUFGP    |   0.000|
led<0>       |    8.909(R)|clk_scan_BUFGP    |   0.000|
led<1>       |    9.753(R)|clk_scan_BUFGP    |   0.000|
led<2>       |    9.316(R)|clk_scan_BUFGP    |   0.000|
led<3>       |    9.794(R)|clk_scan_BUFGP    |   0.000|
led<4>       |    9.353(R)|clk_scan_BUFGP    |   0.000|
led<5>       |    9.638(R)|clk_scan_BUFGP    |   0.000|
led<6>       |    9.245(R)|clk_scan_BUFGP    |   0.000|
led<7>       |    9.095(R)|clk_scan_BUFGP    |   0.000|
led<8>       |    9.445(R)|clk_scan_BUFGP    |   0.000|
led<9>       |    9.038(R)|clk_scan_BUFGP    |   0.000|
led<10>      |    8.741(R)|clk_scan_BUFGP    |   0.000|
led<11>      |    8.445(R)|clk_scan_BUFGP    |   0.000|
led<12>      |    9.007(R)|clk_scan_BUFGP    |   0.000|
led<13>      |    8.800(R)|clk_scan_BUFGP    |   0.000|
led<14>      |    9.500(R)|clk_scan_BUFGP    |   0.000|
led<15>      |    8.569(R)|clk_scan_BUFGP    |   0.000|
started      |   13.659(R)|clk_scan_BUFGP    |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    8.954|
clk_scan       |         |         |    2.795|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_scan
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    8.065|         |         |
clk_scan       |    7.825|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 01 18:07:57 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4548 MB



