# compile verilog/system verilog design source files
verilog xil_defaultlib  "sim_time_synth.v"
verilog xil_defaultlib  "../../../../test_plus64.srcs/sim_1/new/sim.v"

# Do not sort compile order
nosort
