raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/matmul_4x4_systolic.v.out
raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/processing_element.v.out
raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/seq_mac.v.out
raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/systolic_pe_matrix.v.out
