[03/19 11:02:26     0s] 
[03/19 11:02:26     0s] Cadence Innovus(TM) Implementation System.
[03/19 11:02:26     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/19 11:02:26     0s] 
[03/19 11:02:26     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[03/19 11:02:26     0s] Options:	-common_ui 
[03/19 11:02:26     0s] Date:		Sun Mar 19 11:02:26 2023
[03/19 11:02:26     0s] Host:		pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[03/19 11:02:26     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/19 11:02:26     0s] 
[03/19 11:02:26     0s] License:
[03/19 11:02:26     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/19 11:02:26     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/19 11:02:44    11s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/19 11:02:44    11s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[03/19 11:02:44    11s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[03/19 11:02:44    11s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[03/19 11:02:44    11s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[03/19 11:02:44    11s] @(#)CDS: CPE v15.20-p002
[03/19 11:02:44    11s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[03/19 11:02:44    11s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[03/19 11:02:44    11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/19 11:02:44    11s] @(#)CDS: RCDB 11.6
[03/19 11:02:44    11s] --- Running on pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[03/19 11:02:44    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_49384_pgmicro02_matheus.almeida_Rgwmns.

[03/19 11:02:44    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_49384_pgmicro02_matheus.almeida_Rgwmns.
[03/19 11:02:44    11s] 
[03/19 11:02:45    12s] 
[03/19 11:02:45    12s] **INFO:  MMMC transition support version v31-84 
[03/19 11:02:45    12s] 
[03/19 11:02:47    13s] Loading fill procedures ...
[03/19 11:03:14    14s] [DEV]innovus 1> sourcr physical/1_init.tcl
[03/19 11:03:22    15s] invalid command name "sourcr"
[DEV]innovus 2> source physical/1_init.tcl
Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/19 11:03:28    16s] 
[03/19 11:03:28    16s] Threads Configured:8
[03/19 11:03:29    22s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
[03/19 11:03:29    22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[03/19 11:03:29    22s] Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
[03/19 11:03:29    22s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
[03/19 11:03:29    22s] Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
[03/19 11:03:29    23s] Library reading multithread flow ended.
[03/19 11:03:29    23s] 
[03/19 11:03:29    23s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[03/19 11:03:29    23s] 
[03/19 11:03:29    23s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[03/19 11:03:29    23s] Set DBUPerIGU to M2 pitch 630.
[03/19 11:03:29    23s] 
[03/19 11:03:29    23s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-200' for more detail.
[03/19 11:03:30    24s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/19 11:03:30    24s] To increase the message display limit, refer to the product command reference manual.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 11:03:30    24s] Type 'man IMPLF-201' for more detail.
[03/19 11:03:30    24s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/19 11:03:30    24s] To increase the message display limit, refer to the product command reference manual.
[03/19 11:03:30    24s] 
[03/19 11:03:30    24s] viaInitial starts at Sun Mar 19 11:03:30 2023
[03/19 11:03:30    24s] viaInitial ends at Sun Mar 19 11:03:30 2023
[03/19 11:03:30    24s] *** Begin netlist parsing (mem=612.5M) ***
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/19 11:03:30    24s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/19 11:03:30    24s] To increase the message display limit, refer to the product command reference manual.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 11:03:30    24s] Created 1225 new cells from 2 timing libraries.
[03/19 11:03:30    24s] Reading netlist ...
[03/19 11:03:30    24s] Backslashed names will retain backslash and a trailing blank character.
[03/19 11:03:30    24s] Reading verilog netlist 'innovus/minimips.v'
[03/19 11:03:30    24s] 
[03/19 11:03:30    24s] *** Memory Usage v#1 (Current mem = 612.457M, initial mem = 173.848M) ***
[03/19 11:03:30    24s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=612.5M) ***
[03/19 11:03:30    24s] Top level cell is minimips.
[03/19 11:03:31    24s] ** Removed 1 unused lib cells.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 11:03:31    25s] Type 'man IMPTS-282' for more detail.
[03/19 11:03:31    25s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[03/19 11:03:31    25s] To increase the message display limit, refer to the product command reference manual.
[03/19 11:03:31    25s] Hooked 1224 DB cells to tlib cells.
[03/19 11:03:31    25s] Starting recursive module instantiation check.
[03/19 11:03:31    25s] No recursion found.
[03/19 11:03:31    25s] Building hierarchical netlist for Cell minimips ...
[03/19 11:03:31    25s] *** Netlist is unique.
[03/19 11:03:31    25s] ** info: there are 1284 modules.
[03/19 11:03:31    25s] ** info: there are 10484 stdCell insts.
[03/19 11:03:31    25s] 
[03/19 11:03:31    25s] *** Memory Usage v#1 (Current mem = 640.957M, initial mem = 173.848M) ***
[03/19 11:03:31    25s] Set Default Net Delay as 1000 ps.
[03/19 11:03:31    25s] Set Default Net Load as 0.5 pF. 
[03/19 11:03:31    25s] Set Default Input Pin Transition as 0.1 ps.
[03/19 11:03:31    25s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/19 11:03:31    25s] Type 'man IMPFP-3961' for more detail.
[03/19 11:03:32    25s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/19 11:03:32    25s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[03/19 11:03:32    25s] Cap table was created using Encounter 07.10-s219_1.
[03/19 11:03:32    25s] Process name: xc018m6_typ.
[03/19 11:03:32    25s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/19 11:03:32    25s] Type 'man IMPEXT-2773' for more detail.
[03/19 11:03:32    25s] Importing multi-corner RC tables ... 
[03/19 11:03:32    25s] Summary of Active RC-Corners : 
[03/19 11:03:32    25s]  
[03/19 11:03:32    25s]  Analysis View: default_emulate_view
[03/19 11:03:32    25s]     RC-Corner Name        : default_emulate_rc_corner
[03/19 11:03:32    25s]     RC-Corner Index       : 0
[03/19 11:03:32    25s]     RC-Corner Temperature : 25 Celsius
[03/19 11:03:32    25s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[03/19 11:03:32    25s]     RC-Corner PreRoute Res Factor         : 1
[03/19 11:03:32    25s]     RC-Corner PreRoute Cap Factor         : 1
[03/19 11:03:32    25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 11:03:32    25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 11:03:32    25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 11:03:32    25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 11:03:32    25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 11:03:32    25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[03/19 11:03:32    25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[03/19 11:03:32    25s] *Info: initialize multi-corner CTS.
[03/19 11:03:32    25s] Reading timing constraints file 'innovus//minimips.default_emulate_constraint_mode.sdc' ...
[03/19 11:03:32    25s] Current (total cpu=0:00:25.3, real=0:01:06, peak res=329.5M, current mem=751.9M)
[03/19 11:03:32    25s] minimips
[03/19 11:03:32    25s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7263).
[03/19 11:03:32    25s] 
[03/19 11:03:32    25s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7264).
[03/19 11:03:32    25s] 
[03/19 11:03:32    25s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7265).
[03/19 11:03:32    25s] 
[03/19 11:03:32    26s] Number of path exceptions in the constraint file = 1
[03/19 11:03:32    26s] Number of paths exceptions after getting compressed = 1
[03/19 11:03:32    26s] INFO (CTE): Reading of timing constraints file innovus//minimips.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[03/19 11:03:32    26s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=347.7M, current mem=770.1M)
[03/19 11:03:32    26s] Current (total cpu=0:00:25.5, real=0:01:06, peak res=347.7M, current mem=770.1M)
[03/19 11:03:32    26s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[03/19 11:03:32    26s] Summary for sequential cells idenfication: 
[03/19 11:03:32    26s] Identified SBFF number: 128
[03/19 11:03:32    26s] Identified MBFF number: 0
[03/19 11:03:32    26s] Not identified SBFF number: 0
[03/19 11:03:32    26s] Not identified MBFF number: 0
[03/19 11:03:32    26s] Number of sequential cells which are not FFs: 106
[03/19 11:03:32    26s] 
[03/19 11:03:32    26s] Total number of combinational cells: 511
[03/19 11:03:32    26s] Total number of sequential cells: 234
[03/19 11:03:32    26s] Total number of tristate cells: 64
[03/19 11:03:32    26s] Total number of level shifter cells: 0
[03/19 11:03:32    26s] Total number of power gating cells: 0
[03/19 11:03:32    26s] Total number of isolation cells: 0
[03/19 11:03:32    26s] Total number of power switch cells: 0
[03/19 11:03:32    26s] Total number of pulse generator cells: 0
[03/19 11:03:32    26s] Total number of always on buffers: 0
[03/19 11:03:32    26s] Total number of retention cells: 0
[03/19 11:03:32    26s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[03/19 11:03:32    26s] Total number of usable buffers: 10
[03/19 11:03:32    26s] List of unusable buffers:
[03/19 11:03:32    26s] Total number of unusable buffers: 0
[03/19 11:03:32    26s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[03/19 11:03:32    26s] Total number of usable inverters: 13
[03/19 11:03:32    26s] List of unusable inverters:
[03/19 11:03:32    26s] Total number of unusable inverters: 0
[03/19 11:03:32    26s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[03/19 11:03:32    26s] Total number of identified usable delay cells: 14
[03/19 11:03:32    26s] List of identified unusable delay cells:
[03/19 11:03:32    26s] Total number of identified unusable delay cells: 0
[03/19 11:03:32    26s] *info: Added size_only attribute to 434 instances
[03/19 11:03:32    26s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15
[03/19 11:03:32    26s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.05
[03/19 11:03:32    26s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
[03/19 11:03:32    26s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
[03/19 11:03:32    26s] Adjusting core size to PlacementGrid : width :608.58 height : 605.12
[03/19 11:03:32    26s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/19 11:03:32    26s] [DEV]innovus 3> source physical/2_power_plan.tcl 
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[03/19 11:03:40    26s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[03/19 11:03:40    26s] 
[03/19 11:03:40    26s] The power planner created 8 wires.
[03/19 11:03:40    26s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 957.8M) ***
[03/19 11:03:40    27s] *** Begin SPECIAL ROUTE on Sun Mar 19 11:03:40 2023 ***
[03/19 11:03:40    27s] SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS/synthesis
[03/19 11:03:40    27s] SPECIAL ROUTE ran on machine: pgmicro02 (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 1.20Ghz)
[03/19 11:03:40    27s] 
[03/19 11:03:40    27s] Begin option processing ...
[03/19 11:03:40    27s] srouteConnectPowerBump set to false
[03/19 11:03:40    27s] routeSelectNet set to "gnd vdd"
[03/19 11:03:40    27s] routeSpecial set to true
[03/19 11:03:40    27s] srouteBlockPin set to "useLef"
[03/19 11:03:40    27s] srouteBottomLayerLimit set to 1
[03/19 11:03:40    27s] srouteBottomTargetLayerLimit set to 1
[03/19 11:03:40    27s] srouteConnectConverterPin set to false
[03/19 11:03:40    27s] srouteCrossoverViaBottomLayer set to 1
[03/19 11:03:40    27s] srouteCrossoverViaTopLayer set to 6
[03/19 11:03:40    27s] srouteFollowCorePinEnd set to 3
[03/19 11:03:40    27s] srouteJogControl set to "preferWithChanges differentLayer"
[03/19 11:03:40    27s] sroutePadPinAllPorts set to true
[03/19 11:03:40    27s] sroutePreserveExistingRoutes set to true
[03/19 11:03:40    27s] srouteRoutePowerBarPortOnBothDir set to true
[03/19 11:03:40    27s] srouteStopBlockPin set to "nearestTarget"
[03/19 11:03:40    27s] srouteTopLayerLimit set to 6
[03/19 11:03:40    27s] srouteTopTargetLayerLimit set to 6
[03/19 11:03:40    27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1573.00 megs.
[03/19 11:03:40    27s] 
[03/19 11:03:40    27s] Reading DB technology information...
[03/19 11:03:40    27s] Finished reading DB technology information.
[03/19 11:03:40    27s] Reading floorplan and netlist information...
[03/19 11:03:40    27s] Finished reading floorplan and netlist information.
[03/19 11:03:40    27s] Read in 12 layers, 6 routing layers, 1 overlap layer
[03/19 11:03:40    27s] Read in 825 macros, 154 used
[03/19 11:03:40    27s] Read in 146 components
[03/19 11:03:40    27s]   146 core components: 146 unplaced, 0 placed, 0 fixed
[03/19 11:03:40    27s] Read in 70 logical pins
[03/19 11:03:40    27s] Read in 70 nets
[03/19 11:03:40    27s] Read in 7 special nets, 2 routed
[03/19 11:03:40    27s] Read in 292 terminals
[03/19 11:03:40    27s] 2 nets selected.
[03/19 11:03:40    27s] 
[03/19 11:03:40    27s] Begin power routing ...
[03/19 11:03:40    27s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[03/19 11:03:40    27s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/19 11:03:40    27s] Type 'man IMPSR-1256' for more detail.
[03/19 11:03:40    27s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/19 11:03:40    27s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[03/19 11:03:40    27s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/19 11:03:40    27s] Type 'man IMPSR-1256' for more detail.
[03/19 11:03:40    27s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/19 11:03:40    27s] CPU time for FollowPin 0 seconds
[03/19 11:03:40    27s] CPU time for FollowPin 0 seconds
[03/19 11:03:40    27s]   Number of IO ports routed: 0
[03/19 11:03:40    27s]   Number of Block ports routed: 0
[03/19 11:03:40    27s]   Number of Stripe ports routed: 0
[03/19 11:03:40    27s]   Number of Core ports routed: 250
[03/19 11:03:40    27s]   Number of Pad ports routed: 0
[03/19 11:03:40    27s]   Number of Power Bump ports routed: 0
[03/19 11:03:40    27s]   Number of Followpin connections: 125
[03/19 11:03:40    27s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1585.00 megs.
[03/19 11:03:40    27s] 
[03/19 11:03:40    27s] 
[03/19 11:03:40    27s] 
[03/19 11:03:40    27s]  Begin updating DB with routing results ...
[03/19 11:03:40    27s]  Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
[03/19 11:03:40    27s] Pin and blockage extraction finished
[03/19 11:03:40    27s] 
[03/19 11:03:40    27s] 
[03/19 11:03:40    27s] sroute post-processing starts at Sun Mar 19 11:03:40 2023
[03/19 11:03:40    27s] The viaGen is rebuilding shadow vias for net gnd.
[03/19 11:03:40    27s] sroute post-processing ends at Sun Mar 19 11:03:40 2023
[03/19 11:03:40    27s] 
[03/19 11:03:40    27s] sroute post-processing starts at Sun Mar 19 11:03:40 2023
[03/19 11:03:40    27s] The viaGen is rebuilding shadow vias for net vdd.
[03/19 11:03:40    27s] sroute post-processing ends at Sun Mar 19 11:03:40 2023
[03/19 11:03:40    27s] sroute: Total CPU time used = 0:0:0
[03/19 11:03:40    27s] sroute: Total Real time used = 0:0:0
[03/19 11:03:40    27s] sroute: Total Memory used = 45.31 megs
[03/19 11:03:40    27s] sroute: Total Peak Memory used = 1001.08 megs
[03/19 11:03:40    27s] #spOpts: VtWidth no_cmu 
[03/19 11:03:41    27s] Core basic site is core
[03/19 11:03:41    27s] Estimated cell power/ground rail width = 0.915 um
[03/19 11:03:41    27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 11:03:41    27s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/19 11:03:41    27s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/19 11:03:41    27s] For 3844 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/19 11:03:41    27s] Inserted 3844 well-taps <FEED1> cells (prefix WELLTAP).
[03/19 11:03:41    27s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/19 11:03:41    27s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/19 11:03:41    27s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[03/19 11:03:41    27s] 
[03/19 11:03:41    27s] Starting stripe generation ...
[03/19 11:03:41    27s] Non-Default setAddStripeOption Settings :
[03/19 11:03:41    27s]   NONE
[03/19 11:03:41    27s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[03/19 11:03:41    27s] Stripe generation is complete; vias are now being generated.
[03/19 11:03:41    27s] The power planner created 27 wires.
[03/19 11:03:41    27s] *** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1002.1M) ***
[03/19 11:03:41    27s] [DEV]innovus 4> source physical/3_pin_clock.tcl 

[03/19 11:03:49    28s] *scInfo: scPctBadScanCell = 100.00%
[03/19 11:03:49    28s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/19 11:03:49    28s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/19 11:03:49    28s] *** Starting place_design default flow ***
[03/19 11:03:49    28s] **INFO: Enable pre-place timing setting for timing analysis
[03/19 11:03:49    28s] Set Using Default Delay Limit as 101.
[03/19 11:03:49    28s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/19 11:03:49    28s] Set Default Net Delay as 0 ps.
[03/19 11:03:49    28s] Set Default Net Load as 0 pF. 
[03/19 11:03:49    28s] **INFO: Analyzing IO path groups for slack adjustment
[03/19 11:03:49    28s] Multithreaded Timing Analysis is initialized with 8 threads
[03/19 11:03:49    28s] 
[03/19 11:03:50    29s] Effort level <high> specified for reg2reg_tmp.49384 path_group
[03/19 11:03:50    29s] #################################################################################
[03/19 11:03:50    29s] # Design Stage: PreRoute
[03/19 11:03:50    29s] # Design Name: minimips
[03/19 11:03:50    29s] # Design Mode: 90nm
[03/19 11:03:50    29s] # Analysis Mode: MMMC Non-OCV 
[03/19 11:03:50    29s] # Parasitics Mode: No SPEF/RCDB
[03/19 11:03:50    29s] # Signoff Settings: SI Off 
[03/19 11:03:50    29s] #################################################################################
[03/19 11:03:50    29s] Calculate delays in Single mode...
[03/19 11:03:50    29s] Topological Sorting (CPU = 0:00:00.0, MEM = 1122.1M, InitMEM = 1120.4M)
[03/19 11:03:50    29s] siFlow : Timing analysis mode is single, using late cdB files
[03/19 11:03:52    34s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 11:03:52    34s] End delay calculation. (MEM=1724.86 CPU=0:00:03.7 REAL=0:00:01.0)
[03/19 11:03:52    34s] *** CDM Built up (cpu=0:00:04.9  real=0:00:02.0  mem= 1724.9M) ***
[03/19 11:03:53    35s] *** Start delete_buffer_trees ***
[03/19 11:03:53    35s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 11:03:53    35s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 11:03:53    35s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 11:03:53    35s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 11:03:53    35s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 11:03:53    35s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 11:03:53    35s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 11:03:53    35s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 11:03:53    35s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 11:03:53    35s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 11:03:53    35s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 11:03:53    35s] Info: Detect buffers to remove automatically.
[03/19 11:03:53    35s] Analyzing netlist ...
[03/19 11:03:53    35s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/19 11:03:53    35s] Updating netlist
[03/19 11:03:53    35s] 
[03/19 11:03:53    36s] *summary: 133 instances (buffers/inverters) removed
[03/19 11:03:53    36s] *** Finish delete_buffer_trees (0:00:00.7) ***
[03/19 11:03:53    36s] **INFO: Disable pre-place timing setting for timing analysis
[03/19 11:03:53    36s] Set Using Default Delay Limit as 1000.
[03/19 11:03:53    36s] Set Default Net Delay as 1000 ps.
[03/19 11:03:53    36s] Set Default Net Load as 0.5 pF. 
[03/19 11:03:53    36s] Deleted 0 physical inst  (cell - / prefix -).
[03/19 11:03:53    36s] Did not delete 3844 physical insts as they were marked preplaced.
[03/19 11:03:53    36s] *** Starting "NanoPlace(TM) placement v#2 (mem=1716.8M)" ...
[03/19 11:03:54    36s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/19 11:03:54    36s] Type 'man IMPTS-403' for more detail.
[03/19 11:03:59    41s] *** Build Buffered Sizing Timing Model
[03/19 11:03:59    41s] (cpu=0:00:05.3 mem=1716.9M) ***
[03/19 11:04:00    42s] *** Build Virtual Sizing Timing Model
[03/19 11:04:00    42s] (cpu=0:00:06.4 mem=1717.1M) ***
[03/19 11:04:00    42s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/19 11:04:00    42s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/19 11:04:00    42s] Define the scan chains before using this option.
[03/19 11:04:00    42s] Type 'man IMPSP-9042' for more detail.
[03/19 11:04:00    42s] #std cell=14230 (3844 fixed + 10386 movable) #block=0 (0 floating + 0 preplaced)
[03/19 11:04:00    42s] #ioInst=0 #net=11502 #term=41028 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
[03/19 11:04:00    42s] stdCell: 14230 single + 0 double + 0 multi
[03/19 11:04:00    42s] Total standard cell length = 58.6536 (mm), area = 0.2862 (mm^2)
[03/19 11:04:00    42s] Core basic site is core
[03/19 11:04:00    42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 11:04:00    42s] Apply auto density screen in pre-place stage.
[03/19 11:04:00    42s] Auto density screen increases utilization from 0.980 to 0.986
[03/19 11:04:00    42s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1717.1M
[03/19 11:04:00    42s] Average module density = 0.986.
[03/19 11:04:00    42s] Density for the design = 0.986.
[03/19 11:04:00    42s]        = stdcell_area 89257 sites (274412 um^2) / alloc_area 90498 sites (278228 um^2).
[03/19 11:04:00    42s] Pin Density = 0.3425.
[03/19 11:04:00    42s]             = total # of pins 41028 / total area 119784.
[03/19 11:04:00    42s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[03/19 11:04:00    42s] === lastAutoLevel = 8 
[03/19 11:04:00    42s] Found multi-fanin net ram_data[31]
[03/19 11:04:00    42s] Found multi-fanin net ram_data[30]
[03/19 11:04:00    42s] Found multi-fanin net ram_data[29]
[03/19 11:04:00    42s] Found multi-fanin net ram_data[28]
[03/19 11:04:00    42s] Found multi-fanin net ram_data[27]
[03/19 11:04:00    42s] Found multi-fanin net ram_data[26]
[03/19 11:04:00    42s] Found multi-fanin net ram_data[25]
[03/19 11:04:00    42s] Found multi-fanin net ram_data[24]
[03/19 11:04:00    42s] Found multi-fanin net ram_data[23]
[03/19 11:04:00    42s] Found multi-fanin net ram_data[22]
[03/19 11:04:00    42s] ......
[03/19 11:04:00    42s] Found 32 (out of 11502) multi-fanin nets.
[03/19 11:04:03    46s] Clock gating cells determined by native netlist tracing.
[03/19 11:04:03    46s] Effort level <high> specified for reg2reg path_group
[03/19 11:04:03    47s] Effort level <high> specified for reg2cgate path_group
[03/19 11:04:05    48s] Iteration  1: Total net bbox = 4.463e-09 (2.39e-09 2.07e-09)
[03/19 11:04:05    48s]               Est.  stn bbox = 4.890e-09 (2.61e-09 2.28e-09)
[03/19 11:04:05    48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1781.3M
[03/19 11:04:05    48s] Iteration  2: Total net bbox = 4.463e-09 (2.39e-09 2.07e-09)
[03/19 11:04:05    48s]               Est.  stn bbox = 4.890e-09 (2.61e-09 2.28e-09)
[03/19 11:04:05    48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1781.3M
[03/19 11:04:05    49s] Iteration  3: Total net bbox = 5.780e+02 (2.67e+02 3.11e+02)
[03/19 11:04:05    49s]               Est.  stn bbox = 8.638e+02 (3.70e+02 4.94e+02)
[03/19 11:04:05    49s]               cpu = 0:00:00.9 real = 0:00:00.0 mem = 1781.3M
[03/19 11:04:05    49s] Total number of setup views is 1.
[03/19 11:04:05    49s] Total number of active setup views is 1.
[03/19 11:04:07    58s] Iteration  4: Total net bbox = 2.921e+05 (1.13e+05 1.79e+05)
[03/19 11:04:07    58s]               Est.  stn bbox = 4.002e+05 (1.60e+05 2.40e+05)
[03/19 11:04:07    58s]               cpu = 0:00:09.0 real = 0:00:02.0 mem = 1781.3M
[03/19 11:04:09    67s] Iteration  5: Total net bbox = 3.648e+05 (1.49e+05 2.16e+05)
[03/19 11:04:09    67s]               Est.  stn bbox = 5.245e+05 (2.21e+05 3.04e+05)
[03/19 11:04:09    67s]               cpu = 0:00:09.1 real = 0:00:02.0 mem = 1781.3M
[03/19 11:04:12    80s] Iteration  6: Total net bbox = 4.280e+05 (1.85e+05 2.43e+05)
[03/19 11:04:12    80s]               Est.  stn bbox = 6.034e+05 (2.68e+05 3.35e+05)
[03/19 11:04:12    80s]               cpu = 0:00:12.7 real = 0:00:03.0 mem = 1813.3M
[03/19 11:04:12    80s] 
[03/19 11:04:12    80s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/19 11:04:12    80s] enableMT= 3 (onDemand)
[03/19 11:04:12    80s] useHNameCompare= 3 (lazy mode)
[03/19 11:04:12    80s] doMTMainInit= 1
[03/19 11:04:12    80s] doMTFlushLazyWireDelete= 1
[03/19 11:04:12    80s] useFastLRoute= 0
[03/19 11:04:12    80s] useFastCRoute= 1
[03/19 11:04:12    80s] doMTNetInitAdjWires= 1
[03/19 11:04:12    80s] wireMPoolNoThreadCheck= 1
[03/19 11:04:12    80s] allMPoolNoThreadCheck= 1
[03/19 11:04:12    80s] doNotUseMPoolInCRoute= 1
[03/19 11:04:12    80s] doMTSprFixZeroViaCodes= 1
[03/19 11:04:12    80s] doMTDtrRoute1CleanupA= 1
[03/19 11:04:12    80s] doMTDtrRoute1CleanupB= 1
[03/19 11:04:12    80s] doMTWireLenCalc= 0
[03/19 11:04:12    80s] doSkipQALenRecalc= 1
[03/19 11:04:12    80s] doMTMainCleanup= 1
[03/19 11:04:12    80s] doMTMoveCellTermsToMSLayer= 1
[03/19 11:04:12    80s] doMTConvertWiresToNewViaCode= 1
[03/19 11:04:12    80s] doMTRemoveAntenna= 1
[03/19 11:04:12    80s] doMTCheckConnectivity= 1
[03/19 11:04:12    80s] enableRuntimeLog= 0
[03/19 11:04:12    80s] Congestion driven padding in post-place stage.
[03/19 11:04:12    80s] Congestion driven padding increases utilization from 1.030 to 1.030
[03/19 11:04:12    80s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1813.3M
[03/19 11:04:13    83s] Iteration  7: Total net bbox = 4.437e+05 (1.99e+05 2.45e+05)
[03/19 11:04:13    83s]               Est.  stn bbox = 6.192e+05 (2.82e+05 3.37e+05)
[03/19 11:04:13    83s]               cpu = 0:00:02.9 real = 0:00:01.0 mem = 1813.3M
[03/19 11:04:16    87s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 11:04:19    92s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 11:04:19    92s] Iteration  8: Total net bbox = 4.437e+05 (1.99e+05 2.45e+05)
[03/19 11:04:19    92s]               Est.  stn bbox = 6.192e+05 (2.82e+05 3.37e+05)
[03/19 11:04:19    92s]               cpu = 0:00:08.8 real = 0:00:06.0 mem = 1813.3M
[03/19 11:04:21   102s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/19 11:04:21   102s] Congestion driven padding in post-place stage.
[03/19 11:04:21   102s] Congestion driven padding increases utilization from 1.030 to 1.030
[03/19 11:04:21   102s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1813.3M
[03/19 11:04:22   104s] Iteration  9: Total net bbox = 4.512e+05 (2.05e+05 2.46e+05)
[03/19 11:04:22   104s]               Est.  stn bbox = 6.272e+05 (2.91e+05 3.36e+05)
[03/19 11:04:22   104s]               cpu = 0:00:12.4 real = 0:00:03.0 mem = 1813.3M
[03/19 11:04:25   108s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 11:04:28   113s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 11:04:28   113s] Iteration 10: Total net bbox = 4.512e+05 (2.05e+05 2.46e+05)
[03/19 11:04:28   113s]               Est.  stn bbox = 6.272e+05 (2.91e+05 3.36e+05)
[03/19 11:04:28   113s]               cpu = 0:00:09.2 real = 0:00:06.0 mem = 1813.3M
[03/19 11:04:33   138s] Iteration 11: Total net bbox = 4.694e+05 (2.14e+05 2.55e+05)
[03/19 11:04:33   138s]               Est.  stn bbox = 6.436e+05 (2.99e+05 3.45e+05)
[03/19 11:04:33   138s]               cpu = 0:00:25.2 real = 0:00:05.0 mem = 1813.3M
[03/19 11:04:33   138s] Iteration 12: Total net bbox = 4.694e+05 (2.14e+05 2.55e+05)
[03/19 11:04:33   138s]               Est.  stn bbox = 6.436e+05 (2.99e+05 3.45e+05)
[03/19 11:04:33   138s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1813.3M
[03/19 11:04:33   138s] *** cost = 4.694e+05 (2.14e+05 2.55e+05) (cpu for global=0:01:32) real=0:00:30.0***
[03/19 11:04:33   138s] Placement multithread real runtime: 0:00:30.0 with 8 threads.
[03/19 11:04:33   138s] Info: 41 clock gating cells identified, 41 (on average) moved
[03/19 11:04:34   139s] minimips
[03/19 11:04:34   139s] Core Placement runtime cpu: 0:01:12 real: 0:00:17.0
[03/19 11:04:34   139s] #spOpts: mergeVia=F 
[03/19 11:04:34   139s] Core basic site is core
[03/19 11:04:34   139s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 11:04:35   140s] *** Starting refinePlace (0:02:19 mem=1412.8M) ***
[03/19 11:04:35   140s] Total net length = 4.696e+05 (2.141e+05 2.555e+05) (ext = 7.041e+03)
[03/19 11:04:35   140s] # spcSbClkGt: 41
[03/19 11:04:35   140s] Starting refinePlace ...
[03/19 11:04:35   140s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:04:35   140s] default core: bins with density >  0.75 =   68 % ( 115 / 169 )
[03/19 11:04:35   140s] Density distribution unevenness ratio = 3.758%
[03/19 11:04:35   140s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 11:04:35   140s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1431.9MB) @(0:02:19 - 0:02:20).
[03/19 11:04:35   140s] Move report: preRPlace moves 10386 insts, mean move: 4.93 um, max move: 75.39 um
[03/19 11:04:35   140s] 	Max move on inst (U7_banc_registres_reg[15][8]): (326.95, 13.21) --> (401.94, 12.81)
[03/19 11:04:35   140s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[03/19 11:04:35   140s] wireLenOptFixPriorityInst 0 inst fixed
[03/19 11:04:35   140s] tweakage running in 8 threads.
[03/19 11:04:35   140s] Placement tweakage begins.
[03/19 11:04:35   140s] wire length = 6.575e+05
[03/19 11:04:37   142s] wire length = 6.119e+05
[03/19 11:04:37   142s] Placement tweakage ends.
[03/19 11:04:37   142s] Move report: tweak moves 4125 insts, mean move: 9.86 um, max move: 59.68 um
[03/19 11:04:37   142s] 	Max move on inst (U4_ex_U1_alu_mul_138_45/g37002): (480.06, 129.93) --> (444.78, 154.33)
[03/19 11:04:37   142s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:02.0, mem=1431.9MB) @(0:02:20 - 0:02:22).
[03/19 11:04:37   142s] Move report: legalization moves 3931 insts, mean move: 5.16 um, max move: 24.40 um
[03/19 11:04:37   142s] 	Max move on inst (U7_banc_g6019): (164.43, 173.85) --> (164.43, 149.45)
[03/19 11:04:37   142s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1431.9MB) @(0:02:22 - 0:02:22).
[03/19 11:04:37   142s] Move report: Detail placement moves 10386 insts, mean move: 7.87 um, max move: 75.39 um
[03/19 11:04:37   142s] 	Max move on inst (U7_banc_registres_reg[15][8]): (326.95, 13.21) --> (401.94, 12.81)
[03/19 11:04:37   142s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 1431.9MB
[03/19 11:04:37   142s] Statistics of distance of Instance movement in refine placement:
[03/19 11:04:37   142s]   maximum (X+Y) =        75.39 um
[03/19 11:04:37   142s]   inst (U7_banc_registres_reg[15][8]) with max move: (326.949, 13.207) -> (401.94, 12.81)
[03/19 11:04:37   142s]   mean    (X+Y) =         7.87 um
[03/19 11:04:37   142s] Total instances flipped for WireLenOpt: 2001
[03/19 11:04:37   142s] Total instances moved : 10386
[03/19 11:04:37   142s] Summary Report:
[03/19 11:04:37   142s] Instances move: 10386 (out of 10386 movable)
[03/19 11:04:37   142s] Mean displacement: 7.87 um
[03/19 11:04:37   142s] Max displacement: 75.39 um (Instance: U7_banc_registres_reg[15][8]) (326.949, 13.207) -> (401.94, 12.81)
[03/19 11:04:37   142s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[03/19 11:04:37   142s] Total net length = 4.720e+05 (2.149e+05 2.571e+05) (ext = 7.033e+03)
[03/19 11:04:37   142s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:02.0, mem=1431.9MB) @(0:02:19 - 0:02:22).
[03/19 11:04:37   142s] Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 1431.9MB
[03/19 11:04:37   142s] *** Finished refinePlace (0:02:22 mem=1431.9M) ***
[03/19 11:04:37   142s] Total net length = 4.868e+05 (2.221e+05 2.647e+05) (ext = 7.053e+03)
[03/19 11:04:37   142s] *** End of Placement (cpu=0:01:47, real=0:00:44.0, mem=1431.9M) ***
[03/19 11:04:37   142s] #spOpts: mergeVia=F 
[03/19 11:04:37   143s] Core basic site is core
[03/19 11:04:37   143s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 11:04:37   143s] default core: bins with density >  0.75 =   68 % ( 115 / 169 )
[03/19 11:04:37   143s] Density distribution unevenness ratio = 3.852%
[03/19 11:04:37   143s] *** Free Virtual Timing Model ...(mem=1431.9M)
[03/19 11:04:37   143s] Starting IO pin assignment...
[03/19 11:04:37   143s] The design is not routed. Using flight-line based method for pin assignment.
[03/19 11:04:37   143s] Completed IO pin assignment.
[03/19 11:04:37   143s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 11:04:37   143s] UM:                                                                   final
[03/19 11:04:37   143s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 11:04:37   143s] UM:                                                                   global_place
[03/19 11:04:37   143s] congRepair running 8 threads
[03/19 11:04:37   143s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/19 11:04:37   143s] Starting congestion repair ...
[03/19 11:04:37   143s] (I)       Reading DB...
[03/19 11:04:37   143s] (I)       congestionReportName   : 
[03/19 11:04:37   143s] [NR-eagl] buildTerm2TermWires    : 1
[03/19 11:04:37   143s] [NR-eagl] doTrackAssignment      : 1
[03/19 11:04:37   143s] (I)       dumpBookshelfFiles     : 0
[03/19 11:04:37   143s] [NR-eagl] numThreads             : 1
[03/19 11:04:37   143s] [NR-eagl] honorMsvRouteConstraint: false
[03/19 11:04:37   143s] (I)       honorPin               : false
[03/19 11:04:37   143s] (I)       honorPinGuide          : true
[03/19 11:04:37   143s] (I)       honorPartition         : false
[03/19 11:04:37   143s] (I)       allowPartitionCrossover: false
[03/19 11:04:37   143s] (I)       honorSingleEntry       : true
[03/19 11:04:37   143s] (I)       honorSingleEntryStrong : true
[03/19 11:04:37   143s] (I)       handleViaSpacingRule   : false
[03/19 11:04:37   143s] (I)       PDConstraint           : none
[03/19 11:04:37   143s] [NR-eagl] honorClockSpecNDR      : 0
[03/19 11:04:37   143s] (I)       routingEffortLevel     : 3
[03/19 11:04:37   143s] [NR-eagl] minRouteLayer          : 2
[03/19 11:04:37   143s] [NR-eagl] maxRouteLayer          : 2147483647
[03/19 11:04:37   143s] (I)       numRowsPerGCell        : 1
[03/19 11:04:37   143s] (I)       speedUpLargeDesign     : 0
[03/19 11:04:37   143s] (I)       speedUpBlkViolationClean: 0
[03/19 11:04:37   143s] (I)       autoGCellMerging       : 1
[03/19 11:04:37   143s] (I)       multiThreadingTA       : 0
[03/19 11:04:37   143s] (I)       punchThroughDistance   : -1
[03/19 11:04:37   143s] (I)       blockedPinEscape       : 0
[03/19 11:04:37   143s] (I)       blkAwareLayerSwitching : 0
[03/19 11:04:37   143s] (I)       betterClockWireModeling: 0
[03/19 11:04:37   143s] (I)       scenicBound            : 1.15
[03/19 11:04:37   143s] (I)       maxScenicToAvoidBlk    : 100.00
[03/19 11:04:37   143s] (I)       source-to-sink ratio   : 0.00
[03/19 11:04:37   143s] (I)       targetCongestionRatio  : 1.00
[03/19 11:04:37   143s] (I)       layerCongestionRatio   : 0.70
[03/19 11:04:37   143s] (I)       m1CongestionRatio      : 0.10
[03/19 11:04:37   143s] (I)       m2m3CongestionRatio    : 0.70
[03/19 11:04:37   143s] (I)       pinAccessEffort        : 0.10
[03/19 11:04:37   143s] (I)       localRouteEffort       : 1.00
[03/19 11:04:37   143s] (I)       numSitesBlockedByOneVia: 8.00
[03/19 11:04:37   143s] (I)       supplyScaleFactorH     : 1.00
[03/19 11:04:37   143s] (I)       supplyScaleFactorV     : 1.00
[03/19 11:04:37   143s] (I)       highlight3DOverflowFactor: 0.00
[03/19 11:04:37   143s] (I)       skipTrackCommand             : 
[03/19 11:04:37   143s] (I)       readTROption           : true
[03/19 11:04:37   143s] (I)       extraSpacingBothSide   : false
[03/19 11:04:37   143s] [NR-eagl] numTracksPerClockWire  : 0
[03/19 11:04:37   143s] (I)       routeSelectedNetsOnly  : false
[03/19 11:04:37   143s] (I)       before initializing RouteDB syMemory usage = 1431.9 MB
[03/19 11:04:37   143s] (I)       starting read tracks
[03/19 11:04:37   143s] (I)       build grid graph
[03/19 11:04:37   143s] (I)       build grid graph start
[03/19 11:04:37   143s] (I)       build grid graph end
[03/19 11:04:37   143s] [NR-eagl] Layer1 has no routable track
[03/19 11:04:37   143s] [NR-eagl] Layer2 has single uniform track structure
[03/19 11:04:37   143s] [NR-eagl] Layer3 has single uniform track structure
[03/19 11:04:37   143s] [NR-eagl] Layer4 has single uniform track structure
[03/19 11:04:37   143s] [NR-eagl] Layer5 has single uniform track structure
[03/19 11:04:37   143s] [NR-eagl] Layer6 has single uniform track structure
[03/19 11:04:37   143s] (I)       Layer1   numNetMinLayer=11502
[03/19 11:04:37   143s] (I)       Layer2   numNetMinLayer=0
[03/19 11:04:37   143s] (I)       Layer3   numNetMinLayer=0
[03/19 11:04:37   143s] (I)       Layer4   numNetMinLayer=0
[03/19 11:04:37   143s] (I)       Layer5   numNetMinLayer=0
[03/19 11:04:37   143s] (I)       Layer6   numNetMinLayer=0
[03/19 11:04:37   143s] [NR-eagl] numViaLayers=5
[03/19 11:04:37   143s] (I)       end build via table
[03/19 11:04:37   143s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2565 numBumpBlks=0 numBoundaryFakeBlks=0
[03/19 11:04:37   143s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/19 11:04:37   143s] (I)       num ignored nets =0
[03/19 11:04:37   143s] (I)       readDataFromPlaceDB
[03/19 11:04:37   143s] (I)       Read net information..
[03/19 11:04:37   143s] [NR-eagl] Read numTotalNets=11502  numIgnoredNets=0
[03/19 11:04:37   143s] (I)       Read testcase time = 0.000 seconds
[03/19 11:04:37   143s] 
[03/19 11:04:37   143s] (I)       totalGlobalPin=39468, totalPins=41028
[03/19 11:04:37   143s] (I)       Model blockage into capacity
[03/19 11:04:37   143s] (I)       Read numBlocks=2565  numPreroutedWires=0  numCapScreens=0
[03/19 11:04:37   143s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/19 11:04:37   143s] (I)       blocked area on Layer2 : 1958400000  (0.52%)
[03/19 11:04:37   143s] (I)       blocked area on Layer3 : 13440956000  (3.58%)
[03/19 11:04:37   143s] (I)       blocked area on Layer4 : 3667712000  (0.98%)
[03/19 11:04:37   143s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/19 11:04:37   143s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/19 11:04:37   143s] (I)       Modeling time = 0.000 seconds
[03/19 11:04:37   143s] 
[03/19 11:04:37   143s] [NR-eagl] There are 42 clock nets ( 0 with NDR ).
[03/19 11:04:37   143s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1431.9 MB
[03/19 11:04:37   143s] (I)       Layer1  viaCost=200.00
[03/19 11:04:37   143s] (I)       Layer2  viaCost=100.00
[03/19 11:04:37   143s] (I)       Layer3  viaCost=100.00
[03/19 11:04:37   143s] (I)       Layer4  viaCost=100.00
[03/19 11:04:37   143s] (I)       Layer5  viaCost=200.00
[03/19 11:04:37   143s] (I)       ---------------------Grid Graph Info--------------------
[03/19 11:04:37   143s] (I)       routing area        :  (0, 0) - (614880, 611220)
[03/19 11:04:37   143s] (I)       core area           :  (3150, 3050) - (611730, 608170)
[03/19 11:04:37   143s] (I)       Site Width          :   630  (dbu)
[03/19 11:04:37   143s] (I)       Row Height          :  4880  (dbu)
[03/19 11:04:37   143s] (I)       GCell Width         :  4880  (dbu)
[03/19 11:04:37   143s] (I)       GCell Height        :  4880  (dbu)
[03/19 11:04:37   143s] (I)       grid                :   126   125     6
[03/19 11:04:37   143s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/19 11:04:37   143s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/19 11:04:37   143s] (I)       Default wire width  :   230   280   280   280   280   440
[03/19 11:04:37   143s] (I)       Default wire space  :   230   280   280   280   280   460
[03/19 11:04:37   143s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/19 11:04:37   143s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/19 11:04:37   143s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/19 11:04:37   143s] (I)       Total num of tracks :     0   976  1001   976  1001   488
[03/19 11:04:37   143s] (I)       Num of masks        :     1     1     1     1     1     1
[03/19 11:04:37   143s] (I)       --------------------------------------------------------
[03/19 11:04:37   143s] 
[03/19 11:04:37   143s] (I)       After initializing earlyGlobalRoute syMemory usage = 1431.9 MB
[03/19 11:04:37   143s] (I)       Loading and dumping file time : 0.12 seconds
[03/19 11:04:37   143s] (I)       ============= Initialization =============
[03/19 11:04:37   143s] [NR-eagl] EstWL : 125077
[03/19 11:04:37   143s] 
[03/19 11:04:37   143s] (I)       total 2D Cap : 548155 = (246176 H, 301979 V)
[03/19 11:04:37   143s] (I)       botLay=Layer1  topLay=Layer6  numSeg=28225
[03/19 11:04:37   143s] (I)       ============  Phase 1a Route ============
[03/19 11:04:37   143s] (I)       Phase 1a runs 0.04 seconds
[03/19 11:04:37   143s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/19 11:04:37   143s] [NR-eagl] Usage: 125075 = (60142 H, 64933 V) = (24.43% H, 26.38% V) = (2.935e+05um H, 3.169e+05um V)
[03/19 11:04:37   143s] [NR-eagl] 
[03/19 11:04:37   143s] (I)       ============  Phase 1b Route ============
[03/19 11:04:37   143s] (I)       Phase 1b runs 0.00 seconds
[03/19 11:04:37   143s] [NR-eagl] Usage: 125122 = (60151 H, 64971 V) = (24.43% H, 26.39% V) = (2.935e+05um H, 3.171e+05um V)
[03/19 11:04:37   143s] [NR-eagl] 
[03/19 11:04:37   143s] (I)       ============  Phase 1c Route ============
[03/19 11:04:37   143s] [NR-eagl] earlyGlobalRoute overflow: 0.04% H + 0.07% V
[03/19 11:04:37   143s] 
[03/19 11:04:37   143s] (I)       Level2 Grid: 26 x 25
[03/19 11:04:37   143s] (I)       Phase 1c runs 0.01 seconds
[03/19 11:04:37   143s] [NR-eagl] Usage: 125122 = (60151 H, 64971 V) = (24.43% H, 26.39% V) = (2.935e+05um H, 3.171e+05um V)
[03/19 11:04:37   143s] [NR-eagl] 
[03/19 11:04:37   143s] (I)       ============  Phase 1d Route ============
[03/19 11:04:37   143s] (I)       Phase 1d runs 0.00 seconds
[03/19 11:04:37   143s] [NR-eagl] Usage: 125131 = (60156 H, 64975 V) = (24.44% H, 26.39% V) = (2.936e+05um H, 3.171e+05um V)
[03/19 11:04:37   143s] [NR-eagl] 
[03/19 11:04:37   143s] (I)       ============  Phase 1e Route ============
[03/19 11:04:37   143s] (I)       Phase 1e runs 0.00 seconds
[03/19 11:04:37   143s] [NR-eagl] Usage: 125131 = (60156 H, 64975 V) = (24.44% H, 26.39% V) = (2.936e+05um H, 3.171e+05um V)
[03/19 11:04:37   143s] [NR-eagl] 
[03/19 11:04:37   143s] (I)       ============  Phase 1l Route ============
[03/19 11:04:37   143s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.06% V
[03/19 11:04:37   143s] 
[03/19 11:04:37   143s] (I)       dpBasedLA: time=0.03  totalOF=2140800  totalVia=90803  totalWL=125113  total(Via+WL)=215916 
[03/19 11:04:37   143s] (I)       Total Global Routing Runtime: 0.14 seconds
[03/19 11:04:37   143s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.05% V
[03/19 11:04:37   143s] [NR-eagl] Overflow after earlyGlobalRoute 0.06% H + 0.05% V
[03/19 11:04:37   143s] 
[03/19 11:04:37   143s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/19 11:04:37   143s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/19 11:04:37   143s] 
[03/19 11:04:37   143s] ** np local hotspot detection info verbose **
[03/19 11:04:37   143s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/19 11:04:37   143s] 
[03/19 11:04:37   143s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/19 11:04:37   143s] Skipped repairing congestion.
[03/19 11:04:37   143s] (I)       ============= track Assignment ============
[03/19 11:04:37   143s] (I)       extract Global 3D Wires
[03/19 11:04:37   143s] (I)       Extract Global WL : time=0.01
[03/19 11:04:37   143s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/19 11:04:37   143s] (I)       track assignment initialization runtime=2278 millisecond
[03/19 11:04:37   143s] (I)       #threads=1 for track assignment
[03/19 11:04:38   143s] (I)       track assignment kernel runtime=224367 millisecond
[03/19 11:04:38   143s] (I)       End Greedy Track Assignment
[03/19 11:04:38   143s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 40958
[03/19 11:04:38   143s] [NR-eagl] Layer2(MET2)(V) length: 1.560978e+05um, number of vias: 53380
[03/19 11:04:38   143s] [NR-eagl] Layer3(MET3)(H) length: 2.005916e+05um, number of vias: 11314
[03/19 11:04:38   143s] [NR-eagl] Layer4(MET4)(V) length: 1.481521e+05um, number of vias: 6252
[03/19 11:04:38   143s] [NR-eagl] Layer5(MET5)(H) length: 1.014031e+05um, number of vias: 670
[03/19 11:04:38   143s] [NR-eagl] Layer6(METTP)(V) length: 2.652828e+04um, number of vias: 0
[03/19 11:04:38   143s] [NR-eagl] Total length: 6.327729e+05um, number of vias: 112574
[03/19 11:04:38   143s] End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
[03/19 11:04:38   143s] *** Finishing place_design default flow ***
[03/19 11:04:38   143s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/19 11:04:38   143s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/19 11:04:38   143s] ***** Total cpu  0:1:55
[03/19 11:04:38   143s] ***** Total real time  0:0:49
[03/19 11:04:38   143s] **place_design ... cpu = 0: 1:55, real = 0: 0:49, mem = 1358.1M **
[03/19 11:04:38   143s] 
[03/19 11:04:38   143s] *** Summary of all messages that are not suppressed in this session:
[03/19 11:04:38   143s] Severity  ID               Count  Summary                                  
[03/19 11:04:38   143s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/19 11:04:38   143s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/19 11:04:38   143s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/19 11:04:38   143s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/19 11:04:38   143s] *** Message Summary: 3 warning(s), 2 error(s)
[03/19 11:04:38   143s] 
[03/19 11:04:38   144s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 11:04:38   144s] UM:                                                                   final
[03/19 11:04:38   144s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/19 11:04:38   144s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 11:04:38   144s] UM:        117.84             66                                      place_design
[03/19 11:04:38   144s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/19 11:04:38   144s] Successfully spread [19] pins.
[03/19 11:04:38   144s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1358.1M).
[03/19 11:04:38   144s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/19 11:04:38   144s] Successfully spread [17] pins.
[03/19 11:04:38   144s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1358.1M).
[03/19 11:04:38   144s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/19 11:04:38   144s] Successfully spread [18] pins.
[03/19 11:04:38   144s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1358.1M).
[03/19 11:04:38   144s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/19 11:04:38   144s] Successfully spread [16] pins.
[03/19 11:04:38   144s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1358.1M).
[03/19 11:04:38   144s] [DEV]innovus 5> [03/19 11:05:54   146s] #spOpts: mergeVia=F 
[03/19 11:05:54   146s] Core basic site is core
[03/19 11:05:54   146s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 11:05:54   146s] #spOpts: mergeVia=F 
[03/19 11:05:54   146s] Info: 8 threads available for lower-level modules during optimization.
[03/19 11:05:57   150s] Summary for sequential cells idenfication: 
[03/19 11:05:57   150s] Identified SBFF number: 128
[03/19 11:05:57   150s] Identified MBFF number: 0
[03/19 11:05:57   150s] Not identified SBFF number: 0
[03/19 11:05:57   150s] Not identified MBFF number: 0
[03/19 11:05:57   150s] Number of sequential cells which are not FFs: 106
[03/19 11:05:57   150s] 
[03/19 11:05:57   150s] Using hname+ instead name for net compare
[03/19 11:05:57   150s] Activating lazyNetListOrdering
[03/19 11:05:57   150s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/19 11:05:58   151s] Topological Sorting (CPU = 0:00:00.0, MEM = 1514.6M, InitMEM = 1514.6M)
[03/19 11:05:59   156s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 11:05:59   157s] PhyDesignGrid: maxLocalDensity 0.98
[03/19 11:05:59   157s] #spOpts: mergeVia=F 
[03/19 11:06:00   157s] PhyDesignGrid: maxLocalDensity 0.98
[03/19 11:06:00   157s] #spOpts: mergeVia=F 
[03/19 11:06:00   157s] Summary for sequential cells idenfication: 
[03/19 11:06:00   157s] Identified SBFF number: 128
[03/19 11:06:00   157s] Identified MBFF number: 0
[03/19 11:06:00   157s] Not identified SBFF number: 0
[03/19 11:06:00   157s] Not identified MBFF number: 0
[03/19 11:06:00   157s] Number of sequential cells which are not FFs: 106
[03/19 11:06:00   157s] 
[03/19 11:06:00   157s] 
[03/19 11:06:00   157s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:11.2 real=0:00:06.1)
[03/19 11:06:00   157s] Info: pop threads available for lower-level modules during optimization.
eval_legacy {setCTSMode -engine ck}
[DEV]innovus 6> Checking spec file integrity...
[03/19 11:08:36   169s] 
[03/19 11:08:36   169s] ******* createClockTreeSpec begin *******
[03/19 11:08:36   169s] Options:  -bufferList BUX0 BUX1 BUX12 BUX16 BUX2 BUX20 BUX3 BUX4 BUX6 BUX8 INX0 INX1 INX12 INX16 INX2 INX20 INX3 INX4 INX6 INX8 -file Clock.ctstch 
[03/19 11:08:36   169s] New Clock Spec Generation is ON.
[03/19 11:08:36   169s] New CTE tracing is ON.
[03/19 11:08:36   169s] Handle Multi Mode on mixed active views: default_emulate_view.
[03/19 11:08:36   169s] *Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
[03/19 11:08:36   169s] INFO: Include DontTouch Net from EDI DB.
[03/19 11:08:36   169s] Total 1 clock roots are extracted.
[03/19 11:08:36   169s] createClockTreeSpec invoking cleanupSpecifyClockTree
[03/19 11:08:36   169s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/19 11:08:36   169s] 
[03/19 11:08:36   169s] Reading clock tree spec file 'Clock.ctstch' ...
[03/19 11:08:36   169s] 
[03/19 11:08:36   169s] RouteType               : FE_CTS_DEFAULT
[03/19 11:08:36   169s] PreferredExtraSpace     : 1
[03/19 11:08:36   169s] Shield                  : NONE
[03/19 11:08:36   169s] PreferLayer             : M3 M4 
[03/19 11:08:36   169s] RC Information for View default_emulate_view :
[03/19 11:08:36   169s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[03/19 11:08:36   169s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[03/19 11:08:36   169s] Est. Via Res            : 4.25829(ohm) [8.23269]
[03/19 11:08:36   169s] Est. Via Cap            : 0.183117(ff)
[03/19 11:08:36   169s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[03/19 11:08:36   169s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[03/19 11:08:36   169s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/19 11:08:36   169s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/19 11:08:36   169s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[03/19 11:08:36   169s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[03/19 11:08:36   169s] 
[03/19 11:08:36   169s] RouteType               : FE_CTS_DEFAULT_LEAF
[03/19 11:08:36   169s] PreferredExtraSpace     : 1
[03/19 11:08:36   169s] Shield                  : NONE
[03/19 11:08:36   169s] PreferLayer             : M3 M4 
[03/19 11:08:36   169s] RC Information for View default_emulate_view :
[03/19 11:08:36   169s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[03/19 11:08:36   169s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[03/19 11:08:36   169s] Est. Via Res            : 4.25829(ohm) [8.23269]
[03/19 11:08:36   169s] Est. Via Cap            : 0.183117(ff)
[03/19 11:08:36   169s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[03/19 11:08:36   169s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[03/19 11:08:36   169s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/19 11:08:36   169s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/19 11:08:36   169s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[03/19 11:08:36   169s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[03/19 11:08:36   169s] 
[03/19 11:08:36   169s] Switching off Advanced RC Correlation modes in AAE mode.
[03/19 11:08:36   169s] Active Analysis Views for CTS are,
[03/19 11:08:36   169s] #1 default_emulate_view
[03/19 11:08:36   169s] Default Analysis Views is default_emulate_view
[03/19 11:08:36   169s] 
[03/19 11:08:36   169s] 
[03/19 11:08:36   169s] ****** AutoClockRootPin ******
[03/19 11:08:36   169s] AutoClockRootPin 1: clock
[03/19 11:08:36   169s] # NoGating         NO
[03/19 11:08:36   169s] # SetDPinAsSync    NO
[03/19 11:08:36   169s] # SetIoPinAsSync   NO
[03/19 11:08:36   169s] # SetAsyncSRPinAsSync   NO
[03/19 11:08:36   169s] # SetTriStEnPinAsSync   NO
[03/19 11:08:36   169s] # SetBBoxPinAsSync   NO
[03/19 11:08:36   169s] # RouteClkNet      YES
[03/19 11:08:36   169s] # PostOpt          YES
[03/19 11:08:36   169s] # RouteType        FE_CTS_DEFAULT
[03/19 11:08:36   169s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[03/19 11:08:36   169s] 
[03/19 11:08:36   169s] ***** !! NOTE !! *****
[03/19 11:08:36   169s] 
[03/19 11:08:36   169s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[03/19 11:08:36   169s] If you want to change the behavior, you need to use the SetDPinAsSync
[03/19 11:08:36   169s] or SetIoPinAsSync statement in the clock tree specification file,
[03/19 11:08:36   169s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[03/19 11:08:36   169s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[03/19 11:08:36   169s] before specifyClockTree command.
[03/19 11:08:36   169s] 
[03/19 11:08:36   169s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1559.7M) ***
[03/19 11:08:36   169s] *** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=1559.7M) ***
[03/19 11:08:39   169s] -engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
[03/19 11:08:39   169s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1559.7M **
[03/19 11:08:39   169s] eval_legacy { report_message -start_cmd }
[03/19 11:08:39   169s] setCTSMode -engine ck -moveGateLimit 25
[03/19 11:08:39   169s] <clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.
[03/19 11:08:39   169s] 
[03/19 11:08:39   169s] <clockDesign CMD> cleanupSpecifyClockTree
[03/19 11:08:39   169s] <clockDesign CMD> specifyClockTree -file Clock.ctstch
[03/19 11:08:39   169s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/19 11:08:39   169s] Checking spec file integrity...
[03/19 11:08:39   169s] 
[03/19 11:08:39   169s] Reading clock tree spec file 'Clock.ctstch' ...
[03/19 11:08:39   169s] 
[03/19 11:08:39   169s] RouteType               : FE_CTS_DEFAULT
[03/19 11:08:39   169s] PreferredExtraSpace     : 1
[03/19 11:08:39   169s] Shield                  : NONE
[03/19 11:08:39   169s] PreferLayer             : M3 M4 
[03/19 11:08:39   169s] RC Information for View default_emulate_view :
[03/19 11:08:39   169s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[03/19 11:08:39   169s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[03/19 11:08:39   169s] Est. Via Res            : 4.25829(ohm) [8.23269]
[03/19 11:08:39   169s] Est. Via Cap            : 0.183117(ff)
[03/19 11:08:39   169s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[03/19 11:08:39   169s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[03/19 11:08:39   169s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/19 11:08:39   169s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/19 11:08:39   169s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[03/19 11:08:39   169s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[03/19 11:08:39   169s] 
[03/19 11:08:39   169s] RouteType               : FE_CTS_DEFAULT_LEAF
[03/19 11:08:39   169s] PreferredExtraSpace     : 1
[03/19 11:08:39   169s] Shield                  : NONE
[03/19 11:08:39   169s] PreferLayer             : M3 M4 
[03/19 11:08:39   169s] RC Information for View default_emulate_view :
[03/19 11:08:39   169s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[03/19 11:08:39   169s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[03/19 11:08:39   169s] Est. Via Res            : 4.25829(ohm) [8.23269]
[03/19 11:08:39   169s] Est. Via Cap            : 0.183117(ff)
[03/19 11:08:39   169s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[03/19 11:08:39   169s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[03/19 11:08:39   169s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/19 11:08:39   169s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/19 11:08:39   169s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[03/19 11:08:39   169s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[03/19 11:08:39   169s] 
[03/19 11:08:39   169s] Switching off Advanced RC Correlation modes in AAE mode.
[03/19 11:08:39   169s] Active Analysis Views for CTS are,
[03/19 11:08:39   169s] #1 default_emulate_view
[03/19 11:08:39   169s] Default Analysis Views is default_emulate_view
[03/19 11:08:39   169s] 
[03/19 11:08:39   169s] 
[03/19 11:08:39   169s] ****** AutoClockRootPin ******
[03/19 11:08:39   169s] AutoClockRootPin 1: clock
[03/19 11:08:39   169s] # NoGating         NO
[03/19 11:08:39   169s] # SetDPinAsSync    NO
[03/19 11:08:39   169s] # SetIoPinAsSync   NO
[03/19 11:08:39   169s] # SetAsyncSRPinAsSync   NO
[03/19 11:08:39   169s] # SetTriStEnPinAsSync   NO
[03/19 11:08:39   169s] # SetBBoxPinAsSync   NO
[03/19 11:08:39   169s] # RouteClkNet      YES
[03/19 11:08:39   169s] # PostOpt          YES
[03/19 11:08:39   169s] # RouteType        FE_CTS_DEFAULT
[03/19 11:08:39   169s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[03/19 11:08:39   169s] 
[03/19 11:08:39   169s] ***** !! NOTE !! *****
[03/19 11:08:39   169s] 
[03/19 11:08:39   169s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[03/19 11:08:39   169s] If you want to change the behavior, you need to use the SetDPinAsSync
[03/19 11:08:39   169s] or SetIoPinAsSync statement in the clock tree specification file,
[03/19 11:08:39   169s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[03/19 11:08:39   169s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[03/19 11:08:39   169s] before specifyClockTree command.
[03/19 11:08:39   169s] 
[03/19 11:08:39   169s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1559.7M) ***
[03/19 11:08:39   169s] <clockDesign CMD> changeClockStatus -all -fixedBuffers
[03/19 11:08:39   169s] Redoing specifyClockTree ...
[03/19 11:08:39   169s] Checking spec file integrity...
[03/19 11:08:39   169s] *** Changed status on (1764) instances, and (0) nets in Clock clock.
[03/19 11:08:39   170s] *** End changeClockStatus (cpu=0:00:00.2, real=0:00:00.0, mem=1559.7M) ***
[03/19 11:08:39   170s] <clockDesign CMD> deleteClockTree -all
[03/19 11:08:39   170s] Redoing specifyClockTree ...
[03/19 11:08:39   170s] Checking spec file integrity...
[03/19 11:08:39   170s] 
[03/19 11:08:39   170s] deleteClockTree Option :  -all 
[03/19 11:08:39   170s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[03/19 11:08:39   170s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[03/19 11:08:39   170s] List of valid cells: BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 
[03/19 11:08:39   170s] *** Removed (0) buffers and (0) inverters in Clock clock.
[03/19 11:08:39   170s] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1559.738M)
[03/19 11:08:39   170s] *** End deleteClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=1559.7M) ***
[03/19 11:08:39   170s] <clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
[03/19 11:08:39   170s] Redoing specifyClockTree ...
[03/19 11:08:39   170s] Checking spec file integrity...
[03/19 11:08:39   170s] **WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/19 11:08:39   170s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[03/19 11:08:39   170s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[03/19 11:08:39   170s] List of valid cells: BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 
[03/19 11:08:40   170s] ***** Allocate Placement Memory Finished (MEM: 1559.738M)
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Start to trace clock trees ...
[03/19 11:08:40   170s] *** Begin Tracer (mem=1559.7M) ***
[03/19 11:08:40   170s] **INFO: remove cell BUX20 from spec clock, because the cell cannot be placed.
[03/19 11:08:40   170s] **INFO: remove cell INX20 from spec clock, because the cell cannot be placed.
[03/19 11:08:40   170s] Tracing Clock clock ...
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/19 11:08:40   170s] **WARN: (EMS-27):	Message (IMPCK-35) has exceeded the current message display limit of 20.
[03/19 11:08:40   170s] To increase the message display limit, refer to the product command reference manual.
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Reconvergent mux Check for spec:clock 
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] *** End Tracer (mem=1559.7M) ***
[03/19 11:08:40   170s] ***** Allocate Obstruction Memory  Finished (MEM: 1559.738M)
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] #############################################################################
[03/19 11:08:40   170s] #
[03/19 11:08:40   170s] # Pre-Synthesis Checks and Parameters
[03/19 11:08:40   170s] #
[03/19 11:08:40   170s] #############################################################################
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Types of Check                                    :          Enabled|Disabled
[03/19 11:08:40   170s] ----------------------------------------------------------------------------
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Check cell drive strength                         :          enabled
[03/19 11:08:40   170s] Check root input transition                       :          enabled
[03/19 11:08:40   170s] Check pin capacitance                             :          enabled
[03/19 11:08:40   170s] Check multiple path through MUX                   :          enabled
[03/19 11:08:40   170s] Check gating depth                                :          enabled
[03/19 11:08:40   170s] Check placement near clock pins                   :          enabled
[03/19 11:08:40   170s] Check route blockages over clock pins             :          enabled
[03/19 11:08:40   170s] Report FIXED, DontUse and DontTouch               :          enabled
[03/19 11:08:40   170s] clock gating checks                               :          enabled
[03/19 11:08:40   170s] MacroModel checks                                 :          enabled
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Parameters of checking :
[03/19 11:08:40   170s] CTS uses following values to determine if diagnostic checks are successful.
[03/19 11:08:40   170s] Use setCTSMode to change default values.
[03/19 11:08:40   170s] ----------------------------------------------------------------------------
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] 1) Pin capacitance check
[03/19 11:08:40   170s]    Threshold for MaxCap check                     :          90% of constraint (default)
[03/19 11:08:40   170s] 2) Gating depth check
[03/19 11:08:40   170s]    Maximum gating depth                           :          10 levels (default)
[03/19 11:08:40   170s] 3) Placement near clock pin check
[03/19 11:08:40   170s]    Threshold distance for placeable location      :          14.64(um) (default)
[03/19 11:08:40   170s] 4) Clock gating location check
[03/19 11:08:40   170s]    Allowed clock gate detour                      :          913.5(um) (default)
[03/19 11:08:40   170s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[03/19 11:08:40   170s] 5) Macromodel check
[03/19 11:08:40   170s]    MacroModel max delay threshold                 :          0.9 (default)
[03/19 11:08:40   170s]    MacroModel max skew threshold                  :          0.9 (default)
[03/19 11:08:40   170s]    MacroModel variance step size                  :          100ps  (default)
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] ****** Clock (clock) Diagnostic check Parameters
[03/19 11:08:40   170s] Assumed driver input transition                   :          41.1(ps) (derived from INX16)
[03/19 11:08:40   170s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[03/19 11:08:40   170s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[03/19 11:08:40   170s] Root Input Transition                             :          [3(ps) 3(ps)]
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Max Cap Limit Checks
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Max Cap Limit Checks Finished, CPU=0:00:00.0 
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Deep Gating Level Checks
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] ** INFO Clock clock has a maximum of 1 levels of logic before synthesis.
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Max placement distance Checks
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Max placement distance Checks Finished, CPU=0:00:00.1 
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Root input tran Checks
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Root input tran Checks Finished, CPU=0:00:00.1 
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Attribute settings check 
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Following standard cells instances have FIXED placement
[03/19 11:08:40   170s] ---------------------------------------------------------
[03/19 11:08:40   170s] AND2X1               : RC_CG_DECLONE_HIER_INST/g12
[03/19 11:08:40   170s] AND2X1               : U8_syscop_RC_CG_HIER_INST41/g12
[03/19 11:08:40   170s] AND2X1               : U8_syscop_RC_CG_HIER_INST40/g12
[03/19 11:08:40   170s] AND2X1               : U3_di_RC_CG_HIER_INST4/g12
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST9/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST39/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST38/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST37/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST36/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST35/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST34/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST33/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST32/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST31/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST30/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST29/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST28/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST27/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST26/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST25/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST24/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST23/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST22/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST21/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST20/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST19/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST18/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST17/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST16/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST15/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST14/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST13/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST12/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST11/g13
[03/19 11:08:40   170s] AND2X1               : U7_banc_RC_CG_HIER_INST10/g13
[03/19 11:08:40   170s] AND2X1               : U4_ex_U1_alu_RC_CG_HIER_INST7/g13
[03/19 11:08:40   170s] AND2X1               : U4_ex_U1_alu_RC_CG_HIER_INST6/g13
[03/19 11:08:40   170s] AND2X1               : U9_bus_ctrl_RC_CG_HIER_INST42/g13
[03/19 11:08:40   170s] AND2X1               : U2_ei_RC_CG_HIER_INST3/g12
[03/19 11:08:40   170s] AND2X1               : U2_ei_RC_CG_HIER_INST2/g12
[03/19 11:08:40   170s] AND2X1               : U1_pf_RC_CG_HIER_INST1/g12
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Following instances are marked as DontTouch
[03/19 11:08:40   170s] +------------------------------------------------------------------------------------------+---------------------------------------+
[03/19 11:08:40   170s] | Instance                                                                                 | Analysis Views                        |
[03/19 11:08:40   170s] +------------------------------------------------------------------------------------------+---------------------------------------+
[03/19 11:08:40   170s] +------------------------------------------------------------------------------------------+---------------------------------------+
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Following Cells are marked as DontUse in library 
[03/19 11:08:40   170s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/19 11:08:40   170s] | Cell                              | Analysis Views                                                                               |
[03/19 11:08:40   170s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Following Cells are marked as DontUse in SDC
[03/19 11:08:40   170s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/19 11:08:40   170s] | Cell                              | Analysis Views                                                                               |
[03/19 11:08:40   170s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Following Cells are marked as DontTouch in library 
[03/19 11:08:40   170s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/19 11:08:40   170s] | Cell                              | Analysis Views                                                                               |
[03/19 11:08:40   170s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Following Cells are marked as DontTouch in SDC
[03/19 11:08:40   170s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/19 11:08:40   170s] | Cell                              | Analysis Views                                                                               |
[03/19 11:08:40   170s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Attribute settings check Finished, CPU=0:00:00.0 
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Routing OBS checks
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Routing OBS Checks Finished, CPU=0:00:00.0 
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Weak Cell Checks
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Weak Cell Checks Finished, CPU=0:00:00.0 
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] MacroModel Debugging Check
[03/19 11:08:40   170s] ==========================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] Summary for sequential cells idenfication: 
[03/19 11:08:40   170s] Identified SBFF number: 128
[03/19 11:08:40   170s] Identified MBFF number: 0
[03/19 11:08:40   170s] Not identified SBFF number: 0
[03/19 11:08:40   170s] Not identified MBFF number: 0
[03/19 11:08:40   170s] Number of sequential cells which are not FFs: 106
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Clock gating checks
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Clock gating Checks Finished, CPU=0:00:00.1 
[03/19 11:08:40   170s] ============================================================
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] #############################################################################
[03/19 11:08:40   170s] #
[03/19 11:08:40   170s] # Summary of Pre-Synthesis Checks
[03/19 11:08:40   170s] #
[03/19 11:08:40   170s] #############################################################################
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Types of Check                                    :          Number of warnings
[03/19 11:08:40   170s] ----------------------------------------------------------------------------
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Check cell drive strength                         :          0
[03/19 11:08:40   170s] Check root input transition                       :          0
[03/19 11:08:40   170s] Check pin capacitance                             :          0
[03/19 11:08:40   170s] Check multiple path through MUX                   :          0
[03/19 11:08:40   170s] Check gating depth                                :          0
[03/19 11:08:40   170s] Check placement near clock pins                   :          0
[03/19 11:08:40   170s] Check route blockages over clock pins             :          0
[03/19 11:08:40   170s] Report FIXED, DontUse and DontTouch               :          0
[03/19 11:08:40   170s] clock gating checks                               :          0
[03/19 11:08:40   170s] MacroModel checks                                 :          0
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Switching off Advanced RC Correlation modes in AAE mode.
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] #############################################################################
[03/19 11:08:40   170s] #
[03/19 11:08:40   170s] # During-Synthesis Checks and Parameters
[03/19 11:08:40   170s] #
[03/19 11:08:40   170s] #############################################################################
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Types of Check                                    :          Enabled|Disabled
[03/19 11:08:40   170s] ----------------------------------------------------------------------------
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Check RefinePlacement move distance               :          enabled
[03/19 11:08:40   170s] Check route layer follows preference              :          enabled
[03/19 11:08:40   170s] Check route follows guide                         :          enabled
[03/19 11:08:40   170s] clock gating checks                               :          enabled
[03/19 11:08:40   170s] Wire resistance check                             :          enabled
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Parameters of checking :
[03/19 11:08:40   170s] CTS uses following values to determine if diagnostic checks are successful.
[03/19 11:08:40   170s] Use setCTSMode to change default values.
[03/19 11:08:40   170s] ----------------------------------------------------------------------------
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] 1) Route layer follows preference check
[03/19 11:08:40   170s]    Minimum preferred layer utilization            :          80% (default)
[03/19 11:08:40   170s]    Minimum length to check threshold              :          126(um) (default)
[03/19 11:08:40   170s] 2) Route follows guide check
[03/19 11:08:40   170s]    Deviation in length from route guide           :          50% (user set)
[03/19 11:08:40   170s]    Minimum length to check threshold              :          126(um) (default)
[03/19 11:08:40   170s]    Delay threshold                                :          10(ps) (default)
[03/19 11:08:40   170s] 3) Saving intermediate database
[03/19 11:08:40   170s]    Save long-running subtrees time                :          0(min) (default)
[03/19 11:08:40   170s]    Maximum number of saved databases              :          1 (default)
[03/19 11:08:40   170s] 4) Clock gating location check
[03/19 11:08:40   170s]    Allowed clock gate detour                      :          913.5(um) (default)
[03/19 11:08:40   170s] 5) Wire resistance check
[03/19 11:08:40   170s]    Allowed resistance deviation                   :          0.2 (default)
[03/19 11:08:40   170s]    Resistance threshold                           :          85.1657 Ohm (user set)
[03/19 11:08:40   170s]    Net length threshold for resistance checks     :          126 um (derived 200*M2 layer pitch)
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] ****** Clock (clock) Diagnostic check Parameters
[03/19 11:08:40   170s] Assumed driver input transition                   :          41.1(ps) (derived from INX16)
[03/19 11:08:40   170s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[03/19 11:08:40   170s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[03/19 11:08:40   170s] Movement threshold                                :          15.280500(um) (derived 5% of MaxBuf strength)
[03/19 11:08:40   170s] Root Input Transition                             :          [3(ps) 3(ps)]
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] ****** Clock Tree (clock) Structure
[03/19 11:08:40   170s] Max. Skew           : 400(ps)
[03/19 11:08:40   170s] Max. Sink Transition: 200(ps)
[03/19 11:08:40   170s] Max. Buf Transition : 200(ps)
[03/19 11:08:40   170s] Max. Delay          : 10(ps)
[03/19 11:08:40   170s] Min. Delay          : 0(ps)
[03/19 11:08:40   170s] Buffer              : (BUX0) (INX0) (INX1) (BUX1) (INX2) (BUX2) (BUX3) (INX3) (BUX4) (INX4) (INX6) (BUX6) (BUX8) (INX8) (INX12) (BUX12) (BUX16) (INX16) 
[03/19 11:08:40   170s] Nr. Subtrees                    : 42
[03/19 11:08:40   170s] Nr. Sinks                       : 1723
[03/19 11:08:40   170s] Nr.          Rising  Sync Pins  : 1723
[03/19 11:08:40   170s] Nr. Inverter Rising  Sync Pins  : 0
[03/19 11:08:40   170s] Nr.          Falling Sync Pins  : 0
[03/19 11:08:40   170s] Nr. Inverter Falling Sync Pins  : 0
[03/19 11:08:40   170s] Nr. Unsync Pins                 : 0
[03/19 11:08:40   170s] ***********************************************************
[03/19 11:08:40   170s] SubTree No: 0
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Input_Pin:  (RC_CG_DECLONE_HIER_INST/g12/A)
[03/19 11:08:40   170s] Output_Pin: (RC_CG_DECLONE_HIER_INST/g12/Q)
[03/19 11:08:40   170s] Output_Net: (rc_gclk)   
[03/19 11:08:40   170s] **** CK_START: TopDown Tree Construction for rc_gclk (191-leaf) (mem=1567.7M)
[03/19 11:08:40   170s] 
[03/19 11:08:40   170s] Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
[03/19 11:08:40   170s]  1 channel(s).
[03/19 11:08:47   177s] Total 4 topdown clustering. 
[03/19 11:08:47   177s] Trig. Edge Skew=21[397,418*] N191 B7 G1 A21(21.0) L[3,3] score=48460 cpu=0:00:07.0 mem=1562M 
[03/19 11:08:47   177s] 
[03/19 11:08:47   177s] **** CK_END: TopDown Tree Construction for rc_gclk (cpu=0:00:07.2, real=0:00:07.0, mem=1561.7M)
[03/19 11:08:47   177s] 
[03/19 11:08:47   177s] 
[03/19 11:08:47   177s] 
[03/19 11:08:47   177s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:08:47   177s] 7 Clock Buffers/Inverters inserted.
[03/19 11:08:47   177s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:47   177s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:08:47   177s] 
[03/19 11:08:47   177s] Macro model: Skew=22[398,420]ps N8 inTran=0/0ps.
[03/19 11:08:47   177s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:47   177s] SubTree No: 1
[03/19 11:08:47   177s] 
[03/19 11:08:47   177s] Input_Pin:  (U8_syscop_RC_CG_HIER_INST41/g12/A)
[03/19 11:08:47   177s] Output_Pin: (U8_syscop_RC_CG_HIER_INST41/g12/Q)
[03/19 11:08:47   177s] Output_Net: (U8_syscop_rc_gclk_5742)   
[03/19 11:08:47   177s] **** CK_START: TopDown Tree Construction for U8_syscop_rc_gclk_5742 (31-leaf) (mem=1561.7M)
[03/19 11:08:47   177s] 
[03/19 11:08:48   178s] Total 3 topdown clustering. 
[03/19 11:08:48   178s] Trig. Edge Skew=6[306,313*] N31 B2 G1 A3(3.2) L[3,3] C2/1 score=36850 cpu=0:00:00.0 mem=1562M 
[03/19 11:08:48   178s] 
[03/19 11:08:48   178s] **** CK_END: TopDown Tree Construction for U8_syscop_rc_gclk_5742 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:08:48   178s] 
[03/19 11:08:48   178s] 
[03/19 11:08:48   178s] 
[03/19 11:08:48   178s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:08:48   178s] 2 Clock Buffers/Inverters inserted.
[03/19 11:08:48   178s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:48   178s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:08:48   178s] 
[03/19 11:08:48   178s] Macro model: Skew=6[305,311]ps N3 inTran=0/0ps.
[03/19 11:08:48   178s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:48   178s] SubTree No: 2
[03/19 11:08:48   178s] 
[03/19 11:08:48   178s] Input_Pin:  (U8_syscop_RC_CG_HIER_INST40/g12/A)
[03/19 11:08:48   178s] Output_Pin: (U8_syscop_RC_CG_HIER_INST40/g12/Q)
[03/19 11:08:48   178s] Output_Net: (U8_syscop_rc_gclk)   
[03/19 11:08:48   178s] **** CK_START: TopDown Tree Construction for U8_syscop_rc_gclk (32-leaf) (mem=1561.7M)
[03/19 11:08:48   178s] 
[03/19 11:08:48   179s] Total 3 topdown clustering. 
[03/19 11:08:48   179s] Trig. Edge Skew=8[300,308*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=36350 cpu=0:00:00.0 mem=1562M 
[03/19 11:08:48   179s] 
[03/19 11:08:48   179s] **** CK_END: TopDown Tree Construction for U8_syscop_rc_gclk (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:48   179s] 
[03/19 11:08:48   179s] 
[03/19 11:08:48   179s] 
[03/19 11:08:48   179s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:08:48   179s] 2 Clock Buffers/Inverters inserted.
[03/19 11:08:48   179s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:48   179s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:08:48   179s] 
[03/19 11:08:48   179s] Macro model: Skew=8[301,308]ps N3 inTran=0/0ps.
[03/19 11:08:48   179s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:48   179s] SubTree No: 3
[03/19 11:08:48   179s] 
[03/19 11:08:48   179s] Input_Pin:  (U3_di_RC_CG_HIER_INST4/g12/A)
[03/19 11:08:48   179s] Output_Pin: (U3_di_RC_CG_HIER_INST4/g12/Q)
[03/19 11:08:48   179s] Output_Net: (U3_di_rc_gclk)   
[03/19 11:08:48   179s] **** CK_START: TopDown Tree Construction for U3_di_rc_gclk (174-leaf) (mem=1561.7M)
[03/19 11:08:48   179s] 
[03/19 11:08:53   183s] Total 3 topdown clustering. 
[03/19 11:08:53   183s] Trig. Edge Skew=44[380,424*] N174 B9 G1 A26(26.0) L[3,3] score=49200 cpu=0:00:04.0 mem=1562M 
[03/19 11:08:53   183s] 
[03/19 11:08:53   183s] **** CK_END: TopDown Tree Construction for U3_di_rc_gclk (cpu=0:00:04.6, real=0:00:05.0, mem=1561.7M)
[03/19 11:08:53   183s] 
[03/19 11:08:53   183s] 
[03/19 11:08:53   183s] 
[03/19 11:08:53   183s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:08:53   183s] 9 Clock Buffers/Inverters inserted.
[03/19 11:08:53   183s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:53   183s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:08:53   183s] 
[03/19 11:08:53   183s] Macro model: Skew=44[380,424]ps N10 inTran=0/0ps.
[03/19 11:08:53   183s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:53   183s] SubTree No: 4
[03/19 11:08:53   183s] 
[03/19 11:08:53   183s] Input_Pin:  (U7_banc_RC_CG_HIER_INST9/g13/A)
[03/19 11:08:53   183s] Output_Pin: (U7_banc_RC_CG_HIER_INST9/g13/Q)
[03/19 11:08:53   183s] Output_Net: (U7_banc_rc_gclk)   
[03/19 11:08:53   183s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk (32-leaf) (mem=1561.7M)
[03/19 11:08:53   183s] 
[03/19 11:08:54   184s] Total 3 topdown clustering. 
[03/19 11:08:54   184s] Trig. Edge Skew=8[342,349*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40640 cpu=0:00:00.0 mem=1562M 
[03/19 11:08:54   184s] 
[03/19 11:08:54   184s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:08:54   184s] 
[03/19 11:08:54   184s] 
[03/19 11:08:54   184s] 
[03/19 11:08:54   184s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:08:54   184s] 3 Clock Buffers/Inverters inserted.
[03/19 11:08:54   184s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:54   184s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:08:54   184s] 
[03/19 11:08:54   184s] Macro model: Skew=7[340,347]ps N4 inTran=0/0ps.
[03/19 11:08:54   184s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:54   184s] SubTree No: 5
[03/19 11:08:54   184s] 
[03/19 11:08:54   184s] Input_Pin:  (U7_banc_RC_CG_HIER_INST39/g13/A)
[03/19 11:08:54   184s] Output_Pin: (U7_banc_RC_CG_HIER_INST39/g13/Q)
[03/19 11:08:54   184s] Output_Net: (U7_banc_rc_gclk_14059)   
[03/19 11:08:54   184s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14059 (32-leaf) (mem=1561.7M)
[03/19 11:08:54   184s] 
[03/19 11:08:54   185s] Total 3 topdown clustering. 
[03/19 11:08:54   185s] Trig. Edge Skew=7[340,347*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40410 cpu=0:00:00.0 mem=1562M 
[03/19 11:08:54   185s] 
[03/19 11:08:54   185s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14059 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:54   185s] 
[03/19 11:08:54   185s] 
[03/19 11:08:54   185s] 
[03/19 11:08:54   185s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:08:54   185s] 3 Clock Buffers/Inverters inserted.
[03/19 11:08:54   185s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:54   185s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:08:54   185s] 
[03/19 11:08:54   185s] Macro model: Skew=7[338,345]ps N4 inTran=0/0ps.
[03/19 11:08:54   185s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:54   185s] SubTree No: 6
[03/19 11:08:54   185s] 
[03/19 11:08:54   185s] Input_Pin:  (U7_banc_RC_CG_HIER_INST38/g13/A)
[03/19 11:08:54   185s] Output_Pin: (U7_banc_RC_CG_HIER_INST38/g13/Q)
[03/19 11:08:54   185s] Output_Net: (U7_banc_rc_gclk_14056)   
[03/19 11:08:54   185s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14056 (32-leaf) (mem=1561.7M)
[03/19 11:08:54   185s] 
[03/19 11:08:55   185s] Total 3 topdown clustering. 
[03/19 11:08:55   185s] Trig. Edge Skew=7[337,344*] N32 B3 G1 A5(5.0) L[3,3] score=40830 cpu=0:00:00.0 mem=1562M 
[03/19 11:08:55   185s] 
[03/19 11:08:55   185s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14056 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:08:55   185s] 
[03/19 11:08:55   185s] 
[03/19 11:08:55   185s] 
[03/19 11:08:55   185s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:08:55   185s] 3 Clock Buffers/Inverters inserted.
[03/19 11:08:55   185s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:55   185s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:08:55   185s] 
[03/19 11:08:55   185s] Macro model: Skew=7[335,342]ps N4 inTran=0/0ps.
[03/19 11:08:55   185s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:55   185s] SubTree No: 7
[03/19 11:08:55   185s] 
[03/19 11:08:55   185s] Input_Pin:  (U7_banc_RC_CG_HIER_INST37/g13/A)
[03/19 11:08:55   185s] Output_Pin: (U7_banc_RC_CG_HIER_INST37/g13/Q)
[03/19 11:08:55   185s] Output_Net: (U7_banc_rc_gclk_14053)   
[03/19 11:08:55   185s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14053 (32-leaf) (mem=1561.7M)
[03/19 11:08:55   185s] 
[03/19 11:08:56   186s] Total 3 topdown clustering. 
[03/19 11:08:56   186s] Trig. Edge Skew=9[326,334*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=39140 cpu=0:00:00.0 mem=1562M 
[03/19 11:08:56   186s] 
[03/19 11:08:56   186s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14053 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:08:56   186s] 
[03/19 11:08:56   186s] 
[03/19 11:08:56   186s] 
[03/19 11:08:56   186s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:08:56   186s] 3 Clock Buffers/Inverters inserted.
[03/19 11:08:56   186s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:56   186s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:08:56   186s] 
[03/19 11:08:56   186s] Macro model: Skew=9[326,335]ps N4 inTran=0/0ps.
[03/19 11:08:56   186s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:56   186s] SubTree No: 8
[03/19 11:08:56   186s] 
[03/19 11:08:56   186s] Input_Pin:  (U7_banc_RC_CG_HIER_INST36/g13/A)
[03/19 11:08:56   186s] Output_Pin: (U7_banc_RC_CG_HIER_INST36/g13/Q)
[03/19 11:08:56   186s] Output_Net: (U7_banc_rc_gclk_14050)   
[03/19 11:08:56   186s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14050 (32-leaf) (mem=1561.7M)
[03/19 11:08:56   186s] 
[03/19 11:08:56   186s] Total 3 topdown clustering. 
[03/19 11:08:56   186s] Trig. Edge Skew=6[343,349*] N32 B3 G1 A11(11.0) L[3,3] score=41310 cpu=0:00:00.0 mem=1562M 
[03/19 11:08:56   186s] 
[03/19 11:08:56   186s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14050 (cpu=0:00:00.6, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:56   186s] 
[03/19 11:08:56   186s] 
[03/19 11:08:56   186s] 
[03/19 11:08:56   186s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:08:56   186s] 3 Clock Buffers/Inverters inserted.
[03/19 11:08:56   186s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:56   186s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:08:56   186s] 
[03/19 11:08:56   186s] Macro model: Skew=6[340,347]ps N4 inTran=0/0ps.
[03/19 11:08:56   186s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:56   186s] SubTree No: 9
[03/19 11:08:56   186s] 
[03/19 11:08:56   186s] Input_Pin:  (U7_banc_RC_CG_HIER_INST35/g13/A)
[03/19 11:08:56   186s] Output_Pin: (U7_banc_RC_CG_HIER_INST35/g13/Q)
[03/19 11:08:56   186s] Output_Net: (U7_banc_rc_gclk_14047)   
[03/19 11:08:56   186s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14047 (32-leaf) (mem=1561.7M)
[03/19 11:08:56   186s] 
[03/19 11:08:57   187s] Total 3 topdown clustering. 
[03/19 11:08:57   187s] Trig. Edge Skew=13[331,344*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40160 cpu=0:00:00.0 mem=1562M 
[03/19 11:08:57   187s] 
[03/19 11:08:57   187s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14047 (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)
[03/19 11:08:57   187s] 
[03/19 11:08:57   187s] 
[03/19 11:08:57   187s] 
[03/19 11:08:57   187s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:08:57   187s] 3 Clock Buffers/Inverters inserted.
[03/19 11:08:57   187s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:57   187s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:08:57   187s] 
[03/19 11:08:57   187s] Macro model: Skew=13[332,345]ps N4 inTran=0/0ps.
[03/19 11:08:57   187s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:57   187s] SubTree No: 10
[03/19 11:08:57   187s] 
[03/19 11:08:57   187s] Input_Pin:  (U7_banc_RC_CG_HIER_INST34/g13/A)
[03/19 11:08:57   187s] Output_Pin: (U7_banc_RC_CG_HIER_INST34/g13/Q)
[03/19 11:08:57   187s] Output_Net: (U7_banc_rc_gclk_14044)   
[03/19 11:08:57   187s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14044 (32-leaf) (mem=1561.7M)
[03/19 11:08:57   187s] 
[03/19 11:08:58   188s] Total 3 topdown clustering. 
[03/19 11:08:58   188s] Trig. Edge Skew=6[342,348*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40520 cpu=0:00:00.0 mem=1562M 
[03/19 11:08:58   188s] 
[03/19 11:08:58   188s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14044 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:08:58   188s] 
[03/19 11:08:58   188s] 
[03/19 11:08:58   188s] 
[03/19 11:08:58   188s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:08:58   188s] 3 Clock Buffers/Inverters inserted.
[03/19 11:08:58   188s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:58   188s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:08:58   188s] 
[03/19 11:08:58   188s] Macro model: Skew=7[340,347]ps N4 inTran=0/0ps.
[03/19 11:08:58   188s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:58   188s] SubTree No: 11
[03/19 11:08:58   188s] 
[03/19 11:08:58   188s] Input_Pin:  (U7_banc_RC_CG_HIER_INST33/g13/A)
[03/19 11:08:58   188s] Output_Pin: (U7_banc_RC_CG_HIER_INST33/g13/Q)
[03/19 11:08:58   188s] Output_Net: (U7_banc_rc_gclk_14041)   
[03/19 11:08:58   188s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14041 (32-leaf) (mem=1561.7M)
[03/19 11:08:58   188s] 
[03/19 11:08:58   188s] Total 3 topdown clustering. 
[03/19 11:08:58   188s] Trig. Edge Skew=4[339,344*] N32 B3 G1 A11(11.0) L[3,3] score=40800 cpu=0:00:00.0 mem=1562M 
[03/19 11:08:58   188s] 
[03/19 11:08:58   188s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14041 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:58   188s] 
[03/19 11:08:58   188s] 
[03/19 11:08:58   188s] 
[03/19 11:08:58   188s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:08:58   188s] 3 Clock Buffers/Inverters inserted.
[03/19 11:08:58   188s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:58   188s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:08:58   188s] 
[03/19 11:08:58   188s] Macro model: Skew=4[341,345]ps N4 inTran=0/0ps.
[03/19 11:08:58   188s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:58   188s] SubTree No: 12
[03/19 11:08:58   188s] 
[03/19 11:08:58   188s] Input_Pin:  (U7_banc_RC_CG_HIER_INST32/g13/A)
[03/19 11:08:58   188s] Output_Pin: (U7_banc_RC_CG_HIER_INST32/g13/Q)
[03/19 11:08:58   188s] Output_Net: (U7_banc_rc_gclk_14038)   
[03/19 11:08:58   188s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14038 (32-leaf) (mem=1561.7M)
[03/19 11:08:58   188s] 
[03/19 11:08:59   189s] Total 3 topdown clustering. 
[03/19 11:08:59   189s] Trig. Edge Skew=15[337,352*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40960 cpu=0:00:00.0 mem=1562M 
[03/19 11:08:59   189s] 
[03/19 11:08:59   189s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14038 (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)
[03/19 11:08:59   189s] 
[03/19 11:08:59   189s] 
[03/19 11:08:59   189s] 
[03/19 11:08:59   189s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:08:59   189s] 3 Clock Buffers/Inverters inserted.
[03/19 11:08:59   189s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:59   189s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:08:59   189s] 
[03/19 11:08:59   189s] Macro model: Skew=15[338,353]ps N4 inTran=0/0ps.
[03/19 11:08:59   189s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:08:59   189s] SubTree No: 13
[03/19 11:08:59   189s] 
[03/19 11:08:59   189s] Input_Pin:  (U7_banc_RC_CG_HIER_INST31/g13/A)
[03/19 11:08:59   189s] Output_Pin: (U7_banc_RC_CG_HIER_INST31/g13/Q)
[03/19 11:08:59   189s] Output_Net: (U7_banc_rc_gclk_14035)   
[03/19 11:08:59   189s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14035 (32-leaf) (mem=1561.7M)
[03/19 11:08:59   189s] 
[03/19 11:09:00   190s] Total 3 topdown clustering. 
[03/19 11:09:00   190s] Trig. Edge Skew=5[337,342*] trVio=B1(1)ps N32 B3 G1 A5(5.0) L[3,3] score=40740 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:00   190s] 
[03/19 11:09:00   190s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14035 (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:00   190s] 
[03/19 11:09:00   190s] 
[03/19 11:09:00   190s] 
[03/19 11:09:00   190s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:00   190s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:00   190s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:00   190s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:00   190s] 
[03/19 11:09:00   190s] Macro model: Skew=5[335,340]ps N4 inTran=0/0ps.
[03/19 11:09:00   190s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:00   190s] SubTree No: 14
[03/19 11:09:00   190s] 
[03/19 11:09:00   190s] Input_Pin:  (U7_banc_RC_CG_HIER_INST30/g13/A)
[03/19 11:09:00   190s] Output_Pin: (U7_banc_RC_CG_HIER_INST30/g13/Q)
[03/19 11:09:00   190s] Output_Net: (U7_banc_rc_gclk_14032)   
[03/19 11:09:00   190s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14032 (32-leaf) (mem=1561.7M)
[03/19 11:09:00   190s] 
[03/19 11:09:00   190s] Total 3 topdown clustering. 
[03/19 11:09:00   190s] Trig. Edge Skew=16[336,352*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40910 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:00   190s] 
[03/19 11:09:00   190s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14032 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:00   190s] 
[03/19 11:09:00   190s] 
[03/19 11:09:00   190s] 
[03/19 11:09:00   190s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:00   190s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:00   190s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:00   190s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:00   190s] 
[03/19 11:09:00   190s] Macro model: Skew=16[335,351]ps N4 inTran=0/0ps.
[03/19 11:09:00   190s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:00   190s] SubTree No: 15
[03/19 11:09:00   190s] 
[03/19 11:09:00   190s] Input_Pin:  (U7_banc_RC_CG_HIER_INST29/g13/A)
[03/19 11:09:00   190s] Output_Pin: (U7_banc_RC_CG_HIER_INST29/g13/Q)
[03/19 11:09:00   190s] Output_Net: (U7_banc_rc_gclk_14029)   
[03/19 11:09:00   190s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14029 (32-leaf) (mem=1561.7M)
[03/19 11:09:00   190s] 
[03/19 11:09:01   191s] Total 3 topdown clustering. 
[03/19 11:09:01   191s] Trig. Edge Skew=4[327,330*] N32 B3 G1 A4(4.2) L[3,3] score=39480 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:01   191s] 
[03/19 11:09:01   191s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14029 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:01   191s] 
[03/19 11:09:01   191s] 
[03/19 11:09:01   191s] 
[03/19 11:09:01   191s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:01   191s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:01   191s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:01   191s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:01   191s] 
[03/19 11:09:01   191s] Macro model: Skew=12[325,337]ps N4 inTran=0/0ps.
[03/19 11:09:01   191s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:01   191s] SubTree No: 16
[03/19 11:09:01   191s] 
[03/19 11:09:01   191s] Input_Pin:  (U7_banc_RC_CG_HIER_INST28/g13/A)
[03/19 11:09:01   191s] Output_Pin: (U7_banc_RC_CG_HIER_INST28/g13/Q)
[03/19 11:09:01   191s] Output_Net: (U7_banc_rc_gclk_14026)   
[03/19 11:09:01   191s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14026 (32-leaf) (mem=1561.7M)
[03/19 11:09:01   191s] 
[03/19 11:09:02   192s] Total 3 topdown clustering. 
[03/19 11:09:02   192s] Trig. Edge Skew=22[333,355*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41200 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:02   192s] 
[03/19 11:09:02   192s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14026 (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:02   192s] 
[03/19 11:09:02   192s] 
[03/19 11:09:02   192s] 
[03/19 11:09:02   192s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:02   192s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:02   192s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:02   192s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:02   192s] 
[03/19 11:09:02   192s] Macro model: Skew=23[332,355]ps N4 inTran=0/0ps.
[03/19 11:09:02   192s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:02   192s] SubTree No: 17
[03/19 11:09:02   192s] 
[03/19 11:09:02   192s] Input_Pin:  (U7_banc_RC_CG_HIER_INST27/g13/A)
[03/19 11:09:02   192s] Output_Pin: (U7_banc_RC_CG_HIER_INST27/g13/Q)
[03/19 11:09:02   192s] Output_Net: (U7_banc_rc_gclk_14023)   
[03/19 11:09:02   192s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14023 (32-leaf) (mem=1561.7M)
[03/19 11:09:02   192s] 
[03/19 11:09:02   192s] Total 3 topdown clustering. 
[03/19 11:09:02   192s] Trig. Edge Skew=4[344,348*] N32 B3 G1 A11(11.0) L[3,3] score=41200 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:02   192s] 
[03/19 11:09:02   192s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14023 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:02   192s] 
[03/19 11:09:02   192s] 
[03/19 11:09:02   192s] 
[03/19 11:09:02   192s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:02   192s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:02   192s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:02   192s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:02   192s] 
[03/19 11:09:02   192s] Macro model: Skew=4[345,349]ps N4 inTran=0/0ps.
[03/19 11:09:02   192s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:02   192s] SubTree No: 18
[03/19 11:09:02   192s] 
[03/19 11:09:02   192s] Input_Pin:  (U7_banc_RC_CG_HIER_INST26/g13/A)
[03/19 11:09:02   192s] Output_Pin: (U7_banc_RC_CG_HIER_INST26/g13/Q)
[03/19 11:09:02   192s] Output_Net: (U7_banc_rc_gclk_14020)   
[03/19 11:09:02   192s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14020 (32-leaf) (mem=1561.7M)
[03/19 11:09:02   192s] 
[03/19 11:09:03   193s] Total 3 topdown clustering. 
[03/19 11:09:03   193s] Trig. Edge Skew=10[332,342*] N32 B3 G1 A11(11.0) L[3,3] score=40630 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:03   193s] 
[03/19 11:09:03   193s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14020 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:03   193s] 
[03/19 11:09:03   193s] 
[03/19 11:09:03   193s] 
[03/19 11:09:03   193s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:03   193s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:03   193s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:03   193s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:03   193s] 
[03/19 11:09:03   193s] Macro model: Skew=10[334,344]ps N4 inTran=0/0ps.
[03/19 11:09:03   193s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:03   193s] SubTree No: 19
[03/19 11:09:03   193s] 
[03/19 11:09:03   193s] Input_Pin:  (U7_banc_RC_CG_HIER_INST25/g13/A)
[03/19 11:09:03   193s] Output_Pin: (U7_banc_RC_CG_HIER_INST25/g13/Q)
[03/19 11:09:03   193s] Output_Net: (U7_banc_rc_gclk_14017)   
[03/19 11:09:03   193s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14017 (32-leaf) (mem=1561.7M)
[03/19 11:09:03   193s] 
[03/19 11:09:04   194s] Total 3 topdown clustering. 
[03/19 11:09:04   194s] Trig. Edge Skew=10[336,346*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40350 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:04   194s] 
[03/19 11:09:04   194s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14017 (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:04   194s] 
[03/19 11:09:04   194s] 
[03/19 11:09:04   194s] 
[03/19 11:09:04   194s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:04   194s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:04   194s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:04   194s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:04   194s] 
[03/19 11:09:04   194s] Macro model: Skew=11[335,346]ps N4 inTran=0/0ps.
[03/19 11:09:04   194s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:04   194s] SubTree No: 20
[03/19 11:09:04   194s] 
[03/19 11:09:04   194s] Input_Pin:  (U7_banc_RC_CG_HIER_INST24/g13/A)
[03/19 11:09:04   194s] Output_Pin: (U7_banc_RC_CG_HIER_INST24/g13/Q)
[03/19 11:09:04   194s] Output_Net: (U7_banc_rc_gclk_14014)   
[03/19 11:09:04   194s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14014 (32-leaf) (mem=1561.7M)
[03/19 11:09:04   194s] 
[03/19 11:09:04   194s] Total 3 topdown clustering. 
[03/19 11:09:04   194s] Trig. Edge Skew=16[335,351*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40840 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:04   194s] 
[03/19 11:09:04   194s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14014 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:04   194s] 
[03/19 11:09:04   194s] 
[03/19 11:09:04   194s] 
[03/19 11:09:04   194s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:04   194s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:04   194s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:04   194s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:04   194s] 
[03/19 11:09:04   194s] Macro model: Skew=16[337,353]ps N4 inTran=0/0ps.
[03/19 11:09:04   194s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:04   194s] SubTree No: 21
[03/19 11:09:04   194s] 
[03/19 11:09:04   194s] Input_Pin:  (U7_banc_RC_CG_HIER_INST23/g13/A)
[03/19 11:09:04   194s] Output_Pin: (U7_banc_RC_CG_HIER_INST23/g13/Q)
[03/19 11:09:04   194s] Output_Net: (U7_banc_rc_gclk_14011)   
[03/19 11:09:04   194s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14011 (32-leaf) (mem=1561.7M)
[03/19 11:09:04   194s] 
[03/19 11:09:05   195s] Total 3 topdown clustering. 
[03/19 11:09:05   195s] Trig. Edge Skew=15[332,347*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40470 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:05   195s] 
[03/19 11:09:05   195s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14011 (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:05   195s] 
[03/19 11:09:05   195s] 
[03/19 11:09:05   195s] 
[03/19 11:09:05   195s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:05   195s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:05   195s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:05   195s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:05   195s] 
[03/19 11:09:05   195s] Macro model: Skew=16[334,350]ps N4 inTran=0/0ps.
[03/19 11:09:05   195s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:05   195s] SubTree No: 22
[03/19 11:09:05   195s] 
[03/19 11:09:05   195s] Input_Pin:  (U7_banc_RC_CG_HIER_INST22/g13/A)
[03/19 11:09:05   195s] Output_Pin: (U7_banc_RC_CG_HIER_INST22/g13/Q)
[03/19 11:09:05   195s] Output_Net: (U7_banc_rc_gclk_14008)   
[03/19 11:09:05   195s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14008 (32-leaf) (mem=1561.7M)
[03/19 11:09:05   195s] 
[03/19 11:09:06   196s] Total 3 topdown clustering. 
[03/19 11:09:06   196s] Trig. Edge Skew=12[327,339*] N32 B3 G1 A4(4.2) L[3,3] score=40320 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:06   196s] 
[03/19 11:09:06   196s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14008 (cpu=0:00:00.6, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:06   196s] 
[03/19 11:09:06   196s] 
[03/19 11:09:06   196s] 
[03/19 11:09:06   196s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:06   196s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:06   196s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:06   196s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:06   196s] 
[03/19 11:09:06   196s] Macro model: Skew=12[325,337]ps N4 inTran=0/0ps.
[03/19 11:09:06   196s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:06   196s] SubTree No: 23
[03/19 11:09:06   196s] 
[03/19 11:09:06   196s] Input_Pin:  (U7_banc_RC_CG_HIER_INST21/g13/A)
[03/19 11:09:06   196s] Output_Pin: (U7_banc_RC_CG_HIER_INST21/g13/Q)
[03/19 11:09:06   196s] Output_Net: (U7_banc_rc_gclk_14005)   
[03/19 11:09:06   196s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14005 (32-leaf) (mem=1561.7M)
[03/19 11:09:06   196s] 
[03/19 11:09:06   196s] Total 3 topdown clustering. 
[03/19 11:09:06   196s] Trig. Edge Skew=4[324,328*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=38560 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:06   196s] 
[03/19 11:09:06   196s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14005 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:06   196s] 
[03/19 11:09:06   196s] 
[03/19 11:09:06   196s] 
[03/19 11:09:06   196s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:06   196s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:06   196s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:06   196s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:06   196s] 
[03/19 11:09:06   196s] Macro model: Skew=5[322,327]ps N4 inTran=0/0ps.
[03/19 11:09:06   196s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:06   196s] SubTree No: 24
[03/19 11:09:06   196s] 
[03/19 11:09:06   196s] Input_Pin:  (U7_banc_RC_CG_HIER_INST20/g13/A)
[03/19 11:09:06   196s] Output_Pin: (U7_banc_RC_CG_HIER_INST20/g13/Q)
[03/19 11:09:06   196s] Output_Net: (U7_banc_rc_gclk_14002)   
[03/19 11:09:06   196s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14002 (32-leaf) (mem=1561.7M)
[03/19 11:09:06   196s] 
[03/19 11:09:07   197s] Total 3 topdown clustering. 
[03/19 11:09:07   197s] Trig. Edge Skew=5[337,343*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=39990 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:07   197s] 
[03/19 11:09:07   197s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14002 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:07   197s] 
[03/19 11:09:07   197s] 
[03/19 11:09:07   197s] 
[03/19 11:09:07   197s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:07   197s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:07   197s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:07   197s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:07   197s] 
[03/19 11:09:07   197s] Macro model: Skew=6[335,342]ps N4 inTran=0/0ps.
[03/19 11:09:07   197s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:07   197s] SubTree No: 25
[03/19 11:09:07   197s] 
[03/19 11:09:07   197s] Input_Pin:  (U7_banc_RC_CG_HIER_INST19/g13/A)
[03/19 11:09:07   197s] Output_Pin: (U7_banc_RC_CG_HIER_INST19/g13/Q)
[03/19 11:09:07   197s] Output_Net: (U7_banc_rc_gclk_13999)   
[03/19 11:09:07   197s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13999 (32-leaf) (mem=1561.7M)
[03/19 11:09:07   197s] 
[03/19 11:09:07   198s] Total 3 topdown clustering. 
[03/19 11:09:07   198s] Trig. Edge Skew=5[330,335*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=39190 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:07   198s] 
[03/19 11:09:07   198s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13999 (cpu=0:00:00.6, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:07   198s] 
[03/19 11:09:07   198s] 
[03/19 11:09:07   198s] 
[03/19 11:09:07   198s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:07   198s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:07   198s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:07   198s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:07   198s] 
[03/19 11:09:07   198s] Macro model: Skew=7[331,338]ps N4 inTran=0/0ps.
[03/19 11:09:07   198s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:07   198s] SubTree No: 26
[03/19 11:09:07   198s] 
[03/19 11:09:07   198s] Input_Pin:  (U7_banc_RC_CG_HIER_INST18/g13/A)
[03/19 11:09:07   198s] Output_Pin: (U7_banc_RC_CG_HIER_INST18/g13/Q)
[03/19 11:09:07   198s] Output_Net: (U7_banc_rc_gclk_13996)   
[03/19 11:09:07   198s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13996 (32-leaf) (mem=1561.7M)
[03/19 11:09:07   198s] 
[03/19 11:09:08   198s] Total 3 topdown clustering. 
[03/19 11:09:08   198s] Trig. Edge Skew=4[327,332*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=38890 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:08   198s] 
[03/19 11:09:08   198s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13996 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:08   198s] 
[03/19 11:09:08   198s] 
[03/19 11:09:08   198s] 
[03/19 11:09:08   198s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:08   198s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:08   198s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:08   198s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:08   198s] 
[03/19 11:09:08   198s] Macro model: Skew=5[329,334]ps N4 inTran=0/0ps.
[03/19 11:09:08   198s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:08   198s] SubTree No: 27
[03/19 11:09:08   198s] 
[03/19 11:09:08   198s] Input_Pin:  (U7_banc_RC_CG_HIER_INST17/g13/A)
[03/19 11:09:08   198s] Output_Pin: (U7_banc_RC_CG_HIER_INST17/g13/Q)
[03/19 11:09:08   198s] Output_Net: (U7_banc_rc_gclk_13993)   
[03/19 11:09:08   198s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13993 (32-leaf) (mem=1561.7M)
[03/19 11:09:08   198s] 
[03/19 11:09:09   199s] Total 3 topdown clustering. 
[03/19 11:09:09   199s] Trig. Edge Skew=4[333,336*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=39370 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:09   199s] 
[03/19 11:09:09   199s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13993 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:09   199s] 
[03/19 11:09:09   199s] 
[03/19 11:09:09   199s] 
[03/19 11:09:09   199s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:09   199s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:09   199s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:09   199s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:09   199s] 
[03/19 11:09:09   199s] Macro model: Skew=4[335,339]ps N4 inTran=0/0ps.
[03/19 11:09:09   199s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:09   199s] SubTree No: 28
[03/19 11:09:09   199s] 
[03/19 11:09:09   199s] Input_Pin:  (U7_banc_RC_CG_HIER_INST16/g13/A)
[03/19 11:09:09   199s] Output_Pin: (U7_banc_RC_CG_HIER_INST16/g13/Q)
[03/19 11:09:09   199s] Output_Net: (U7_banc_rc_gclk_13990)   
[03/19 11:09:09   199s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13990 (32-leaf) (mem=1561.7M)
[03/19 11:09:09   199s] 
[03/19 11:09:09   200s] Total 3 topdown clustering. 
[03/19 11:09:09   200s] Trig. Edge Skew=10[338,348*] N32 B5 G1 A13(13.0) L[3,3] score=41300 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:09   200s] 
[03/19 11:09:09   200s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13990 (cpu=0:00:00.8, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:09   200s] 
[03/19 11:09:09   200s] 
[03/19 11:09:09   200s] 
[03/19 11:09:09   200s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:09   200s] 5 Clock Buffers/Inverters inserted.
[03/19 11:09:09   200s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:09   200s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:09   200s] 
[03/19 11:09:09   200s] Macro model: Skew=10[336,346]ps N6 inTran=0/0ps.
[03/19 11:09:09   200s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:09   200s] SubTree No: 29
[03/19 11:09:09   200s] 
[03/19 11:09:09   200s] Input_Pin:  (U7_banc_RC_CG_HIER_INST15/g13/A)
[03/19 11:09:09   200s] Output_Pin: (U7_banc_RC_CG_HIER_INST15/g13/Q)
[03/19 11:09:09   200s] Output_Net: (U7_banc_rc_gclk_13987)   
[03/19 11:09:09   200s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13987 (32-leaf) (mem=1561.7M)
[03/19 11:09:09   200s] 
[03/19 11:09:10   200s] Total 3 topdown clustering. 
[03/19 11:09:10   200s] Trig. Edge Skew=3[327,330*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=38760 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:10   200s] 
[03/19 11:09:10   200s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13987 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:10   200s] 
[03/19 11:09:10   200s] 
[03/19 11:09:10   200s] 
[03/19 11:09:10   200s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:10   200s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:10   200s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:10   200s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:10   200s] 
[03/19 11:09:10   200s] Macro model: Skew=4[327,332]ps N4 inTran=0/0ps.
[03/19 11:09:10   200s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:10   200s] SubTree No: 30
[03/19 11:09:10   200s] 
[03/19 11:09:10   200s] Input_Pin:  (U7_banc_RC_CG_HIER_INST14/g13/A)
[03/19 11:09:10   200s] Output_Pin: (U7_banc_RC_CG_HIER_INST14/g13/Q)
[03/19 11:09:10   200s] Output_Net: (U7_banc_rc_gclk_13984)   
[03/19 11:09:10   200s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13984 (32-leaf) (mem=1561.7M)
[03/19 11:09:10   200s] 
[03/19 11:09:11   201s] Total 3 topdown clustering. 
[03/19 11:09:11   201s] Trig. Edge Skew=4[327,332*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=38900 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:11   201s] 
[03/19 11:09:11   201s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13984 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:11   201s] 
[03/19 11:09:11   201s] 
[03/19 11:09:11   201s] 
[03/19 11:09:11   201s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:11   201s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:11   201s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:11   201s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:11   201s] 
[03/19 11:09:11   201s] Macro model: Skew=6[328,333]ps N4 inTran=0/0ps.
[03/19 11:09:11   201s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:11   201s] SubTree No: 31
[03/19 11:09:11   201s] 
[03/19 11:09:11   201s] Input_Pin:  (U7_banc_RC_CG_HIER_INST13/g13/A)
[03/19 11:09:11   201s] Output_Pin: (U7_banc_RC_CG_HIER_INST13/g13/Q)
[03/19 11:09:11   201s] Output_Net: (U7_banc_rc_gclk_13981)   
[03/19 11:09:11   201s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13981 (32-leaf) (mem=1561.7M)
[03/19 11:09:11   201s] 
[03/19 11:09:11   202s] Total 3 topdown clustering. 
[03/19 11:09:11   202s] Trig. Edge Skew=2[344,346*] N32 B3 G1 A5(5.0) L[3,3] score=41070 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:11   202s] 
[03/19 11:09:11   202s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13981 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:11   202s] 
[03/19 11:09:11   202s] 
[03/19 11:09:11   202s] 
[03/19 11:09:11   202s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:11   202s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:11   202s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:11   202s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:11   202s] 
[03/19 11:09:11   202s] Macro model: Skew=2[342,344]ps N4 inTran=0/0ps.
[03/19 11:09:11   202s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:11   202s] SubTree No: 32
[03/19 11:09:11   202s] 
[03/19 11:09:11   202s] Input_Pin:  (U7_banc_RC_CG_HIER_INST12/g13/A)
[03/19 11:09:11   202s] Output_Pin: (U7_banc_RC_CG_HIER_INST12/g13/Q)
[03/19 11:09:11   202s] Output_Net: (U7_banc_rc_gclk_13978)   
[03/19 11:09:11   202s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13978 (32-leaf) (mem=1561.7M)
[03/19 11:09:11   202s] 
[03/19 11:09:12   202s] Total 3 topdown clustering. 
[03/19 11:09:12   202s] Trig. Edge Skew=4[341,346*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40290 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:12   202s] 
[03/19 11:09:12   202s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13978 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:12   202s] 
[03/19 11:09:12   202s] 
[03/19 11:09:12   202s] 
[03/19 11:09:12   202s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:12   202s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:12   202s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:12   202s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:12   202s] 
[03/19 11:09:12   202s] Macro model: Skew=4[339,344]ps N4 inTran=0/0ps.
[03/19 11:09:12   202s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:12   202s] SubTree No: 33
[03/19 11:09:12   202s] 
[03/19 11:09:12   202s] Input_Pin:  (U7_banc_RC_CG_HIER_INST11/g13/A)
[03/19 11:09:12   202s] Output_Pin: (U7_banc_RC_CG_HIER_INST11/g13/Q)
[03/19 11:09:12   202s] Output_Net: (U7_banc_rc_gclk_13975)   
[03/19 11:09:12   202s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13975 (32-leaf) (mem=1561.7M)
[03/19 11:09:12   202s] 
[03/19 11:09:13   203s] Total 3 topdown clustering. 
[03/19 11:09:13   203s] Trig. Edge Skew=6[342,347*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40460 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:13   203s] 
[03/19 11:09:13   203s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13975 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:13   203s] 
[03/19 11:09:13   203s] 
[03/19 11:09:13   203s] 
[03/19 11:09:13   203s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:13   203s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:13   203s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:13   203s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:13   203s] 
[03/19 11:09:13   203s] Macro model: Skew=6[342,348]ps N4 inTran=0/0ps.
[03/19 11:09:13   203s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:13   203s] SubTree No: 34
[03/19 11:09:13   203s] 
[03/19 11:09:13   203s] Input_Pin:  (U7_banc_RC_CG_HIER_INST10/g13/A)
[03/19 11:09:13   203s] Output_Pin: (U7_banc_RC_CG_HIER_INST10/g13/Q)
[03/19 11:09:13   203s] Output_Net: (U7_banc_rc_gclk_13972)   
[03/19 11:09:13   203s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13972 (32-leaf) (mem=1561.7M)
[03/19 11:09:13   203s] 
[03/19 11:09:13   203s] Total 3 topdown clustering. 
[03/19 11:09:13   203s] Trig. Edge Skew=5[350,355*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41220 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:13   203s] 
[03/19 11:09:13   203s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13972 (cpu=0:00:00.6, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:13   203s] 
[03/19 11:09:13   203s] 
[03/19 11:09:13   203s] 
[03/19 11:09:13   203s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:13   203s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:13   203s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:13   203s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:13   203s] 
[03/19 11:09:13   203s] Macro model: Skew=6[348,354]ps N4 inTran=0/0ps.
[03/19 11:09:13   203s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:13   203s] SubTree No: 35
[03/19 11:09:13   203s] 
[03/19 11:09:13   203s] Input_Pin:  (U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A)
[03/19 11:09:13   203s] Output_Pin: (U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q)
[03/19 11:09:13   203s] Output_Net: (U4_ex_U1_alu_rc_gclk_6887)   
[03/19 11:09:13   203s] **** CK_START: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk_6887 (32-leaf) (mem=1561.7M)
[03/19 11:09:13   203s] 
[03/19 11:09:14   204s] Total 3 topdown clustering. 
[03/19 11:09:14   204s] Trig. Edge Skew=13[294,307*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=36250 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:14   204s] 
[03/19 11:09:14   204s] **** CK_END: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk_6887 (cpu=0:00:01.0, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:14   204s] 
[03/19 11:09:14   204s] 
[03/19 11:09:14   204s] 
[03/19 11:09:14   204s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:14   204s] 2 Clock Buffers/Inverters inserted.
[03/19 11:09:14   204s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:14   204s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:14   204s] 
[03/19 11:09:14   204s] Macro model: Skew=13[292,305]ps N3 inTran=0/0ps.
[03/19 11:09:14   204s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:14   204s] SubTree No: 36
[03/19 11:09:14   204s] 
[03/19 11:09:14   204s] Input_Pin:  (U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A)
[03/19 11:09:14   204s] Output_Pin: (U4_ex_U1_alu_RC_CG_HIER_INST6/g13/Q)
[03/19 11:09:14   204s] Output_Net: (U4_ex_U1_alu_rc_gclk)   
[03/19 11:09:14   204s] **** CK_START: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk (32-leaf) (mem=1561.7M)
[03/19 11:09:14   204s] 
[03/19 11:09:15   205s] Total 3 topdown clustering. 
[03/19 11:09:15   205s] Trig. Edge Skew=4[294,298*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=35360 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:15   205s] 
[03/19 11:09:15   205s] **** CK_END: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:15   205s] 
[03/19 11:09:15   205s] 
[03/19 11:09:15   205s] 
[03/19 11:09:15   205s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:15   205s] 2 Clock Buffers/Inverters inserted.
[03/19 11:09:15   205s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:15   205s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:15   205s] 
[03/19 11:09:15   205s] Macro model: Skew=4[292,296]ps N3 inTran=0/0ps.
[03/19 11:09:15   205s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:15   205s] SubTree No: 37
[03/19 11:09:15   205s] 
[03/19 11:09:15   205s] Input_Pin:  (U9_bus_ctrl_RC_CG_HIER_INST42/g13/A)
[03/19 11:09:15   205s] Output_Pin: (U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q)
[03/19 11:09:15   205s] Output_Net: (U9_bus_ctrl_rc_gclk)   
[03/19 11:09:15   205s] **** CK_START: TopDown Tree Construction for U9_bus_ctrl_rc_gclk (32-leaf) (mem=1561.7M)
[03/19 11:09:15   205s] 
[03/19 11:09:16   206s] Total 3 topdown clustering. 
[03/19 11:09:16   206s] Trig. Edge Skew=19[314,333*] N32 B3 G1 A4(3.8) L[3,3] score=39730 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:16   206s] 
[03/19 11:09:16   206s] **** CK_END: TopDown Tree Construction for U9_bus_ctrl_rc_gclk (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:16   206s] 
[03/19 11:09:16   206s] 
[03/19 11:09:16   206s] 
[03/19 11:09:16   206s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:16   206s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:16   206s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:16   206s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:16   206s] 
[03/19 11:09:16   206s] Macro model: Skew=19[317,336]ps N4 inTran=0/0ps.
[03/19 11:09:16   206s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:16   206s] SubTree No: 38
[03/19 11:09:16   206s] 
[03/19 11:09:16   206s] Input_Pin:  (U2_ei_RC_CG_HIER_INST3/g12/A)
[03/19 11:09:16   206s] Output_Pin: (U2_ei_RC_CG_HIER_INST3/g12/Q)
[03/19 11:09:16   206s] Output_Net: (U2_ei_rc_gclk_1264)   
[03/19 11:09:16   206s] **** CK_START: TopDown Tree Construction for U2_ei_rc_gclk_1264 (32-leaf) (mem=1561.7M)
[03/19 11:09:16   206s] 
[03/19 11:09:16   206s] Total 3 topdown clustering. 
[03/19 11:09:16   206s] Trig. Edge Skew=7[330,337*] N32 B3 G1 A5(5.0) L[3,3] score=40100 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:16   206s] 
[03/19 11:09:16   206s] **** CK_END: TopDown Tree Construction for U2_ei_rc_gclk_1264 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:16   206s] 
[03/19 11:09:16   206s] 
[03/19 11:09:16   206s] 
[03/19 11:09:16   206s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:16   206s] 3 Clock Buffers/Inverters inserted.
[03/19 11:09:16   206s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:16   206s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:16   206s] 
[03/19 11:09:16   206s] Macro model: Skew=6[328,334]ps N4 inTran=0/0ps.
[03/19 11:09:16   206s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:16   206s] SubTree No: 39
[03/19 11:09:16   206s] 
[03/19 11:09:16   206s] Input_Pin:  (U2_ei_RC_CG_HIER_INST2/g12/A)
[03/19 11:09:16   206s] Output_Pin: (U2_ei_RC_CG_HIER_INST2/g12/Q)
[03/19 11:09:16   206s] Output_Net: (U2_ei_rc_gclk)   
[03/19 11:09:16   206s] **** CK_START: TopDown Tree Construction for U2_ei_rc_gclk (33-leaf) (mem=1561.7M)
[03/19 11:09:16   206s] 
[03/19 11:09:17   207s] Total 3 topdown clustering. 
[03/19 11:09:17   207s] Trig. Edge Skew=9[294,304*] N33 B2 G1 A3(3.2) L[3,3] C2/1 score=35930 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:17   207s] 
[03/19 11:09:17   207s] **** CK_END: TopDown Tree Construction for U2_ei_rc_gclk (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:17   207s] 
[03/19 11:09:17   207s] 
[03/19 11:09:17   207s] 
[03/19 11:09:17   207s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:17   207s] 2 Clock Buffers/Inverters inserted.
[03/19 11:09:17   207s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:17   207s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:17   207s] 
[03/19 11:09:17   207s] Macro model: Skew=10[292,302]ps N3 inTran=0/0ps.
[03/19 11:09:17   207s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:17   207s] SubTree No: 40
[03/19 11:09:17   207s] 
[03/19 11:09:17   207s] Input_Pin:  (U1_pf_RC_CG_HIER_INST1/g12/A)
[03/19 11:09:17   207s] Output_Pin: (U1_pf_RC_CG_HIER_INST1/g12/Q)
[03/19 11:09:17   207s] Output_Net: (U1_pf_rc_gclk)   
[03/19 11:09:17   207s] **** CK_START: TopDown Tree Construction for U1_pf_rc_gclk (32-leaf) (mem=1561.7M)
[03/19 11:09:17   207s] 
[03/19 11:09:18   208s] Total 3 topdown clustering. 
[03/19 11:09:18   208s] Trig. Edge Skew=7[304,311*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=36710 cpu=0:00:00.0 mem=1562M 
[03/19 11:09:18   208s] 
[03/19 11:09:18   208s] **** CK_END: TopDown Tree Construction for U1_pf_rc_gclk (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)
[03/19 11:09:18   208s] 
[03/19 11:09:18   208s] 
[03/19 11:09:18   208s] 
[03/19 11:09:18   208s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:18   208s] 2 Clock Buffers/Inverters inserted.
[03/19 11:09:18   208s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:18   208s] **** CK_START: Macro Models Generation (mem=1561.7M)
[03/19 11:09:18   208s] 
[03/19 11:09:18   208s] Macro model: Skew=7[302,310]ps N3 inTran=0/0ps.
[03/19 11:09:18   208s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:18   208s] SubTree No: 41
[03/19 11:09:18   208s] 
[03/19 11:09:18   208s] Input_Pin:  (NULL)
[03/19 11:09:18   208s] Output_Pin: (clock)
[03/19 11:09:18   208s] Output_Net: (clock)   
[03/19 11:09:18   208s] **** CK_START: TopDown Tree Construction for clock (151-leaf) (41 macro model) (mem=1561.7M)
[03/19 11:09:18   208s] 
[03/19 11:09:21   212s] 0: ckNode L0_0_INX8: loc not Legalized (131986 430061)=>(131670 432490) 2um
[03/19 11:09:25   215s] Total 4 topdown clustering. 
[03/19 11:09:25   215s] Trig. Edge Skew=195[477,672*] N151 B14 G42 A43(43.0) L[3,5] score=77425 cpu=0:00:07.0 mem=1562M 
[03/19 11:09:25   215s] 
[03/19 11:09:25   215s] **** CK_END: TopDown Tree Construction for clock (cpu=0:00:07.2, real=0:00:07.0, mem=1561.7M)
[03/19 11:09:25   215s] 
[03/19 11:09:25   215s] 
[03/19 11:09:25   215s] 
[03/19 11:09:25   215s] **** CK_START: Update Database (mem=1561.7M)
[03/19 11:09:25   215s] 14 Clock Buffers/Inverters inserted.
[03/19 11:09:25   215s] **** CK_END: Update Database (cpu=0:00:00.1, real=0:00:00.0, mem=1561.7M)
[03/19 11:09:25   215s] 
[03/19 11:09:25   215s] Refine place movement check
[03/19 11:09:25   215s] ============================================================
[03/19 11:09:25   215s] 
[03/19 11:09:25   215s] 
[03/19 11:09:25   215s] **INFO: The distance threshold for maximum refine placement move is 15.280500 microns (5% of max driving distance).
[03/19 11:09:25   215s] 
[03/19 11:09:25   215s] ***** Start Refine Placement.....
[03/19 11:09:25   215s] *** Starting refinePlace (0:03:35 mem=1561.7M) ***
[03/19 11:09:25   215s] Total net length = 5.242e+05 (2.431e+05 2.810e+05) (ext = 3.348e+04)
[03/19 11:09:25   215s] Starting refinePlace ...
[03/19 11:09:25   215s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:09:25   215s] default core: bins with density >  0.75 = 37.3 % ( 63 / 169 )
[03/19 11:09:25   215s] Density distribution unevenness ratio = 8.374%
[03/19 11:09:25   215s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 11:09:25   215s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1565.7MB) @(0:03:35 - 0:03:35).
[03/19 11:09:25   215s] Move report: preRPlace moves 716 insts, mean move: 9.91 um, max move: 78.10 um
[03/19 11:09:25   215s] 	Max move on inst (U7_banc_rc_gclk_13996__L3_I0): (206.64, 144.57) --> (245.70, 105.53)
[03/19 11:09:25   215s] 	Length: 27 sites, height: 1 rows, site name: core, cell type: BUX16
[03/19 11:09:25   215s] wireLenOptFixPriorityInst 143 inst fixed
[03/19 11:09:25   215s] Move report: legalization moves 538 insts, mean move: 14.15 um, max move: 68.35 um
[03/19 11:09:25   215s] 	Max move on inst (U7_banc_rc_gclk_14044__L3_I0): (208.53, 149.45) --> (149.94, 159.21)
[03/19 11:09:25   215s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1565.7MB) @(0:03:35 - 0:03:35).
[03/19 11:09:25   215s] Move report: Detail placement moves 907 insts, mean move: 14.35 um, max move: 82.98 um
[03/19 11:09:25   215s] 	Max move on inst (U7_banc_rc_gclk_14023__L1_I0): (206.64, 144.57) --> (245.70, 100.65)
[03/19 11:09:25   215s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1565.7MB
[03/19 11:09:25   215s] Statistics of distance of Instance movement in refine placement:
[03/19 11:09:25   215s]   maximum (X+Y) =        82.98 um
[03/19 11:09:25   215s]   inst (U7_banc_rc_gclk_14023__L1_I0) with max move: (206.64, 144.57) -> (245.7, 100.65)
[03/19 11:09:25   215s]   mean    (X+Y) =        14.35 um
[03/19 11:09:25   215s] Total instances flipped for legalization: 9
[03/19 11:09:25   215s] Summary Report:
[03/19 11:09:25   215s] Instances move: 907 (out of 8765 movable)
[03/19 11:09:25   215s] Mean displacement: 14.35 um
[03/19 11:09:25   215s] Max displacement: 82.98 um (Instance: U7_banc_rc_gclk_14023__L1_I0) ([03/19 11:09:25   215s] Total instances moved : 907
206.64, 144.57) -> (245.7, 100.65)
[03/19 11:09:25   215s] 	Length: 24 sites, height: 1 rows, site name: core, cell type: INX16
[03/19 11:09:25   215s] Total net length = 5.242e+05 (2.431e+05 2.810e+05) (ext = 3.348e+04)
[03/19 11:09:25   215s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: [03/19 11:09:25   215s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1565.7MB) @(0:03:35 - 0:03:35).
1565.7MB
[03/19 11:09:25   215s] *** Finished refinePlace (0:03:35 mem=1565.7M) ***
[03/19 11:09:25   215s] ***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 1565.742M)
[03/19 11:09:25   215s] **WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14023__L1_I0 was moved by 82.98 microns during refinePlace. Original location : (206.64, 144.57), Refined location : (245.7, 100.65)
[03/19 11:09:25   215s] **WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_13996__L3_I0 was moved by 78.1 microns during refinePlace. Original location : (206.64, 144.57), Refined location : (245.7, 105.53)
[03/19 11:09:25   215s] **WARN: (IMPCK-6323):	The placement of U7_banc_g31692 was moved by 75.59 microns during refinePlace. Original location : (239.4, 144.57), Refined location : (183.33, 164.09)
[03/19 11:09:25   215s] **WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14044__L3_I0 was moved by 73.23 microns during refinePlace. Original location : (208.53, 144.57), Refined location : (149.94, 159.21)
[03/19 11:09:25   215s] **WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk__L3_I0 was moved by 73.22 microns during refinePlace. Original location : (189, 149.45), Refined location : (149.94, 183.61)
[03/19 11:09:25   215s] **WARN: (IMPCK-6323):	The placement of U7_banc_g32182 was moved by 68.35 microns during refinePlace. Original location : (265.23, 139.69), Refined location : (206.64, 149.45)
[03/19 11:09:25   215s] **WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14059__L3_I0 was moved by 68.33 microns during refinePlace. Original location : (187.11, 149.45), Refined location : (206.64, 100.65)
[03/19 11:09:25   215s] **WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_13972__L3_I0 was moved by 67.72 microns during refinePlace. Original location : (207.27, 144.57), Refined location : (265.23, 134.81)
[03/19 11:09:25   215s] **WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14050__L1_I0 was moved by 65.19 microns during refinePlace. Original location : (168.21, 168.97), Refined location : (132.3, 198.25)
[03/19 11:09:25   215s] **WARN: (IMPCK-6323):	The placement of U7_banc_RC_CG_HIER_INST30/g7 was moved by 64.57 microns during refinePlace. Original location : (180.18, 183.61), Refined location : (125.37, 173.85)
[03/19 11:09:25   215s] **WARN: (IMPCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 15.2805 microns.
[03/19 11:09:25   215s] Refer to file "CTS_RP_MOVE.txt" for complete detail.
[03/19 11:09:25   215s] 
[03/19 11:09:25   215s] 
[03/19 11:09:25   215s] **INFO: Total instances moved beyond threshold limit during refinePlace are 310...
[03/19 11:09:25   215s] 
[03/19 11:09:25   216s] 
[03/19 11:09:25   216s] Refine place movement check finished, CPU=0:00:00.5 
[03/19 11:09:25   216s] ============================================================
[03/19 11:09:25   216s] 
[03/19 11:09:25   216s] # Analysis View: default_emulate_view
[03/19 11:09:25   216s] ********** Clock clock Pre-Route Timing Analysis **********
[03/19 11:09:25   216s] Nr. of Subtrees                : 42
[03/19 11:09:25   216s] Nr. of Sinks                   : 1723
[03/19 11:09:25   216s] Nr. of Buffer                  : 143
[03/19 11:09:25   216s] Nr. of Level (including gates) : 6
[03/19 11:09:25   216s] Root Rise Input Tran           : 3(ps)
[03/19 11:09:25   216s] Root Fall Input Tran           : 3(ps)
[03/19 11:09:25   216s] No Driving Cell Specified!
[03/19 11:09:25   216s] Max trig. edge delay at sink(R): U3_di_DI_adr_reg[3]/C 671.2(ps)
[03/19 11:09:25   216s] Min trig. edge delay at sink(R): U8_syscop_save_msk_reg/C 476.5(ps)
[03/19 11:09:25   216s] 
[03/19 11:09:25   216s] 
[03/19 11:09:25   216s]                                  (Actual)               (Required)          
[03/19 11:09:25   216s] Rise Phase Delay               : 476.5~671.2(ps)        0~10(ps)            
[03/19 11:09:25   216s] Fall Phase Delay               : 469.3~704.7(ps)        0~10(ps)            
[03/19 11:09:25   216s] Trig. Edge Skew                : 194.7(ps)              400(ps)             
[03/19 11:09:25   216s] Rise Skew                      : 194.7(ps)              
[03/19 11:09:25   216s] Fall Skew                      : 235.4(ps)              
[03/19 11:09:25   216s] Max. Rise Buffer Tran.         : 205.1(ps)              200(ps)             
[03/19 11:09:25   216s] Max. Fall Buffer Tran.         : 145.5(ps)              200(ps)             
[03/19 11:09:25   216s] Max. Rise Sink Tran.           : 148.7(ps)              200(ps)             
[03/19 11:09:25   216s] Max. Fall Sink Tran.           : 134.8(ps)              200(ps)             
[03/19 11:09:25   216s] Min. Rise Buffer Tran.         : 53.7(ps)               0(ps)               
[03/19 11:09:25   216s] Min. Fall Buffer Tran.         : 48.9(ps)               0(ps)               
[03/19 11:09:25   216s] Min. Rise Sink Tran.           : 70(ps)                 0(ps)               
[03/19 11:09:25   216s] Min. Fall Sink Tran.           : 65.7(ps)               0(ps)               
[03/19 11:09:25   216s] 
[03/19 11:09:25   216s] view default_emulate_view : skew = 194.7ps (required = 400ps)
[03/19 11:09:25   216s] 
[03/19 11:09:25   216s] 
[03/19 11:09:25   216s] Clock Analysis (CPU Time 0:00:00.1)
[03/19 11:09:25   216s] 
[03/19 11:09:25   216s] 
[03/19 11:09:25   216s] Enabling 8 Threads ...
[03/19 11:09:25   216s] Multi-CPU acceleration using 8 CPU(s).
[03/19 11:09:25   216s] Switching to the default view 'default_emulate_view'...
[03/19 11:09:25   216s] *** Look For Reconvergent Clock Component ***
[03/19 11:09:25   216s] The clock tree clock has no reconvergent cell.
[03/19 11:09:25   216s] Reducing the latency of clock tree 'clock' in 'default_emulate_view' view ...
[03/19 11:09:25   216s] 
[03/19 11:09:25   216s] Calculating pre-route downstream delay for clock tree 'clock'...
[03/19 11:09:25   216s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[03/19 11:09:26   216s] moving 'clock__L2_I4' from (323820 354410) to (269010 476410)
[03/19 11:09:26   216s] moving 'U7_banc_rc_gclk_14050__L1_I0' from (132300 198250) to (151830 183610)
[03/19 11:09:26   216s] moving 'U7_banc_rc_gclk_14023__L1_I0' from (245700 100650) to (206640 100650)
[03/19 11:09:26   216s] moving 'U7_banc_rc_gclk_14014__L2_I0' from (167580 222650) to (182700 203130)
[03/19 11:09:26   216s] moving 'clock__L2_I6' from (304290 359290) to (219240 412970)
[03/19 11:09:26   216s] moving 'clock__L2_I4' from (269010 476410) to (201600 539850)
[03/19 11:09:26   216s] moving 'U3_di_rc_gclk__L2_I2' from (210420 515450) to (169470 505690)
[03/19 11:09:26   216s] moving 'clock__L1_I0' from (209160 603290) to (208530 574010)
[03/19 11:09:26   216s] MaxTriggerDelay: 647.1 (ps)
[03/19 11:09:26   216s] MinTriggerDelay: 482.9 (ps)
[03/19 11:09:26   216s] Skew: 164.2 (ps)
[03/19 11:09:26   216s] *** Finished Latency Reduction ((cpu=0:00:00.6 real=0:00:01.0 mem=1565.7M) ***
[03/19 11:09:26   216s] Reducing the skew of clock tree 'clock' in 'default_emulate_view' view ...
[03/19 11:09:26   216s] 
[03/19 11:09:26   216s] moving 'clock__L2_I3' from (284760 354410) to (304290 354410)
[03/19 11:09:26   216s] MaxTriggerDelay: 641.9 (ps)
[03/19 11:09:26   216s] MinTriggerDelay: 529.8 (ps)
[03/19 11:09:26   216s] Skew: 112.1 (ps)
[03/19 11:09:26   216s] *** Finished Skew Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=1565.7M) ***
[03/19 11:09:26   216s] Resized (INX6->INX8): U7_banc_rc_gclk_13990__L2_I2
[03/19 11:09:26   216s] Resized (INX2->INX4): U4_ex_U1_alu_rc_gclk_6887__L1_I0
[03/19 11:09:26   216s] Resized (INX2->INX4): U4_ex_U1_alu_rc_gclk__L1_I0
[03/19 11:09:26   216s] Resized (INX8->INX6): U4_ex_U1_alu_rc_gclk__L2_I0
[03/19 11:09:26   216s] Resized (INX4->INX6): clock__L2_I2
[03/19 11:09:26   216s] Resized (INX4->INX6): clock__L2_I4
[03/19 11:09:26   216s] Resized (INX4->INX2): clock__L2_I5
[03/19 11:09:26   216s] Resized (INX4->INX6): clock__L2_I6
[03/19 11:09:26   216s] Resized (INX3->INX1): clock__L3_I0
[03/19 11:09:26   216s] Resized (INX8->INX6): U8_syscop_rc_gclk__L2_I0
[03/19 11:09:26   216s] Resized (INX2->INX4): U8_syscop_rc_gclk__L1_I0
[03/19 11:09:26   216s] resized 11 standard cell(s).
[03/19 11:09:26   216s] inserted 0 standard cell(s).
[03/19 11:09:26   216s] deleted 0 standard cell(s).
[03/19 11:09:26   216s] moved 9 standard cell(s).
[03/19 11:09:26   216s] *** Optimized Clock Tree Latency (cpu=0:00:00.7 real=0:00:01.0 mem=1565.7M) ***
[03/19 11:09:26   216s] Doing the final refine placement ...
[03/19 11:09:26   216s] ***** Start Refine Placement.....
[03/19 11:09:26   217s] *** Starting refinePlace (0:03:36 mem=1565.7M) ***
[03/19 11:09:26   217s] Total net length = 5.374e+05 (2.510e+05 2.865e+05) (ext = 3.352e+04)
[03/19 11:09:26   217s] Starting refinePlace ...
[03/19 11:09:26   217s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:09:26   217s] default core: bins with density >  0.75 = 39.1 % ( 66 / 169 )
[03/19 11:09:26   217s] Density distribution unevenness ratio = 7.606%
[03/19 11:09:26   217s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 11:09:26   217s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1565.7MB) @(0:03:36 - 0:03:36).
[03/19 11:09:26   217s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:09:26   217s] wireLenOptFixPriorityInst 143 inst fixed
[03/19 11:09:26   217s] Move report: legalization moves 86 insts, mean move: 7.87 um, max move: 64.56 um
[03/19 11:09:26   217s] 	Max move on inst (U7_banc_rc_gclk_14041__L1_I0): (167.58, 168.97) --> (132.30, 198.25)
[03/19 11:09:26   217s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1565.7MB) @(0:03:36 - 0:03:36).
[03/19 11:09:26   217s] Move report: Detail placement moves 86 insts, mean move: 7.87 um, max move: 64.56 um
[03/19 11:09:26   217s] 	Max move on inst (U7_banc_rc_gclk_14041__L1_I0): (167.58, 168.97) --> (132.30, 198.25)
[03/19 11:09:26   217s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1565.7MB
[03/19 11:09:26   217s] Statistics of distance of Instance movement in refine placement:
[03/19 11:09:26   217s]   maximum (X+Y) =        64.56 um
[03/19 11:09:26   217s]   inst (U7_banc_rc_gclk_14041__L1_I0) with max move: (167.58, 168.97) -> (132.3, 198.25)
[03/19 11:09:26   217s]   mean    (X+Y) =         7.87 um
[03/19 11:09:26   217s] Summary Report:
[03/19 11:09:26   217s] Instances move: 86 (out of 8765 movable)
[03/19 11:09:26   217s] Mean displacement: 7.87 um
[03/19 11:09:26   217s] Total instances moved : 86
[03/19 11:09:26   217s] Max displacement: 64.56 um (Instance: U7_banc_rc_gclk_14041__L1_I0) (167.58, 168.97) -> (132.3, 198.25)
[03/19 11:09:26   217s] 	Length: 24 sites, height: 1 rows, site name: core, cell type: INX16
[03/19 11:09:26   217s] Total net length = 5.374e+05 (2.510e+05 2.865e+05) (ext = 3.352e+04)
[03/19 11:09:26   217s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1565.7MB) @(0:03:36 - 0:03:36).
[03/19 11:09:26   217s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1565.7MB
[03/19 11:09:26   217s] *** Finished refinePlace (0:03:36 mem=1565.7M) ***
[03/19 11:09:26   217s] ***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 1565.738M)
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] # Analysis View: default_emulate_view
[03/19 11:09:27   217s] ********** Clock clock Pre-Route Timing Analysis **********
[03/19 11:09:27   217s] Nr. of Subtrees                : 42
[03/19 11:09:27   217s] Nr. of Sinks                   : 1723
[03/19 11:09:27   217s] Nr. of Buffer                  : 143
[03/19 11:09:27   217s] Nr. of Level (including gates) : 6
[03/19 11:09:27   217s] Root Rise Input Tran           : 3(ps)
[03/19 11:09:27   217s] Root Fall Input Tran           : 3(ps)
[03/19 11:09:27   217s] No Driving Cell Specified!
[03/19 11:09:27   217s] Max trig. edge delay at sink(R): U7_banc_registres_reg[5][18]/C 653.9(ps)
[03/19 11:09:27   217s] Min trig. edge delay at sink(R): U4_ex_U1_alu_hilo_reg[40]/C 529.8(ps)
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s]                                  (Actual)               (Required)          
[03/19 11:09:27   217s] Rise Phase Delay               : 529.8~653.9(ps)        0~10(ps)            
[03/19 11:09:27   217s] Fall Phase Delay               : 521.8~682(ps)          0~10(ps)            
[03/19 11:09:27   217s] Trig. Edge Skew                : 124.1(ps)              400(ps)             
[03/19 11:09:27   217s] Rise Skew                      : 124.1(ps)              
[03/19 11:09:27   217s] Fall Skew                      : 160.2(ps)              
[03/19 11:09:27   217s] Max. Rise Buffer Tran.         : 205.1(ps)              200(ps)             
[03/19 11:09:27   217s] Max. Fall Buffer Tran.         : 153.5(ps)              200(ps)             
[03/19 11:09:27   217s] Max. Rise Sink Tran.           : 172.9(ps)              200(ps)             
[03/19 11:09:27   217s] Max. Fall Sink Tran.           : 170.5(ps)              200(ps)             
[03/19 11:09:27   217s] Min. Rise Buffer Tran.         : 53.6(ps)               0(ps)               
[03/19 11:09:27   217s] Min. Fall Buffer Tran.         : 48.8(ps)               0(ps)               
[03/19 11:09:27   217s] Min. Rise Sink Tran.           : 67.5(ps)               0(ps)               
[03/19 11:09:27   217s] Min. Fall Sink Tran.           : 60.3(ps)               0(ps)               
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] view default_emulate_view : skew = 124.1ps (required = 400ps)
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] Generating Clock Analysis Report clock_report/clock.report ....
[03/19 11:09:27   217s] Clock Analysis (CPU Time 0:00:00.1)
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] *** ckSynthesis Opt Latency (cpu=0:00:01.3 real=0:00:02.0 mem=1565.7M) ***
[03/19 11:09:27   217s] ***** Start Refine Placement.....
[03/19 11:09:27   217s] *** Starting refinePlace (0:03:37 mem=1565.7M) ***
[03/19 11:09:27   217s] Total net length = 5.379e+05 (2.513e+05 2.866e+05) (ext = 3.352e+04)
[03/19 11:09:27   217s] Starting refinePlace ...
[03/19 11:09:27   217s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:09:27   217s] default core: bins with density >  0.75 = 39.1 % ( 66 / 169 )
[03/19 11:09:27   217s] Density distribution unevenness ratio = 7.552%
[03/19 11:09:27   217s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 11:09:27   217s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1565.7MB) @(0:03:37 - 0:03:37).
[03/19 11:09:27   217s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:09:27   217s] wireLenOptFixPriorityInst 143 inst fixed
[03/19 11:09:27   217s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:09:27   217s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1565.7MB) @(0:03:37 - 0:03:37).
[03/19 11:09:27   217s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:09:27   217s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1565.7MB
[03/19 11:09:27   217s] Statistics of distance of Instance movement in refine placement:
[03/19 11:09:27   217s]   maximum (X+Y) =         0.00 um
[03/19 11:09:27   217s]   mean    (X+Y) =         0.00 um
[03/19 11:09:27   217s] Total instances moved : 0
[03/19 11:09:27   217s] Summary Report:
[03/19 11:09:27   217s] Instances move: 0 (out of 8765 movable)
[03/19 11:09:27   217s] Mean displacement: 0.00 um
[03/19 11:09:27   217s] Max displacement: 0.00 um 
[03/19 11:09:27   217s] Total net length = 5.379e+05 (2.513e+05 2.866e+05) (ext = 3.352e+04)
[03/19 11:09:27   217s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1565.7MB
[03/19 11:09:27   217s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1565.7MB) @(0:03:37 - 0:03:37).
[03/19 11:09:27   217s] *** Finished refinePlace (0:03:37 mem=1565.7M) ***
[03/19 11:09:27   217s] ***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 1565.738M)
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] # Analysis View: default_emulate_view
[03/19 11:09:27   217s] ********** Clock clock Pre-Route Timing Analysis **********
[03/19 11:09:27   217s] Nr. of Subtrees                : 42
[03/19 11:09:27   217s] Nr. of Sinks                   : 1723
[03/19 11:09:27   217s] Nr. of Buffer                  : 143
[03/19 11:09:27   217s] Nr. of Level (including gates) : 6
[03/19 11:09:27   217s] Root Rise Input Tran           : 3(ps)
[03/19 11:09:27   217s] Root Fall Input Tran           : 3(ps)
[03/19 11:09:27   217s] No Driving Cell Specified!
[03/19 11:09:27   217s] Max trig. edge delay at sink(R): U7_banc_registres_reg[5][18]/C 653.9(ps)
[03/19 11:09:27   217s] Min trig. edge delay at sink(R): U4_ex_U1_alu_hilo_reg[40]/C 529.8(ps)
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s]                                  (Actual)               (Required)          
[03/19 11:09:27   217s] Rise Phase Delay               : 529.8~653.9(ps)        0~10(ps)            
[03/19 11:09:27   217s] Fall Phase Delay               : 521.8~682(ps)          0~10(ps)            
[03/19 11:09:27   217s] Trig. Edge Skew                : 124.1(ps)              400(ps)             
[03/19 11:09:27   217s] Rise Skew                      : 124.1(ps)              
[03/19 11:09:27   217s] Fall Skew                      : 160.2(ps)              
[03/19 11:09:27   217s] Max. Rise Buffer Tran.         : 205.1(ps)              200(ps)             
[03/19 11:09:27   217s] Max. Fall Buffer Tran.         : 153.5(ps)              200(ps)             
[03/19 11:09:27   217s] Max. Rise Sink Tran.           : 172.9(ps)              200(ps)             
[03/19 11:09:27   217s] Max. Fall Sink Tran.           : 170.5(ps)              200(ps)             
[03/19 11:09:27   217s] Min. Rise Buffer Tran.         : 53.6(ps)               0(ps)               
[03/19 11:09:27   217s] Min. Fall Buffer Tran.         : 48.8(ps)               0(ps)               
[03/19 11:09:27   217s] Min. Rise Sink Tran.           : 67.5(ps)               0(ps)               
[03/19 11:09:27   217s] Min. Fall Sink Tran.           : 60.3(ps)               0(ps)               
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] view default_emulate_view : skew = 124.1ps (required = 400ps)
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] Clock Analysis (CPU Time 0:00:00.1)
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] 
[03/19 11:09:27   217s] deselect_all
[03/19 11:09:27   217s] deselect_all
[03/19 11:09:27   217s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:27   217s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:27   218s] route_global_detail
[03/19 11:09:27   218s] 
[03/19 11:09:27   218s] globalDetailRoute
[03/19 11:09:27   218s] 
[03/19 11:09:27   218s] #setNanoRouteMode -drouteAutoStop false
[03/19 11:09:27   218s] #setNanoRouteMode -drouteEndIteration 5
[03/19 11:09:27   218s] #setNanoRouteMode -routeSelectedNetOnly true
[03/19 11:09:27   218s] #setNanoRouteMode -routeWithEco true
[03/19 11:09:27   218s] #setNanoRouteMode -routeWithTimingDriven false
[03/19 11:09:27   218s] #Start globalDetailRoute on Sun Mar 19 11:09:27 2023
[03/19 11:09:27   218s] #
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[03/19 11:09:27   218s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[03/19 11:09:27   218s] #To increase the message display limit, refer to the product command reference manual.
[03/19 11:09:30   220s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/19 11:09:30   220s] #Using multithreading with 8 threads.
[03/19 11:09:30   220s] #Start routing data preparation.
[03/19 11:09:30   220s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/19 11:09:30   220s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/19 11:09:30   220s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/19 11:09:30   220s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/19 11:09:30   220s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/19 11:09:30   221s] #Minimum voltage of a net in the design = 0.000.
[03/19 11:09:30   221s] #Maximum voltage of a net in the design = 1.800.
[03/19 11:09:30   221s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/19 11:09:30   221s] #Voltage range [0.000 - 1.800] has 12084 nets.
[03/19 11:09:30   224s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/19 11:09:30   224s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 11:09:30   224s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 11:09:30   224s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 11:09:30   224s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 11:09:30   224s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/19 11:09:30   224s] #Regenerating Ggrids automatically.
[03/19 11:09:30   224s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/19 11:09:30   224s] #Using automatically generated G-grids.
[03/19 11:09:30   224s] #Done routing data preparation.
[03/19 11:09:30   224s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1103.05 (MB), peak = 1367.61 (MB)
[03/19 11:09:30   224s] #Merging special wires using 8 threads...
[03/19 11:09:31   224s] #reading routing guides ......
[03/19 11:09:31   224s] #Number of eco nets is 0
[03/19 11:09:31   224s] #
[03/19 11:09:31   224s] #Start data preparation...
[03/19 11:09:31   224s] #
[03/19 11:09:31   224s] #Data preparation is done on Sun Mar 19 11:09:31 2023
[03/19 11:09:31   224s] #
[03/19 11:09:31   224s] #Analyzing routing resource...
[03/19 11:09:31   224s] #Routing resource analysis is done on Sun Mar 19 11:09:31 2023
[03/19 11:09:31   224s] #
[03/19 11:09:31   224s] #  Resource Analysis:
[03/19 11:09:31   224s] #
[03/19 11:09:31   224s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/19 11:09:31   224s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/19 11:09:31   224s] #  --------------------------------------------------------------
[03/19 11:09:31   224s] #  Metal 1        H        1001           0        4225    90.34%
[03/19 11:09:31   224s] #  Metal 2        V         976           0        4225     0.00%
[03/19 11:09:31   224s] #  Metal 3        H        1001           0        4225    11.93%
[03/19 11:09:31   224s] #  Metal 4        V         976           0        4225     0.00%
[03/19 11:09:31   224s] #  Metal 5        H        1001           0        4225     0.00%
[03/19 11:09:31   224s] #  Metal 6        V         488           0        4225     0.00%
[03/19 11:09:31   224s] #  --------------------------------------------------------------
[03/19 11:09:31   224s] #  Total                   5443       0.00%  25350    17.05%
[03/19 11:09:31   224s] #
[03/19 11:09:31   224s] #  185 nets (1.53%) with 1 preferred extra spacing.
[03/19 11:09:31   224s] #
[03/19 11:09:31   224s] #
[03/19 11:09:31   224s] #Routing guide is on.
[03/19 11:09:31   224s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1104.52 (MB), peak = 1367.61 (MB)
[03/19 11:09:31   224s] #
[03/19 11:09:31   224s] #start global routing iteration 1...
[03/19 11:09:31   225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.97 (MB), peak = 1367.61 (MB)
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #start global routing iteration 2...
[03/19 11:09:31   225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.09 (MB), peak = 1367.61 (MB)
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #Total number of trivial nets (e.g. < 2 pins) = 443 (skipped).
[03/19 11:09:31   225s] #Total number of selected nets for routing = 185.
[03/19 11:09:31   225s] #Total number of unselected nets (but routable) for routing = 11460 (skipped).
[03/19 11:09:31   225s] #Total number of nets in the design = 12088.
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #11460 skipped nets do not have any wires.
[03/19 11:09:31   225s] #185 routable nets have only global wires.
[03/19 11:09:31   225s] #185 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #Routed net constraints summary:
[03/19 11:09:31   225s] #------------------------------------------------
[03/19 11:09:31   225s] #        Rules   Pref Extra Space   Unconstrained  
[03/19 11:09:31   225s] #------------------------------------------------
[03/19 11:09:31   225s] #      Default                185               0  
[03/19 11:09:31   225s] #------------------------------------------------
[03/19 11:09:31   225s] #        Total                185               0  
[03/19 11:09:31   225s] #------------------------------------------------
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #Routing constraints summary of the whole design:
[03/19 11:09:31   225s] #------------------------------------------------
[03/19 11:09:31   225s] #        Rules   Pref Extra Space   Unconstrained  
[03/19 11:09:31   225s] #------------------------------------------------
[03/19 11:09:31   225s] #      Default                185           11460  
[03/19 11:09:31   225s] #------------------------------------------------
[03/19 11:09:31   225s] #        Total                185           11460  
[03/19 11:09:31   225s] #------------------------------------------------
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #                 OverCon       OverCon       OverCon          
[03/19 11:09:31   225s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/19 11:09:31   225s] #     Layer         (1-2)         (3-4)           (5)   OverCon
[03/19 11:09:31   225s] #  ------------------------------------------------------------
[03/19 11:09:31   225s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 11:09:31   225s] #   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 11:09:31   225s] #   Metal 3     86(2.04%)     23(0.54%)      1(0.02%)   (2.60%)
[03/19 11:09:31   225s] #   Metal 4      1(0.02%)      0(0.00%)      0(0.00%)   (0.02%)
[03/19 11:09:31   225s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 11:09:31   225s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 11:09:31   225s] #  ------------------------------------------------------------
[03/19 11:09:31   225s] #     Total     87(0.39%)     23(0.10%)      1(0.00%)   (0.50%)
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[03/19 11:09:31   225s] #  Overflow after GR: 1.16% H + 0.01% V
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #Complete Global Routing.
[03/19 11:09:31   225s] #Total number of nets with non-default rule or having extra spacing = 185
[03/19 11:09:31   225s] #Total wire length = 51853 um.
[03/19 11:09:31   225s] #Total half perimeter of net bounding box = 32535 um.
[03/19 11:09:31   225s] #Total wire length on LAYER MET1 = 0 um.
[03/19 11:09:31   225s] #Total wire length on LAYER MET2 = 1048 um.
[03/19 11:09:31   225s] #Total wire length on LAYER MET3 = 25354 um.
[03/19 11:09:31   225s] #Total wire length on LAYER MET4 = 19375 um.
[03/19 11:09:31   225s] #Total wire length on LAYER MET5 = 5661 um.
[03/19 11:09:31   225s] #Total wire length on LAYER METTP = 416 um.
[03/19 11:09:31   225s] #Total number of vias = 6385
[03/19 11:09:31   225s] #Up-Via Summary (total 6385):
[03/19 11:09:31   225s] #           
[03/19 11:09:31   225s] #-----------------------
[03/19 11:09:31   225s] #  Metal 1         2078
[03/19 11:09:31   225s] #  Metal 2         1854
[03/19 11:09:31   225s] #  Metal 3         1830
[03/19 11:09:31   225s] #  Metal 4          603
[03/19 11:09:31   225s] #  Metal 5           20
[03/19 11:09:31   225s] #-----------------------
[03/19 11:09:31   225s] #                  6385 
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #Max overcon = 5 tracks.
[03/19 11:09:31   225s] #Total overcon = 0.50%.
[03/19 11:09:31   225s] #Worst layer Gcell overcon rate = 2.60%.
[03/19 11:09:31   225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.25 (MB), peak = 1367.61 (MB)
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1108.30 (MB), peak = 1367.61 (MB)
[03/19 11:09:31   225s] #Start Track Assignment.
[03/19 11:09:31   225s] #Done with 1826 horizontal wires in 1 hboxes and 1228 vertical wires in 1 hboxes.
[03/19 11:09:31   225s] #Done with 226 horizontal wires in 1 hboxes and 133 vertical wires in 1 hboxes.
[03/19 11:09:31   225s] #Complete Track Assignment.
[03/19 11:09:31   225s] #Total number of nets with non-default rule or having extra spacing = 185
[03/19 11:09:31   225s] #Total wire length = 56158 um.
[03/19 11:09:31   225s] #Total half perimeter of net bounding box = 32535 um.
[03/19 11:09:31   225s] #Total wire length on LAYER MET1 = 3154 um.
[03/19 11:09:31   225s] #Total wire length on LAYER MET2 = 1053 um.
[03/19 11:09:31   225s] #Total wire length on LAYER MET3 = 25928 um.
[03/19 11:09:31   225s] #Total wire length on LAYER MET4 = 19415 um.
[03/19 11:09:31   225s] #Total wire length on LAYER MET5 = 6168 um.
[03/19 11:09:31   225s] #Total wire length on LAYER METTP = 440 um.
[03/19 11:09:31   225s] #Total number of vias = 6385
[03/19 11:09:31   225s] #Up-Via Summary (total 6385):
[03/19 11:09:31   225s] #           
[03/19 11:09:31   225s] #-----------------------
[03/19 11:09:31   225s] #  Metal 1         2078
[03/19 11:09:31   225s] #  Metal 2         1854
[03/19 11:09:31   225s] #  Metal 3         1830
[03/19 11:09:31   225s] #  Metal 4          603
[03/19 11:09:31   225s] #  Metal 5           20
[03/19 11:09:31   225s] #-----------------------
[03/19 11:09:31   225s] #                  6385 
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1113.75 (MB), peak = 1367.61 (MB)
[03/19 11:09:31   225s] #
[03/19 11:09:31   225s] #Cpu time = 00:00:05
[03/19 11:09:31   225s] #Elapsed time = 00:00:02
[03/19 11:09:31   225s] #Increased memory = 20.10 (MB)
[03/19 11:09:31   225s] #Total memory = 1113.75 (MB)
[03/19 11:09:31   225s] #Peak memory = 1367.61 (MB)
[03/19 11:09:31   225s] #Using multithreading with 8 threads.
[03/19 11:09:32   225s] #
[03/19 11:09:32   225s] #Start Detail Routing..
[03/19 11:09:32   225s] #start initial detail routing ...
[03/19 11:09:35   243s] # ECO: 0.0% of the total area was rechecked for DRC, and 63.6% required routing.
[03/19 11:09:35   243s] #    number of violations = 0
[03/19 11:09:35   243s] #cpu time = 00:00:17, elapsed time = 00:00:04, memory = 1299.06 (MB), peak = 1367.61 (MB)
[03/19 11:09:35   243s] #start 1st optimization iteration ...
[03/19 11:09:36   243s] #    number of violations = 0
[03/19 11:09:36   243s] #    number of process antenna violations = 4
[03/19 11:09:36   243s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.14 (MB), peak = 1367.61 (MB)
[03/19 11:09:36   243s] #start 2nd optimization iteration ...
[03/19 11:09:36   243s] #    number of violations = 0
[03/19 11:09:36   243s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.14 (MB), peak = 1367.61 (MB)
[03/19 11:09:36   243s] #Complete Detail Routing.
[03/19 11:09:36   243s] #Total number of nets with non-default rule or having extra spacing = 185
[03/19 11:09:36   243s] #Total wire length = 51753 um.
[03/19 11:09:36   243s] #Total half perimeter of net bounding box = 32535 um.
[03/19 11:09:36   243s] #Total wire length on LAYER MET1 = 72 um.
[03/19 11:09:36   243s] #Total wire length on LAYER MET2 = 3543 um.
[03/19 11:09:36   243s] #Total wire length on LAYER MET3 = 27854 um.
[03/19 11:09:36   243s] #Total wire length on LAYER MET4 = 19051 um.
[03/19 11:09:36   243s] #Total wire length on LAYER MET5 = 1137 um.
[03/19 11:09:36   243s] #Total wire length on LAYER METTP = 97 um.
[03/19 11:09:36   243s] #Total number of vias = 6775
[03/19 11:09:36   243s] #Up-Via Summary (total 6775):
[03/19 11:09:36   243s] #           
[03/19 11:09:36   243s] #-----------------------
[03/19 11:09:36   243s] #  Metal 1         2089
[03/19 11:09:36   243s] #  Metal 2         1988
[03/19 11:09:36   243s] #  Metal 3         2157
[03/19 11:09:36   243s] #  Metal 4          536
[03/19 11:09:36   243s] #  Metal 5            5
[03/19 11:09:36   243s] #-----------------------
[03/19 11:09:36   243s] #                  6775 
[03/19 11:09:36   243s] #
[03/19 11:09:36   243s] #Total number of DRC violations = 0
[03/19 11:09:36   243s] #Cpu time = 00:00:18
[03/19 11:09:36   243s] #Elapsed time = 00:00:04
[03/19 11:09:36   243s] #Increased memory = 11.06 (MB)
[03/19 11:09:36   243s] #Total memory = 1124.81 (MB)
[03/19 11:09:36   243s] #Peak memory = 1367.61 (MB)
[03/19 11:09:36   243s] #detailRoute Statistics:
[03/19 11:09:36   243s] #Cpu time = 00:00:18
[03/19 11:09:36   243s] #Elapsed time = 00:00:04
[03/19 11:09:36   243s] #Increased memory = 11.06 (MB)
[03/19 11:09:36   243s] #Total memory = 1124.81 (MB)
[03/19 11:09:36   243s] #Peak memory = 1367.61 (MB)
[03/19 11:09:36   243s] #
[03/19 11:09:36   243s] #globalDetailRoute statistics:
[03/19 11:09:36   243s] #Cpu time = 00:00:26
[03/19 11:09:36   243s] #Elapsed time = 00:00:09
[03/19 11:09:36   243s] #Increased memory = 75.99 (MB)
[03/19 11:09:36   243s] #Total memory = 1107.36 (MB)
[03/19 11:09:36   243s] #Peak memory = 1367.61 (MB)
[03/19 11:09:36   243s] #Number of warnings = 41
[03/19 11:09:36   243s] #Total number of warnings = 41
[03/19 11:09:36   243s] #Number of fails = 0
[03/19 11:09:36   243s] #Total number of fails = 0
[03/19 11:09:36   243s] #Complete globalDetailRoute on Sun Mar 19 11:09:36 2023
[03/19 11:09:36   243s] #
[03/19 11:09:36   243s] deselect_all
[03/19 11:09:36   243s] *** Look For Un-Routed Clock Tree Net ***
[03/19 11:09:36   243s] deselect_all
[03/19 11:09:36   243s] 
[03/19 11:09:36   243s] Routing correlation check
[03/19 11:09:36   243s] ============================================================
[03/19 11:09:36   243s] 
[03/19 11:09:36   243s] Min length threshold value is :: 126 microns
[03/19 11:09:36   243s] 
[03/19 11:09:36   243s] Allowed deviation from route guide is 50%
[03/19 11:09:36   243s] 
[03/19 11:09:36   243s] **WARN: (IMPCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "clock__L4_N2" is 0.756549
[03/19 11:09:36   243s] **WARN: (IMPCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "U3_di_rc_gclk__L2_N1" is 0.751177
[03/19 11:09:36   243s] **WARN: (IMPCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "U4_ex_U1_alu_rc_gclk_6887__L2_N0" is 0.780189
[03/19 11:09:36   243s] **WARN: (IMPCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "U4_ex_U1_alu_rc_gclk__L2_N0" is 0.780288
[03/19 11:09:36   243s] **WARN: (IMPCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "rc_gclk__L2_N5" is 0.613963
[03/19 11:09:36   243s] **WARN: (IMPCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "U2_ei_rc_gclk_1264__L2_N0" is 0.684130
[03/19 11:09:36   243s] 
[03/19 11:09:36   243s] Routing correlation check finished, CPU=0:00:00.0 
[03/19 11:09:36   243s] ============================================================
[03/19 11:09:36   243s] 
[03/19 11:09:36   243s] Wire resistance checks
[03/19 11:09:36   243s] ============================================================
[03/19 11:09:36   243s] Calculating clock delays in preRoute mode...
[03/19 11:09:36   243s] Calculating clock delays in clkRouteOnly mode...
[03/19 11:09:36   243s] Updating RC grid for preRoute extraction ...
[03/19 11:09:36   243s] Initializing multi-corner capacitance tables ... 
[03/19 11:09:36   243s] Initializing multi-corner resistance tables ...
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U2_ei_rc_gclk_1264__L1_N0 has 57.7634 percent resistance deviation between preRoute resistance (61.3612 ohm) and after route resistance (145.279 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14035__L2_N1 has 57.2141 percent resistance deviation between preRoute resistance (227.796 ohm) and after route resistance (532.408 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14041__L1_N0 has 55.3105 percent resistance deviation between preRoute resistance (60.35 ohm) and after route resistance (135.043 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14035__L1_N0 has 55.104 percent resistance deviation between preRoute resistance (54.5889 ohm) and after route resistance (121.59 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14059__L3_N0 has 55.0878 percent resistance deviation between preRoute resistance (529.613 ohm) and after route resistance (1179.22 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net clock__L4_N2 has 53.495 percent resistance deviation between preRoute resistance (292.965 ohm) and after route resistance (629.965 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N5 has 53.4841 percent resistance deviation between preRoute resistance (294.094 ohm) and after route resistance (632.243 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13990__L2_N1 has 53.2984 percent resistance deviation between preRoute resistance (131.998 ohm) and after route resistance (282.641 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14029__L2_N1 has 53.2468 percent resistance deviation between preRoute resistance (256.642 ohm) and after route resistance (548.929 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N7 has 52.8871 percent resistance deviation between preRoute resistance (210.818 ohm) and after route resistance (447.475 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U9_bus_ctrl_rc_gclk__L2_N0 has 52.7489 percent resistance deviation between preRoute resistance (208.085 ohm) and after route resistance (440.382 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14056__L1_N0 has 52.5681 percent resistance deviation between preRoute resistance (64.839 ohm) and after route resistance (136.699 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13981__L2_N1 has 52.4552 percent resistance deviation between preRoute resistance (252.556 ohm) and after route resistance (531.195 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U9_bus_ctrl_rc_gclk__L2_N1 has 52.2363 percent resistance deviation between preRoute resistance (168.672 ohm) and after route resistance (353.14 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13990__L1_N0 has 52.2355 percent resistance deviation between preRoute resistance (106.11 ohm) and after route resistance (222.153 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14050__L2_N0 has 52.0832 percent resistance deviation between preRoute resistance (272.79 ohm) and after route resistance (569.3 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14056__L2_N1 has 52.0025 percent resistance deviation between preRoute resistance (236.354 ohm) and after route resistance (492.43 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U1_pf_rc_gclk__L2_N0 has 51.909 percent resistance deviation between preRoute resistance (380.838 ohm) and after route resistance (791.91 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U2_ei_rc_gclk_1264__L2_N1 has 51.3541 percent resistance deviation between preRoute resistance (195.904 ohm) and after route resistance (402.713 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14017__L3_N0 has 51.2543 percent resistance deviation between preRoute resistance (492.664 ohm) and after route resistance (1010.68 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/19 11:09:36   244s] **WARN: (EMS-27):	Message (IMPCK-6350) has exceeded the current message display limit of 20.
[03/19 11:09:36   244s] To increase the message display limit, refer to the product command reference manual.
[03/19 11:09:36   244s] 
[03/19 11:09:36   244s] Wire resistance checks Finished, CPU=0:00:00.1 
[03/19 11:09:36   244s] ============================================================
[03/19 11:09:36   244s] 
[03/19 11:09:36   244s] # Analysis View: default_emulate_view
[03/19 11:09:36   244s] ********** Clock clock Clk-Route-Only Timing Analysis **********
[03/19 11:09:36   244s] Nr. of Subtrees                : 42
[03/19 11:09:36   244s] Nr. of Sinks                   : 1723
[03/19 11:09:36   244s] Nr. of Buffer                  : 143
[03/19 11:09:36   244s] Nr. of Level (including gates) : 6
[03/19 11:09:36   244s] Root Rise Input Tran           : 3(ps)
[03/19 11:09:36   244s] Root Fall Input Tran           : 3(ps)
[03/19 11:09:36   244s] No Driving Cell Specified!
[03/19 11:09:36   244s] Max trig. edge delay at sink(R): U7_banc_registres_reg[5][18]/C 676.3(ps)
[03/19 11:09:36   244s] Min trig. edge delay at sink(R): U4_ex_U1_alu_hilo_reg[40]/C 547.5(ps)
[03/19 11:09:36   244s] 
[03/19 11:09:36   244s] 
[03/19 11:09:36   244s]                                  (Actual)               (Required)          
[03/19 11:09:36   244s] Rise Phase Delay               : 547.5~676.3(ps)        0~10(ps)            
[03/19 11:09:36   244s] Fall Phase Delay               : 545.2~708.9(ps)        0~10(ps)            
[03/19 11:09:36   244s] Trig. Edge Skew                : 128.8(ps)              400(ps)             
[03/19 11:09:36   244s] Rise Skew                      : 128.8(ps)              
[03/19 11:09:36   244s] Fall Skew                      : 163.7(ps)              
[03/19 11:09:36   244s] Max. Rise Buffer Tran.         : 204.4(ps)              200(ps)             
[03/19 11:09:36   244s] Max. Fall Buffer Tran.         : 154.1(ps)              200(ps)             
[03/19 11:09:36   244s] Max. Rise Sink Tran.           : 175.1(ps)              200(ps)             
[03/19 11:09:36   244s] Max. Fall Sink Tran.           : 172.7(ps)              200(ps)             
[03/19 11:09:36   244s] Min. Rise Buffer Tran.         : 53.7(ps)               0(ps)               
[03/19 11:09:36   244s] Min. Fall Buffer Tran.         : 48.8(ps)               0(ps)               
[03/19 11:09:36   244s] Min. Rise Sink Tran.           : 69.4(ps)               0(ps)               
[03/19 11:09:36   244s] Min. Fall Sink Tran.           : 62(ps)                 0(ps)               
[03/19 11:09:36   244s] 
[03/19 11:09:36   244s] view default_emulate_view : skew = 128.8ps (required = 400ps)
[03/19 11:09:36   244s] 
[03/19 11:09:36   244s] 
[03/19 11:09:36   244s] Clock Analysis (CPU Time 0:00:00.1)
[03/19 11:09:36   244s] 
[03/19 11:09:36   244s] 
[03/19 11:09:36   244s] setting up for view 'default_emulate_view'...
[03/19 11:09:36   244s] Enabling 8 Threads ...
[03/19 11:09:36   244s] Multi-CPU acceleration using 8 CPU(s).
[03/19 11:09:36   244s] Selecting the worst MMMC view of clock tree 'clock' ...
[03/19 11:09:36   244s] resized 0 standard cell(s).
[03/19 11:09:36   244s] inserted 0 standard cell(s).
[03/19 11:09:36   244s] *** Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1647.3M) ***
[03/19 11:09:36   244s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1647.3M) ***
[03/19 11:09:36   244s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:36   244s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:36   244s] deselect_all
[03/19 11:09:36   244s] select_net clock__L4_N3
[03/19 11:09:36   244s] select_net clock__L4_N2
[03/19 11:09:36   244s] select_net clock__L4_N1
[03/19 11:09:36   244s] select_net clock__L4_N0
[03/19 11:09:36   244s] select_net clock__L3_N1
[03/19 11:09:36   244s] select_net clock__L3_N0
[03/19 11:09:36   244s] select_net clock__L2_N6
[03/19 11:09:36   244s] select_net clock__L2_N5
[03/19 11:09:36   244s] select_net clock__L2_N4
[03/19 11:09:36   244s] select_net clock__L2_N3
[03/19 11:09:36   244s] select_net clock__L2_N2
[03/19 11:09:36   244s] select_net clock__L2_N1
[03/19 11:09:36   244s] select_net clock__L2_N0
[03/19 11:09:36   244s] select_net clock__L1_N0
[03/19 11:09:36   244s] select_net U1_pf_rc_gclk__L2_N0
[03/19 11:09:36   244s] select_net U1_pf_rc_gclk__L1_N0
[03/19 11:09:36   244s] select_net U2_ei_rc_gclk__L2_N0
[03/19 11:09:36   244s] select_net U2_ei_rc_gclk__L1_N0
[03/19 11:09:36   244s] select_net U2_ei_rc_gclk_1264__L2_N1
[03/19 11:09:36   244s] select_net U2_ei_rc_gclk_1264__L2_N0
[03/19 11:09:36   244s] select_net U2_ei_rc_gclk_1264__L1_N0
[03/19 11:09:36   244s] select_net U9_bus_ctrl_rc_gclk__L2_N1
[03/19 11:09:36   244s] select_net U9_bus_ctrl_rc_gclk__L2_N0
[03/19 11:09:36   244s] select_net U9_bus_ctrl_rc_gclk__L1_N0
[03/19 11:09:36   244s] select_net U4_ex_U1_alu_rc_gclk__L2_N0
[03/19 11:09:36   244s] select_net U4_ex_U1_alu_rc_gclk__L1_N0
[03/19 11:09:36   244s] select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
[03/19 11:09:36   244s] select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13972__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13972__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13972__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13975__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13975__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13975__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13978__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13978__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13978__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13981__L2_N1
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13981__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13981__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13984__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13984__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13984__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13987__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13987__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13987__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13990__L2_N3
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13990__L2_N2
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13990__L2_N1
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13990__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13990__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13993__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13993__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13993__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13996__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13996__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13996__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13999__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13999__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13999__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14002__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14002__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14002__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14005__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14005__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14005__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14008__L2_N1
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14008__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14008__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14011__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14011__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14011__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14014__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14014__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14014__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14017__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14017__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14017__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14020__L2_N1
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14020__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14020__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14023__L2_N1
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14023__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14023__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14026__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14026__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14026__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14029__L2_N1
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14029__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14029__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14032__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14032__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14032__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14035__L2_N1
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14035__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14035__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14038__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14038__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14038__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14041__L2_N1
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14041__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14041__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14044__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14044__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14044__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14047__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14047__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14047__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14050__L2_N1
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14050__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14050__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14053__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14053__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14053__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14056__L2_N1
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14056__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14056__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14059__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14059__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14059__L1_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk__L3_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk__L2_N0
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk__L1_N0
[03/19 11:09:36   244s] select_net U3_di_rc_gclk__L2_N7
[03/19 11:09:36   244s] select_net U3_di_rc_gclk__L2_N6
[03/19 11:09:36   244s] select_net U3_di_rc_gclk__L2_N5
[03/19 11:09:36   244s] select_net U3_di_rc_gclk__L2_N4
[03/19 11:09:36   244s] select_net U3_di_rc_gclk__L2_N3
[03/19 11:09:36   244s] select_net U3_di_rc_gclk__L2_N2
[03/19 11:09:36   244s] select_net U3_di_rc_gclk__L2_N1
[03/19 11:09:36   244s] select_net U3_di_rc_gclk__L2_N0
[03/19 11:09:36   244s] select_net U3_di_rc_gclk__L1_N0
[03/19 11:09:36   244s] select_net U8_syscop_rc_gclk__L2_N0
[03/19 11:09:36   244s] select_net U8_syscop_rc_gclk__L1_N0
[03/19 11:09:36   244s] select_net U8_syscop_rc_gclk_5742__L2_N0
[03/19 11:09:36   244s] select_net U8_syscop_rc_gclk_5742__L1_N0
[03/19 11:09:36   244s] select_net rc_gclk__L2_N5
[03/19 11:09:36   244s] select_net rc_gclk__L2_N4
[03/19 11:09:36   244s] select_net rc_gclk__L2_N3
[03/19 11:09:36   244s] select_net rc_gclk__L2_N2
[03/19 11:09:36   244s] select_net rc_gclk__L2_N1
[03/19 11:09:36   244s] select_net rc_gclk__L2_N0
[03/19 11:09:36   244s] select_net rc_gclk__L1_N0
[03/19 11:09:36   244s] select_net clock
[03/19 11:09:36   244s] select_net U1_pf_rc_gclk
[03/19 11:09:36   244s] select_net U2_ei_rc_gclk
[03/19 11:09:36   244s] select_net U2_ei_rc_gclk_1264
[03/19 11:09:36   244s] select_net U3_di_rc_gclk
[03/19 11:09:36   244s] select_net U4_ex_U1_alu_rc_gclk
[03/19 11:09:36   244s] select_net U4_ex_U1_alu_rc_gclk_6887
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13972
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13975
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13978
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13981
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13984
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13987
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13990
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13993
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13996
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_13999
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14002
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14005
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14008
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14011
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14014
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14017
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14020
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14023
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14026
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14029
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14032
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14035
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14038
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14041
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14044
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14047
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14050
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14053
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14056
[03/19 11:09:36   244s] select_net U7_banc_rc_gclk_14059
[03/19 11:09:36   244s] select_net U8_syscop_rc_gclk
[03/19 11:09:36   244s] select_net U8_syscop_rc_gclk_5742
[03/19 11:09:36   244s] select_net U9_bus_ctrl_rc_gclk
[03/19 11:09:36   244s] select_net rc_gclk
[03/19 11:09:36   244s] deselect_all
[03/19 11:09:36   244s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:36   244s] 
[03/19 11:09:36   244s] None of the clock tree buffers/gates are modified by the skew optimization.
[03/19 11:09:36   244s] 
[03/19 11:09:36   244s] Switching to the default view 'default_emulate_view' ...
[03/19 11:09:37   244s] 
[03/19 11:09:37   244s] *** None of the buffer chains at roots are modified by the fine-tune process.
[03/19 11:09:37   244s] 
[03/19 11:09:37   244s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:37   244s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:37   244s] deselect_all
[03/19 11:09:37   244s] select_net clock__L4_N3
[03/19 11:09:37   244s] select_net clock__L4_N2
[03/19 11:09:37   244s] select_net clock__L4_N1
[03/19 11:09:37   244s] select_net clock__L4_N0
[03/19 11:09:37   244s] select_net clock__L3_N1
[03/19 11:09:37   244s] select_net clock__L3_N0
[03/19 11:09:37   244s] select_net clock__L2_N6
[03/19 11:09:37   244s] select_net clock__L2_N5
[03/19 11:09:37   244s] select_net clock__L2_N4
[03/19 11:09:37   244s] select_net clock__L2_N3
[03/19 11:09:37   244s] select_net clock__L2_N2
[03/19 11:09:37   244s] select_net clock__L2_N1
[03/19 11:09:37   244s] select_net clock__L2_N0
[03/19 11:09:37   244s] select_net clock__L1_N0
[03/19 11:09:37   244s] select_net U1_pf_rc_gclk__L2_N0
[03/19 11:09:37   244s] select_net U1_pf_rc_gclk__L1_N0
[03/19 11:09:37   244s] select_net U2_ei_rc_gclk__L2_N0
[03/19 11:09:37   244s] select_net U2_ei_rc_gclk__L1_N0
[03/19 11:09:37   244s] select_net U2_ei_rc_gclk_1264__L2_N1
[03/19 11:09:37   244s] select_net U2_ei_rc_gclk_1264__L2_N0
[03/19 11:09:37   244s] select_net U2_ei_rc_gclk_1264__L1_N0
[03/19 11:09:37   244s] select_net U9_bus_ctrl_rc_gclk__L2_N1
[03/19 11:09:37   244s] select_net U9_bus_ctrl_rc_gclk__L2_N0
[03/19 11:09:37   244s] select_net U9_bus_ctrl_rc_gclk__L1_N0
[03/19 11:09:37   244s] select_net U4_ex_U1_alu_rc_gclk__L2_N0
[03/19 11:09:37   244s] select_net U4_ex_U1_alu_rc_gclk__L1_N0
[03/19 11:09:37   244s] select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
[03/19 11:09:37   244s] select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13972__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13972__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13972__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13975__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13975__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13975__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13978__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13978__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13978__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13981__L2_N1
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13981__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13981__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13984__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13984__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13984__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13987__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13987__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13987__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13990__L2_N3
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13990__L2_N2
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13990__L2_N1
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13990__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13990__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13993__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13993__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13993__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13996__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13996__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13996__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13999__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13999__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_13999__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14002__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14002__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14002__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14005__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14005__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14005__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14008__L2_N1
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14008__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14008__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14011__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14011__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14011__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14014__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14014__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14014__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14017__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14017__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14017__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14020__L2_N1
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14020__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14020__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14023__L2_N1
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14023__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14023__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14026__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14026__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14026__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14029__L2_N1
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14029__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14029__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14032__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14032__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14032__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14035__L2_N1
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14035__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14035__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14038__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14038__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14038__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14041__L2_N1
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14041__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14041__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14044__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14044__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14044__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14047__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14047__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14047__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14050__L2_N1
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14050__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14050__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14053__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14053__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14053__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14056__L2_N1
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14056__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14056__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14059__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14059__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk_14059__L1_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk__L3_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk__L2_N0
[03/19 11:09:37   244s] select_net U7_banc_rc_gclk__L1_N0
[03/19 11:09:37   244s] select_net U3_di_rc_gclk__L2_N7
[03/19 11:09:37   244s] select_net U3_di_rc_gclk__L2_N6
[03/19 11:09:37   244s] select_net U3_di_rc_gclk__L2_N5
[03/19 11:09:37   244s] select_net U3_di_rc_gclk__L2_N4
[03/19 11:09:37   244s] select_net U3_di_rc_gclk__L2_N3
[03/19 11:09:37   244s] select_net U3_di_rc_gclk__L2_N2
[03/19 11:09:37   244s] select_net U3_di_rc_gclk__L2_N1
[03/19 11:09:37   244s] select_net U3_di_rc_gclk__L2_N0
[03/19 11:09:37   244s] select_net U3_di_rc_gclk__L1_N0
[03/19 11:09:37   244s] select_net U8_syscop_rc_gclk__L2_N0
[03/19 11:09:37   244s] select_net U8_syscop_rc_gclk__L1_N0
[03/19 11:09:37   244s] select_net U8_syscop_rc_gclk_5742__L2_N0
[03/19 11:09:37   244s] select_net U8_syscop_rc_gclk_5742__L1_N0
[03/19 11:09:37   244s] select_net rc_gclk__L2_N5
[03/19 11:09:37   244s] select_net rc_gclk__L2_N4
[03/19 11:09:37   244s] select_net rc_gclk__L2_N3
[03/19 11:09:37   244s] select_net rc_gclk__L2_N2
[03/19 11:09:37   244s] select_net rc_gclk__L2_N1
[03/19 11:09:37   244s] select_net rc_gclk__L2_N0
[03/19 11:09:37   244s] select_net rc_gclk__L1_N0
[03/19 11:09:37   245s] select_net clock
[03/19 11:09:37   245s] select_net U1_pf_rc_gclk
[03/19 11:09:37   245s] select_net U2_ei_rc_gclk
[03/19 11:09:37   245s] select_net U2_ei_rc_gclk_1264
[03/19 11:09:37   245s] select_net U3_di_rc_gclk
[03/19 11:09:37   245s] select_net U4_ex_U1_alu_rc_gclk
[03/19 11:09:37   245s] select_net U4_ex_U1_alu_rc_gclk_6887
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_13972
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_13975
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_13978
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_13981
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_13984
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_13987
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_13990
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_13993
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_13996
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_13999
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14002
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14005
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14008
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14011
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14014
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14017
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14020
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14023
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14026
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14029
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14032
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14035
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14038
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14041
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14044
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14047
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14050
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14053
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14056
[03/19 11:09:37   245s] select_net U7_banc_rc_gclk_14059
[03/19 11:09:37   245s] select_net U8_syscop_rc_gclk
[03/19 11:09:37   245s] select_net U8_syscop_rc_gclk_5742
[03/19 11:09:37   245s] select_net U9_bus_ctrl_rc_gclk
[03/19 11:09:37   245s] select_net rc_gclk
[03/19 11:09:37   245s] deselect_all
[03/19 11:09:37   245s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:37   245s] *** Look For Reconvergent Clock Component ***
[03/19 11:09:37   245s] The clock tree clock has no reconvergent cell.
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s] # Analysis View: default_emulate_view
[03/19 11:09:37   245s] ********** Clock clock Clk-Route-Only Timing Analysis **********
[03/19 11:09:37   245s] Nr. of Subtrees                : 42
[03/19 11:09:37   245s] Nr. of Sinks                   : 1723
[03/19 11:09:37   245s] Nr. of Buffer                  : 143
[03/19 11:09:37   245s] Nr. of Level (including gates) : 6
[03/19 11:09:37   245s] Root Rise Input Tran           : 3(ps)
[03/19 11:09:37   245s] Root Fall Input Tran           : 3(ps)
[03/19 11:09:37   245s] No Driving Cell Specified!
[03/19 11:09:37   245s] Max trig. edge delay at sink(R): U7_banc_registres_reg[5][18]/C 676.3(ps)
[03/19 11:09:37   245s] Min trig. edge delay at sink(R): U4_ex_U1_alu_hilo_reg[40]/C 547.5(ps)
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s]                                  (Actual)               (Required)          
[03/19 11:09:37   245s] Rise Phase Delay               : 547.5~676.3(ps)        0~10(ps)            
[03/19 11:09:37   245s] Fall Phase Delay               : 545.2~708.9(ps)        0~10(ps)            
[03/19 11:09:37   245s] Trig. Edge Skew                : 128.8(ps)              400(ps)             
[03/19 11:09:37   245s] Rise Skew                      : 128.8(ps)              
[03/19 11:09:37   245s] Fall Skew                      : 163.7(ps)              
[03/19 11:09:37   245s] Max. Rise Buffer Tran.         : 204.4(ps)              200(ps)             
[03/19 11:09:37   245s] Max. Fall Buffer Tran.         : 154.1(ps)              200(ps)             
[03/19 11:09:37   245s] Max. Rise Sink Tran.           : 175.1(ps)              200(ps)             
[03/19 11:09:37   245s] Max. Fall Sink Tran.           : 172.7(ps)              200(ps)             
[03/19 11:09:37   245s] Min. Rise Buffer Tran.         : 53.7(ps)               0(ps)               
[03/19 11:09:37   245s] Min. Fall Buffer Tran.         : 48.8(ps)               0(ps)               
[03/19 11:09:37   245s] Min. Rise Sink Tran.           : 69.4(ps)               0(ps)               
[03/19 11:09:37   245s] Min. Fall Sink Tran.           : 62(ps)                 0(ps)               
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s] view default_emulate_view : skew = 128.8ps (required = 400ps)
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s] Clock clock has been routed. Routing guide will not be generated.
[03/19 11:09:37   245s] Generating Clock Analysis Report clock_report/clock.report ....
[03/19 11:09:37   245s] Generating Clock Routing Guide minimips.rguide ....
[03/19 11:09:37   245s] Clock Analysis (CPU Time 0:00:00.1)
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s] Clock gating checks
[03/19 11:09:37   245s] ============================================================
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s] Clock gating Checks Finished, CPU=0:00:00.0 
[03/19 11:09:37   245s] ============================================================
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s] #############################################################################
[03/19 11:09:37   245s] #
[03/19 11:09:37   245s] # Summary of During-Synthesis Checks
[03/19 11:09:37   245s] #
[03/19 11:09:37   245s] #############################################################################
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s] Types of Check                                    :          Number of warnings
[03/19 11:09:37   245s] ----------------------------------------------------------------------------
[03/19 11:09:37   245s] 
[03/19 11:09:37   245s] Check RefinePlacement move distance               :          310
[03/19 11:09:37   245s] Check route layer follows preference              :          0
[03/19 11:09:37   245s] Check route follows guide                         :          6
[03/19 11:09:37   245s] clock gating checks                               :          0
[03/19 11:09:37   245s] Wire resistance checks                            :          90
[03/19 11:09:37   245s] 
[03/19 11:09:38   245s] *** End ckSynthesis (cpu=0:01:16, real=0:00:59.0, mem=1651.0M) ***
[03/19 11:09:38   245s] <clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
[03/19 11:09:38   245s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/19 11:09:38   245s] <clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
[03/19 11:09:38   245s] **WARN: (IMPCK-8086):	The command ckECO is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/19 11:09:38   245s] Redoing specifyClockTree ...
[03/19 11:09:38   245s] Checking spec file integrity...
[03/19 11:09:38   245s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[03/19 11:09:38   245s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[03/19 11:09:38   245s] List of valid cells: BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 
[03/19 11:09:38   245s] ***** Doing trialRoute -handlePreroute.
[03/19 11:09:38   245s] 
[03/19 11:09:38   245s] eval_legacy { trialRoute -handlePreRoute }
[03/19 11:09:38   245s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/19 11:09:38   245s] Set wireMPool w/ noThreadCheck
[03/19 11:09:38   245s] *** Starting trialRoute (mem=1651.0M) ***
[03/19 11:09:38   245s] 
[03/19 11:09:38   245s] Using hname+ instead name for net compare
[03/19 11:09:38   245s] Activating lazyNetListOrdering
[03/19 11:09:38   246s] There are 0 guide points passed to route_trial for fixed pins.
[03/19 11:09:38   246s] There are 0 guide points passed to route_trial for pinGroup/netGroup/pinGuide pins.
[03/19 11:09:38   246s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[03/19 11:09:38   246s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1651.0M)
[03/19 11:09:38   246s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[03/19 11:09:38   246s] 
[03/19 11:09:38   246s] Nr of prerouted/Fixed nets = 185
[03/19 11:09:38   246s] There are 185 nets with 1 extra space.
[03/19 11:09:38   246s] Starting trMTUpdateAllNetBoxWithoutSpr in MT mode ...
[03/19 11:09:38   246s] routingBox: (0 0) (614880 611220)
[03/19 11:09:38   246s] coreBox:    (3150 3050) (611730 608170)
[03/19 11:09:38   246s] There are 185 prerouted nets with extraSpace.
[03/19 11:09:38   246s] Number of multi-gpin terms=2283, multi-gpins=5121, moved blk term=0/0
[03/19 11:09:38   246s] 
[03/19 11:09:38   246s] Phase 1a route (cpu=0:00:00.2 real=0:00:00.2 mem=1651.0M):
[03/19 11:09:38   246s] Est net length = 6.102e+05um = 2.921e+05H + 3.181e+05V
[03/19 11:09:38   246s] Usage: (37.1%H 40.0%V) = (4.434e+05um 5.922e+05um) = (140581 121349)
[03/19 11:09:38   246s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[03/19 11:09:38   246s] Overflow: 1264 = 737 (3.00% H) + 527 (2.14% V)
[03/19 11:09:38   246s] 
[03/19 11:09:38   246s] Phase 1b route (cpu=0:00:00.1 real=0:00:00.1 mem=1651.0M):
[03/19 11:09:38   246s] Usage: (37.0%H 40.0%V) = (4.424e+05um 5.922e+05um) = (140267 121347)
[03/19 11:09:38   246s] Overflow: 1136 = 647 (2.63% H) + 489 (1.99% V)
[03/19 11:09:38   246s] 
[03/19 11:09:38   246s] Phase 1c route (cpu=0:00:00.1 real=0:00:00.1 mem=1651.0M):
[03/19 11:09:38   246s] Usage: (36.9%H 40.1%V) = (4.418e+05um 5.922e+05um) = (140074 121353)
[03/19 11:09:38   246s] Overflow: 1046 = 611 (2.49% H) + 435 (1.77% V)
[03/19 11:09:38   246s] 
[03/19 11:09:38   246s] Phase 1d route (cpu=0:00:00.1 real=0:00:00.1 mem=1651.0M):
[03/19 11:09:38   246s] Usage: (37.0%H 40.1%V) = (4.423e+05um 5.931e+05um) = (140243 121531)
[03/19 11:09:38   246s] Overflow: 803 = 486 (1.98% H) + 317 (1.29% V)
[03/19 11:09:38   246s] 
[03/19 11:09:38   246s] Phase 1a-1d Overflow: 1.98% H + 1.29% V (0:00:00.4 1651.0M)
[03/19 11:09:38   246s] 
[03/19 11:09:38   246s] 
[03/19 11:09:39   246s] Phase 1e route (cpu=0:00:00.1 real=0:00:00.1 mem=1651.0M):
[03/19 11:09:39   246s] Usage: (36.7%H 41.1%V) = (4.384e+05um 6.076e+05um) = (138991 124506)
[03/19 11:09:39   246s] Overflow: 598 = 368 (1.50% H) + 230 (0.93% V)
[03/19 11:09:39   246s] 
[03/19 11:09:39   246s] Phase 1f route (cpu=0:00:00.1 real=0:00:00.1 mem=1651.0M):
[03/19 11:09:39   246s] Usage: (36.6%H 41.4%V) = (4.378e+05um 6.121e+05um) = (138805 125448)
[03/19 11:09:39   246s] Overflow: 480 = 318 (1.30% H) + 162 (0.66% V)
[03/19 11:09:39   246s] 
[03/19 11:09:39   246s] Congestion distribution:
[03/19 11:09:39   246s] 
[03/19 11:09:39   246s] Remain	cntH		cntV
[03/19 11:09:39   246s] --------------------------------------
[03/19 11:09:39   246s]  -5:	15	 0.06%	7	 0.03%
[03/19 11:09:39   246s]  -4:	12	 0.05%	12	 0.05%
[03/19 11:09:39   246s]  -3:	44	 0.18%	17	 0.07%
[03/19 11:09:39   246s]  -2:	72	 0.29%	25	 0.10%
[03/19 11:09:39   246s]  -1:	79	 0.32%	56	 0.23%
[03/19 11:09:39   246s] --------------------------------------
[03/19 11:09:39   246s]   0:	291	 1.18%	524	 2.13%
[03/19 11:09:39   246s]   1:	288	 1.17%	659	 2.68%
[03/19 11:09:39   246s]   2:	333	 1.36%	724	 2.95%
[03/19 11:09:39   246s]   3:	468	 1.90%	1104	 4.49%
[03/19 11:09:39   246s]   4:	691	 2.81%	1881	 7.66%
[03/19 11:09:39   246s]   5:	22277	90.67%	19561	79.61%
[03/19 11:09:39   246s] 
[03/19 11:09:39   246s] 
[03/19 11:09:39   246s] Phase 1e-1f Overflow: 1.30% H + 0.66% V (0:00:00.2 1651.0M)
[03/19 11:09:39   246s] 
[03/19 11:09:39   246s] Global route (cpu=0.6s real=0.6s 1651.0M)
[03/19 11:09:39   246s] Updating RC grid for preRoute extraction ...
[03/19 11:09:39   246s] Initializing multi-corner capacitance tables ... 
[03/19 11:09:39   246s] Initializing multi-corner resistance tables ...
[03/19 11:09:39   247s] There are 185 prerouted nets with extraSpace.
[03/19 11:09:39   247s] 
[03/19 11:09:39   247s] 
[03/19 11:09:39   247s] *** After '-updateRemainTrks' operation: 
[03/19 11:09:39   247s] 
[03/19 11:09:39   247s] Usage: (39.0%H 44.6%V) = (4.670e+05um 6.592e+05um) = (148049 135084)
[03/19 11:09:39   247s] Overflow: 1262 = 542 (2.21% H) + 720 (2.93% V)
[03/19 11:09:39   247s] 
[03/19 11:09:39   247s] Phase 1l Overflow: 2.21% H + 2.93% V (0:00:00.7 1659.0M)
[03/19 11:09:39   247s] 
[03/19 11:09:39   247s] 
[03/19 11:09:39   247s] Congestion distribution:
[03/19 11:09:39   247s] 
[03/19 11:09:39   247s] Remain	cntH		cntV
[03/19 11:09:39   247s] --------------------------------------
[03/19 11:09:39   247s]  -5:	33	 0.13%	25	 0.10%
[03/19 11:09:39   247s]  -4:	34	 0.14%	19	 0.08%
[03/19 11:09:39   247s]  -3:	57	 0.23%	55	 0.22%
[03/19 11:09:39   247s]  -2:	102	 0.42%	132	 0.54%
[03/19 11:09:39   247s]  -1:	149	 0.61%	341	 1.39%
[03/19 11:09:39   247s] --------------------------------------
[03/19 11:09:39   247s]   0:	307	 1.25%	728	 2.96%
[03/19 11:09:39   247s]   1:	360	 1.47%	723	 2.94%
[03/19 11:09:39   247s]   2:	437	 1.78%	933	 3.80%
[03/19 11:09:39   247s]   3:	570	 2.32%	1384	 5.63%
[03/19 11:09:39   247s]   4:	826	 3.36%	1848	 7.52%
[03/19 11:09:39   247s]   5:	21695	88.30%	18382	74.81%
[03/19 11:09:39   247s] 
[03/19 11:09:39   247s] Starting trMTInitAdjWires in MT mode ...
[03/19 11:09:39   247s] Set wireMPool w/ threadCheck
[03/19 11:09:39   247s] Set wireMPool w/ noThreadCheck
[03/19 11:09:39   247s] 
[03/19 11:09:39   247s] *** Completed Phase 1 route (cpu=0:00:01.6 real=0:00:01.5 1659.0M) ***
[03/19 11:09:39   247s] 
[03/19 11:09:39   247s] Using trMTFlushLazyWireDel= 1
[03/19 11:09:39   247s] Not using mpools for CRoute
[03/19 11:09:39   247s] Activating useFastCRoute= 1 in phase 2a.
[03/19 11:09:40   248s] Starting trMTDtrRoute1CleanupA in MT mode ...
[03/19 11:09:40   248s] Set wireMPool w/ threadCheck
[03/19 11:09:40   248s] Set wireMPool w/ noThreadCheck
[03/19 11:09:40   248s] Phase 2a (cpu=0:00:00.6 real=0:00:00.4 mem=1659.0M)
[03/19 11:09:40   248s] Not using mpools for CRoute
[03/19 11:09:40   248s] Activating useFastCRoute= 1 in phase 2b.
[03/19 11:09:40   248s] Phase 2b (cpu=0:00:00.5 real=0:00:00.4 mem=1659.0M)
[03/19 11:09:40   248s] Starting trMTDtrRoute1CleanupB in MT mode ...
[03/19 11:09:40   248s] Set wireMPool w/ threadCheck
[03/19 11:09:40   249s] Set wireMPool w/ noThreadCheck
[03/19 11:09:40   249s] Cleanup real= 0:00:00.1
[03/19 11:09:40   249s] Phase 2 total (cpu=0:00:01.8 real=0:00:00.8 mem=1659.0M)
[03/19 11:09:40   249s] 
[03/19 11:09:40   249s] Total length: 7.072e+05um, number of vias: 102671
[03/19 11:09:40   249s] M1(H) length: 7.393e+01um, number of vias: 41242
[03/19 11:09:40   249s] M2(V) length: 1.729e+05um, number of vias: 37263
[03/19 11:09:40   249s] M3(H) length: 1.986e+05um, number of vias: 15272
[03/19 11:09:40   249s] M4(V) length: 1.859e+05um, number of vias: 7739
[03/19 11:09:40   249s] M5(H) length: 1.202e+05um, number of vias: 1155
[03/19 11:09:40   249s] M6(V) length: 2.962e+04um
[03/19 11:09:40   249s] *** Completed Phase 2 route (cpu=0:00:01.8 real=0:00:00.9 1659.0M) ***
[03/19 11:09:40   249s] Skipping QALenRecalc
[03/19 11:09:40   249s] 
[03/19 11:09:40   249s] Starting trMTMoveCellTermsToMSLayer in MT mode ...
[03/19 11:09:40   249s] Set wireMPool w/ threadCheck
[03/19 11:09:40   249s] Set wireMPool w/ noThreadCheck
[03/19 11:09:40   249s] Starting trMTConvertWiresToNewViaCode in MT mode ...
[03/19 11:09:40   249s] *** Finished all Phases (cpu=0:00:03.5 mem=1659.0M) ***
[03/19 11:09:40   249s] trMTFlushLazyWireDel was already disabled
[03/19 11:09:40   249s] Starting trMTSprFixZeroViaCodes in MT mode ...
[03/19 11:09:40   249s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[03/19 11:09:40   249s] Starting trMTRemoveAntenna in MT mode ...
[03/19 11:09:40   249s] Set wireMPool w/ threadCheck
[03/19 11:09:40   249s] Set wireMPool w/ noThreadCheck
[03/19 11:09:40   249s] TrialRoute+GlbRouteEst total runtime= +0:00:02.4 = 0:00:02.6
[03/19 11:09:40   249s] Peak Memory Usage was 1659.0M 
[03/19 11:09:40   249s]   TrialRoute full (called once) runtime= 0:00:02.4
[03/19 11:09:40   249s]   GlbRouteEst (called 2x) runtime= 0:00:00.2
[03/19 11:09:40   249s] *** Finished trialRoute (cpu=0:00:03.6 real=0:00:02.4 mem=[03/19 11:09:40   249s] Set wireMPool w/ threadCheck
1659.0M) ***
[03/19 11:09:40   249s] 
[03/19 11:09:40   249s] Extraction called for design 'minimips' of instances=14373 and nets=12088 using extraction engine 'preRoute' .
[03/19 11:09:40   249s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/19 11:09:40   249s] Type 'man IMPEXT-3530' for more detail.
[03/19 11:09:40   249s] PreRoute RC Extraction called for design minimips.
[03/19 11:09:40   249s] RC Extraction called in multi-corner(1) mode.
[03/19 11:09:40   249s] RCMode: PreRoute
[03/19 11:09:40   249s]       RC Corner Indexes            0   
[03/19 11:09:40   249s] Capacitance Scaling Factor   : 1.00000 
[03/19 11:09:40   249s] Resistance Scaling Factor    : 1.00000 
[03/19 11:09:40   249s] Clock Cap. Scaling Factor    : 1.00000 
[03/19 11:09:40   249s] Clock Res. Scaling Factor    : 1.00000 
[03/19 11:09:40   249s] Shrink Factor                : 1.00000
[03/19 11:09:40   249s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/19 11:09:40   249s] Using capacitance table file ...
[03/19 11:09:40   249s] Updating RC grid for preRoute extraction ...
[03/19 11:09:40   249s] Initializing multi-corner capacitance tables ... 
[03/19 11:09:40   249s] Initializing multi-corner resistance tables ...
[03/19 11:09:40   249s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1659.016M)
[03/19 11:09:40   249s] setting up for view 'default_emulate_view'...
[03/19 11:09:40   249s] 
[03/19 11:09:40   249s] # Analysis View: default_emulate_view
[03/19 11:09:40   249s] ********** Clock clock Post-CTS Timing Analysis **********
[03/19 11:09:40   249s] Nr. of Subtrees                : 42
[03/19 11:09:40   249s] Nr. of Sinks                   : 1723
[03/19 11:09:40   249s] Nr. of Buffer                  : 143
[03/19 11:09:40   249s] Nr. of Level (including gates) : 6
[03/19 11:09:40   249s] Root Rise Input Tran           : 3(ps)
[03/19 11:09:40   249s] Root Fall Input Tran           : 3(ps)
[03/19 11:09:40   249s] No Driving Cell Specified!
[03/19 11:09:40   249s] Max trig. edge delay at sink(R): U3_di_DI_adr_reg[24]/C 489.8(ps)
[03/19 11:09:40   249s] Min trig. edge delay at sink(R): U2_ei_EI_adr_reg[27]/C 347.8(ps)
[03/19 11:09:40   249s] 
[03/19 11:09:40   249s] 
[03/19 11:09:40   249s]                                  (Actual)               (Required)          
[03/19 11:09:40   249s] Rise Phase Delay               : 347.8~489.8(ps)        0~10(ps)            
[03/19 11:09:40   249s] Fall Phase Delay               : 387.6~545.3(ps)        0~10(ps)            
[03/19 11:09:40   249s] Trig. Edge Skew                : 142(ps)                400(ps)             
[03/19 11:09:40   249s] Rise Skew                      : 142(ps)                
[03/19 11:09:40   249s] Fall Skew                      : 157.7(ps)              
[03/19 11:09:40   249s] Max. Rise Buffer Tran.         : 140(ps)                200(ps)             
[03/19 11:09:40   249s] Max. Fall Buffer Tran.         : 117.1(ps)              200(ps)             
[03/19 11:09:40   249s] Max. Rise Sink Tran.           : 118.8(ps)              200(ps)             
[03/19 11:09:40   249s] Max. Fall Sink Tran.           : 116.7(ps)              200(ps)             
[03/19 11:09:40   249s] Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
[03/19 11:09:40   249s] Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
[03/19 11:09:40   249s] Min. Rise Sink Tran.           : 39.9(ps)               0(ps)               
[03/19 11:09:40   249s] Min. Fall Sink Tran.           : 35.6(ps)               0(ps)               
[03/19 11:09:40   249s] 
[03/19 11:09:40   249s] view default_emulate_view : skew = 142ps (required = 400ps)
[03/19 11:09:40   249s] 
[03/19 11:09:40   249s] 
[03/19 11:09:40   249s] Clock Analysis (CPU Time 0:00:00.1)
[03/19 11:09:40   249s] 
[03/19 11:09:40   249s] 
[03/19 11:09:40   249s] Switching to the default view 'default_emulate_view' ...
[03/19 11:09:41   249s] Enabling 8 Threads ...
[03/19 11:09:41   249s] Multi-CPU acceleration using 8 CPU(s).
[03/19 11:09:41   250s] *** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=1659.0M) ***
[03/19 11:09:41   250s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:41   250s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:41   250s] deselect_all
[03/19 11:09:41   250s] select_net clock__L4_N3
[03/19 11:09:41   250s] select_net clock__L4_N2
[03/19 11:09:41   250s] select_net clock__L4_N1
[03/19 11:09:41   250s] select_net clock__L4_N0
[03/19 11:09:41   250s] select_net clock__L3_N1
[03/19 11:09:41   250s] select_net clock__L3_N0
[03/19 11:09:41   250s] select_net clock__L2_N6
[03/19 11:09:41   250s] select_net clock__L2_N5
[03/19 11:09:41   250s] select_net clock__L2_N4
[03/19 11:09:41   250s] select_net clock__L2_N3
[03/19 11:09:41   250s] select_net clock__L2_N2
[03/19 11:09:41   250s] select_net clock__L2_N1
[03/19 11:09:41   250s] select_net clock__L2_N0
[03/19 11:09:41   250s] select_net clock__L1_N0
[03/19 11:09:41   250s] select_net U1_pf_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U1_pf_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk_1264__L2_N1
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk_1264__L2_N0
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk_1264__L1_N0
[03/19 11:09:41   250s] select_net U9_bus_ctrl_rc_gclk__L2_N1
[03/19 11:09:41   250s] select_net U9_bus_ctrl_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U9_bus_ctrl_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U4_ex_U1_alu_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U4_ex_U1_alu_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
[03/19 11:09:41   250s] select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13972__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13972__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13972__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13975__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13975__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13975__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13978__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13978__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13978__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13981__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13981__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13981__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13984__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13984__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13984__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13987__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13987__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13987__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13990__L2_N3
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13990__L2_N2
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13990__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13990__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13990__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13993__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13993__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13993__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13996__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13996__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13996__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13999__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13999__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13999__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14002__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14002__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14002__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14005__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14005__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14005__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14008__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14008__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14008__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14011__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14011__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14011__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14014__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14014__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14014__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14017__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14017__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14017__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14020__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14020__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14020__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14023__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14023__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14023__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14026__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14026__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14026__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14029__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14029__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14029__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14032__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14032__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14032__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14035__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14035__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14035__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14038__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14038__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14038__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14041__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14041__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14041__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14044__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14044__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14044__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14047__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14047__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14047__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14050__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14050__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14050__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14053__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14053__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14053__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14056__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14056__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14056__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14059__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14059__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14059__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N7
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N6
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N5
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N4
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N3
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N2
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N1
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U8_syscop_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U8_syscop_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U8_syscop_rc_gclk_5742__L2_N0
[03/19 11:09:41   250s] select_net U8_syscop_rc_gclk_5742__L1_N0
[03/19 11:09:41   250s] select_net rc_gclk__L2_N5
[03/19 11:09:41   250s] select_net rc_gclk__L2_N4
[03/19 11:09:41   250s] select_net rc_gclk__L2_N3
[03/19 11:09:41   250s] select_net rc_gclk__L2_N2
[03/19 11:09:41   250s] select_net rc_gclk__L2_N1
[03/19 11:09:41   250s] select_net rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net clock
[03/19 11:09:41   250s] select_net U1_pf_rc_gclk
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk_1264
[03/19 11:09:41   250s] select_net U3_di_rc_gclk
[03/19 11:09:41   250s] select_net U4_ex_U1_alu_rc_gclk
[03/19 11:09:41   250s] select_net U4_ex_U1_alu_rc_gclk_6887
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13972
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13975
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13978
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13981
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13984
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13987
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13990
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13993
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13996
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13999
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14002
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14005
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14008
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14011
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14014
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14017
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14020
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14023
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14026
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14029
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14032
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14035
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14038
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14041
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14044
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14047
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14050
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14053
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14056
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14059
[03/19 11:09:41   250s] select_net U8_syscop_rc_gclk
[03/19 11:09:41   250s] select_net U8_syscop_rc_gclk_5742
[03/19 11:09:41   250s] select_net U9_bus_ctrl_rc_gclk
[03/19 11:09:41   250s] select_net rc_gclk
[03/19 11:09:41   250s] deselect_all
[03/19 11:09:41   250s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:41   250s] 
[03/19 11:09:41   250s] *** None of the buffer chains at roots are modified by the re-build process.
[03/19 11:09:41   250s] 
[03/19 11:09:41   250s] Enabling 8 Threads ...
[03/19 11:09:41   250s] Multi-CPU acceleration using 8 CPU(s).
[03/19 11:09:41   250s] Selecting the worst MMMC view of clock tree 'clock' ...
[03/19 11:09:41   250s] resized 0 standard cell(s).
[03/19 11:09:41   250s] inserted 0 standard cell(s).
[03/19 11:09:41   250s] *** Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1659.0M) ***
[03/19 11:09:41   250s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1659.0M) ***
[03/19 11:09:41   250s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:41   250s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:41   250s] deselect_all
[03/19 11:09:41   250s] select_net clock__L4_N3
[03/19 11:09:41   250s] select_net clock__L4_N2
[03/19 11:09:41   250s] select_net clock__L4_N1
[03/19 11:09:41   250s] select_net clock__L4_N0
[03/19 11:09:41   250s] select_net clock__L3_N1
[03/19 11:09:41   250s] select_net clock__L3_N0
[03/19 11:09:41   250s] select_net clock__L2_N6
[03/19 11:09:41   250s] select_net clock__L2_N5
[03/19 11:09:41   250s] select_net clock__L2_N4
[03/19 11:09:41   250s] select_net clock__L2_N3
[03/19 11:09:41   250s] select_net clock__L2_N2
[03/19 11:09:41   250s] select_net clock__L2_N1
[03/19 11:09:41   250s] select_net clock__L2_N0
[03/19 11:09:41   250s] select_net clock__L1_N0
[03/19 11:09:41   250s] select_net U1_pf_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U1_pf_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk_1264__L2_N1
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk_1264__L2_N0
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk_1264__L1_N0
[03/19 11:09:41   250s] select_net U9_bus_ctrl_rc_gclk__L2_N1
[03/19 11:09:41   250s] select_net U9_bus_ctrl_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U9_bus_ctrl_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U4_ex_U1_alu_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U4_ex_U1_alu_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
[03/19 11:09:41   250s] select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13972__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13972__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13972__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13975__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13975__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13975__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13978__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13978__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13978__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13981__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13981__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13981__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13984__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13984__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13984__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13987__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13987__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13987__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13990__L2_N3
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13990__L2_N2
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13990__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13990__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13990__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13993__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13993__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13993__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13996__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13996__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13996__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13999__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13999__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13999__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14002__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14002__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14002__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14005__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14005__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14005__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14008__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14008__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14008__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14011__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14011__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14011__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14014__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14014__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14014__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14017__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14017__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14017__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14020__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14020__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14020__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14023__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14023__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14023__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14026__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14026__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14026__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14029__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14029__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14029__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14032__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14032__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14032__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14035__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14035__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14035__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14038__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14038__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14038__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14041__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14041__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14041__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14044__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14044__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14044__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14047__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14047__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14047__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14050__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14050__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14050__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14053__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14053__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14053__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14056__L2_N1
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14056__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14056__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14059__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14059__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14059__L1_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk__L3_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N7
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N6
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N5
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N4
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N3
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N2
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N1
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U3_di_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U8_syscop_rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net U8_syscop_rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net U8_syscop_rc_gclk_5742__L2_N0
[03/19 11:09:41   250s] select_net U8_syscop_rc_gclk_5742__L1_N0
[03/19 11:09:41   250s] select_net rc_gclk__L2_N5
[03/19 11:09:41   250s] select_net rc_gclk__L2_N4
[03/19 11:09:41   250s] select_net rc_gclk__L2_N3
[03/19 11:09:41   250s] select_net rc_gclk__L2_N2
[03/19 11:09:41   250s] select_net rc_gclk__L2_N1
[03/19 11:09:41   250s] select_net rc_gclk__L2_N0
[03/19 11:09:41   250s] select_net rc_gclk__L1_N0
[03/19 11:09:41   250s] select_net clock
[03/19 11:09:41   250s] select_net U1_pf_rc_gclk
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk
[03/19 11:09:41   250s] select_net U2_ei_rc_gclk_1264
[03/19 11:09:41   250s] select_net U3_di_rc_gclk
[03/19 11:09:41   250s] select_net U4_ex_U1_alu_rc_gclk
[03/19 11:09:41   250s] select_net U4_ex_U1_alu_rc_gclk_6887
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13972
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13975
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13978
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13981
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13984
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13987
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13990
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13993
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13996
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_13999
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14002
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14005
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14008
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14011
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14014
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14017
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14020
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14023
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14026
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14029
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14032
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14035
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14038
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14041
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14044
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14047
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14050
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14053
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14056
[03/19 11:09:41   250s] select_net U7_banc_rc_gclk_14059
[03/19 11:09:41   250s] select_net U8_syscop_rc_gclk
[03/19 11:09:41   250s] select_net U8_syscop_rc_gclk_5742
[03/19 11:09:41   250s] select_net U9_bus_ctrl_rc_gclk
[03/19 11:09:41   250s] select_net rc_gclk
[03/19 11:09:41   250s] deselect_all
[03/19 11:09:41   250s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:41   250s] 
[03/19 11:09:41   250s] *** None of the clock tree buffers/gates are modified by the skew optimization.
[03/19 11:09:41   250s] 
[03/19 11:09:41   250s] Switching to the default view 'default_emulate_view' ...
[03/19 11:09:42   251s] 
[03/19 11:09:42   251s] *** None of the buffer chains at roots are modified by the fine-tune process.
[03/19 11:09:42   251s] 
[03/19 11:09:42   251s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:42   251s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:42   251s] deselect_all
[03/19 11:09:42   251s] select_net clock__L4_N3
[03/19 11:09:42   251s] select_net clock__L4_N2
[03/19 11:09:42   251s] select_net clock__L4_N1
[03/19 11:09:42   251s] select_net clock__L4_N0
[03/19 11:09:42   251s] select_net clock__L3_N1
[03/19 11:09:42   251s] select_net clock__L3_N0
[03/19 11:09:42   251s] select_net clock__L2_N6
[03/19 11:09:42   251s] select_net clock__L2_N5
[03/19 11:09:42   251s] select_net clock__L2_N4
[03/19 11:09:42   251s] select_net clock__L2_N3
[03/19 11:09:42   251s] select_net clock__L2_N2
[03/19 11:09:42   251s] select_net clock__L2_N1
[03/19 11:09:42   251s] select_net clock__L2_N0
[03/19 11:09:42   251s] select_net clock__L1_N0
[03/19 11:09:42   251s] select_net U1_pf_rc_gclk__L2_N0
[03/19 11:09:42   251s] select_net U1_pf_rc_gclk__L1_N0
[03/19 11:09:42   251s] select_net U2_ei_rc_gclk__L2_N0
[03/19 11:09:42   251s] select_net U2_ei_rc_gclk__L1_N0
[03/19 11:09:42   251s] select_net U2_ei_rc_gclk_1264__L2_N1
[03/19 11:09:42   251s] select_net U2_ei_rc_gclk_1264__L2_N0
[03/19 11:09:42   251s] select_net U2_ei_rc_gclk_1264__L1_N0
[03/19 11:09:42   251s] select_net U9_bus_ctrl_rc_gclk__L2_N1
[03/19 11:09:42   251s] select_net U9_bus_ctrl_rc_gclk__L2_N0
[03/19 11:09:42   251s] select_net U9_bus_ctrl_rc_gclk__L1_N0
[03/19 11:09:42   251s] select_net U4_ex_U1_alu_rc_gclk__L2_N0
[03/19 11:09:42   251s] select_net U4_ex_U1_alu_rc_gclk__L1_N0
[03/19 11:09:42   251s] select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
[03/19 11:09:42   251s] select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13972__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13972__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13972__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13975__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13975__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13975__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13978__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13978__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13978__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13981__L2_N1
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13981__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13981__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13984__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13984__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13984__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13987__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13987__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13987__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13990__L2_N3
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13990__L2_N2
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13990__L2_N1
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13990__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13990__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13993__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13993__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13993__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13996__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13996__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13996__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13999__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13999__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13999__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14002__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14002__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14002__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14005__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14005__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14005__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14008__L2_N1
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14008__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14008__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14011__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14011__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14011__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14014__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14014__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14014__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14017__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14017__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14017__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14020__L2_N1
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14020__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14020__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14023__L2_N1
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14023__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14023__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14026__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14026__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14026__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14029__L2_N1
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14029__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14029__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14032__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14032__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14032__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14035__L2_N1
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14035__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14035__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14038__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14038__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14038__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14041__L2_N1
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14041__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14041__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14044__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14044__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14044__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14047__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14047__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14047__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14050__L2_N1
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14050__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14050__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14053__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14053__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14053__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14056__L2_N1
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14056__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14056__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14059__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14059__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14059__L1_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk__L3_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk__L2_N0
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk__L1_N0
[03/19 11:09:42   251s] select_net U3_di_rc_gclk__L2_N7
[03/19 11:09:42   251s] select_net U3_di_rc_gclk__L2_N6
[03/19 11:09:42   251s] select_net U3_di_rc_gclk__L2_N5
[03/19 11:09:42   251s] select_net U3_di_rc_gclk__L2_N4
[03/19 11:09:42   251s] select_net U3_di_rc_gclk__L2_N3
[03/19 11:09:42   251s] select_net U3_di_rc_gclk__L2_N2
[03/19 11:09:42   251s] select_net U3_di_rc_gclk__L2_N1
[03/19 11:09:42   251s] select_net U3_di_rc_gclk__L2_N0
[03/19 11:09:42   251s] select_net U3_di_rc_gclk__L1_N0
[03/19 11:09:42   251s] select_net U8_syscop_rc_gclk__L2_N0
[03/19 11:09:42   251s] select_net U8_syscop_rc_gclk__L1_N0
[03/19 11:09:42   251s] select_net U8_syscop_rc_gclk_5742__L2_N0
[03/19 11:09:42   251s] select_net U8_syscop_rc_gclk_5742__L1_N0
[03/19 11:09:42   251s] select_net rc_gclk__L2_N5
[03/19 11:09:42   251s] select_net rc_gclk__L2_N4
[03/19 11:09:42   251s] select_net rc_gclk__L2_N3
[03/19 11:09:42   251s] select_net rc_gclk__L2_N2
[03/19 11:09:42   251s] select_net rc_gclk__L2_N1
[03/19 11:09:42   251s] select_net rc_gclk__L2_N0
[03/19 11:09:42   251s] select_net rc_gclk__L1_N0
[03/19 11:09:42   251s] select_net clock
[03/19 11:09:42   251s] select_net U1_pf_rc_gclk
[03/19 11:09:42   251s] select_net U2_ei_rc_gclk
[03/19 11:09:42   251s] select_net U2_ei_rc_gclk_1264
[03/19 11:09:42   251s] select_net U3_di_rc_gclk
[03/19 11:09:42   251s] select_net U4_ex_U1_alu_rc_gclk
[03/19 11:09:42   251s] select_net U4_ex_U1_alu_rc_gclk_6887
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13972
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13975
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13978
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13981
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13984
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13987
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13990
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13993
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13996
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_13999
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14002
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14005
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14008
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14011
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14014
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14017
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14020
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14023
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14026
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14029
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14032
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14035
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14038
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14041
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14044
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14047
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14050
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14053
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14056
[03/19 11:09:42   251s] select_net U7_banc_rc_gclk_14059
[03/19 11:09:42   251s] select_net U8_syscop_rc_gclk
[03/19 11:09:42   251s] select_net U8_syscop_rc_gclk_5742
[03/19 11:09:42   251s] select_net U9_bus_ctrl_rc_gclk
[03/19 11:09:42   251s] select_net rc_gclk
[03/19 11:09:42   251s] deselect_all
[03/19 11:09:42   251s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 11:09:42   251s] *** Look For Reconvergent Clock Component ***
[03/19 11:09:42   251s] The clock tree clock has no reconvergent cell.
[03/19 11:09:42   251s] 
[03/19 11:09:42   251s] # Analysis View: default_emulate_view
[03/19 11:09:42   251s] ********** Clock clock Post-CTS Timing Analysis **********
[03/19 11:09:42   251s] Nr. of Subtrees                : 42
[03/19 11:09:42   251s] Nr. of Sinks                   : 1723
[03/19 11:09:42   251s] Nr. of Buffer                  : 143
[03/19 11:09:42   251s] Nr. of Level (including gates) : 6
[03/19 11:09:42   251s] Root Rise Input Tran           : 3(ps)
[03/19 11:09:42   251s] Root Fall Input Tran           : 3(ps)
[03/19 11:09:42   251s] No Driving Cell Specified!
[03/19 11:09:42   251s] Max trig. edge delay at sink(R): U3_di_DI_adr_reg[24]/C 489.8(ps)
[03/19 11:09:42   251s] Min trig. edge delay at sink(R): U2_ei_EI_adr_reg[27]/C 347.8(ps)
[03/19 11:09:42   251s] 
[03/19 11:09:42   251s] 
[03/19 11:09:42   251s]                                  (Actual)               (Required)          
[03/19 11:09:42   251s] Rise Phase Delay               : 347.8~489.8(ps)        0~10(ps)            
[03/19 11:09:42   251s] Fall Phase Delay               : 387.6~545.3(ps)        0~10(ps)            
[03/19 11:09:42   251s] Trig. Edge Skew                : 142(ps)                400(ps)             
[03/19 11:09:42   251s] Rise Skew                      : 142(ps)                
[03/19 11:09:42   251s] Fall Skew                      : 157.7(ps)              
[03/19 11:09:42   251s] Max. Rise Buffer Tran.         : 140(ps)                200(ps)             
[03/19 11:09:42   251s] Max. Fall Buffer Tran.         : 117.1(ps)              200(ps)             
[03/19 11:09:42   251s] Max. Rise Sink Tran.           : 118.8(ps)              200(ps)             
[03/19 11:09:42   251s] Max. Fall Sink Tran.           : 116.7(ps)              200(ps)             
[03/19 11:09:42   251s] Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
[03/19 11:09:42   251s] Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
[03/19 11:09:42   251s] Min. Rise Sink Tran.           : 39.9(ps)               0(ps)               
[03/19 11:09:42   251s] Min. Fall Sink Tran.           : 35.6(ps)               0(ps)               
[03/19 11:09:42   251s] 
[03/19 11:09:42   251s] view default_emulate_view : skew = 142ps (required = 400ps)
[03/19 11:09:42   251s] 
[03/19 11:09:42   251s] 
[03/19 11:09:42   251s] Generating Clock Analysis Report clock_report/clock.postCTS.report ....
[03/19 11:09:42   251s] Clock Analysis (CPU Time 0:00:00.1)
[03/19 11:09:42   251s] 
[03/19 11:09:42   251s] 
[03/19 11:09:42   251s] *** End ckECO (cpu=0:00:05.8, real=0:00:04.0, mem=1659.0M) ***
[03/19 11:09:42   251s] **clockDesign ... cpu = 0:01:22, real = 0:01:03, mem = 1651.0M **
[03/19 11:09:42   251s] eval_legacy { report_message -end_cmd }
[03/19 11:09:42   251s] 
[03/19 11:09:42   251s] *** Summary of all messages that are not suppressed in this session:
[03/19 11:09:42   251s] Severity  ID               Count  Summary                                  
[03/19 11:09:42   251s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/19 11:09:42   251s] WARNING   IMPCK-35            82  The fanout_load of the cell's pin (%s/%s...
[03/19 11:09:42   251s] WARNING   IMPCK-6324           1  More than %d instances moved during refi...
[03/19 11:09:42   251s] WARNING   IMPCK-6323          10  The placement of %s was moved by %g micr...
[03/19 11:09:42   251s] WARNING   IMPCK-6328           6  The utilization of preferred routing lay...
[03/19 11:09:42   251s] WARNING   IMPCK-6350          90  Clock net %s has %g percent resistance d...
[03/19 11:09:42   251s] WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
[03/19 11:09:42   251s] WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
[03/19 11:09:42   251s] *** Message Summary: 211 warning(s), 0 error(s)
[03/19 11:09:42   251s] 
opt_design -post_cts
[03/19 11:11:22   258s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/19 11:11:22   258s] Core basic site is core
[03/19 11:11:22   258s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 11:11:23   259s] #spOpts: mergeVia=F 
[03/19 11:11:23   259s] Info: 8 threads available for lower-level modules during optimization.
[03/19 11:11:23   259s] GigaOpt running with 8 threads.
[03/19 11:11:26   261s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1651.0M, totSessionCpu=0:04:21 **
[03/19 11:11:26   261s] *** opt_design -post_cts ***
[03/19 11:11:26   261s] DRC Margin: user margin 0.0; extra margin 0.2
[03/19 11:11:26   261s] Hold Target Slack: user slack 0
[03/19 11:11:26   261s] Setup Target Slack: user slack 0; extra slack 0.1
[03/19 11:11:26   261s] setUsefulSkewMode -noEcoRoute
[03/19 11:11:26   261s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[03/19 11:11:27   262s] Multi-VT timing optimization disabled based on library information.
[03/19 11:11:27   262s] Summary for sequential cells idenfication: 
[03/19 11:11:27   262s] Identified SBFF number: 128
[03/19 11:11:27   262s] Identified MBFF number: 0
[03/19 11:11:27   262s] Not identified SBFF number: 0
[03/19 11:11:27   262s] Not identified MBFF number: 0
[03/19 11:11:27   262s] Number of sequential cells which are not FFs: 106
[03/19 11:11:27   262s] 
[03/19 11:11:27   262s] Start to check current routing status for nets...
[03/19 11:11:27   262s] Using hname+ instead name for net compare
[03/19 11:11:27   262s] Activating lazyNetListOrdering
[03/19 11:11:27   262s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/19 11:11:27   262s] All nets are already routed correctly.
[03/19 11:11:27   262s] End to check current routing status for nets (mem=1651.0M)
[03/19 11:11:29   265s] *info: There are 10 candidate Buffer cells
[03/19 11:11:29   265s] *info: There are 10 candidate Inverter cells
[03/19 11:11:30   266s] Compute RC Scale Done ...
[03/19 11:11:31   266s] #################################################################################
[03/19 11:11:31   266s] # Design Stage: PreRoute
[03/19 11:11:31   266s] # Design Name: minimips
[03/19 11:11:31   266s] # Design Mode: 90nm
[03/19 11:11:31   266s] # Analysis Mode: MMMC Non-OCV 
[03/19 11:11:31   266s] # Parasitics Mode: No SPEF/RCDB
[03/19 11:11:31   266s] # Signoff Settings: SI Off 
[03/19 11:11:31   266s] #################################################################################
[03/19 11:11:31   266s] Calculate delays in Single mode...
[03/19 11:11:31   266s] Topological Sorting (CPU = 0:00:00.0, MEM = 1810.0M, InitMEM = 1810.0M)
[03/19 11:11:32   271s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 11:11:32   271s] End delay calculation. (MEM=2172.53 CPU=0:00:04.5 REAL=0:00:01.0)
[03/19 11:11:32   271s] *** CDM Built up (cpu=0:00:04.7  real=0:00:01.0  mem= 2172.5M) ***
[03/19 11:11:32   272s] *** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:01.0 totSessionCpu=0:04:31 mem=2172.5M)
[03/19 11:11:32   272s] 
[03/19 11:11:32   272s] ------------------------------------------------------------
[03/19 11:11:32   272s]              Initial Summary                             
[03/19 11:11:32   272s] ------------------------------------------------------------
[03/19 11:11:32   272s] 
[03/19 11:11:32   272s] Setup views included:
[03/19 11:11:32   272s]  default_emulate_view 
[03/19 11:11:32   272s] 
[03/19 11:11:32   272s] +--------------------+---------+
[03/19 11:11:32   272s] |     Setup mode     |   all   |
[03/19 11:11:32   272s] +--------------------+---------+
[03/19 11:11:32   272s] |           WNS (ns):| -2.037  |
[03/19 11:11:32   272s] |           TNS (ns):| -36.119 |
[03/19 11:11:32   272s] |    Violating Paths:|   31    |
[03/19 11:11:32   272s] |          All Paths:|  1765   |
[03/19 11:11:32   272s] +--------------------+---------+
[03/19 11:11:32   272s] 
[03/19 11:11:32   272s] +----------------+-------------------------------+------------------+
[03/19 11:11:32   272s] |                |              Real             |       Total      |
[03/19 11:11:32   272s] |    DRVs        +------------------+------------+------------------|
[03/19 11:11:32   272s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 11:11:32   272s] +----------------+------------------+------------+------------------+
[03/19 11:11:32   272s] |   max_cap      |     21 (21)      |   -0.221   |     52 (52)      |
[03/19 11:11:32   272s] |   max_tran     |     17 (752)     |   -1.575   |     48 (783)     |
[03/19 11:11:32   272s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:11:32   272s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:11:32   272s] +----------------+------------------+------------+------------------+
[03/19 11:11:32   272s] 
[03/19 11:11:32   272s] Density: 78.326%
[03/19 11:11:32   272s] ------------------------------------------------------------
[03/19 11:11:32   272s] **opt_design ... cpu = 0:00:11, real = 0:00:06, mem = 1705.1M, totSessionCpu=0:04:32 **
[03/19 11:11:32   272s] ** INFO : this run is activating low effort ccoptDesign flow
[03/19 11:11:32   272s] PhyDesignGrid: maxLocalDensity 0.98
[03/19 11:11:32   272s] #spOpts: mergeVia=F 
[03/19 11:11:32   272s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/19 11:11:32   272s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/19 11:11:32   272s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/19 11:11:32   272s] 
[03/19 11:11:32   272s] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".
[03/19 11:11:32   272s] 
[03/19 11:11:32   272s] Type 'man IMPOPT-3663' for more detail.
[03/19 11:11:33   272s] 
[03/19 11:11:33   272s] Power view               = default_emulate_view
[03/19 11:11:33   272s] Number of VT partitions  = 3
[03/19 11:11:33   272s] Standard cells in design = 810
[03/19 11:11:33   272s] Instances in design      = 10529
[03/19 11:11:33   272s] 
[03/19 11:11:33   272s] Instance distribution across the VT partitions:
[03/19 11:11:33   272s] 
[03/19 11:11:33   272s]  LVT : inst = 5180 (49.2%), cells = 557 (69%)
[03/19 11:11:33   272s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5180 (49.2%)
[03/19 11:11:33   272s] 
[03/19 11:11:33   272s]  SVT : inst = 5348 (50.8%), cells = 197 (24%)
[03/19 11:11:33   272s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5348 (50.8%)
[03/19 11:11:33   272s] 
[03/19 11:11:33   272s]  HVT : inst = 1 (0.0%), cells = 29 (4%)
[03/19 11:11:33   272s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1 (0.0%)
[03/19 11:11:33   272s] 
[03/19 11:11:33   272s] Reporting took 0 sec
[03/19 11:11:33   273s] *** Starting optimizing excluded clock nets MEM= 1705.1M) ***
[03/19 11:11:33   273s] *info: No excluded clock nets to be optimized.
[03/19 11:11:33   273s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1705.1M) ***
[03/19 11:11:33   273s] *** Starting optimizing excluded clock nets MEM= 1705.1M) ***
[03/19 11:11:33   273s] *info: No excluded clock nets to be optimized.
[03/19 11:11:33   273s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1705.1M) ***
[03/19 11:11:33   274s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 11:11:33   274s] optDesignOneStep: Leakage Power Flow
[03/19 11:11:33   274s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 11:11:33   274s] Begin: GigaOpt DRV Optimization
[03/19 11:11:33   274s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/19 11:11:33   274s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/19 11:11:33   274s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 11:11:33   274s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 11:11:33   274s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 11:11:33   274s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 11:11:33   274s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 11:11:33   274s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 11:11:33   274s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 11:11:33   274s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 11:11:33   274s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 11:11:33   274s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 11:11:33   274s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 11:11:33   274s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 11:11:33   274s] Info: 185 nets with fixed/cover wires excluded.
[03/19 11:11:33   274s] Info: 185 clock nets excluded from IPO operation.
[03/19 11:11:33   274s] PhyDesignGrid: maxLocalDensity 3.00
[03/19 11:11:38   279s] DEBUG: @coeDRVCandCache::init.
[03/19 11:11:38   279s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 11:11:38   279s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/19 11:11:38   279s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 11:11:38   279s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/19 11:11:38   279s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 11:11:38   279s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/19 11:11:38   279s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/19 11:11:38   279s] Info: violation cost 535.455383 (cap = 14.442367, tran = 514.013123, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[03/19 11:11:38   279s] |    79   |  1799   |    94   |     94  |     0   |     0   |     0   |     0   | -2.04 |          0|          0|          0|  78.33  |            |           |
[03/19 11:11:42   288s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/19 11:11:42   288s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/19 11:11:42   288s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 11:11:42   288s] |    32   |    32   |    32   |     32  |     0   |     0   |     0   |     0   | -1.20 |         27|          0|         47|  78.51  |   0:00:04.0|    2436.2M|
[03/19 11:11:42   288s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/19 11:11:42   288s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/19 11:11:42   288s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 11:11:42   288s] |    32   |    32   |    32   |     32  |     0   |     0   |     0   |     0   | -1.20 |          0|          0|          0|  78.51  |   0:00:00.0|    2436.2M|
[03/19 11:11:42   288s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 11:11:42   288s] 
[03/19 11:11:42   288s] *** Finish DRV Fixing (cpu=0:00:09.9 real=0:00:04.0 mem=2436.2M) ***
[03/19 11:11:42   288s] 
[03/19 11:11:42   289s] *** Starting refinePlace (0:04:48 mem=2436.2M) ***
[03/19 11:11:42   289s] Total net length = 5.564e+05 (2.587e+05 2.977e+05) (ext = 3.298e+04)
[03/19 11:11:42   289s] default core: bins with density >  0.75 = 71.6 % ( 121 / 169 )
[03/19 11:11:42   289s] RPlace IncrNP: Rollback Lev = -3
[03/19 11:11:42   289s] Density distribution unevenness ratio = 4.429%
[03/19 11:11:42   289s] RPlace: Density =1.011688, incremental np is triggered.
[03/19 11:11:42   289s] nrCritNet: 1.55% ( 186 / 11984 ) cutoffSlk: -1066.0ps stdDelay: 36.4ps
[03/19 11:11:42   289s] incrNP running in 8 threads.
[03/19 11:11:43   290s] default core: bins with density >  0.75 = 71.6 % ( 121 / 169 )
[03/19 11:11:43   290s] RPlace postIncrNP: Density = 1.011688 -> 0.940741.
[03/19 11:11:43   290s] RPlace postIncrNP Info: Density distribution changes:
[03/19 11:11:43   290s] Density distribution unevenness ratio = 4.394%
[03/19 11:11:43   290s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/19 11:11:43   290s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/19 11:11:43   290s] [1.00 - 1.05] :	 1 (0.59%) -> 0 (0.00%)
[03/19 11:11:43   290s] [0.95 - 1.00] :	 3 (1.78%) -> 0 (0.00%)
[03/19 11:11:43   290s] [0.90 - 0.95] :	 7 (4.14%) -> 8 (4.73%)
[03/19 11:11:43   290s] [0.85 - 0.90] :	 22 (13.02%) -> 30 (17.75%)
[03/19 11:11:43   290s] [0.80 - 0.85] :	 44 (26.04%) -> 41 (24.26%)
[03/19 11:11:43   290s] [CPU] RefinePlace/IncrNP (cpu=0:00:01.4, real=0:00:01.0, mem=2436.2MB) @(0:04:48 - 0:04:50).
[03/19 11:11:43   290s] Move report: incrNP moves 862 insts, mean move: 12.37 um, max move: 60.77 um
[03/19 11:11:43   290s] 	Max move on inst (U7_banc_g31742): (104.58, 266.57) --> (116.55, 217.77)
[03/19 11:11:43   290s] Move report: Timing Driven Placement moves 862 insts, mean move: 12.37 um, max move: 60.77 um
[03/19 11:11:43   290s] 	Max move on inst (U7_banc_g31742): (104.58, 266.57) --> (116.55, 217.77)
[03/19 11:11:43   290s] Starting refinePlace ...
[03/19 11:11:43   290s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2436.2MB
[03/19 11:11:43   290s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:11:43   290s] default core: bins with density >  0.75 = 69.2 % ( 117 / 169 )
[03/19 11:11:43   290s] Density distribution unevenness ratio = 4.379%
[03/19 11:11:43   290s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 11:11:43   290s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2440.2MB) @(0:04:50 - 0:04:50).
[03/19 11:11:43   290s] Move report: preRPlace moves 963 insts, mean move: 10.01 um, max move: 28.35 um
[03/19 11:11:43   290s] 	Max move on inst (U7_banc_g31214): (256.41, 266.57) --> (284.76, 266.57)
[03/19 11:11:43   290s] 	Length: 11 sites, height: 1 rows, site name: core, cell type: NA6X1
[03/19 11:11:43   290s] wireLenOptFixPriorityInst 1723 inst fixed
[03/19 11:11:43   290s] Move report: legalization moves 626 insts, mean move: 6.86 um, max move: 25.19 um
[03/19 11:11:43   290s] 	Max move on inst (U7_banc_g34662): (131.04, 227.53) --> (125.37, 208.01)
[03/19 11:11:43   290s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2440.2MB) @(0:04:50 - 0:04:50).
[03/19 11:11:43   290s] Move report: Detail placement moves 1439 insts, mean move: 9.43 um, max move: 42.68 um
[03/19 11:11:43   290s] 	Max move on inst (U7_banc_g34612): (163.17, 266.57) --> (200.97, 271.45)
[03/19 11:11:43   290s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2440.2MB
[03/19 11:11:43   290s] Statistics of distance of Instance movement in refine placement:
[03/19 11:11:43   290s]   maximum (X+Y) =        70.06 um
[03/19 11:11:43   290s]   inst (U7_banc_g31742) with max move: (104.58, 266.57) -> (120.96, 212.89)
[03/19 11:11:43   290s]   mean    (X+Y) =        13.23 um
[03/19 11:11:43   290s] Total instances flipped for legalization: 18
[03/19 11:11:43   290s] Total instances moved : 1605
[03/19 11:11:43   290s] Summary Report:
[03/19 11:11:43   290s] Instances move: 1605 (out of 10372 movable)
[03/19 11:11:43   290s] Mean displacement: 13.23 um
[03/19 11:11:43   290s] Max displacement: 70.06 um (Instance: U7_banc_g31742) (104.58, 266.57) -> (120.96, 212.89)
[03/19 11:11:43   290s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: ON22X1
[03/19 11:11:43   290s] Total net length = 5.635e+05 (2.628e+05 3.007e+05) (ext = 3.299e+04)
[03/19 11:11:43   290s] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2440.2MB
[03/19 11:11:43   290s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=2440.2MB) @(0:04:48 - 0:04:50).
[03/19 11:11:43   290s] *** Finished refinePlace (0:04:50 mem=2440.2M) ***
[03/19 11:11:43   290s] *** maximum move = 70.06 um ***
[03/19 11:11:43   290s] *** Finished re-routing un-routed nets (2440.2M) ***
[03/19 11:11:43   291s] 
[03/19 11:11:43   291s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:01.0 mem=2446.2M) ***
[03/19 11:11:43   291s] DEBUG: @coeDRVCandCache::cleanup.
[03/19 11:11:43   291s] End: GigaOpt DRV Optimization
[03/19 11:11:43   291s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/19 11:11:43   291s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/19 11:11:44   292s] 
[03/19 11:11:44   292s] ------------------------------------------------------------
[03/19 11:11:44   292s]      Summary (cpu=0.30min real=0.17min mem=1717.1M)                             
[03/19 11:11:44   292s] ------------------------------------------------------------
[03/19 11:11:44   292s] 
[03/19 11:11:44   292s] Setup views included:
[03/19 11:11:44   292s]  default_emulate_view 
[03/19 11:11:44   292s] 
[03/19 11:11:44   292s] +--------------------+---------+
[03/19 11:11:44   292s] |     Setup mode     |   all   |
[03/19 11:11:44   292s] +--------------------+---------+
[03/19 11:11:44   292s] |           WNS (ns):| -1.202  |
[03/19 11:11:44   292s] |           TNS (ns):| -14.921 |
[03/19 11:11:44   292s] |    Violating Paths:|   20    |
[03/19 11:11:44   292s] |          All Paths:|  1765   |
[03/19 11:11:44   292s] +--------------------+---------+
[03/19 11:11:44   292s] 
[03/19 11:11:44   292s] +----------------+-------------------------------+------------------+
[03/19 11:11:44   292s] |                |              Real             |       Total      |
[03/19 11:11:44   292s] |    DRVs        +------------------+------------+------------------|
[03/19 11:11:44   292s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 11:11:44   292s] +----------------+------------------+------------+------------------+
[03/19 11:11:44   292s] |   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
[03/19 11:11:44   292s] |   max_tran     |      0 (0)       |   0.000    |     31 (31)      |
[03/19 11:11:44   292s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:11:44   292s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:11:44   292s] +----------------+------------------+------------+------------------+
[03/19 11:11:44   292s] 
[03/19 11:11:44   292s] Density: 78.514%
[03/19 11:11:44   292s] Routing Overflow: 2.21% H and 2.93% V
[03/19 11:11:44   292s] ------------------------------------------------------------
[03/19 11:11:44   292s] **opt_design ... cpu = 0:00:31, real = 0:00:18, mem = 1717.1M, totSessionCpu=0:04:52 **
[03/19 11:11:44   292s] 
[03/19 11:11:44   292s] Active setup views:
[03/19 11:11:44   292s]  default_emulate_view
[03/19 11:11:44   292s]   Dominating endpoints: 0
[03/19 11:11:44   292s]   Dominating TNS: -0.000
[03/19 11:11:44   292s] 
[03/19 11:11:44   292s] *** Timing NOT met, worst failing slack is -1.202
[03/19 11:11:44   292s] *** Check timing (0:00:00.0)
[03/19 11:11:44   292s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 11:11:44   292s] optDesignOneStep: Leakage Power Flow
[03/19 11:11:44   292s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 11:11:44   292s] Begin: GigaOpt Optimization in TNS mode
[03/19 11:11:44   292s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 11:11:44   292s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 11:11:44   292s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 11:11:44   292s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 11:11:44   292s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 11:11:44   292s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 11:11:44   292s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 11:11:44   292s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 11:11:44   292s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 11:11:44   292s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 11:11:44   292s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 11:11:44   292s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 11:11:44   292s] Info: 185 nets with fixed/cover wires excluded.
[03/19 11:11:44   292s] Info: 185 clock nets excluded from IPO operation.
[03/19 11:11:44   292s] PhyDesignGrid: maxLocalDensity 0.95
[03/19 11:11:50   298s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 11:11:50   298s] *info: 185 clock nets excluded
[03/19 11:11:50   298s] *info: 7 special nets excluded.
[03/19 11:11:50   298s] *info: 32 multi-driver nets excluded.
[03/19 11:11:50   298s] *info: 131 no-driver nets excluded.
[03/19 11:11:50   298s] *info: 185 nets with fixed/cover wires excluded.
[03/19 11:11:51   299s] Effort level <high> specified for reg2reg path_group
[03/19 11:11:51   299s] Effort level <high> specified for reg2cgate path_group
[03/19 11:11:52   301s] ** GigaOpt Optimizer WNS Slack -1.202 TNS Slack -14.921 Density 78.51
[03/19 11:11:52   301s] Optimizer TNS Opt
[03/19 11:11:52   301s] Active Path Group: reg2reg  
[03/19 11:11:52   302s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:11:52   302s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[03/19 11:11:52   302s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:11:52   302s] |  -1.202|   -1.202| -14.921|  -14.921|    78.51%|   0:00:00.0| 2490.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/19 11:11:53   303s] |  -0.998|   -0.998| -11.078|  -11.078|    78.52%|   0:00:01.0| 2508.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/19 11:11:54   304s] |  -0.740|   -0.740|  -6.831|   -6.831|    78.52%|   0:00:01.0| 2511.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/19 11:11:54   305s] |  -0.686|   -0.686|  -6.012|   -6.012|    78.53%|   0:00:00.0| 2538.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/19 11:11:55   306s] |  -0.675|   -0.675|  -5.862|   -5.862|    78.53%|   0:00:01.0| 2557.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/19 11:11:55   309s] |  -0.536|   -0.536|  -2.909|   -2.909|    78.54%|   0:00:00.0| 2557.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
[03/19 11:11:56   309s] |  -0.317|   -0.317|  -1.948|   -1.948|    78.54%|   0:00:01.0| 2557.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/19 11:11:57   312s] |  -0.298|   -0.298|  -1.779|   -1.779|    78.55%|   0:00:01.0| 2596.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:11:57   314s] |  -0.295|   -0.295|  -1.575|   -1.575|    78.56%|   0:00:00.0| 2596.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
[03/19 11:11:58   316s] |  -0.295|   -0.295|  -1.391|   -1.391|    78.57%|   0:00:01.0| 2596.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
[03/19 11:11:59   317s] |  -0.184|   -0.184|  -0.828|   -0.828|    78.58%|   0:00:01.0| 2596.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:11:59   318s] |  -0.157|   -0.157|  -0.669|   -0.669|    78.59%|   0:00:00.0| 2615.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:00   319s] |  -0.132|   -0.132|  -0.540|   -0.540|    78.60%|   0:00:01.0| 2615.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:01   321s] |  -0.132|   -0.132|  -0.520|   -0.520|    78.60%|   0:00:01.0| 2615.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:01   322s] |  -0.102|   -0.102|  -0.347|   -0.347|    78.61%|   0:00:00.0| 2615.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:02   323s] |  -0.078|   -0.078|  -0.223|   -0.223|    78.62%|   0:00:01.0| 2615.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:02   325s] |  -0.044|   -0.044|  -0.083|   -0.083|    78.63%|   0:00:00.0| 2615.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:03   328s] |   0.000|    0.000|   0.000|    0.000|    78.64%|   0:00:01.0| 2615.1M|                  NA|       NA| NA                                       |
[03/19 11:12:03   328s] |   0.000|    0.000|   0.000|    0.000|    78.64%|   0:00:00.0| 2615.1M|default_emulate_view|       NA| NA                                       |
[03/19 11:12:03   328s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:03   328s] 
[03/19 11:12:03   328s] *** Finish Core Optimize Step (cpu=0:00:26.1 real=0:00:11.0 mem=2615.1M) ***
[03/19 11:12:03   328s] 
[03/19 11:12:03   328s] *** Finished Optimize Step Cumulative (cpu=0:00:26.2 real=0:00:11.0 mem=2615.1M) ***
[03/19 11:12:03   328s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.64
[03/19 11:12:04   328s] *** Starting refinePlace (0:05:28 mem=2615.1M) ***
[03/19 11:12:04   328s] Total net length = 5.815e+05 (2.797e+05 3.018e+05) (ext = 3.301e+04)
[03/19 11:12:04   328s] default core: bins with density >  0.75 =   71 % ( 120 / 169 )
[03/19 11:12:04   328s] Density distribution unevenness ratio = 4.352%
[03/19 11:12:04   328s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2615.1MB) @(0:05:28 - 0:05:28).
[03/19 11:12:04   328s] Starting refinePlace ...
[03/19 11:12:04   328s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:12:04   328s] default core: bins with density >  0.75 = 68.6 % ( 116 / 169 )
[03/19 11:12:04   328s] Density distribution unevenness ratio = 4.338%
[03/19 11:12:04   328s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 11:12:04   328s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2615.2MB) @(0:05:28 - 0:05:28).
[03/19 11:12:04   328s] Move report: preRPlace moves 141 insts, mean move: 3.69 um, max move: 14.49 um
[03/19 11:12:04   328s] 	Max move on inst (U4_ex_U1_alu_mul_139_47/g53525): (399.42, 476.41) --> (413.91, 476.41)
[03/19 11:12:04   328s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NA2X1
[03/19 11:12:04   328s] wireLenOptFixPriorityInst 1723 inst fixed
[03/19 11:12:04   328s] Move report: legalization moves 69 insts, mean move: 6.65 um, max move: 16.06 um
[03/19 11:12:04   328s] 	Max move on inst (U4_ex_U1_alu_g21226): (353.43, 325.13) --> (359.73, 334.89)
[03/19 11:12:04   328s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2615.2MB) @(0:05:28 - 0:05:28).
[03/19 11:12:04   328s] Move report: Detail placement moves 199 insts, mean move: 4.88 um, max move: 16.06 um
[03/19 11:12:04   328s] 	Max move on inst (U4_ex_U1_alu_g20705): (345.24, 369.05) --> (351.54, 359.29)
[03/19 11:12:04   328s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2615.3MB
[03/19 11:12:04   328s] Statistics of distance of Instance movement in refine placement:
[03/19 11:12:04   328s]   maximum (X+Y) =        16.06 um
[03/19 11:12:04   328s]   inst (U4_ex_U1_alu_g20705) with max move: (345.24, 369.05) -> (351.54, 359.29)
[03/19 11:12:04   328s]   mean    (X+Y) =         4.88 um
[03/19 11:12:04   328s] Summary Report:
[03/19 11:12:04   328s] Instances move: 199 (out of 10394 movable)
[03/19 11:12:04   328s] Mean displacement: 4.88 um
[03/19 11:12:04   328s] Max displacement: [03/19 11:12:04   328s] Total instances moved : 199
16.06 um (Instance: U4_ex_U1_alu_g20705) (345.24, 369.05) -> (351.54, 359.29)
[03/19 11:12:04   328s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
[03/19 11:12:04   328s] Total net length = 5.815e+05 (2.797e+05 3.018e+05) (ext = 3.301e+04)
[03/19 11:12:04   328s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2615.3MB
[03/19 11:12:04   328s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2615.2MB) @(0:05:28 - 0:05:28).
[03/19 11:12:04   328s] *** Finished refinePlace (0:05:28 mem=2615.2M) ***
[03/19 11:12:04   328s] *** maximum move = 16.06 um ***
[03/19 11:12:04   328s] *** Finished re-routing un-routed nets (2615.2M) ***
[03/19 11:12:04   329s] 
[03/19 11:12:04   329s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2615.2M) ***
[03/19 11:12:04   329s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.64
[03/19 11:12:04   329s] 
[03/19 11:12:04   329s] *** Finish post-CTS Setup Fixing (cpu=0:00:29.9 real=0:00:13.0 mem=2615.2M) ***
[03/19 11:12:04   329s] 
[03/19 11:12:04   329s] End: GigaOpt Optimization in TNS mode
[03/19 11:12:05   330s] 
[03/19 11:12:05   330s] ------------------------------------------------------------
[03/19 11:12:05   330s]      Summary (cpu=0.61min real=0.33min mem=1817.5M)                             
[03/19 11:12:05   330s] ------------------------------------------------------------
[03/19 11:12:05   330s] 
[03/19 11:12:05   330s] Setup views included:
[03/19 11:12:05   330s]  default_emulate_view 
[03/19 11:12:05   330s] 
[03/19 11:12:05   330s] +--------------------+---------+---------+---------+---------+
[03/19 11:12:05   330s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/19 11:12:05   330s] +--------------------+---------+---------+---------+---------+
[03/19 11:12:05   330s] |           WNS (ns):|  0.000  |  0.000  |  2.302  |  4.357  |
[03/19 11:12:05   330s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/19 11:12:05   330s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/19 11:12:05   330s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/19 11:12:05   330s] +--------------------+---------+---------+---------+---------+
[03/19 11:12:05   330s] 
[03/19 11:12:05   330s] +----------------+-------------------------------+------------------+
[03/19 11:12:05   330s] |                |              Real             |       Total      |
[03/19 11:12:05   330s] |    DRVs        +------------------+------------+------------------|
[03/19 11:12:05   330s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 11:12:05   330s] +----------------+------------------+------------+------------------+
[03/19 11:12:05   330s] |   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
[03/19 11:12:05   330s] |   max_tran     |      0 (0)       |   0.000    |     31 (31)      |
[03/19 11:12:05   330s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:12:05   330s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:12:05   330s] +----------------+------------------+------------+------------------+
[03/19 11:12:05   330s] 
[03/19 11:12:05   330s] Density: 78.637%
[03/19 11:12:05   330s] Routing Overflow: 2.21% H and 2.93% V
[03/19 11:12:05   330s] ------------------------------------------------------------
[03/19 11:12:05   330s] **opt_design ... cpu = 0:01:08, real = 0:00:39, mem = 1815.5M, totSessionCpu=0:05:29 **
[03/19 11:12:05   330s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 11:12:05   330s] optDesignOneStep: Leakage Power Flow
[03/19 11:12:05   330s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 11:12:05   330s] Begin: GigaOpt Optimization in WNS mode
[03/19 11:12:05   330s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 11:12:05   330s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 11:12:05   330s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 11:12:05   330s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 11:12:05   330s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 11:12:05   330s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 11:12:05   330s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 11:12:05   330s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 11:12:05   330s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 11:12:05   330s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 11:12:05   330s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 11:12:05   330s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 11:12:05   330s] Info: 185 nets with fixed/cover wires excluded.
[03/19 11:12:05   330s] Info: 185 clock nets excluded from IPO operation.
[03/19 11:12:05   330s] PhyDesignGrid: maxLocalDensity 1.00
[03/19 11:12:11   336s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 11:12:11   336s] *info: 185 clock nets excluded
[03/19 11:12:11   336s] *info: 7 special nets excluded.
[03/19 11:12:11   336s] *info: 32 multi-driver nets excluded.
[03/19 11:12:11   336s] *info: 131 no-driver nets excluded.
[03/19 11:12:11   336s] *info: 185 nets with fixed/cover wires excluded.
[03/19 11:12:12   336s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.64
[03/19 11:12:12   336s] Optimizer WNS Pass 0
[03/19 11:12:12   337s] Active Path Group: reg2cgate reg2reg  
[03/19 11:12:12   337s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:12   337s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[03/19 11:12:12   337s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:12   337s] |   0.000|    0.000|   0.000|    0.000|    78.64%|   0:00:00.0| 2540.6M|default_emulate_view|  reg2reg| U1_pf_RC_CG_HIER_INST1/enl_reg/D         |
[03/19 11:12:13   338s] |   0.050|    0.050|   0.000|    0.000|    78.64%|   0:00:01.0| 2542.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:13   338s] |   0.050|    0.050|   0.000|    0.000|    78.64%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:13   338s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:13   338s] 
[03/19 11:12:13   338s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2542.3M) ***
[03/19 11:12:13   338s] 
[03/19 11:12:13   338s] *** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:01.0 mem=2542.3M) ***
[03/19 11:12:13   338s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 78.64
[03/19 11:12:13   338s] *** Starting refinePlace (0:05:38 mem=2542.3M) ***
[03/19 11:12:13   338s] Total net length = 5.825e+05 (2.805e+05 3.020e+05) (ext = 3.302e+04)
[03/19 11:12:13   338s] default core: bins with density >  0.75 =   71 % ( 120 / 169 )
[03/19 11:12:13   338s] Density distribution unevenness ratio = 4.359%
[03/19 11:12:13   338s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2542.3MB) @(0:05:38 - 0:05:38).
[03/19 11:12:13   338s] Starting refinePlace ...
[03/19 11:12:13   338s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:12:13   338s] default core: bins with density >  0.75 = 68.6 % ( 116 / 169 )
[03/19 11:12:13   338s] Density distribution unevenness ratio = 4.346%
[03/19 11:12:13   338s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 11:12:13   338s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2542.3MB) @(0:05:38 - 0:05:38).
[03/19 11:12:13   338s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:12:13   338s] wireLenOptFixPriorityInst 1723 inst fixed
[03/19 11:12:13   338s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:12:13   338s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2542.3MB) @(0:05:38 - 0:05:38).
[03/19 11:12:13   338s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:12:13   338s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2542.3MB
[03/19 11:12:13   338s] Statistics of distance of Instance movement in refine placement:
[03/19 11:12:13   338s]   maximum (X+Y) =         0.00 um
[03/19 11:12:13   338s]   mean    (X+Y) =         0.00 um
[03/19 11:12:13   338s] Total instances moved : 0
[03/19 11:12:13   338s] Summary Report:
[03/19 11:12:13   338s] Instances move: 0 (out of 10394 movable)
[03/19 11:12:13   338s] Mean displacement: 0.00 um
[03/19 11:12:13   338s] Max displacement: 0.00 um 
[03/19 11:12:13   338s] Total net length = 5.825e+05 (2.805e+05 3.020e+05) (ext = 3.302e+04)
[03/19 11:12:13   338s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: [03/19 11:12:13   338s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2542.3MB) @(0:05:38 - 0:05:38).
2542.3MB
[03/19 11:12:13   338s] *** Finished refinePlace (0:05:38 mem=2542.3M) ***
[03/19 11:12:13   339s] *** maximum move = 0.00 um ***
[03/19 11:12:13   339s] *** Finished re-routing un-routed nets (2542.3M) ***
[03/19 11:12:13   339s] 
[03/19 11:12:13   339s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2542.3M) ***
[03/19 11:12:13   339s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.64
[03/19 11:12:13   339s] Skipped Place ECO bump recovery (WNS opt)
[03/19 11:12:13   339s] Optimizer WNS Pass 1
[03/19 11:12:14   339s] Active Path Group: reg2cgate reg2reg  
[03/19 11:12:14   339s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:14   339s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[03/19 11:12:14   339s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:14   339s] |   0.000|    0.000|   0.000|    0.000|    78.64%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U1_pf_RC_CG_HIER_INST1/enl_reg/D         |
[03/19 11:12:14   340s] |   0.050|    0.050|   0.000|    0.000|    78.65%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:14   340s] |   0.050|    0.050|   0.000|    0.000|    78.65%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:14   340s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:14   340s] 
[03/19 11:12:14   340s] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:00.0 mem=2542.3M) ***
[03/19 11:12:14   340s] 
[03/19 11:12:14   340s] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:00.0 mem=2542.3M) ***
[03/19 11:12:14   340s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 78.65
[03/19 11:12:14   341s] *** Starting refinePlace (0:05:40 mem=2542.3M) ***
[03/19 11:12:14   341s] Total net length = 5.826e+05 (2.805e+05 3.021e+05) (ext = 3.302e+04)
[03/19 11:12:14   341s] default core: bins with density >  0.75 =   71 % ( 120 / 169 )
[03/19 11:12:14   341s] Density distribution unevenness ratio = 4.362%
[03/19 11:12:14   341s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2542.3MB) @(0:05:40 - 0:05:40).
[03/19 11:12:14   341s] Starting refinePlace ...
[03/19 11:12:14   341s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:12:14   341s] default core: bins with density >  0.75 = 68.6 % ( 116 / 169 )
[03/19 11:12:14   341s] Density distribution unevenness ratio = 4.349%
[03/19 11:12:14   341s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 11:12:14   341s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2542.3MB) @(0:05:40 - 0:05:40).
[03/19 11:12:14   341s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:12:14   341s] wireLenOptFixPriorityInst 1723 inst fixed
[03/19 11:12:14   341s] Move report: legalization moves 4 insts, mean move: 6.85 um, max move: 10.55 um
[03/19 11:12:14   341s] 	Max move on inst (g2748): (120.33, 452.01) --> (126.00, 447.13)
[03/19 11:12:14   341s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2542.3MB) @(0:05:40 - 0:05:40).
[03/19 11:12:14   341s] Move report: Detail placement moves 4 insts, mean move: 6.85 um, max move: 10.55 um
[03/19 11:12:14   341s] 	Max move on inst (g2748): (120.33, 452.01) --> (126.00, 447.13)
[03/19 11:12:14   341s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2542.3MB
[03/19 11:12:14   341s] Statistics of distance of Instance movement in refine placement:
[03/19 11:12:14   341s]   maximum (X+Y) =        10.55 um
[03/19 11:12:14   341s]   inst (g2748) with max move: (120.33, 452.01) -> (126, 447.13)
[03/19 11:12:14   341s]   mean    (X+Y) =         6.85 um
[03/19 11:12:14   341s] Total instances moved : 4
[03/19 11:12:14   341s] Summary Report:
[03/19 11:12:14   341s] Instances move: 4 (out of 10396 movable)
[03/19 11:12:14   341s] Mean displacement: 6.85 um
[03/19 11:12:14   341s] Max displacement: 10.55 um (Instance: g2748) (120.33, 452.01) -> (126, 447.13)
[03/19 11:12:14   341s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
[03/19 11:12:14   341s] Total net length = 5.826e+05 (2.805e+05 3.021e+05) (ext = 3.302e+04)
[03/19 11:12:14   341s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: [03/19 11:12:14   341s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2542.3MB) @(0:05:40 - 0:05:40).
2542.3MB
[03/19 11:12:14   341s] *** Finished refinePlace (0:05:40 mem=2542.3M) ***
[03/19 11:12:14   341s] *** maximum move = 10.55 um ***
[03/19 11:12:14   341s] *** Finished re-routing un-routed nets (2542.3M) ***
[03/19 11:12:15   341s] 
[03/19 11:12:15   341s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2542.3M) ***
[03/19 11:12:15   341s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.65
[03/19 11:12:15   341s] Recovering Place ECO bump
[03/19 11:12:15   341s] Active Path Group: reg2cgate reg2reg  
[03/19 11:12:15   341s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:15   341s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[03/19 11:12:15   341s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:15   341s] |   0.000|    0.000|   0.000|    0.000|    78.65%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U1_pf_RC_CG_HIER_INST1/enl_reg/D         |
[03/19 11:12:15   342s] |   0.050|    0.050|   0.000|    0.000|    78.65%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:15   342s] |   0.050|    0.050|   0.000|    0.000|    78.65%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:15   342s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:15   342s] 
[03/19 11:12:15   342s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2542.3M) ***
[03/19 11:12:15   342s] 
[03/19 11:12:15   342s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2542.3M) ***
[03/19 11:12:15   342s] *** Starting refinePlace (0:05:42 mem=2542.3M) ***
[03/19 11:12:15   342s] Total net length = 5.827e+05 (2.806e+05 3.021e+05) (ext = 3.302e+04)
[03/19 11:12:15   342s] Starting refinePlace ...
[03/19 11:12:15   342s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:12:15   342s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:12:15   342s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2542.3MB) @(0:05:42 - 0:05:42).
[03/19 11:12:15   342s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:12:15   342s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2542.3MB
[03/19 11:12:15   342s] Statistics of distance of Instance movement in refine placement:
[03/19 11:12:15   342s]   maximum (X+Y) =         0.00 um
[03/19 11:12:15   342s]   mean    (X+Y) =         0.00 um
[03/19 11:12:15   342s] Total instances moved : 0
[03/19 11:12:15   342s] Summary Report:
[03/19 11:12:15   342s] Instances move: 0 (out of 10396 movable)
[03/19 11:12:15   342s] Mean displacement: 0.00 um
[03/19 11:12:15   342s] Max displacement: 0.00 um 
[03/19 11:12:15   342s] Total net length = 5.827e+05 (2.806e+05 3.021e+05) (ext = 3.302e+04)
[03/19 11:12:15   342s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2542.3MB) @(0:05:42 - 0:05:42).
[03/19 11:12:15   342s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2542.3MB
[03/19 11:12:15   342s] *** Finished refinePlace (0:05:42 mem=2542.3M) ***
[03/19 11:12:15   342s] *** maximum move = 0.00 um ***
[03/19 11:12:15   342s] *** Finished re-routing un-routed nets (2542.3M) ***
[03/19 11:12:16   342s] 
[03/19 11:12:16   342s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2542.3M) ***
[03/19 11:12:16   342s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.65
[03/19 11:12:16   342s] 
[03/19 11:12:16   342s] *** Finish post-CTS Setup Fixing (cpu=0:00:06.1 real=0:00:04.0 mem=2542.3M) ***
[03/19 11:12:16   342s] 
[03/19 11:12:16   343s] End: GigaOpt Optimization in WNS mode
[03/19 11:12:16   343s] 
[03/19 11:12:16   343s] ------------------------------------------------------------
[03/19 11:12:16   343s]      Summary (cpu=0.22min real=0.18min mem=1816.6M)                             
[03/19 11:12:16   343s] ------------------------------------------------------------
[03/19 11:12:16   343s] 
[03/19 11:12:16   343s] Setup views included:
[03/19 11:12:16   343s]  default_emulate_view 
[03/19 11:12:16   343s] 
[03/19 11:12:16   343s] +--------------------+---------+---------+---------+---------+
[03/19 11:12:16   343s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/19 11:12:16   343s] +--------------------+---------+---------+---------+---------+
[03/19 11:12:16   343s] |           WNS (ns):|  0.000  |  0.000  |  2.934  |  4.357  |
[03/19 11:12:16   343s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/19 11:12:16   343s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/19 11:12:16   343s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/19 11:12:16   343s] +--------------------+---------+---------+---------+---------+
[03/19 11:12:16   343s] 
[03/19 11:12:16   343s] +----------------+-------------------------------+------------------+
[03/19 11:12:16   343s] |                |              Real             |       Total      |
[03/19 11:12:16   343s] |    DRVs        +------------------+------------+------------------|
[03/19 11:12:16   343s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 11:12:16   343s] +----------------+------------------+------------+------------------+
[03/19 11:12:16   343s] |   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
[03/19 11:12:16   343s] |   max_tran     |      0 (0)       |   0.000    |     31 (31)      |
[03/19 11:12:16   343s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:12:16   343s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:12:16   343s] +----------------+------------------+------------+------------------+
[03/19 11:12:16   343s] 
[03/19 11:12:16   343s] Density: 78.648%
[03/19 11:12:16   343s] Routing Overflow: 2.21% H and 2.93% V
[03/19 11:12:16   343s] ------------------------------------------------------------
[03/19 11:12:16   343s] **opt_design ... cpu = 0:01:22, real = 0:00:50, mem = 1816.6M, totSessionCpu=0:05:43 **
[03/19 11:12:16   343s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 11:12:16   343s] optDesignOneStep: Leakage Power Flow
[03/19 11:12:16   343s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 11:12:16   343s] Begin: GigaOpt Optimization in TNS mode
[03/19 11:12:16   343s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 11:12:16   343s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 11:12:16   343s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 11:12:16   343s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 11:12:16   343s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 11:12:16   343s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 11:12:16   343s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 11:12:16   343s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 11:12:16   343s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 11:12:16   343s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 11:12:16   343s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 11:12:16   343s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 11:12:16   343s] Info: 185 nets with fixed/cover wires excluded.
[03/19 11:12:16   343s] Info: 185 clock nets excluded from IPO operation.
[03/19 11:12:16   343s] PhyDesignGrid: maxLocalDensity 0.95
[03/19 11:12:23   349s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 11:12:23   349s] *info: 185 clock nets excluded
[03/19 11:12:23   349s] *info: 7 special nets excluded.
[03/19 11:12:23   349s] *info: 32 multi-driver nets excluded.
[03/19 11:12:23   349s] *info: 131 no-driver nets excluded.
[03/19 11:12:23   350s] *info: 185 nets with fixed/cover wires excluded.
[03/19 11:12:23   350s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.65
[03/19 11:12:23   350s] Optimizer TNS Opt
[03/19 11:12:24   351s] Active Path Group: reg2reg  
[03/19 11:12:24   351s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:24   351s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[03/19 11:12:24   351s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:24   351s] |   0.000|    0.000|   0.000|    0.000|    78.65%|   0:00:00.0| 2541.7M|default_emulate_view|  reg2reg| U1_pf_RC_CG_HIER_INST1/enl_reg/D         |
[03/19 11:12:24   352s] |   0.052|    0.052|   0.000|    0.000|    78.66%|   0:00:00.0| 2579.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:24   352s] |   0.052|    0.052|   0.000|    0.000|    78.66%|   0:00:00.0| 2579.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/19 11:12:24   352s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:24   352s] 
[03/19 11:12:24   352s] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:00.0 mem=2579.8M) ***
[03/19 11:12:24   352s] 
[03/19 11:12:24   352s] *** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:00.0 mem=2579.8M) ***
[03/19 11:12:24   352s] ** GigaOpt Optimizer WNS Slack 0.052 TNS Slack 0.000 Density 78.66
[03/19 11:12:24   352s] *** Starting refinePlace (0:05:52 mem=2579.8M) ***
[03/19 11:12:24   352s] Total net length = 5.827e+05 (2.806e+05 3.021e+05) (ext = 3.302e+04)
[03/19 11:12:24   352s] default core: bins with density >  0.75 =   71 % ( 120 / 169 )
[03/19 11:12:24   352s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2579.8MB) @(0:05:52 - 0:05:52).
[03/19 11:12:24   352s] Density distribution unevenness ratio = 4.359%
[03/19 11:12:24   352s] Starting refinePlace ...
[03/19 11:12:24   352s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:12:24   352s] default core: bins with density >  0.75 = 68.6 % ( 116 / 169 )
[03/19 11:12:24   352s] Density distribution unevenness ratio = 4.346%
[03/19 11:12:24   352s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 11:12:24   352s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2579.8MB) @(0:05:52 - 0:05:52).
[03/19 11:12:24   352s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:12:24   352s] wireLenOptFixPriorityInst 1723 inst fixed
[03/19 11:12:24   352s] Move report: legalization moves 11 insts, mean move: 4.45 um, max move: 9.76 um
[03/19 11:12:24   352s] 	Max move on inst (U3_di_g9133): (203.49, 520.33) --> (203.49, 530.09)
[03/19 11:12:24   352s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2579.8MB) @(0:05:52 - 0:05:52).
[03/19 11:12:24   352s] Move report: Detail placement moves 11 insts, mean move: 4.45 um, max move: 9.76 um
[03/19 11:12:24   352s] 	Max move on inst (U3_di_g9133): (203.49, 520.33) --> (203.49, 530.09)
[03/19 11:12:24   352s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2579.8MB
[03/19 11:12:24   352s] Statistics of distance of Instance movement in refine placement:
[03/19 11:12:24   352s]   maximum (X+Y) =         9.76 um
[03/19 11:12:24   352s]   inst (U3_di_g9133) with max move: (203.49, 520.33) -> (203.49, 530.09)
[03/19 11:12:24   352s]   mean    (X+Y) =         4.45 um
[03/19 11:12:24   352s] Summary Report:
[03/19 11:12:24   352s] Instances move: 11 (out of 10397 movable)
[03/19 11:12:24   352s] Mean displacement: 4.45 um
[03/19 11:12:24   352s] Max displacement: 9.76 um (Instance: U3_di_g9133) ([03/19 11:12:24   352s] Total instances moved : 11
203.49, 520.33) -> (203.49, 530.09)
[03/19 11:12:24   352s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
[03/19 11:12:24   352s] Total net length = 5.827e+05 (2.806e+05 3.021e+05) (ext = 3.302e+04)
[03/19 11:12:24   352s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: [03/19 11:12:24   352s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2579.8MB) @(0:05:52 - 0:05:52).
2579.8MB
[03/19 11:12:24   352s] *** Finished refinePlace (0:05:52 mem=2579.8M) ***
[03/19 11:12:25   353s] *** maximum move = 9.76 um ***
[03/19 11:12:25   353s] *** Finished re-routing un-routed nets (2579.8M) ***
[03/19 11:12:25   353s] 
[03/19 11:12:25   353s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2579.8M) ***
[03/19 11:12:25   353s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.66
[03/19 11:12:25   353s] 
[03/19 11:12:25   353s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:02.0 mem=2579.8M) ***
[03/19 11:12:25   353s] 
[03/19 11:12:25   353s] End: GigaOpt Optimization in TNS mode
[03/19 11:12:25   354s] 
[03/19 11:12:25   354s] ------------------------------------------------------------
[03/19 11:12:25   354s]      Summary (cpu=0.16min real=0.15min mem=1814.8M)                             
[03/19 11:12:25   354s] ------------------------------------------------------------
[03/19 11:12:25   354s] 
[03/19 11:12:25   354s] Setup views included:
[03/19 11:12:25   354s]  default_emulate_view 
[03/19 11:12:25   354s] 
[03/19 11:12:25   354s] +--------------------+---------+---------+---------+---------+
[03/19 11:12:25   354s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/19 11:12:25   354s] +--------------------+---------+---------+---------+---------+
[03/19 11:12:25   354s] |           WNS (ns):|  0.000  |  0.000  |  3.328  |  4.357  |
[03/19 11:12:25   354s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/19 11:12:25   354s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/19 11:12:25   354s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/19 11:12:25   354s] +--------------------+---------+---------+---------+---------+
[03/19 11:12:25   354s] 
[03/19 11:12:25   354s] +----------------+-------------------------------+------------------+
[03/19 11:12:25   354s] |                |              Real             |       Total      |
[03/19 11:12:25   354s] |    DRVs        +------------------+------------+------------------|
[03/19 11:12:25   354s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 11:12:25   354s] +----------------+------------------+------------+------------------+
[03/19 11:12:25   354s] |   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
[03/19 11:12:25   354s] |   max_tran     |      0 (0)       |   0.000    |     31 (31)      |
[03/19 11:12:25   354s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:12:25   354s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:12:25   354s] +----------------+------------------+------------+------------------+
[03/19 11:12:25   354s] 
[03/19 11:12:25   354s] Density: 78.661%
[03/19 11:12:25   354s] Routing Overflow: 2.21% H and 2.93% V
[03/19 11:12:25   354s] ------------------------------------------------------------
[03/19 11:12:25   354s] **opt_design ... cpu = 0:01:32, real = 0:00:59, mem = 1814.8M, totSessionCpu=0:05:53 **
[03/19 11:12:26   354s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 11:12:26   354s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 11:12:26   354s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 11:12:26   354s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 11:12:26   354s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 11:12:26   354s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 11:12:26   354s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 11:12:26   354s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 11:12:26   354s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 11:12:26   354s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 11:12:26   354s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 11:12:26   354s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 11:12:26   354s] Info: 185 nets with fixed/cover wires excluded.
[03/19 11:12:26   354s] Info: 185 clock nets excluded from IPO operation.
[03/19 11:12:26   354s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/19 11:12:26   354s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/19 11:12:26   354s] [PSP] Started earlyGlobalRoute kernel
[03/19 11:12:26   354s] [PSP] Initial Peak syMemory usage = 1814.8 MB
[03/19 11:12:26   354s] (I)       Reading DB...
[03/19 11:12:26   354s] (I)       congestionReportName   : 
[03/19 11:12:26   354s] [NR-eagl] buildTerm2TermWires    : 1
[03/19 11:12:26   354s] [NR-eagl] doTrackAssignment      : 1
[03/19 11:12:26   354s] (I)       dumpBookshelfFiles     : 0
[03/19 11:12:26   354s] [NR-eagl] numThreads             : 1
[03/19 11:12:26   354s] [NR-eagl] honorMsvRouteConstraint: false
[03/19 11:12:26   354s] (I)       honorPin               : false
[03/19 11:12:26   354s] (I)       honorPinGuide          : true
[03/19 11:12:26   354s] (I)       honorPartition         : false
[03/19 11:12:26   354s] (I)       allowPartitionCrossover: false
[03/19 11:12:26   354s] (I)       honorSingleEntry       : true
[03/19 11:12:26   354s] (I)       honorSingleEntryStrong : true
[03/19 11:12:26   354s] (I)       handleViaSpacingRule   : false
[03/19 11:12:26   354s] (I)       PDConstraint           : none
[03/19 11:12:26   354s] [NR-eagl] honorClockSpecNDR      : 0
[03/19 11:12:26   354s] (I)       routingEffortLevel     : 3
[03/19 11:12:26   354s] [NR-eagl] minRouteLayer          : 2
[03/19 11:12:26   354s] [NR-eagl] maxRouteLayer          : 2147483647
[03/19 11:12:26   354s] (I)       numRowsPerGCell        : 1
[03/19 11:12:26   354s] (I)       speedUpLargeDesign     : 0
[03/19 11:12:26   354s] (I)       speedUpBlkViolationClean: 0
[03/19 11:12:26   354s] (I)       autoGCellMerging       : 1
[03/19 11:12:26   354s] (I)       multiThreadingTA       : 0
[03/19 11:12:26   354s] (I)       punchThroughDistance   : -1
[03/19 11:12:26   354s] (I)       blockedPinEscape       : 0
[03/19 11:12:26   354s] (I)       blkAwareLayerSwitching : 0
[03/19 11:12:26   354s] (I)       betterClockWireModeling: 0
[03/19 11:12:26   354s] (I)       scenicBound            : 1.15
[03/19 11:12:26   354s] (I)       maxScenicToAvoidBlk    : 100.00
[03/19 11:12:26   354s] (I)       source-to-sink ratio   : 0.00
[03/19 11:12:26   354s] (I)       targetCongestionRatio  : 1.00
[03/19 11:12:26   354s] (I)       layerCongestionRatio   : 0.70
[03/19 11:12:26   354s] (I)       m1CongestionRatio      : 0.10
[03/19 11:12:26   354s] (I)       m2m3CongestionRatio    : 0.70
[03/19 11:12:26   354s] (I)       pinAccessEffort        : 0.10
[03/19 11:12:26   354s] (I)       localRouteEffort       : 1.00
[03/19 11:12:26   354s] (I)       numSitesBlockedByOneVia: 8.00
[03/19 11:12:26   354s] (I)       supplyScaleFactorH     : 1.00
[03/19 11:12:26   354s] (I)       supplyScaleFactorV     : 1.00
[03/19 11:12:26   354s] (I)       highlight3DOverflowFactor: 0.00
[03/19 11:12:26   354s] (I)       skipTrackCommand             : 
[03/19 11:12:26   354s] (I)       readTROption           : true
[03/19 11:12:26   354s] (I)       extraSpacingBothSide   : false
[03/19 11:12:26   354s] [NR-eagl] numTracksPerClockWire  : 0
[03/19 11:12:26   354s] (I)       routeSelectedNetsOnly  : false
[03/19 11:12:26   354s] (I)       before initializing RouteDB syMemory usage = 1820.4 MB
[03/19 11:12:26   354s] (I)       starting read tracks
[03/19 11:12:26   354s] (I)       build grid graph
[03/19 11:12:26   354s] (I)       build grid graph start
[03/19 11:12:26   354s] (I)       build grid graph end
[03/19 11:12:26   354s] [NR-eagl] Layer1 has no routable track
[03/19 11:12:26   354s] [NR-eagl] Layer2 has single uniform track structure
[03/19 11:12:26   354s] [NR-eagl] Layer3 has single uniform track structure
[03/19 11:12:26   354s] [NR-eagl] Layer4 has single uniform track structure
[03/19 11:12:26   354s] [NR-eagl] Layer5 has single uniform track structure
[03/19 11:12:26   354s] [NR-eagl] Layer6 has single uniform track structure
[03/19 11:12:26   354s] (I)       Layer1   numNetMinLayer=11512
[03/19 11:12:26   354s] (I)       Layer2   numNetMinLayer=185
[03/19 11:12:26   354s] (I)       Layer3   numNetMinLayer=0
[03/19 11:12:26   354s] (I)       Layer4   numNetMinLayer=0
[03/19 11:12:26   354s] (I)       Layer5   numNetMinLayer=0
[03/19 11:12:26   354s] (I)       Layer6   numNetMinLayer=0
[03/19 11:12:26   354s] [NR-eagl] numViaLayers=5
[03/19 11:12:26   354s] (I)       end build via table
[03/19 11:12:26   354s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2565 numBumpBlks=0 numBoundaryFakeBlks=0
[03/19 11:12:26   354s] [NR-eagl] numPreroutedNet = 185  numPreroutedWires = 4505
[03/19 11:12:26   354s] (I)       num ignored nets =0
[03/19 11:12:26   354s] (I)       readDataFromPlaceDB
[03/19 11:12:26   354s] (I)       Read net information..
[03/19 11:12:26   354s] [NR-eagl] Read numTotalNets=11697  numIgnoredNets=185
[03/19 11:12:26   354s] (I)       Read testcase time = 0.010 seconds
[03/19 11:12:26   354s] 
[03/19 11:12:26   354s] (I)       totalGlobalPin=37890, totalPins=39326
[03/19 11:12:26   354s] (I)       Model blockage into capacity
[03/19 11:12:26   354s] (I)       Read numBlocks=2565  numPreroutedWires=4505  numCapScreens=0
[03/19 11:12:26   354s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/19 11:12:26   354s] (I)       blocked area on Layer2 : 1958400000  (0.52%)
[03/19 11:12:26   354s] (I)       blocked area on Layer3 : 13440956000  (3.58%)
[03/19 11:12:26   354s] (I)       blocked area on Layer4 : 3667712000  (0.98%)
[03/19 11:12:26   354s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/19 11:12:26   354s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/19 11:12:26   354s] (I)       Modeling time = 0.010 seconds
[03/19 11:12:26   354s] 
[03/19 11:12:26   354s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1820.4 MB
[03/19 11:12:26   354s] (I)       Layer1  viaCost=200.00
[03/19 11:12:26   354s] (I)       Layer2  viaCost=100.00
[03/19 11:12:26   354s] (I)       Layer3  viaCost=100.00
[03/19 11:12:26   354s] (I)       Layer4  viaCost=100.00
[03/19 11:12:26   354s] (I)       Layer5  viaCost=200.00
[03/19 11:12:26   354s] (I)       ---------------------Grid Graph Info--------------------
[03/19 11:12:26   354s] (I)       routing area        :  (0, 0) - (614880, 611220)
[03/19 11:12:26   354s] (I)       core area           :  (3150, 3050) - (611730, 608170)
[03/19 11:12:26   354s] (I)       Site Width          :   630  (dbu)
[03/19 11:12:26   354s] (I)       Row Height          :  4880  (dbu)
[03/19 11:12:26   354s] (I)       GCell Width         :  4880  (dbu)
[03/19 11:12:26   354s] (I)       GCell Height        :  4880  (dbu)
[03/19 11:12:26   354s] (I)       grid                :   126   125     6
[03/19 11:12:26   354s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/19 11:12:26   354s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/19 11:12:26   354s] (I)       Default wire width  :   230   280   280   280   280   440
[03/19 11:12:26   354s] (I)       Default wire space  :   230   280   280   280   280   460
[03/19 11:12:26   354s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/19 11:12:26   354s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/19 11:12:26   354s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/19 11:12:26   354s] (I)       Total num of tracks :     0   976  1001   976  1001   488
[03/19 11:12:26   354s] (I)       Num of masks        :     1     1     1     1     1     1
[03/19 11:12:26   354s] (I)       --------------------------------------------------------
[03/19 11:12:26   354s] 
[03/19 11:12:26   354s] (I)       After initializing earlyGlobalRoute syMemory usage = 1820.4 MB
[03/19 11:12:26   354s] (I)       Loading and dumping file time : 0.17 seconds
[03/19 11:12:26   354s] (I)       ============= Initialization =============
[03/19 11:12:26   354s] [NR-eagl] EstWL : 128499
[03/19 11:12:26   354s] 
[03/19 11:12:26   354s] (I)       total 2D Cap : 548155 = (246176 H, 301979 V)
[03/19 11:12:26   354s] (I)       botLay=Layer1  topLay=Layer6  numSeg=26613
[03/19 11:12:26   354s] (I)       ============  Phase 1a Route ============
[03/19 11:12:26   354s] (I)       Phase 1a runs 0.03 seconds
[03/19 11:12:26   354s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/19 11:12:26   354s] [NR-eagl] Usage: 128499 = (63063 H, 65436 V) = (25.62% H, 26.58% V) = (3.077e+05um H, 3.193e+05um V)
[03/19 11:12:26   354s] [NR-eagl] 
[03/19 11:12:26   354s] (I)       ============  Phase 1b Route ============
[03/19 11:12:26   354s] (I)       Phase 1b runs 0.02 seconds
[03/19 11:12:26   354s] [NR-eagl] Usage: 128640 = (63120 H, 65520 V) = (25.64% H, 26.62% V) = (3.080e+05um H, 3.197e+05um V)
[03/19 11:12:26   354s] [NR-eagl] 
[03/19 11:12:26   354s] (I)       ============  Phase 1c Route ============
[03/19 11:12:26   354s] [NR-eagl] earlyGlobalRoute overflow: 0.44% H + 0.26% V
[03/19 11:12:26   354s] 
[03/19 11:12:26   354s] (I)       Level2 Grid: 26 x 25
[03/19 11:12:26   354s] (I)       Phase 1c runs 0.00 seconds
[03/19 11:12:26   354s] [NR-eagl] Usage: 128640 = (63120 H, 65520 V) = (25.64% H, 26.62% V) = (3.080e+05um H, 3.197e+05um V)
[03/19 11:12:26   354s] [NR-eagl] 
[03/19 11:12:26   354s] (I)       ============  Phase 1d Route ============
[03/19 11:12:26   354s] (I)       Phase 1d runs 0.01 seconds
[03/19 11:12:26   354s] [NR-eagl] Usage: 128654 = (63118 H, 65536 V) = (25.64% H, 26.62% V) = (3.080e+05um H, 3.198e+05um V)
[03/19 11:12:26   354s] [NR-eagl] 
[03/19 11:12:26   354s] (I)       ============  Phase 1e Route ============
[03/19 11:12:26   354s] (I)       Phase 1e runs 0.00 seconds
[03/19 11:12:26   354s] [NR-eagl] Usage: 128654 = (63118 H, 65536 V) = (25.64% H, 26.62% V) = (3.080e+05um H, 3.198e+05um V)
[03/19 11:12:26   354s] [NR-eagl] 
[03/19 11:12:26   354s] (I)       [03/19 11:12:26   354s] [NR-eagl] earlyGlobalRoute overflow: 0.45% H + 0.26% V
[03/19 11:12:26   354s] 
============  Phase 1l Route ============
[03/19 11:12:26   354s] (I)       dpBasedLA: time=0.04  totalOF=4551937  totalVia=94481  totalWL=128640  total(Via+WL)=223121 
[03/19 11:12:26   354s] (I)       Total Global Routing Runtime: 0.16 seconds
[03/19 11:12:26   354s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.46% H + 0.22% V
[03/19 11:12:26   354s] [NR-eagl] Overflow after earlyGlobalRoute 0.57% H + 0.28% V
[03/19 11:12:26   354s] 
[03/19 11:12:26   354s] (I)       ============= track Assignment ============
[03/19 11:12:26   354s] (I)       extract Global 3D Wires
[03/19 11:12:26   354s] (I)       Extract Global WL : time=0.01
[03/19 11:12:26   354s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/19 11:12:26   354s] (I)       track assignment initialization runtime=2538 millisecond
[03/19 11:12:26   354s] (I)       #threads=1 for track assignment
[03/19 11:12:26   355s] (I)       track assignment kernel runtime=218105 millisecond
[03/19 11:12:26   355s] (I)       End Greedy Track Assignment
[03/19 11:12:27   355s] [NR-eagl] Layer1(MET1)(F) length: 7.182000e+01um, number of vias: 41346
[03/19 11:12:27   355s] [NR-eagl] Layer2(MET2)(V) length: 1.510454e+05um, number of vias: 52685
[03/19 11:12:27   355s] [NR-eagl] Layer3(MET3)(H) length: 1.925560e+05um, number of vias: 15169
[03/19 11:12:27   355s] [NR-eagl] Layer4(MET4)(V) length: 1.568516e+05um, number of vias: 10391
[03/19 11:12:27   355s] [NR-eagl] Layer5(MET5)(H) length: 1.525852e+05um, number of vias: 1402
[03/19 11:12:27   355s] [NR-eagl] Layer6(METTP)(V) length: 4.782032e+04um, number of vias: 0
[03/19 11:12:27   355s] [NR-eagl] Total length: 7.009303e+05um, number of vias: 120993
[03/19 11:12:27   355s] [NR-eagl] End Peak syMemory usage = 1802.7 MB
[03/19 11:12:27   355s] [NR-eagl] Early Global Router Kernel+IO runtime : 1.00 seconds
[03/19 11:12:27   355s] Extraction called for design 'minimips' of instances=14425 and nets=12140 using extraction engine 'preRoute' .
[03/19 11:12:27   355s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/19 11:12:27   355s] Type 'man IMPEXT-3530' for more detail.
[03/19 11:12:27   355s] PreRoute RC Extraction called for design minimips.
[03/19 11:12:27   355s] RC Extraction called in multi-corner(1) mode.
[03/19 11:12:27   355s] RCMode: PreRoute
[03/19 11:12:27   355s]       RC Corner Indexes            0   
[03/19 11:12:27   355s] Capacitance Scaling Factor   : 1.00000 
[03/19 11:12:27   355s] Resistance Scaling Factor    : 1.00000 
[03/19 11:12:27   355s] Clock Cap. Scaling Factor    : 1.00000 
[03/19 11:12:27   355s] Clock Res. Scaling Factor    : 1.00000 
[03/19 11:12:27   355s] Shrink Factor                : 1.00000
[03/19 11:12:27   355s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/19 11:12:27   355s] Using capacitance table file ...
[03/19 11:12:27   355s] Updating RC grid for preRoute extraction ...
[03/19 11:12:27   355s] Initializing multi-corner capacitance tables ... 
[03/19 11:12:27   355s] Initializing multi-corner resistance tables ...
[03/19 11:12:27   355s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1802.711M)
[03/19 11:12:27   356s] Compute RC Scale Done ...
[03/19 11:12:27   356s] Local HotSpot Analysis: normalized congestion hotspot area = 1.00/3.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/19 11:12:27   356s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 3.00 (area is in unit of 4 std-cell row bins)
[03/19 11:12:27   356s] 
[03/19 11:12:27   356s] ** np local hotspot detection info verbose **
[03/19 11:12:27   356s] level 0: max group area = 1.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/19 11:12:27   356s] 
[03/19 11:12:27   356s] Adjusting target slack by 0.1 ns for power optimization
[03/19 11:12:28   356s] #################################################################################
[03/19 11:12:28   356s] # Design Stage: PreRoute
[03/19 11:12:28   356s] # Design Name: minimips
[03/19 11:12:28   356s] # Design Mode: 90nm
[03/19 11:12:28   356s] # Analysis Mode: MMMC Non-OCV 
[03/19 11:12:28   356s] # Parasitics Mode: No SPEF/RCDB
[03/19 11:12:28   356s] # Signoff Settings: SI Off 
[03/19 11:12:28   356s] #################################################################################
[03/19 11:12:28   357s] Calculate delays in Single mode...
[03/19 11:12:28   357s] Topological Sorting (CPU = 0:00:00.0, MEM = 1878.6M, InitMEM = 1877.0M)
[03/19 11:12:29   362s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 11:12:29   362s] End delay calculation. (MEM=2338.51 CPU=0:00:04.7 REAL=0:00:01.0)
[03/19 11:12:29   362s] *** CDM Built up (cpu=0:00:06.2  real=0:00:01.0  mem= 2338.5M) ***
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] ------------------------------------------------------------
[03/19 11:12:30   364s]         Before Power Reclaim                             
[03/19 11:12:30   364s] ------------------------------------------------------------
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Setup views included:
[03/19 11:12:30   364s]  default_emulate_view 
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] +--------------------+---------+---------+---------+---------+
[03/19 11:12:30   364s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/19 11:12:30   364s] +--------------------+---------+---------+---------+---------+
[03/19 11:12:30   364s] |           WNS (ns):| -0.118  | -0.118  |  3.407  |  4.353  |
[03/19 11:12:30   364s] |           TNS (ns):| -0.368  | -0.368  |  0.000  |  0.000  |
[03/19 11:12:30   364s] |    Violating Paths:|    5    |    5    |    0    |    0    |
[03/19 11:12:30   364s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/19 11:12:30   364s] +--------------------+---------+---------+---------+---------+
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] +----------------+-------------------------------+------------------+
[03/19 11:12:30   364s] |                |              Real             |       Total      |
[03/19 11:12:30   364s] |    DRVs        +------------------+------------+------------------|
[03/19 11:12:30   364s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 11:12:30   364s] +----------------+------------------+------------+------------------+
[03/19 11:12:30   364s] |   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
[03/19 11:12:30   364s] |   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
[03/19 11:12:30   364s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:12:30   364s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:12:30   364s] +----------------+------------------+------------+------------------+
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Density: 78.661%
[03/19 11:12:30   364s] ------------------------------------------------------------
[03/19 11:12:30   364s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 11:12:30   364s] Info: 185 nets with fixed/cover wires excluded.
[03/19 11:12:30   364s] Info: 185 clock nets excluded from IPO operation.
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Power Net Detected:
[03/19 11:12:30   364s]     Voltage	    Name
[03/19 11:12:30   364s]     0.00V	    gnd!
[03/19 11:12:30   364s]     0.00V	    gnd
[03/19 11:12:30   364s]     0.00V	    GND
[03/19 11:12:30   364s]     0.00V	    VSS
[03/19 11:12:30   364s]     0.00V	    vdd!
[03/19 11:12:30   364s]     1.80V	    vdd
[03/19 11:12:30   364s]     0.00V	    VDD
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Begin Power Analysis
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s]     0.00V	    gnd!
[03/19 11:12:30   364s]     0.00V	    gnd
[03/19 11:12:30   364s]     0.00V	    GND
[03/19 11:12:30   364s]     0.00V	    VSS
[03/19 11:12:30   364s]     0.00V	    vdd!
[03/19 11:12:30   364s]     1.80V	    vdd
[03/19 11:12:30   364s]     0.00V	    VDD
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Begin Processing Timing Library for Power Calculation
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Begin Processing Timing Library for Power Calculation
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Begin Processing Power Net/Grid for Power Calculation
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1310.08MB/1310.08MB)
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Begin Processing Timing Window Data for Power Calculation
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] clock(100MHz) CK: assigning clock clock to net clock
[03/19 11:12:30   364s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1310.18MB/1310.18MB)
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Begin Processing User Attributes
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1310.22MB/1310.22MB)
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Begin Processing Signal Activity
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Starting Levelizing
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT)
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 10%
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 20%
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 30%
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 40%
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 50%
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 60%
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 70%
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 80%
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 90%
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Finished Levelizing
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT)
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] Starting Activity Propagation
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT)
[03/19 11:12:30   364s] ** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
[03/19 11:12:30   364s] Use 'set_default_switching_activity -input_activity' command to change the default activity value.
[03/19 11:12:30   364s] 
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 10%
[03/19 11:12:30   364s] 2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 20%
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] Finished Activity Propagation
[03/19 11:12:31   365s] 2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT)
[03/19 11:12:31   365s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1310.96MB/1310.96MB)
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] Begin Power Computation
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s]       ----------------------------------------------------------
[03/19 11:12:31   365s]       # of cell(s) missing both power/leakage table: 0
[03/19 11:12:31   365s]       # of cell(s) missing power table: 0
[03/19 11:12:31   365s]       # of cell(s) missing leakage table: 0
[03/19 11:12:31   365s]       # of MSMV cell(s) missing power_level: 0
[03/19 11:12:31   365s]       ----------------------------------------------------------
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] Starting Calculating power
[03/19 11:12:31   365s] 2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT)
[03/19 11:12:31   365s] 2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 10%
[03/19 11:12:31   365s] 2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 20%
[03/19 11:12:31   365s] 2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 30%
[03/19 11:12:31   365s] 2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 40%
[03/19 11:12:31   365s] 2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 50%
[03/19 11:12:31   365s] 2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 60%
[03/19 11:12:31   365s] 2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 70%
[03/19 11:12:31   365s] 2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 80%
[03/19 11:12:31   365s] 2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 90%
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] Finished Calculating power
[03/19 11:12:31   365s] 2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT)
[03/19 11:12:31   365s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1326.68MB/1326.68MB)
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] Begin Processing User Attributes
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1326.68MB/1326.68MB)
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1326.70MB/1326.70MB)
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] Begin Static Power Report Generation
[03/19 11:12:31   365s] *----------------------------------------------------------------------------------------
[03/19 11:12:31   365s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/19 11:12:31   365s] *	
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] * 	Date & Time:	2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT)
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *----------------------------------------------------------------------------------------
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *	Design: minimips
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *	Liberty Libraries used:
[03/19 11:12:31   365s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/19 11:12:31   365s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *	Power Domain used:
[03/19 11:12:31   365s] *		Rail:        vdd 	Voltage:        1.8
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *       Power View : default_emulate_view
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *       User-Defined Activity : N.A.
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *       Activity File: N.A.
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *       Hierarchical Global Activity: N.A.
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *       Global Activity: N.A.
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *       Sequential Element Activity: 0.200000
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *       Primary Input Activity: 0.200000
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *       Default icg ratio: N.A.
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *       Global Comb ClockGate Ratio: N.A.
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *	Power Units = 1mW
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *	Time Units = 1e-09 secs
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] *       report_power -leakage
[03/19 11:12:31   365s] *
[03/19 11:12:31   365s] -----------------------------------------------------------------------------------------
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] Total Power
[03/19 11:12:31   365s] -----------------------------------------------------------------------------------------
[03/19 11:12:31   365s] Total Leakage Power:         0.00063772
[03/19 11:12:31   365s] -----------------------------------------------------------------------------------------
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] Group                           Leakage       Percentage 
[03/19 11:12:31   365s]                                 Power         (%)        
[03/19 11:12:31   365s] -----------------------------------------------------------------------------------------
[03/19 11:12:31   365s] Sequential                     0.0002548       38.27
[03/19 11:12:31   365s] Macro                          1.153e-08    0.001732
[03/19 11:12:31   365s] IO                                     0           0
[03/19 11:12:31   365s] Combinational                  0.0003546       53.25
[03/19 11:12:31   365s] Clock (Combinational)          2.824e-05        4.24
[03/19 11:12:31   365s] Clock (Sequential)                     0           0
[03/19 11:12:31   365s] -----------------------------------------------------------------------------------------
[03/19 11:12:31   365s] Total                          0.0006377         100
[03/19 11:12:31   365s] -----------------------------------------------------------------------------------------
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] Rail                  Voltage   Leakage       Percentage 
[03/19 11:12:31   365s]                                 Power         (%)        
[03/19 11:12:31   365s] -----------------------------------------------------------------------------------------
[03/19 11:12:31   365s] vdd                       1.8  0.0006377         100
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] Clock                           Leakage       Percentage 
[03/19 11:12:31   365s]                                 Power         (%)        
[03/19 11:12:31   365s] -----------------------------------------------------------------------------------------
[03/19 11:12:31   365s] clock                          2.824e-05       4.428
[03/19 11:12:31   365s] -----------------------------------------------------------------------------------------
[03/19 11:12:31   365s] Total                          2.824e-05       4.428
[03/19 11:12:31   365s] -----------------------------------------------------------------------------------------
[03/19 11:12:31   365s]  
[03/19 11:12:31   365s]  
[03/19 11:12:31   365s] -----------------------------------------------------------------------------------------
[03/19 11:12:31   365s] *	Power Distribution Summary: 
[03/19 11:12:31   365s] * 		Highest Average Power:    U7_banc_rc_gclk__L3_I0 (BUX16): 	 5.073e-07
[03/19 11:12:31   365s] * 		Highest Leakage Power:    U7_banc_rc_gclk__L3_I0 (BUX16): 	 5.073e-07
[03/19 11:12:31   365s] * 		Total Cap: 	2.55652e-10 F
[03/19 11:12:31   365s] * 		Total instances in design: 14425
[03/19 11:12:31   365s] * 		Total instances in design with no power:     0
[03/19 11:12:31   365s] *                Total instances in design with no activty:     0
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s] * 		Total Fillers and Decap:  3844
[03/19 11:12:31   365s] -----------------------------------------------------------------------------------------
[03/19 11:12:31   365s]  
[03/19 11:12:31   365s] Total leakage power = 0.000637725 mW
[03/19 11:12:31   365s] Cell usage statistics:  
[03/19 11:12:31   365s] Library D_CELLS_MOSST_typ_1_80V_25C , 14425 cells ( 100.000000%) , 0.000637725 mW ( 100.000000% ) 
[03/19 11:12:31   365s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/19 11:12:31   365s] mem(process/total)=1326.93MB/1326.93MB)
[03/19 11:12:31   365s] 
[03/19 11:12:31   365s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 11:12:31   365s] UM:                                         -0.368            -0.118  report_power
[03/19 11:12:31   365s] Begin: Leakage Power Optimization
[03/19 11:12:31   365s] PhyDesignGrid: maxLocalDensity 0.98
[03/19 11:12:31   365s] #spOpts: mergeVia=F 
[03/19 11:12:33   367s] Reclaim Optimization WNS Slack -0.118  TNS Slack -0.368 Density 78.66
[03/19 11:12:33   367s] +----------+---------+--------+--------+------------+--------+
[03/19 11:12:33   367s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/19 11:12:33   367s] +----------+---------+--------+--------+------------+--------+
[03/19 11:12:33   367s] |    78.66%|        -|  -0.118|  -0.368|   0:00:00.0| 2606.8M|
[03/19 11:12:52   387s] |    78.66%|        0|  -0.118|  -0.368|   0:00:19.0| 2606.8M|
[03/19 11:12:52   387s] |    78.66%|        0|  -0.118|  -0.368|   0:00:00.0| 2606.8M|
[03/19 11:12:52   387s] +----------+---------+--------+--------+------------+--------+
[03/19 11:12:52   387s] Reclaim Optimization End WNS Slack -0.118  TNS Slack -0.368 Density 78.66
[03/19 11:12:52   387s] 
[03/19 11:12:52   387s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/19 11:12:52   387s] --------------------------------------------------------------
[03/19 11:12:52   387s] |                                   | Total     | Sequential |
[03/19 11:12:52   387s] --------------------------------------------------------------
[03/19 11:12:52   387s] | Num insts resized                 |       0  |       0    |
[03/19 11:12:52   387s] | Num insts undone                  |       0  |       0    |
[03/19 11:12:52   387s] | Num insts Downsized               |       0  |       0    |
[03/19 11:12:52   387s] | Num insts Samesized               |       0  |       0    |
[03/19 11:12:52   387s] | Num insts Upsized                 |       0  |       0    |
[03/19 11:12:52   387s] | Num multiple commits+uncommits    |       0  |       -    |
[03/19 11:12:52   387s] --------------------------------------------------------------
[03/19 11:12:52   387s] ** Finished Core Leakage Power Optimization (cpu = 0:00:21.9) (real = 0:00:21.0) **
[03/19 11:12:52   387s] *** Finished Leakage Power Optimization (cpu=0:00:22, real=0:00:21, mem=1899.73M, totSessionCpu=0:06:27).
[03/19 11:12:52   387s] Begin: GigaOpt postEco DRV Optimization
[03/19 11:12:52   387s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 11:12:52   387s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 11:12:52   387s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 11:12:52   387s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 11:12:52   387s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 11:12:52   387s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 11:12:52   387s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 11:12:52   387s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 11:12:52   387s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 11:12:52   387s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 11:12:52   387s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 11:12:52   387s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 11:12:52   387s] Info: 185 nets with fixed/cover wires excluded.
[03/19 11:12:52   387s] Info: 185 clock nets excluded from IPO operation.
[03/19 11:12:52   388s] PhyDesignGrid: maxLocalDensity 0.98
[03/19 11:12:52   388s] #spOpts: mergeVia=F 
[03/19 11:12:54   389s] DEBUG: @coeDRVCandCache::init.
[03/19 11:12:54   389s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 11:12:54   389s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/19 11:12:54   389s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 11:12:54   389s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/19 11:12:54   389s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 11:12:54   389s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/19 11:12:54   390s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/19 11:12:54   390s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 11:12:54   390s] |    32   |    32   |    32   |     32  |     0   |     0   |     0   |     0   | -0.12 |          0|          0|          0|  78.66  |            |           |
[03/19 11:12:54   390s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/19 11:12:54   390s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/19 11:12:54   390s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 11:12:54   390s] |    32   |    32   |    32   |     32  |     0   |     0   |     0   |     0   | -0.12 |          0|          0|          0|  78.66  |   0:00:00.0|    2622.8M|
[03/19 11:12:54   390s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 11:12:54   390s] 
[03/19 11:12:54   390s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2622.8M) ***
[03/19 11:12:54   390s] 
[03/19 11:12:54   390s] DEBUG: @coeDRVCandCache::cleanup.
[03/19 11:12:54   390s] End: GigaOpt postEco DRV Optimization
[03/19 11:12:55   390s] GigaOpt: WNS changes after routing: 0.000 -> -0.118 (bump = 0.118)
[03/19 11:12:55   390s] Begin: GigaOpt postEco optimization
[03/19 11:12:55   390s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 11:12:55   390s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 11:12:55   390s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 11:12:55   390s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 11:12:55   390s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 11:12:55   390s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 11:12:55   390s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 11:12:55   390s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 11:12:55   390s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 11:12:55   390s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 11:12:55   390s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 11:12:55   390s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 11:12:55   390s] Info: 185 nets with fixed/cover wires excluded.
[03/19 11:12:55   390s] Info: 185 clock nets excluded from IPO operation.
[03/19 11:12:55   390s] PhyDesignGrid: maxLocalDensity 1.00
[03/19 11:12:55   390s] #spOpts: mergeVia=F 
[03/19 11:12:58   393s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 11:12:58   393s] *info: 185 clock nets excluded
[03/19 11:12:58   393s] *info: 7 special nets excluded.
[03/19 11:12:58   393s] *info: 32 multi-driver nets excluded.
[03/19 11:12:58   393s] *info: 131 no-driver nets excluded.
[03/19 11:12:58   393s] *info: 185 nets with fixed/cover wires excluded.
[03/19 11:12:59   394s] ** GigaOpt Optimizer WNS Slack -0.118 TNS Slack -0.368 Density 78.66
[03/19 11:12:59   394s] Optimizer WNS Pass 0
[03/19 11:12:59   394s] Active Path Group: reg2cgate reg2reg  
[03/19 11:12:59   394s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:59   394s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[03/19 11:12:59   394s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:12:59   394s] |  -0.118|   -0.118|  -0.368|   -0.368|    78.66%|   0:00:00.0| 2641.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
[03/19 11:13:01   399s] |   0.000|    0.000|   0.000|    0.000|    78.67%|   0:00:02.0| 2651.6M|default_emulate_view|       NA| NA                                       |
[03/19 11:13:01   399s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 11:13:01   399s] 
[03/19 11:13:01   399s] *** Finish Core Optimize Step (cpu=0:00:04.2 real=0:00:02.0 mem=2651.6M) ***
[03/19 11:13:01   399s] 
[03/19 11:13:01   399s] *** Finished Optimize Step Cumulative (cpu=0:00:04.2 real=0:00:02.0 mem=2651.6M) ***
[03/19 11:13:01   399s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.67
[03/19 11:13:01   399s] *** Starting refinePlace (0:06:39 mem=2651.6M) ***
[03/19 11:13:01   399s] Total net length = 5.679e+05 (2.705e+05 2.974e+05) (ext = 3.296e+04)
[03/19 11:13:01   399s] Starting refinePlace ...
[03/19 11:13:01   399s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:13:01   399s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:13:01   399s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2651.6MB) @(0:06:39 - 0:06:39).
[03/19 11:13:01   399s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 11:13:01   399s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2651.6MB
[03/19 11:13:01   399s] Statistics of distance of Instance movement in refine placement:
[03/19 11:13:01   399s]   maximum (X+Y) =         0.00 um
[03/19 11:13:01   399s]   mean    (X+Y) =         0.00 um
[03/19 11:13:01   399s] Total instances moved : 0
[03/19 11:13:01   399s] Summary Report:
[03/19 11:13:01   399s] Instances move: 0 (out of 10399 movable)
[03/19 11:13:01   399s] Mean displacement: 0.00 um
[03/19 11:13:01   399s] Max displacement: 0.00 um 
[03/19 11:13:01   399s] Total net length = 5.679e+05 (2.705e+05 2.974e+05) (ext = 3.296e+04)
[03/19 11:13:01   399s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: [03/19 11:13:01   399s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2651.6MB) @(0:06:39 - 0:06:39).
2651.6MB
[03/19 11:13:01   399s] *** Finished refinePlace (0:06:39 mem=2651.6M) ***
[03/19 11:13:01   399s] *** maximum move = 0.00 um ***
[03/19 11:13:01   399s] *** Finished re-routing un-routed nets (2651.6M) ***
[03/19 11:13:02   399s] 
[03/19 11:13:02   399s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2651.6M) ***
[03/19 11:13:02   399s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.67
[03/19 11:13:02   399s] 
[03/19 11:13:02   399s] *** Finish post-CTS Setup Fixing (cpu=0:00:05.4 real=0:00:03.0 mem=2651.6M) ***
[03/19 11:13:02   399s] 
[03/19 11:13:02   400s] End: GigaOpt postEco optimization
[03/19 11:13:02   400s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[03/19 11:13:02   400s] GigaOpt: Skipping nonLegal postEco optimization
[03/19 11:13:02   400s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[03/19 11:13:02   400s] Re-routed 0 nets
[03/19 11:13:02   400s] Multi-CPU acceleration using 8 CPU(s).
[03/19 11:13:02   400s] 
[03/19 11:13:02   400s] Begin Power Analysis
[03/19 11:13:02   400s] 
[03/19 11:13:03   400s]     0.00V	    gnd!
[03/19 11:13:03   400s]     0.00V	    gnd
[03/19 11:13:03   400s]     0.00V	    GND
[03/19 11:13:03   400s]     0.00V	    VSS
[03/19 11:13:03   400s]     0.00V	    vdd!
[03/19 11:13:03   400s]     1.80V	    vdd
[03/19 11:13:03   400s]     0.00V	    VDD
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Begin Processing Timing Library for Power Calculation
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Begin Processing Timing Library for Power Calculation
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Begin Processing Power Net/Grid for Power Calculation
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1322.01MB/1322.01MB)
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Begin Processing Timing Window Data for Power Calculation
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] CK: assigning clock clock to net clock
[03/19 11:13:03   400s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1322.29MB/1322.29MB)
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Begin Processing User Attributes
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1322.34MB/1322.34MB)
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Begin Processing Signal Activity
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Starting Levelizing
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 10%
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 20%
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 30%
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 40%
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 50%
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 60%
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 70%
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 80%
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 90%
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Finished Levelizing
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Starting Activity Propagation
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 10%
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 20%
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Finished Activity Propagation
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)
[03/19 11:13:03   400s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1322.75MB/1322.75MB)
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Begin Power Computation
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s]       ----------------------------------------------------------
[03/19 11:13:03   400s]       # of cell(s) missing both power/leakage table: 0
[03/19 11:13:03   400s]       # of cell(s) missing power table: 0
[03/19 11:13:03   400s]       # of cell(s) missing leakage table: 0
[03/19 11:13:03   400s]       # of MSMV cell(s) missing power_level: 0
[03/19 11:13:03   400s]       ----------------------------------------------------------
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] 
[03/19 11:13:03   400s] Starting Calculating power
[03/19 11:13:03   400s] 2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)
[03/19 11:13:04   400s] 2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 10%
[03/19 11:13:04   400s] 2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 20%
[03/19 11:13:04   400s] 2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 30%
[03/19 11:13:04   400s] 2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 40%
[03/19 11:13:04   400s] 2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 50%
[03/19 11:13:04   400s] 2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 60%
[03/19 11:13:04   400s] 2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 70%
[03/19 11:13:04   400s] 2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 80%
[03/19 11:13:04   400s] 2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 90%
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] Finished Calculating power
[03/19 11:13:04   400s] 2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT)
[03/19 11:13:04   400s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1317.95MB/1317.95MB)
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] Begin Processing User Attributes
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1317.95MB/1317.95MB)
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1317.98MB/1317.98MB)
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] Begin Static Power Report Generation
[03/19 11:13:04   400s] *----------------------------------------------------------------------------------------
[03/19 11:13:04   400s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/19 11:13:04   400s] *	
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] * 	Date & Time:	2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT)
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *----------------------------------------------------------------------------------------
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *	Design: minimips
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *	Liberty Libraries used:
[03/19 11:13:04   400s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/19 11:13:04   400s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *	Power Domain used:
[03/19 11:13:04   400s] *		Rail:        vdd 	Voltage:        1.8
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *       Power View : default_emulate_view
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *       User-Defined Activity : N.A.
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *       Activity File: N.A.
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *       Hierarchical Global Activity: N.A.
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *       Global Activity: N.A.
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *       Sequential Element Activity: 0.200000
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *       Primary Input Activity: 0.200000
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *       Default icg ratio: N.A.
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *       Global Comb ClockGate Ratio: N.A.
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *	Power Units = 1mW
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *	Time Units = 1e-09 secs
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] *       report_power -leakage
[03/19 11:13:04   400s] *
[03/19 11:13:04   400s] -----------------------------------------------------------------------------------------
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] Total Power
[03/19 11:13:04   400s] -----------------------------------------------------------------------------------------
[03/19 11:13:04   400s] Total Leakage Power:         0.00063796
[03/19 11:13:04   400s] -----------------------------------------------------------------------------------------
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] Group                           Leakage       Percentage 
[03/19 11:13:04   400s]                                 Power         (%)        
[03/19 11:13:04   400s] -----------------------------------------------------------------------------------------
[03/19 11:13:04   400s] Sequential                     0.0002548       38.25
[03/19 11:13:04   400s] Macro                          1.153e-08    0.001731
[03/19 11:13:04   400s] IO                                     0           0
[03/19 11:13:04   400s] Combinational                  0.0003549       53.27
[03/19 11:13:04   400s] Clock (Combinational)          2.824e-05       4.239
[03/19 11:13:04   400s] Clock (Sequential)                     0           0
[03/19 11:13:04   400s] -----------------------------------------------------------------------------------------
[03/19 11:13:04   400s] Total                           0.000638         100
[03/19 11:13:04   400s] -----------------------------------------------------------------------------------------
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] Rail                  Voltage   Leakage       Percentage 
[03/19 11:13:04   400s]                                 Power         (%)        
[03/19 11:13:04   400s] -----------------------------------------------------------------------------------------
[03/19 11:13:04   400s] vdd                       1.8   0.000638         100
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] Clock                           Leakage       Percentage 
[03/19 11:13:04   400s]                                 Power         (%)        
[03/19 11:13:04   400s] -----------------------------------------------------------------------------------------
[03/19 11:13:04   400s] clock                          2.824e-05       4.426
[03/19 11:13:04   400s] -----------------------------------------------------------------------------------------
[03/19 11:13:04   400s] Total                          2.824e-05       4.426
[03/19 11:13:04   400s] -----------------------------------------------------------------------------------------
[03/19 11:13:04   400s]  
[03/19 11:13:04   400s]  
[03/19 11:13:04   400s] -----------------------------------------------------------------------------------------
[03/19 11:13:04   400s] *	Power Distribution Summary: 
[03/19 11:13:04   400s] * 		Highest Average Power:    U7_banc_rc_gclk__L3_I0 (BUX16): 	 5.073e-07
[03/19 11:13:04   400s] * 		Highest Leakage Power:    U7_banc_rc_gclk__L3_I0 (BUX16): 	 5.073e-07
[03/19 11:13:04   400s] * 		Total Cap: 	2.55677e-10 F
[03/19 11:13:04   400s] * 		Total instances in design: 14427
[03/19 11:13:04   400s] * 		Total instances in design with no power:     0
[03/19 11:13:04   400s] *                Total instances in design with no activty:     0
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s] * 		Total Fillers and Decap:  3844
[03/19 11:13:04   400s] -----------------------------------------------------------------------------------------
[03/19 11:13:04   400s]  
[03/19 11:13:04   400s] Total leakage power = 0.000637958 mW
[03/19 11:13:04   400s] Cell usage statistics:  
[03/19 11:13:04   400s] Library D_CELLS_MOSST_typ_1_80V_25C , 14427 cells ( 100.000000%) , 0.000637958 mW ( 100.000000% ) 
[03/19 11:13:04   400s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/19 11:13:04   400s] mem(process/total)=1318.38MB/1318.38MB)
[03/19 11:13:04   400s] 
[03/19 11:13:04   400s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 11:13:04   400s] UM:                                                                   report_power
[03/19 11:13:04   402s] doiPBLastSyncSlave
[03/19 11:13:04   402s] <optDesign CMD> Restore Using all VT Cells
[03/19 11:13:04   402s] Reported timing to dir ./timingReports
[03/19 11:13:04   402s] **opt_design ... cpu = 0:02:19, real = 0:01:38, mem = 1920.0M, totSessionCpu=0:06:41 **
[03/19 11:13:05   404s] 
[03/19 11:13:05   404s] ------------------------------------------------------------
[03/19 11:13:05   404s]      opt_design Final Summary                             
[03/19 11:13:05   404s] ------------------------------------------------------------
[03/19 11:13:05   404s] 
[03/19 11:13:05   404s] Setup views included:
[03/19 11:13:05   404s]  default_emulate_view 
[03/19 11:13:05   404s] 
[03/19 11:13:05   404s] +--------------------+---------+---------+---------+---------+
[03/19 11:13:05   404s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/19 11:13:05   404s] +--------------------+---------+---------+---------+---------+
[03/19 11:13:05   404s] |           WNS (ns):|  0.000  |  0.000  |  3.407  |  4.353  |
[03/19 11:13:05   404s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/19 11:13:05   404s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/19 11:13:05   404s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/19 11:13:05   404s] +--------------------+---------+---------+---------+---------+
[03/19 11:13:05   404s] 
[03/19 11:13:05   404s] +----------------+-------------------------------+------------------+
[03/19 11:13:05   404s] |                |              Real             |       Total      |
[03/19 11:13:05   404s] |    DRVs        +------------------+------------+------------------|
[03/19 11:13:05   404s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 11:13:05   404s] +----------------+------------------+------------+------------------+
[03/19 11:13:05   404s] |   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
[03/19 11:13:05   404s] |   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
[03/19 11:13:05   404s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:13:05   404s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 11:13:05   404s] +----------------+------------------+------------+------------------+
[03/19 11:13:05   404s] 
[03/19 11:13:05   404s] Density: 78.674%
[03/19 11:13:05   404s] Routing Overflow: 0.57% H and 0.28% V
[03/19 11:13:05   404s] ------------------------------------------------------------
[03/19 11:13:05   404s] **opt_design ... cpu = 0:02:21, real = 0:01:39, mem = 1920.0M, totSessionCpu=0:06:42 **
[03/19 11:13:05   404s] *** Finished opt_design ***
[03/19 11:13:05   404s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 11:13:05   404s] UM:                                          0.000             0.000  final
[03/19 11:13:06   404s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/19 11:13:06   404s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 11:13:06   404s] UM:        245.45            426             0.000             0.000  opt_design_postcts
[03/19 11:13:06   404s] 
[03/19 11:13:06   404s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:51 real=  0:01:58)
[03/19 11:13:06   404s] 	OPT_RUNTIME:          phyUpdate (count =  7): (cpu=0:00:06.3 real=0:00:04.4)
[03/19 11:13:06   404s] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:01:03 real=0:00:43.7)
[03/19 11:13:06   404s] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:28.1 real=0:00:12.6)
[03/19 11:13:06   404s] 	OPT_RUNTIME:                wns (count =  2): (cpu=0:00:19.7 real=0:00:17.6)
[03/19 11:13:06   404s] 	OPT_RUNTIME:             wnsOpt (count =  3): (cpu=0:00:07.5 real=0:00:04.0)
[03/19 11:13:06   404s] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:00.7 real=0:00:00.4)
[03/19 11:13:06   404s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/19 11:13:06   404s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:19.0 real=0:00:16.1)
[03/19 11:13:06   404s] Info: pop threads available for lower-level modules during optimization.
[03/19 11:13:06   404s] Check Priority Inst Failed: U7_banc_registres_reg[12][20], Center Move (276.885,269.010)->(309.645,269.010). Limit box is: 
[03/19 11:13:06   404s] addCustomLine AAA 247.605 239.730 247.605 298.290
[03/19 11:13:06   404s] addCustomLine AAA 247.605 239.730 306.165 239.730
[03/19 11:13:06   404s] addCustomLine AAA 247.605 298.290 306.165 298.290
[03/19 11:13:06   404s] addCustomLine AAA 306.165 239.730 306.165 298.290
[03/19 11:13:06   404s] 
[03/19 11:13:06   404s] Check Priority Inst Failed: U7_banc_registres_reg[12][7], Center Move (259.245,269.010)->(297.045,269.010). Limit box is: 
[03/19 11:13:06   404s] addCustomLine AAA 229.965 239.730 229.965 298.290
[03/19 11:13:06   404s] addCustomLine AAA 229.965 239.730 288.525 239.730
[03/19 11:13:06   404s] addCustomLine AAA 229.965 298.290 288.525 298.290
[03/19 11:13:06   404s] addCustomLine AAA 288.525 239.730 288.525 298.290
[03/19 11:13:06   404s] 
[03/19 11:13:06   404s] Check Priority Inst Failed: U7_banc_registres_reg[19][22], Center Move (239.715,278.770)->(270.585,269.010). Limit box is: 
[03/19 11:13:06   404s] addCustomLine AAA 210.435 249.490 210.435 308.050
[03/19 11:13:06   404s] addCustomLine AAA 210.435 249.490 268.995 249.490
[03/19 11:13:06   404s] addCustomLine AAA 210.435 308.050 268.995 308.050
[03/19 11:13:06   404s] addCustomLine AAA 268.995 249.490 268.995 308.050
[03/19 11:13:06   404s] 
[03/19 11:13:06   404s] Check Priority Inst Failed: U7_banc_registres_reg[9][23], Center Move (180.495,259.250)->(211.995,269.010). Limit box is: 
[03/19 11:13:06   404s] addCustomLine AAA 151.215 229.970 151.215 288.530
[03/19 11:13:06   404s] addCustomLine AAA 151.215 229.970 209.775 229.970
[03/19 11:13:06   404s] addCustomLine AAA 151.215 288.530 209.775 288.530
[03/19 11:13:06   404s] addCustomLine AAA 209.775 229.970 209.775 288.530
[03/19 11:13:06   404s] 
[03/19 11:13:06   404s] 0
[03/19 11:13:06   404s] [DEV]innovus 7> report_timing

[03/19 11:13:36   407s] ###############################################################
[03/19 11:13:36   407s] #  Generated by:      Cadence Innovus 15.20-p005_1
[03/19 11:13:36   407s] #  OS:                Linux x86_64(Host ID pgmicro02)
[03/19 11:13:36   407s] #  Generated on:      Sun Mar 19 11:13:36 2023
[03/19 11:13:36   407s] #  Design:            minimips
[03/19 11:13:36   407s] #  Command:           report_timing
[03/19 11:13:36   407s] ###############################################################
[03/19 11:13:36   408s] Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
[03/19 11:13:36   408s]              View:default_emulate_view
[03/19 11:13:36   408s]             Group:clock
[03/19 11:13:36   408s]        Startpoint:(R) U2_ei_EI_instr_reg[31]/C
[03/19 11:13:36   408s]             Clock:(R) clock
[03/19 11:13:36   408s]          Endpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/D
[03/19 11:13:36   408s]             Clock:(F) clock
[03/19 11:13:36   408s]  
[03/19 11:13:36   408s]                            Capture             Launch
[03/19 11:13:36   408s]        Clock Edge:+          5.000              0.000
[03/19 11:13:36   408s]       Src Latency:+          0.000              0.000
[03/19 11:13:36   408s]       Net Latency:+          0.547 (P)          0.623 (P)
[03/19 11:13:36   408s]           Arrival:=          5.547              0.623
[03/19 11:13:36   408s]  
[03/19 11:13:36   408s]     Time Borrowed:+          0.913
[03/19 11:13:36   408s]     Required Time:=          6.460
[03/19 11:13:36   408s]      Launch Clock:-          0.623
[03/19 11:13:36   408s]         Data Path:-          5.837
[03/19 11:13:36   408s]             Slack:=          0.000
[03/19 11:13:36   408s] 
[03/19 11:13:36   408s] #------------------------------------------------------------------------------------------------
[03/19 11:13:36   408s] # Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[03/19 11:13:36   408s] #                                                                           (ns)    (ns)     (ns)  
[03/19 11:13:36   408s] #------------------------------------------------------------------------------------------------
[03/19 11:13:36   408s]   U2_ei_EI_instr_reg[31]/C          -      C      R     (arrival)      33  0.145       -    0.623  
[03/19 11:13:36   408s]   U2_ei_EI_instr_reg[31]/Q          -      C->Q   F     DFRQX1          2      -   0.297    0.920  
[03/19 11:13:36   408s]   g36181/Q                          -      D->Q   F     OR4X1           2  0.126   0.205    1.124  
[03/19 11:13:36   408s]   U3_di_g9135/Q                     -      A->Q   R     NO2X1           6  0.100   0.265    1.389  
[03/19 11:13:36   408s]   U3_di_g9132/Q                     -      A->Q   F     NA2X1           2  0.448   0.101    1.490  
[03/19 11:13:36   408s]   U3_di_g9174/Q                     -      A->Q   R     INX1            6  0.154   0.124    1.614  
[03/19 11:13:36   408s]   FE_RC_3_0/Q                       -      C->Q   R     AO22X1          1  0.156   0.214    1.828  
[03/19 11:13:36   408s]   FE_RC_2_0/Q                       -      B->Q   F     NO2X4           4  0.188   0.076    1.903  
[03/19 11:13:36   408s]   U3_di_g9088/Q                     -      A->Q   R     NA2X1           5  0.081   0.144    2.047  
[03/19 11:13:36   408s]   U3_di_g36167/Q                    -      A->Q   F     INX1            4  0.240   0.112    2.159  
[03/19 11:13:36   408s]   U3_di_g9082/Q                     -      A->Q   R     NA2X1           7  0.131   0.256    2.415  
[03/19 11:13:36   408s]   U3_di_g9052/Q                     -      A->Q   F     NO2X1           3  0.417   0.129    2.545  
[03/19 11:13:36   408s]   U3_di_g9045/Q                     -      A->Q   R     INX1            4  0.257   0.145    2.690  
[03/19 11:13:36   408s]   U3_di_g9035/Q                     -      A->Q   F     NO3X1           2  0.164   0.085    2.775  
[03/19 11:13:36   408s]   U3_di_g9009/Q                     -      C->Q   R     AN21X1          2  0.141   0.194    2.969  
[03/19 11:13:36   408s]   U3_di_g8987/Q                     -      B->Q   F     NA2X1           1  0.291   0.079    3.048  
[03/19 11:13:36   408s]   U3_di_g8973/Q                     -      B->Q   R     NO3X1           3  0.108   0.190    3.238  
[03/19 11:13:36   408s]   U3_di_g8971/Q                     -      A->Q   F     INX1            9  0.282   0.173    3.411  
[03/19 11:13:36   408s]   U3_di_g8963/Q                     -      A->Q   R     NO2X1           5  0.209   0.222    3.633  
[03/19 11:13:36   408s]   U3_di_g8947/Q                     -      AN->Q  R     NO2I1X1         9  0.320   0.363    3.996  
[03/19 11:13:36   408s]   U3_di_g8925/Q                     -      B->Q   R     OR2X1           2  0.508   0.199    4.195  
[03/19 11:13:36   408s]   U3_di_g8914/Q                     -      A->Q   R     AND2X2          5  0.125   0.245    4.440  
[03/19 11:13:36   408s]   U6_renvoi_g2739/Q                 -      A->Q   F     EN2X1           1  0.302   0.195    4.635  
[03/19 11:13:36   408s]   U6_renvoi_g2720/Q                 -      A->Q   F     AND6X1          3  0.093   0.227    4.862  
[03/19 11:13:36   408s]   U6_renvoi_g2712/Q                 -      C->Q   R     NO3I1X1        16  0.159   0.660    5.522  
[03/19 11:13:36   408s]   U6_renvoi_g2709/Q                 -      A->Q   F     NO2X1           1  1.113   0.095    5.616  
[03/19 11:13:36   408s]   U6_renvoi_g2707/Q                 -      A->Q   R     NO2X1           1  0.263   0.115    5.731  
[03/19 11:13:36   408s]   U6_renvoi_g2704/Q                 -      B->Q   R     OR3X1           4  0.128   0.228    5.960  
[03/19 11:13:36   408s]   g2731/Q                           -      C->Q   F     AN21X1          1  0.232   0.056    6.015  
[03/19 11:13:36   408s]   g2680/Q                           -      C->Q   F     AO31X1          1  0.349   0.260    6.275  
[03/19 11:13:36   408s]   U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q   F     OR2X1           1  0.100   0.185    6.460  
[03/19 11:13:36   408s]   U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D      F     DLLQX1          1  0.093   0.001    6.460  
[03/19 11:13:36   408s] #------------------------------------------------------------------------------------------------
[03/19 11:13:36   408s] 
[03/19 11:13:36   408s] 0
[03/19 11:13:36   408s] [DEV]innovus 8> source physical/4_nano_route.tcl 
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1314.93 (MB), peak = 1503.04 (MB)
[03/19 11:13:55   412s] #**INFO: setDesignMode -flowEffort standard
[03/19 11:13:55   412s] #**INFO: mulit-cut via swapping is disabled by user.
[03/19 11:13:55   412s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/19 11:13:55   412s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/19 11:13:55   412s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/19 11:13:55   412s] #spOpts: no_cmu 
[03/19 11:13:55   412s] Core basic site is core
[03/19 11:13:55   412s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 11:13:55   412s] Begin checking placement ... (start mem=1984.0M, init mem=1984.0M)
[03/19 11:13:55   412s] *info: Placed = 14427          (Fixed = 5751)
[03/19 11:13:55   412s] *info: Unplaced = 0           
[03/19 11:13:55   412s] Placement Density:78.67%(280431/356446)
[03/19 11:13:55   412s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=1984.0M)
[03/19 11:13:55   412s] #**INFO: auto set of routeWithTimingDriven to true
[03/19 11:13:55   412s] #**INFO: auto set of routeWithSiDriven to true
[03/19 11:13:55   412s] 
[03/19 11:13:55   412s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/19 11:13:55   412s] *** Changed status on (185) nets in Clock.
[03/19 11:13:55   412s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1984.0M) ***
[03/19 11:13:55   412s] 
[03/19 11:13:55   412s] globalRoute
[03/19 11:13:55   412s] 
[03/19 11:13:55   412s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/19 11:13:55   412s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/19 11:13:55   412s] #setNanoRouteMode -routeWithSiDriven true
[03/19 11:13:55   412s] #setNanoRouteMode -routeWithTimingDriven true
[03/19 11:13:55   412s] #Start globalRoute on Sun Mar 19 11:13:55 2023
[03/19 11:13:55   412s] #
[03/19 11:13:55   412s] Initializing multi-corner capacitance tables ... 
[03/19 11:13:55   412s] Initializing multi-corner resistance tables ...
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U8_syscop_scp_reg_reg[14][8] connects to NET clock__L4_N3 at location ( 196.245 420.290 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST RC_CG_DECLONE_HIER_INST/enl_reg connects to NET clock__L4_N3 at location ( 141.435 494.100 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET clock__L4_N3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U8_syscop_scp_reg_reg[13][17] connects to NET clock__L4_N1 at location ( 193.095 391.010 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U8_syscop_scp_reg_reg[13][26] connects to NET clock__L4_N1 at location ( 193.095 386.130 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U8_syscop_scp_reg_reg[13][23] connects to NET clock__L4_N1 at location ( 219.555 376.370 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST U8_syscop_scp_reg_reg[13][25] connects to NET clock__L4_N1 at location ( 200.025 376.370 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST35/enl_reg connects to NET clock__L4_N1 at location ( 193.725 240.340 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST31/enl_reg connects to NET clock__L4_N1 at location ( 178.605 234.240 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST28/enl_reg connects to NET clock__L4_N1 at location ( 184.905 230.580 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET clock__L4_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST20/enl_reg connects to NET clock__L4_N0 at location ( 202.545 224.480 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST13/enl_reg connects to NET clock__L4_N0 at location ( 204.435 214.720 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST16/enl_reg connects to NET clock__L4_N0 at location ( 196.875 214.720 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST23/enl_reg connects to NET clock__L4_N0 at location ( 174.825 201.300 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST24/enl_reg connects to NET clock__L4_N0 at location ( 168.525 195.200 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST30/enl_reg connects to NET clock__L4_N0 at location ( 174.195 191.540 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST32/enl_reg connects to NET clock__L4_N0 at location ( 174.195 185.440 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST10/enl_reg connects to NET clock__L4_N0 at location ( 194.355 175.680 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST27/enl_reg connects to NET clock__L4_N0 at location ( 194.355 172.020 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST34/enl_reg connects to NET clock__L4_N0 at location ( 188.055 165.920 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST9/enl_reg connects to NET clock__L4_N0 at location ( 180.495 165.920 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/19 11:13:55   412s] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/19 11:13:55   412s] #To increase the message display limit, refer to the product command reference manual.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET clock__L4_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U2_ei_rc_gclk__L2_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U9_bus_ctrl_rc_gclk__L2_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U9_bus_ctrl_rc_gclk__L2_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U4_ex_U1_alu_rc_gclk__L2_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U4_ex_U1_alu_rc_gclk_6887__L2_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13972__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13975__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13978__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13981__L2_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13981__L2_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13984__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13987__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13990__L2_N3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13990__L2_N2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13990__L2_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13993__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13996__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 11:13:55   412s] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/19 11:13:55   412s] #To increase the message display limit, refer to the product command reference manual.
[03/19 11:13:56   412s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/19 11:13:56   412s] #Using multithreading with 8 threads.
[03/19 11:13:56   412s] #Start routing data preparation.
[03/19 11:13:56   412s] #Minimum voltage of a net in the design = 0.000.
[03/19 11:13:56   412s] #Maximum voltage of a net in the design = 1.800.
[03/19 11:13:56   412s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/19 11:13:56   412s] #Voltage range [0.000 - 1.800] has 12137 nets.
[03/19 11:13:56   412s] #Voltage range [1.799 - 1.800] has 1 net.
[03/19 11:13:56   413s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/19 11:13:56   413s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 11:13:56   413s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 11:13:56   413s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 11:13:56   413s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 11:13:56   413s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/19 11:13:56   414s] #Regenerating Ggrids automatically.
[03/19 11:13:56   414s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/19 11:13:56   414s] #Using automatically generated G-grids.
[03/19 11:13:56   414s] #Done routing data preparation.
[03/19 11:13:56   414s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1256.34 (MB), peak = 1522.38 (MB)
[03/19 11:13:56   414s] #Merging special wires using 8 threads...
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 176.270 386.215 ) on MET1 for NET U2_ei_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 212.435 493.575 ) on MET1 for NET U2_ei_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 172.490 390.920 ) on MET1 for NET U2_ei_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 232.340 342.120 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 215.330 351.880 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 236.750 322.120 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 271.400 331.880 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 215.960 328.140 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 231.490 327.645 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 213.220 332.375 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 251.020 332.375 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 270.140 493.575 ) on MET1 for NET U3_di_rc_gclk__L2_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 231.080 498.280 ) on MET1 for NET U3_di_rc_gclk__L2_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 310.085 498.280 ) on MET1 for NET U3_di_rc_gclk__L2_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 310.085 493.575 ) on MET1 for NET U3_di_rc_gclk__L2_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 289.670 498.280 ) on MET1 for NET U3_di_rc_gclk__L2_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 96.260 468.520 ) on MET1 for NET U3_di_rc_gclk__L2_N2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 199.360 337.405 ) on MET1 for NET U3_di_rc_gclk__L2_N3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 173.530 332.375 ) on MET1 for NET U3_di_rc_gclk__L2_N3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 178.570 327.645 ) on MET1 for NET U3_di_rc_gclk__L2_N3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/19 11:13:57   414s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/19 11:13:57   414s] #To increase the message display limit, refer to the product command reference manual.
[03/19 11:13:57   414s] #
[03/19 11:13:57   414s] #Connectivity extraction summary:
[03/19 11:13:57   414s] #58 routed nets are extracted.
[03/19 11:13:57   414s] #    58 (0.48%) extracted nets are partially routed.
[03/19 11:13:57   414s] #127 routed nets are imported.
[03/19 11:13:57   414s] #11514 (94.83%) nets are without wires.
[03/19 11:13:57   414s] #443 nets are fixed|skipped|trivial (not extracted).
[03/19 11:13:57   414s] #Total number of nets = 12142.
[03/19 11:13:57   414s] #
[03/19 11:13:57   414s] #Number of eco nets is 58
[03/19 11:13:57   414s] #
[03/19 11:13:57   414s] #Start data preparation...
[03/19 11:13:57   414s] #
[03/19 11:13:57   414s] #Data preparation is done on Sun Mar 19 11:13:57 2023
[03/19 11:13:57   414s] #
[03/19 11:13:57   414s] #Analyzing routing resource...
[03/19 11:13:57   414s] #Routing resource analysis is done on Sun Mar 19 11:13:57 2023
[03/19 11:13:57   414s] #
[03/19 11:13:57   414s] #  Resource Analysis:
[03/19 11:13:57   414s] #
[03/19 11:13:57   414s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/19 11:13:57   414s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/19 11:13:57   414s] #  --------------------------------------------------------------
[03/19 11:13:57   414s] #  Metal 1        H        1001           0        4225    90.63%
[03/19 11:13:57   414s] #  Metal 2        V         976           0        4225     0.00%
[03/19 11:13:57   414s] #  Metal 3        H        1001           0        4225    11.93%
[03/19 11:13:57   414s] #  Metal 4        V         976           0        4225     0.00%
[03/19 11:13:57   414s] #  Metal 5        H        1001           0        4225     0.00%
[03/19 11:13:57   414s] #  Metal 6        V         488           0        4225     0.00%
[03/19 11:13:57   414s] #  --------------------------------------------------------------
[03/19 11:13:57   414s] #  Total                   5443       0.00%  25350    17.09%
[03/19 11:13:57   414s] #
[03/19 11:13:57   414s] #  185 nets (1.52%) with 1 preferred extra spacing.
[03/19 11:13:57   414s] #
[03/19 11:13:57   414s] #
[03/19 11:13:57   414s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1256.39 (MB), peak = 1522.38 (MB)
[03/19 11:13:57   414s] #
[03/19 11:13:57   414s] #start global routing iteration 1...
[03/19 11:14:13   430s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1299.51 (MB), peak = 1522.38 (MB)
[03/19 11:14:13   430s] #
[03/19 11:14:13   430s] #start global routing iteration 2...
[03/19 11:14:16   434s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1299.72 (MB), peak = 1522.38 (MB)
[03/19 11:14:16   434s] #
[03/19 11:14:16   434s] #
[03/19 11:14:16   434s] #Total number of trivial nets (e.g. < 2 pins) = 443 (skipped).
[03/19 11:14:16   434s] #Total number of routable nets = 11699.
[03/19 11:14:16   434s] #Total number of nets in the design = 12142.
[03/19 11:14:16   434s] #
[03/19 11:14:16   434s] #11572 routable nets have only global wires.
[03/19 11:14:16   434s] #127 routable nets have only detail routed wires.
[03/19 11:14:16   434s] #58 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/19 11:14:16   434s] #127 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/19 11:14:16   434s] #
[03/19 11:14:16   434s] #Routed nets constraints summary:
[03/19 11:14:16   434s] #------------------------------------------------
[03/19 11:14:16   434s] #        Rules   Pref Extra Space   Unconstrained  
[03/19 11:14:16   434s] #------------------------------------------------
[03/19 11:14:16   434s] #      Default                 58           11514  
[03/19 11:14:16   434s] #------------------------------------------------
[03/19 11:14:16   434s] #        Total                 58           11514  
[03/19 11:14:16   434s] #------------------------------------------------
[03/19 11:14:16   434s] #
[03/19 11:14:16   434s] #Routing constraints summary of the whole design:
[03/19 11:14:16   434s] #------------------------------------------------
[03/19 11:14:16   434s] #        Rules   Pref Extra Space   Unconstrained  
[03/19 11:14:16   434s] #------------------------------------------------
[03/19 11:14:16   434s] #      Default                185           11514  
[03/19 11:14:16   434s] #------------------------------------------------
[03/19 11:14:16   434s] #        Total                185           11514  
[03/19 11:14:16   434s] #------------------------------------------------
[03/19 11:14:16   434s] #
[03/19 11:14:16   434s] #
[03/19 11:14:16   434s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/19 11:14:16   434s] #
[03/19 11:14:16   434s] #                 OverCon       OverCon       OverCon       OverCon          
[03/19 11:14:16   434s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/19 11:14:16   434s] #     Layer         (1-4)         (5-8)        (9-12)       (13-16)   OverCon
[03/19 11:14:16   434s] #  --------------------------------------------------------------------------
[03/19 11:14:16   434s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 11:14:16   434s] #   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 11:14:16   434s] #   Metal 3    244(5.78%)    264(6.25%)     62(1.47%)      5(0.12%)   (13.6%)
[03/19 11:14:16   434s] #   Metal 4     62(1.47%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.47%)
[03/19 11:14:16   434s] #   Metal 5     33(0.78%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.78%)
[03/19 11:14:16   434s] #   Metal 6     19(0.45%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.45%)
[03/19 11:14:16   434s] #  --------------------------------------------------------------------------
[03/19 11:14:16   434s] #     Total    358(1.63%)    264(1.20%)     62(0.28%)      5(0.02%)   (3.13%)
[03/19 11:14:16   434s] #
[03/19 11:14:16   434s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 16
[03/19 11:14:16   434s] #  Overflow after GR: 6.46% H + 0.64% V
[03/19 11:14:16   434s] #
[03/19 11:14:16   434s] #Complete Global Routing.
[03/19 11:14:16   434s] #Total number of nets with non-default rule or having extra spacing = 185
[03/19 11:14:16   434s] #Total wire length = 750748 um.
[03/19 11:14:16   434s] #Total half perimeter of net bounding box = 586787 um.
[03/19 11:14:16   434s] #Total wire length on LAYER MET1 = 1548 um.
[03/19 11:14:16   434s] #Total wire length on LAYER MET2 = 138869 um.
[03/19 11:14:16   434s] #Total wire length on LAYER MET3 = 173722 um.
[03/19 11:14:16   434s] #Total wire length on LAYER MET4 = 189212 um.
[03/19 11:14:16   434s] #Total wire length on LAYER MET5 = 180091 um.
[03/19 11:14:16   434s] #Total wire length on LAYER METTP = 67307 um.
[03/19 11:14:16   434s] #Total number of vias = 94742
[03/19 11:14:16   434s] #Up-Via Summary (total 94742):
[03/19 11:14:16   434s] #           
[03/19 11:14:16   434s] #-----------------------
[03/19 11:14:16   434s] #  Metal 1        40218
[03/19 11:14:16   434s] #  Metal 2        28159
[03/19 11:14:16   434s] #  Metal 3        15243
[03/19 11:14:16   434s] #  Metal 4         9450
[03/19 11:14:16   434s] #  Metal 5         1672
[03/19 11:14:16   434s] #-----------------------
[03/19 11:14:16   434s] #                 94742 
[03/19 11:14:16   434s] #
[03/19 11:14:16   434s] #Max overcon = 16 tracks.
[03/19 11:14:16   434s] #Total overcon = 3.13%.
[03/19 11:14:16   434s] #Worst layer Gcell overcon rate = 13.61%.
[03/19 11:14:16   434s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1299.72 (MB), peak = 1522.38 (MB)
[03/19 11:14:16   434s] #
[03/19 11:14:17   434s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1273.74 (MB), peak = 1522.38 (MB)
[03/19 11:14:17   434s] #Start Track Assignment.
[03/19 11:14:19   437s] #Done with 19465 horizontal wires in 1 hboxes and 20939 vertical wires in 1 hboxes.
[03/19 11:14:22   440s] #Done with 5509 horizontal wires in 1 hboxes and 4711 vertical wires in 1 hboxes.
[03/19 11:14:22   440s] #Complete Track Assignment.
[03/19 11:14:23   440s] #Total number of nets with non-default rule or having extra spacing = 185
[03/19 11:14:23   440s] #Total wire length = 792349 um.
[03/19 11:14:23   440s] #Total half perimeter of net bounding box = 586787 um.
[03/19 11:14:23   440s] #Total wire length on LAYER MET1 = 29009 um.
[03/19 11:14:23   440s] #Total wire length on LAYER MET2 = 138638 um.
[03/19 11:14:23   440s] #Total wire length on LAYER MET3 = 181354 um.
[03/19 11:14:23   440s] #Total wire length on LAYER MET4 = 190676 um.
[03/19 11:14:23   440s] #Total wire length on LAYER MET5 = 184855 um.
[03/19 11:14:23   440s] #Total wire length on LAYER METTP = 67816 um.
[03/19 11:14:23   440s] #Total number of vias = 94658
[03/19 11:14:23   440s] #Up-Via Summary (total 94658):
[03/19 11:14:23   440s] #           
[03/19 11:14:23   440s] #-----------------------
[03/19 11:14:23   440s] #  Metal 1        40181
[03/19 11:14:23   440s] #  Metal 2        28123
[03/19 11:14:23   440s] #  Metal 3        15232
[03/19 11:14:23   440s] #  Metal 4         9450
[03/19 11:14:23   440s] #  Metal 5         1672
[03/19 11:14:23   440s] #-----------------------
[03/19 11:14:23   440s] #                 94658 
[03/19 11:14:23   440s] #
[03/19 11:14:23   440s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1278.95 (MB), peak = 1522.38 (MB)
[03/19 11:14:23   440s] #
[03/19 11:14:23   441s] #
[03/19 11:14:23   441s] #globalRoute statistics:
[03/19 11:14:23   441s] #Cpu time = 00:00:29
[03/19 11:14:23   441s] #Elapsed time = 00:00:28
[03/19 11:14:23   441s] #Increased memory = -64.06 (MB)
[03/19 11:14:23   441s] #Total memory = 1250.94 (MB)
[03/19 11:14:23   441s] #Peak memory = 1522.38 (MB)
[03/19 11:14:23   441s] #Number of warnings = 63
[03/19 11:14:23   441s] #Total number of warnings = 104
[03/19 11:14:23   441s] #Number of fails = 0
[03/19 11:14:23   441s] #Total number of fails = 0
[03/19 11:14:23   441s] #Complete globalRoute on Sun Mar 19 11:14:23 2023
[03/19 11:14:23   441s] #
[03/19 11:14:23   441s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 11:14:23   441s] UM:                                                                   final
[03/19 11:14:23   441s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/19 11:14:23   441s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 11:14:23   441s] UM:          36.8             77                                      route_design
[03/19 11:14:23   441s] #routeDesign: cpu time = 00:00:29, elapsed time = 00:00:28, memory = 1165.50 (MB), peak = 1522.38 (MB)
[03/19 11:14:23   441s] *** Message Summary: 0 warning(s), 0 error(s)
[03/19 11:14:23   441s] 
[03/19 11:14:23   441s] 
[03/19 11:14:23   441s] detailRoute
[03/19 11:14:23   441s] 
[03/19 11:14:23   441s] #Start detailRoute on Sun Mar 19 11:14:23 2023
[03/19 11:14:23   441s] #
[03/19 11:14:24   442s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/19 11:14:24   442s] #Using multithreading with 8 threads.
[03/19 11:14:24   442s] #Start routing data preparation.
[03/19 11:14:24   442s] #Minimum voltage of a net in the design = 0.000.
[03/19 11:14:24   442s] #Maximum voltage of a net in the design = 1.800.
[03/19 11:14:24   442s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/19 11:14:24   442s] #Voltage range [0.000 - 1.800] has 12137 nets.
[03/19 11:14:24   442s] #Voltage range [1.799 - 1.800] has 1 net.
[03/19 11:14:25   442s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/19 11:14:25   442s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 11:14:25   442s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 11:14:25   442s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 11:14:25   442s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 11:14:25   442s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/19 11:14:25   443s] #Using user defined Ggrids in DB.
[03/19 11:14:25   443s] #Done routing data preparation.
[03/19 11:14:25   443s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1169.98 (MB), peak = 1522.38 (MB)
[03/19 11:14:25   443s] #Merging special wires using 8 threads...
[03/19 11:14:25   443s] #
[03/19 11:14:25   443s] #Start Detail Routing..
[03/19 11:14:25   443s] #start initial detail routing ...
[03/19 11:14:47   538s] #    number of violations = 53
[03/19 11:14:47   538s] #
[03/19 11:14:47   538s] #    By Layer and Type :
[03/19 11:14:47   538s] #	         MetSpc    Short   WreExt   Totals
[03/19 11:14:47   538s] #	MET1          9        7        0       16
[03/19 11:14:47   538s] #	MET2          5       22        5       32
[03/19 11:14:47   538s] #	MET3          0        1        4        5
[03/19 11:14:47   538s] #	Totals       14       30        9       53
[03/19 11:14:47   538s] #1824 out of 14427 instances need to be verified(marked ipoed).
[03/19 11:14:47   538s] #39.3% of the total area is being checked for drcs
[03/19 11:14:48   544s] #39.3% of the total area was checked
[03/19 11:14:48   544s] #    number of violations = 70
[03/19 11:14:48   544s] #
[03/19 11:14:48   544s] #    By Layer and Type :
[03/19 11:14:48   544s] #	         MetSpc    Short   WreExt   Totals
[03/19 11:14:48   544s] #	MET1         19       12        0       31
[03/19 11:14:48   544s] #	MET2          5       24        5       34
[03/19 11:14:48   544s] #	MET3          0        1        4        5
[03/19 11:14:48   544s] #	Totals       24       37        9       70
[03/19 11:14:48   544s] #cpu time = 00:01:41, elapsed time = 00:00:23, memory = 1538.26 (MB), peak = 1542.59 (MB)
[03/19 11:14:48   544s] #start 1st optimization iteration ...
[03/19 11:14:49   549s] #    number of violations = 43
[03/19 11:14:49   549s] #
[03/19 11:14:49   549s] #    By Layer and Type :
[03/19 11:14:49   549s] #	         MetSpc    Short   WreExt   Totals
[03/19 11:14:49   549s] #	MET1         16        6        0       22
[03/19 11:14:49   549s] #	MET2          4       11        2       17
[03/19 11:14:49   549s] #	MET3          0        0        4        4
[03/19 11:14:49   549s] #	Totals       20       17        6       43
[03/19 11:14:49   549s] #    number of process antenna violations = 58
[03/19 11:14:49   549s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1254.04 (MB), peak = 1542.59 (MB)
[03/19 11:14:49   549s] #start 2nd optimization iteration ...
[03/19 11:14:50   551s] #    number of violations = 34
[03/19 11:14:50   551s] #
[03/19 11:14:50   551s] #    By Layer and Type :
[03/19 11:14:50   551s] #	         MetSpc    Short   WreExt   Totals
[03/19 11:14:50   551s] #	MET1         10        7        0       17
[03/19 11:14:50   551s] #	MET2          5        9        2       16
[03/19 11:14:50   551s] #	MET3          0        0        1        1
[03/19 11:14:50   551s] #	Totals       15       16        3       34
[03/19 11:14:50   551s] #    number of process antenna violations = 57
[03/19 11:14:50   551s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1250.92 (MB), peak = 1542.59 (MB)
[03/19 11:14:50   551s] #start 3rd optimization iteration ...
[03/19 11:14:50   553s] #    number of violations = 3
[03/19 11:14:50   553s] #
[03/19 11:14:50   553s] #    By Layer and Type :
[03/19 11:14:50   553s] #	          Short   Totals
[03/19 11:14:50   553s] #	MET1          0        0
[03/19 11:14:50   553s] #	MET2          3        3
[03/19 11:14:50   553s] #	Totals        3        3
[03/19 11:14:50   553s] #    number of process antenna violations = 72
[03/19 11:14:50   553s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1245.04 (MB), peak = 1542.59 (MB)
[03/19 11:14:50   553s] #start 4th optimization iteration ...
[03/19 11:14:51   554s] #    number of violations = 0
[03/19 11:14:51   554s] #    number of process antenna violations = 72
[03/19 11:14:51   554s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.10 (MB), peak = 1542.59 (MB)
[03/19 11:14:51   554s] #start 5th optimization iteration ...
[03/19 11:14:51   555s] #    number of violations = 0
[03/19 11:14:51   555s] #    number of process antenna violations = 72
[03/19 11:14:51   555s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1207.29 (MB), peak = 1542.59 (MB)
[03/19 11:14:51   555s] #start 6th optimization iteration ...
[03/19 11:14:51   555s] #    number of violations = 0
[03/19 11:14:51   555s] #    number of process antenna violations = 40
[03/19 11:14:51   555s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.46 (MB), peak = 1542.59 (MB)
[03/19 11:14:51   555s] #start 7th optimization iteration ...
[03/19 11:14:51   555s] #    number of violations = 0
[03/19 11:14:51   555s] #    number of process antenna violations = 40
[03/19 11:14:51   555s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.34 (MB), peak = 1542.59 (MB)
[03/19 11:14:51   555s] #start 8th optimization iteration ...
[03/19 11:14:51   555s] #    number of violations = 0
[03/19 11:14:51   555s] #    number of process antenna violations = 40
[03/19 11:14:51   555s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.05 (MB), peak = 1542.59 (MB)
[03/19 11:14:51   555s] #start 9th optimization iteration ...
[03/19 11:14:51   555s] #    number of violations = 0
[03/19 11:14:51   555s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.05 (MB), peak = 1542.59 (MB)
[03/19 11:14:51   555s] #Complete Detail Routing.
[03/19 11:14:51   555s] #Total number of nets with non-default rule or having extra spacing = 185
[03/19 11:14:51   555s] #Total wire length = 736226 um.
[03/19 11:14:51   555s] #Total half perimeter of net bounding box = 586787 um.
[03/19 11:14:51   555s] #Total wire length on LAYER MET1 = 14224 um.
[03/19 11:14:51   555s] #Total wire length on LAYER MET2 = 175581 um.
[03/19 11:14:51   555s] #Total wire length on LAYER MET3 = 211772 um.
[03/19 11:14:51   555s] #Total wire length on LAYER MET4 = 151480 um.
[03/19 11:14:51   555s] #Total wire length on LAYER MET5 = 127983 um.
[03/19 11:14:51   555s] #Total wire length on LAYER METTP = 55184 um.
[03/19 11:14:51   555s] #Total number of vias = 103987
[03/19 11:14:51   555s] #Up-Via Summary (total 103987):
[03/19 11:14:51   555s] #           
[03/19 11:14:51   555s] #-----------------------
[03/19 11:14:51   555s] #  Metal 1        41582
[03/19 11:14:51   555s] #  Metal 2        38650
[03/19 11:14:51   555s] #  Metal 3        14477
[03/19 11:14:51   555s] #  Metal 4         7969
[03/19 11:14:51   555s] #  Metal 5         1309
[03/19 11:14:51   555s] #-----------------------
[03/19 11:14:51   555s] #                103987 
[03/19 11:14:51   555s] #
[03/19 11:14:51   555s] #Total number of DRC violations = 0
[03/19 11:14:51   555s] #Cpu time = 00:01:53
[03/19 11:14:51   555s] #Elapsed time = 00:00:27
[03/19 11:14:51   555s] #Increased memory = 0.92 (MB)
[03/19 11:14:51   555s] #Total memory = 1170.70 (MB)
[03/19 11:14:51   555s] #Peak memory = 1542.59 (MB)
[03/19 11:14:51   555s] #
[03/19 11:14:51   555s] #start routing for process antenna violation fix ...
[03/19 11:14:52   556s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1171.05 (MB), peak = 1542.59 (MB)
[03/19 11:14:52   556s] #
[03/19 11:14:52   556s] #Total number of nets with non-default rule or having extra spacing = 185
[03/19 11:14:52   556s] #Total wire length = 736266 um.
[03/19 11:14:52   556s] #Total half perimeter of net bounding box = 586787 um.
[03/19 11:14:52   556s] #Total wire length on LAYER MET1 = 14224 um.
[03/19 11:14:52   556s] #Total wire length on LAYER MET2 = 175581 um.
[03/19 11:14:52   556s] #Total wire length on LAYER MET3 = 211747 um.
[03/19 11:14:52   556s] #Total wire length on LAYER MET4 = 151421 um.
[03/19 11:14:52   556s] #Total wire length on LAYER MET5 = 128017 um.
[03/19 11:14:52   556s] #Total wire length on LAYER METTP = 55275 um.
[03/19 11:14:52   556s] #Total number of vias = 104073
[03/19 11:14:52   556s] #Up-Via Summary (total 104073):
[03/19 11:14:52   556s] #           
[03/19 11:14:52   556s] #-----------------------
[03/19 11:14:52   556s] #  Metal 1        41582
[03/19 11:14:52   556s] #  Metal 2        38650
[03/19 11:14:52   556s] #  Metal 3        14481
[03/19 11:14:52   556s] #  Metal 4         7999
[03/19 11:14:52   556s] #  Metal 5         1361
[03/19 11:14:52   556s] #-----------------------
[03/19 11:14:52   556s] #                104073 
[03/19 11:14:52   556s] #
[03/19 11:14:52   556s] #Total number of DRC violations = 0
[03/19 11:14:52   556s] #Total number of net violated process antenna rule = 1
[03/19 11:14:52   557s] #
[03/19 11:14:52   557s] #
[03/19 11:14:52   557s] #start delete and reroute for process antenna violation fix ...
[03/19 11:14:57   564s] #cpu time = 00:00:08, elapsed time = 00:00:05, memory = 1169.84 (MB), peak = 1542.59 (MB)
[03/19 11:14:57   564s] #Total number of nets with non-default rule or having extra spacing = 185
[03/19 11:14:57   564s] #Total wire length = 736272 um.
[03/19 11:14:57   564s] #Total half perimeter of net bounding box = 586787 um.
[03/19 11:14:57   564s] #Total wire length on LAYER MET1 = 14224 um.
[03/19 11:14:57   564s] #Total wire length on LAYER MET2 = 175581 um.
[03/19 11:14:57   564s] #Total wire length on LAYER MET3 = 211752 um.
[03/19 11:14:57   564s] #Total wire length on LAYER MET4 = 151614 um.
[03/19 11:14:57   564s] #Total wire length on LAYER MET5 = 128012 um.
[03/19 11:14:57   564s] #Total wire length on LAYER METTP = 55089 um.
[03/19 11:14:57   564s] #Total number of vias = 104077
[03/19 11:14:57   564s] #Up-Via Summary (total 104077):
[03/19 11:14:57   564s] #           
[03/19 11:14:57   564s] #-----------------------
[03/19 11:14:57   564s] #  Metal 1        41582
[03/19 11:14:57   564s] #  Metal 2        38650
[03/19 11:14:57   564s] #  Metal 3        14481
[03/19 11:14:57   564s] #  Metal 4         8007
[03/19 11:14:57   564s] #  Metal 5         1357
[03/19 11:14:57   564s] #-----------------------
[03/19 11:14:57   564s] #                104077 
[03/19 11:14:57   564s] #
[03/19 11:14:57   564s] #Total number of DRC violations = 0
[03/19 11:14:57   564s] #Total number of net violated process antenna rule = 0
[03/19 11:14:57   564s] #
[03/19 11:14:58   565s] #
[03/19 11:14:58   565s] #detailRoute statistics:
[03/19 11:14:58   565s] #Cpu time = 00:02:04
[03/19 11:14:58   565s] #Elapsed time = 00:00:34
[03/19 11:14:58   565s] #Increased memory = -6.02 (MB)
[03/19 11:14:58   565s] #Total memory = 1159.48 (MB)
[03/19 11:14:58   565s] #Peak memory = 1542.59 (MB)
[03/19 11:14:58   565s] #Number of warnings = 0
[03/19 11:14:58   565s] #Total number of warnings = 104
[03/19 11:14:58   565s] #Number of fails = 0
[03/19 11:14:58   565s] #Total number of fails = 0
[03/19 11:14:58   565s] #Complete detailRoute on Sun Mar 19 11:14:58 2023
[03/19 11:14:58   565s] #
[03/19 11:14:58   565s] 
[03/19 11:14:58   565s] globalDetailRoute
[03/19 11:14:58   565s] 
[03/19 11:14:58   565s] #Start globalDetailRoute on Sun Mar 19 11:14:58 2023
[03/19 11:14:58   565s] #
[03/19 11:15:00   567s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/19 11:15:00   567s] #Using multithreading with 8 threads.
[03/19 11:15:00   567s] #Start routing data preparation.
[03/19 11:15:00   567s] #Minimum voltage of a net in the design = 0.000.
[03/19 11:15:00   567s] #Maximum voltage of a net in the design = 1.800.
[03/19 11:15:00   567s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/19 11:15:00   567s] #Voltage range [0.000 - 1.800] has 12137 nets.
[03/19 11:15:00   567s] #Voltage range [1.799 - 1.800] has 1 net.
[03/19 11:15:00   568s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/19 11:15:00   568s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 11:15:00   568s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 11:15:00   568s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 11:15:00   568s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 11:15:00   568s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/19 11:15:01   568s] #Regenerating Ggrids automatically.
[03/19 11:15:01   568s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/19 11:15:01   568s] #Using automatically generated G-grids.
[03/19 11:15:01   568s] #Done routing data preparation.
[03/19 11:15:01   568s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1163.57 (MB), peak = 1542.59 (MB)
[03/19 11:15:01   568s] #Merging special wires using 8 threads...
[03/19 11:15:01   568s] #WARNING (NRGR-22) Design is already detail routed.
[03/19 11:15:01   569s] #Cpu time = 00:00:01
[03/19 11:15:01   569s] #Elapsed time = 00:00:01
[03/19 11:15:01   569s] #Increased memory = 0.12 (MB)
[03/19 11:15:01   569s] #Total memory = 1163.58 (MB)
[03/19 11:15:01   569s] #Peak memory = 1542.59 (MB)
[03/19 11:15:01   569s] #Using multithreading with 8 threads.
[03/19 11:15:01   569s] #
[03/19 11:15:01   569s] #Start Detail Routing..
[03/19 11:15:01   569s] #start initial detail routing ...
[03/19 11:15:01   569s] #    number of violations = 0
[03/19 11:15:01   569s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.09 (MB), peak = 1542.59 (MB)
[03/19 11:15:01   569s] #start 1st optimization iteration ...
[03/19 11:15:02   569s] #    number of violations = 0
[03/19 11:15:02   569s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.93 (MB), peak = 1542.59 (MB)
[03/19 11:15:02   570s] #Complete Detail Routing.
[03/19 11:15:02   570s] #Total number of nets with non-default rule or having extra spacing = 185
[03/19 11:15:02   570s] #Total wire length = 736272 um.
[03/19 11:15:02   570s] #Total half perimeter of net bounding box = 586787 um.
[03/19 11:15:02   570s] #Total wire length on LAYER MET1 = 14224 um.
[03/19 11:15:02   570s] #Total wire length on LAYER MET2 = 175581 um.
[03/19 11:15:02   570s] #Total wire length on LAYER MET3 = 211752 um.
[03/19 11:15:02   570s] #Total wire length on LAYER MET4 = 151614 um.
[03/19 11:15:02   570s] #Total wire length on LAYER MET5 = 128012 um.
[03/19 11:15:02   570s] #Total wire length on LAYER METTP = 55089 um.
[03/19 11:15:02   570s] #Total number of vias = 104077
[03/19 11:15:02   570s] #Up-Via Summary (total 104077):
[03/19 11:15:02   570s] #           
[03/19 11:15:02   570s] #-----------------------
[03/19 11:15:02   570s] #  Metal 1        41582
[03/19 11:15:02   570s] #  Metal 2        38650
[03/19 11:15:02   570s] #  Metal 3        14481
[03/19 11:15:02   570s] #  Metal 4         8007
[03/19 11:15:02   570s] #  Metal 5         1357
[03/19 11:15:02   570s] #-----------------------
[03/19 11:15:02   570s] #                104077 
[03/19 11:15:02   570s] #
[03/19 11:15:02   570s] #Total number of DRC violations = 0
[03/19 11:15:02   570s] #Cpu time = 00:00:01
[03/19 11:15:02   570s] #Elapsed time = 00:00:01
[03/19 11:15:02   570s] #Increased memory = 0.00 (MB)
[03/19 11:15:02   570s] #Total memory = 1163.58 (MB)
[03/19 11:15:02   570s] #Peak memory = 1542.59 (MB)
[03/19 11:15:02   570s] #
[03/19 11:15:02   570s] #start routing for process antenna violation fix ...
[03/19 11:15:02   570s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.92 (MB), peak = 1542.59 (MB)
[03/19 11:15:02   570s] #
[03/19 11:15:02   570s] #Total number of nets with non-default rule or having extra spacing = 185
[03/19 11:15:02   570s] #Total wire length = 736272 um.
[03/19 11:15:02   570s] #Total half perimeter of net bounding box = 586787 um.
[03/19 11:15:02   570s] #Total wire length on LAYER MET1 = 14224 um.
[03/19 11:15:02   570s] #Total wire length on LAYER MET2 = 175581 um.
[03/19 11:15:02   570s] #Total wire length on LAYER MET3 = 211752 um.
[03/19 11:15:02   570s] #Total wire length on LAYER MET4 = 151614 um.
[03/19 11:15:02   570s] #Total wire length on LAYER MET5 = 128012 um.
[03/19 11:15:02   570s] #Total wire length on LAYER METTP = 55089 um.
[03/19 11:15:02   570s] #Total number of vias = 104077
[03/19 11:15:02   570s] #Up-Via Summary (total 104077):
[03/19 11:15:02   570s] #           
[03/19 11:15:02   570s] #-----------------------
[03/19 11:15:02   570s] #  Metal 1        41582
[03/19 11:15:02   570s] #  Metal 2        38650
[03/19 11:15:02   570s] #  Metal 3        14481
[03/19 11:15:02   570s] #  Metal 4         8007
[03/19 11:15:02   570s] #  Metal 5         1357
[03/19 11:15:02   570s] #-----------------------
[03/19 11:15:02   570s] #                104077 
[03/19 11:15:02   570s] #
[03/19 11:15:02   570s] #Total number of DRC violations = 0
[03/19 11:15:02   570s] #Total number of net violated process antenna rule = 0
[03/19 11:15:02   570s] #
[03/19 11:15:03   571s] #detailRoute Statistics:
[03/19 11:15:03   571s] #Cpu time = 00:00:02
[03/19 11:15:03   571s] #Elapsed time = 00:00:02
[03/19 11:15:03   571s] #Increased memory = 0.00 (MB)
[03/19 11:15:03   571s] #Total memory = 1163.58 (MB)
[03/19 11:15:03   571s] #Peak memory = 1542.59 (MB)
[03/19 11:15:03   571s] #
[03/19 11:15:03   571s] #globalDetailRoute statistics:
[03/19 11:15:03   571s] #Cpu time = 00:00:06
[03/19 11:15:03   571s] #Elapsed time = 00:00:05
[03/19 11:15:03   571s] #Increased memory = -4.27 (MB)
[03/19 11:15:03   571s] #Total memory = 1155.22 (MB)
[03/19 11:15:03   571s] #Peak memory = 1542.59 (MB)
[03/19 11:15:03   571s] #Number of warnings = 1
[03/19 11:15:03   571s] #Total number of warnings = 105
[03/19 11:15:03   571s] #Number of fails = 0
[03/19 11:15:03   571s] #Total number of fails = 0
[03/19 11:15:03   571s] #Complete globalDetailRoute on Sun Mar 19 11:15:03 2023
[03/19 11:15:03   571s] #
[03/19 11:15:03   571s] #spOpts: no_cmu 
[03/19 11:15:03   571s] Core basic site is core
[03/19 11:15:03   571s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 11:15:03   571s] Begin checking placement ... (start mem=1799.3M, init mem=1799.3M)
[03/19 11:15:03   571s] *info: Recommended don't use cell = 0           
[03/19 11:15:03   571s] *info: Placed = 14427          (Fixed = 5751)
[03/19 11:15:03   571s] *info: Unplaced = 0           
[03/19 11:15:03   571s] Placement Density:78.67%(280431/356446)
[03/19 11:15:03   571s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1799.3M)
[03/19 11:15:03   571s] ############################################################################
[03/19 11:15:03   571s] # Innovus Netlist Design Rule Check
[03/19 11:15:03   571s] # Sun Mar 19 11:15:03 2023
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] ############################################################################
[03/19 11:15:03   571s] Design: minimips
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] ------ Design Summary:
[03/19 11:15:03   571s] Total Standard Cell Number   (cells) : 14427
[03/19 11:15:03   571s] Total Block Cell Number      (cells) : 0
[03/19 11:15:03   571s] Total I/O Pad Cell Number    (cells) : 0
[03/19 11:15:03   571s] Total Standard Cell Area     ( um^2) : 292249.39
[03/19 11:15:03   571s] Total Block Cell Area        ( um^2) : 0.00
[03/19 11:15:03   571s] Total I/O Pad Cell Area      ( um^2) : 0.00
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] ------ Design Statistics:
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] Number of Instances            : 14427
[03/19 11:15:03   571s] Number of Nets                 : 12142
[03/19 11:15:03   571s] Average number of Pins per Net : 3.44
[03/19 11:15:03   571s] Maximum number of Pins in Net  : 76
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] ------ I/O Port summary
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] Number of Primary I/O Ports    : 70
[03/19 11:15:03   571s] Number of Input Ports          : 4
[03/19 11:15:03   571s] Number of Output Ports         : 34
[03/19 11:15:03   571s] Number of Bidirectional Ports  : 32
[03/19 11:15:03   571s] Number of Power/Ground Ports   : 0
[03/19 11:15:03   571s] Number of Floating Ports                     *: 0
[03/19 11:15:03   571s] Number of Ports Connected to Multiple Pads   *: 0
[03/19 11:15:03   571s] Number of Ports Connected to Core Instances   : 70
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] ------ Design Rule Checking:
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] Number of Output Pins connect to Power/Ground *: 0
[03/19 11:15:03   571s] Number of Insts with Input Pins tied together ?: 2
[03/19 11:15:03   571s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'U3_di_DI_code_ual_reg[23]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'U3_di_DI_code_ual_reg[21]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'U3_di_DI_code_ual_reg[15]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'U3_di_DI_code_ual_reg[14]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'C' of  instance 'U3_di_g6020' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'D' of  instance 'U9_bus_ctrl_req_allowed_reg' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'RC_CG_DECLONE_HIER_INST/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'U8_syscop_RC_CG_HIER_INST41/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'U8_syscop_RC_CG_HIER_INST40/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'U3_di_RC_CG_HIER_INST4/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST9/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST39/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST38/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST37/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST36/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST35/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST34/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST33/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST32/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST31/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 11:15:03   571s] **WARN: (EMS-27):	Message (IMPDB-2136) has exceeded the current message display limit of 20.
[03/19 11:15:03   571s] To increase the message display limit, refer to the product command reference manual.
[03/19 11:15:03   571s] Number of Input/InOut Floating Pins            : 47
[03/19 11:15:03   571s] Number of Output Floating Pins                 : 0
[03/19 11:15:03   571s] Number of Output Term Marked TieHi/Lo         *: 0
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] Number of nets with tri-state drivers          : 32
[03/19 11:15:03   571s] Number of nets with parallel drivers           : 0
[03/19 11:15:03   571s] Number of nets with multiple drivers           : 0
[03/19 11:15:03   571s] Number of nets with no driver (No FanIn)       : 0
[03/19 11:15:03   571s] Number of Output Floating nets (No FanOut)     : 436
[03/19 11:15:03   571s] Number of High Fanout nets (>50)               : 21
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 11:15:03   571s] **WARN: (EMS-27):	Message (IMPDB-2139) has exceeded the current message display limit of 20.
[03/19 11:15:03   571s] To increase the message display limit, refer to the product command reference manual.
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] # Number of cells of input netlist marked dont_use = 3844.
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] Checking routing tracks.....
[03/19 11:15:03   571s] Checking other grids.....
[03/19 11:15:03   571s] Checking FINFET Grid is on Manufacture Grid.....
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] Checking core/die box is on Grid.....
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] Checking snap rule ......
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] Checking Row is on grid......
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] Checking AreaIO row.....
[03/19 11:15:03   571s] Checking routing blockage.....
[03/19 11:15:03   571s] Checking components.....
[03/19 11:15:03   571s] Checking IO Pins.....
[03/19 11:15:03   571s] Checking constraints (guide/region/fence).....
[03/19 11:15:03   571s] Checking groups.....
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] Checking Ptn Pins .....
[03/19 11:15:03   571s] Checking Ptn Core Box.....
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] Checking Preroutes.....
[03/19 11:15:03   571s] No. of regular pre-routes not on tracks : 0 
[03/19 11:15:03   571s]  Design check done.
[03/19 11:15:03   571s] Report saved in file checkDesign/minimips.main.htm.ascii.
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] *** Summary of all messages that are not suppressed in this session:
[03/19 11:15:03   571s] Severity  ID               Count  Summary                                  
[03/19 11:15:03   571s] WARNING   IMPDB-2139        3844  Input netlist has a cell %s which is mar...
[03/19 11:15:03   571s] WARNING   IMPDB-2136          47  %s term '%s' of %s instance '%s' does no...
[03/19 11:15:03   571s] *** Message Summary: 3891 warning(s), 0 error(s)
[03/19 11:15:03   571s] 
[03/19 11:15:03   571s] ###############################################################
[03/19 11:15:03   571s] #  Generated by:      Cadence Innovus 15.20-p005_1
[03/19 11:15:03   571s] #  OS:                Linux x86_64(Host ID pgmicro02)
[03/19 11:15:03   571s] #  Generated on:      Sun Mar 19 11:15:03 2023
[03/19 11:15:03   571s] #  Design:            minimips
[03/19 11:15:03   571s] #  Command:           report_timing
[03/19 11:15:03   571s] ###############################################################
[03/19 11:15:03   572s] #################################################################################
[03/19 11:15:03   572s] # Design Stage: PostRoute
[03/19 11:15:03   572s] # Design Name: minimips
[03/19 11:15:03   572s] # Design Mode: 90nm
[03/19 11:15:03   572s] # Analysis Mode: MMMC Non-OCV 
[03/19 11:15:03   572s] # Parasitics Mode: No SPEF/RCDB
[03/19 11:15:03   572s] # Signoff Settings: SI Off 
[03/19 11:15:03   572s] #################################################################################
[03/19 11:15:03   572s] Extraction called for design 'minimips' of instances=14427 and nets=12142 using extraction engine 'preRoute' .
[03/19 11:15:03   572s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/19 11:15:03   572s] Type 'man IMPEXT-3530' for more detail.
[03/19 11:15:03   572s] PreRoute RC Extraction called for design minimips.
[03/19 11:15:03   572s] RC Extraction called in multi-corner(1) mode.
[03/19 11:15:03   572s] RCMode: PreRoute
[03/19 11:15:03   572s]       RC Corner Indexes            0   
[03/19 11:15:03   572s] Capacitance Scaling Factor   : 1.00000 
[03/19 11:15:03   572s] Resistance Scaling Factor    : 1.00000 
[03/19 11:15:03   572s] Clock Cap. Scaling Factor    : 1.00000 
[03/19 11:15:03   572s] Clock Res. Scaling Factor    : 1.00000 
[03/19 11:15:03   572s] Shrink Factor                : 1.00000
[03/19 11:15:03   572s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/19 11:15:03   572s] Using capacitance table file ...
[03/19 11:15:03   572s] Updating RC grid for preRoute extraction ...
[03/19 11:15:03   572s] Initializing multi-corner capacitance tables ... 
[03/19 11:15:03   572s] Initializing multi-corner resistance tables ...
[03/19 11:15:04   572s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1799.281M)
[03/19 11:15:04   573s] Calculate delays in Single mode...
[03/19 11:15:04   573s] Topological Sorting (CPU = 0:00:00.0, MEM = 1870.7M, InitMEM = 1869.1M)
[03/19 11:15:05   578s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 11:15:05   578s] End delay calculation. (MEM=2330.6 CPU=0:00:04.7 REAL=0:00:01.0)
[03/19 11:15:05   578s] *** CDM Built up (cpu=0:00:06.0  real=0:00:02.0  mem= 2330.6M) ***
[03/19 11:15:05   578s] Path 1: VIOLATED (-0.168 ns) Setup Check with Pin U4_ex_U1_alu_hilo_reg[58]/C->D 
[03/19 11:15:05   578s]              View:default_emulate_view
[03/19 11:15:05   578s]             Group:clock
[03/19 11:15:05   578s]        Startpoint:(R) U3_di_DI_op2_reg[9]/C
[03/19 11:15:05   578s]             Clock:(R) clock
[03/19 11:15:05   578s]          Endpoint:(F) U4_ex_U1_alu_hilo_reg[58]/D
[03/19 11:15:05   578s]             Clock:(R) clock
[03/19 11:15:05   578s]  
[03/19 11:15:05   578s]                            Capture             Launch
[03/19 11:15:05   578s]        Clock Edge:+         10.000              0.000
[03/19 11:15:05   578s]       Src Latency:+          0.000              0.000
[03/19 11:15:05   578s]       Net Latency:+          0.553 (P)          0.615 (P)
[03/19 11:15:05   578s]           Arrival:=         10.553              0.615
[03/19 11:15:05   578s]  
[03/19 11:15:05   578s]             Setup:-          0.134
[03/19 11:15:05   578s]     Required Time:=         10.419
[03/19 11:15:05   578s]      Launch Clock:-          0.615
[03/19 11:15:05   578s]         Data Path:-          9.972
[03/19 11:15:05   578s]             Slack:=         -0.168
[03/19 11:15:05   578s] 
[03/19 11:15:05   578s] #--------------------------------------------------------------------------------------------------------
[03/19 11:15:05   578s] # Timing Point                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
[03/19 11:15:05   578s] #                                                                                   (ns)    (ns)     (ns)  
[03/19 11:15:05   578s] #--------------------------------------------------------------------------------------------------------
[03/19 11:15:05   578s]   U3_di_DI_op2_reg[9]/C                    -      C       R     (arrival)      15  0.079       -    0.615  
[03/19 11:15:05   578s]   U3_di_DI_op2_reg[9]/Q                    -      C->Q    R     DFRQX2         49      -   1.341    1.956  
[03/19 11:15:05   578s]   FE_OCPC64_U3_di_n_19436/Q                -      A->Q    F     INX4           45  2.050   0.490    2.446  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g37667/Q         -      IN1->Q  R     MU2IX1          1  0.740   0.283    2.729  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g37303/Q         -      A->Q    F     NO2X1           2  0.345   0.149    2.878  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g38318/Q         -      A->Q    R     INX2           31  0.208   0.321    3.199  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g37133/Q         -      A->Q    F     ON22X1          1  0.492   0.177    3.376  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S  -      B->S    R     FAX4            1  0.215   0.464    3.840  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S  -      A->S    R     FAX4            1  0.087   0.450    4.290  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36591/Q         -      A->Q    F     INX4            1  0.085   0.043    4.333  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36544/CO        -      B->CO   F     FAX2            1  0.046   0.247    4.580  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.109   0.232    4.813  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.101   0.222    5.034  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.092   0.231    5.266  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.104   0.227    5.493  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X4         1  0.097   0.107    5.599  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.046   0.063    5.662  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.102   0.054    5.717  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.069   0.065    5.782  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.099   0.043    5.825  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.052   0.056    5.880  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.098   0.044    5.924  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.068   0.066    5.990  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.109   0.042    6.032  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.052   0.062    6.094  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.106   0.042    6.136  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.051   0.070    6.206  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.124   0.044    6.250  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.055   0.057    6.306  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.096   0.041    6.348  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.050   0.057    6.405  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.094   0.042    6.447  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.061   0.059    6.506  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.096   0.041    6.546  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.050   0.056    6.602  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.097   0.040    6.643  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.050   0.071    6.714  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.128   0.043    6.757  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.054   0.058    6.815  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.100   0.041    6.856  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.050   0.056    6.912  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.097   0.041    6.954  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.051   0.063    7.017  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.109   0.042    7.059  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.060   0.059    7.118  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.099   0.042    7.160  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.051   0.063    7.223  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.109   0.043    7.266  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.062   0.061    7.327  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.101   0.042    7.369  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.052   0.056    7.425  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.097   0.041    7.466  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.050   0.059    7.525  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.101   0.042    7.567  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.051   0.057    7.624  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.098   0.041    7.665  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.050   0.055    7.720  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.096   0.040    7.760  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.049   0.056    7.816  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.099   0.043    7.859  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.052   0.056    7.914  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.099   0.041    7.955  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.049   0.068    8.023  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.119   0.043    8.066  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.054   0.060    8.126  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.103   0.041    8.167  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.051   0.057    8.224  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.101   0.041    8.265  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.050   0.059    8.325  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.108   0.041    8.366  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.051   0.049    8.415  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.088   0.051    8.466  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.063   0.054    8.521  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.092   0.052    8.572  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.071   0.060    8.633  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.104   0.056    8.689  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.069   0.061    8.749  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X4           1  0.101   0.052    8.801  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.064   0.053    8.854  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.085   0.051    8.905  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.063   0.054    8.959  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.090   0.054    9.012  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.066   0.057    9.069  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.093   0.053    9.122  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.065   0.063    9.185  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.107   0.052    9.238  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.064   0.060    9.298  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.100   0.057    9.354  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.069   0.058    9.413  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.093   0.055    9.468  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.068   0.061    9.529  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36149/Q         -      A->Q    F     NA2X2           1  0.101   0.051    9.580  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36148/Q         -      A->Q    R     NA2X4           2  0.063   0.057    9.638  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36144/Q         -      A->Q    F     NA2X2           1  0.104   0.052    9.689  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36142/Q         -      A->Q    R     NA2X4           2  0.072   0.058    9.748  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36137/Q         -      A->Q    F     NA2X2           1  0.097   0.056    9.804  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36135/Q         -      A->Q    R     NA2X4           2  0.081   0.060    9.864  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36130/Q         -      A->Q    F     NA2X2           1  0.095   0.052    9.916  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36128/Q         -      A->Q    R     NA2X4           2  0.073   0.056    9.972  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36125/Q         -      A->Q    F     NA2X2           1  0.093   0.055   10.027  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36121/Q         -      A->Q    R     NA2X4           2  0.079   0.056   10.082  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g36117/Q         -      A->Q    F     AN21X1          1  0.091   0.078   10.160  
[03/19 11:15:05   578s]   U4_ex_U1_alu_mul_138_45/g38246/Q         -      A->Q    F     EN2X1           1  0.101   0.165   10.325  
[03/19 11:15:05   578s]   U4_ex_U1_alu_g21027/Q                    -      E->Q    R     AN222X1         1  0.115   0.186   10.511  
[03/19 11:15:05   578s]   U4_ex_U1_alu_g20880/Q                    -      A->Q    F     NO2X1           1  0.373   0.076   10.587  
[03/19 11:15:05   578s]   U4_ex_U1_alu_hilo_reg[58]/D              -      D       F     DFRQX1          1  0.112   0.000   10.587  
[03/19 11:15:05   578s] #--------------------------------------------------------------------------------------------------------
[03/19 11:15:05   578s] 
[03/19 11:15:05   578s]  *** Starting Verify DRC (MEM: 2330.6) ***
[03/19 11:15:05   578s] 
[03/19 11:15:05   578s]   VERIFY DRC ...... Starting Verification
[03/19 11:15:05   578s]   VERIFY DRC ...... Initializing
[03/19 11:15:05   578s]   VERIFY DRC ...... Deleting Existing Violations
[03/19 11:15:05   578s]   VERIFY DRC ...... Creating Sub-Areas
[03/19 11:15:05   578s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
[03/19 11:15:05   578s]  Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
[03/19 11:15:05   578s]   VERIFY DRC ...... Using new threading
[03/19 11:15:05   578s]   VERIFY DRC ...... Sub-Area : 1 of 1
[03/19 11:15:12   585s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[03/19 11:15:12   585s] 
[03/19 11:15:12   585s]   Verification Complete : 0 Viols.
[03/19 11:15:12   585s] 
[03/19 11:15:12   585s]  *** End Verify DRC (CPU: 0:00:06.4  ELAPSED TIME: 7.00  MEM: 199.6M) ***
[03/19 11:15:12   585s] 
[03/19 11:15:12   585s] [DEV]innovus 9> source physical/5_fillers_reports.tcl 
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
[03/19 11:15:45   588s] Type 'man IMPSP-5217' for more detail.
[03/19 11:15:45   588s] #spOpts: no_cmu 
[03/19 11:15:45   588s] Core basic site is core
[03/19 11:15:45   588s]   Signal wire search tree: 217698 elements. (cpu=0:00:00.1, mem=0.0M)
[03/19 11:15:45   588s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 11:15:45   589s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
[03/19 11:15:45   589s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
[03/19 11:15:45   589s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
[03/19 11:15:45   589s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
[03/19 11:15:45   589s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED5. Please check whether it is specified correctly.
[03/19 11:15:45   589s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED3. Please check whether it is specified correctly.
[03/19 11:15:45   589s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED2. Please check whether it is specified correctly.
[03/19 11:15:45   589s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED1. Please check whether it is specified correctly.
[03/19 11:15:45   589s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[03/19 11:15:46   589s] *INFO: Adding fillers to top-module.
[03/19 11:15:46   589s] *INFO:   Added 9 filler insts (cell FEED25 / prefix FILLER).
[03/19 11:15:46   589s] *INFO:   Added 53 filler insts (cell FEED15 / prefix FILLER).
[03/19 11:15:46   589s] *INFO:   Added 762 filler insts (cell FEED10 / prefix FILLER).
[03/19 11:15:46   589s] *INFO:   Added 406 filler insts (cell FEED7 / prefix FILLER).
[03/19 11:15:46   589s] *INFO:   Added 675 filler insts (cell FEED5 / prefix FILLER).
[03/19 11:15:46   589s] *INFO:   Added 1519 filler insts (cell FEED3 / prefix FILLER).
[03/19 11:15:46   589s] *INFO:   Added 1349 filler insts (cell FEED2 / prefix FILLER).
[03/19 11:15:46   589s] *INFO:   Added 2613 filler insts (cell FEED1 / prefix FILLER).
[03/19 11:15:46   589s] *INFO: Total 7386 filler insts added - prefix FILLER (CPU: 0:00:01.1).
[03/19 11:15:46   589s] For 7386 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/19 11:15:46   589s] Start to collect the design information.
[03/19 11:15:46   589s] Build netlist information for Cell minimips.
[03/19 11:15:46   589s] Finished collecting the design information.
[03/19 11:15:46   589s] Generating standard cells used in the design report.
[03/19 11:15:46   589s] Analyze library ... 
[03/19 11:15:46   589s] Analyze netlist ... 
[03/19 11:15:46   589s] Generate no-driven nets information report.
[03/19 11:15:46   589s] Analyze timing ... 
[03/19 11:15:46   589s] Analyze floorplan/placement ... 
[03/19 11:15:46   590s] Analysis Routing ...
[03/19 11:15:46   590s] Report saved in file summaryReport/minimips.main.htm.ascii.
[03/19 11:15:46   590s] Switching SI Aware to true by default in postroute mode   
[03/19 11:15:46   590s] 
[03/19 11:15:46   590s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'set_db timing_analysis_type onChipVariation'. It is also recommended to set 'timing_analysis_cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[03/19 11:15:46   590s] 
[03/19 11:15:46   590s]  *** Starting Verify Geometry (MEM: 2076.3) ***
[03/19 11:15:46   590s] 
[03/19 11:15:46   590s]   VERIFY GEOMETRY ...... Starting Verification
[03/19 11:15:46   590s]   VERIFY GEOMETRY ...... Initializing
[03/19 11:15:46   590s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/19 11:15:46   590s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/19 11:15:46   590s]                   ...... bin size: 4160
[03/19 11:15:46   590s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/19 11:15:46   590s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[03/19 11:15:46   590s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/19 11:15:55   599s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 11:15:55   599s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 11:15:55   599s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 11:15:55   599s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 11:15:55   599s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 11:15:55   599s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 11:15:55   599s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 11:15:55   599s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 11:15:55   599s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/19 11:15:55   599s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/19 11:15:55   599s] VG: elapsed time: 9.00
[03/19 11:15:55   599s] Begin Summary ...
[03/19 11:15:55   599s]   Cells       : 0
[03/19 11:15:55   599s]   SameNet     : 0
[03/19 11:15:55   599s]   Wiring      : 0
[03/19 11:15:55   599s]   Antenna     : 0
[03/19 11:15:55   599s]   Short       : 0
[03/19 11:15:55   599s]   Overlap     : 0
[03/19 11:15:55   599s] End Summary
[03/19 11:15:55   599s] 
[03/19 11:15:55   599s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/19 11:15:55   599s] 
[03/19 11:15:55   599s] **********End: VERIFY GEOMETRY**********
[03/19 11:15:55   599s]  *** verify geometry (CPU: 0:00:09.3  MEM: 139.2M)
[03/19 11:15:55   599s] 
[03/19 11:15:55   599s] [DEV]innovus 10> source physical/6_netlist_sdf.tcl 
Writing Netlist "minimips.v" ...
[03/19 11:16:41   604s] Extraction called for design 'minimips' of instances=21813 and nets=12142 using extraction engine 'preRoute' .
[03/19 11:16:41   604s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/19 11:16:41   604s] Type 'man IMPEXT-3530' for more detail.
[03/19 11:16:41   604s] PreRoute RC Extraction called for design minimips.
[03/19 11:16:41   604s] RC Extraction called in multi-corner(1) mode.
[03/19 11:16:41   604s] RCMode: PreRoute
[03/19 11:16:41   604s]       RC Corner Indexes            0   
[03/19 11:16:41   604s] Capacitance Scaling Factor   : 1.00000 
[03/19 11:16:41   604s] Resistance Scaling Factor    : 1.00000 
[03/19 11:16:41   604s] Clock Cap. Scaling Factor    : 1.00000 
[03/19 11:16:41   604s] Clock Res. Scaling Factor    : 1.00000 
[03/19 11:16:41   604s] Shrink Factor                : 1.00000
[03/19 11:16:41   604s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/19 11:16:41   604s] Using capacitance table file ...
[03/19 11:16:41   604s] Updating RC grid for preRoute extraction ...
[03/19 11:16:41   604s] Initializing multi-corner capacitance tables ... 
[03/19 11:16:41   604s] Initializing multi-corner resistance tables ...
[03/19 11:16:41   604s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2105.352M)
[03/19 11:16:41   604s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/19 11:16:42   604s] Starting SI iteration 1 using Infinite Timing Windows
[03/19 11:16:42   604s] #################################################################################
[03/19 11:16:42   604s] # Design Stage: PostRoute
[03/19 11:16:42   604s] # Design Name: minimips
[03/19 11:16:42   604s] # Design Mode: 90nm
[03/19 11:16:42   604s] # Analysis Mode: MMMC Non-OCV 
[03/19 11:16:42   604s] # Parasitics Mode: No SPEF/RCDB
[03/19 11:16:42   604s] # Signoff Settings: SI On 
[03/19 11:16:42   604s] #################################################################################
[03/19 11:16:42   606s] Setting infinite Tws ...
[03/19 11:16:42   606s] First Iteration Infinite Tw... 
[03/19 11:16:42   606s] Topological Sorting (CPU = 0:00:00.0, MEM = 2113.4M, InitMEM = 2113.4M)
[03/19 11:16:42   606s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/19 11:16:43   614s] AAE_INFO-618: Total number of nets in the design is 12142,  100.0 percent of the nets selected for SI analysis
[03/19 11:16:43   614s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/19 11:16:43   614s] End delay calculation. (MEM=2609.37 CPU=0:00:07.0 REAL=0:00:01.0)
[03/19 11:16:43   614s] *** CDM Built up (cpu=0:00:09.4  real=0:00:01.0  mem= 2609.4M) ***
[03/19 11:16:44   615s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2609.4M)
[03/19 11:16:44   615s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 11:16:44   615s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2609.4M)
[03/19 11:16:44   615s] Starting SI iteration 2
[03/19 11:16:44   616s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/19 11:16:45   617s] AAE_INFO-618: Total number of nets in the design is 12142,  0.0 percent of the nets selected for SI analysis
[03/19 11:16:45   617s] End delay calculation. (MEM=2567.83 CPU=0:00:00.2 REAL=0:00:00.0)
[03/19 11:16:45   617s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 2567.8M) ***
[03/19 11:16:45   618s] [DEV]innovus 11> check_drc

[03/19 11:16:53   619s]  *** Starting Verify DRC (MEM: 2369.0) ***
[03/19 11:16:53   619s] 
[03/19 11:16:53   619s]   VERIFY DRC ...... Starting Verification
[03/19 11:16:53   619s]   VERIFY DRC ...... Initializing
[03/19 11:16:53   619s]   VERIFY DRC ...... Deleting Existing Violations
[03/19 11:16:53   619s]   VERIFY DRC ...... Creating Sub-Areas
[03/19 11:16:53   619s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
[03/19 11:16:53   619s]  Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
[03/19 11:16:53   619s]   VERIFY DRC ...... Using new threading
[03/19 11:16:53   619s]   VERIFY DRC ...... Sub-Area : 1 of 1
[03/19 11:16:59   626s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[03/19 11:16:59   626s] 
[03/19 11:16:59   626s]   Verification Complete : 0 Viols.
[03/19 11:16:59   626s] 
[03/19 11:16:59   626s]  *** End Verify DRC (CPU: 0:00:06.7  ELAPSED TIME: 6.00  MEM: 0.0M) ***
[03/19 11:16:59   626s] 
[03/19 11:16:59   626s] [DEV]innovus 12> **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[03/19 11:17:58   631s] Innovus terminated by user interrupt.
