# Source:The RISC-V Instruction Set Architecture, URL:https://www.reddit.com/r/RISCV/.rss, language:en

## Milk-V Oasis delayed for long?
 - [https://www.reddit.com/r/RISCV/comments/1fp69wd/milkv_oasis_delayed_for_long](https://www.reddit.com/r/RISCV/comments/1fp69wd/milkv_oasis_delayed_for_long)
 - RSS feed: $source
 - date published: 2024-09-25T14:48:42+00:00

<!-- SC_OFF --><div class="md"><p>I understood there are some delays with the CPU designer/manufacturer, but will the board launch soon? I am afraid that it might get cancelled.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/PearMyPie"> /u/PearMyPie </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1fp69wd/milkv_oasis_delayed_for_long/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1fp69wd/milkv_oasis_delayed_for_long/">[comments]</a></span>

## Best RISC-V Core for Minimal Area and Fast Bring-up
 - [https://www.reddit.com/r/RISCV/comments/1fp0aq8/best_riscv_core_for_minimal_area_and_fast_bringup](https://www.reddit.com/r/RISCV/comments/1fp0aq8/best_riscv_core_for_minimal_area_and_fast_bringup)
 - RSS feed: $source
 - date published: 2024-09-25T09:27:39+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1fp0aq8/best_riscv_core_for_minimal_area_and_fast_bringup/"> <img src="https://preview.redd.it/h8qgxm79cxqd1.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=92aeb290fd2ce7dbbbb2c0b0e94efb5e7640096a" alt="Best RISC-V Core for Minimal Area and Fast Bring-up" title="Best RISC-V Core for Minimal Area and Fast Bring-up" /> </a> </td><td> <!-- SC_OFF --><div class="md"><p>Hi all, </p> <p>I&#39;m working on a research project where I&#39;m developing a custom hardware accelerator (ASIC/FPGA) that includes a small general-purpose controller for housekeeping/management tasks.</p> <p>I plan to use a minimal RISC-V core for this purpose and have outlined my design, as shown in the diagram attached.</p> <p>My key requirements for the RISC-V core are: 1.Smallest possible area footprint 2.Basic functionality (I/M/C) 3. Capability to enter sleep mode when not in use (Interrupt support)</p> <p>I&#39;m aiming to have the RISC-V core wi

