Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 27 17:57:25 2022
| Host         : LAPTOP-A3FU7SCH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.227        0.000                      0                  202        0.205        0.000                      0                  202        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.227        0.000                      0                  202        0.205        0.000                      0                  202        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_result_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.952ns (21.196%)  route 3.539ns (78.804%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.137    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.961     6.554    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=3, routed)           0.816     7.493    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.617 f  buttoncond_gen_0[1].buttoncond/M_sequence_q[2]_i_4/O
                         net (fo=4, routed)           0.967     8.585    buttondetector_gen_0[2].buttondetector/M_buttondetector_out[1]
    SLICE_X40Y58         LUT4 (Prop_lut4_I2_O)        0.124     8.709 f  buttondetector_gen_0[2].buttondetector/M_result_q[2]_i_3/O
                         net (fo=2, routed)           0.172     8.881    sc/M_result_q_reg[2]_1
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.124     9.005 r  sc/M_result_q[2]_i_1/O
                         net (fo=3, routed)           0.623     9.628    sc/M_result_q[2]_i_1_n_0
    SLICE_X39Y58         FDRE                                         r  sc/M_result_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.434    14.838    sc/clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  sc/M_result_q_reg[0]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X39Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.856    sc/M_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_result_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.952ns (21.196%)  route 3.539ns (78.804%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.137    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.961     6.554    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=3, routed)           0.816     7.493    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.617 f  buttoncond_gen_0[1].buttoncond/M_sequence_q[2]_i_4/O
                         net (fo=4, routed)           0.967     8.585    buttondetector_gen_0[2].buttondetector/M_buttondetector_out[1]
    SLICE_X40Y58         LUT4 (Prop_lut4_I2_O)        0.124     8.709 f  buttondetector_gen_0[2].buttondetector/M_result_q[2]_i_3/O
                         net (fo=2, routed)           0.172     8.881    sc/M_result_q_reg[2]_1
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.124     9.005 r  sc/M_result_q[2]_i_1/O
                         net (fo=3, routed)           0.623     9.628    sc/M_result_q[2]_i_1_n_0
    SLICE_X39Y58         FDRE                                         r  sc/M_result_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.434    14.838    sc/clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  sc/M_result_q_reg[1]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X39Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.856    sc/M_result_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_result_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.952ns (21.196%)  route 3.539ns (78.804%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.137    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.961     6.554    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=3, routed)           0.816     7.493    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.617 f  buttoncond_gen_0[1].buttoncond/M_sequence_q[2]_i_4/O
                         net (fo=4, routed)           0.967     8.585    buttondetector_gen_0[2].buttondetector/M_buttondetector_out[1]
    SLICE_X40Y58         LUT4 (Prop_lut4_I2_O)        0.124     8.709 f  buttondetector_gen_0[2].buttondetector/M_result_q[2]_i_3/O
                         net (fo=2, routed)           0.172     8.881    sc/M_result_q_reg[2]_1
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.124     9.005 r  sc/M_result_q[2]_i_1/O
                         net (fo=3, routed)           0.623     9.628    sc/M_result_q[2]_i_1_n_0
    SLICE_X39Y58         FDRE                                         r  sc/M_result_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.434    14.838    sc/clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  sc/M_result_q_reg[2]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X39Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.856    sc/M_result_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.918ns (22.596%)  route 3.145ns (77.404%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.550     5.134    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.467    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.591 r  buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1/O
                         net (fo=2, routed)           0.805     7.396    buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124     7.520 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.799     8.320    buttoncond_gen_0[2].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.152     8.472 r  buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.725     9.197    buttoncond_gen_0[2].buttoncond/sel
    SLICE_X38Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.434    14.838    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X38Y57         FDRE (Setup_fdre_C_CE)      -0.377    14.699    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.918ns (22.596%)  route 3.145ns (77.404%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.550     5.134    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.467    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.591 r  buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1/O
                         net (fo=2, routed)           0.805     7.396    buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124     7.520 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.799     8.320    buttoncond_gen_0[2].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.152     8.472 r  buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.725     9.197    buttoncond_gen_0[2].buttoncond/sel
    SLICE_X38Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.434    14.838    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[1]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X38Y57         FDRE (Setup_fdre_C_CE)      -0.377    14.699    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.918ns (22.596%)  route 3.145ns (77.404%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.550     5.134    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.467    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.591 r  buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1/O
                         net (fo=2, routed)           0.805     7.396    buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124     7.520 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.799     8.320    buttoncond_gen_0[2].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.152     8.472 r  buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.725     9.197    buttoncond_gen_0[2].buttoncond/sel
    SLICE_X38Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.434    14.838    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[2]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X38Y57         FDRE (Setup_fdre_C_CE)      -0.377    14.699    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.918ns (22.596%)  route 3.145ns (77.404%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.550     5.134    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.467    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.591 r  buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1/O
                         net (fo=2, routed)           0.805     7.396    buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124     7.520 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.799     8.320    buttoncond_gen_0[2].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.152     8.472 r  buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.725     9.197    buttoncond_gen_0[2].buttoncond/sel
    SLICE_X38Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.434    14.838    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X38Y57         FDRE (Setup_fdre_C_CE)      -0.377    14.699    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.918ns (22.928%)  route 3.086ns (77.072%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.136    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.817     6.471    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.595 r  buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1/O
                         net (fo=2, routed)           0.791     7.386    buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.510 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.799     8.309    buttoncond_gen_0[2].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.152     8.461 r  buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.679     9.140    buttoncond_gen_0[2].buttoncond/sel
    SLICE_X38Y61         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.432    14.836    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X38Y61         FDRE (Setup_fdre_C_CE)      -0.377    14.697    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.918ns (22.928%)  route 3.086ns (77.072%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.136    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.817     6.471    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.595 r  buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1/O
                         net (fo=2, routed)           0.791     7.386    buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.510 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.799     8.309    buttoncond_gen_0[2].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.152     8.461 r  buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.679     9.140    buttoncond_gen_0[2].buttoncond/sel
    SLICE_X38Y61         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.432    14.836    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X38Y61         FDRE (Setup_fdre_C_CE)      -0.377    14.697    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.918ns (22.928%)  route 3.086ns (77.072%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.136    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.817     6.471    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[0]
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.595 r  buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1/O
                         net (fo=2, routed)           0.791     7.386    buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.510 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.799     8.309    buttoncond_gen_0[2].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.152     8.461 r  buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.679     9.140    buttoncond_gen_0[2].buttoncond/sel
    SLICE_X38Y61         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.432    14.836    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism              0.273    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X38Y61         FDRE (Setup_fdre_C_CE)      -0.377    14.697    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.557     1.501    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.116     1.781    buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X42Y62         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.827     2.016    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.059     1.576    buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sc/M_sequence_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_result_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.463%)  route 0.165ns (46.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.560     1.504    sc/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sc/M_sequence_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sc/M_sequence_q_reg[2]/Q
                         net (fo=4, routed)           0.165     1.809    sc/M_sequence_q[2]
    SLICE_X39Y58         LUT5 (Prop_lut5_I2_O)        0.048     1.857 r  sc/M_result_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    sc/M_result_d[1]
    SLICE_X39Y58         FDRE                                         r  sc/M_result_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     2.018    sc/clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  sc/M_result_q_reg[1]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X39Y58         FDRE (Hold_fdre_C_D)         0.107     1.646    sc/M_result_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sc/M_sequence_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.065%)  route 0.165ns (46.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.560     1.504    sc/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sc/M_sequence_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sc/M_sequence_q_reg[2]/Q
                         net (fo=4, routed)           0.165     1.809    sc/M_sequence_q[2]
    SLICE_X39Y58         LUT5 (Prop_lut5_I0_O)        0.045     1.854 r  sc/M_result_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    sc/M_result_d[0]
    SLICE_X39Y58         FDRE                                         r  sc/M_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     2.018    sc/clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  sc/M_result_q_reg[0]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X39Y58         FDRE (Hold_fdre_C_D)         0.091     1.630    sc/M_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sc/M_sequence_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_result_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.914%)  route 0.166ns (47.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.560     1.504    sc/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sc/M_sequence_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sc/M_sequence_q_reg[2]/Q
                         net (fo=4, routed)           0.166     1.810    sc/M_sequence_q[2]
    SLICE_X39Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.855 r  sc/M_result_q[2]_i_2/O
                         net (fo=1, routed)           0.000     1.855    sc/M_result_d[2]
    SLICE_X39Y58         FDRE                                         r  sc/M_result_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     2.018    sc/clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  sc/M_result_q_reg[2]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X39Y58         FDRE (Hold_fdre_C_D)         0.092     1.631    sc/M_result_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_brain_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.943%)  route 0.146ns (44.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.560     1.504    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=8, routed)           0.146     1.791    buttondetector_gen_0[2].buttondetector/Q[0]
    SLICE_X40Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.836 r  buttondetector_gen_0[2].buttondetector/M_brain_q_i_1/O
                         net (fo=1, routed)           0.000     1.836    sc/M_brain_q_reg_0
    SLICE_X40Y58         FDRE                                         r  sc/M_brain_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.019    sc/clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  sc/M_brain_q_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.091     1.611    sc/M_brain_q_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.560     1.504    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.817    reset_cond/M_stage_d[2]
    SLICE_X40Y57         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.019    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X40Y57         FDSE (Hold_fdse_C_D)         0.070     1.574    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.503    buttoncond_gen_0[2].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.814    buttoncond_gen_0[2].buttoncond/sync/M_pipe_d__1[1]
    SLICE_X37Y60         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.827     2.017    buttoncond_gen_0[2].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.066     1.569    buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sc/M_brain_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/M_sequence_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.671%)  route 0.167ns (47.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.560     1.504    sc/clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  sc/M_brain_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sc/M_brain_q_reg/Q
                         net (fo=9, routed)           0.167     1.812    sc/M_brain_q
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  sc/M_sequence_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    sc/M_sequence_q[2]_i_1_n_0
    SLICE_X41Y58         FDRE                                         r  sc/M_sequence_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.019    sc/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sc/M_sequence_q_reg[2]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.092     1.609    sc/M_sequence_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.560     1.504    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.819    reset_cond/M_stage_d[1]
    SLICE_X40Y57         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.019    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X40Y57         FDSE (Hold_fdse_C_D)         0.066     1.570    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.560     1.504    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.182     1.827    reset_cond/M_stage_d[3]
    SLICE_X40Y57         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     2.019    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X40Y57         FDSE (Hold_fdse_C_D)         0.072     1.576    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y57   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y59   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y59   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y60   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y60   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y60   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y60   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y57   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y59   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y59   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y57   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y57   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y57   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y59   buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y64   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y62   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y62   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y62   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y57   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y59   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y59   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y60   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C



