--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33148 paths analyzed, 4065 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.943ns.
--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_6 (SLICE_X12Y84.C3), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.542ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.608 - 0.674)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y78.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X11Y83.A2      net (fanout=11)       1.877   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X11Y83.A       Tilo                  0.259   eI2C_SLAVE/sMODE_FF_1
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1331
    SLICE_X6Y83.A5       net (fanout=3)        0.782   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>133
    SLICE_X6Y83.A        Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT410
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>171
    SLICE_X4Y84.A1       net (fanout=16)       0.950   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>17
    SLICE_X4Y84.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT33
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT24
    SLICE_X14Y85.A2      net (fanout=1)        1.483   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT23
    SLICE_X14Y85.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT22
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT27
    SLICE_X12Y84.C3      net (fanout=1)        0.623   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT26
    SLICE_X12Y84.CLK     Tas                   0.349   eI2C_SLAVE/sOSHW_REG<6>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT215
                                                       eI2C_SLAVE/sOSHW_REG_6
    -------------------------------------------------  ---------------------------
    Total                                      7.542ns (1.827ns logic, 5.715ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.456ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.608 - 0.672)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y77.AQ      Tcko                  0.525   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X10Y81.C1      net (fanout=10)       1.756   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X10Y81.C       Tilo                  0.255   eI2C_SLAVE/sADDR_REG_1_2
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1211
    SLICE_X7Y81.B1       net (fanout=3)        1.056   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>121
    SLICE_X7Y81.B        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT110
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>161
    SLICE_X4Y84.A6       net (fanout=16)       0.661   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>16
    SLICE_X4Y84.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT33
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT24
    SLICE_X14Y85.A2      net (fanout=1)        1.483   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT23
    SLICE_X14Y85.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT22
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT27
    SLICE_X12Y84.C3      net (fanout=1)        0.623   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT26
    SLICE_X12Y84.CLK     Tas                   0.349   eI2C_SLAVE/sOSHW_REG<6>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT215
                                                       eI2C_SLAVE/sOSHW_REG_6
    -------------------------------------------------  ---------------------------
    Total                                      7.456ns (1.877ns logic, 5.579ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.236ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.608 - 0.674)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y78.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X10Y80.A1      net (fanout=11)       1.706   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X10Y80.A       Tilo                  0.254   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1511
    SLICE_X7Y81.C3       net (fanout=3)        0.891   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>151
    SLICE_X7Y81.C        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT110
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>152
    SLICE_X4Y84.A5       net (fanout=16)       0.706   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>15
    SLICE_X4Y84.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT33
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT24
    SLICE_X14Y85.A2      net (fanout=1)        1.483   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT23
    SLICE_X14Y85.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT22
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT27
    SLICE_X12Y84.C3      net (fanout=1)        0.623   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT26
    SLICE_X12Y84.CLK     Tas                   0.349   eI2C_SLAVE/sOSHW_REG<6>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT215
                                                       eI2C_SLAVE/sOSHW_REG_6
    -------------------------------------------------  ---------------------------
    Total                                      7.236ns (1.827ns logic, 5.409ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_12 (SLICE_X48Y89.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_20 (FF)
  Destination:          eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.325ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_20 to eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y89.AQ      Tcko                  0.430   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<21>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_20
    SLICE_X49Y85.D3      net (fanout=2)        1.060   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<20>
    SLICE_X49Y85.D       Tilo                  0.259   eLCD_DRIVER/sCURRENT_STATE_FSM_FFd22
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>4
    SLICE_X51Y89.C5      net (fanout=24)       0.930   eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>3
    SLICE_X51Y89.C       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<21>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>5
    SLICE_X49Y71.B3      net (fanout=5)        1.827   eLCD_DRIVER/sINIT_PERIOD_TC
    SLICE_X49Y71.B       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv1
    SLICE_X48Y89.CE      net (fanout=6)        1.988   eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv
    SLICE_X48Y89.CLK     Tceck                 0.313   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<15>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_12
    -------------------------------------------------  ---------------------------
    Total                                      7.325ns (1.520ns logic, 5.805ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_9 (FF)
  Destination:          eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.314ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.285 - 0.300)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_9 to eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y88.BQ      Tcko                  0.430   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<11>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_9
    SLICE_X49Y86.B2      net (fanout=3)        1.004   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<9>
    SLICE_X49Y86.B       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>31
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>3_1
    SLICE_X51Y89.C1      net (fanout=1)        0.975   eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>31
    SLICE_X51Y89.C       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<21>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>5
    SLICE_X49Y71.B3      net (fanout=5)        1.827   eLCD_DRIVER/sINIT_PERIOD_TC
    SLICE_X49Y71.B       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv1
    SLICE_X48Y89.CE      net (fanout=6)        1.988   eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv
    SLICE_X48Y89.CLK     Tceck                 0.313   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<15>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_12
    -------------------------------------------------  ---------------------------
    Total                                      7.314ns (1.520ns logic, 5.794ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_0 (FF)
  Destination:          eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.239ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_0 to eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y86.AQ      Tcko                  0.430   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<3>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_0
    SLICE_X49Y86.B1      net (fanout=3)        0.929   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<0>
    SLICE_X49Y86.B       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>31
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>3_1
    SLICE_X51Y89.C1      net (fanout=1)        0.975   eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>31
    SLICE_X51Y89.C       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<21>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>5
    SLICE_X49Y71.B3      net (fanout=5)        1.827   eLCD_DRIVER/sINIT_PERIOD_TC
    SLICE_X49Y71.B       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv1
    SLICE_X48Y89.CE      net (fanout=6)        1.988   eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv
    SLICE_X48Y89.CLK     Tceck                 0.313   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<15>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_12
    -------------------------------------------------  ---------------------------
    Total                                      7.239ns (1.520ns logic, 5.719ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_14 (SLICE_X48Y89.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_20 (FF)
  Destination:          eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.281ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_20 to eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y89.AQ      Tcko                  0.430   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<21>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_20
    SLICE_X49Y85.D3      net (fanout=2)        1.060   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<20>
    SLICE_X49Y85.D       Tilo                  0.259   eLCD_DRIVER/sCURRENT_STATE_FSM_FFd22
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>4
    SLICE_X51Y89.C5      net (fanout=24)       0.930   eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>3
    SLICE_X51Y89.C       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<21>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>5
    SLICE_X49Y71.B3      net (fanout=5)        1.827   eLCD_DRIVER/sINIT_PERIOD_TC
    SLICE_X49Y71.B       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv1
    SLICE_X48Y89.CE      net (fanout=6)        1.988   eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv
    SLICE_X48Y89.CLK     Tceck                 0.269   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<15>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_14
    -------------------------------------------------  ---------------------------
    Total                                      7.281ns (1.476ns logic, 5.805ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_9 (FF)
  Destination:          eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.270ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.285 - 0.300)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_9 to eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y88.BQ      Tcko                  0.430   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<11>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_9
    SLICE_X49Y86.B2      net (fanout=3)        1.004   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<9>
    SLICE_X49Y86.B       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>31
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>3_1
    SLICE_X51Y89.C1      net (fanout=1)        0.975   eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>31
    SLICE_X51Y89.C       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<21>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>5
    SLICE_X49Y71.B3      net (fanout=5)        1.827   eLCD_DRIVER/sINIT_PERIOD_TC
    SLICE_X49Y71.B       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv1
    SLICE_X48Y89.CE      net (fanout=6)        1.988   eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv
    SLICE_X48Y89.CLK     Tceck                 0.269   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<15>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_14
    -------------------------------------------------  ---------------------------
    Total                                      7.270ns (1.476ns logic, 5.794ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_0 (FF)
  Destination:          eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.195ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_0 to eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y86.AQ      Tcko                  0.430   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<3>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_0
    SLICE_X49Y86.B1      net (fanout=3)        0.929   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<0>
    SLICE_X49Y86.B       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>31
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>3_1
    SLICE_X51Y89.C1      net (fanout=1)        0.975   eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>31
    SLICE_X51Y89.C       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<21>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/oTC<21>5
    SLICE_X49Y71.B3      net (fanout=5)        1.827   eLCD_DRIVER/sINIT_PERIOD_TC
    SLICE_X49Y71.B       Tilo                  0.259   eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv1
    SLICE_X48Y89.CE      net (fanout=6)        1.988   eLCD_DRIVER/eLCD_INIT_TIMER/_n0015_inv
    SLICE_X48Y89.CLK     Tceck                 0.269   eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT<15>
                                                       eLCD_DRIVER/eLCD_INIT_TIMER/sCLK_CNT_14
    -------------------------------------------------  ---------------------------
    Total                                      7.195ns (1.476ns logic, 5.719ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_3 (SLICE_X24Y64.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_2 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_2 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y64.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT<4>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_2
    SLICE_X24Y64.C5      net (fanout=5)        0.083   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT<2>
    SLICE_X24Y64.CLK     Tah         (-Th)    -0.121   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT<4>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/Mcount_sTR_PERIOD_CNT_xor<3>11
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.321ns logic, 0.083ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sISHW_REG_1 (SLICE_X16Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_SLAVE/sISHW_REG_0 (FF)
  Destination:          eI2C_SLAVE/sISHW_REG_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_SLAVE/sISHW_REG_0 to eI2C_SLAVE/sISHW_REG_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y78.AQ      Tcko                  0.200   eI2C_SLAVE/sISHW_REG<3>
                                                       eI2C_SLAVE/sISHW_REG_0
    SLICE_X16Y78.BX      net (fanout=21)       0.160   eI2C_SLAVE/sISHW_REG<0>
    SLICE_X16Y78.CLK     Tckdi       (-Th)    -0.048   eI2C_SLAVE/sISHW_REG<3>
                                                       eI2C_SLAVE/sISHW_REG_1
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.248ns logic, 0.160ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7 (SLICE_X19Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_6 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_6 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y58.CQ      Tcko                  0.198   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<7>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_6
    SLICE_X19Y58.DX      net (fanout=2)        0.151   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<6>
    SLICE_X19Y58.CLK     Tckdi       (-Th)    -0.059   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<7>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.257ns logic, 0.151ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/CK
  Location pin: SLICE_X22Y60.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/SR
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/SR
  Location pin: SLICE_X22Y60.SR
  Clock network: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_1/CK
  Location pin: SLICE_X22Y60.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    7.943|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33148 paths, 0 nets, and 5839 connections

Design statistics:
   Minimum period:   7.943ns{1}   (Maximum frequency: 125.897MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 10 11:14:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



