$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module sipoTest $end
   $var wire 1 , clk $end
   $var wire 1 - data $end
   $var wire 8 # q [7:0] $end
   $scope module dut $end
    $var wire 1 - data_in $end
    $var wire 1 , clk $end
    $var wire 8 # q [7:0] $end
    $scope module dff0 $end
     $var wire 1 - d $end
     $var wire 1 , clk $end
     $var wire 1 $ q $end
    $upscope $end
    $scope module dff1 $end
     $var wire 1 $ d $end
     $var wire 1 , clk $end
     $var wire 1 % q $end
    $upscope $end
    $scope module dff2 $end
     $var wire 1 % d $end
     $var wire 1 , clk $end
     $var wire 1 & q $end
    $upscope $end
    $scope module dff3 $end
     $var wire 1 & d $end
     $var wire 1 , clk $end
     $var wire 1 ' q $end
    $upscope $end
    $scope module dff4 $end
     $var wire 1 ' d $end
     $var wire 1 , clk $end
     $var wire 1 ( q $end
    $upscope $end
    $scope module dff5 $end
     $var wire 1 ( d $end
     $var wire 1 , clk $end
     $var wire 1 ) q $end
    $upscope $end
    $scope module dff6 $end
     $var wire 1 ) d $end
     $var wire 1 , clk $end
     $var wire 1 * q $end
    $upscope $end
    $scope module dff7 $end
     $var wire 1 * d $end
     $var wire 1 , clk $end
     $var wire 1 + q $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
#5000
b00000001 #
1$
1,
1-
#10000
b00000010 #
0$
1%
0,
0-
#15000
b00000100 #
0%
1&
1,
#20000
b00001001 #
1$
0&
1'
0,
1-
#25000
b00010011 #
1%
0'
1(
1,
#30000
b00100110 #
0$
1&
0(
1)
0,
0-
#35000
b01001100 #
0%
1'
0)
1*
1,
#40000
b10011001 #
1$
0&
1(
0*
1+
0,
1-
#45000
b00110011 #
1%
0'
1)
0+
1,
