{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687377310918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687377310919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 16:55:10 2023 " "Processing started: Wed Jun 21 16:55:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687377310919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687377310919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjetoB5quarta -c ProjetoB5quarta " "Command: quartus_sta ProjetoB5quarta -c ProjetoB5quarta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687377310919 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687377311080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687377312095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377312146 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377312146 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_paq1 " "Entity dcfifo_paq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687377312739 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687377312739 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687377312739 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1687377312739 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoB5quarta.sdc " "Synopsys Design Constraints File file not found: 'ProjetoB5quarta.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1687377312748 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377312749 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[2\] clks\[2\] " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[2\] clks\[2\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687377312750 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[0\] clks\[0\] " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[0\] clks\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687377312750 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 133 -duty_cycle 50.00 -name \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 133 -duty_cycle 50.00 -name \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687377312750 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687377312750 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 171 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 171 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687377312750 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687377312750 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687377312750 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377312751 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_sync:vga_s\|H_sync vga_sync:vga_s\|H_sync " "create_clock -period 1.000 -name vga_sync:vga_s\|H_sync vga_sync:vga_s\|H_sync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687377312752 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SD_dataflow:sd_df\|clock_count\[7\] SD_dataflow:sd_df\|clock_count\[7\] " "create_clock -period 1.000 -name SD_dataflow:sd_df\|clock_count\[7\] SD_dataflow:sd_df\|clock_count\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687377312752 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clks\[1\] clks\[1\] " "create_clock -period 1.000 -name clks\[1\] clks\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687377312752 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " "create_clock -period 1.000 -name SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687377312752 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687377312752 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377312761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377312761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377312761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377312761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377312761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377312761 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687377312761 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1687377312766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687377313026 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687377313028 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687377313050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687377313156 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687377313156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.289 " "Worst-case setup slack is -10.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.289           -1056.505 SD_dataflow:sd_df\|clock_count\[7\]  " "  -10.289           -1056.505 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.885             -93.596 vga_sync:vga_s\|H_sync  " "   -8.885             -93.596 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.795            -283.608 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.795            -283.608 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.655             -21.476 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.655             -21.476 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.942            -390.585 clks\[0\]  " "   -3.942            -390.585 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335              -1.564 clks\[1\]  " "   -0.335              -1.564 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377313159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.575 " "Worst-case hold slack is -0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575              -1.522 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.575              -1.522 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.132               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 SD_dataflow:sd_df\|clock_count\[7\]  " "    0.201               0.000 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clks\[1\]  " "    0.337               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clks\[0\]  " "    0.356               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 vga_sync:vga_s\|H_sync  " "    0.915               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377313174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.121 " "Worst-case recovery slack is -8.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.121            -591.785 SD_dataflow:sd_df\|clock_count\[7\]  " "   -8.121            -591.785 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.078             -80.687 vga_sync:vga_s\|H_sync  " "   -8.078             -80.687 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.138            -682.655 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.138            -682.655 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509              -9.144 clks\[0\]  " "   -1.509              -9.144 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.412               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.412               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377313182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.505 " "Worst-case removal slack is 0.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.505               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 clks\[0\]  " "    0.770               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.621               0.000 SD_dataflow:sd_df\|clock_count\[7\]  " "    1.621               0.000 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.194               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.194               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.718               0.000 vga_sync:vga_s\|H_sync  " "    5.718               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377313189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -629.599 SD_dataflow:sd_df\|clock_count\[7\]  " "   -2.636            -629.599 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -8.545 vga_sync:vga_s\|H_sync  " "   -0.538              -8.545 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.622 clks\[1\]  " "   -0.538              -4.622 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.909 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o  " "   -0.538              -0.909 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.391               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.391               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.472               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.472               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.102               0.000 clks\[0\]  " "    9.102               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 clks\[2\]  " "    9.949               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377313198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377313198 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687377313241 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687377313241 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687377313248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687377313306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687377316026 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377316198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377316198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377316198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377316198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377316198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377316198 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687377316198 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687377316461 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687377316493 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687377316493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.294 " "Worst-case setup slack is -10.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.294           -1018.554 SD_dataflow:sd_df\|clock_count\[7\]  " "  -10.294           -1018.554 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.922             -92.385 vga_sync:vga_s\|H_sync  " "   -8.922             -92.385 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.377            -255.419 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.377            -255.419 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.963             -18.888 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.963             -18.888 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.845            -360.562 clks\[0\]  " "   -3.845            -360.562 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -1.828 clks\[1\]  " "   -0.404              -1.828 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377316497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.032 " "Worst-case hold slack is -1.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.032              -3.907 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.032              -3.907 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502              -1.741 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.502              -1.741 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 SD_dataflow:sd_df\|clock_count\[7\]  " "    0.147               0.000 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 clks\[0\]  " "    0.203               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 clks\[1\]  " "    0.327               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 vga_sync:vga_s\|H_sync  " "    0.908               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377316512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.999 " "Worst-case recovery slack is -7.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.999             -79.893 vga_sync:vga_s\|H_sync  " "   -7.999             -79.893 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.976            -596.302 SD_dataflow:sd_df\|clock_count\[7\]  " "   -7.976            -596.302 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.782            -633.599 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.782            -633.599 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.584              -8.389 clks\[0\]  " "   -1.584              -8.389 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.510               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.510               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377316521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.205 " "Worst-case removal slack is 0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.205               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 clks\[0\]  " "    0.705               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.805               0.000 SD_dataflow:sd_df\|clock_count\[7\]  " "    1.805               0.000 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.027               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.027               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.847               0.000 vga_sync:vga_s\|H_sync  " "    5.847               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377316529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -622.543 SD_dataflow:sd_df\|clock_count\[7\]  " "   -2.636            -622.543 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -8.483 vga_sync:vga_s\|H_sync  " "   -0.538              -8.483 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.731 clks\[1\]  " "   -0.538              -4.731 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.888 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o  " "   -0.538              -0.888 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.340               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.340               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.414               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.414               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.108               0.000 clks\[0\]  " "    9.108               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 clks\[2\]  " "    9.980               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377316536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377316536 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687377316563 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687377316563 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687377316570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687377316802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687377319291 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377319462 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377319462 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377319462 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377319462 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377319462 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377319462 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687377319462 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687377319721 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687377319731 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687377319731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.573 " "Worst-case setup slack is -5.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.573            -488.620 SD_dataflow:sd_df\|clock_count\[7\]  " "   -5.573            -488.620 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.577             -48.360 vga_sync:vga_s\|H_sync  " "   -4.577             -48.360 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.538             -16.752 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.538             -16.752 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.459            -181.074 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.459            -181.074 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.696            -157.953 clks\[0\]  " "   -2.696            -157.953 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clks\[1\]  " "    0.376               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377319734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.610 " "Worst-case hold slack is -0.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610              -2.496 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.610              -2.496 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.455 SD_dataflow:sd_df\|clock_count\[7\]  " "   -0.097              -0.455 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 clks\[0\]  " "    0.061               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clks\[1\]  " "    0.167               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.198               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 vga_sync:vga_s\|H_sync  " "    0.370               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377319748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.508 " "Worst-case recovery slack is -4.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.508            -289.599 SD_dataflow:sd_df\|clock_count\[7\]  " "   -4.508            -289.599 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.183             -41.793 vga_sync:vga_s\|H_sync  " "   -4.183             -41.793 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.458            -455.963 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.458            -455.963 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.648              -1.519 clks\[0\]  " "   -0.648              -1.519 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.752               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.752               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377319756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.279 " "Worst-case removal slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 clks\[0\]  " "    0.279               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.299               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.720               0.000 SD_dataflow:sd_df\|clock_count\[7\]  " "    0.720               0.000 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.043               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.807               0.000 vga_sync:vga_s\|H_sync  " "    2.807               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377319854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -358.199 SD_dataflow:sd_df\|clock_count\[7\]  " "   -2.174            -358.199 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.552 clks\[1\]  " "   -0.093              -0.552 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.050 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o  " "   -0.050              -0.050 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 vga_sync:vga_s\|H_sync  " "    0.122               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.652               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.652               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.733               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.733               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.132               0.000 clks\[0\]  " "    9.132               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clks\[2\]  " "    9.643               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377319858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377319858 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687377319887 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687377319887 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687377319895 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377320155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377320155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377320155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377320155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377320155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687377320155 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687377320155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687377320445 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687377320455 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687377320455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.342 " "Worst-case setup slack is -5.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.342            -421.484 SD_dataflow:sd_df\|clock_count\[7\]  " "   -5.342            -421.484 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.460             -46.756 vga_sync:vga_s\|H_sync  " "   -4.460             -46.756 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.656            -151.689 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.656            -151.689 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.609             -13.274 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.609             -13.274 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264            -123.361 clks\[0\]  " "   -2.264            -123.361 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 clks\[1\]  " "    0.399               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377320458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.923 " "Worst-case hold slack is -0.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.923              -5.387 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.923              -5.387 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154              -1.032 clks\[0\]  " "   -0.154              -1.032 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118              -0.350 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.118              -0.350 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -0.459 SD_dataflow:sd_df\|clock_count\[7\]  " "   -0.100              -0.459 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 clks\[1\]  " "    0.150               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 vga_sync:vga_s\|H_sync  " "    0.330               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377320473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.075 " "Worst-case recovery slack is -4.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.075             -40.712 vga_sync:vga_s\|H_sync  " "   -4.075             -40.712 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.060            -267.803 SD_dataflow:sd_df\|clock_count\[7\]  " "   -4.060            -267.803 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.941            -386.626 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.941            -386.626 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575              -0.788 clks\[0\]  " "   -0.575              -0.788 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.926               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377320481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.020 " "Worst-case removal slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.020               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 clks\[0\]  " "    0.215               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 SD_dataflow:sd_df\|clock_count\[7\]  " "    0.759               0.000 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.918               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.918               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 vga_sync:vga_s\|H_sync  " "    2.768               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377320487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -349.890 SD_dataflow:sd_df\|clock_count\[7\]  " "   -2.174            -349.890 SD_dataflow:sd_df\|clock_count\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -0.569 clks\[1\]  " "   -0.096              -0.569 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.004 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o  " "   -0.004              -0.004 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 vga_sync:vga_s\|H_sync  " "    0.134               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.655               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.655               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.734               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.139               0.000 clks\[0\]  " "    9.139               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clks\[2\]  " "    9.632               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687377320496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687377320496 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687377320525 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687377320525 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687377323789 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687377323793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5147 " "Peak virtual memory: 5147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687377323977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 16:55:23 2023 " "Processing ended: Wed Jun 21 16:55:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687377323977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687377323977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687377323977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687377323977 ""}
