
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'crchen' on host 'r7515ed520.EE.NCTU.edu.tw' (Linux_x86_64 version 3.10.0-1160.11.1.el7.x86_64) on Fri Aug 05 17:03:46 CST 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
conv2d_input
zp2d_conv2d
conv2d
USE CONV2D LARGE
activation
conv2d_1
USE CONV2D LARGE
activation_1
max_pooling2d
USE POOL2D LARGE
zp2d_conv2d_2
conv2d_2
USE CONV2D LARGE
activation_2
conv2d_3
USE CONV2D LARGE
activation_3
max_pooling2d_1
USE POOL2D LARGE
flatten
q_dense_1
people
Predictions
0.626115 4.5587e-41 0.218379 4.5587e-41 3.545e-38 
Quantized predictions
0.640625 0.526367 0.391602 0.239258 0.370117 INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m15s *****
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:28
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:63:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:63:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:71:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:71:81
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:73:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:73:26
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:78:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:78:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:81:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:81:79
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:83:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:83:28
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:93:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:93:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:98:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:98:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:101:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:101:81
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:103:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:103:28
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:108:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:108:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:111:80
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:111:85
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:113:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:113:28
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:118:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:118:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:123:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:123:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:124:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:124:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:127:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:127:80
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:129:1
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:129:22
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
WARNING: [HLS 200-471] Dataflow form checks found 47 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 47755 ; free virtual = 84170
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 47755 ; free virtual = 84170
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:131).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:125).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:119).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:113).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:122).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:161).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:607).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:222).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:267).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:161).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:607).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:222).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:267).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:161).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:131).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:125).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:119).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:113).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_data_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' into 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:122).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_stream.h:161).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_resource.h:607).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_stream.h:222).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_stream.h:267).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:161).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (firmware/nnet_utils/nnet_dense_resource.h:607).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:222).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:267).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_conv2d_stream.h:161).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:24 ; elapsed = 00:02:28 . Memory (MB): peak = 1318.047 ; gain = 798.008 ; free physical = 47018 ; free virtual = 83448
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:25 ; elapsed = 00:02:29 . Memory (MB): peak = 1318.047 ; gain = 798.008 ; free physical = 47010 ; free virtual = 83444
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_data.V' (firmware/nnet_utils/nnet_activation_stream.h:64).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_data.V' (firmware/nnet_utils/nnet_activation_stream.h:64).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_data.V' (firmware/nnet_utils/nnet_activation_stream.h:64).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_data.V' (firmware/nnet_utils/nnet_activation_stream.h:64).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'res_pack.V' (firmware/nnet_utils/nnet_conv2d_stream.h:190).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'res_pack.V' (firmware/nnet_utils/nnet_conv2d_stream.h:190).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'res_pack.V' (firmware/nnet_utils/nnet_conv2d_stream.h:190).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'res_pack.V' (firmware/nnet_utils/nnet_conv2d_stream.h:190).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_dense_resource.h:389) in function 'nnet::dense_ss<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (firmware/nnet_utils/nnet_dense_resource.h:336) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (firmware/nnet_utils/nnet_dense_resource.h:336) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (firmware/nnet_utils/nnet_dense_resource.h:336) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (firmware/nnet_utils/nnet_dense_resource.h:336) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_stream.h:154) in function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_stream.h:122) in function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_stream.h:154) in function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_stream.h:122) in function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' automatically.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:384) in function 'nnet::dense_ss<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_dense_resource.h:395) in function 'nnet::dense_ss<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResWrite' (firmware/nnet_utils/nnet_dense_resource.h:408) in function 'nnet::dense_ss<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:331) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (firmware/nnet_utils/nnet_dense_resource.h:341) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (firmware/nnet_utils/nnet_dense_resource.h:350) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:358) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:331) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (firmware/nnet_utils/nnet_dense_resource.h:341) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (firmware/nnet_utils/nnet_dense_resource.h:350) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:358) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:331) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (firmware/nnet_utils/nnet_dense_resource.h:341) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (firmware/nnet_utils/nnet_dense_resource.h:350) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:358) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:331) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (firmware/nnet_utils/nnet_dense_resource.h:341) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (firmware/nnet_utils/nnet_dense_resource.h:350) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:358) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_stream.h:154) in function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_stream.h:122) in function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_stream.h:154) in function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_stream.h:122) in function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 1.
INFO: [XFORM 203-131] Reshaping array 'w9.V'  in dimension 1 with a block factor of 64.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'w12.V'  in dimension 1 with a block factor of 64.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.5' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.4' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:380) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_resource.h:338) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_resource.h:338) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_resource.h:338) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_resource.h:338) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.5' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.4' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.3' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.2' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer_in_row.Array.V.4' accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:157:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'layer_in_row.Array.V' accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:157:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 15 process function(s): 
	 'Block__proc'
	 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>'
	 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>'
	 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'
	 'nnet::relu_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>'
	 'nnet::pooling2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>'
	 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>'
	 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>'
	 'nnet::relu_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config11>'
	 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>'
	 'nnet::relu_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config14>'
	 'nnet::pooling2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>'
	 'nnet::dense_ss<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>'
	 'nnet::sigmoid_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config19>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:148:63) to (firmware/nnet_utils/nnet_activation_stream.h:148:57) in function 'nnet::sigmoid_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config19>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:481:80)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_pooling_stream.h:481:80)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_stream.h:178:63)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:178:63)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:178:63)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:178:63)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:35 ; elapsed = 00:02:40 . Memory (MB): peak = 1318.047 ; gain = 798.008 ; free physical = 47276 ; free virtual = 83721
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (firmware/nnet_utils/nnet_conv2d_stream.h:206:21) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (firmware/nnet_utils/nnet_conv2d_stream.h:206:21) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (firmware/nnet_utils/nnet_conv2d_stream.h:206:21) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (firmware/nnet_utils/nnet_conv2d_stream.h:206:21) in function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' to 'zeropad2d_cl_me<ap_fixed,ap_fixed,config21>' (firmware/nnet_utils/nnet_padding_stream.h:23:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' to 'zeropad2d_cl_me<ap_fixed,ap_fixed,config20>' (firmware/nnet_utils/nnet_padding_stream.h:23:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config19>' to 'sigmoid_me<ap_fixed,ap_fixed,sigmoid_config19>' (firmware/nnet_utils/nnet_activation_stream.h:148:57)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' to 'relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:60:41)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' to 'relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:60:41)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config14>' to 'relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14>' (firmware/nnet_utils/nnet_activation_stream.h:60:41)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config11>' to 'relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:60:41)
WARNING: [XFORM 203-631] Renaming function 'nnet::product_dense<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>' (firmware/nnet_utils/nnet_dense_resource.h:291:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8>' (firmware/nnet_utils/nnet_pooling_stream.h:481:80)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_large_cl_nopad_pad_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' to 'pooling2d_large_cl_nopad_pad_me' (firmware/nnet_utils/nnet_pooling_stream.h:481:80)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_ss<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' to 'dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17>' (firmware/nnet_utils/nnet_dense_resource.h:389:47)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config9>' (firmware/nnet_utils/nnet_conv2d_stream.h:178:63)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:178:63)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:178:63)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl_me<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:178:63)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config9>' (firmware/nnet_utils/nnet_conv2d_stream.h:122:51)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:124:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:122:51)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:122:51)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' to 'cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15>' (firmware/nnet_utils/nnet_conv2d_stream.h:124:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:122:51)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpdata.V' (firmware/nnet_utils/nnet_pooling_stream.h:492:10)
INFO: [HLS 200-472] Inferring partial write operation for 'pool.V' (firmware/nnet_utils/nnet_pooling_stream.h:508:18)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpdata.V' (firmware/nnet_utils/nnet_pooling_stream.h:492:10)
INFO: [HLS 200-472] Inferring partial write operation for 'pool.V' (firmware/nnet_utils/nnet_pooling_stream.h:508:18)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_stream.h:210:19)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_out.i' (firmware/nnet_utils/nnet_dense_resource.h:362:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_stream.h:210:19)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_out.i' (firmware/nnet_utils/nnet_dense_resource.h:362:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_stream.h:210:19)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_out.i' (firmware/nnet_utils/nnet_dense_resource.h:362:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_stream.h:210:19)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_out.i' (firmware/nnet_utils/nnet_dense_resource.h:362:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:153:7)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:158:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (firmware/nnet_utils/nnet_conv2d_stream.h:126:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (firmware/nnet_utils/nnet_conv2d_stream.h:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:153:7)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:158:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (firmware/nnet_utils/nnet_conv2d_stream.h:126:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (firmware/nnet_utils/nnet_conv2d_stream.h:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:153:7)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:158:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (firmware/nnet_utils/nnet_conv2d_stream.h:126:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (firmware/nnet_utils/nnet_conv2d_stream.h:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:153:7)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:158:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (firmware/nnet_utils/nnet_conv2d_stream.h:126:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (firmware/nnet_utils/nnet_conv2d_stream.h:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:153:7)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:158:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (firmware/nnet_utils/nnet_conv2d_stream.h:126:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (firmware/nnet_utils/nnet_conv2d_stream.h:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:153:7)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_stream.h:158:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (firmware/nnet_utils/nnet_conv2d_stream.h:126:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (firmware/nnet_utils/nnet_conv2d_stream.h:134:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:02:47 . Memory (MB): peak = 1446.047 ; gain = 926.008 ; free physical = 46965 ; free virtual = 83417
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl_me<ap_fixed,ap_fixed,config20>' to 'zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2>' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>' to 'product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2>' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4>' to 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config5>' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5>' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7>' to 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config8>' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8>' to 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl_me<ap_fixed,ap_fixed,config21>' to 'zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config9>' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config9>' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config11>' to 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config12>' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12>' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14>' to 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15>' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17>' to 'dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_me<ap_fixed,ap_fixed,sigmoid_config19>' to 'sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 167.3 seconds; current allocated memory: 508.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 508.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 508.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 509.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 509.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 510.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 510.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 510.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 511.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 512.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 512.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 513.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 513.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 515.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 516.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 518.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 518.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 518.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 518.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 519.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 520.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 520.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 520.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 521.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 521.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 523.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 525.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 527.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 528.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 528.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 529.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 531.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 533.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 536.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 536.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 536.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 537.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 538.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_large_cl_nopad_pad_me' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 538.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 539.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 539.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 539.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 539.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 540.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 540.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 542.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 543.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 544.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layer_in_row_Array_V_1_0_0' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerbkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layer_in_row_Array_V_1_0_1' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layercud' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layer_in_row_Array_V_1_0_2' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerdEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layer_in_row_Array_V_1_1_0' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layereOg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layer_in_row_Array_V_1_1_1' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerfYi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layer_in_row_Array_V_1_1_2' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerg8j' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpinput_V' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpinhbi' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 546.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_6s_21_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 548.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layer_in_V_9' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeibs' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpdata_V' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpdjbC' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layer_out_i' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layekbM' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 551.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 557.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_0' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerlbW' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_1' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layermb6' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_2' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerncg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_3' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerocq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_4' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerpcA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_5' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerqcK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_6' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerrcU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_7' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layersc4' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_8' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layertde' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_9' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerudo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_10' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layervdy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_11' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerwdI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_12' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerxdS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_13' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layeryd2' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_14' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerzec' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_15' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerAem' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_16' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerBew' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_17' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerCeG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_18' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerDeQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_19' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerEe0' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_20' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerFfa' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_21' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerGfk' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_22' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerHfu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_23' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerIfE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_24' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerJfO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_25' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerKfY' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_26' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerLf8' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_27' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerMgi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_28' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerNgs' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_29' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerOgC' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_30' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerPgM' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_0_31' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerQgW' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_0' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerRg6' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_1' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerShg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_2' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerThq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_3' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerUhA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_4' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerVhK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_5' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerWhU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_6' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerXh4' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_7' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerYie' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_8' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerZio' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_9' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer0iy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_10' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer1iI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_11' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer2iS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_12' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer3i2' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_13' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer4jc' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_14' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer5jm' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_15' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer6jw' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_16' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer7jG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_17' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer8jQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_18' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer9j0' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_19' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerbak' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_20' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerbbk' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_21' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerbck' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_22' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerbdk' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_23' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerbek' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_24' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerbfk' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_25' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerbgk' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_26' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerbhl' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_27' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerbil' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_28' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerbjl' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_29' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerbkl' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_30' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerbll' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_row_Array_V_2_1_31' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerbml' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpinput_V' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpinbnm' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 560.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_in_V_8' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layebom' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdata_V' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdbpm' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layer_out_i' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layebqm' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 568.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 574.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_0' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbrm' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_1' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbsm' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_2' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbtn' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_3' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbun' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_4' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbvn' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_5' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbwn' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_6' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbxn' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_7' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbyn' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_8' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbzo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_9' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbAo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_10' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbBo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_11' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbCo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_12' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbDo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_13' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbEo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_14' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbFp' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_15' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbGp' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_16' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbHp' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_17' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbIp' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_18' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbJp' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_19' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbKp' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_20' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbLp' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_21' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbMq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_22' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbNq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_23' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbOq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_24' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbPq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_25' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbQq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_26' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbRq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_27' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbSr' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_28' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbTr' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_29' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbUr' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_30' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbVr' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layer_in_row_Array_V_5_0_31' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbWr' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinput_V' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinbXr' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 576.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s_layer_in_V_5' to 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8bYs' due to the length limit 60
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s_tmpdata_V' to 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8bZs' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s_pool_V' to 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8b0s' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 580.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 582.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_0' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerb1s' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_1' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerb2s' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_2' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerb3s' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_3' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerb4t' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_4' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerb5t' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_5' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerb6t' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_6' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerb7t' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_7' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerb8t' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_8' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerb9t' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_9' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercau' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_10' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercbu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_11' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerccu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_12' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercdu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_13' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerceu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_14' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercfu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_15' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercgu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_16' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerchv' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_17' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerciv' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_18' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercjv' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_19' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerckv' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_20' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerclv' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_21' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercmv' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_22' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercnw' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_23' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercow' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_24' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercpw' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_25' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercqw' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_26' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercrw' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_27' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercsw' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_28' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerctx' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_29' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercux' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_30' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercvx' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_0_31' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercwx' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_0' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercxx' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_1' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercyx' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_2' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerczy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_3' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercAy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_4' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercBy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_5' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercCy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_6' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercDy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_7' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercEy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_8' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercFz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_9' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercGz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_10' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercHz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_11' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercIz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_12' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercJz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_13' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercKz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_14' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercLz' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_15' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercMA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_16' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercNA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_17' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercOA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_18' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercPA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_19' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercQA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_20' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercRA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_21' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercSB' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_22' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercTB' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_23' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercUB' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_24' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercVB' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_25' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercWB' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_26' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercXB' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_27' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercYC' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_28' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layercZC' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_29' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerc0C' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_30' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerc1C' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_row_Array_V_3_1_31' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerc2C' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_tmpinput_V' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_tmpinc3C' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 586.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_in_V_7' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layec4D' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_tmpdata_V' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_tmpdc5D' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layer_out_i' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layec6D' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 596.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 606.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_0' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layec7D' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_1' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layec8D' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_2' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layec9D' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_3' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedaE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_4' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedbE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_5' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedcE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_6' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeddE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_7' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedeE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_8' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedfE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_9' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedgE' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_10' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedhF' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_11' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layediF' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_12' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedjF' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_13' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedkF' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_14' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedlF' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_15' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedmF' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_16' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layednG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_17' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedoG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_18' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedpG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_19' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedqG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_20' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedrG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_21' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedsG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_22' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedtH' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_23' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeduH' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_24' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedvH' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_25' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedwH' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_26' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedxH' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_27' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedyH' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_28' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedzI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_29' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedAI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_30' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedBI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_31' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedCI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_32' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedDI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_33' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedEI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_34' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedFJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_35' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedGJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_36' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedHJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_37' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedIJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_38' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedJJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_39' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedKJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_40' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedLJ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_41' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedMK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_42' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedNK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_43' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedOK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_44' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedPK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_45' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedQK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_46' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedRK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_47' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedSL' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_48' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedTL' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_49' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedUL' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_50' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedVL' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_51' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedWL' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_52' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedXL' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_53' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedYM' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_54' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layedZM' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_55' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layed0M' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_56' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layed1M' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_57' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layed2M' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_58' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layed3M' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_59' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layed4N' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_60' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layed5N' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_61' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layed6N' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_62' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layed7N' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_0_63' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layed8N' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_0' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layed9N' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_1' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeaO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_2' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeebO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_3' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeecO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_4' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeedO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_5' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeeO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_6' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeefO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_7' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeegO' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_8' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeehP' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_9' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeiP' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_10' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeejP' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_11' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeekP' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_12' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeelP' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_13' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeemP' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_14' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeenQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_15' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeoQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_16' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeepQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_17' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeqQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_18' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeerQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_19' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeesQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_20' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeetR' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_21' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeuR' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_22' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeevR' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_23' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeewR' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_24' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeexR' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_25' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeyR' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_26' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeezS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_27' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeAS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_28' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeBS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_29' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeCS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_30' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeDS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_31' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeES' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_32' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeFT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_33' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeGT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_34' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeHT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_35' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeIT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_36' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeJT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_37' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeKT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_38' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeLT' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_39' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeMU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_40' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeNU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_41' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeOU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_42' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeePU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_43' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeQU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_44' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeRU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_45' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeSV' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_46' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeTV' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_47' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeUV' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_48' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeVV' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_49' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeWV' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_50' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeXV' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_51' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeYW' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_52' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layeeZW' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_53' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layee0W' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_54' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layee1W' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_55' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layee2W' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_56' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layee3W' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_57' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layee4X' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_58' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layee5X' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_59' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layee6X' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_60' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layee7X' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_61' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layee8X' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_62' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layee9X' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_row_Array_V_1194_63' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layefaY' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpinput_V' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpifbY' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 2.23 seconds; current allocated memory: 611.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_in_V' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layfcY' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpdata_V' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpfdY' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layer_out_i' to 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layfeY' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 625.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 635.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_0' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_1' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefgY' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_2' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefhZ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_3' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefiZ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_4' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefjZ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_5' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefkZ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_6' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeflZ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_7' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefmZ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_8' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefn0' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_9' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefo0' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_10' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefp0' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_11' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefq0' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_12' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefr0' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_13' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefs0' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_14' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeft1' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_15' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefu1' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_16' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefv1' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_17' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefw1' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_18' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefx1' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_19' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefy1' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_20' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefz2' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_21' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefA2' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_22' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefB2' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_23' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefC2' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_24' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefD2' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_25' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefE2' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_26' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefF3' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_27' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefG3' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_28' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefH3' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_29' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefI3' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_30' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefJ3' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_31' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefK3' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_32' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefL3' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_33' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefM4' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_34' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefN4' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_35' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefO4' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_36' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefP4' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_37' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefQ4' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_38' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefR4' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_39' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefS5' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_40' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefT5' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_41' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefU5' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_42' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefV5' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_43' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefW5' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_44' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefX5' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_45' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefY6' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_46' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layefZ6' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_47' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layef06' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_48' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layef16' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_49' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layef26' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_50' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layef36' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_51' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layef47' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_52' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layef57' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_53' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layef67' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_54' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layef77' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_55' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layef87' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_56' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layef97' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_57' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layega8' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_58' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layegb8' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_59' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layegc8' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_60' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layegd8' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_61' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layege8' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_62' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layegf8' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layer_in_row_Array_V_4_0_63' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layegg8' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_tmpinput_V' to 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_tmpigh9' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 638.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_large_cl_nopad_pad_me' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_large_cl_nopad_pad_me'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 643.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 646.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s_sigmoid_table1' to 'sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s_sigmoid_tgi9' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 647.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer19_out_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_U0' to 'start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgj9' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_U0' to 'start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configk9' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_U0' to 'start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgl9' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_U0' to 'start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configm9' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0' to 'start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixgnb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_U0' to 'start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgob' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_U0' to 'start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configpb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_U0' to 'start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgqb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_U0' to 'start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configrb' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 649.617 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz
INFO: [RTMG 210-278] Implementing memory 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpinhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeibs_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpdjbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layekbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpinbnm_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layebom_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_w5_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdbpm_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinbXr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8bYs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8b0s_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_w9_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layec6D_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpifbY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layfcY_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_w12_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_tmpigh9_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'pooling2d_large_cl_nopad_pad_me_layer_in_V_6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_w17_V_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s_sigmoid_tgi9_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgj9_U(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgj9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configk9_U(start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configk9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgl9_U(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgl9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configm9_U(start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configm9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixgnb_U(start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixgnb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config21_U0_U(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgob_U(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgob)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configpb_U(start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configpb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgqb_U(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgqb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configrb_U(start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configrb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_large_cl_nopad_pad_me_U0_U(start_for_pooling2d_large_cl_nopad_pad_me_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_U0_U(start_for_dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_U0_U(start_for_sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:19 ; elapsed = 00:03:35 . Memory (MB): peak = 1574.047 ; gain = 1054.008 ; free physical = 46751 ; free virtual = 83296
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h3m17s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Processing input 0
conv2d_input
zp2d_conv2d
conv2d
USE CONV2D LARGE
activation
conv2d_1
USE CONV2D LARGE
activation_1
max_pooling2d
USE POOL2D LARGE
zp2d_conv2d_2
conv2d_2
USE CONV2D LARGE
activation_2
conv2d_3
USE CONV2D LARGE
activation_3
max_pooling2d_1
USE POOL2D LARGE
flatten
q_dense_1
people
Predictions
0.626115 4.5758e-41 215391 4.5758e-41 0.372549 
Quantized predictions
0.640625 0.526367 0.391602 0.239258 0.370117 INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/AESL_axi_s_conv2d_input_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_conv2d_input_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer19_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer19_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/pooling2d_large_cl_nopad_pad_me.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_large_cl_nopad_pad_me
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerbkb_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpinhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpinhbi_ram
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpinhbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_6s_21_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_6s_21_1_0_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_6s_21_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeibs_ram
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_w2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_w2_V_rom
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_w2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpdjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpdjbC_ram
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpdjbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layekbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layekbM_ram
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layekbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerlbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerlbW_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerlbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpinbnm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpinbnm_ram
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpinbnm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layebom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layebom_ram
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layebom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_w5_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_w5_V_rom
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_w5_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdbpm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdbpm_ram
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdbpm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbrm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbrm_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbrm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinbXr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinbXr_ram
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinbXr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8bYs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8bYs_ram
INFO: [VRFC 10-311] analyzing module pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8bYs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8b0s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8b0s_ram
INFO: [VRFC 10-311] analyzing module pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8b0s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerb1s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerb1s_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerb1s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_w9_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_w9_V_rom
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_w9_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layec6D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layec6D_ram
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layec6D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layec7D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layec7D_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layec7D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpifbY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpifbY_ram
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpifbY
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layfcY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layfcY_ram
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layfcY
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_w12_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_w12_V_rom
INFO: [VRFC 10-311] analyzing module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_w12_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_tmpigh9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_tmpigh9_ram
INFO: [VRFC 10-311] analyzing module cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_tmpigh9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/pooling2d_large_cl_nopad_pad_me_layer_in_V_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_large_cl_nopad_pad_me_layer_in_V_6_ram
INFO: [VRFC 10-311] analyzing module pooling2d_large_cl_nopad_pad_me_layer_in_V_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_w17_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_w17_V_rom
INFO: [VRFC 10-311] analyzing module dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_w17_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s_sigmoid_tgi9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s_sigmoid_tgi9_rom
INFO: [VRFC 10-311] analyzing module sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s_sigmoid_tgi9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgj9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgj9_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgj9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configk9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configk9_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configk9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgl9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgl9_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgl9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configm9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configm9_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configm9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixgnb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixgnb_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixgnb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config21_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config21_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config21_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgob_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configpb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configpb_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configpb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgqb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgqb_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgqb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configrb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configrb_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configrb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/start_for_pooling2d_large_cl_nopad_pad_me_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_large_cl_nopad_pad_me_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_large_cl_nopad_pad_me_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/start_for_dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/start_for_sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_U0
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Block_proc
Compiling module xil_defaultlib.ibuf(W=17)
Compiling module xil_defaultlib.obuf(W=17)
Compiling module xil_defaultlib.regslice_both(DataWidth=16)
Compiling module xil_defaultlib.zeropad2d_cl_me_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_6s_21_1_0_...
Compiling module xil_defaultlib.myproject_mul_mul_16s_6s_21_1_0(...
Compiling module xil_defaultlib.product_dense_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.relu_me_ap_fixed_ap_fixed_16_4_5...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.relu_me_ap_fixed_ap_fixed_16_4_5...
Compiling module xil_defaultlib.pooling2d_large_cl_nopad_pad_me_...
Compiling module xil_defaultlib.pooling2d_large_cl_nopad_pad_me_...
Compiling module xil_defaultlib.pooling2d_large_cl_nopad_pad_me_...
Compiling module xil_defaultlib.pooling2d_large_cl_nopad_pad_me_...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.pooling2d_large_cl_nopad_pad_me_...
Compiling module xil_defaultlib.zeropad2d_cl_me_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.relu_me_ap_fixed_ap_fixed_16_4_5...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.conv_2d_cl_me_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.relu_me_ap_fixed_ap_fixed_16_4_5...
Compiling module xil_defaultlib.pooling2d_large_cl_nopad_pad_me_...
Compiling module xil_defaultlib.pooling2d_large_cl_nopad_pad_me_...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.cnnshift_arr_ap_fixed_ap_fixed_1...
Compiling module xil_defaultlib.pooling2d_large_cl_nopad_pad_me
Compiling module xil_defaultlib.dense_ss_ap_fixed_ap_fixed_16_4_...
Compiling module xil_defaultlib.dense_ss_ap_fixed_ap_fixed_16_4_...
Compiling module xil_defaultlib.dense_ss_ap_fixed_ap_fixed_16_4_...
Compiling module xil_defaultlib.sigmoid_me_ap_fixed_ap_fixed_sig...
Compiling module xil_defaultlib.sigmoid_me_ap_fixed_ap_fixed_sig...
Compiling module xil_defaultlib.sigmoid_me_ap_fixed_ap_fixed_sig...
Compiling module xil_defaultlib.fifo_w16_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A
Compiling module xil_defaultlib.start_for_conv_2d_cl_me_ap_fixed...
Compiling module xil_defaultlib.start_for_conv_2d_cl_me_ap_fixed...
Compiling module xil_defaultlib.start_for_relu_me_ap_fixed_ap_fi...
Compiling module xil_defaultlib.start_for_relu_me_ap_fixed_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_me_ap_fixed...
Compiling module xil_defaultlib.start_for_conv_2d_cl_me_ap_fixed...
Compiling module xil_defaultlib.start_for_relu_me_ap_fixed_ap_fi...
Compiling module xil_defaultlib.start_for_relu_me_ap_fixed_ap_fi...
Compiling module xil_defaultlib.start_for_pooling2d_large_cl_nop...
Compiling module xil_defaultlib.start_for_pooling2d_large_cl_nop...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_me_ap_fix...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_me_ap_fix...
Compiling module xil_defaultlib.start_for_conv_2d_cl_me_ap_fixed...
Compiling module xil_defaultlib.start_for_conv_2d_cl_me_ap_fixed...
Compiling module xil_defaultlib.start_for_relu_me_ap_fixed_ap_fi...
Compiling module xil_defaultlib.start_for_relu_me_ap_fixed_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_me_ap_fixed...
Compiling module xil_defaultlib.start_for_conv_2d_cl_me_ap_fixed...
Compiling module xil_defaultlib.start_for_relu_me_ap_fixed_ap_fi...
Compiling module xil_defaultlib.start_for_relu_me_ap_fixed_ap_fi...
Compiling module xil_defaultlib.start_for_pooling2d_large_cl_nop...
Compiling module xil_defaultlib.start_for_pooling2d_large_cl_nop...
Compiling module xil_defaultlib.start_for_dense_ss_ap_fixed_ap_f...
Compiling module xil_defaultlib.start_for_dense_ss_ap_fixed_ap_f...
Compiling module xil_defaultlib.start_for_sigmoid_me_ap_fixed_ap...
Compiling module xil_defaultlib.start_for_sigmoid_me_ap_fixed_ap...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=3072,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_conv2d_input_V_V
Compiling module xil_defaultlib.fifo(DEPTH=5,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_layer19_out_V_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug  5 17:08:23 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Aug  5 17:08:23 2022...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1_ap_vld -into $const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1 -into $const_size_out_1_group -radix hex
## set const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1_ap_vld -into $const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1 -into $const_size_in_1_group -radix hex
## set layer19_out_group [add_wave_group layer19_out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer19_out_V_V_TREADY -into $layer19_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer19_out_V_V_TVALID -into $layer19_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer19_out_V_V_TDATA -into $layer19_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set conv2d_input_group [add_wave_group conv2d_input(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/conv2d_input_V_V_TREADY -into $conv2d_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/conv2d_input_V_V_TVALID -into $conv2d_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/conv2d_input_V_V_TDATA -into $conv2d_input_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_conv2d_input_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer19_out_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_out_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_out_1_ap_vld -into $tb_const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_out_1 -into $tb_const_size_out_1_group -radix hex
## set tb_const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_in_1_ap_vld -into $tb_const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_in_1 -into $tb_const_size_in_1_group -radix hex
## set tb_layer19_out_group [add_wave_group layer19_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer19_out_V_V_TREADY -into $tb_layer19_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer19_out_V_V_TVALID -into $tb_layer19_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer19_out_V_V_TDATA -into $tb_layer19_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_conv2d_input_group [add_wave_group conv2d_input(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/conv2d_input_V_V_TREADY -into $tb_conv2d_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/conv2d_input_V_V_TVALID -into $tb_conv2d_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/conv2d_input_V_V_TDATA -into $tb_conv2d_input_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "6850068000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 6850087500 ps : File "/home/crchen/yolo_hls4ml/custom_qkeras_combined_no_axi_rf/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 371
run: Time (s): cpu = 00:01:30 ; elapsed = 00:03:50 . Memory (MB): peak = 1587.363 ; gain = 0.000 ; free physical = 43917 ; free virtual = 82026
## quit
INFO: [Common 17-206] Exiting xsim at Fri Aug  5 17:12:24 2022...
INFO: [COSIM 212-316] Starting C post checking ...
Processing input 0
Predictions
0.626115 4.57888e-41 7.51576e+31 4.57888e-41 0.372549 
Quantized predictions
0.640625 0.526367 0.391602 0.239258 0.370117 INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO:
Report time       : Fri Aug  5 17:12:25 CST 2022.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|        1369989|        1369989|        1369989|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+

***** C/RTL SIMULATION COMPLETED IN 0h5m4s *****
***** C/RTL VALIDATION *****
INFO: Test PASSED
***** EXPORT IP *****
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Aug  5 17:12:37 2022...
***** EXPORT IP COMPLETED IN 0h0m12s *****
INFO: [HLS 200-112] Total elapsed time: 532.1 seconds; peak allocated memory: 649.617 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Aug  5 17:12:38 2022...
