

================================================================
== Synthesis Summary Report of 'convolution'
================================================================
+ General Information: 
    * Date:           Sat May 17 11:44:30 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        Convolution
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+----+-----------+-----------+-----+
    |                         Modules                         | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |         |    |           |           |     |
    |                         & Loops                         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+----+-----------+-----------+-----+
    |+ convolution                                            |     -|  0.00|   159299|  1.593e+06|         -|   159300|      -|        no|  2 (~0%)|   -|  1682 (1%)|  2413 (4%)|    -|
    | + convolution_Pipeline_VITIS_LOOP_22_1                  |     -|  0.00|    16386|  1.639e+05|         -|    16386|      -|        no|        -|   -|   18 (~0%)|   92 (~0%)|    -|
    |  o VITIS_LOOP_22_1                                      |     -|  7.30|    16384|  1.638e+05|         2|        1|  16384|       yes|        -|   -|          -|          -|    -|
    | + convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3  |     -|  0.00|   142903|  1.429e+06|         -|   142903|      -|        no|        -|   -|  487 (~0%)|   959 (1%)|    -|
    |  o VITIS_LOOP_27_2_VITIS_LOOP_28_3                      |    II|  7.30|   142901|  1.429e+06|        27|        9|  15876|       yes|        -|   -|          -|          -|    -|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | in_img_1  | 0x10   | 32    | W      | Data signal of in_img            |                                                                      |
| s_axi_control | in_img_2  | 0x14   | 32    | W      | Data signal of in_img            |                                                                      |
| s_axi_control | out_img_1 | 0x1c   | 32    | W      | Data signal of out_img           |                                                                      |
| s_axi_control | out_img_2 | 0x20   | 32    | W      | Data signal of out_img           |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| in_img   | inout     | unsigned char* |
| out_img  | inout     | unsigned char* |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                             |
+----------+---------------+-----------+----------+-------------------------------------+
| in_img   | m_axi_gmem    | interface |          | channel=0                           |
| in_img   | s_axi_control | register  | offset   | name=in_img_1 offset=0x10 range=32  |
| in_img   | s_axi_control | register  | offset   | name=in_img_2 offset=0x14 range=32  |
| out_img  | m_axi_gmem    | interface |          | channel=0                           |
| out_img  | s_axi_control | register  | offset   | name=out_img_1 offset=0x1c range=32 |
| out_img  | s_axi_control | register  | offset   | name=out_img_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+-----------------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location               |
+--------------+-----------+--------+-------+-----------------+-----------------------------+
| m_axi_gmem   | write     | 16384  | 8     | VITIS_LOOP_22_1 | Include/Convolution.c:22:22 |
| m_axi_gmem   | write     | 126    | 8     | VITIS_LOOP_28_3 | Include/Convolution.c:28:26 |
| m_axi_gmem   | read      | 3      | 8     |                 |                             |
+--------------+-----------+--------+-------+-----------------+-----------------------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------------------+-----------+--------------+--------+-----------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location             | Direction | Burst Status | Length | Loop            | Loop Location               | Resolution | Problem                                                                                              |
+--------------+----------+-----------------------------+-----------+--------------+--------+-----------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | out_img  | Include/Convolution.c:24:13 | write     | Widen Fail   |        | VITIS_LOOP_22_1 | Include/Convolution.c:22:22 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | out_img  | Include/Convolution.c:24:13 | write     | Inferred     | 16384  | VITIS_LOOP_22_1 | Include/Convolution.c:22:22 |            |                                                                                                      |
| m_axi_gmem   | in_img   | Include/Convolution.c:33:53 | read      | Widen Fail   |        |                 |                             | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | in_img   | Include/Convolution.c:33:53 | read      | Inferred     | 3      | VITIS_LOOP_28_3 | Include/Convolution.c:28:26 |            |                                                                                                      |
| m_axi_gmem   | out_img  | Include/Convolution.c:38:38 | write     | Widen Fail   |        | VITIS_LOOP_28_3 | Include/Convolution.c:28:26 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | out_img  | Include/Convolution.c:38:38 | write     | Fail         |        | VITIS_LOOP_27_2 | Include/Convolution.c:27:22 | 214-230    | Stride is incompatible                                                                               |
| m_axi_gmem   | out_img  | Include/Convolution.c:38:38 | write     | Inferred     | 126    | VITIS_LOOP_28_3 | Include/Convolution.c:28:26 |            |                                                                                                      |
+--------------+----------+-----------------------------+-----------+--------------+--------+-----------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| Name                                                    | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+---------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| + convolution                                           | 0   |        |               |        |          |         |
|  + convolution_Pipeline_VITIS_LOOP_22_1                 | 0   |        |               |        |          |         |
|    icmp_ln22_fu_75_p2                                   |     |        | icmp_ln22     | seteq  | auto     | 0       |
|    add_ln22_fu_81_p2                                    |     |        | add_ln22      | add    | fabric   | 0       |
|  + convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3 | 0   |        |               |        |          |         |
|    icmp_ln27_fu_229_p2                                  |     |        | icmp_ln27     | seteq  | auto     | 0       |
|    add_ln27_1_fu_235_p2                                 |     |        | add_ln27_1    | add    | fabric   | 0       |
|    icmp_ln28_fu_247_p2                                  |     |        | icmp_ln28     | seteq  | auto     | 0       |
|    or_ln27_fu_253_p2                                    |     |        | or_ln27       | or     | auto     | 0       |
|    select_ln27_fu_311_p3                                |     |        | select_ln27   | select | auto_sel | 0       |
|    select_ln27_1_fu_259_p3                              |     |        | select_ln27_1 | select | auto_sel | 0       |
|    tmp_fu_325_p2                                        |     |        | tmp           | add    | fabric   | 0       |
|    empty_21_fu_335_p2                                   |     |        | empty_21      | add    | fabric   | 0       |
|    add_ln33_fu_354_p2                                   |     |        | add_ln33      | add    | fabric   | 0       |
|    add_ln33_1_fu_375_p2                                 |     |        | add_ln33_1    | add    | fabric   | 0       |
|    add_ln33_2_fu_393_p2                                 |     |        | add_ln33_2    | add    | fabric   | 0       |
|    add_ln33_5_fu_267_p2                                 |     |        | add_ln33_5    | add    | fabric   | 0       |
|    select_ln33_fu_273_p3                                |     |        | select_ln33   | select | auto_sel | 0       |
|    add_ln33_6_fu_450_p2                                 |     |        | add_ln33_6    | add    | fabric   | 0       |
|    add_ln33_7_fu_467_p2                                 |     |        | add_ln33_7    | add    | fabric   | 0       |
|    add_ln33_8_fu_477_p2                                 |     |        | add_ln33_8    | add    | fabric   | 0       |
|    sub_ln33_fu_498_p2                                   |     |        | sub_ln33      | sub    | fabric   | 0       |
|    sum_2_fu_553_p3                                      |     |        | sum_2         | select | auto_sel | 0       |
|    icmp_ln37_fu_571_p2                                  |     |        | icmp_ln37     | setne  | auto     | 0       |
|    select_ln38_fu_581_p3                                |     |        | select_ln38   | select | auto_sel | 0       |
|    add_ln28_fu_428_p2                                   |     |        | add_ln28      | add    | fabric   | 0       |
|    icmp_ln28_1_fu_281_p2                                |     |        | icmp_ln28_1   | seteq  | auto     | 0       |
|    add_ln27_fu_287_p2                                   |     |        | add_ln27      | add    | fabric   | 0       |
+---------------------------------------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + convolution     |           |           | 2    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 2    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------+--------------------------------------------------+
| Type      | Options                                     | Location                                         |
+-----------+---------------------------------------------+--------------------------------------------------+
| interface | m_axi port=in_img offset=slave bundle=gmem  | Include/Convolution.c:9 in convolution, in_img   |
| interface | m_axi port=out_img offset=slave bundle=gmem | Include/Convolution.c:10 in convolution, out_img |
| interface | s_axilite port=return bundle=control        | Include/Convolution.c:11 in convolution, return  |
| interface | s_axilite port=in_img bundle=control        | Include/Convolution.c:12 in convolution, in_img  |
| interface | s_axilite port=out_img bundle=control       | Include/Convolution.c:13 in convolution, out_img |
| pipeline  |                                             | Include/Convolution.c:23 in convolution          |
| pipeline  | II=1                                        | Include/Convolution.c:29 in convolution          |
+-----------+---------------------------------------------+--------------------------------------------------+


