module ashok_tb;
reg [3:0]b;
wire [3:0]g;
binary_gray dut(b,g);
initial begin
b[0]=0;b[1]=0;b[2]=0;b[3]=0;//b[3:0]=4'b0000;
#100
b[0]=0;b[1]=0;b[2]=0;b[3]=1;//b[3:0]=4'b0001;
#100
b[0]=0;b[1]=0;b[2]=1;b[3]=0;//b[3:0]=4'b0010;
#100
b[0]=1;b[1]=0;b[2]=0;b[3]=0;//b[3:0]=4'b1000;
#100
b[0]=0;b[1]=1;b[2]=1;b[3]=0;//b[3:0]=4'b0110;
#100
b[0]=1;b[1]=1;b[2]=1;b[3]=1;//b[3:0]=4'b1111;
end
endmodule
