FIGURE 79.18 Gated S-R NOR and gated S-R NAND latch circuit. (Source: ModiÔ¨Åed from R. S. Sandige. Modern Digital
Design, New York: McGraw-Hill, 1990, p. 468. With permission.)