<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a200tsbg484-1" LaunchTime="1526058273">
  <File Type="ROUTE-DCP" Name="mse_mandelbrot_routed.dcp"/>
  <File Type="ROUTE-DRC" Name="mse_mandelbrot_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="mse_mandelbrot_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="mse_mandelbrot_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="mse_mandelbrot_methodology_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="mse_mandelbrot_drc_routed.rpx"/>
  <File Type="ROUTE-PWR" Name="mse_mandelbrot_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="mse_mandelbrot_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="mse_mandelbrot_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="mse_mandelbrot_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="mse_mandelbrot_route_status.rpt"/>
  <File Type="BG-BIT" Name="mse_mandelbrot.bit"/>
  <File Type="ROUTE-STATUS-PB" Name="mse_mandelbrot_route_status.pb"/>
  <File Type="PHYSOPT-DCP" Name="mse_mandelbrot_physopt.dcp"/>
  <File Type="PLACE-CTRL" Name="mse_mandelbrot_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="mse_mandelbrot_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="mse_mandelbrot_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="mse_mandelbrot_io_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="mse_mandelbrot_postplace_pwropt.dcp"/>
  <File Type="RDI-RDI" Name="mse_mandelbrot.vdi"/>
  <File Type="OPT-HWDEF" Name="mse_mandelbrot.hwdef"/>
  <File Type="BITSTR-SYSDEF" Name="mse_mandelbrot.sysdef"/>
  <File Type="PLACE-DCP" Name="mse_mandelbrot_placed.dcp"/>
  <File Type="PA-TCL" Name="mse_mandelbrot.tcl"/>
  <File Type="BITSTR-MSK" Name="mse_mandelbrot.msk"/>
  <File Type="ROUTE-TIMING-PB" Name="mse_mandelbrot_timing_summary_routed.pb"/>
  <File Type="BITSTR-RBT" Name="mse_mandelbrot.rbt"/>
  <File Type="ROUTE-TIMING-RPX" Name="mse_mandelbrot_timing_summary_routed.rpx"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="mse_mandelbrot_incremental_reuse_pre_placed.rpt"/>
  <File Type="OPT-DCP" Name="mse_mandelbrot_opt.dcp"/>
  <File Type="BITSTR-MMI" Name="mse_mandelbrot.mmi"/>
  <File Type="REPORTS-TCL" Name="mse_mandelbrot_reports.tcl"/>
  <File Type="PWROPT-DCP" Name="mse_mandelbrot_pwropt.dcp"/>
  <File Type="BITSTR-LTX" Name="mse_mandelbrot.ltx"/>
  <File Type="OPT-DRC" Name="mse_mandelbrot_drc_opted.rpt"/>
  <File Type="BG-BIN" Name="mse_mandelbrot.bin"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="mse_mandelbrot_timing_summary_routed.rpt"/>
  <File Type="BITSTR-NKY" Name="mse_mandelbrot.nky"/>
  <File Type="BITSTR-BMM" Name="mse_mandelbrot_bd.bmm"/>
  <File Type="ROUTE-CLK" Name="mse_mandelbrot_clock_utilization_routed.rpt"/>
  <File Type="BG-DRC" Name="mse_mandelbrot.drc"/>
  <File Type="ROUTE-ERROR-DCP" Name="mse_mandelbrot_routed_error.dcp"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="mse_mandelbrot_postroute_physopt_bb.dcp"/>
  <File Type="BG-BGN" Name="mse_mandelbrot.bgn"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="mse_mandelbrot_routed_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="mse_mandelbrot_postroute_physopt.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/ip/hdl/src/hdmi_interface_pkg.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/ip/hdl/src/vga_stripes.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/ip/hdl/src/vga_controler.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/ip/hdl/src/vga.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/ip/hdl/src/tmds_encoder.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/ip/hdl/src/serializer_10_to_1.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/ip/hdl/src/vga_to_hdmi.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/ip/hdl/src/hdmi.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/ip/hdl/src/image_generator.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/ip/hdl/src/mse_mandelbrot.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Mandelbrot_iteration.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/clk_mandelbrot/clk_mandelbrot.xci">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/bram_video_memory_d786432_w9_rdclk1_wrclk1/bram_video_memory_d786432_w9_rdclk1_wrclk1.xci">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="mse_mandelbrot"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/constr/Nexys-Video-Master.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PPRDIR/constr/Nexys-Video-Master.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="clk_vga_hdmi_1024x600"/>
</GenRun>
