# Caravel User Project - Dual 8-bit GPIO Controller

[![License](https://img.shields.io/badge/License-Apache%202.0-blue.svg)](https://opensource.org/licenses/Apache-2.0)

## Initial User Prompt
**"Create caravel user project that have 2 8 bit gpios and they can configurable using firmware"**

## Project Overview
This project implements a Caravel user project with two independent 8-bit GPIO controllers that can be configured and controlled via firmware through the Wishbone bus interface. Each GPIO port provides full bidirectional capability with individual pin control.

### Key Features
- âœ… Two independent 8-bit GPIO ports (GPIO0 and GPIO1)
- âœ… Firmware-configurable via Wishbone bus interface
- âœ… Individual pin direction control (input/output)
- âœ… Bidirectional I/O capability
- âœ… Memory-mapped register interface
- âœ… Integration with Caravel SoC harness

### Requirements
1. **Two 8-bit GPIO Peripherals**: Each GPIO must support 8 independent I/O pins
2. **Firmware Configuration**: All GPIO settings must be configurable through firmware
3. **Wishbone Interface**: Standard Wishbone B4 classic slave interface for bus communication
4. **Caravel Integration**: Proper integration with Caravel user_project_wrapper

## Technology Stack
- **RTL Language**: Verilog-2005
- **IP Cores**: EF_GPIO8 (NativeChips verified IP)
- **Bus Protocol**: Wishbone B4 Classic
- **SoC Harness**: Efabless Caravel
- **PDK**: Skywater 130nm
- **EDA Tools**: OpenLane 2, Yosys, Verilator
- **Verification**: Cocotb/PyUVM with caravel-cocotb framework

## Project Status
ðŸ”„ **In Progress** - Project Setup Phase

### Current Milestone
- Setting up project structure
- Creating documentation framework
- Planning IP integration strategy

## Architecture Overview

### System Block Diagram
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Caravel SoC                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚        Management SoC Core                         â”‚     â”‚
â”‚  â”‚                                                     â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                    â”‚ Wishbone Bus                           â”‚
â”‚                    â”‚                                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚         user_project_wrapper                       â”‚     â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚     â”‚
â”‚  â”‚  â”‚           user_project                       â”‚  â”‚     â”‚
â”‚  â”‚  â”‚                                              â”‚  â”‚     â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚  â”‚     â”‚
â”‚  â”‚  â”‚  â”‚  Wishbone Bus Splitter              â”‚   â”‚  â”‚     â”‚
â”‚  â”‚  â”‚  â”‚  (Address Decoder & Mux)            â”‚   â”‚  â”‚     â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚  â”‚     â”‚
â”‚  â”‚  â”‚        â”‚                â”‚                    â”‚  â”‚     â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚  â”‚     â”‚
â”‚  â”‚  â”‚  â”‚  EF_GPIO8  â”‚   â”‚  EF_GPIO8   â”‚          â”‚  â”‚     â”‚
â”‚  â”‚  â”‚  â”‚   (GPIO0)  â”‚   â”‚   (GPIO1)   â”‚          â”‚  â”‚     â”‚
â”‚  â”‚  â”‚  â”‚  0x30000000â”‚   â”‚  0x30010000 â”‚          â”‚  â”‚     â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚  â”‚     â”‚
â”‚  â”‚  â”‚        â”‚[7:0]           â”‚[7:0]              â”‚  â”‚     â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚     â”‚
â”‚  â”‚           â”‚                â”‚                      â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚              â”‚                â”‚                            â”‚
â”‚  mprj_io[15:8]               mprj_io[23:16]               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚                â”‚
          GPIO0 Pins        GPIO1 Pins
         (8 bidirectional) (8 bidirectional)
```

### Address Map
| Peripheral | Base Address | Size   | Description                    |
|-----------|--------------|--------|--------------------------------|
| GPIO0     | 0x30000000   | 64KB   | 8-bit GPIO Port 0              |
| GPIO1     | 0x30010000   | 64KB   | 8-bit GPIO Port 1              |

## Directory Structure
```
trial_gpio/
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ README.md -> ../README.md
â”‚   â”œâ”€â”€ register_map.md          # Register definitions
â”‚   â”œâ”€â”€ pad_map.md                # Pin assignments
â”‚   â”œâ”€â”€ integration_notes.md      # Integration details
â”‚   â””â”€â”€ dv/
â”‚       â””â”€â”€ verification_handoff.md
â”œâ”€â”€ verilog/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”‚   â”œâ”€â”€ user_project.v             # Main integration module
â”‚   â”‚   â”œâ”€â”€ user_project_wrapper.v     # Caravel wrapper
â”‚   â”‚   â””â”€â”€ wishbone_bus_splitter.v    # Bus decoder/mux
â”‚   â”œâ”€â”€ dv/
â”‚   â”‚   â””â”€â”€ cocotb/
â”‚   â”‚       â”œâ”€â”€ gpio0_test/
â”‚   â”‚       â”œâ”€â”€ gpio1_test/
â”‚   â”‚       â””â”€â”€ system_integration_test/
â”‚   â””â”€â”€ includes/
â”œâ”€â”€ fw/
â”‚   â”œâ”€â”€ gpio.h                    # GPIO register definitions
â”‚   â””â”€â”€ gpio_test.c               # Firmware test
â”œâ”€â”€ ip/
â”‚   â””â”€â”€ link_IPs.json             # IP integration manifest
â””â”€â”€ openlane/
    â”œâ”€â”€ user_project/
    â””â”€â”€ user_project_wrapper/
```

## Implementation Plan

### Phase 1: Project Setup âœ…
- [x] Copy Caravel template structure
- [x] Create documentation framework
- [x] Initialize README with requirements
- [ ] Create register_map.md
- [ ] Create pad_map.md
- [ ] Create integration_notes.md

### Phase 2: RTL Development
- [ ] Link EF_GPIO8 IP cores using ipm_linker
- [ ] Create user_project with Wishbone bus splitter
- [ ] Integrate GPIO0 and GPIO1 peripherals
- [ ] Create user_project_wrapper
- [ ] Verify against Caravel RTL Acceptance Checklist

### Phase 3: Verification
- [ ] Develop cocotb testbenches for each GPIO
- [ ] Create system integration tests
- [ ] Run caravel-cocotb verification
- [ ] Generate test reports and waveforms

### Phase 4: Documentation
- [ ] Complete all technical documentation
- [ ] Generate final reports
- [ ] Create retrospective analysis

## Next Steps
1. Create detailed register map documentation
2. Define pad assignments for GPIO pins
3. Link EF_GPIO8 IP cores
4. Implement user_project integration module

## References
- [Caravel Documentation](https://caravel-harness.readthedocs.io/)
- [Wishbone B4 Specification](https://opencores.org/howto/wishbone)
- [EF_GPIO8 IP Documentation](See ip/ directory after linking)