

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Mon Aug 17 13:14:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.232|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  532|  532|  532|  532|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  152|  152|        19|          -|          -|     8|    no    |
        | + Loop 1.1  |   16|   16|         2|          -|          -|     8|    no    |
        |- Loop 2     |  224|  224|        28|          -|          -|     8|    no    |
        | + Loop 2.1  |   24|   24|         3|          -|          -|     8|    no    |
        |- Loop 3     |  152|  152|        19|          -|          -|     8|    no    |
        | + Loop 3.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     12|       0|    380|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        5|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    376|    -|
|Register         |        -|      -|     330|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        5|     12|     366|    796|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      3|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |A_V_U    |kernel_A_V    |        1|  0|   0|    0|    64|   32|     1|         2048|
    |B_V_U    |kernel_A_V    |        1|  0|   0|    0|    64|   32|     1|         2048|
    |tmp_V_U  |kernel_tmp_V  |        1|  0|   0|    0|     8|   32|     1|          256|
    |x_V_U    |kernel_tmp_V  |        1|  0|   0|    0|     8|   32|     1|          256|
    |y_V_U    |kernel_tmp_V  |        1|  0|   0|    0|     8|   32|     1|          256|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |              |        5|  0|   0|    0|   152|  160|     5|         4864|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_1_fu_588_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_583_p2    |     *    |      3|  0|  20|          32|          32|
    |t1_V_fu_560_p2         |     *    |      3|  0|  20|          32|          32|
    |t2_V_fu_566_p2         |     *    |      3|  0|  20|          32|          32|
    |add_ln209_fu_593_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln215_fu_549_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln321_1_fu_645_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_fu_487_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln700_1_fu_578_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_fu_572_p2    |     +    |      0|  0|  39|          32|          32|
    |i0_1_fu_604_p2         |     +    |      0|  0|  12|           4|           1|
    |i0_fu_446_p2           |     +    |      0|  0|  12|           4|           1|
    |i_fu_504_p2            |     +    |      0|  0|  12|           4|           1|
    |j0_1_fu_635_p2         |     +    |      0|  0|  12|           4|           1|
    |j0_fu_477_p2           |     +    |      0|  0|  12|           4|           1|
    |j_fu_534_p2            |     +    |      0|  0|  12|           4|           1|
    |icmp_ln25_fu_440_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_471_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln39_fu_498_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln45_fu_528_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln60_fu_598_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln66_fu_629_p2    |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     12|  0| 380|         296|         284|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |A_V_address0        |  21|          4|    6|         24|
    |A_int_V_address0    |  15|          3|    6|         18|
    |B_V_address0        |  21|          4|    6|         24|
    |B_int_V_address0    |  15|          3|    6|         18|
    |ap_NS_fsm           |  85|         17|    1|         17|
    |i011_0_reg_417      |   9|          2|    4|          8|
    |i0_0_reg_359        |   9|          2|    4|          8|
    |i_0_reg_382         |   9|          2|    4|          8|
    |j012_0_reg_429      |   9|          2|    4|          8|
    |j0_0_reg_371        |   9|          2|    4|          8|
    |j_0_reg_406         |   9|          2|    4|          8|
    |tmp_V_address0      |  27|          5|    3|         15|
    |tmp_V_d0            |  21|          4|   32|        128|
    |tmp_int_V_address0  |  15|          3|    3|          9|
    |x_V_address0        |  21|          4|    3|         12|
    |x_int_V_address0    |  15|          3|    3|          9|
    |y_V_address0        |  21|          4|    3|         12|
    |y_V_d0              |  21|          4|   32|        128|
    |y_i_V_reg_393       |   9|          2|   32|         64|
    |y_int_V_address0    |  15|          3|    3|          9|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 376|         75|  163|        535|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |alpha_V_reg_666       |  32|   0|   32|          0|
    |ap_CS_fsm             |  16|   0|   16|          0|
    |beta_V_reg_671        |  32|   0|   32|          0|
    |i011_0_reg_417        |   4|   0|    4|          0|
    |i0_0_reg_359          |   4|   0|    4|          0|
    |i0_1_reg_809          |   4|   0|    4|          0|
    |i0_reg_679            |   4|   0|    4|          0|
    |i_0_reg_382           |   4|   0|    4|          0|
    |i_reg_738             |   4|   0|    4|          0|
    |j012_0_reg_429        |   4|   0|    4|          0|
    |j0_0_reg_371          |   4|   0|    4|          0|
    |j0_1_reg_844          |   4|   0|    4|          0|
    |j0_reg_714            |   4|   0|    4|          0|
    |j_0_reg_406           |   4|   0|    4|          0|
    |j_reg_761             |   4|   0|    4|          0|
    |mul_ln209_1_reg_801   |  32|   0|   32|          0|
    |mul_ln209_reg_796     |  32|   0|   32|          0|
    |t1_V_reg_781          |  32|   0|   32|          0|
    |t2_V_reg_786          |  32|   0|   32|          0|
    |tmp_V_addr_1_reg_748  |   3|   0|    3|          0|
    |y_V_addr_1_reg_753    |   3|   0|    3|          0|
    |y_i_V_reg_393         |  32|   0|   32|          0|
    |zext_ln28_reg_684     |   4|   0|   64|         60|
    |zext_ln321_1_reg_743  |   4|   0|    8|          4|
    |zext_ln321_3_reg_719  |   8|   0|   64|         56|
    |zext_ln321_4_reg_836  |   4|   0|    8|          4|
    |zext_ln321_6_reg_849  |   8|   0|   64|         56|
    |zext_ln321_reg_706    |   4|   0|    8|          4|
    |zext_ln63_reg_814     |   4|   0|   64|         60|
    +----------------------+----+----+-----+-----------+
    |Total                 | 330|   0|  574|        244|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_int_V_address0   | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_ce0        | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_q0         |  in |   32|  ap_memory |  alpha_int_V |     array    |
|beta_int_V_address0    | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_ce0         | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_q0          |  in |   32|  ap_memory |  beta_int_V  |     array    |
|tmp_int_V_address0     | out |    3|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_ce0          | out |    1|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_we0          | out |    1|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_d0           | out |   32|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_q0           |  in |   32|  ap_memory |   tmp_int_V  |     array    |
|A_int_V_address0       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|B_int_V_address0       | out |    6|  ap_memory |    B_int_V   |     array    |
|B_int_V_ce0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_we0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_d0             | out |   32|  ap_memory |    B_int_V   |     array    |
|B_int_V_q0             |  in |   32|  ap_memory |    B_int_V   |     array    |
|x_int_V_address0       | out |    3|  ap_memory |    x_int_V   |     array    |
|x_int_V_ce0            | out |    1|  ap_memory |    x_int_V   |     array    |
|x_int_V_we0            | out |    1|  ap_memory |    x_int_V   |     array    |
|x_int_V_d0             | out |   32|  ap_memory |    x_int_V   |     array    |
|x_int_V_q0             |  in |   32|  ap_memory |    x_int_V   |     array    |
|y_int_V_address0       | out |    3|  ap_memory |    y_int_V   |     array    |
|y_int_V_ce0            | out |    1|  ap_memory |    y_int_V   |     array    |
|y_int_V_we0            | out |    1|  ap_memory |    y_int_V   |     array    |
|y_int_V_d0             | out |   32|  ap_memory |    y_int_V   |     array    |
|y_int_V_q0             |  in |   32|  ap_memory |    y_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

