@W: CL260 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\verilog\top.v":60:2:60:7|Pruning register bit 3 of testState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

