# 3-bit SAR ADC Design

## Overview
This project implements a 3-bit Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) using LTspice. The design demonstrates the fundamental operation of a SAR ADC, converting an analog input voltage into a 3-bit digital output.

## Project Structure

The project consists of the following key components:

*   **`SAR_ADC_3Bit.asc`**: The top-level simulation schematic. This file integrates the comparator, SAR logic, DAC, and sample-and-hold circuits.
*   **`SuccessiveApproximationRegister.asc`**: The digital logic core that controls the successive approximation algorithm. It determines each bit of the digital output sequentially.
*   **`Ideal_3_bit_DAC.asc`**: An ideal 3-bit Digital-to-Analog Converter (DAC) used in the feedback loop to generate the comparison voltage.
*   **`MyComparator.asc`**: The comparator circuit that compares the input voltage with the DAC output.
*   **`SwitchModule.asc`**: Controls the switching operations for the sample-and-hold and capacitor array.

## Requirements
*   **LTspice XVII** (or compatible version) is required to open and simulate the design files.

## Usage
1.  Open **`SAR_ADC_3Bit.asc`** in LTspice.
2.  Run the simulation.
3.  Observe the waveforms to verify the conversion process:
    *   **Vin**: The analog input voltage.
    *   **D0, D1, D2**: The 3-bit digital output.
    *   **Vref**: The reference voltage generated by the DAC.


## Result

[Report ](https://github.com/hminh1012/SAR-ADC-3bit/blob/2eddb414f9fdda0313b40f1112be24e9a2905224/Lab_Report_MixedSignal.pdf)

<img width="1918" height="919" alt="image" src="https://github.com/user-attachments/assets/5bb10593-ab14-4d58-b35c-7a4a5e9b36c4" />


<img width="1918" height="452" alt="image" src="https://github.com/user-attachments/assets/5186a806-ad36-4529-b72b-28e337c306d7" />


<img width="975" height="226" alt="image" src="https://github.com/user-attachments/assets/e3122b25-be84-4523-97bf-f92fcc7064c5" />

