{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603835519629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603835519629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 18:51:59 2020 " "Processing started: Tue Oct 27 18:51:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603835519629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835519629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento-05 -c experimento-05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento-05 -c experimento-05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835519629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603835520176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603835520176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alysson/documents/meusprojetos/logic-circuits/aula 05/somador_subtrator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alysson/documents/meusprojetos/logic-circuits/aula 05/somador_subtrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator " "Found entity 1: somador_subtrator" {  } { { "../Aula 05/somador_subtrator.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/somador_subtrator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835534332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835534332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alysson/documents/meusprojetos/logic-circuits/aula 05/somador_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alysson/documents/meusprojetos/logic-circuits/aula 05/somador_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Found entity 1: somador_completo" {  } { { "../Aula 05/somador_completo.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/somador_completo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835534332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835534332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alysson/documents/meusprojetos/logic-circuits/aula 05/somador_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alysson/documents/meusprojetos/logic-circuits/aula 05/somador_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_4bits " "Found entity 1: somador_4bits" {  } { { "../Aula 05/somador_4bits.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/somador_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835534332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835534332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alysson/documents/meusprojetos/logic-circuits/aula 05/seletor_ic_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alysson/documents/meusprojetos/logic-circuits/aula 05/seletor_ic_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_ic_4bits " "Found entity 1: seletor_ic_4bits" {  } { { "../Aula 05/seletor_ic_4bits.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/seletor_ic_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835534332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835534332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alysson/documents/meusprojetos/logic-circuits/aula 05/igualdade_complemento_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alysson/documents/meusprojetos/logic-circuits/aula 05/igualdade_complemento_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 igualdade_complemento_1 " "Found entity 1: igualdade_complemento_1" {  } { { "../Aula 05/igualdade_complemento_1.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/igualdade_complemento_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835534332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835534332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alysson/documents/meusprojetos/logic-circuits/aula 05/estouro.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alysson/documents/meusprojetos/logic-circuits/aula 05/estouro.v" { { "Info" "ISGN_ENTITY_NAME" "1 estouro " "Found entity 1: estouro" {  } { { "../Aula 05/estouro.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 05/estouro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835534348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835534348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste1.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste1 " "Found entity 1: Mod_Teste1" {  } { { "Mod_Teste1.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 05/Mod_Teste1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835534348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835534348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste2.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste2 " "Found entity 1: Mod_Teste2" {  } { { "Mod_Teste2.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 05/Mod_Teste2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835534348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835534348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste3.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste3 " "Found entity 1: Mod_Teste3" {  } { { "Mod_Teste3.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 05/Mod_Teste3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603835534348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835534348 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting an identifier (\"output\" is a reserved keyword ) Mod_Teste4.v(5) " "Verilog HDL syntax error at Mod_Teste4.v(5) near text: \"output\";  expecting an identifier (\"output\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Mod_Teste4.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 05/Mod_Teste4.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1603835534410 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mod_Teste4 Mod_Teste4.v(1) " "Ignored design unit \"Mod_Teste4\" at Mod_Teste4.v(1) due to previous errors" {  } { { "Mod_Teste4.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 05/Mod_Teste4.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1603835534426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste4.v 0 0 " "Found 0 design units, including 0 entities, in source file mod_teste4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835534426 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603835534942 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 27 18:52:14 2020 " "Processing ended: Tue Oct 27 18:52:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603835534942 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603835534942 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603835534942 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603835534942 ""}
