
BaseStation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000584c  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  080059d4  080059d4  0000d9d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005a44  08005a44  0000da44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005a48  08005a48  0000da48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000002c  20000000  08005a4c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0001c1e8  2000002c  2000002c  0001002c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2001c214  2001c214  0001002c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  0001002c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000760b  00000000  00000000  0001005c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001827  00000000  00000000  00017667  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000240  00000000  00000000  00018e90  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00002f30  00000000  00000000  000190d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00003220  00000000  00000000  0001c000  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      00000082  00000000  00000000  0001f220  2**0
                  CONTENTS, READONLY
 15 .debug_frame  00001c98  00000000  00000000  0001f2a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000020  00000000  00000000  00020f40  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000002c 	.word	0x2000002c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080059bc 	.word	0x080059bc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080059bc 	.word	0x080059bc
 80001c4:	20000030 	.word	0x20000030

080001c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001cc:	4b15      	ldr	r3, [pc, #84]	; (8000224 <SystemInit+0x5c>)
 80001ce:	4a15      	ldr	r2, [pc, #84]	; (8000224 <SystemInit+0x5c>)
 80001d0:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80001d4:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80001d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001dc:	4b12      	ldr	r3, [pc, #72]	; (8000228 <SystemInit+0x60>)
 80001de:	4a12      	ldr	r2, [pc, #72]	; (8000228 <SystemInit+0x60>)
 80001e0:	6812      	ldr	r2, [r2, #0]
 80001e2:	f042 0201 	orr.w	r2, r2, #1
 80001e6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001e8:	4b0f      	ldr	r3, [pc, #60]	; (8000228 <SystemInit+0x60>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001ee:	4a0e      	ldr	r2, [pc, #56]	; (8000228 <SystemInit+0x60>)
 80001f0:	4b0d      	ldr	r3, [pc, #52]	; (8000228 <SystemInit+0x60>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80001f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80001fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80001fe:	4b0a      	ldr	r3, [pc, #40]	; (8000228 <SystemInit+0x60>)
 8000200:	4a0a      	ldr	r2, [pc, #40]	; (800022c <SystemInit+0x64>)
 8000202:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000204:	4b08      	ldr	r3, [pc, #32]	; (8000228 <SystemInit+0x60>)
 8000206:	4a08      	ldr	r2, [pc, #32]	; (8000228 <SystemInit+0x60>)
 8000208:	6812      	ldr	r2, [r2, #0]
 800020a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800020e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000210:	4b05      	ldr	r3, [pc, #20]	; (8000228 <SystemInit+0x60>)
 8000212:	2200      	movs	r2, #0
 8000214:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000216:	f000 f887 	bl	8000328 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800021a:	4b02      	ldr	r3, [pc, #8]	; (8000224 <SystemInit+0x5c>)
 800021c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000220:	609a      	str	r2, [r3, #8]
#endif
}
 8000222:	bd80      	pop	{r7, pc}
 8000224:	e000ed00 	.word	0xe000ed00
 8000228:	40023800 	.word	0x40023800
 800022c:	24003010 	.word	0x24003010

08000230 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000230:	b480      	push	{r7}
 8000232:	b087      	sub	sp, #28
 8000234:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000236:	2300      	movs	r3, #0
 8000238:	613b      	str	r3, [r7, #16]
 800023a:	2300      	movs	r3, #0
 800023c:	617b      	str	r3, [r7, #20]
 800023e:	2302      	movs	r3, #2
 8000240:	60fb      	str	r3, [r7, #12]
 8000242:	2300      	movs	r3, #0
 8000244:	60bb      	str	r3, [r7, #8]
 8000246:	2302      	movs	r3, #2
 8000248:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800024a:	4b32      	ldr	r3, [pc, #200]	; (8000314 <SystemCoreClockUpdate+0xe4>)
 800024c:	689b      	ldr	r3, [r3, #8]
 800024e:	f003 030c 	and.w	r3, r3, #12
 8000252:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000254:	693b      	ldr	r3, [r7, #16]
 8000256:	2b04      	cmp	r3, #4
 8000258:	d007      	beq.n	800026a <SystemCoreClockUpdate+0x3a>
 800025a:	2b08      	cmp	r3, #8
 800025c:	d009      	beq.n	8000272 <SystemCoreClockUpdate+0x42>
 800025e:	2b00      	cmp	r3, #0
 8000260:	d13f      	bne.n	80002e2 <SystemCoreClockUpdate+0xb2>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000262:	4b2d      	ldr	r3, [pc, #180]	; (8000318 <SystemCoreClockUpdate+0xe8>)
 8000264:	4a2d      	ldr	r2, [pc, #180]	; (800031c <SystemCoreClockUpdate+0xec>)
 8000266:	601a      	str	r2, [r3, #0]
      break;
 8000268:	e03f      	b.n	80002ea <SystemCoreClockUpdate+0xba>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800026a:	4b2b      	ldr	r3, [pc, #172]	; (8000318 <SystemCoreClockUpdate+0xe8>)
 800026c:	4a2c      	ldr	r2, [pc, #176]	; (8000320 <SystemCoreClockUpdate+0xf0>)
 800026e:	601a      	str	r2, [r3, #0]
      break;
 8000270:	e03b      	b.n	80002ea <SystemCoreClockUpdate+0xba>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000272:	4b28      	ldr	r3, [pc, #160]	; (8000314 <SystemCoreClockUpdate+0xe4>)
 8000274:	685b      	ldr	r3, [r3, #4]
 8000276:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800027a:	0d9b      	lsrs	r3, r3, #22
 800027c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800027e:	4b25      	ldr	r3, [pc, #148]	; (8000314 <SystemCoreClockUpdate+0xe4>)
 8000280:	685b      	ldr	r3, [r3, #4]
 8000282:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000286:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000288:	68bb      	ldr	r3, [r7, #8]
 800028a:	2b00      	cmp	r3, #0
 800028c:	d00d      	beq.n	80002aa <SystemCoreClockUpdate+0x7a>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800028e:	4a24      	ldr	r2, [pc, #144]	; (8000320 <SystemCoreClockUpdate+0xf0>)
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	fbb2 f2f3 	udiv	r2, r2, r3
 8000296:	4b1f      	ldr	r3, [pc, #124]	; (8000314 <SystemCoreClockUpdate+0xe4>)
 8000298:	6859      	ldr	r1, [r3, #4]
 800029a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800029e:	400b      	ands	r3, r1
 80002a0:	099b      	lsrs	r3, r3, #6
 80002a2:	fb03 f302 	mul.w	r3, r3, r2
 80002a6:	617b      	str	r3, [r7, #20]
 80002a8:	e00c      	b.n	80002c4 <SystemCoreClockUpdate+0x94>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80002aa:	4a1c      	ldr	r2, [pc, #112]	; (800031c <SystemCoreClockUpdate+0xec>)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80002b2:	4b18      	ldr	r3, [pc, #96]	; (8000314 <SystemCoreClockUpdate+0xe4>)
 80002b4:	6859      	ldr	r1, [r3, #4]
 80002b6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80002ba:	400b      	ands	r3, r1
 80002bc:	099b      	lsrs	r3, r3, #6
 80002be:	fb03 f302 	mul.w	r3, r3, r2
 80002c2:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80002c4:	4b13      	ldr	r3, [pc, #76]	; (8000314 <SystemCoreClockUpdate+0xe4>)
 80002c6:	685b      	ldr	r3, [r3, #4]
 80002c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80002cc:	0c1b      	lsrs	r3, r3, #16
 80002ce:	3301      	adds	r3, #1
 80002d0:	005b      	lsls	r3, r3, #1
 80002d2:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80002d4:	697a      	ldr	r2, [r7, #20]
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80002dc:	4b0e      	ldr	r3, [pc, #56]	; (8000318 <SystemCoreClockUpdate+0xe8>)
 80002de:	601a      	str	r2, [r3, #0]
      break;
 80002e0:	e003      	b.n	80002ea <SystemCoreClockUpdate+0xba>
    default:
      SystemCoreClock = HSI_VALUE;
 80002e2:	4b0d      	ldr	r3, [pc, #52]	; (8000318 <SystemCoreClockUpdate+0xe8>)
 80002e4:	4a0d      	ldr	r2, [pc, #52]	; (800031c <SystemCoreClockUpdate+0xec>)
 80002e6:	601a      	str	r2, [r3, #0]
      break;
 80002e8:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80002ea:	4b0a      	ldr	r3, [pc, #40]	; (8000314 <SystemCoreClockUpdate+0xe4>)
 80002ec:	689b      	ldr	r3, [r3, #8]
 80002ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80002f2:	091b      	lsrs	r3, r3, #4
 80002f4:	4a0b      	ldr	r2, [pc, #44]	; (8000324 <SystemCoreClockUpdate+0xf4>)
 80002f6:	5cd3      	ldrb	r3, [r2, r3]
 80002f8:	b2db      	uxtb	r3, r3
 80002fa:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80002fc:	4b06      	ldr	r3, [pc, #24]	; (8000318 <SystemCoreClockUpdate+0xe8>)
 80002fe:	681a      	ldr	r2, [r3, #0]
 8000300:	693b      	ldr	r3, [r7, #16]
 8000302:	40da      	lsrs	r2, r3
 8000304:	4b04      	ldr	r3, [pc, #16]	; (8000318 <SystemCoreClockUpdate+0xe8>)
 8000306:	601a      	str	r2, [r3, #0]
}
 8000308:	371c      	adds	r7, #28
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	40023800 	.word	0x40023800
 8000318:	20000000 	.word	0x20000000
 800031c:	00f42400 	.word	0x00f42400
 8000320:	01312d00 	.word	0x01312d00
 8000324:	20000004 	.word	0x20000004

08000328 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800032e:	2300      	movs	r3, #0
 8000330:	607b      	str	r3, [r7, #4]
 8000332:	2300      	movs	r3, #0
 8000334:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000336:	4b35      	ldr	r3, [pc, #212]	; (800040c <SetSysClock+0xe4>)
 8000338:	4a34      	ldr	r2, [pc, #208]	; (800040c <SetSysClock+0xe4>)
 800033a:	6812      	ldr	r2, [r2, #0]
 800033c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000340:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000342:	4b32      	ldr	r3, [pc, #200]	; (800040c <SetSysClock+0xe4>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800034a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	3301      	adds	r3, #1
 8000350:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000352:	683b      	ldr	r3, [r7, #0]
 8000354:	2b00      	cmp	r3, #0
 8000356:	d103      	bne.n	8000360 <SetSysClock+0x38>
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800035e:	d1f0      	bne.n	8000342 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000360:	4b2a      	ldr	r3, [pc, #168]	; (800040c <SetSysClock+0xe4>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000368:	2b00      	cmp	r3, #0
 800036a:	d002      	beq.n	8000372 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800036c:	2301      	movs	r3, #1
 800036e:	603b      	str	r3, [r7, #0]
 8000370:	e001      	b.n	8000376 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000372:	2300      	movs	r3, #0
 8000374:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000376:	683b      	ldr	r3, [r7, #0]
 8000378:	2b01      	cmp	r3, #1
 800037a:	d142      	bne.n	8000402 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800037c:	4b23      	ldr	r3, [pc, #140]	; (800040c <SetSysClock+0xe4>)
 800037e:	4a23      	ldr	r2, [pc, #140]	; (800040c <SetSysClock+0xe4>)
 8000380:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000382:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000386:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000388:	4b21      	ldr	r3, [pc, #132]	; (8000410 <SetSysClock+0xe8>)
 800038a:	4a21      	ldr	r2, [pc, #132]	; (8000410 <SetSysClock+0xe8>)
 800038c:	6812      	ldr	r2, [r2, #0]
 800038e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8000392:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000394:	4b1d      	ldr	r3, [pc, #116]	; (800040c <SetSysClock+0xe4>)
 8000396:	4a1d      	ldr	r2, [pc, #116]	; (800040c <SetSysClock+0xe4>)
 8000398:	6892      	ldr	r2, [r2, #8]
 800039a:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800039c:	4b1b      	ldr	r3, [pc, #108]	; (800040c <SetSysClock+0xe4>)
 800039e:	4a1b      	ldr	r2, [pc, #108]	; (800040c <SetSysClock+0xe4>)
 80003a0:	6892      	ldr	r2, [r2, #8]
 80003a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80003a6:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80003a8:	4b18      	ldr	r3, [pc, #96]	; (800040c <SetSysClock+0xe4>)
 80003aa:	4a18      	ldr	r2, [pc, #96]	; (800040c <SetSysClock+0xe4>)
 80003ac:	6892      	ldr	r2, [r2, #8]
 80003ae:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 80003b2:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80003b4:	4b15      	ldr	r3, [pc, #84]	; (800040c <SetSysClock+0xe4>)
 80003b6:	4a17      	ldr	r2, [pc, #92]	; (8000414 <SetSysClock+0xec>)
 80003b8:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80003ba:	4b14      	ldr	r3, [pc, #80]	; (800040c <SetSysClock+0xe4>)
 80003bc:	4a13      	ldr	r2, [pc, #76]	; (800040c <SetSysClock+0xe4>)
 80003be:	6812      	ldr	r2, [r2, #0]
 80003c0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80003c4:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80003c6:	bf00      	nop
 80003c8:	4b10      	ldr	r3, [pc, #64]	; (800040c <SetSysClock+0xe4>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d0f9      	beq.n	80003c8 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80003d4:	4b10      	ldr	r3, [pc, #64]	; (8000418 <SetSysClock+0xf0>)
 80003d6:	f240 7205 	movw	r2, #1797	; 0x705
 80003da:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80003dc:	4b0b      	ldr	r3, [pc, #44]	; (800040c <SetSysClock+0xe4>)
 80003de:	4a0b      	ldr	r2, [pc, #44]	; (800040c <SetSysClock+0xe4>)
 80003e0:	6892      	ldr	r2, [r2, #8]
 80003e2:	f022 0203 	bic.w	r2, r2, #3
 80003e6:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80003e8:	4b08      	ldr	r3, [pc, #32]	; (800040c <SetSysClock+0xe4>)
 80003ea:	4a08      	ldr	r2, [pc, #32]	; (800040c <SetSysClock+0xe4>)
 80003ec:	6892      	ldr	r2, [r2, #8]
 80003ee:	f042 0202 	orr.w	r2, r2, #2
 80003f2:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80003f4:	bf00      	nop
 80003f6:	4b05      	ldr	r3, [pc, #20]	; (800040c <SetSysClock+0xe4>)
 80003f8:	689b      	ldr	r3, [r3, #8]
 80003fa:	f003 030c 	and.w	r3, r3, #12
 80003fe:	2b08      	cmp	r3, #8
 8000400:	d1f9      	bne.n	80003f6 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000402:	370c      	adds	r7, #12
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr
 800040c:	40023800 	.word	0x40023800
 8000410:	40007000 	.word	0x40007000
 8000414:	07405414 	.word	0x07405414
 8000418:	40023c00 	.word	0x40023c00

0800041c <swTimerInit>:
 * Initialize SW Timer
 *		* timerPeriod: 			Period before timer goes off
 *   	* repeat:				Should timer be reset after it expires
 *    	* pxCallbackFunction: 	Function called when timer expires
 *********************************************************************************************/
TimerHandle_t swTimerInit( uint16_t timer_period, UBaseType_t repeat, TimerCallbackFunction_t pxCallbackFunction ) {
 800041c:	b580      	push	{r7, lr}
 800041e:	b088      	sub	sp, #32
 8000420:	af02      	add	r7, sp, #8
 8000422:	4603      	mov	r3, r0
 8000424:	60b9      	str	r1, [r7, #8]
 8000426:	607a      	str	r2, [r7, #4]
 8000428:	81fb      	strh	r3, [r7, #14]

	// Convert period in milliseconds to tick counts
	TickType_t timer_tick = timer_period * ( 1 / portTICK_PERIOD_MS);
 800042a:	89fb      	ldrh	r3, [r7, #14]
 800042c:	617b      	str	r3, [r7, #20]

	// Create timer
	// Note that pvTimerID is set to NULL so that if the same callback function is assigned to more than one timer it can't tell between them
	TimerHandle_t handle = xTimerCreate("", timer_tick, repeat, NULL, pxCallbackFunction);
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	9300      	str	r3, [sp, #0]
 8000432:	4806      	ldr	r0, [pc, #24]	; (800044c <swTimerInit+0x30>)
 8000434:	6979      	ldr	r1, [r7, #20]
 8000436:	68ba      	ldr	r2, [r7, #8]
 8000438:	2300      	movs	r3, #0
 800043a:	f002 f9ff 	bl	800283c <xTimerCreate>
 800043e:	6138      	str	r0, [r7, #16]

	return handle;
 8000440:	693b      	ldr	r3, [r7, #16]
}
 8000442:	4618      	mov	r0, r3
 8000444:	3718      	adds	r7, #24
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	080059d4 	.word	0x080059d4

08000450 <swTimerStart>:
/*********************************************************************************************
 * Start SW Timer
 * 		* handle:				Pointer to the timer created using swTimerInit
 * 		* timeWait:				Blocking time until timer starts (can be set to 0)
 *********************************************************************************************/
uint8_t swTimerStart( TimerHandle_t handle, uint8_t timeWait ) {
 8000450:	b580      	push	{r7, lr}
 8000452:	b086      	sub	sp, #24
 8000454:	af02      	add	r7, sp, #8
 8000456:	6078      	str	r0, [r7, #4]
 8000458:	460b      	mov	r3, r1
 800045a:	70fb      	strb	r3, [r7, #3]

	// If handle is NULL, timer was never properly created
	if( handle == NULL ) {
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	2b00      	cmp	r3, #0
 8000460:	d101      	bne.n	8000466 <swTimerStart+0x16>
		return FAILURE;
 8000462:	2300      	movs	r3, #0
 8000464:	e012      	b.n	800048c <swTimerStart+0x3c>
	}

	// Convert period in milliseconds to wait to tick counts
	TickType_t tickWait = timeWait * (1 / portTICK_PERIOD_MS);
 8000466:	78fb      	ldrb	r3, [r7, #3]
 8000468:	60fb      	str	r3, [r7, #12]
	if( xTimerStart(handle, tickWait) != pdPASS ) {
 800046a:	f003 f965 	bl	8003738 <xTaskGetTickCount>
 800046e:	4603      	mov	r3, r0
 8000470:	68fa      	ldr	r2, [r7, #12]
 8000472:	9200      	str	r2, [sp, #0]
 8000474:	6878      	ldr	r0, [r7, #4]
 8000476:	2101      	movs	r1, #1
 8000478:	461a      	mov	r2, r3
 800047a:	2300      	movs	r3, #0
 800047c:	f002 fa0e 	bl	800289c <xTimerGenericCommand>
 8000480:	4603      	mov	r3, r0
 8000482:	2b01      	cmp	r3, #1
 8000484:	d001      	beq.n	800048a <swTimerStart+0x3a>
		return FAILURE;
 8000486:	2300      	movs	r3, #0
 8000488:	e000      	b.n	800048c <swTimerStart+0x3c>
	}

	return SUCCESS;
 800048a:	2301      	movs	r3, #1
}
 800048c:	4618      	mov	r0, r3
 800048e:	3710      	adds	r7, #16
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}

08000494 <swTimerStop>:

/*********************************************************************************************
 * Stop SW Timer
 * 		* handle:				Pointer to the timer created using swTimerInit
 *********************************************************************************************/
uint8_t swTimerStop( TimerHandle_t handle ) {
 8000494:	b580      	push	{r7, lr}
 8000496:	b084      	sub	sp, #16
 8000498:	af02      	add	r7, sp, #8
 800049a:	6078      	str	r0, [r7, #4]

	// If handle is NULL, timer was never properly created
	if( handle == NULL ) {
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d101      	bne.n	80004a6 <swTimerStop+0x12>
		return FAILURE;
 80004a2:	2300      	movs	r3, #0
 80004a4:	e00d      	b.n	80004c2 <swTimerStop+0x2e>
	}

	if( xTimerStop(handle, 0) != pdPASS ) {
 80004a6:	2300      	movs	r3, #0
 80004a8:	9300      	str	r3, [sp, #0]
 80004aa:	6878      	ldr	r0, [r7, #4]
 80004ac:	2103      	movs	r1, #3
 80004ae:	2200      	movs	r2, #0
 80004b0:	2300      	movs	r3, #0
 80004b2:	f002 f9f3 	bl	800289c <xTimerGenericCommand>
 80004b6:	4603      	mov	r3, r0
 80004b8:	2b01      	cmp	r3, #1
 80004ba:	d001      	beq.n	80004c0 <swTimerStop+0x2c>
		return FAILURE;
 80004bc:	2300      	movs	r3, #0
 80004be:	e000      	b.n	80004c2 <swTimerStop+0x2e>
	}

	return SUCCESS;
 80004c0:	2301      	movs	r3, #1
}
 80004c2:	4618      	mov	r0, r3
 80004c4:	3708      	adds	r7, #8
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop

080004cc <swIsTimerActive>:

/*********************************************************************************************
 * Check if SW Timer is active
 * 		* handle:				Pointer to the timer created using swTimerInit
 *********************************************************************************************/
uint8_t swIsTimerActive( TimerHandle_t handle ) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]

	if( xTimerIsTimerActive( handle ) != pdPASS ) {
 80004d4:	6878      	ldr	r0, [r7, #4]
 80004d6:	f002 fc33 	bl	8002d40 <xTimerIsTimerActive>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b01      	cmp	r3, #1
 80004de:	d001      	beq.n	80004e4 <swIsTimerActive+0x18>
		return FAILURE;
 80004e0:	2300      	movs	r3, #0
 80004e2:	e000      	b.n	80004e6 <swIsTimerActive+0x1a>
	}

	return SUCCESS;
 80004e4:	2301      	movs	r3, #1
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	3708      	adds	r7, #8
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop

080004f0 <prvDelayCallback>:


/*********************************************************************************************
 * Local timer callback function
 *********************************************************************************************/
void prvDelayCallback( TimerHandle_t pxTimer ) {
 80004f0:	b480      	push	{r7}
 80004f2:	b083      	sub	sp, #12
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
	delay_done = TRUE;
 80004f8:	4b03      	ldr	r3, [pc, #12]	; (8000508 <prvDelayCallback+0x18>)
 80004fa:	2201      	movs	r2, #1
 80004fc:	701a      	strb	r2, [r3, #0]
}
 80004fe:	370c      	adds	r7, #12
 8000500:	46bd      	mov	sp, r7
 8000502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000506:	4770      	bx	lr
 8000508:	2001c1bc 	.word	0x2001c1bc

0800050c <swDelay>:


/*********************************************************************************************
 * Delay for given amount of time (in ms)
 *********************************************************************************************/
uint8_t swDelay( uint16_t delay_time ) {
 800050c:	b580      	push	{r7, lr}
 800050e:	b084      	sub	sp, #16
 8000510:	af00      	add	r7, sp, #0
 8000512:	4603      	mov	r3, r0
 8000514:	80fb      	strh	r3, [r7, #6]

	// Set global false
	delay_done = FALSE;
 8000516:	4b0e      	ldr	r3, [pc, #56]	; (8000550 <swDelay+0x44>)
 8000518:	2200      	movs	r2, #0
 800051a:	701a      	strb	r2, [r3, #0]

	// Create and start local swTimer
	TimerHandle_t delay = swTimerInit( delay_time, NO_REPEAT, prvDelayCallback );
 800051c:	88fb      	ldrh	r3, [r7, #6]
 800051e:	4618      	mov	r0, r3
 8000520:	2100      	movs	r1, #0
 8000522:	4a0c      	ldr	r2, [pc, #48]	; (8000554 <swDelay+0x48>)
 8000524:	f7ff ff7a 	bl	800041c <swTimerInit>
 8000528:	60f8      	str	r0, [r7, #12]
	if( !swTimerStart( delay, 0 ) ) {
 800052a:	68f8      	ldr	r0, [r7, #12]
 800052c:	2100      	movs	r1, #0
 800052e:	f7ff ff8f 	bl	8000450 <swTimerStart>
 8000532:	4603      	mov	r3, r0
 8000534:	2b00      	cmp	r3, #0
 8000536:	d101      	bne.n	800053c <swDelay+0x30>
		return FAILURE;
 8000538:	2300      	movs	r3, #0
 800053a:	e005      	b.n	8000548 <swDelay+0x3c>
	}

	// Wait until timer completes
	while( !delay_done );
 800053c:	bf00      	nop
 800053e:	4b04      	ldr	r3, [pc, #16]	; (8000550 <swDelay+0x44>)
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d0fb      	beq.n	800053e <swDelay+0x32>

	return SUCCESS;
 8000546:	2301      	movs	r3, #1
}
 8000548:	4618      	mov	r0, r3
 800054a:	3710      	adds	r7, #16
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	2001c1bc 	.word	0x2001c1bc
 8000554:	080004f1 	.word	0x080004f1

08000558 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
}
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr

08000564 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000568:	e7fe      	b.n	8000568 <HardFault_Handler+0x4>
 800056a:	bf00      	nop

0800056c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000570:	e7fe      	b.n	8000570 <MemManage_Handler+0x4>
 8000572:	bf00      	nop

08000574 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000578:	e7fe      	b.n	8000578 <BusFault_Handler+0x4>
 800057a:	bf00      	nop

0800057c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000580:	e7fe      	b.n	8000580 <UsageFault_Handler+0x4>
 8000582:	bf00      	nop

08000584 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
}
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr

08000590 <sendPacket>:
 * %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */

/*********************************************************************************************
 * Base function to send all packets (or strings to setup WiFi module)
 *********************************************************************************************/
uint8_t sendPacket( char* packet, uint8_t length ) {
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	460b      	mov	r3, r1
 800059a:	70fb      	strb	r3, [r7, #3]
	int i;
	for( i=0; i < length; i++ ) {
 800059c:	2300      	movs	r3, #0
 800059e:	60fb      	str	r3, [r7, #12]
 80005a0:	e013      	b.n	80005ca <sendPacket+0x3a>
		// Wait for data register to be empty before adding the next char
		while( !(WIFI_USART->SR & 0x00000040) );
 80005a2:	bf00      	nop
 80005a4:	4b19      	ldr	r3, [pc, #100]	; (800060c <sendPacket+0x7c>)
 80005a6:	881b      	ldrh	r3, [r3, #0]
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d0f8      	beq.n	80005a4 <sendPacket+0x14>

		// Put into TX register
		USART_SendData( WIFI_USART, *packet );
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	4815      	ldr	r0, [pc, #84]	; (800060c <sendPacket+0x7c>)
 80005b8:	4619      	mov	r1, r3
 80005ba:	f000 fe33 	bl	8001224 <USART_SendData>
		packet++;
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	3301      	adds	r3, #1
 80005c2:	607b      	str	r3, [r7, #4]
/*********************************************************************************************
 * Base function to send all packets (or strings to setup WiFi module)
 *********************************************************************************************/
uint8_t sendPacket( char* packet, uint8_t length ) {
	int i;
	for( i=0; i < length; i++ ) {
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	3301      	adds	r3, #1
 80005c8:	60fb      	str	r3, [r7, #12]
 80005ca:	78fa      	ldrb	r2, [r7, #3]
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	429a      	cmp	r2, r3
 80005d0:	dce7      	bgt.n	80005a2 <sendPacket+0x12>
		USART_SendData( WIFI_USART, *packet );
		packet++;
	}

	// WiFi module expects \r\n at the end of every string
	while( !(WIFI_USART->SR & 0x00000040) );
 80005d2:	bf00      	nop
 80005d4:	4b0d      	ldr	r3, [pc, #52]	; (800060c <sendPacket+0x7c>)
 80005d6:	881b      	ldrh	r3, [r3, #0]
 80005d8:	b29b      	uxth	r3, r3
 80005da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d0f8      	beq.n	80005d4 <sendPacket+0x44>
	USART_SendData( WIFI_USART, '\r' );
 80005e2:	480a      	ldr	r0, [pc, #40]	; (800060c <sendPacket+0x7c>)
 80005e4:	210d      	movs	r1, #13
 80005e6:	f000 fe1d 	bl	8001224 <USART_SendData>

	while( !(WIFI_USART->SR & 0x00000040) );
 80005ea:	bf00      	nop
 80005ec:	4b07      	ldr	r3, [pc, #28]	; (800060c <sendPacket+0x7c>)
 80005ee:	881b      	ldrh	r3, [r3, #0]
 80005f0:	b29b      	uxth	r3, r3
 80005f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d0f8      	beq.n	80005ec <sendPacket+0x5c>
	USART_SendData( WIFI_USART, '\n' );
 80005fa:	4804      	ldr	r0, [pc, #16]	; (800060c <sendPacket+0x7c>)
 80005fc:	210a      	movs	r1, #10
 80005fe:	f000 fe11 	bl	8001224 <USART_SendData>

	return SUCCESS;
 8000602:	2301      	movs	r3, #1
}
 8000604:	4618      	mov	r0, r3
 8000606:	3710      	adds	r7, #16
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40004800 	.word	0x40004800

08000610 <sendAck>:


/*********************************************************************************************
 * Send Ack
 *********************************************************************************************/
uint8_t sendAck( Header* header, uint8_t success ) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	460b      	mov	r3, r1
 800061a:	70fb      	strb	r3, [r7, #3]

	// Fill Ack struct
	Ack* ack = pvPortMalloc( sizeof(Ack) );
 800061c:	2001      	movs	r0, #1
 800061e:	f004 ffb1 	bl	8005584 <pvPortMalloc>
 8000622:	61f8      	str	r0, [r7, #28]
	ack->success = success;
 8000624:	69fb      	ldr	r3, [r7, #28]
 8000626:	78fa      	ldrb	r2, [r7, #3]
 8000628:	701a      	strb	r2, [r3, #0]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + ACK_LENGTH);
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2206      	movs	r2, #6
 800062e:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	61bb      	str	r3, [r7, #24]
	char* ack_char = (char*) ack;
 8000634:	69fb      	ldr	r3, [r7, #28]
 8000636:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* ack_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 8000638:	2001      	movs	r0, #1
 800063a:	f004 ffa3 	bl	8005584 <pvPortMalloc>
 800063e:	6138      	str	r0, [r7, #16]
	pack( ack_packet, header_char, 0 );
 8000640:	6938      	ldr	r0, [r7, #16]
 8000642:	69b9      	ldr	r1, [r7, #24]
 8000644:	2200      	movs	r2, #0
 8000646:	f000 f90f 	bl	8000868 <pack>
	pack( ack_packet, ack_char, HEADER_LENGTH );
 800064a:	6938      	ldr	r0, [r7, #16]
 800064c:	6979      	ldr	r1, [r7, #20]
 800064e:	2205      	movs	r2, #5
 8000650:	f000 f90a 	bl	8000868 <pack>

	// Send packet
	sendPacket( "AT+CIPSEND=6", 12 );
 8000654:	480e      	ldr	r0, [pc, #56]	; (8000690 <sendAck+0x80>)
 8000656:	210c      	movs	r1, #12
 8000658:	f7ff ff9a 	bl	8000590 <sendPacket>
	while(received_string[0] != 'O');
 800065c:	bf00      	nop
 800065e:	4b0d      	ldr	r3, [pc, #52]	; (8000694 <sendAck+0x84>)
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	b2db      	uxtb	r3, r3
 8000664:	2b4f      	cmp	r3, #79	; 0x4f
 8000666:	d1fa      	bne.n	800065e <sendAck+0x4e>
	uint8_t result = sendPacket( ack_packet, header->length );
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	791b      	ldrb	r3, [r3, #4]
 800066c:	6938      	ldr	r0, [r7, #16]
 800066e:	4619      	mov	r1, r3
 8000670:	f7ff ff8e 	bl	8000590 <sendPacket>
 8000674:	4603      	mov	r3, r0
 8000676:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(ack);
 8000678:	69f8      	ldr	r0, [r7, #28]
 800067a:	f005 f81b 	bl	80056b4 <vPortFree>
	vPortFree(ack_packet);
 800067e:	6938      	ldr	r0, [r7, #16]
 8000680:	f005 f818 	bl	80056b4 <vPortFree>

	return result;
 8000684:	7bfb      	ldrb	r3, [r7, #15]
}
 8000686:	4618      	mov	r0, r3
 8000688:	3720      	adds	r7, #32
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	080059d8 	.word	0x080059d8
 8000694:	2001c204 	.word	0x2001c204

08000698 <sendPing>:


/*********************************************************************************************
 * Send Ping
 *********************************************************************************************/
uint8_t sendPing( Header* header ) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b086      	sub	sp, #24
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + PING_LENGTH);
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	2205      	movs	r2, #5
 80006a4:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* ping_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 80006aa:	2001      	movs	r0, #1
 80006ac:	f004 ff6a 	bl	8005584 <pvPortMalloc>
 80006b0:	6138      	str	r0, [r7, #16]
	pack( ping_packet, header_char, 0 );
 80006b2:	6938      	ldr	r0, [r7, #16]
 80006b4:	6979      	ldr	r1, [r7, #20]
 80006b6:	2200      	movs	r2, #0
 80006b8:	f000 f8d6 	bl	8000868 <pack>

	// Send packet
	sendPacket( "AT+CIPSEND=5", 12 );
 80006bc:	480c      	ldr	r0, [pc, #48]	; (80006f0 <sendPing+0x58>)
 80006be:	210c      	movs	r1, #12
 80006c0:	f7ff ff66 	bl	8000590 <sendPacket>
	while(received_string[0] != 'O');
 80006c4:	bf00      	nop
 80006c6:	4b0b      	ldr	r3, [pc, #44]	; (80006f4 <sendPing+0x5c>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	2b4f      	cmp	r3, #79	; 0x4f
 80006ce:	d1fa      	bne.n	80006c6 <sendPing+0x2e>
	uint8_t result = sendPacket( ping_packet, header->length );
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	791b      	ldrb	r3, [r3, #4]
 80006d4:	6938      	ldr	r0, [r7, #16]
 80006d6:	4619      	mov	r1, r3
 80006d8:	f7ff ff5a 	bl	8000590 <sendPacket>
 80006dc:	4603      	mov	r3, r0
 80006de:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(ping_packet);
 80006e0:	6938      	ldr	r0, [r7, #16]
 80006e2:	f004 ffe7 	bl	80056b4 <vPortFree>

	return result;
 80006e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	3718      	adds	r7, #24
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	080059e8 	.word	0x080059e8
 80006f4:	2001c204 	.word	0x2001c204

080006f8 <handlePacket>:
 * %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */

/*********************************************************************************************
 * Base function to handle all packets
 *********************************************************************************************/
PacketResult handlePacket( char* packet ) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b086      	sub	sp, #24
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]

	// Extract the header
	Header* header = pvPortMalloc( sizeof(Header) );
 8000700:	2005      	movs	r0, #5
 8000702:	f004 ff3f 	bl	8005584 <pvPortMalloc>
 8000706:	6178      	str	r0, [r7, #20]
	char* header_char = (char*) header;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	613b      	str	r3, [r7, #16]
	unpack( packet, header_char, 0 );
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	6939      	ldr	r1, [r7, #16]
 8000710:	2200      	movs	r2, #0
 8000712:	f000 f8cb 	bl	80008ac <unpack>

	// Convert string back to Header struct
	header = (Header*) header_char;
 8000716:	693b      	ldr	r3, [r7, #16]
 8000718:	617b      	str	r3, [r7, #20]

	// Create packet result struct
	PacketResult packet_result;
	packet_result.type = header->type;
 800071a:	697b      	ldr	r3, [r7, #20]
 800071c:	78db      	ldrb	r3, [r3, #3]
 800071e:	723b      	strb	r3, [r7, #8]

	// Sort by mode of operation
	if( (header->mode == allModes) || (header->mode == my_mode ) ) {
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	789b      	ldrb	r3, [r3, #2]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d005      	beq.n	8000734 <handlePacket+0x3c>
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	789a      	ldrb	r2, [r3, #2]
 800072c:	4b27      	ldr	r3, [pc, #156]	; (80007cc <handlePacket+0xd4>)
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	429a      	cmp	r2, r3
 8000732:	d139      	bne.n	80007a8 <handlePacket+0xb0>

		// Based on packet type, call the correct handle function
		switch( header->type ) {
 8000734:	697b      	ldr	r3, [r7, #20]
 8000736:	78db      	ldrb	r3, [r3, #3]
 8000738:	2b06      	cmp	r3, #6
 800073a:	d81f      	bhi.n	800077c <handlePacket+0x84>
 800073c:	a201      	add	r2, pc, #4	; (adr r2, 8000744 <handlePacket+0x4c>)
 800073e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000742:	bf00      	nop
 8000744:	08000761 	.word	0x08000761
 8000748:	0800076f 	.word	0x0800076f
 800074c:	0800077d 	.word	0x0800077d
 8000750:	0800077d 	.word	0x0800077d
 8000754:	0800077d 	.word	0x0800077d
 8000758:	080007a5 	.word	0x080007a5
 800075c:	080007a5 	.word	0x080007a5
			case ack:
				packet_result.result = handleAck( header, packet );
 8000760:	6978      	ldr	r0, [r7, #20]
 8000762:	6879      	ldr	r1, [r7, #4]
 8000764:	f000 f834 	bl	80007d0 <handleAck>
 8000768:	4603      	mov	r3, r0
 800076a:	727b      	strb	r3, [r7, #9]
				break;
 800076c:	e01b      	b.n	80007a6 <handlePacket+0xae>
			case ping:
				packet_result.result = handlePing( header, packet );
 800076e:	6978      	ldr	r0, [r7, #20]
 8000770:	6879      	ldr	r1, [r7, #4]
 8000772:	f000 f84b 	bl	800080c <handlePing>
 8000776:	4603      	mov	r3, r0
 8000778:	727b      	strb	r3, [r7, #9]
				break;
 800077a:	e014      	b.n	80007a6 <handlePacket+0xae>
			case powerConsumption:
				// TODO: Add handler
				break;
			default:
				// If there is no handle function, send back negative Ack
				header->dest = header->addr;
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	785a      	ldrb	r2, [r3, #1]
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	701a      	strb	r2, [r3, #0]
				header->addr = MY_ADDR;
 8000784:	697b      	ldr	r3, [r7, #20]
 8000786:	2201      	movs	r2, #1
 8000788:	705a      	strb	r2, [r3, #1]
				header->mode = allModes;
 800078a:	697b      	ldr	r3, [r7, #20]
 800078c:	2200      	movs	r2, #0
 800078e:	709a      	strb	r2, [r3, #2]
				header->type = ack;
 8000790:	697b      	ldr	r3, [r7, #20]
 8000792:	2200      	movs	r2, #0
 8000794:	70da      	strb	r2, [r3, #3]
				sendAck( header, FAILURE );
 8000796:	6978      	ldr	r0, [r7, #20]
 8000798:	2100      	movs	r1, #0
 800079a:	f7ff ff39 	bl	8000610 <sendAck>
				packet_result.result = FAILURE;
 800079e:	2300      	movs	r3, #0
 80007a0:	727b      	strb	r3, [r7, #9]
				break;
 80007a2:	e000      	b.n	80007a6 <handlePacket+0xae>
			case ping:
				packet_result.result = handlePing( header, packet );
				break;
			case setMode:
				// TODO: Add handler
				break;
 80007a4:	bf00      	nop
				header->type = ack;
				sendAck( header, FAILURE );
				packet_result.result = FAILURE;
				break;
		}
	} else {
 80007a6:	e001      	b.n	80007ac <handlePacket+0xb4>
		packet_result.result = WRONG_MODE;
 80007a8:	2302      	movs	r3, #2
 80007aa:	727b      	strb	r3, [r7, #9]
	}

	// Free variables
	vPortFree( header );
 80007ac:	6978      	ldr	r0, [r7, #20]
 80007ae:	f004 ff81 	bl	80056b4 <vPortFree>

	return packet_result;
 80007b2:	893b      	ldrh	r3, [r7, #8]
 80007b4:	81bb      	strh	r3, [r7, #12]
 80007b6:	2300      	movs	r3, #0
 80007b8:	7b3a      	ldrb	r2, [r7, #12]
 80007ba:	f362 0307 	bfi	r3, r2, #0, #8
 80007be:	7b7a      	ldrb	r2, [r7, #13]
 80007c0:	f362 230f 	bfi	r3, r2, #8, #8
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	3718      	adds	r7, #24
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	2001c1fa 	.word	0x2001c1fa

080007d0 <handleAck>:


/*********************************************************************************************
 * Handle Ack
 *********************************************************************************************/
uint8_t handleAck( Header* header, char* packet ) {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b086      	sub	sp, #24
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	Ack* ack = pvPortMalloc( sizeof(Ack) );
 80007da:	2001      	movs	r0, #1
 80007dc:	f004 fed2 	bl	8005584 <pvPortMalloc>
 80007e0:	6178      	str	r0, [r7, #20]
	char* ack_char = (char*) ack;
 80007e2:	697b      	ldr	r3, [r7, #20]
 80007e4:	613b      	str	r3, [r7, #16]
	unpack( packet, ack_char, HEADER_LENGTH );
 80007e6:	6838      	ldr	r0, [r7, #0]
 80007e8:	6939      	ldr	r1, [r7, #16]
 80007ea:	2205      	movs	r2, #5
 80007ec:	f000 f85e 	bl	80008ac <unpack>

	// Convert string back to Ack struct
	ack = (Ack*) ack_char;
 80007f0:	693b      	ldr	r3, [r7, #16]
 80007f2:	617b      	str	r3, [r7, #20]

	// Indicate success or failure from packet
	uint8_t result = ack->success;
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree( ack );
 80007fa:	6978      	ldr	r0, [r7, #20]
 80007fc:	f004 ff5a 	bl	80056b4 <vPortFree>

	return result;
 8000800:	7bfb      	ldrb	r3, [r7, #15]
}
 8000802:	4618      	mov	r0, r3
 8000804:	3718      	adds	r7, #24
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop

0800080c <handlePing>:


/*********************************************************************************************
 * Handle Ping
 *********************************************************************************************/
uint8_t handlePing( Header* header, char* packet ) {
 800080c:	b580      	push	{r7, lr}
 800080e:	b086      	sub	sp, #24
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
 8000814:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	Ping* ping = pvPortMalloc( sizeof(Ping) );
 8000816:	2000      	movs	r0, #0
 8000818:	f004 feb4 	bl	8005584 <pvPortMalloc>
 800081c:	6178      	str	r0, [r7, #20]
	char* ping_char = (char*) ping;
 800081e:	697b      	ldr	r3, [r7, #20]
 8000820:	613b      	str	r3, [r7, #16]
	unpack( packet, ping_char, HEADER_LENGTH );
 8000822:	6838      	ldr	r0, [r7, #0]
 8000824:	6939      	ldr	r1, [r7, #16]
 8000826:	2205      	movs	r2, #5
 8000828:	f000 f840 	bl	80008ac <unpack>

	// Convert string back to Ping struct
	ping = (Ping*) ping_char;
 800082c:	693b      	ldr	r3, [r7, #16]
 800082e:	617b      	str	r3, [r7, #20]

	// Restructure header to send back ack
	header->dest = header->addr;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	785a      	ldrb	r2, [r3, #1]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	701a      	strb	r2, [r3, #0]
	header->addr = MY_ADDR;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	2201      	movs	r2, #1
 800083c:	705a      	strb	r2, [r3, #1]
	header->mode = allModes;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	2200      	movs	r2, #0
 8000842:	709a      	strb	r2, [r3, #2]
	header->type = ack;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2200      	movs	r2, #0
 8000848:	70da      	strb	r2, [r3, #3]

	// Send Ack
	uint8_t result = sendAck( header, SUCCESS );
 800084a:	6878      	ldr	r0, [r7, #4]
 800084c:	2101      	movs	r1, #1
 800084e:	f7ff fedf 	bl	8000610 <sendAck>
 8000852:	4603      	mov	r3, r0
 8000854:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree( ping );
 8000856:	6978      	ldr	r0, [r7, #20]
 8000858:	f004 ff2c 	bl	80056b4 <vPortFree>

	return result;
 800085c:	7bfb      	ldrb	r3, [r7, #15]
}
 800085e:	4618      	mov	r0, r3
 8000860:	3718      	adds	r7, #24
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop

08000868 <pack>:
 * %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */

/*********************************************************************************************
 * Package string into container
 *********************************************************************************************/
void pack( char* container, char* field, uint8_t start ) {
 8000868:	b480      	push	{r7}
 800086a:	b087      	sub	sp, #28
 800086c:	af00      	add	r7, sp, #0
 800086e:	60f8      	str	r0, [r7, #12]
 8000870:	60b9      	str	r1, [r7, #8]
 8000872:	4613      	mov	r3, r2
 8000874:	71fb      	strb	r3, [r7, #7]

	// Iterate through field, copying each char into the container
	// Note: By adding 48, the integer value is represented as its ascii counterpart
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000876:	2300      	movs	r3, #0
 8000878:	617b      	str	r3, [r7, #20]
 800087a:	e00e      	b.n	800089a <pack+0x32>
		container[start + i] = field[i] + 48;
 800087c:	79fa      	ldrb	r2, [r7, #7]
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	4413      	add	r3, r2
 8000882:	68fa      	ldr	r2, [r7, #12]
 8000884:	4413      	add	r3, r2
 8000886:	697a      	ldr	r2, [r7, #20]
 8000888:	68b9      	ldr	r1, [r7, #8]
 800088a:	440a      	add	r2, r1
 800088c:	7812      	ldrb	r2, [r2, #0]
 800088e:	3230      	adds	r2, #48	; 0x30
 8000890:	b2d2      	uxtb	r2, r2
 8000892:	701a      	strb	r2, [r3, #0]
void pack( char* container, char* field, uint8_t start ) {

	// Iterate through field, copying each char into the container
	// Note: By adding 48, the integer value is represented as its ascii counterpart
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	3301      	adds	r3, #1
 8000898:	617b      	str	r3, [r7, #20]
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	2b04      	cmp	r3, #4
 800089e:	d9ed      	bls.n	800087c <pack+0x14>
		container[start + i] = field[i] + 48;
	}
}
 80008a0:	371c      	adds	r7, #28
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop

080008ac <unpack>:


/*********************************************************************************************
 * Unpack strings from the container
 *********************************************************************************************/
void unpack( char* container, char* field, uint8_t start ) {
 80008ac:	b480      	push	{r7}
 80008ae:	b087      	sub	sp, #28
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	60f8      	str	r0, [r7, #12]
 80008b4:	60b9      	str	r1, [r7, #8]
 80008b6:	4613      	mov	r3, r2
 80008b8:	71fb      	strb	r3, [r7, #7]

	// Note: By subtracting 48, the ascii is converted back to the correct uint
	// Note: Each packet is of the form: +IPD,(length):(packet)

	// Begin by creating an offset to the actual packet
	int offset = 6;
 80008ba:	2306      	movs	r3, #6
 80008bc:	617b      	str	r3, [r7, #20]
	while( container[offset] != ':' ) {
 80008be:	e002      	b.n	80008c6 <unpack+0x1a>
		offset++;
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	3301      	adds	r3, #1
 80008c4:	617b      	str	r3, [r7, #20]
	// Note: By subtracting 48, the ascii is converted back to the correct uint
	// Note: Each packet is of the form: +IPD,(length):(packet)

	// Begin by creating an offset to the actual packet
	int offset = 6;
	while( container[offset] != ':' ) {
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	68fa      	ldr	r2, [r7, #12]
 80008ca:	4413      	add	r3, r2
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	2b3a      	cmp	r3, #58	; 0x3a
 80008d0:	d1f6      	bne.n	80008c0 <unpack+0x14>
		offset++;
	}
	offset++;
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	3301      	adds	r3, #1
 80008d6:	617b      	str	r3, [r7, #20]

	// Iterate through container, copying each char into the field
	int i;
	for( i=0; i<=sizeof(field); i++) {
 80008d8:	2300      	movs	r3, #0
 80008da:	613b      	str	r3, [r7, #16]
 80008dc:	e010      	b.n	8000900 <unpack+0x54>
		field[i] = container[start + offset + i] - 48;
 80008de:	693b      	ldr	r3, [r7, #16]
 80008e0:	68ba      	ldr	r2, [r7, #8]
 80008e2:	4413      	add	r3, r2
 80008e4:	79f9      	ldrb	r1, [r7, #7]
 80008e6:	697a      	ldr	r2, [r7, #20]
 80008e8:	4411      	add	r1, r2
 80008ea:	693a      	ldr	r2, [r7, #16]
 80008ec:	440a      	add	r2, r1
 80008ee:	68f9      	ldr	r1, [r7, #12]
 80008f0:	440a      	add	r2, r1
 80008f2:	7812      	ldrb	r2, [r2, #0]
 80008f4:	3a30      	subs	r2, #48	; 0x30
 80008f6:	b2d2      	uxtb	r2, r2
 80008f8:	701a      	strb	r2, [r3, #0]
	}
	offset++;

	// Iterate through container, copying each char into the field
	int i;
	for( i=0; i<=sizeof(field); i++) {
 80008fa:	693b      	ldr	r3, [r7, #16]
 80008fc:	3301      	adds	r3, #1
 80008fe:	613b      	str	r3, [r7, #16]
 8000900:	693b      	ldr	r3, [r7, #16]
 8000902:	2b04      	cmp	r3, #4
 8000904:	d9eb      	bls.n	80008de <unpack+0x32>
		field[i] = container[start + offset + i] - 48;
	}
}
 8000906:	371c      	adds	r7, #28
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <USART3_IRQHandler>:


/*********************************************************************************************
 * USART IRQ Handler for WiFi module
 *********************************************************************************************/
void USART3_IRQHandler( void ) {
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0

	// Make sure USART recieve interrupt flag was set
	if( USART_GetITStatus( WIFI_USART, USART_IT_RXNE ) ) {
 8000916:	481d      	ldr	r0, [pc, #116]	; (800098c <USART3_IRQHandler+0x7c>)
 8000918:	f240 5125 	movw	r1, #1317	; 0x525
 800091c:	f000 fe9c 	bl	8001658 <USART_GetITStatus>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d02f      	beq.n	8000986 <USART3_IRQHandler+0x76>

		// Counter to track packet length
		static uint8_t counter = 0;

		// Character retrieved from data register
		char t = WIFI_USART->DR;
 8000926:	4b19      	ldr	r3, [pc, #100]	; (800098c <USART3_IRQHandler+0x7c>)
 8000928:	889b      	ldrh	r3, [r3, #4]
 800092a:	b29b      	uxth	r3, r3
 800092c:	71fb      	strb	r3, [r7, #7]

		// Check if string has ended or it exceeded the maximum packet length
		if( (t != '\n') && (counter < MAX_LENGTH)  && (t != '~') ) {
 800092e:	79fb      	ldrb	r3, [r7, #7]
 8000930:	2b0a      	cmp	r3, #10
 8000932:	d012      	beq.n	800095a <USART3_IRQHandler+0x4a>
 8000934:	4b16      	ldr	r3, [pc, #88]	; (8000990 <USART3_IRQHandler+0x80>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	2b0f      	cmp	r3, #15
 800093a:	d80e      	bhi.n	800095a <USART3_IRQHandler+0x4a>
 800093c:	79fb      	ldrb	r3, [r7, #7]
 800093e:	2b7e      	cmp	r3, #126	; 0x7e
 8000940:	d00b      	beq.n	800095a <USART3_IRQHandler+0x4a>
			received_string[counter] = t;
 8000942:	4b13      	ldr	r3, [pc, #76]	; (8000990 <USART3_IRQHandler+0x80>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	4a13      	ldr	r2, [pc, #76]	; (8000994 <USART3_IRQHandler+0x84>)
 8000948:	79f9      	ldrb	r1, [r7, #7]
 800094a:	54d1      	strb	r1, [r2, r3]
			counter++;
 800094c:	4b10      	ldr	r3, [pc, #64]	; (8000990 <USART3_IRQHandler+0x80>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	3301      	adds	r3, #1
 8000952:	b2da      	uxtb	r2, r3
 8000954:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <USART3_IRQHandler+0x80>)
 8000956:	701a      	strb	r2, [r3, #0]
 8000958:	e015      	b.n	8000986 <USART3_IRQHandler+0x76>
		} else {

			// Reset counter
			counter = 0;
 800095a:	4b0d      	ldr	r3, [pc, #52]	; (8000990 <USART3_IRQHandler+0x80>)
 800095c:	2200      	movs	r2, #0
 800095e:	701a      	strb	r2, [r3, #0]

			// If received_string is a packet, put it in the queue
			if( received_string[0] == '+' ) {
 8000960:	4b0c      	ldr	r3, [pc, #48]	; (8000994 <USART3_IRQHandler+0x84>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	b2db      	uxtb	r3, r3
 8000966:	2b2b      	cmp	r3, #43	; 0x2b
 8000968:	d10a      	bne.n	8000980 <USART3_IRQHandler+0x70>
				xQueueSendToBackFromISR( xPacketQueue, &received_string, pdFALSE);
 800096a:	4b0b      	ldr	r3, [pc, #44]	; (8000998 <USART3_IRQHandler+0x88>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4618      	mov	r0, r3
 8000970:	4908      	ldr	r1, [pc, #32]	; (8000994 <USART3_IRQHandler+0x84>)
 8000972:	2200      	movs	r2, #0
 8000974:	2300      	movs	r3, #0
 8000976:	f004 f897 	bl	8004aa8 <xQueueGenericSendFromISR>
				process_packet = TRUE;
 800097a:	4b08      	ldr	r3, [pc, #32]	; (800099c <USART3_IRQHandler+0x8c>)
 800097c:	2201      	movs	r2, #1
 800097e:	701a      	strb	r2, [r3, #0]
			}

			// Clear received_string
			received_string[0] = '\n';
 8000980:	4b04      	ldr	r3, [pc, #16]	; (8000994 <USART3_IRQHandler+0x84>)
 8000982:	220a      	movs	r2, #10
 8000984:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000986:	3708      	adds	r7, #8
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40004800 	.word	0x40004800
 8000990:	20000048 	.word	0x20000048
 8000994:	2001c204 	.word	0x2001c204
 8000998:	2001c200 	.word	0x2001c200
 800099c:	2001c1fc 	.word	0x2001c1fc

080009a0 <copyString>:


/*********************************************************************************************
 * Copy original string to a new copy
 *********************************************************************************************/
void copyString( volatile char* original, char* new, uint8_t length ) {
 80009a0:	b480      	push	{r7}
 80009a2:	b087      	sub	sp, #28
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	60f8      	str	r0, [r7, #12]
 80009a8:	60b9      	str	r1, [r7, #8]
 80009aa:	4613      	mov	r3, r2
 80009ac:	71fb      	strb	r3, [r7, #7]

	// Iterate through string and copy each char
	int i;
	for( i=0; i<=length; i++ ) {
 80009ae:	2300      	movs	r3, #0
 80009b0:	617b      	str	r3, [r7, #20]
 80009b2:	e00b      	b.n	80009cc <copyString+0x2c>
		new[i] = original[i];
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	68ba      	ldr	r2, [r7, #8]
 80009b8:	4413      	add	r3, r2
 80009ba:	697a      	ldr	r2, [r7, #20]
 80009bc:	68f9      	ldr	r1, [r7, #12]
 80009be:	440a      	add	r2, r1
 80009c0:	7812      	ldrb	r2, [r2, #0]
 80009c2:	b2d2      	uxtb	r2, r2
 80009c4:	701a      	strb	r2, [r3, #0]
 *********************************************************************************************/
void copyString( volatile char* original, char* new, uint8_t length ) {

	// Iterate through string and copy each char
	int i;
	for( i=0; i<=length; i++ ) {
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	3301      	adds	r3, #1
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	79fa      	ldrb	r2, [r7, #7]
 80009ce:	697b      	ldr	r3, [r7, #20]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	daef      	bge.n	80009b4 <copyString+0x14>
		new[i] = original[i];
	}
}
 80009d4:	371c      	adds	r7, #28
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop

080009e0 <main>:


#include "main.h"


int main(void) {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af04      	add	r7, sp, #16

	// Create initial task to connect to Base Station
	xTaskCreate( prvSetupTask, "", 300 * sizeof(uint8_t), NULL, setupPriority, xSetupHandle );
 80009e6:	4b09      	ldr	r3, [pc, #36]	; (8000a0c <main+0x2c>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	2201      	movs	r2, #1
 80009ec:	9200      	str	r2, [sp, #0]
 80009ee:	9301      	str	r3, [sp, #4]
 80009f0:	2300      	movs	r3, #0
 80009f2:	9302      	str	r3, [sp, #8]
 80009f4:	2300      	movs	r3, #0
 80009f6:	9303      	str	r3, [sp, #12]
 80009f8:	4805      	ldr	r0, [pc, #20]	; (8000a10 <main+0x30>)
 80009fa:	4906      	ldr	r1, [pc, #24]	; (8000a14 <main+0x34>)
 80009fc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000a00:	2300      	movs	r3, #0
 8000a02:	f002 f9c3 	bl	8002d8c <xTaskGenericCreate>

	// Start the scheduler which begins to run the tasks
	vTaskStartScheduler();
 8000a06:	f002 fdb5 	bl	8003574 <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
 8000a0a:	e7fe      	b.n	8000a0a <main+0x2a>
 8000a0c:	2000004c 	.word	0x2000004c
 8000a10:	08000a19 	.word	0x08000a19
 8000a14:	080059f8 	.word	0x080059f8

08000a18 <prvSetupTask>:


/*********************************************************************************************
 * Setup hardware/software
 *********************************************************************************************/
void prvSetupTask( void *pvParameters ) {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b086      	sub	sp, #24
 8000a1c:	af04      	add	r7, sp, #16
 8000a1e:	6078      	str	r0, [r7, #4]

	// Setup hardware
	prvSetupHardware();
 8000a20:	f000 f832 	bl	8000a88 <prvSetupHardware>

	// Setup WiFi connection
	prvSetupWifi();
 8000a24:	f000 f83c 	bl	8000aa0 <prvSetupWifi>

	// Set mode to allModes
	my_mode = allModes;
 8000a28:	4b11      	ldr	r3, [pc, #68]	; (8000a70 <prvSetupTask+0x58>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	701a      	strb	r2, [r3, #0]

	// Create queue for packets
	xPacketQueue = xQueueCreate( maxPacketQueueLength, MAX_LENGTH*sizeof(uint8_t) );
 8000a2e:	2005      	movs	r0, #5
 8000a30:	2110      	movs	r1, #16
 8000a32:	2200      	movs	r2, #0
 8000a34:	f003 ff16 	bl	8004864 <xQueueGenericCreate>
 8000a38:	4602      	mov	r2, r0
 8000a3a:	4b0e      	ldr	r3, [pc, #56]	; (8000a74 <prvSetupTask+0x5c>)
 8000a3c:	601a      	str	r2, [r3, #0]

	// Create initial task to connect to Base Station
	xTaskCreate( prvConnectTask, "", 300 * sizeof(uint8_t), NULL, connectPriority, xConnectHandle );
 8000a3e:	4b0e      	ldr	r3, [pc, #56]	; (8000a78 <prvSetupTask+0x60>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2201      	movs	r2, #1
 8000a44:	9200      	str	r2, [sp, #0]
 8000a46:	9301      	str	r3, [sp, #4]
 8000a48:	2300      	movs	r3, #0
 8000a4a:	9302      	str	r3, [sp, #8]
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	9303      	str	r3, [sp, #12]
 8000a50:	480a      	ldr	r0, [pc, #40]	; (8000a7c <prvSetupTask+0x64>)
 8000a52:	490b      	ldr	r1, [pc, #44]	; (8000a80 <prvSetupTask+0x68>)
 8000a54:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000a58:	2300      	movs	r3, #0
 8000a5a:	f002 f997 	bl	8002d8c <xTaskGenericCreate>

	// Delete this task
	vTaskDelete( xSetupHandle );
 8000a5e:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <prvSetupTask+0x6c>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4618      	mov	r0, r3
 8000a64:	f002 fa34 	bl	8002ed0 <vTaskDelete>
}
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	2001c1fa 	.word	0x2001c1fa
 8000a74:	2001c200 	.word	0x2001c200
 8000a78:	20000050 	.word	0x20000050
 8000a7c:	08000aed 	.word	0x08000aed
 8000a80:	080059f8 	.word	0x080059f8
 8000a84:	2000004c 	.word	0x2000004c

08000a88 <prvSetupHardware>:


/*********************************************************************************************
 * Setup relevant hardware
 *********************************************************************************************/
static void prvSetupHardware( void ) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
	// Ensure that all 4 interrupt priority bits are used as the pre-emption priority
	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 8000a8c:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000a90:	f001 fdec 	bl	800266c <NVIC_PriorityGroupConfig>

	// Setup LEDs
	ledInit();
 8000a94:	f000 f900 	bl	8000c98 <ledInit>

	// Setup WiFi
	wifiInit();
 8000a98:	f000 f948 	bl	8000d2c <wifiInit>
}
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop

08000aa0 <prvSetupWifi>:


/*********************************************************************************************
 * Setup Wifi connection
 *********************************************************************************************/
static void prvSetupWifi( void ) {
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
	// Connect to Wifi
//	sendPacket( "AT+CWJAP=\"OhmWreckers\",\"123\"", 28);
//	swDelay(1500);

	// Send AT
	sendPacket( "AT", 2);
 8000aa4:	480d      	ldr	r0, [pc, #52]	; (8000adc <prvSetupWifi+0x3c>)
 8000aa6:	2102      	movs	r1, #2
 8000aa8:	f7ff fd72 	bl	8000590 <sendPacket>
	swDelay(500);
 8000aac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ab0:	f7ff fd2c 	bl	800050c <swDelay>

	// Set mux to be 1
	sendPacket( "AT+CIPMUX=1", 11);
 8000ab4:	480a      	ldr	r0, [pc, #40]	; (8000ae0 <prvSetupWifi+0x40>)
 8000ab6:	210b      	movs	r1, #11
 8000ab8:	f7ff fd6a 	bl	8000590 <sendPacket>
	swDelay(500);
 8000abc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ac0:	f7ff fd24 	bl	800050c <swDelay>

	// Start server
	sendPacket( "AT+CIPSERVER=1,1001", 19);
 8000ac4:	4807      	ldr	r0, [pc, #28]	; (8000ae4 <prvSetupWifi+0x44>)
 8000ac6:	2113      	movs	r1, #19
 8000ac8:	f7ff fd62 	bl	8000590 <sendPacket>
	swDelay(500);
 8000acc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ad0:	f7ff fd1c 	bl	800050c <swDelay>

	// Turn on WiFi LEDs to indicate the network is setup
	LED_WIFI_PORT->ON = LED_WIFI_PINS;
 8000ad4:	4b04      	ldr	r3, [pc, #16]	; (8000ae8 <prvSetupWifi+0x48>)
 8000ad6:	2260      	movs	r2, #96	; 0x60
 8000ad8:	831a      	strh	r2, [r3, #24]
}
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	080059fc 	.word	0x080059fc
 8000ae0:	08005a00 	.word	0x08005a00
 8000ae4:	08005a0c 	.word	0x08005a0c
 8000ae8:	40020400 	.word	0x40020400

08000aec <prvConnectTask>:
 * Initial bootup task to connect to Base Station
 * 		* Connect to Base Station 		- Send Ping packet
 * 		* Wait for response 			- Receive Ack packet
 * 		* If successful					- Turn on WiFi LEDs
 *********************************************************************************************/
void prvConnectTask( void *pvParameters ) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b088      	sub	sp, #32
 8000af0:	af04      	add	r7, sp, #16
 8000af2:	6078      	str	r0, [r7, #4]

	// Let task run infinitely
	for(;;) {

		// Wait for a Ping from an SAV
		if( process_packet ) {
 8000af4:	4b1b      	ldr	r3, [pc, #108]	; (8000b64 <prvConnectTask+0x78>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d032      	beq.n	8000b62 <prvConnectTask+0x76>

			// Create local string to represent the packet
			char* packet = pvPortMalloc( MAX_LENGTH*sizeof(uint8_t) );
 8000afc:	2010      	movs	r0, #16
 8000afe:	f004 fd41 	bl	8005584 <pvPortMalloc>
 8000b02:	60f8      	str	r0, [r7, #12]

			// Pop packet from queue
			xQueueReceive( xPacketQueue, packet, 0 );
 8000b04:	4b18      	ldr	r3, [pc, #96]	; (8000b68 <prvConnectTask+0x7c>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4618      	mov	r0, r3
 8000b0a:	68f9      	ldr	r1, [r7, #12]
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2300      	movs	r3, #0
 8000b10:	f004 f868 	bl	8004be4 <xQueueGenericReceive>

			// Process packet
			PacketResult packet_result = handlePacket( packet );
 8000b14:	68f8      	ldr	r0, [r7, #12]
 8000b16:	f7ff fdef 	bl	80006f8 <handlePacket>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	813b      	strh	r3, [r7, #8]

			// Free variables
			vPortFree( packet );
 8000b1e:	68f8      	ldr	r0, [r7, #12]
 8000b20:	f004 fdc8 	bl	80056b4 <vPortFree>

			if( (packet_result.result == SUCCESS) && (packet_result.type == ping) ) {
 8000b24:	7a7b      	ldrb	r3, [r7, #9]
 8000b26:	2b01      	cmp	r3, #1
 8000b28:	d11b      	bne.n	8000b62 <prvConnectTask+0x76>
 8000b2a:	7a3b      	ldrb	r3, [r7, #8]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d118      	bne.n	8000b62 <prvConnectTask+0x76>

				// Reset process_packet
				process_packet = FALSE;
 8000b30:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <prvConnectTask+0x78>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]

				// Move on to next task
				xTaskCreate( prvModeOfOperationTask, "", 300 * sizeof(uint8_t), NULL, modeOfOperationPriority, xModeOfOperationHandle );
 8000b36:	4b0d      	ldr	r3, [pc, #52]	; (8000b6c <prvConnectTask+0x80>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	9200      	str	r2, [sp, #0]
 8000b3e:	9301      	str	r3, [sp, #4]
 8000b40:	2300      	movs	r3, #0
 8000b42:	9302      	str	r3, [sp, #8]
 8000b44:	2300      	movs	r3, #0
 8000b46:	9303      	str	r3, [sp, #12]
 8000b48:	4809      	ldr	r0, [pc, #36]	; (8000b70 <prvConnectTask+0x84>)
 8000b4a:	490a      	ldr	r1, [pc, #40]	; (8000b74 <prvConnectTask+0x88>)
 8000b4c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000b50:	2300      	movs	r3, #0
 8000b52:	f002 f91b 	bl	8002d8c <xTaskGenericCreate>

				// Delete this task
				vTaskDelete( xConnectHandle );
 8000b56:	4b08      	ldr	r3, [pc, #32]	; (8000b78 <prvConnectTask+0x8c>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f002 f9b8 	bl	8002ed0 <vTaskDelete>
			}
		}
	}
 8000b60:	e7c8      	b.n	8000af4 <prvConnectTask+0x8>
 8000b62:	e7c7      	b.n	8000af4 <prvConnectTask+0x8>
 8000b64:	2001c1fc 	.word	0x2001c1fc
 8000b68:	2001c200 	.word	0x2001c200
 8000b6c:	20000054 	.word	0x20000054
 8000b70:	08000b7d 	.word	0x08000b7d
 8000b74:	080059f8 	.word	0x080059f8
 8000b78:	20000050 	.word	0x20000050

08000b7c <prvModeOfOperationTask>:
/*********************************************************************************************
 * Initial bootup task to setup default mode of operation
 * 		* Indicate SAV needs to set default mode of operation
 * 		* Wait for changeMode packet
 *********************************************************************************************/
void prvModeOfOperationTask( void *pvParameters ) {
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b088      	sub	sp, #32
 8000b80:	af04      	add	r7, sp, #16
 8000b82:	6078      	str	r0, [r7, #4]

	// Let task run infinitely
	for(;;) {

		if( process_packet ) {
 8000b84:	4b20      	ldr	r3, [pc, #128]	; (8000c08 <prvModeOfOperationTask+0x8c>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d03b      	beq.n	8000c04 <prvModeOfOperationTask+0x88>

			// Create local string to represent the packet
			char* packet = pvPortMalloc( MAX_LENGTH*sizeof(uint8_t) );
 8000b8c:	2010      	movs	r0, #16
 8000b8e:	f004 fcf9 	bl	8005584 <pvPortMalloc>
 8000b92:	60f8      	str	r0, [r7, #12]

			// Pop packet from queue
			xQueueReceive( xPacketQueue, packet, 0 );
 8000b94:	4b1d      	ldr	r3, [pc, #116]	; (8000c0c <prvModeOfOperationTask+0x90>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	68f9      	ldr	r1, [r7, #12]
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	f004 f820 	bl	8004be4 <xQueueGenericReceive>

			// Process packet
			PacketResult packet_result = handlePacket( packet );
 8000ba4:	68f8      	ldr	r0, [r7, #12]
 8000ba6:	f7ff fda7 	bl	80006f8 <handlePacket>
 8000baa:	4603      	mov	r3, r0
 8000bac:	813b      	strh	r3, [r7, #8]

			// Free variables
			vPortFree( packet );
 8000bae:	68f8      	ldr	r0, [r7, #12]
 8000bb0:	f004 fd80 	bl	80056b4 <vPortFree>

			if( (packet_result.result == SUCCESS) && (packet_result.type == changeMode) ) {
 8000bb4:	7a7b      	ldrb	r3, [r7, #9]
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d11b      	bne.n	8000bf2 <prvModeOfOperationTask+0x76>
 8000bba:	7a3b      	ldrb	r3, [r7, #8]
 8000bbc:	2b04      	cmp	r3, #4
 8000bbe:	d118      	bne.n	8000bf2 <prvModeOfOperationTask+0x76>

				// Reset process_packet
				process_packet = FALSE;
 8000bc0:	4b11      	ldr	r3, [pc, #68]	; (8000c08 <prvModeOfOperationTask+0x8c>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	701a      	strb	r2, [r3, #0]

				// If successful, move on to next task
				xTaskCreate( prvTrafficLightTask, "", ( unsigned short ) 300, NULL, trafficLightPriority, xTrafficLightHandle );
 8000bc6:	4b12      	ldr	r3, [pc, #72]	; (8000c10 <prvModeOfOperationTask+0x94>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	2201      	movs	r2, #1
 8000bcc:	9200      	str	r2, [sp, #0]
 8000bce:	9301      	str	r3, [sp, #4]
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	9302      	str	r3, [sp, #8]
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	9303      	str	r3, [sp, #12]
 8000bd8:	480e      	ldr	r0, [pc, #56]	; (8000c14 <prvModeOfOperationTask+0x98>)
 8000bda:	490f      	ldr	r1, [pc, #60]	; (8000c18 <prvModeOfOperationTask+0x9c>)
 8000bdc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000be0:	2300      	movs	r3, #0
 8000be2:	f002 f8d3 	bl	8002d8c <xTaskGenericCreate>

				// Delete this task
				vTaskDelete( xModeOfOperationHandle );
 8000be6:	4b0d      	ldr	r3, [pc, #52]	; (8000c1c <prvModeOfOperationTask+0xa0>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4618      	mov	r0, r3
 8000bec:	f002 f970 	bl	8002ed0 <vTaskDelete>
 8000bf0:	e008      	b.n	8000c04 <prvModeOfOperationTask+0x88>
			} else {
				// Throw error
				LED_ERROR_PORT->ON &= LED_ERROR_PIN;
 8000bf2:	4b0b      	ldr	r3, [pc, #44]	; (8000c20 <prvModeOfOperationTask+0xa4>)
 8000bf4:	4a0a      	ldr	r2, [pc, #40]	; (8000c20 <prvModeOfOperationTask+0xa4>)
 8000bf6:	8b12      	ldrh	r2, [r2, #24]
 8000bf8:	b292      	uxth	r2, r2
 8000bfa:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000bfe:	b292      	uxth	r2, r2
 8000c00:	831a      	strh	r2, [r3, #24]
			}
		}
	}
 8000c02:	e7bf      	b.n	8000b84 <prvModeOfOperationTask+0x8>
 8000c04:	e7be      	b.n	8000b84 <prvModeOfOperationTask+0x8>
 8000c06:	bf00      	nop
 8000c08:	2001c1fc 	.word	0x2001c1fc
 8000c0c:	2001c200 	.word	0x2001c200
 8000c10:	20000058 	.word	0x20000058
 8000c14:	08000c25 	.word	0x08000c25
 8000c18:	080059f8 	.word	0x080059f8
 8000c1c:	20000054 	.word	0x20000054
 8000c20:	40020400 	.word	0x40020400

08000c24 <prvTrafficLightTask>:

/*********************************************************************************************
 * Task to handle (TrafficLight) packets
 * 		*
 *********************************************************************************************/
void prvTrafficLightTask( void *pvParameters ) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
	// Let task run infinitely
	for(;;) {

		if( process_packet ) {
 8000c2c:	4b0d      	ldr	r3, [pc, #52]	; (8000c64 <prvTrafficLightTask+0x40>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d015      	beq.n	8000c60 <prvTrafficLightTask+0x3c>

			// Create local string to represent the packet
			char* packet = pvPortMalloc( MAX_LENGTH*sizeof(uint8_t) );
 8000c34:	2010      	movs	r0, #16
 8000c36:	f004 fca5 	bl	8005584 <pvPortMalloc>
 8000c3a:	60f8      	str	r0, [r7, #12]

			// Pop packet from queue
			xQueueReceive( xPacketQueue, packet, 0 );
 8000c3c:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <prvTrafficLightTask+0x44>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4618      	mov	r0, r3
 8000c42:	68f9      	ldr	r1, [r7, #12]
 8000c44:	2200      	movs	r2, #0
 8000c46:	2300      	movs	r3, #0
 8000c48:	f003 ffcc 	bl	8004be4 <xQueueGenericReceive>

			// Process packet
			handlePacket( packet );
 8000c4c:	68f8      	ldr	r0, [r7, #12]
 8000c4e:	f7ff fd53 	bl	80006f8 <handlePacket>

			// Free variables
			vPortFree( packet );
 8000c52:	68f8      	ldr	r0, [r7, #12]
 8000c54:	f004 fd2e 	bl	80056b4 <vPortFree>

			// Reset process_packet
			process_packet = FALSE;
 8000c58:	4b02      	ldr	r3, [pc, #8]	; (8000c64 <prvTrafficLightTask+0x40>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	701a      	strb	r2, [r3, #0]
		}
	}
 8000c5e:	e7e5      	b.n	8000c2c <prvTrafficLightTask+0x8>
 8000c60:	e7e4      	b.n	8000c2c <prvTrafficLightTask+0x8>
 8000c62:	bf00      	nop
 8000c64:	2001c1fc 	.word	0x2001c1fc
 8000c68:	2001c200 	.word	0x2001c200

08000c6c <vApplicationMallocFailedHook>:

/*%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 * Functions to handle errors if they occur
 *%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */
void vApplicationMallocFailedHook( void )
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */

	for( ;; );
 8000c70:	e7fe      	b.n	8000c70 <vApplicationMallocFailedHook+0x4>
 8000c72:	bf00      	nop

08000c74 <vApplicationStackOverflowHook>:

/*********************************************************************************************
 * Functions to handle errors if they occur
 *********************************************************************************************/
void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	6039      	str	r1, [r7, #0]
	( void ) pxTask;

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	for( ;; );
 8000c7e:	e7fe      	b.n	8000c7e <vApplicationStackOverflowHook+0xa>

08000c80 <vApplicationIdleHook>:

/*********************************************************************************************
 * Functions to handle errors if they occur
 *********************************************************************************************/
void vApplicationIdleHook( void )
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amout of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 8000c86:	f004 fd4d 	bl	8005724 <xPortGetFreeHeapSize>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
 8000c8e:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop

08000c98 <ledInit>:
void ADC_Configuration(void);

/*********************************************************************************************
 * Initialize LEDs
 *********************************************************************************************/
void ledInit() {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStructure;

	// Enable clock
	RCC_AHB1PeriphClockCmd( LED_LIGHT_NS_CLK | LED_LIGHT_EW_CLK | LED_WIFI_CLK | LED_BLUETOOTH_CLK | LED_ERROR_CLK, ENABLE);
 8000c9e:	2006      	movs	r0, #6
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	f001 f845 	bl	8001d30 <RCC_AHB1PeriphClockCmd>

	// Configure GPIO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000caa:	2302      	movs	r3, #2
 8000cac:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	71fb      	strb	r3, [r7, #7]

	GPIO_InitStructure.GPIO_Pin = LED_LIGHT_NS_PINS;
 8000cb6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000cba:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_LIGHT_NS_PORT, &GPIO_InitStructure);
 8000cbc:	463b      	mov	r3, r7
 8000cbe:	4819      	ldr	r0, [pc, #100]	; (8000d24 <ledInit+0x8c>)
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	f001 fb1f 	bl	8002304 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_LIGHT_EW_PINS;
 8000cc6:	2370      	movs	r3, #112	; 0x70
 8000cc8:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_LIGHT_EW_PORT, &GPIO_InitStructure);
 8000cca:	463b      	mov	r3, r7
 8000ccc:	4815      	ldr	r0, [pc, #84]	; (8000d24 <ledInit+0x8c>)
 8000cce:	4619      	mov	r1, r3
 8000cd0:	f001 fb18 	bl	8002304 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_WIFI_PINS;
 8000cd4:	2360      	movs	r3, #96	; 0x60
 8000cd6:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_WIFI_PORT, &GPIO_InitStructure);
 8000cd8:	463b      	mov	r3, r7
 8000cda:	4813      	ldr	r0, [pc, #76]	; (8000d28 <ledInit+0x90>)
 8000cdc:	4619      	mov	r1, r3
 8000cde:	f001 fb11 	bl	8002304 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_BLUETOOTH_PIN;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_BLUETOOTH_PORT, &GPIO_InitStructure);
 8000ce6:	463b      	mov	r3, r7
 8000ce8:	480e      	ldr	r0, [pc, #56]	; (8000d24 <ledInit+0x8c>)
 8000cea:	4619      	mov	r1, r3
 8000cec:	f001 fb0a 	bl	8002304 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_ERROR_PIN;
 8000cf0:	2380      	movs	r3, #128	; 0x80
 8000cf2:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_ERROR_PORT, &GPIO_InitStructure);
 8000cf4:	463b      	mov	r3, r7
 8000cf6:	480c      	ldr	r0, [pc, #48]	; (8000d28 <ledInit+0x90>)
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	f001 fb03 	bl	8002304 <GPIO_Init>

	// Make sure all LEDs are off
	LED_LIGHT_NS_PORT->OFF = LED_LIGHT_NS_PINS;
 8000cfe:	4b09      	ldr	r3, [pc, #36]	; (8000d24 <ledInit+0x8c>)
 8000d00:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000d04:	835a      	strh	r2, [r3, #26]
	LED_LIGHT_EW_PORT->OFF = LED_LIGHT_EW_PINS;
 8000d06:	4b07      	ldr	r3, [pc, #28]	; (8000d24 <ledInit+0x8c>)
 8000d08:	2270      	movs	r2, #112	; 0x70
 8000d0a:	835a      	strh	r2, [r3, #26]
	LED_WIFI_PORT->OFF = LED_WIFI_PINS;
 8000d0c:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <ledInit+0x90>)
 8000d0e:	2260      	movs	r2, #96	; 0x60
 8000d10:	835a      	strh	r2, [r3, #26]
	LED_BLUETOOTH_PORT->OFF = LED_BLUETOOTH_PIN;
 8000d12:	4b04      	ldr	r3, [pc, #16]	; (8000d24 <ledInit+0x8c>)
 8000d14:	2201      	movs	r2, #1
 8000d16:	835a      	strh	r2, [r3, #26]
	LED_ERROR_PORT->OFF = LED_ERROR_PIN;
 8000d18:	4b03      	ldr	r3, [pc, #12]	; (8000d28 <ledInit+0x90>)
 8000d1a:	2280      	movs	r2, #128	; 0x80
 8000d1c:	835a      	strh	r2, [r3, #26]
}
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	40020800 	.word	0x40020800
 8000d28:	40020400 	.word	0x40020400

08000d2c <wifiInit>:


/*********************************************************************************************
 * Initialize WiFi USART GPIO
 *********************************************************************************************/
void wifiInit() {
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef     GPIO_InitStruct;

	// Enable clock
	RCC_AHB1PeriphClockCmd(WIFI_CLK, ENABLE);
 8000d32:	2002      	movs	r0, #2
 8000d34:	2101      	movs	r1, #1
 8000d36:	f000 fffb 	bl	8001d30 <RCC_AHB1PeriphClockCmd>

	// Set Pins to alternate function
	GPIO_PinAFConfig(WIFI_PORT, WIFI_TX_PINSOURCE, WIFI_AF);
 8000d3a:	480f      	ldr	r0, [pc, #60]	; (8000d78 <wifiInit+0x4c>)
 8000d3c:	210a      	movs	r1, #10
 8000d3e:	2207      	movs	r2, #7
 8000d40:	f001 fc4e 	bl	80025e0 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(WIFI_PORT, WIFI_RX_PINSOURCE, WIFI_AF);
 8000d44:	480c      	ldr	r0, [pc, #48]	; (8000d78 <wifiInit+0x4c>)
 8000d46:	210b      	movs	r1, #11
 8000d48:	2207      	movs	r2, #7
 8000d4a:	f001 fc49 	bl	80025e0 <GPIO_PinAFConfig>

	// Initialize pins as alternating function
	GPIO_InitStruct.GPIO_Pin = WIFI_TX_PIN | WIFI_RX_PIN;
 8000d4e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000d52:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000d54:	2302      	movs	r3, #2
 8000d56:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8000d60:	2303      	movs	r3, #3
 8000d62:	717b      	strb	r3, [r7, #5]
	GPIO_Init(WIFI_PORT, &GPIO_InitStruct);
 8000d64:	463b      	mov	r3, r7
 8000d66:	4804      	ldr	r0, [pc, #16]	; (8000d78 <wifiInit+0x4c>)
 8000d68:	4619      	mov	r1, r3
 8000d6a:	f001 facb 	bl	8002304 <GPIO_Init>

	wifiConfig();
 8000d6e:	f000 f805 	bl	8000d7c <wifiConfig>
}
 8000d72:	3708      	adds	r7, #8
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	40020400 	.word	0x40020400

08000d7c <wifiConfig>:


/*********************************************************************************************
 * Initialize WiFi USART
 *********************************************************************************************/
void wifiConfig() {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b086      	sub	sp, #24
 8000d80:	af00      	add	r7, sp, #0
	USART_InitTypeDef USART_InitStruct;
	NVIC_InitTypeDef NVIC_InitStruct;

	// Enable clock
	RCC_APB1PeriphClockCmd(WIFI_USART_CLK, ENABLE);
 8000d82:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000d86:	2101      	movs	r1, #1
 8000d88:	f001 f82c 	bl	8001de4 <RCC_APB1PeriphClockCmd>

	// Initialize USART
	USART_InitStruct.USART_BaudRate = WIFI_USART_BAUD;
 8000d8c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000d90:	60bb      	str	r3, [r7, #8]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000d92:	2300      	movs	r3, #0
 8000d94:	82bb      	strh	r3, [r7, #20]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 8000d96:	230c      	movs	r3, #12
 8000d98:	827b      	strh	r3, [r7, #18]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	823b      	strh	r3, [r7, #16]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	81fb      	strh	r3, [r7, #14]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 8000da2:	2300      	movs	r3, #0
 8000da4:	81bb      	strh	r3, [r7, #12]
	USART_Cmd(WIFI_USART, ENABLE);
 8000da6:	480f      	ldr	r0, [pc, #60]	; (8000de4 <wifiConfig+0x68>)
 8000da8:	2101      	movs	r1, #1
 8000daa:	f000 f9bd 	bl	8001128 <USART_Cmd>
	USART_Init(WIFI_USART, &USART_InitStruct);
 8000dae:	f107 0308 	add.w	r3, r7, #8
 8000db2:	480c      	ldr	r0, [pc, #48]	; (8000de4 <wifiConfig+0x68>)
 8000db4:	4619      	mov	r1, r3
 8000db6:	f000 f8a1 	bl	8000efc <USART_Init>

	// Enable RX interrupt
	USART_ITConfig(WIFI_USART, USART_IT_RXNE, ENABLE);
 8000dba:	480a      	ldr	r0, [pc, #40]	; (8000de4 <wifiConfig+0x68>)
 8000dbc:	f240 5125 	movw	r1, #1317	; 0x525
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	f000 fbd5 	bl	8001570 <USART_ITConfig>

	// Initialize NVIC
	NVIC_InitStruct.NVIC_IRQChannel = WIFI_USART_IRQ;
 8000dc6:	2327      	movs	r3, #39	; 0x27
 8000dc8:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStruct);
 8000dd6:	1d3b      	adds	r3, r7, #4
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f001 fc59 	bl	8002690 <NVIC_Init>
}
 8000dde:	3718      	adds	r7, #24
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	40004800 	.word	0x40004800

08000de8 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8000df0:	687a      	ldr	r2, [r7, #4]
 8000df2:	4b3a      	ldr	r3, [pc, #232]	; (8000edc <USART_DeInit+0xf4>)
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d108      	bne.n	8000e0a <USART_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8000df8:	2010      	movs	r0, #16
 8000dfa:	2101      	movs	r1, #1
 8000dfc:	f001 f8a6 	bl	8001f4c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8000e00:	2010      	movs	r0, #16
 8000e02:	2100      	movs	r1, #0
 8000e04:	f001 f8a2 	bl	8001f4c <RCC_APB2PeriphResetCmd>
 8000e08:	e065      	b.n	8000ed6 <USART_DeInit+0xee>
  }
  else if (USARTx == USART2)
 8000e0a:	687a      	ldr	r2, [r7, #4]
 8000e0c:	4b34      	ldr	r3, [pc, #208]	; (8000ee0 <USART_DeInit+0xf8>)
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d10a      	bne.n	8000e28 <USART_DeInit+0x40>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8000e12:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000e16:	2101      	movs	r1, #1
 8000e18:	f001 f87a 	bl	8001f10 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8000e1c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000e20:	2100      	movs	r1, #0
 8000e22:	f001 f875 	bl	8001f10 <RCC_APB1PeriphResetCmd>
 8000e26:	e056      	b.n	8000ed6 <USART_DeInit+0xee>
  }
  else if (USARTx == USART3)
 8000e28:	687a      	ldr	r2, [r7, #4]
 8000e2a:	4b2e      	ldr	r3, [pc, #184]	; (8000ee4 <USART_DeInit+0xfc>)
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	d10a      	bne.n	8000e46 <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8000e30:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000e34:	2101      	movs	r1, #1
 8000e36:	f001 f86b 	bl	8001f10 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8000e3a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000e3e:	2100      	movs	r1, #0
 8000e40:	f001 f866 	bl	8001f10 <RCC_APB1PeriphResetCmd>
 8000e44:	e047      	b.n	8000ed6 <USART_DeInit+0xee>
  }    
  else if (USARTx == UART4)
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	4b27      	ldr	r3, [pc, #156]	; (8000ee8 <USART_DeInit+0x100>)
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d10a      	bne.n	8000e64 <USART_DeInit+0x7c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8000e4e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000e52:	2101      	movs	r1, #1
 8000e54:	f001 f85c 	bl	8001f10 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8000e58:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	f001 f857 	bl	8001f10 <RCC_APB1PeriphResetCmd>
 8000e62:	e038      	b.n	8000ed6 <USART_DeInit+0xee>
  }
  else if (USARTx == UART5)
 8000e64:	687a      	ldr	r2, [r7, #4]
 8000e66:	4b21      	ldr	r3, [pc, #132]	; (8000eec <USART_DeInit+0x104>)
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d10a      	bne.n	8000e82 <USART_DeInit+0x9a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8000e6c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000e70:	2101      	movs	r1, #1
 8000e72:	f001 f84d 	bl	8001f10 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8000e76:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	f001 f848 	bl	8001f10 <RCC_APB1PeriphResetCmd>
 8000e80:	e029      	b.n	8000ed6 <USART_DeInit+0xee>
  }  
  else if (USARTx == USART6)
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	4b1a      	ldr	r3, [pc, #104]	; (8000ef0 <USART_DeInit+0x108>)
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d108      	bne.n	8000e9c <USART_DeInit+0xb4>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 8000e8a:	2020      	movs	r0, #32
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	f001 f85d 	bl	8001f4c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8000e92:	2020      	movs	r0, #32
 8000e94:	2100      	movs	r1, #0
 8000e96:	f001 f859 	bl	8001f4c <RCC_APB2PeriphResetCmd>
 8000e9a:	e01c      	b.n	8000ed6 <USART_DeInit+0xee>
  }
  else if (USARTx == UART7)
 8000e9c:	687a      	ldr	r2, [r7, #4]
 8000e9e:	4b15      	ldr	r3, [pc, #84]	; (8000ef4 <USART_DeInit+0x10c>)
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d10a      	bne.n	8000eba <USART_DeInit+0xd2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, ENABLE);
 8000ea4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ea8:	2101      	movs	r1, #1
 8000eaa:	f001 f831 	bl	8001f10 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, DISABLE);
 8000eae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	f001 f82c 	bl	8001f10 <RCC_APB1PeriphResetCmd>
 8000eb8:	e00d      	b.n	8000ed6 <USART_DeInit+0xee>
  }     
  else
  {
    if (USARTx == UART8)
 8000eba:	687a      	ldr	r2, [r7, #4]
 8000ebc:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <USART_DeInit+0x110>)
 8000ebe:	429a      	cmp	r2, r3
 8000ec0:	d109      	bne.n	8000ed6 <USART_DeInit+0xee>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
 8000ec2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8000ec6:	2101      	movs	r1, #1
 8000ec8:	f001 f822 	bl	8001f10 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
 8000ecc:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	f001 f81d 	bl	8001f10 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40011000 	.word	0x40011000
 8000ee0:	40004400 	.word	0x40004400
 8000ee4:	40004800 	.word	0x40004800
 8000ee8:	40004c00 	.word	0x40004c00
 8000eec:	40005000 	.word	0x40005000
 8000ef0:	40011400 	.word	0x40011400
 8000ef4:	40007800 	.word	0x40007800
 8000ef8:	40007c00 	.word	0x40007c00

08000efc <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b08a      	sub	sp, #40	; 0x28
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000f06:	2300      	movs	r3, #0
 8000f08:	627b      	str	r3, [r7, #36]	; 0x24
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000f12:	2300      	movs	r3, #0
 8000f14:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	8a1b      	ldrh	r3, [r3, #16]
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f20:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f24:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	88db      	ldrh	r3, [r3, #6]
 8000f2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	899b      	ldrh	r3, [r3, #12]
 8000f3c:	b29b      	uxth	r3, r3
 8000f3e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f42:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000f46:	f023 030c 	bic.w	r3, r3, #12
 8000f4a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	889a      	ldrh	r2, [r3, #4]
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	891b      	ldrh	r3, [r3, #8]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f62:	4313      	orrs	r3, r2
 8000f64:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	8a9b      	ldrh	r3, [r3, #20]
 8000f72:	b29b      	uxth	r3, r3
 8000f74:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f7c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	899b      	ldrh	r3, [r3, #12]
 8000f82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f84:	4313      	orrs	r3, r2
 8000f86:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000f90:	f107 0308 	add.w	r3, r7, #8
 8000f94:	4618      	mov	r0, r3
 8000f96:	f000 fdb7 	bl	8001b08 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000f9a:	687a      	ldr	r2, [r7, #4]
 8000f9c:	4b31      	ldr	r3, [pc, #196]	; (8001064 <USART_Init+0x168>)
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	d003      	beq.n	8000faa <USART_Init+0xae>
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	4b30      	ldr	r3, [pc, #192]	; (8001068 <USART_Init+0x16c>)
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d102      	bne.n	8000fb0 <USART_Init+0xb4>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	623b      	str	r3, [r7, #32]
 8000fae:	e001      	b.n	8000fb4 <USART_Init+0xb8>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	899b      	ldrh	r3, [r3, #12]
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	b21b      	sxth	r3, r3
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	da0c      	bge.n	8000fdc <USART_Init+0xe0>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000fc2:	6a3a      	ldr	r2, [r7, #32]
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	4413      	add	r3, r2
 8000fca:	009a      	lsls	r2, r3, #2
 8000fcc:	441a      	add	r2, r3
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	005b      	lsls	r3, r3, #1
 8000fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fd8:	61fb      	str	r3, [r7, #28]
 8000fda:	e00b      	b.n	8000ff4 <USART_Init+0xf8>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000fdc:	6a3a      	ldr	r2, [r7, #32]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	4413      	add	r3, r2
 8000fe4:	009a      	lsls	r2, r3, #2
 8000fe6:	441a      	add	r2, r3
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ff2:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000ff4:	69fa      	ldr	r2, [r7, #28]
 8000ff6:	4b1d      	ldr	r3, [pc, #116]	; (800106c <USART_Init+0x170>)
 8000ff8:	fba3 1302 	umull	r1, r3, r3, r2
 8000ffc:	095b      	lsrs	r3, r3, #5
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001004:	091b      	lsrs	r3, r3, #4
 8001006:	2264      	movs	r2, #100	; 0x64
 8001008:	fb02 f303 	mul.w	r3, r2, r3
 800100c:	69fa      	ldr	r2, [r7, #28]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	899b      	ldrh	r3, [r3, #12]
 8001016:	b29b      	uxth	r3, r3
 8001018:	b29b      	uxth	r3, r3
 800101a:	b21b      	sxth	r3, r3
 800101c:	2b00      	cmp	r3, #0
 800101e:	da0d      	bge.n	800103c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	00db      	lsls	r3, r3, #3
 8001024:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001028:	4b10      	ldr	r3, [pc, #64]	; (800106c <USART_Init+0x170>)
 800102a:	fba3 1302 	umull	r1, r3, r3, r2
 800102e:	095b      	lsrs	r3, r3, #5
 8001030:	f003 0307 	and.w	r3, r3, #7
 8001034:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001036:	4313      	orrs	r3, r2
 8001038:	627b      	str	r3, [r7, #36]	; 0x24
 800103a:	e00c      	b.n	8001056 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001044:	4b09      	ldr	r3, [pc, #36]	; (800106c <USART_Init+0x170>)
 8001046:	fba3 1302 	umull	r1, r3, r3, r2
 800104a:	095b      	lsrs	r3, r3, #5
 800104c:	f003 030f 	and.w	r3, r3, #15
 8001050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001052:	4313      	orrs	r3, r2
 8001054:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001058:	b29a      	uxth	r2, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	811a      	strh	r2, [r3, #8]
}
 800105e:	3728      	adds	r7, #40	; 0x28
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40011000 	.word	0x40011000
 8001068:	40011400 	.word	0x40011400
 800106c:	51eb851f 	.word	0x51eb851f

08001070 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800107e:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2200      	movs	r2, #0
 8001084:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2200      	movs	r2, #0
 8001090:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	220c      	movs	r2, #12
 8001096:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	819a      	strh	r2, [r3, #12]
}
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <USART_ClockInit>:
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	8a1b      	ldrh	r3, [r3, #16]
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80010c4:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	881a      	ldrh	r2, [r3, #0]
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b29a      	uxth	r2, r3
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	889b      	ldrh	r3, [r3, #4]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	b29a      	uxth	r2, r3
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	88db      	ldrh	r3, [r3, #6]
 80010de:	4313      	orrs	r3, r2
 80010e0:	b29b      	uxth	r3, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 80010e2:	68fa      	ldr	r2, [r7, #12]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	821a      	strh	r2, [r3, #16]
}
 80010f0:	3714      	adds	r7, #20
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop

080010fc <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2200      	movs	r2, #0
 8001108:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2200      	movs	r2, #0
 800111a:	80da      	strh	r2, [r3, #6]
}
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop

08001128 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	460b      	mov	r3, r1
 8001132:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001134:	78fb      	ldrb	r3, [r7, #3]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d008      	beq.n	800114c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	899b      	ldrh	r3, [r3, #12]
 800113e:	b29b      	uxth	r3, r3
 8001140:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001144:	b29a      	uxth	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	819a      	strh	r2, [r3, #12]
 800114a:	e007      	b.n	800115c <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	899b      	ldrh	r3, [r3, #12]
 8001150:	b29b      	uxth	r3, r3
 8001152:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001156:	b29a      	uxth	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	819a      	strh	r2, [r3, #12]
  }
}
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop

08001168 <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock. 
  * @note   The function is used for IrDA mode with UART4 and UART5.   
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	460b      	mov	r3, r1
 8001172:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	8b1b      	ldrh	r3, [r3, #24]
 8001178:	b29b      	uxth	r3, r3
 800117a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800117e:	b29a      	uxth	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	8b1b      	ldrh	r3, [r3, #24]
 8001188:	b29a      	uxth	r2, r3
 800118a:	78fb      	ldrb	r3, [r7, #3]
 800118c:	b29b      	uxth	r3, r3
 800118e:	4313      	orrs	r3, r2
 8001190:	b29a      	uxth	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	831a      	strh	r2, [r3, #24]
}
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <USART_OverSampling8Cmd>:
  * @param  NewState: new state of the USART 8x oversampling mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	460b      	mov	r3, r1
 80011aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80011ac:	78fb      	ldrb	r3, [r7, #3]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d00a      	beq.n	80011c8 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	899b      	ldrh	r3, [r3, #12]
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80011bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80011c0:	b29a      	uxth	r2, r3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	819a      	strh	r2, [r3, #12]
 80011c6:	e007      	b.n	80011d8 <USART_OverSampling8Cmd+0x38>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	899b      	ldrh	r3, [r3, #12]
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80011d2:	b29a      	uxth	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	819a      	strh	r2, [r3, #12]
  }
}  
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop

080011e4 <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80011f0:	78fb      	ldrb	r3, [r7, #3]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d008      	beq.n	8001208 <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	8a9b      	ldrh	r3, [r3, #20]
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001200:	b29a      	uxth	r2, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	829a      	strh	r2, [r3, #20]
 8001206:	e007      	b.n	8001218 <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	8a9b      	ldrh	r3, [r3, #20]
 800120c:	b29b      	uxth	r3, r3
 800120e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001212:	b29a      	uxth	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	829a      	strh	r2, [r3, #20]
  }
}
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop

08001224 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	460b      	mov	r3, r1
 800122e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001230:	887b      	ldrh	r3, [r7, #2]
 8001232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001236:	b29a      	uxth	r2, r3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	809a      	strh	r2, [r3, #4]
}
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop

08001248 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	889b      	ldrh	r3, [r3, #4]
 8001254:	b29b      	uxth	r3, r3
 8001256:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800125a:	b29b      	uxth	r3, r3
}
 800125c:	4618      	mov	r0, r3
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr

08001268 <USART_SetAddress>:
  *         UART peripheral.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	460b      	mov	r3, r1
 8001272:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	8a1b      	ldrh	r3, [r3, #16]
 8001278:	b29b      	uxth	r3, r3
 800127a:	f023 030f 	bic.w	r3, r3, #15
 800127e:	b29a      	uxth	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	8a1b      	ldrh	r3, [r3, #16]
 8001288:	b29a      	uxth	r2, r3
 800128a:	78fb      	ldrb	r3, [r7, #3]
 800128c:	b29b      	uxth	r3, r3
 800128e:	4313      	orrs	r3, r2
 8001290:	b29a      	uxth	r2, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	821a      	strh	r2, [r3, #16]
}
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	460b      	mov	r3, r1
 80012aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80012ac:	78fb      	ldrb	r3, [r7, #3]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d008      	beq.n	80012c4 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	899b      	ldrh	r3, [r3, #12]
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	f043 0302 	orr.w	r3, r3, #2
 80012bc:	b29a      	uxth	r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	819a      	strh	r2, [r3, #12]
 80012c2:	e007      	b.n	80012d4 <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	899b      	ldrh	r3, [r3, #12]
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	f023 0302 	bic.w	r3, r3, #2
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	819a      	strh	r2, [r3, #12]
  }
}
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop

080012e0 <USART_WakeUpConfig>:
  *            @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *            @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	460b      	mov	r3, r1
 80012ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	899b      	ldrh	r3, [r3, #12]
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	899b      	ldrh	r3, [r3, #12]
 8001300:	b29a      	uxth	r2, r3
 8001302:	887b      	ldrh	r3, [r7, #2]
 8001304:	4313      	orrs	r3, r2
 8001306:	b29a      	uxth	r2, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	819a      	strh	r2, [r3, #12]
}
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop

08001318 <USART_LINBreakDetectLengthConfig>:
  *            @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *            @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	460b      	mov	r3, r1
 8001322:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	8a1b      	ldrh	r3, [r3, #16]
 8001328:	b29b      	uxth	r3, r3
 800132a:	f023 0320 	bic.w	r3, r3, #32
 800132e:	b29a      	uxth	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	8a1b      	ldrh	r3, [r3, #16]
 8001338:	b29a      	uxth	r2, r3
 800133a:	887b      	ldrh	r3, [r7, #2]
 800133c:	4313      	orrs	r3, r2
 800133e:	b29a      	uxth	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	821a      	strh	r2, [r3, #16]
}
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop

08001350 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	460b      	mov	r3, r1
 800135a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800135c:	78fb      	ldrb	r3, [r7, #3]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d008      	beq.n	8001374 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	8a1b      	ldrh	r3, [r3, #16]
 8001366:	b29b      	uxth	r3, r3
 8001368:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800136c:	b29a      	uxth	r2, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	821a      	strh	r2, [r3, #16]
 8001372:	e007      	b.n	8001384 <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	8a1b      	ldrh	r3, [r3, #16]
 8001378:	b29b      	uxth	r3, r3
 800137a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800137e:	b29a      	uxth	r2, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	821a      	strh	r2, [r3, #16]
  }
}
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop

08001390 <USART_SendBreak>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	899b      	ldrh	r3, [r3, #12]
 800139c:	b29b      	uxth	r3, r3
 800139e:	f043 0301 	orr.w	r3, r3, #1
 80013a2:	b29a      	uxth	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	819a      	strh	r2, [r3, #12]
}
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop

080013b4 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	460b      	mov	r3, r1
 80013be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80013c0:	78fb      	ldrb	r3, [r7, #3]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d008      	beq.n	80013d8 <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	8a9b      	ldrh	r3, [r3, #20]
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	f043 0308 	orr.w	r3, r3, #8
 80013d0:	b29a      	uxth	r2, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	829a      	strh	r2, [r3, #20]
 80013d6:	e007      	b.n	80013e8 <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	8a9b      	ldrh	r3, [r3, #20]
 80013dc:	b29b      	uxth	r3, r3
 80013de:	f023 0308 	bic.w	r3, r3, #8
 80013e2:	b29a      	uxth	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	829a      	strh	r2, [r3, #20]
  }
}
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop

080013f4 <USART_SetGuardTime>:
  *         UART peripheral.
  * @param  USART_GuardTime: specifies the guard time.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	460b      	mov	r3, r1
 80013fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	8b1b      	ldrh	r3, [r3, #24]
 8001404:	b29b      	uxth	r3, r3
 8001406:	b2db      	uxtb	r3, r3
 8001408:	b29a      	uxth	r2, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	8b1b      	ldrh	r3, [r3, #24]
 8001412:	b29a      	uxth	r2, r3
 8001414:	78fb      	ldrb	r3, [r7, #3]
 8001416:	b29b      	uxth	r3, r3
 8001418:	021b      	lsls	r3, r3, #8
 800141a:	b29b      	uxth	r3, r3
 800141c:	4313      	orrs	r3, r2
 800141e:	b29a      	uxth	r2, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	831a      	strh	r2, [r3, #24]
}
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop

08001430 <USART_SmartCardCmd>:
  * @param  NewState: new state of the Smart Card mode.
  *          This parameter can be: ENABLE or DISABLE.      
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	460b      	mov	r3, r1
 800143a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800143c:	78fb      	ldrb	r3, [r7, #3]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d008      	beq.n	8001454 <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	8a9b      	ldrh	r3, [r3, #20]
 8001446:	b29b      	uxth	r3, r3
 8001448:	f043 0320 	orr.w	r3, r3, #32
 800144c:	b29a      	uxth	r2, r3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	829a      	strh	r2, [r3, #20]
 8001452:	e007      	b.n	8001464 <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	8a9b      	ldrh	r3, [r3, #20]
 8001458:	b29b      	uxth	r3, r3
 800145a:	f023 0320 	bic.w	r3, r3, #32
 800145e:	b29a      	uxth	r2, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	829a      	strh	r2, [r3, #20]
  }
}
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop

08001470 <USART_SmartCardNACKCmd>:
  * @param  NewState: new state of the NACK transmission.
  *          This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d008      	beq.n	8001494 <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	8a9b      	ldrh	r3, [r3, #20]
 8001486:	b29b      	uxth	r3, r3
 8001488:	f043 0310 	orr.w	r3, r3, #16
 800148c:	b29a      	uxth	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	829a      	strh	r2, [r3, #20]
 8001492:	e007      	b.n	80014a4 <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	8a9b      	ldrh	r3, [r3, #20]
 8001498:	b29b      	uxth	r3, r3
 800149a:	f023 0310 	bic.w	r3, r3, #16
 800149e:	b29a      	uxth	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	829a      	strh	r2, [r3, #20]
  }
}
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop

080014b0 <USART_IrDAConfig>:
  *            @arg USART_IrDAMode_LowPower
  *            @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	460b      	mov	r3, r1
 80014ba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	8a9b      	ldrh	r3, [r3, #20]
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	f023 0304 	bic.w	r3, r3, #4
 80014c6:	b29a      	uxth	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	8a9b      	ldrh	r3, [r3, #20]
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	887b      	ldrh	r3, [r7, #2]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	b29a      	uxth	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	829a      	strh	r2, [r3, #20]
}
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop

080014e8 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	460b      	mov	r3, r1
 80014f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 80014f4:	78fb      	ldrb	r3, [r7, #3]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d008      	beq.n	800150c <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	8a9b      	ldrh	r3, [r3, #20]
 80014fe:	b29b      	uxth	r3, r3
 8001500:	f043 0302 	orr.w	r3, r3, #2
 8001504:	b29a      	uxth	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	829a      	strh	r2, [r3, #20]
 800150a:	e007      	b.n	800151c <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	8a9b      	ldrh	r3, [r3, #20]
 8001510:	b29b      	uxth	r3, r3
 8001512:	f023 0302 	bic.w	r3, r3, #2
 8001516:	b29a      	uxth	r2, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	829a      	strh	r2, [r3, #20]
  }
}
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop

08001528 <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.   
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	4613      	mov	r3, r2
 8001532:	460a      	mov	r2, r1
 8001534:	807a      	strh	r2, [r7, #2]
 8001536:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8001538:	787b      	ldrb	r3, [r7, #1]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d008      	beq.n	8001550 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	8a9b      	ldrh	r3, [r3, #20]
 8001542:	b29a      	uxth	r2, r3
 8001544:	887b      	ldrh	r3, [r7, #2]
 8001546:	4313      	orrs	r3, r2
 8001548:	b29a      	uxth	r2, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	829a      	strh	r2, [r3, #20]
 800154e:	e009      	b.n	8001564 <USART_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	8a9b      	ldrh	r3, [r3, #20]
 8001554:	b29a      	uxth	r2, r3
 8001556:	887b      	ldrh	r3, [r7, #2]
 8001558:	43db      	mvns	r3, r3
 800155a:	b29b      	uxth	r3, r3
 800155c:	4013      	ands	r3, r2
 800155e:	b29a      	uxth	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	829a      	strh	r2, [r3, #20]
  }
}
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop

08001570 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001570:	b480      	push	{r7}
 8001572:	b087      	sub	sp, #28
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	4613      	mov	r3, r2
 800157a:	460a      	mov	r2, r1
 800157c:	807a      	strh	r2, [r7, #2]
 800157e:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001580:	2300      	movs	r3, #0
 8001582:	613b      	str	r3, [r7, #16]
 8001584:	2300      	movs	r3, #0
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	2300      	movs	r3, #0
 800158a:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001594:	887b      	ldrh	r3, [r7, #2]
 8001596:	b2db      	uxtb	r3, r3
 8001598:	095b      	lsrs	r3, r3, #5
 800159a:	b2db      	uxtb	r3, r3
 800159c:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800159e:	887b      	ldrh	r3, [r7, #2]
 80015a0:	f003 031f 	and.w	r3, r3, #31
 80015a4:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2201      	movs	r2, #1
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d103      	bne.n	80015be <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	330c      	adds	r3, #12
 80015ba:	617b      	str	r3, [r7, #20]
 80015bc:	e009      	b.n	80015d2 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d103      	bne.n	80015cc <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	3310      	adds	r3, #16
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	e002      	b.n	80015d2 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	3314      	adds	r3, #20
 80015d0:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80015d2:	787b      	ldrb	r3, [r7, #1]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d006      	beq.n	80015e6 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	697a      	ldr	r2, [r7, #20]
 80015dc:	6811      	ldr	r1, [r2, #0]
 80015de:	68ba      	ldr	r2, [r7, #8]
 80015e0:	430a      	orrs	r2, r1
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	e006      	b.n	80015f4 <USART_ITConfig+0x84>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	697a      	ldr	r2, [r7, #20]
 80015ea:	6811      	ldr	r1, [r2, #0]
 80015ec:	68ba      	ldr	r2, [r7, #8]
 80015ee:	43d2      	mvns	r2, r2
 80015f0:	400a      	ands	r2, r1
 80015f2:	601a      	str	r2, [r3, #0]
  }
}
 80015f4:	371c      	adds	r7, #28
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop

08001600 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	460b      	mov	r3, r1
 800160a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800160c:	2300      	movs	r3, #0
 800160e:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	881b      	ldrh	r3, [r3, #0]
 8001614:	b29a      	uxth	r2, r3
 8001616:	887b      	ldrh	r3, [r7, #2]
 8001618:	4013      	ands	r3, r2
 800161a:	b29b      	uxth	r3, r3
 800161c:	2b00      	cmp	r3, #0
 800161e:	d002      	beq.n	8001626 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001620:	2301      	movs	r3, #1
 8001622:	73fb      	strb	r3, [r7, #15]
 8001624:	e001      	b.n	800162a <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001626:	2300      	movs	r3, #0
 8001628:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800162a:	7bfb      	ldrb	r3, [r7, #15]
}
 800162c:	4618      	mov	r0, r3
 800162e:	3714      	adds	r7, #20
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <USART_ClearFlag>:
  *          (USART_SendData()).
  *   
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	460b      	mov	r3, r1
 8001642:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8001644:	887b      	ldrh	r3, [r7, #2]
 8001646:	43db      	mvns	r3, r3
 8001648:	b29a      	uxth	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	801a      	strh	r2, [r3, #0]
}
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001658:	b480      	push	{r7}
 800165a:	b087      	sub	sp, #28
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	460b      	mov	r3, r1
 8001662:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001664:	2300      	movs	r3, #0
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]
 800166c:	2300      	movs	r3, #0
 800166e:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001670:	2300      	movs	r3, #0
 8001672:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001674:	887b      	ldrh	r3, [r7, #2]
 8001676:	b2db      	uxtb	r3, r3
 8001678:	095b      	lsrs	r3, r3, #5
 800167a:	b2db      	uxtb	r3, r3
 800167c:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800167e:	887b      	ldrh	r3, [r7, #2]
 8001680:	f003 031f 	and.w	r3, r3, #31
 8001684:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	2201      	movs	r2, #1
 800168a:	fa02 f303 	lsl.w	r3, r2, r3
 800168e:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	2b01      	cmp	r3, #1
 8001694:	d106      	bne.n	80016a4 <USART_GetITStatus+0x4c>
  {
    itmask &= USARTx->CR1;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	899b      	ldrh	r3, [r3, #12]
 800169a:	b29b      	uxth	r3, r3
 800169c:	697a      	ldr	r2, [r7, #20]
 800169e:	4013      	ands	r3, r2
 80016a0:	617b      	str	r3, [r7, #20]
 80016a2:	e00f      	b.n	80016c4 <USART_GetITStatus+0x6c>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d106      	bne.n	80016b8 <USART_GetITStatus+0x60>
  {
    itmask &= USARTx->CR2;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	8a1b      	ldrh	r3, [r3, #16]
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	697a      	ldr	r2, [r7, #20]
 80016b2:	4013      	ands	r3, r2
 80016b4:	617b      	str	r3, [r7, #20]
 80016b6:	e005      	b.n	80016c4 <USART_GetITStatus+0x6c>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	8a9b      	ldrh	r3, [r3, #20]
 80016bc:	b29b      	uxth	r3, r3
 80016be:	697a      	ldr	r2, [r7, #20]
 80016c0:	4013      	ands	r3, r2
 80016c2:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 80016c4:	887b      	ldrh	r3, [r7, #2]
 80016c6:	0a1b      	lsrs	r3, r3, #8
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2201      	movs	r2, #1
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	881b      	ldrh	r3, [r3, #0]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	68fa      	ldr	r2, [r7, #12]
 80016de:	4013      	ands	r3, r2
 80016e0:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d005      	beq.n	80016f4 <USART_GetITStatus+0x9c>
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d002      	beq.n	80016f4 <USART_GetITStatus+0x9c>
  {
    bitstatus = SET;
 80016ee:	2301      	movs	r3, #1
 80016f0:	74fb      	strb	r3, [r7, #19]
 80016f2:	e001      	b.n	80016f8 <USART_GetITStatus+0xa0>
  }
  else
  {
    bitstatus = RESET;
 80016f4:	2300      	movs	r3, #0
 80016f6:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80016f8:	7cfb      	ldrb	r3, [r7, #19]
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	371c      	adds	r7, #28
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop

08001708 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	460b      	mov	r3, r1
 8001712:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001714:	2300      	movs	r3, #0
 8001716:	81fb      	strh	r3, [r7, #14]
 8001718:	2300      	movs	r3, #0
 800171a:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 800171c:	887b      	ldrh	r3, [r7, #2]
 800171e:	0a1b      	lsrs	r3, r3, #8
 8001720:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001722:	89fb      	ldrh	r3, [r7, #14]
 8001724:	2201      	movs	r2, #1
 8001726:	fa02 f303 	lsl.w	r3, r2, r3
 800172a:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 800172c:	89bb      	ldrh	r3, [r7, #12]
 800172e:	43db      	mvns	r3, r3
 8001730:	b29a      	uxth	r2, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	801a      	strh	r2, [r3, #0]
}
 8001736:	3714      	adds	r7, #20
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001744:	4b12      	ldr	r3, [pc, #72]	; (8001790 <RCC_DeInit+0x50>)
 8001746:	4a12      	ldr	r2, [pc, #72]	; (8001790 <RCC_DeInit+0x50>)
 8001748:	6812      	ldr	r2, [r2, #0]
 800174a:	f042 0201 	orr.w	r2, r2, #1
 800174e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001750:	4b0f      	ldr	r3, [pc, #60]	; (8001790 <RCC_DeInit+0x50>)
 8001752:	2200      	movs	r2, #0
 8001754:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 8001756:	4a0e      	ldr	r2, [pc, #56]	; (8001790 <RCC_DeInit+0x50>)
 8001758:	4b0d      	ldr	r3, [pc, #52]	; (8001790 <RCC_DeInit+0x50>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 8001760:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001764:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001766:	4b0a      	ldr	r3, [pc, #40]	; (8001790 <RCC_DeInit+0x50>)
 8001768:	4a0a      	ldr	r2, [pc, #40]	; (8001794 <RCC_DeInit+0x54>)
 800176a:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 800176c:	4b08      	ldr	r3, [pc, #32]	; (8001790 <RCC_DeInit+0x50>)
 800176e:	4a0a      	ldr	r2, [pc, #40]	; (8001798 <RCC_DeInit+0x58>)
 8001770:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001774:	4b06      	ldr	r3, [pc, #24]	; (8001790 <RCC_DeInit+0x50>)
 8001776:	4a06      	ldr	r2, [pc, #24]	; (8001790 <RCC_DeInit+0x50>)
 8001778:	6812      	ldr	r2, [r2, #0]
 800177a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800177e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001780:	4b03      	ldr	r3, [pc, #12]	; (8001790 <RCC_DeInit+0x50>)
 8001782:	2200      	movs	r2, #0
 8001784:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	40023800 	.word	0x40023800
 8001794:	24003010 	.word	0x24003010
 8001798:	20003000 	.word	0x20003000

0800179c <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 80017a6:	4b05      	ldr	r3, [pc, #20]	; (80017bc <RCC_HSEConfig+0x20>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 80017ac:	4b03      	ldr	r3, [pc, #12]	; (80017bc <RCC_HSEConfig+0x20>)
 80017ae:	79fa      	ldrb	r2, [r7, #7]
 80017b0:	701a      	strb	r2, [r3, #0]
}
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	40023802 	.word	0x40023802

080017c0 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 80017c6:	2300      	movs	r3, #0
 80017c8:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 80017ca:	2300      	movs	r3, #0
 80017cc:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 80017ce:	2300      	movs	r3, #0
 80017d0:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80017d2:	2031      	movs	r0, #49	; 0x31
 80017d4:	f000 fc92 	bl	80020fc <RCC_GetFlagStatus>
 80017d8:	4603      	mov	r3, r0
 80017da:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	3301      	adds	r3, #1
 80017e0:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80017e8:	d002      	beq.n	80017f0 <RCC_WaitForHSEStartUp+0x30>
 80017ea:	79bb      	ldrb	r3, [r7, #6]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d0f0      	beq.n	80017d2 <RCC_WaitForHSEStartUp+0x12>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80017f0:	2031      	movs	r0, #49	; 0x31
 80017f2:	f000 fc83 	bl	80020fc <RCC_GetFlagStatus>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d002      	beq.n	8001802 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 80017fc:	2301      	movs	r3, #1
 80017fe:	71fb      	strb	r3, [r7, #7]
 8001800:	e001      	b.n	8001806 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8001802:	2300      	movs	r3, #0
 8001804:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 8001806:	79fb      	ldrb	r3, [r7, #7]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *         This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 8001810:	b480      	push	{r7}
 8001812:	b085      	sub	sp, #20
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 800181a:	2300      	movs	r3, #0
 800181c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 800181e:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <RCC_AdjustHSICalibrationValue+0x38>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	60fb      	str	r3, [r7, #12]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800182a:	60fb      	str	r3, [r7, #12]

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	00db      	lsls	r3, r3, #3
 8001830:	68fa      	ldr	r2, [r7, #12]
 8001832:	4313      	orrs	r3, r2
 8001834:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CR = tmpreg;
 8001836:	4b04      	ldr	r3, [pc, #16]	; (8001848 <RCC_AdjustHSICalibrationValue+0x38>)
 8001838:	68fa      	ldr	r2, [r7, #12]
 800183a:	601a      	str	r2, [r3, #0]
}
 800183c:	3714      	adds	r7, #20
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	40023800 	.word	0x40023800

0800184c <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8001856:	4b04      	ldr	r3, [pc, #16]	; (8001868 <RCC_HSICmd+0x1c>)
 8001858:	79fa      	ldrb	r2, [r7, #7]
 800185a:	601a      	str	r2, [r3, #0]
}
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	42470000 	.word	0x42470000

0800186c <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001876:	4b0c      	ldr	r3, [pc, #48]	; (80018a8 <RCC_LSEConfig+0x3c>)
 8001878:	2200      	movs	r2, #0
 800187a:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800187c:	4b0a      	ldr	r3, [pc, #40]	; (80018a8 <RCC_LSEConfig+0x3c>)
 800187e:	2200      	movs	r2, #0
 8001880:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d002      	beq.n	800188e <RCC_LSEConfig+0x22>
 8001888:	2b04      	cmp	r3, #4
 800188a:	d004      	beq.n	8001896 <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 800188c:	e007      	b.n	800189e <RCC_LSEConfig+0x32>
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 800188e:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <RCC_LSEConfig+0x3c>)
 8001890:	2201      	movs	r2, #1
 8001892:	701a      	strb	r2, [r3, #0]
      break;
 8001894:	e003      	b.n	800189e <RCC_LSEConfig+0x32>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8001896:	4b04      	ldr	r3, [pc, #16]	; (80018a8 <RCC_LSEConfig+0x3c>)
 8001898:	2205      	movs	r2, #5
 800189a:	701a      	strb	r2, [r3, #0]
      break;
 800189c:	bf00      	nop
    default:
      break;
  }
}
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	40023870 	.word	0x40023870

080018ac <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 80018b6:	4b04      	ldr	r3, [pc, #16]	; (80018c8 <RCC_LSICmd+0x1c>)
 80018b8:	79fa      	ldrb	r2, [r7, #7]
 80018ba:	601a      	str	r2, [r3, #0]
}
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	42470e80 	.word	0x42470e80

080018cc <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	607a      	str	r2, [r7, #4]
 80018d8:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 80018da:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <RCC_PLLConfig+0x38>)
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	0191      	lsls	r1, r2, #6
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	4311      	orrs	r1, r2
 80018e4:	683a      	ldr	r2, [r7, #0]
 80018e6:	0852      	lsrs	r2, r2, #1
 80018e8:	3a01      	subs	r2, #1
 80018ea:	0412      	lsls	r2, r2, #16
 80018ec:	4311      	orrs	r1, r2
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	4311      	orrs	r1, r2
                 (PLLQ << 24);
 80018f2:	69ba      	ldr	r2, [r7, #24]
 80018f4:	0612      	lsls	r2, r2, #24
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 80018f6:	430a      	orrs	r2, r1
 80018f8:	605a      	str	r2, [r3, #4]
                 (PLLQ << 24);
}
 80018fa:	3714      	adds	r7, #20
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr
 8001904:	40023800 	.word	0x40023800

08001908 <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8001912:	4b04      	ldr	r3, [pc, #16]	; (8001924 <RCC_PLLCmd+0x1c>)
 8001914:	79fa      	ldrb	r2, [r7, #7]
 8001916:	601a      	str	r2, [r3, #0]
}
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	42470060 	.word	0x42470060

08001928 <RCC_PLLI2SConfig>:
  *         on the I2S clock frequency.
  *   
  * @retval None
  */
void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 8001932:	4b06      	ldr	r3, [pc, #24]	; (800194c <RCC_PLLI2SConfig+0x24>)
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	0191      	lsls	r1, r2, #6
 8001938:	683a      	ldr	r2, [r7, #0]
 800193a:	0712      	lsls	r2, r2, #28
 800193c:	430a      	orrs	r2, r1
 800193e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	40023800 	.word	0x40023800

08001950 <RCC_PLLI2SCmd>:
  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 800195a:	4b04      	ldr	r3, [pc, #16]	; (800196c <RCC_PLLI2SCmd+0x1c>)
 800195c:	79fa      	ldrb	r2, [r7, #7]
 800195e:	601a      	str	r2, [r3, #0]
}
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	42470068 	.word	0x42470068

08001970 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 800197a:	4b04      	ldr	r3, [pc, #16]	; (800198c <RCC_ClockSecuritySystemCmd+0x1c>)
 800197c:	79fa      	ldrb	r2, [r7, #7]
 800197e:	601a      	str	r2, [r3, #0]
}
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	4247004c 	.word	0x4247004c

08001990 <RCC_MCO1Config>:
  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
  * @retval None
  */
void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
 8001998:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 800199e:	4b0a      	ldr	r3, [pc, #40]	; (80019c8 <RCC_MCO1Config+0x38>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	60fb      	str	r3, [r7, #12]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 80019aa:	60fb      	str	r3, [r7, #12]

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 80019b8:	4b03      	ldr	r3, [pc, #12]	; (80019c8 <RCC_MCO1Config+0x38>)
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	609a      	str	r2, [r3, #8]
}
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	40023800 	.word	0x40023800

080019cc <RCC_MCO2Config>:
  *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
  *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
  * @retval None
  */
void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80019d6:	2300      	movs	r3, #0
 80019d8:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 80019da:	4b0a      	ldr	r3, [pc, #40]	; (8001a04 <RCC_MCO2Config+0x38>)
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	60fb      	str	r3, [r7, #12]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80019e6:	60fb      	str	r3, [r7, #12]

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 80019f4:	4b03      	ldr	r3, [pc, #12]	; (8001a04 <RCC_MCO2Config+0x38>)
 80019f6:	68fa      	ldr	r2, [r7, #12]
 80019f8:	609a      	str	r2, [r3, #8]
}
 80019fa:	3714      	adds	r7, #20
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr
 8001a04:	40023800 	.word	0x40023800

08001a08 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8001a14:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <RCC_SYSCLKConfig+0x34>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	f023 0303 	bic.w	r3, r3, #3
 8001a20:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001a22:	68fa      	ldr	r2, [r7, #12]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4313      	orrs	r3, r2
 8001a28:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001a2a:	4b04      	ldr	r3, [pc, #16]	; (8001a3c <RCC_SYSCLKConfig+0x34>)
 8001a2c:	68fa      	ldr	r2, [r7, #12]
 8001a2e:	609a      	str	r2, [r3, #8]
}
 8001a30:	3714      	adds	r7, #20
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	40023800 	.word	0x40023800

08001a40 <RCC_GetSYSCLKSource>:
  *              - 0x00: HSI used as system clock
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8001a44:	4b05      	ldr	r3, [pc, #20]	; (8001a5c <RCC_GetSYSCLKSource+0x1c>)
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	f003 030c 	and.w	r3, r3, #12
 8001a4e:	b2db      	uxtb	r3, r3
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	40023800 	.word	0x40023800

08001a60 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8001a6c:	4b09      	ldr	r3, [pc, #36]	; (8001a94 <RCC_HCLKConfig+0x34>)
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a78:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001a7a:	68fa      	ldr	r2, [r7, #12]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001a82:	4b04      	ldr	r3, [pc, #16]	; (8001a94 <RCC_HCLKConfig+0x34>)
 8001a84:	68fa      	ldr	r2, [r7, #12]
 8001a86:	609a      	str	r2, [r3, #8]
}
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	40023800 	.word	0x40023800

08001a98 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001aa4:	4b09      	ldr	r3, [pc, #36]	; (8001acc <RCC_PCLK1Config+0x34>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001ab0:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001ab2:	68fa      	ldr	r2, [r7, #12]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001aba:	4b04      	ldr	r3, [pc, #16]	; (8001acc <RCC_PCLK1Config+0x34>)
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	609a      	str	r2, [r3, #8]
}
 8001ac0:	3714      	adds	r7, #20
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	40023800 	.word	0x40023800

08001ad0 <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001adc:	4b09      	ldr	r3, [pc, #36]	; (8001b04 <RCC_PCLK2Config+0x34>)
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001ae8:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001af4:	4b03      	ldr	r3, [pc, #12]	; (8001b04 <RCC_PCLK2Config+0x34>)
 8001af6:	68fa      	ldr	r2, [r7, #12]
 8001af8:	609a      	str	r2, [r3, #8]
}
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	40023800 	.word	0x40023800

08001b08 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b089      	sub	sp, #36	; 0x24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001b10:	2300      	movs	r3, #0
 8001b12:	61bb      	str	r3, [r7, #24]
 8001b14:	2300      	movs	r3, #0
 8001b16:	617b      	str	r3, [r7, #20]
 8001b18:	2300      	movs	r3, #0
 8001b1a:	61fb      	str	r3, [r7, #28]
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	613b      	str	r3, [r7, #16]
 8001b20:	2300      	movs	r3, #0
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	2302      	movs	r3, #2
 8001b26:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001b28:	4b48      	ldr	r3, [pc, #288]	; (8001c4c <RCC_GetClocksFreq+0x144>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	f003 030c 	and.w	r3, r3, #12
 8001b30:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	2b04      	cmp	r3, #4
 8001b36:	d007      	beq.n	8001b48 <RCC_GetClocksFreq+0x40>
 8001b38:	2b08      	cmp	r3, #8
 8001b3a:	d009      	beq.n	8001b50 <RCC_GetClocksFreq+0x48>
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d13f      	bne.n	8001bc0 <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a43      	ldr	r2, [pc, #268]	; (8001c50 <RCC_GetClocksFreq+0x148>)
 8001b44:	601a      	str	r2, [r3, #0]
      break;
 8001b46:	e03f      	b.n	8001bc8 <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a42      	ldr	r2, [pc, #264]	; (8001c54 <RCC_GetClocksFreq+0x14c>)
 8001b4c:	601a      	str	r2, [r3, #0]
      break;
 8001b4e:	e03b      	b.n	8001bc8 <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001b50:	4b3e      	ldr	r3, [pc, #248]	; (8001c4c <RCC_GetClocksFreq+0x144>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b58:	0d9b      	lsrs	r3, r3, #22
 8001b5a:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b5c:	4b3b      	ldr	r3, [pc, #236]	; (8001c4c <RCC_GetClocksFreq+0x144>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b64:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d00d      	beq.n	8001b88 <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001b6c:	4a39      	ldr	r2, [pc, #228]	; (8001c54 <RCC_GetClocksFreq+0x14c>)
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b74:	4b35      	ldr	r3, [pc, #212]	; (8001c4c <RCC_GetClocksFreq+0x144>)
 8001b76:	6859      	ldr	r1, [r3, #4]
 8001b78:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b7c:	400b      	ands	r3, r1
 8001b7e:	099b      	lsrs	r3, r3, #6
 8001b80:	fb03 f302 	mul.w	r3, r3, r2
 8001b84:	61fb      	str	r3, [r7, #28]
 8001b86:	e00c      	b.n	8001ba2 <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001b88:	4a31      	ldr	r2, [pc, #196]	; (8001c50 <RCC_GetClocksFreq+0x148>)
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b90:	4b2e      	ldr	r3, [pc, #184]	; (8001c4c <RCC_GetClocksFreq+0x144>)
 8001b92:	6859      	ldr	r1, [r3, #4]
 8001b94:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b98:	400b      	ands	r3, r1
 8001b9a:	099b      	lsrs	r3, r3, #6
 8001b9c:	fb03 f302 	mul.w	r3, r3, r2
 8001ba0:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001ba2:	4b2a      	ldr	r3, [pc, #168]	; (8001c4c <RCC_GetClocksFreq+0x144>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001baa:	0c1b      	lsrs	r3, r3, #16
 8001bac:	3301      	adds	r3, #1
 8001bae:	005b      	lsls	r3, r3, #1
 8001bb0:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001bb2:	69fa      	ldr	r2, [r7, #28]
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	fbb2 f2f3 	udiv	r2, r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	601a      	str	r2, [r3, #0]
      break;
 8001bbe:	e003      	b.n	8001bc8 <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4a23      	ldr	r2, [pc, #140]	; (8001c50 <RCC_GetClocksFreq+0x148>)
 8001bc4:	601a      	str	r2, [r3, #0]
      break;
 8001bc6:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001bc8:	4b20      	ldr	r3, [pc, #128]	; (8001c4c <RCC_GetClocksFreq+0x144>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bd0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	091b      	lsrs	r3, r3, #4
 8001bd6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001bd8:	4a1f      	ldr	r2, [pc, #124]	; (8001c58 <RCC_GetClocksFreq+0x150>)
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	4413      	add	r3, r2
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	40da      	lsrs	r2, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001bf0:	4b16      	ldr	r3, [pc, #88]	; (8001c4c <RCC_GetClocksFreq+0x144>)
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001bf8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	0a9b      	lsrs	r3, r3, #10
 8001bfe:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001c00:	4a15      	ldr	r2, [pc, #84]	; (8001c58 <RCC_GetClocksFreq+0x150>)
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	4413      	add	r3, r2
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685a      	ldr	r2, [r3, #4]
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	40da      	lsrs	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001c18:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <RCC_GetClocksFreq+0x144>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001c20:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	0b5b      	lsrs	r3, r3, #13
 8001c26:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001c28:	4a0b      	ldr	r2, [pc, #44]	; (8001c58 <RCC_GetClocksFreq+0x150>)
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685a      	ldr	r2, [r3, #4]
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	40da      	lsrs	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	60da      	str	r2, [r3, #12]
}
 8001c40:	3724      	adds	r7, #36	; 0x24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	00f42400 	.word	0x00f42400
 8001c54:	01312d00 	.word	0x01312d00
 8001c58:	20000014 	.word	0x20000014

08001c5c <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001c64:	2300      	movs	r3, #0
 8001c66:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001c72:	d111      	bne.n	8001c98 <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8001c74:	4b0f      	ldr	r3, [pc, #60]	; (8001cb4 <RCC_RTCCLKConfig+0x58>)
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001c80:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001c88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8001c92:	4b08      	ldr	r3, [pc, #32]	; (8001cb4 <RCC_RTCCLKConfig+0x58>)
 8001c94:	68fa      	ldr	r2, [r7, #12]
 8001c96:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8001c98:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <RCC_RTCCLKConfig+0x58>)
 8001c9a:	4a06      	ldr	r2, [pc, #24]	; (8001cb4 <RCC_RTCCLKConfig+0x58>)
 8001c9c:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001ca4:	430a      	orrs	r2, r1
 8001ca6:	671a      	str	r2, [r3, #112]	; 0x70
}
 8001ca8:	3714      	adds	r7, #20
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	40023800 	.word	0x40023800

08001cb8 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8001cc2:	4b04      	ldr	r3, [pc, #16]	; (8001cd4 <RCC_RTCCLKCmd+0x1c>)
 8001cc4:	79fa      	ldrb	r2, [r7, #7]
 8001cc6:	601a      	str	r2, [r3, #0]
}
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	42470e3c 	.word	0x42470e3c

08001cd8 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8001ce2:	4b04      	ldr	r3, [pc, #16]	; (8001cf4 <RCC_BackupResetCmd+0x1c>)
 8001ce4:	79fa      	ldrb	r2, [r7, #7]
 8001ce6:	601a      	str	r2, [r3, #0]
}
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	42470e40 	.word	0x42470e40

08001cf8 <RCC_I2SCLKConfig>:
  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as I2S clock source
  * @retval None
  */
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 8001d00:	4b03      	ldr	r3, [pc, #12]	; (8001d10 <RCC_I2SCLKConfig+0x18>)
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	601a      	str	r2, [r3, #0]
}
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	4247015c 	.word	0x4247015c

08001d14 <RCC_TIMCLKPresConfig>:
  *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
  *                 to division by 8 or more.
  * @retval None
  */
void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));

  *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 8001d1c:	4b03      	ldr	r3, [pc, #12]	; (8001d2c <RCC_TIMCLKPresConfig+0x18>)
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	601a      	str	r2, [r3, #0]
  
}
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr
 8001d2c:	424711e0 	.word	0x424711e0

08001d30 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	460b      	mov	r3, r1
 8001d3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001d3c:	78fb      	ldrb	r3, [r7, #3]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d006      	beq.n	8001d50 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001d42:	4b09      	ldr	r3, [pc, #36]	; (8001d68 <RCC_AHB1PeriphClockCmd+0x38>)
 8001d44:	4a08      	ldr	r2, [pc, #32]	; (8001d68 <RCC_AHB1PeriphClockCmd+0x38>)
 8001d46:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	631a      	str	r2, [r3, #48]	; 0x30
 8001d4e:	e006      	b.n	8001d5e <RCC_AHB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001d50:	4b05      	ldr	r3, [pc, #20]	; (8001d68 <RCC_AHB1PeriphClockCmd+0x38>)
 8001d52:	4a05      	ldr	r2, [pc, #20]	; (8001d68 <RCC_AHB1PeriphClockCmd+0x38>)
 8001d54:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	43d2      	mvns	r2, r2
 8001d5a:	400a      	ands	r2, r1
 8001d5c:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	40023800 	.word	0x40023800

08001d6c <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	460b      	mov	r3, r1
 8001d76:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001d78:	78fb      	ldrb	r3, [r7, #3]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d006      	beq.n	8001d8c <RCC_AHB2PeriphClockCmd+0x20>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8001d7e:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <RCC_AHB2PeriphClockCmd+0x38>)
 8001d80:	4a08      	ldr	r2, [pc, #32]	; (8001da4 <RCC_AHB2PeriphClockCmd+0x38>)
 8001d82:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	430a      	orrs	r2, r1
 8001d88:	635a      	str	r2, [r3, #52]	; 0x34
 8001d8a:	e006      	b.n	8001d9a <RCC_AHB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8001d8c:	4b05      	ldr	r3, [pc, #20]	; (8001da4 <RCC_AHB2PeriphClockCmd+0x38>)
 8001d8e:	4a05      	ldr	r2, [pc, #20]	; (8001da4 <RCC_AHB2PeriphClockCmd+0x38>)
 8001d90:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	43d2      	mvns	r2, r2
 8001d96:	400a      	ands	r2, r1
 8001d98:	635a      	str	r2, [r3, #52]	; 0x34
  }
}
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr
 8001da4:	40023800 	.word	0x40023800

08001da8 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	460b      	mov	r3, r1
 8001db2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001db4:	78fb      	ldrb	r3, [r7, #3]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d006      	beq.n	8001dc8 <RCC_AHB3PeriphClockCmd+0x20>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8001dba:	4b09      	ldr	r3, [pc, #36]	; (8001de0 <RCC_AHB3PeriphClockCmd+0x38>)
 8001dbc:	4a08      	ldr	r2, [pc, #32]	; (8001de0 <RCC_AHB3PeriphClockCmd+0x38>)
 8001dbe:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	639a      	str	r2, [r3, #56]	; 0x38
 8001dc6:	e006      	b.n	8001dd6 <RCC_AHB3PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8001dc8:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <RCC_AHB3PeriphClockCmd+0x38>)
 8001dca:	4a05      	ldr	r2, [pc, #20]	; (8001de0 <RCC_AHB3PeriphClockCmd+0x38>)
 8001dcc:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	43d2      	mvns	r2, r2
 8001dd2:	400a      	ands	r2, r1
 8001dd4:	639a      	str	r2, [r3, #56]	; 0x38
  }
}
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	40023800 	.word	0x40023800

08001de4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	460b      	mov	r3, r1
 8001dee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001df0:	78fb      	ldrb	r3, [r7, #3]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d006      	beq.n	8001e04 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001df6:	4b09      	ldr	r3, [pc, #36]	; (8001e1c <RCC_APB1PeriphClockCmd+0x38>)
 8001df8:	4a08      	ldr	r2, [pc, #32]	; (8001e1c <RCC_APB1PeriphClockCmd+0x38>)
 8001dfa:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	641a      	str	r2, [r3, #64]	; 0x40
 8001e02:	e006      	b.n	8001e12 <RCC_APB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001e04:	4b05      	ldr	r3, [pc, #20]	; (8001e1c <RCC_APB1PeriphClockCmd+0x38>)
 8001e06:	4a05      	ldr	r2, [pc, #20]	; (8001e1c <RCC_APB1PeriphClockCmd+0x38>)
 8001e08:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	43d2      	mvns	r2, r2
 8001e0e:	400a      	ands	r2, r1
 8001e10:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	40023800 	.word	0x40023800

08001e20 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001e2c:	78fb      	ldrb	r3, [r7, #3]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d006      	beq.n	8001e40 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001e32:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <RCC_APB2PeriphClockCmd+0x38>)
 8001e34:	4a08      	ldr	r2, [pc, #32]	; (8001e58 <RCC_APB2PeriphClockCmd+0x38>)
 8001e36:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	645a      	str	r2, [r3, #68]	; 0x44
 8001e3e:	e006      	b.n	8001e4e <RCC_APB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001e40:	4b05      	ldr	r3, [pc, #20]	; (8001e58 <RCC_APB2PeriphClockCmd+0x38>)
 8001e42:	4a05      	ldr	r2, [pc, #20]	; (8001e58 <RCC_APB2PeriphClockCmd+0x38>)
 8001e44:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	43d2      	mvns	r2, r2
 8001e4a:	400a      	ands	r2, r1
 8001e4c:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	40023800 	.word	0x40023800

08001e5c <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	460b      	mov	r3, r1
 8001e66:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001e68:	78fb      	ldrb	r3, [r7, #3]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d006      	beq.n	8001e7c <RCC_AHB1PeriphResetCmd+0x20>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8001e6e:	4b09      	ldr	r3, [pc, #36]	; (8001e94 <RCC_AHB1PeriphResetCmd+0x38>)
 8001e70:	4a08      	ldr	r2, [pc, #32]	; (8001e94 <RCC_AHB1PeriphResetCmd+0x38>)
 8001e72:	6911      	ldr	r1, [r2, #16]
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	430a      	orrs	r2, r1
 8001e78:	611a      	str	r2, [r3, #16]
 8001e7a:	e006      	b.n	8001e8a <RCC_AHB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8001e7c:	4b05      	ldr	r3, [pc, #20]	; (8001e94 <RCC_AHB1PeriphResetCmd+0x38>)
 8001e7e:	4a05      	ldr	r2, [pc, #20]	; (8001e94 <RCC_AHB1PeriphResetCmd+0x38>)
 8001e80:	6911      	ldr	r1, [r2, #16]
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	43d2      	mvns	r2, r2
 8001e86:	400a      	ands	r2, r1
 8001e88:	611a      	str	r2, [r3, #16]
  }
}
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	40023800 	.word	0x40023800

08001e98 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001ea4:	78fb      	ldrb	r3, [r7, #3]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d006      	beq.n	8001eb8 <RCC_AHB2PeriphResetCmd+0x20>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8001eaa:	4b09      	ldr	r3, [pc, #36]	; (8001ed0 <RCC_AHB2PeriphResetCmd+0x38>)
 8001eac:	4a08      	ldr	r2, [pc, #32]	; (8001ed0 <RCC_AHB2PeriphResetCmd+0x38>)
 8001eae:	6951      	ldr	r1, [r2, #20]
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	615a      	str	r2, [r3, #20]
 8001eb6:	e006      	b.n	8001ec6 <RCC_AHB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8001eb8:	4b05      	ldr	r3, [pc, #20]	; (8001ed0 <RCC_AHB2PeriphResetCmd+0x38>)
 8001eba:	4a05      	ldr	r2, [pc, #20]	; (8001ed0 <RCC_AHB2PeriphResetCmd+0x38>)
 8001ebc:	6951      	ldr	r1, [r2, #20]
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	43d2      	mvns	r2, r2
 8001ec2:	400a      	ands	r2, r1
 8001ec4:	615a      	str	r2, [r3, #20]
  }
}
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	40023800 	.word	0x40023800

08001ed4 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	460b      	mov	r3, r1
 8001ede:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001ee0:	78fb      	ldrb	r3, [r7, #3]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d006      	beq.n	8001ef4 <RCC_AHB3PeriphResetCmd+0x20>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8001ee6:	4b09      	ldr	r3, [pc, #36]	; (8001f0c <RCC_AHB3PeriphResetCmd+0x38>)
 8001ee8:	4a08      	ldr	r2, [pc, #32]	; (8001f0c <RCC_AHB3PeriphResetCmd+0x38>)
 8001eea:	6991      	ldr	r1, [r2, #24]
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	619a      	str	r2, [r3, #24]
 8001ef2:	e006      	b.n	8001f02 <RCC_AHB3PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8001ef4:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <RCC_AHB3PeriphResetCmd+0x38>)
 8001ef6:	4a05      	ldr	r2, [pc, #20]	; (8001f0c <RCC_AHB3PeriphResetCmd+0x38>)
 8001ef8:	6991      	ldr	r1, [r2, #24]
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	43d2      	mvns	r2, r2
 8001efe:	400a      	ands	r2, r1
 8001f00:	619a      	str	r2, [r3, #24]
  }
}
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	40023800 	.word	0x40023800

08001f10 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	460b      	mov	r3, r1
 8001f1a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001f1c:	78fb      	ldrb	r3, [r7, #3]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d006      	beq.n	8001f30 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001f22:	4b09      	ldr	r3, [pc, #36]	; (8001f48 <RCC_APB1PeriphResetCmd+0x38>)
 8001f24:	4a08      	ldr	r2, [pc, #32]	; (8001f48 <RCC_APB1PeriphResetCmd+0x38>)
 8001f26:	6a11      	ldr	r1, [r2, #32]
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	621a      	str	r2, [r3, #32]
 8001f2e:	e006      	b.n	8001f3e <RCC_APB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001f30:	4b05      	ldr	r3, [pc, #20]	; (8001f48 <RCC_APB1PeriphResetCmd+0x38>)
 8001f32:	4a05      	ldr	r2, [pc, #20]	; (8001f48 <RCC_APB1PeriphResetCmd+0x38>)
 8001f34:	6a11      	ldr	r1, [r2, #32]
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	43d2      	mvns	r2, r2
 8001f3a:	400a      	ands	r2, r1
 8001f3c:	621a      	str	r2, [r3, #32]
  }
}
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	40023800 	.word	0x40023800

08001f4c <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	460b      	mov	r3, r1
 8001f56:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001f58:	78fb      	ldrb	r3, [r7, #3]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d006      	beq.n	8001f6c <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001f5e:	4b09      	ldr	r3, [pc, #36]	; (8001f84 <RCC_APB2PeriphResetCmd+0x38>)
 8001f60:	4a08      	ldr	r2, [pc, #32]	; (8001f84 <RCC_APB2PeriphResetCmd+0x38>)
 8001f62:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	625a      	str	r2, [r3, #36]	; 0x24
 8001f6a:	e006      	b.n	8001f7a <RCC_APB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001f6c:	4b05      	ldr	r3, [pc, #20]	; (8001f84 <RCC_APB2PeriphResetCmd+0x38>)
 8001f6e:	4a05      	ldr	r2, [pc, #20]	; (8001f84 <RCC_APB2PeriphResetCmd+0x38>)
 8001f70:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	43d2      	mvns	r2, r2
 8001f76:	400a      	ands	r2, r1
 8001f78:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	40023800 	.word	0x40023800

08001f88 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	460b      	mov	r3, r1
 8001f92:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001f94:	78fb      	ldrb	r3, [r7, #3]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d006      	beq.n	8001fa8 <RCC_AHB1PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8001f9a:	4b09      	ldr	r3, [pc, #36]	; (8001fc0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 8001f9c:	4a08      	ldr	r2, [pc, #32]	; (8001fc0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 8001f9e:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	651a      	str	r2, [r3, #80]	; 0x50
 8001fa6:	e006      	b.n	8001fb6 <RCC_AHB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8001fa8:	4b05      	ldr	r3, [pc, #20]	; (8001fc0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 8001faa:	4a05      	ldr	r2, [pc, #20]	; (8001fc0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 8001fac:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	43d2      	mvns	r2, r2
 8001fb2:	400a      	ands	r2, r1
 8001fb4:	651a      	str	r2, [r3, #80]	; 0x50
  }
}
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr
 8001fc0:	40023800 	.word	0x40023800

08001fc4 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001fd0:	78fb      	ldrb	r3, [r7, #3]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d006      	beq.n	8001fe4 <RCC_AHB2PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8001fd6:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8001fd8:	4a08      	ldr	r2, [pc, #32]	; (8001ffc <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8001fda:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	655a      	str	r2, [r3, #84]	; 0x54
 8001fe2:	e006      	b.n	8001ff2 <RCC_AHB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8001fe4:	4b05      	ldr	r3, [pc, #20]	; (8001ffc <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8001fe6:	4a05      	ldr	r2, [pc, #20]	; (8001ffc <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8001fe8:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	43d2      	mvns	r2, r2
 8001fee:	400a      	ands	r2, r1
 8001ff0:	655a      	str	r2, [r3, #84]	; 0x54
  }
}
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	40023800 	.word	0x40023800

08002000 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	460b      	mov	r3, r1
 800200a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800200c:	78fb      	ldrb	r3, [r7, #3]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d006      	beq.n	8002020 <RCC_AHB3PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8002012:	4b09      	ldr	r3, [pc, #36]	; (8002038 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8002014:	4a08      	ldr	r2, [pc, #32]	; (8002038 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8002016:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	430a      	orrs	r2, r1
 800201c:	659a      	str	r2, [r3, #88]	; 0x58
 800201e:	e006      	b.n	800202e <RCC_AHB3PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8002020:	4b05      	ldr	r3, [pc, #20]	; (8002038 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8002022:	4a05      	ldr	r2, [pc, #20]	; (8002038 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8002024:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	43d2      	mvns	r2, r2
 800202a:	400a      	ands	r2, r1
 800202c:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	40023800 	.word	0x40023800

0800203c <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	460b      	mov	r3, r1
 8002046:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002048:	78fb      	ldrb	r3, [r7, #3]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d006      	beq.n	800205c <RCC_APB1PeriphClockLPModeCmd+0x20>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 800204e:	4b09      	ldr	r3, [pc, #36]	; (8002074 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8002050:	4a08      	ldr	r2, [pc, #32]	; (8002074 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8002052:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	430a      	orrs	r2, r1
 8002058:	661a      	str	r2, [r3, #96]	; 0x60
 800205a:	e006      	b.n	800206a <RCC_APB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 800205c:	4b05      	ldr	r3, [pc, #20]	; (8002074 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 800205e:	4a05      	ldr	r2, [pc, #20]	; (8002074 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8002060:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	43d2      	mvns	r2, r2
 8002066:	400a      	ands	r2, r1
 8002068:	661a      	str	r2, [r3, #96]	; 0x60
  }
}
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	40023800 	.word	0x40023800

08002078 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002084:	78fb      	ldrb	r3, [r7, #3]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d006      	beq.n	8002098 <RCC_APB2PeriphClockLPModeCmd+0x20>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 800208a:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 800208c:	4a08      	ldr	r2, [pc, #32]	; (80020b0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 800208e:	6e51      	ldr	r1, [r2, #100]	; 0x64
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	430a      	orrs	r2, r1
 8002094:	665a      	str	r2, [r3, #100]	; 0x64
 8002096:	e006      	b.n	80020a6 <RCC_APB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8002098:	4b05      	ldr	r3, [pc, #20]	; (80020b0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 800209a:	4a05      	ldr	r2, [pc, #20]	; (80020b0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 800209c:	6e51      	ldr	r1, [r2, #100]	; 0x64
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	43d2      	mvns	r2, r2
 80020a2:	400a      	ands	r2, r1
 80020a4:	665a      	str	r2, [r3, #100]	; 0x64
  }
}
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	40023800 	.word	0x40023800

080020b4 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	71fa      	strb	r2, [r7, #7]
 80020c0:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80020c2:	79bb      	ldrb	r3, [r7, #6]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d008      	beq.n	80020da <RCC_ITConfig+0x26>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80020c8:	4b0b      	ldr	r3, [pc, #44]	; (80020f8 <RCC_ITConfig+0x44>)
 80020ca:	4a0b      	ldr	r2, [pc, #44]	; (80020f8 <RCC_ITConfig+0x44>)
 80020cc:	7812      	ldrb	r2, [r2, #0]
 80020ce:	b2d1      	uxtb	r1, r2
 80020d0:	79fa      	ldrb	r2, [r7, #7]
 80020d2:	430a      	orrs	r2, r1
 80020d4:	b2d2      	uxtb	r2, r2
 80020d6:	701a      	strb	r2, [r3, #0]
 80020d8:	e009      	b.n	80020ee <RCC_ITConfig+0x3a>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 80020da:	4b07      	ldr	r3, [pc, #28]	; (80020f8 <RCC_ITConfig+0x44>)
 80020dc:	4a06      	ldr	r2, [pc, #24]	; (80020f8 <RCC_ITConfig+0x44>)
 80020de:	7812      	ldrb	r2, [r2, #0]
 80020e0:	b2d1      	uxtb	r1, r2
 80020e2:	79fa      	ldrb	r2, [r7, #7]
 80020e4:	43d2      	mvns	r2, r2
 80020e6:	b2d2      	uxtb	r2, r2
 80020e8:	400a      	ands	r2, r1
 80020ea:	b2d2      	uxtb	r2, r2
 80020ec:	701a      	strb	r2, [r3, #0]
  }
}
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	4002380d 	.word	0x4002380d

080020fc <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b087      	sub	sp, #28
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8002106:	2300      	movs	r3, #0
 8002108:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 800210a:	2300      	movs	r3, #0
 800210c:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 800210e:	2300      	movs	r3, #0
 8002110:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	095b      	lsrs	r3, r3, #5
 8002116:	b2db      	uxtb	r3, r3
 8002118:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d103      	bne.n	8002128 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8002120:	4b12      	ldr	r3, [pc, #72]	; (800216c <RCC_GetFlagStatus+0x70>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	617b      	str	r3, [r7, #20]
 8002126:	e009      	b.n	800213c <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2b02      	cmp	r3, #2
 800212c:	d103      	bne.n	8002136 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 800212e:	4b0f      	ldr	r3, [pc, #60]	; (800216c <RCC_GetFlagStatus+0x70>)
 8002130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002132:	617b      	str	r3, [r7, #20]
 8002134:	e002      	b.n	800213c <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8002136:	4b0d      	ldr	r3, [pc, #52]	; (800216c <RCC_GetFlagStatus+0x70>)
 8002138:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800213a:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 800213c:	79fb      	ldrb	r3, [r7, #7]
 800213e:	f003 031f 	and.w	r3, r3, #31
 8002142:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	697a      	ldr	r2, [r7, #20]
 8002148:	fa22 f303 	lsr.w	r3, r2, r3
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	2b00      	cmp	r3, #0
 8002152:	d002      	beq.n	800215a <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8002154:	2301      	movs	r3, #1
 8002156:	74fb      	strb	r3, [r7, #19]
 8002158:	e001      	b.n	800215e <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 800215a:	2300      	movs	r3, #0
 800215c:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 800215e:	7cfb      	ldrb	r3, [r7, #19]
}
 8002160:	4618      	mov	r0, r3
 8002162:	371c      	adds	r7, #28
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	40023800 	.word	0x40023800

08002170 <RCC_ClearFlag>:
  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8002174:	4b04      	ldr	r3, [pc, #16]	; (8002188 <RCC_ClearFlag+0x18>)
 8002176:	4a04      	ldr	r2, [pc, #16]	; (8002188 <RCC_ClearFlag+0x18>)
 8002178:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800217a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800217e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	40023800 	.word	0x40023800

0800218c <RCC_GetITStatus>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt             
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 8002196:	2300      	movs	r3, #0
 8002198:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 800219a:	4b09      	ldr	r3, [pc, #36]	; (80021c0 <RCC_GetITStatus+0x34>)
 800219c:	68da      	ldr	r2, [r3, #12]
 800219e:	79fb      	ldrb	r3, [r7, #7]
 80021a0:	4013      	ands	r3, r2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d002      	beq.n	80021ac <RCC_GetITStatus+0x20>
  {
    bitstatus = SET;
 80021a6:	2301      	movs	r3, #1
 80021a8:	73fb      	strb	r3, [r7, #15]
 80021aa:	e001      	b.n	80021b0 <RCC_GetITStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 80021ac:	2300      	movs	r3, #0
 80021ae:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3714      	adds	r7, #20
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	40023800 	.word	0x40023800

080021c4 <RCC_ClearITPendingBit>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 80021ce:	4b04      	ldr	r3, [pc, #16]	; (80021e0 <RCC_ClearITPendingBit+0x1c>)
 80021d0:	79fa      	ldrb	r2, [r7, #7]
 80021d2:	701a      	strb	r2, [r3, #0]
}
 80021d4:	370c      	adds	r7, #12
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	4002380e 	.word	0x4002380e

080021e4 <GPIO_DeInit>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for 
  *                STM32F40xx/41xx and STM32F427x/437x devices. 
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	4b3c      	ldr	r3, [pc, #240]	; (80022e0 <GPIO_DeInit+0xfc>)
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d108      	bne.n	8002206 <GPIO_DeInit+0x22>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80021f4:	2001      	movs	r0, #1
 80021f6:	2101      	movs	r1, #1
 80021f8:	f7ff fe30 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 80021fc:	2001      	movs	r0, #1
 80021fe:	2100      	movs	r1, #0
 8002200:	f7ff fe2c 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
 8002204:	e068      	b.n	80022d8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOB)
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	4b36      	ldr	r3, [pc, #216]	; (80022e4 <GPIO_DeInit+0x100>)
 800220a:	429a      	cmp	r2, r3
 800220c:	d108      	bne.n	8002220 <GPIO_DeInit+0x3c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800220e:	2002      	movs	r0, #2
 8002210:	2101      	movs	r1, #1
 8002212:	f7ff fe23 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8002216:	2002      	movs	r0, #2
 8002218:	2100      	movs	r1, #0
 800221a:	f7ff fe1f 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
 800221e:	e05b      	b.n	80022d8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOC)
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	4b31      	ldr	r3, [pc, #196]	; (80022e8 <GPIO_DeInit+0x104>)
 8002224:	429a      	cmp	r2, r3
 8002226:	d108      	bne.n	800223a <GPIO_DeInit+0x56>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8002228:	2004      	movs	r0, #4
 800222a:	2101      	movs	r1, #1
 800222c:	f7ff fe16 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8002230:	2004      	movs	r0, #4
 8002232:	2100      	movs	r1, #0
 8002234:	f7ff fe12 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
 8002238:	e04e      	b.n	80022d8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOD)
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	4b2b      	ldr	r3, [pc, #172]	; (80022ec <GPIO_DeInit+0x108>)
 800223e:	429a      	cmp	r2, r3
 8002240:	d108      	bne.n	8002254 <GPIO_DeInit+0x70>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002242:	2008      	movs	r0, #8
 8002244:	2101      	movs	r1, #1
 8002246:	f7ff fe09 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 800224a:	2008      	movs	r0, #8
 800224c:	2100      	movs	r1, #0
 800224e:	f7ff fe05 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
 8002252:	e041      	b.n	80022d8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOE)
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	4b26      	ldr	r3, [pc, #152]	; (80022f0 <GPIO_DeInit+0x10c>)
 8002258:	429a      	cmp	r2, r3
 800225a:	d108      	bne.n	800226e <GPIO_DeInit+0x8a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800225c:	2010      	movs	r0, #16
 800225e:	2101      	movs	r1, #1
 8002260:	f7ff fdfc 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8002264:	2010      	movs	r0, #16
 8002266:	2100      	movs	r1, #0
 8002268:	f7ff fdf8 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
 800226c:	e034      	b.n	80022d8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOF)
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	4b20      	ldr	r3, [pc, #128]	; (80022f4 <GPIO_DeInit+0x110>)
 8002272:	429a      	cmp	r2, r3
 8002274:	d108      	bne.n	8002288 <GPIO_DeInit+0xa4>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8002276:	2020      	movs	r0, #32
 8002278:	2101      	movs	r1, #1
 800227a:	f7ff fdef 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 800227e:	2020      	movs	r0, #32
 8002280:	2100      	movs	r1, #0
 8002282:	f7ff fdeb 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
 8002286:	e027      	b.n	80022d8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOG)
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	4b1b      	ldr	r3, [pc, #108]	; (80022f8 <GPIO_DeInit+0x114>)
 800228c:	429a      	cmp	r2, r3
 800228e:	d108      	bne.n	80022a2 <GPIO_DeInit+0xbe>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8002290:	2040      	movs	r0, #64	; 0x40
 8002292:	2101      	movs	r1, #1
 8002294:	f7ff fde2 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8002298:	2040      	movs	r0, #64	; 0x40
 800229a:	2100      	movs	r1, #0
 800229c:	f7ff fdde 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
 80022a0:	e01a      	b.n	80022d8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOH)
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	4b15      	ldr	r3, [pc, #84]	; (80022fc <GPIO_DeInit+0x118>)
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d108      	bne.n	80022bc <GPIO_DeInit+0xd8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 80022aa:	2080      	movs	r0, #128	; 0x80
 80022ac:	2101      	movs	r1, #1
 80022ae:	f7ff fdd5 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 80022b2:	2080      	movs	r0, #128	; 0x80
 80022b4:	2100      	movs	r1, #0
 80022b6:	f7ff fdd1 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
 80022ba:	e00d      	b.n	80022d8 <GPIO_DeInit+0xf4>
  }
  else
  {
    if (GPIOx == GPIOI)
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	4b10      	ldr	r3, [pc, #64]	; (8002300 <GPIO_DeInit+0x11c>)
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d109      	bne.n	80022d8 <GPIO_DeInit+0xf4>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 80022c4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80022c8:	2101      	movs	r1, #1
 80022ca:	f7ff fdc7 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 80022ce:	f44f 7080 	mov.w	r0, #256	; 0x100
 80022d2:	2100      	movs	r1, #0
 80022d4:	f7ff fdc2 	bl	8001e5c <RCC_AHB1PeriphResetCmd>
    }
  }
}
 80022d8:	3708      	adds	r7, #8
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40020000 	.word	0x40020000
 80022e4:	40020400 	.word	0x40020400
 80022e8:	40020800 	.word	0x40020800
 80022ec:	40020c00 	.word	0x40020c00
 80022f0:	40021000 	.word	0x40021000
 80022f4:	40021400 	.word	0x40021400
 80022f8:	40021800 	.word	0x40021800
 80022fc:	40021c00 	.word	0x40021c00
 8002300:	40022000 	.word	0x40022000

08002304 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002304:	b480      	push	{r7}
 8002306:	b087      	sub	sp, #28
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800230e:	2300      	movs	r3, #0
 8002310:	617b      	str	r3, [r7, #20]
 8002312:	2300      	movs	r3, #0
 8002314:	613b      	str	r3, [r7, #16]
 8002316:	2300      	movs	r3, #0
 8002318:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
 800231e:	e076      	b.n	800240e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	2201      	movs	r2, #1
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	4013      	ands	r3, r2
 8002332:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8002334:	68fa      	ldr	r2, [r7, #12]
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	429a      	cmp	r2, r3
 800233a:	d165      	bne.n	8002408 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	2103      	movs	r1, #3
 8002346:	fa01 f303 	lsl.w	r3, r1, r3
 800234a:	43db      	mvns	r3, r3
 800234c:	401a      	ands	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	791b      	ldrb	r3, [r3, #4]
 800235a:	4619      	mov	r1, r3
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	fa01 f303 	lsl.w	r3, r1, r3
 8002364:	431a      	orrs	r2, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	791b      	ldrb	r3, [r3, #4]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d003      	beq.n	800237a <GPIO_Init+0x76>
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	791b      	ldrb	r3, [r3, #4]
 8002376:	2b02      	cmp	r3, #2
 8002378:	d12e      	bne.n	80023d8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	2103      	movs	r1, #3
 8002384:	fa01 f303 	lsl.w	r3, r1, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	401a      	ands	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	795b      	ldrb	r3, [r3, #5]
 8002398:	4619      	mov	r1, r3
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	fa01 f303 	lsl.w	r3, r1, r3
 80023a2:	431a      	orrs	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685a      	ldr	r2, [r3, #4]
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	2101      	movs	r1, #1
 80023b2:	fa01 f303 	lsl.w	r3, r1, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	401a      	ands	r2, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	799b      	ldrb	r3, [r3, #6]
 80023c6:	4619      	mov	r1, r3
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	b29b      	uxth	r3, r3
 80023cc:	fa01 f303 	lsl.w	r3, r1, r3
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	431a      	orrs	r2, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	68da      	ldr	r2, [r3, #12]
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	b29b      	uxth	r3, r3
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	2103      	movs	r1, #3
 80023e4:	fa01 f303 	lsl.w	r3, r1, r3
 80023e8:	43db      	mvns	r3, r3
 80023ea:	401a      	ands	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	68da      	ldr	r2, [r3, #12]
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	79db      	ldrb	r3, [r3, #7]
 80023f8:	4619      	mov	r1, r3
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002402:	431a      	orrs	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	3301      	adds	r3, #1
 800240c:	617b      	str	r3, [r7, #20]
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	2b0f      	cmp	r3, #15
 8002412:	d985      	bls.n	8002320 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8002414:	371c      	adds	r7, #28
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop

08002420 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800242e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	71da      	strb	r2, [r3, #7]
}
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop

08002454 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	460b      	mov	r3, r1
 800245e:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0x00010000;
 8002460:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002464:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8002466:	887a      	ldrh	r2, [r7, #2]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	4313      	orrs	r3, r2
 800246c:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	61da      	str	r2, [r3, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8002474:	887a      	ldrh	r2, [r7, #2]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	61da      	str	r2, [r3, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	69db      	ldr	r3, [r3, #28]
 8002484:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	60fb      	str	r3, [r7, #12]
}
 800248c:	3714      	adds	r7, #20
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop

08002498 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	460b      	mov	r3, r1
 80024a2:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80024a4:	2300      	movs	r3, #0
 80024a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	691a      	ldr	r2, [r3, #16]
 80024ac:	887b      	ldrh	r3, [r7, #2]
 80024ae:	4013      	ands	r3, r2
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d002      	beq.n	80024ba <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 80024b4:	2301      	movs	r3, #1
 80024b6:	73fb      	strb	r3, [r7, #15]
 80024b8:	e001      	b.n	80024be <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80024ba:	2300      	movs	r3, #0
 80024bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024be:	7bfb      	ldrb	r3, [r7, #15]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <GPIO_ReadInputData>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for 
  *                STM32F40xx/41xx and STM32F427x/437x devices. 
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	b29b      	uxth	r3, r3
}
 80024da:	4618      	mov	r0, r3
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop

080024e8 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *          This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	460b      	mov	r3, r1
 80024f2:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80024f4:	2300      	movs	r3, #0
 80024f6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if (((GPIOx->ODR) & GPIO_Pin) != (uint32_t)Bit_RESET)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	695a      	ldr	r2, [r3, #20]
 80024fc:	887b      	ldrh	r3, [r7, #2]
 80024fe:	4013      	ands	r3, r2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d002      	beq.n	800250a <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8002504:	2301      	movs	r3, #1
 8002506:	73fb      	strb	r3, [r7, #15]
 8002508:	e001      	b.n	800250e <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800250a:	2300      	movs	r3, #0
 800250c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800250e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002510:	4618      	mov	r0, r3
 8002512:	3714      	adds	r7, #20
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr

0800251c <GPIO_ReadOutputData>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for 
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	695b      	ldr	r3, [r3, #20]
 8002528:	b29b      	uxth	r3, r3
}
 800252a:	4618      	mov	r0, r3
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop

08002538 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	460b      	mov	r3, r1
 8002542:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	887a      	ldrh	r2, [r7, #2]
 8002548:	831a      	strh	r2, [r3, #24]
}
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	460b      	mov	r3, r1
 800255e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	887a      	ldrh	r2, [r7, #2]
 8002564:	835a      	strh	r2, [r3, #26]
}
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	460a      	mov	r2, r1
 800257c:	807a      	strh	r2, [r7, #2]
 800257e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8002580:	787b      	ldrb	r3, [r7, #1]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	887a      	ldrh	r2, [r7, #2]
 800258a:	831a      	strh	r2, [r3, #24]
 800258c:	e002      	b.n	8002594 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	887a      	ldrh	r2, [r7, #2]
 8002592:	835a      	strh	r2, [r3, #26]
  }
}
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop

080025a0 <GPIO_Write>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	460b      	mov	r3, r1
 80025aa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 80025ac:	887a      	ldrh	r2, [r7, #2]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	615a      	str	r2, [r3, #20]
}
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	460b      	mov	r3, r1
 80025c6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	695a      	ldr	r2, [r3, #20]
 80025cc:	887b      	ldrh	r3, [r7, #2]
 80025ce:	405a      	eors	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	615a      	str	r2, [r3, #20]
}
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop

080025e0 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	4613      	mov	r3, r2
 80025ea:	460a      	mov	r2, r1
 80025ec:	807a      	strh	r2, [r7, #2]
 80025ee:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80025f0:	2300      	movs	r3, #0
 80025f2:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80025f4:	2300      	movs	r3, #0
 80025f6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80025f8:	787a      	ldrb	r2, [r7, #1]
 80025fa:	887b      	ldrh	r3, [r7, #2]
 80025fc:	f003 0307 	and.w	r3, r3, #7
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002608:	887b      	ldrh	r3, [r7, #2]
 800260a:	08db      	lsrs	r3, r3, #3
 800260c:	b29b      	uxth	r3, r3
 800260e:	461a      	mov	r2, r3
 8002610:	887b      	ldrh	r3, [r7, #2]
 8002612:	08db      	lsrs	r3, r3, #3
 8002614:	b29b      	uxth	r3, r3
 8002616:	4619      	mov	r1, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	3108      	adds	r1, #8
 800261c:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002620:	887b      	ldrh	r3, [r7, #2]
 8002622:	f003 0307 	and.w	r3, r3, #7
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	200f      	movs	r0, #15
 800262a:	fa00 f303 	lsl.w	r3, r0, r3
 800262e:	43db      	mvns	r3, r3
 8002630:	4019      	ands	r1, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	3208      	adds	r2, #8
 8002636:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800263a:	887b      	ldrh	r3, [r7, #2]
 800263c:	08db      	lsrs	r3, r3, #3
 800263e:	b29b      	uxth	r3, r3
 8002640:	461a      	mov	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	3208      	adds	r2, #8
 8002646:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	4313      	orrs	r3, r2
 800264e:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8002650:	887b      	ldrh	r3, [r7, #2]
 8002652:	08db      	lsrs	r3, r3, #3
 8002654:	b29b      	uxth	r3, r3
 8002656:	461a      	mov	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	3208      	adds	r2, #8
 800265c:	68b9      	ldr	r1, [r7, #8]
 800265e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8002674:	4a05      	ldr	r2, [pc, #20]	; (800268c <NVIC_PriorityGroupConfig+0x20>)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800267c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002680:	60d3      	str	r3, [r2, #12]
}
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	e000ed00 	.word	0xe000ed00

08002690 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8002698:	2300      	movs	r3, #0
 800269a:	73fb      	strb	r3, [r7, #15]
 800269c:	2300      	movs	r3, #0
 800269e:	73bb      	strb	r3, [r7, #14]
 80026a0:	230f      	movs	r3, #15
 80026a2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	78db      	ldrb	r3, [r3, #3]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d037      	beq.n	800271c <NVIC_Init+0x8c>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80026ac:	4b25      	ldr	r3, [pc, #148]	; (8002744 <NVIC_Init+0xb4>)
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	43db      	mvns	r3, r3
 80026b2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80026b6:	0a1b      	lsrs	r3, r3, #8
 80026b8:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	f1c3 0304 	rsb	r3, r3, #4
 80026c0:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80026c2:	7b7a      	ldrb	r2, [r7, #13]
 80026c4:	7bfb      	ldrb	r3, [r7, #15]
 80026c6:	fa42 f303 	asr.w	r3, r2, r3
 80026ca:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	785b      	ldrb	r3, [r3, #1]
 80026d0:	461a      	mov	r2, r3
 80026d2:	7bbb      	ldrb	r3, [r7, #14]
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	789a      	ldrb	r2, [r3, #2]
 80026de:	7b7b      	ldrb	r3, [r7, #13]
 80026e0:	4013      	ands	r3, r2
 80026e2:	b2da      	uxtb	r2, r3
 80026e4:	7bfb      	ldrb	r3, [r7, #15]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 80026ea:	7bfb      	ldrb	r3, [r7, #15]
 80026ec:	011b      	lsls	r3, r3, #4
 80026ee:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80026f0:	4a15      	ldr	r2, [pc, #84]	; (8002748 <NVIC_Init+0xb8>)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	4413      	add	r3, r2
 80026f8:	7bfa      	ldrb	r2, [r7, #15]
 80026fa:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80026fe:	4b12      	ldr	r3, [pc, #72]	; (8002748 <NVIC_Init+0xb8>)
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	7812      	ldrb	r2, [r2, #0]
 8002704:	0952      	lsrs	r2, r2, #5
 8002706:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002708:	6879      	ldr	r1, [r7, #4]
 800270a:	7809      	ldrb	r1, [r1, #0]
 800270c:	f001 011f 	and.w	r1, r1, #31
 8002710:	2001      	movs	r0, #1
 8002712:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002716:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800271a:	e00e      	b.n	800273a <NVIC_Init+0xaa>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800271c:	4b0a      	ldr	r3, [pc, #40]	; (8002748 <NVIC_Init+0xb8>)
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	7812      	ldrb	r2, [r2, #0]
 8002722:	0952      	lsrs	r2, r2, #5
 8002724:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	7809      	ldrb	r1, [r1, #0]
 800272a:	f001 011f 	and.w	r1, r1, #31
 800272e:	2001      	movs	r0, #1
 8002730:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002734:	3220      	adds	r2, #32
 8002736:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800273a:	3714      	adds	r7, #20
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	e000ed00 	.word	0xe000ed00
 8002748:	e000e100 	.word	0xe000e100

0800274c <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8002756:	4a07      	ldr	r2, [pc, #28]	; (8002774 <NVIC_SetVectorTable+0x28>)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800275e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002762:	6879      	ldr	r1, [r7, #4]
 8002764:	430b      	orrs	r3, r1
 8002766:	6093      	str	r3, [r2, #8]
}
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	e000ed00 	.word	0xe000ed00

08002778 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	4602      	mov	r2, r0
 8002780:	460b      	mov	r3, r1
 8002782:	71fa      	strb	r2, [r7, #7]
 8002784:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8002786:	79bb      	ldrb	r3, [r7, #6]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d006      	beq.n	800279a <NVIC_SystemLPConfig+0x22>
  {
    SCB->SCR |= LowPowerMode;
 800278c:	4b09      	ldr	r3, [pc, #36]	; (80027b4 <NVIC_SystemLPConfig+0x3c>)
 800278e:	4a09      	ldr	r2, [pc, #36]	; (80027b4 <NVIC_SystemLPConfig+0x3c>)
 8002790:	6911      	ldr	r1, [r2, #16]
 8002792:	79fa      	ldrb	r2, [r7, #7]
 8002794:	430a      	orrs	r2, r1
 8002796:	611a      	str	r2, [r3, #16]
 8002798:	e006      	b.n	80027a8 <NVIC_SystemLPConfig+0x30>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 800279a:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <NVIC_SystemLPConfig+0x3c>)
 800279c:	4a05      	ldr	r2, [pc, #20]	; (80027b4 <NVIC_SystemLPConfig+0x3c>)
 800279e:	6911      	ldr	r1, [r2, #16]
 80027a0:	79fa      	ldrb	r2, [r7, #7]
 80027a2:	43d2      	mvns	r2, r2
 80027a4:	400a      	ands	r2, r1
 80027a6:	611a      	str	r2, [r3, #16]
  }
}
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	e000ed00 	.word	0xe000ed00

080027b8 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2b04      	cmp	r3, #4
 80027c4:	d106      	bne.n	80027d4 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80027c6:	4b09      	ldr	r3, [pc, #36]	; (80027ec <SysTick_CLKSourceConfig+0x34>)
 80027c8:	4a08      	ldr	r2, [pc, #32]	; (80027ec <SysTick_CLKSourceConfig+0x34>)
 80027ca:	6812      	ldr	r2, [r2, #0]
 80027cc:	f042 0204 	orr.w	r2, r2, #4
 80027d0:	601a      	str	r2, [r3, #0]
 80027d2:	e005      	b.n	80027e0 <SysTick_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80027d4:	4b05      	ldr	r3, [pc, #20]	; (80027ec <SysTick_CLKSourceConfig+0x34>)
 80027d6:	4a05      	ldr	r2, [pc, #20]	; (80027ec <SysTick_CLKSourceConfig+0x34>)
 80027d8:	6812      	ldr	r2, [r2, #0]
 80027da:	f022 0204 	bic.w	r2, r2, #4
 80027de:	601a      	str	r2, [r3, #0]
  }
}
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	e000e010 	.word	0xe000e010

080027f0 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80027f6:	2300      	movs	r3, #0
 80027f8:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80027fa:	f000 fa77 	bl	8002cec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80027fe:	4b0c      	ldr	r3, [pc, #48]	; (8002830 <xTimerCreateTimerTask+0x40>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d00e      	beq.n	8002824 <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
 8002806:	2303      	movs	r3, #3
 8002808:	9300      	str	r3, [sp, #0]
 800280a:	2300      	movs	r3, #0
 800280c:	9301      	str	r3, [sp, #4]
 800280e:	2300      	movs	r3, #0
 8002810:	9302      	str	r3, [sp, #8]
 8002812:	2300      	movs	r3, #0
 8002814:	9303      	str	r3, [sp, #12]
 8002816:	4807      	ldr	r0, [pc, #28]	; (8002834 <xTimerCreateTimerTask+0x44>)
 8002818:	4907      	ldr	r1, [pc, #28]	; (8002838 <xTimerCreateTimerTask+0x48>)
 800281a:	2246      	movs	r2, #70	; 0x46
 800281c:	2300      	movs	r3, #0
 800281e:	f000 fab5 	bl	8002d8c <xTaskGenericCreate>
 8002822:	6078      	str	r0, [r7, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
 8002824:	687b      	ldr	r3, [r7, #4]
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	2000008c 	.word	0x2000008c
 8002834:	080029a9 	.word	0x080029a9
 8002838:	08005a20 	.word	0x08005a20

0800283c <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
 8002848:	603b      	str	r3, [r7, #0]
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d102      	bne.n	8002856 <xTimerCreate+0x1a>
	{
		pxNewTimer = NULL;
 8002850:	2300      	movs	r3, #0
 8002852:	617b      	str	r3, [r7, #20]
 8002854:	e01c      	b.n	8002890 <xTimerCreate+0x54>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8002856:	2028      	movs	r0, #40	; 0x28
 8002858:	f002 fe94 	bl	8005584 <pvPortMalloc>
 800285c:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d015      	beq.n	8002890 <xTimerCreate+0x54>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
 8002864:	f000 fa42 	bl	8002cec <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	68ba      	ldr	r2, [r7, #8]
 8002872:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	6a3a      	ldr	r2, [r7, #32]
 8002884:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	3304      	adds	r3, #4
 800288a:	4618      	mov	r0, r3
 800288c:	f002 fcbc 	bl	8005208 <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
 8002890:	697b      	ldr	r3, [r7, #20]
}
 8002892:	4618      	mov	r0, r3
 8002894:	3718      	adds	r7, #24
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop

0800289c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b088      	sub	sp, #32
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
 80028a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80028aa:	2300      	movs	r3, #0
 80028ac:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80028ae:	4b1d      	ldr	r3, [pc, #116]	; (8002924 <xTimerGenericCommand+0x88>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d030      	beq.n	8002918 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	2b05      	cmp	r3, #5
 80028c6:	dc1c      	bgt.n	8002902 <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80028c8:	f001 fbce 	bl	8004068 <xTaskGetSchedulerState>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d10b      	bne.n	80028ea <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80028d2:	4b14      	ldr	r3, [pc, #80]	; (8002924 <xTimerGenericCommand+0x88>)
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	f107 0310 	add.w	r3, r7, #16
 80028da:	4610      	mov	r0, r2
 80028dc:	4619      	mov	r1, r3
 80028de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028e0:	2300      	movs	r3, #0
 80028e2:	f002 f83b 	bl	800495c <xQueueGenericSend>
 80028e6:	61f8      	str	r0, [r7, #28]
 80028e8:	e016      	b.n	8002918 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80028ea:	4b0e      	ldr	r3, [pc, #56]	; (8002924 <xTimerGenericCommand+0x88>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	f107 0310 	add.w	r3, r7, #16
 80028f2:	4610      	mov	r0, r2
 80028f4:	4619      	mov	r1, r3
 80028f6:	2200      	movs	r2, #0
 80028f8:	2300      	movs	r3, #0
 80028fa:	f002 f82f 	bl	800495c <xQueueGenericSend>
 80028fe:	61f8      	str	r0, [r7, #28]
 8002900:	e00a      	b.n	8002918 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002902:	4b08      	ldr	r3, [pc, #32]	; (8002924 <xTimerGenericCommand+0x88>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	f107 0310 	add.w	r3, r7, #16
 800290a:	4610      	mov	r0, r2
 800290c:	4619      	mov	r1, r3
 800290e:	683a      	ldr	r2, [r7, #0]
 8002910:	2300      	movs	r3, #0
 8002912:	f002 f8c9 	bl	8004aa8 <xQueueGenericSendFromISR>
 8002916:	61f8      	str	r0, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8002918:	69fb      	ldr	r3, [r7, #28]
}
 800291a:	4618      	mov	r0, r3
 800291c:	3720      	adds	r7, #32
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	2000008c 	.word	0x2000008c

08002928 <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = ( Timer_t * ) xTimer;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	60fb      	str	r3, [r7, #12]

	return pxTimer->pcTimerName;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
}
 8002938:	4618      	mov	r0, r3
 800293a:	3714      	adds	r7, #20
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b086      	sub	sp, #24
 8002948:	af02      	add	r7, sp, #8
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800294e:	4b15      	ldr	r3, [pc, #84]	; (80029a4 <prvProcessExpiredTimer+0x60>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	3304      	adds	r3, #4
 800295c:	4618      	mov	r0, r3
 800295e:	f002 fcbb 	bl	80052d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	69db      	ldr	r3, [r3, #28]
 8002966:	2b01      	cmp	r3, #1
 8002968:	d115      	bne.n	8002996 <prvProcessExpiredTimer+0x52>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	699a      	ldr	r2, [r3, #24]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4413      	add	r3, r2
 8002972:	68f8      	ldr	r0, [r7, #12]
 8002974:	4619      	mov	r1, r3
 8002976:	683a      	ldr	r2, [r7, #0]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f000 f8a9 	bl	8002ad0 <prvInsertTimerInActiveList>
 800297e:	4603      	mov	r3, r0
 8002980:	2b01      	cmp	r3, #1
 8002982:	d108      	bne.n	8002996 <prvProcessExpiredTimer+0x52>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002984:	2300      	movs	r3, #0
 8002986:	9300      	str	r3, [sp, #0]
 8002988:	68f8      	ldr	r0, [r7, #12]
 800298a:	2100      	movs	r1, #0
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	2300      	movs	r3, #0
 8002990:	f7ff ff84 	bl	800289c <xTimerGenericCommand>
 8002994:	60b8      	str	r0, [r7, #8]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	4798      	blx	r3
}
 800299e:	3710      	adds	r7, #16
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	20000084 	.word	0x20000084

080029a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80029b0:	f107 0308 	add.w	r3, r7, #8
 80029b4:	4618      	mov	r0, r3
 80029b6:	f000 f847 	bl	8002a48 <prvGetNextExpireTime>
 80029ba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	68f8      	ldr	r0, [r7, #12]
 80029c0:	4619      	mov	r1, r3
 80029c2:	f000 f803 	bl	80029cc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80029c6:	f000 f8c5 	bl	8002b54 <prvProcessReceivedCommands>
	}
 80029ca:	e7f1      	b.n	80029b0 <prvTimerTask+0x8>

080029cc <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80029d6:	f000 fe1b 	bl	8003610 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80029da:	f107 0308 	add.w	r3, r7, #8
 80029de:	4618      	mov	r0, r3
 80029e0:	f000 f856 	bl	8002a90 <prvSampleTimeNow>
 80029e4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d124      	bne.n	8002a36 <prvProcessTimerOrBlockTask+0x6a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d10a      	bne.n	8002a08 <prvProcessTimerOrBlockTask+0x3c>
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d806      	bhi.n	8002a08 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80029fa:	f000 fe17 	bl	800362c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	68f9      	ldr	r1, [r7, #12]
 8002a02:	f7ff ff9f 	bl	8002944 <prvProcessExpiredTimer>
 8002a06:	e018      	b.n	8002a3a <prvProcessTimerOrBlockTask+0x6e>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
 8002a08:	4b0d      	ldr	r3, [pc, #52]	; (8002a40 <prvProcessTimerOrBlockTask+0x74>)
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	6879      	ldr	r1, [r7, #4]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	1acb      	subs	r3, r1, r3
 8002a12:	4610      	mov	r0, r2
 8002a14:	4619      	mov	r1, r3
 8002a16:	f002 fbab 	bl	8005170 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 8002a1a:	f000 fe07 	bl	800362c <xTaskResumeAll>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d10a      	bne.n	8002a3a <prvProcessTimerOrBlockTask+0x6e>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
 8002a24:	4b07      	ldr	r3, [pc, #28]	; (8002a44 <prvProcessTimerOrBlockTask+0x78>)
 8002a26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	f3bf 8f4f 	dsb	sy
 8002a30:	f3bf 8f6f 	isb	sy
 8002a34:	e001      	b.n	8002a3a <prvProcessTimerOrBlockTask+0x6e>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
 8002a36:	f000 fdf9 	bl	800362c <xTaskResumeAll>
		}
	}
}
 8002a3a:	3710      	adds	r7, #16
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	2000008c 	.word	0x2000008c
 8002a44:	e000ed04 	.word	0xe000ed04

08002a48 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002a50:	4b0e      	ldr	r3, [pc, #56]	; (8002a8c <prvGetNextExpireTime+0x44>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	bf14      	ite	ne
 8002a5a:	2300      	movne	r3, #0
 8002a5c:	2301      	moveq	r3, #1
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	461a      	mov	r2, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d105      	bne.n	8002a7a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002a6e:	4b07      	ldr	r3, [pc, #28]	; (8002a8c <prvGetNextExpireTime+0x44>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	60fb      	str	r3, [r7, #12]
 8002a78:	e001      	b.n	8002a7e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3714      	adds	r7, #20
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr
 8002a8c:	20000084 	.word	0x20000084

08002a90 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8002a98:	f000 fe4e 	bl	8003738 <xTaskGetTickCount>
 8002a9c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8002a9e:	4b0b      	ldr	r3, [pc, #44]	; (8002acc <prvSampleTimeNow+0x3c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	68fa      	ldr	r2, [r7, #12]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d205      	bcs.n	8002ab4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8002aa8:	f000 f8ce 	bl	8002c48 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	e002      	b.n	8002aba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8002aba:	4b04      	ldr	r3, [pc, #16]	; (8002acc <prvSampleTimeNow+0x3c>)
 8002abc:	68fa      	ldr	r2, [r7, #12]
 8002abe:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000090 	.word	0x20000090

08002ad0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
 8002adc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	68ba      	ldr	r2, [r7, #8]
 8002ae6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d812      	bhi.n	8002b1c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	1ad2      	subs	r2, r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d302      	bcc.n	8002b0a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002b04:	2301      	movs	r3, #1
 8002b06:	617b      	str	r3, [r7, #20]
 8002b08:	e01b      	b.n	8002b42 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002b0a:	4b10      	ldr	r3, [pc, #64]	; (8002b4c <prvInsertTimerInActiveList+0x7c>)
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	3304      	adds	r3, #4
 8002b12:	4610      	mov	r0, r2
 8002b14:	4619      	mov	r1, r3
 8002b16:	f002 fba7 	bl	8005268 <vListInsert>
 8002b1a:	e012      	b.n	8002b42 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d206      	bcs.n	8002b32 <prvInsertTimerInActiveList+0x62>
 8002b24:	68ba      	ldr	r2, [r7, #8]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d302      	bcc.n	8002b32 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	617b      	str	r3, [r7, #20]
 8002b30:	e007      	b.n	8002b42 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002b32:	4b07      	ldr	r3, [pc, #28]	; (8002b50 <prvInsertTimerInActiveList+0x80>)
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	3304      	adds	r3, #4
 8002b3a:	4610      	mov	r0, r2
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	f002 fb93 	bl	8005268 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8002b42:	697b      	ldr	r3, [r7, #20]
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3718      	adds	r7, #24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	20000088 	.word	0x20000088
 8002b50:	20000084 	.word	0x20000084

08002b54 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b08a      	sub	sp, #40	; 0x28
 8002b58:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002b5a:	e063      	b.n	8002c24 <prvProcessReceivedCommands+0xd0>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	db60      	blt.n	8002c24 <prvProcessReceivedCommands+0xd0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	695b      	ldr	r3, [r3, #20]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d004      	beq.n	8002b78 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	3304      	adds	r3, #4
 8002b72:	4618      	mov	r0, r3
 8002b74:	f002 fbb0 	bl	80052d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002b78:	1d3b      	adds	r3, r7, #4
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7ff ff88 	bl	8002a90 <prvSampleTimeNow>
 8002b80:	61b8      	str	r0, [r7, #24]

			switch( xMessage.xMessageID )
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	2b09      	cmp	r3, #9
 8002b86:	d84c      	bhi.n	8002c22 <prvProcessReceivedCommands+0xce>
 8002b88:	a201      	add	r2, pc, #4	; (adr r2, 8002b90 <prvProcessReceivedCommands+0x3c>)
 8002b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b8e:	bf00      	nop
 8002b90:	08002bb9 	.word	0x08002bb9
 8002b94:	08002bb9 	.word	0x08002bb9
 8002b98:	08002bb9 	.word	0x08002bb9
 8002b9c:	08002c23 	.word	0x08002c23
 8002ba0:	08002bff 	.word	0x08002bff
 8002ba4:	08002c1b 	.word	0x08002c1b
 8002ba8:	08002bb9 	.word	0x08002bb9
 8002bac:	08002bb9 	.word	0x08002bb9
 8002bb0:	08002c23 	.word	0x08002c23
 8002bb4:	08002bff 	.word	0x08002bff
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
 8002bb8:	68fa      	ldr	r2, [r7, #12]
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	441a      	add	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	69f8      	ldr	r0, [r7, #28]
 8002bc4:	4611      	mov	r1, r2
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	f7ff ff82 	bl	8002ad0 <prvInsertTimerInActiveList>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d114      	bne.n	8002bfc <prvProcessReceivedCommands+0xa8>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd6:	69f8      	ldr	r0, [r7, #28]
 8002bd8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d10c      	bne.n	8002bfc <prvProcessReceivedCommands+0xa8>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002be2:	68fa      	ldr	r2, [r7, #12]
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	699b      	ldr	r3, [r3, #24]
 8002be8:	4413      	add	r3, r2
 8002bea:	2200      	movs	r2, #0
 8002bec:	9200      	str	r2, [sp, #0]
 8002bee:	69f8      	ldr	r0, [r7, #28]
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	f7ff fe51 	bl	800289c <xTimerGenericCommand>
 8002bfa:	6178      	str	r0, [r7, #20]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 8002bfc:	e012      	b.n	8002c24 <prvProcessReceivedCommands+0xd0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002bfe:	68fa      	ldr	r2, [r7, #12]
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	619a      	str	r2, [r3, #24]
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	699a      	ldr	r2, [r3, #24]
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	69f8      	ldr	r0, [r7, #28]
 8002c0e:	4619      	mov	r1, r3
 8002c10:	69ba      	ldr	r2, [r7, #24]
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	f7ff ff5c 	bl	8002ad0 <prvInsertTimerInActiveList>
					break;
 8002c18:	e004      	b.n	8002c24 <prvProcessReceivedCommands+0xd0>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
 8002c1a:	69f8      	ldr	r0, [r7, #28]
 8002c1c:	f002 fd4a 	bl	80056b4 <vPortFree>
					break;
 8002c20:	e000      	b.n	8002c24 <prvProcessReceivedCommands+0xd0>

				default	:
					/* Don't expect to get here. */
					break;
 8002c22:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002c24:	4b07      	ldr	r3, [pc, #28]	; (8002c44 <prvProcessReceivedCommands+0xf0>)
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	f107 0308 	add.w	r3, r7, #8
 8002c2c:	4610      	mov	r0, r2
 8002c2e:	4619      	mov	r1, r3
 8002c30:	2200      	movs	r2, #0
 8002c32:	2300      	movs	r3, #0
 8002c34:	f001 ffd6 	bl	8004be4 <xQueueGenericReceive>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d18e      	bne.n	8002b5c <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
 8002c3e:	3720      	adds	r7, #32
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	2000008c 	.word	0x2000008c

08002c48 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b088      	sub	sp, #32
 8002c4c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002c4e:	e037      	b.n	8002cc0 <prvSwitchTimerLists+0x78>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002c50:	4b24      	ldr	r3, [pc, #144]	; (8002ce4 <prvSwitchTimerLists+0x9c>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002c5a:	4b22      	ldr	r3, [pc, #136]	; (8002ce4 <prvSwitchTimerLists+0x9c>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	3304      	adds	r3, #4
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f002 fb35 	bl	80052d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c72:	6938      	ldr	r0, [r7, #16]
 8002c74:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	69db      	ldr	r3, [r3, #28]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d120      	bne.n	8002cc0 <prvSwitchTimerLists+0x78>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	699a      	ldr	r2, [r3, #24]
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	4413      	add	r3, r2
 8002c86:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8002c88:	68fa      	ldr	r2, [r7, #12]
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d90e      	bls.n	8002cae <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002c9c:	4b11      	ldr	r3, [pc, #68]	; (8002ce4 <prvSwitchTimerLists+0x9c>)
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	3304      	adds	r3, #4
 8002ca4:	4610      	mov	r0, r2
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	f002 fade 	bl	8005268 <vListInsert>
 8002cac:	e008      	b.n	8002cc0 <prvSwitchTimerLists+0x78>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002cae:	2300      	movs	r3, #0
 8002cb0:	9300      	str	r3, [sp, #0]
 8002cb2:	6938      	ldr	r0, [r7, #16]
 8002cb4:	2100      	movs	r1, #0
 8002cb6:	697a      	ldr	r2, [r7, #20]
 8002cb8:	2300      	movs	r3, #0
 8002cba:	f7ff fdef 	bl	800289c <xTimerGenericCommand>
 8002cbe:	60b8      	str	r0, [r7, #8]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002cc0:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <prvSwitchTimerLists+0x9c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1c2      	bne.n	8002c50 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8002cca:	4b06      	ldr	r3, [pc, #24]	; (8002ce4 <prvSwitchTimerLists+0x9c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8002cd0:	4b05      	ldr	r3, [pc, #20]	; (8002ce8 <prvSwitchTimerLists+0xa0>)
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	4b03      	ldr	r3, [pc, #12]	; (8002ce4 <prvSwitchTimerLists+0x9c>)
 8002cd6:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8002cd8:	4b03      	ldr	r3, [pc, #12]	; (8002ce8 <prvSwitchTimerLists+0xa0>)
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	601a      	str	r2, [r3, #0]
}
 8002cde:	3718      	adds	r7, #24
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	20000084 	.word	0x20000084
 8002ce8:	20000088 	.word	0x20000088

08002cec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8002cf0:	f002 fba8 	bl	8005444 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8002cf4:	4b0d      	ldr	r3, [pc, #52]	; (8002d2c <prvCheckForValidListAndQueue+0x40>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d113      	bne.n	8002d24 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8002cfc:	480c      	ldr	r0, [pc, #48]	; (8002d30 <prvCheckForValidListAndQueue+0x44>)
 8002cfe:	f002 fa63 	bl	80051c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002d02:	480c      	ldr	r0, [pc, #48]	; (8002d34 <prvCheckForValidListAndQueue+0x48>)
 8002d04:	f002 fa60 	bl	80051c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002d08:	4b0b      	ldr	r3, [pc, #44]	; (8002d38 <prvCheckForValidListAndQueue+0x4c>)
 8002d0a:	4a09      	ldr	r2, [pc, #36]	; (8002d30 <prvCheckForValidListAndQueue+0x44>)
 8002d0c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002d0e:	4b0b      	ldr	r3, [pc, #44]	; (8002d3c <prvCheckForValidListAndQueue+0x50>)
 8002d10:	4a08      	ldr	r2, [pc, #32]	; (8002d34 <prvCheckForValidListAndQueue+0x48>)
 8002d12:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002d14:	2005      	movs	r0, #5
 8002d16:	210c      	movs	r1, #12
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f001 fda3 	bl	8004864 <xQueueGenericCreate>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	4b02      	ldr	r3, [pc, #8]	; (8002d2c <prvCheckForValidListAndQueue+0x40>)
 8002d22:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002d24:	f002 fba6 	bl	8005474 <vPortExitCritical>
}
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	2000008c 	.word	0x2000008c
 8002d30:	2000005c 	.word	0x2000005c
 8002d34:	20000070 	.word	0x20000070
 8002d38:	20000084 	.word	0x20000084
 8002d3c:	20000088 	.word	0x20000088

08002d40 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	60fb      	str	r3, [r7, #12]

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 8002d4c:	f002 fb7a 	bl	8005444 <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	695b      	ldr	r3, [r3, #20]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	bf0c      	ite	eq
 8002d58:	2300      	moveq	r3, #0
 8002d5a:	2301      	movne	r3, #1
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
 8002d60:	f002 fb88 	bl	8005474 <vPortExitCritical>

	return xTimerIsInActiveList;
 8002d64:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 8002d66:	4618      	mov	r0, r3
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop

08002d70 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8002d70:	b480      	push	{r7}
 8002d72:	b085      	sub	sp, #20
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	60fb      	str	r3, [r7, #12]

	return pxTimer->pvTimerID;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6a1b      	ldr	r3, [r3, #32]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3714      	adds	r7, #20
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b08a      	sub	sp, #40	; 0x28
 8002d90:	af02      	add	r7, sp, #8
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	603b      	str	r3, [r7, #0]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	80fb      	strh	r3, [r7, #6]
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 8002d9c:	88fb      	ldrh	r3, [r7, #6]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002da2:	f001 f8e5 	bl	8003f70 <prvAllocateTCBAndStack>
 8002da6:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d065      	beq.n	8002e7a <xTaskGenericCreate+0xee>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002db2:	88fb      	ldrh	r3, [r7, #6]
 8002db4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002db8:	3b01      	subs	r3, #1
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	f023 0307 	bic.w	r3, r3, #7
 8002dc6:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 8002dc8:	88fb      	ldrh	r3, [r7, #6]
 8002dca:	9300      	str	r3, [sp, #0]
 8002dcc:	69b8      	ldr	r0, [r7, #24]
 8002dce:	68b9      	ldr	r1, [r7, #8]
 8002dd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dd4:	f000 ffcc 	bl	8003d70 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002dd8:	6978      	ldr	r0, [r7, #20]
 8002dda:	68f9      	ldr	r1, [r7, #12]
 8002ddc:	683a      	ldr	r2, [r7, #0]
 8002dde:	f002 faa5 	bl	800532c <pxPortInitialiseStack>
 8002de2:	4602      	mov	r2, r0
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 8002de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d002      	beq.n	8002df4 <xTaskGenericCreate+0x68>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 8002df4:	f002 fb26 	bl	8005444 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8002df8:	4b2e      	ldr	r3, [pc, #184]	; (8002eb4 <xTaskGenericCreate+0x128>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	1c5a      	adds	r2, r3, #1
 8002dfe:	4b2d      	ldr	r3, [pc, #180]	; (8002eb4 <xTaskGenericCreate+0x128>)
 8002e00:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 8002e02:	4b2d      	ldr	r3, [pc, #180]	; (8002eb8 <xTaskGenericCreate+0x12c>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d109      	bne.n	8002e1e <xTaskGenericCreate+0x92>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8002e0a:	4b2b      	ldr	r3, [pc, #172]	; (8002eb8 <xTaskGenericCreate+0x12c>)
 8002e0c:	69ba      	ldr	r2, [r7, #24]
 8002e0e:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002e10:	4b28      	ldr	r3, [pc, #160]	; (8002eb4 <xTaskGenericCreate+0x128>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d10f      	bne.n	8002e38 <xTaskGenericCreate+0xac>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 8002e18:	f000 fffc 	bl	8003e14 <prvInitialiseTaskLists>
 8002e1c:	e00c      	b.n	8002e38 <xTaskGenericCreate+0xac>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8002e1e:	4b27      	ldr	r3, [pc, #156]	; (8002ebc <xTaskGenericCreate+0x130>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d108      	bne.n	8002e38 <xTaskGenericCreate+0xac>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8002e26:	4b24      	ldr	r3, [pc, #144]	; (8002eb8 <xTaskGenericCreate+0x12c>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d802      	bhi.n	8002e38 <xTaskGenericCreate+0xac>
					{
						pxCurrentTCB = pxNewTCB;
 8002e32:	4b21      	ldr	r3, [pc, #132]	; (8002eb8 <xTaskGenericCreate+0x12c>)
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8002e38:	4b21      	ldr	r3, [pc, #132]	; (8002ec0 <xTaskGenericCreate+0x134>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	1c5a      	adds	r2, r3, #1
 8002e3e:	4b20      	ldr	r3, [pc, #128]	; (8002ec0 <xTaskGenericCreate+0x134>)
 8002e40:	601a      	str	r2, [r3, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e46:	2201      	movs	r2, #1
 8002e48:	409a      	lsls	r2, r3
 8002e4a:	4b1e      	ldr	r3, [pc, #120]	; (8002ec4 <xTaskGenericCreate+0x138>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	4b1c      	ldr	r3, [pc, #112]	; (8002ec4 <xTaskGenericCreate+0x138>)
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e58:	4613      	mov	r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	4413      	add	r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	4a19      	ldr	r2, [pc, #100]	; (8002ec8 <xTaskGenericCreate+0x13c>)
 8002e62:	441a      	add	r2, r3
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	3304      	adds	r3, #4
 8002e68:	4610      	mov	r0, r2
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	f002 f9d8 	bl	8005220 <vListInsertEnd>

			xReturn = pdPASS;
 8002e70:	2301      	movs	r3, #1
 8002e72:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 8002e74:	f002 fafe 	bl	8005474 <vPortExitCritical>
 8002e78:	e002      	b.n	8002e80 <xTaskGenericCreate+0xf4>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e7e:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d111      	bne.n	8002eaa <xTaskGenericCreate+0x11e>
	{
		if( xSchedulerRunning != pdFALSE )
 8002e86:	4b0d      	ldr	r3, [pc, #52]	; (8002ebc <xTaskGenericCreate+0x130>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d00d      	beq.n	8002eaa <xTaskGenericCreate+0x11e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8002e8e:	4b0a      	ldr	r3, [pc, #40]	; (8002eb8 <xTaskGenericCreate+0x12c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d207      	bcs.n	8002eaa <xTaskGenericCreate+0x11e>
			{
				taskYIELD_IF_USING_PREEMPTION();
 8002e9a:	4b0c      	ldr	r3, [pc, #48]	; (8002ecc <xTaskGenericCreate+0x140>)
 8002e9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ea0:	601a      	str	r2, [r3, #0]
 8002ea2:	f3bf 8f4f 	dsb	sy
 8002ea6:	f3bf 8f6f 	isb	sy
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
 8002eaa:	69fb      	ldr	r3, [r7, #28]
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3720      	adds	r7, #32
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	2000016c 	.word	0x2000016c
 8002eb8:	20000094 	.word	0x20000094
 8002ebc:	20000178 	.word	0x20000178
 8002ec0:	20000188 	.word	0x20000188
 8002ec4:	20000174 	.word	0x20000174
 8002ec8:	20000098 	.word	0x20000098
 8002ecc:	e000ed04 	.word	0xe000ed04

08002ed0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8002ed8:	f002 fab4 	bl	8005444 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d102      	bne.n	8002ee8 <vTaskDelete+0x18>
 8002ee2:	4b2c      	ldr	r3, [pc, #176]	; (8002f94 <vTaskDelete+0xc4>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	e000      	b.n	8002eea <vTaskDelete+0x1a>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	3304      	adds	r3, #4
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f002 f9f1 	bl	80052d8 <uxListRemove>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d115      	bne.n	8002f28 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f00:	4925      	ldr	r1, [pc, #148]	; (8002f98 <vTaskDelete+0xc8>)
 8002f02:	4613      	mov	r3, r2
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	4413      	add	r3, r2
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	440b      	add	r3, r1
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10a      	bne.n	8002f28 <vTaskDelete+0x58>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f16:	2201      	movs	r2, #1
 8002f18:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1c:	43da      	mvns	r2, r3
 8002f1e:	4b1f      	ldr	r3, [pc, #124]	; (8002f9c <vTaskDelete+0xcc>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	401a      	ands	r2, r3
 8002f24:	4b1d      	ldr	r3, [pc, #116]	; (8002f9c <vTaskDelete+0xcc>)
 8002f26:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d004      	beq.n	8002f3a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	3318      	adds	r3, #24
 8002f34:	4618      	mov	r0, r3
 8002f36:	f002 f9cf 	bl	80052d8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	3304      	adds	r3, #4
 8002f3e:	4818      	ldr	r0, [pc, #96]	; (8002fa0 <vTaskDelete+0xd0>)
 8002f40:	4619      	mov	r1, r3
 8002f42:	f002 f96d 	bl	8005220 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
 8002f46:	4b17      	ldr	r3, [pc, #92]	; (8002fa4 <vTaskDelete+0xd4>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	1c5a      	adds	r2, r3, #1
 8002f4c:	4b15      	ldr	r3, [pc, #84]	; (8002fa4 <vTaskDelete+0xd4>)
 8002f4e:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
 8002f50:	4b15      	ldr	r3, [pc, #84]	; (8002fa8 <vTaskDelete+0xd8>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	1c5a      	adds	r2, r3, #1
 8002f56:	4b14      	ldr	r3, [pc, #80]	; (8002fa8 <vTaskDelete+0xd8>)
 8002f58:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8002f5a:	f002 fa8b 	bl	8005474 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8002f5e:	4b13      	ldr	r3, [pc, #76]	; (8002fac <vTaskDelete+0xdc>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d013      	beq.n	8002f8e <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8002f66:	4b0b      	ldr	r3, [pc, #44]	; (8002f94 <vTaskDelete+0xc4>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d108      	bne.n	8002f82 <vTaskDelete+0xb2>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
 8002f70:	4b0f      	ldr	r3, [pc, #60]	; (8002fb0 <vTaskDelete+0xe0>)
 8002f72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	f3bf 8f4f 	dsb	sy
 8002f7c:	f3bf 8f6f 	isb	sy
 8002f80:	e005      	b.n	8002f8e <vTaskDelete+0xbe>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
 8002f82:	f002 fa5f 	bl	8005444 <vPortEnterCritical>
				{
					prvResetNextTaskUnblockTime();
 8002f86:	f001 f83b 	bl	8004000 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
 8002f8a:	f002 fa73 	bl	8005474 <vPortExitCritical>
			}
		}
	}
 8002f8e:	3710      	adds	r7, #16
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	20000094 	.word	0x20000094
 8002f98:	20000098 	.word	0x20000098
 8002f9c:	20000174 	.word	0x20000174
 8002fa0:	20000140 	.word	0x20000140
 8002fa4:	20000154 	.word	0x20000154
 8002fa8:	20000188 	.word	0x20000188
 8002fac:	20000178 	.word	0x20000178
 8002fb0:	e000ed04 	.word	0xe000ed04

08002fb4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );
		configASSERT( uxSchedulerSuspended == 0 );

		vTaskSuspendAll();
 8002fc2:	f000 fb25 	bl	8003610 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8002fc6:	4b29      	ldr	r3, [pc, #164]	; (800306c <vTaskDelayUntil+0xb8>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	4413      	add	r3, r2
 8002fd4:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d90b      	bls.n	8002ff8 <vTaskDelayUntil+0x44>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d911      	bls.n	800300e <vTaskDelayUntil+0x5a>
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d90d      	bls.n	800300e <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	617b      	str	r3, [r7, #20]
 8002ff6:	e00a      	b.n	800300e <vTaskDelayUntil+0x5a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d803      	bhi.n	800300a <vTaskDelayUntil+0x56>
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	429a      	cmp	r2, r3
 8003008:	d901      	bls.n	800300e <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 800300a:	2301      	movs	r3, #1
 800300c:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	68fa      	ldr	r2, [r7, #12]
 8003012:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d017      	beq.n	800304a <vTaskDelayUntil+0x96>
			{
				traceTASK_DELAY_UNTIL();

				/* Remove the task from the ready list before adding it to the
				blocked list as the same list item is used for both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800301a:	4b15      	ldr	r3, [pc, #84]	; (8003070 <vTaskDelayUntil+0xbc>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	3304      	adds	r3, #4
 8003020:	4618      	mov	r0, r3
 8003022:	f002 f959 	bl	80052d8 <uxListRemove>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d10b      	bne.n	8003044 <vTaskDelayUntil+0x90>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800302c:	4b10      	ldr	r3, [pc, #64]	; (8003070 <vTaskDelayUntil+0xbc>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003032:	2201      	movs	r2, #1
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	43da      	mvns	r2, r3
 800303a:	4b0e      	ldr	r3, [pc, #56]	; (8003074 <vTaskDelayUntil+0xc0>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	401a      	ands	r2, r3
 8003040:	4b0c      	ldr	r3, [pc, #48]	; (8003074 <vTaskDelayUntil+0xc0>)
 8003042:	601a      	str	r2, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 ff5d 	bl	8003f04 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800304a:	f000 faef 	bl	800362c <xTaskResumeAll>
 800304e:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d107      	bne.n	8003066 <vTaskDelayUntil+0xb2>
		{
			portYIELD_WITHIN_API();
 8003056:	4b08      	ldr	r3, [pc, #32]	; (8003078 <vTaskDelayUntil+0xc4>)
 8003058:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800305c:	601a      	str	r2, [r3, #0]
 800305e:	f3bf 8f4f 	dsb	sy
 8003062:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003066:	3718      	adds	r7, #24
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	20000170 	.word	0x20000170
 8003070:	20000094 	.word	0x20000094
 8003074:	20000174 	.word	0x20000174
 8003078:	e000ed04 	.word	0xe000ed04

0800307c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
 8003084:	2300      	movs	r3, #0
 8003086:	60fb      	str	r3, [r7, #12]


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d021      	beq.n	80030d2 <vTaskDelay+0x56>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
 800308e:	f000 fabf 	bl	8003610 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8003092:	4b17      	ldr	r3, [pc, #92]	; (80030f0 <vTaskDelay+0x74>)
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4413      	add	r3, r2
 800309a:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800309c:	4b15      	ldr	r3, [pc, #84]	; (80030f4 <vTaskDelay+0x78>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	3304      	adds	r3, #4
 80030a2:	4618      	mov	r0, r3
 80030a4:	f002 f918 	bl	80052d8 <uxListRemove>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10b      	bne.n	80030c6 <vTaskDelay+0x4a>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80030ae:	4b11      	ldr	r3, [pc, #68]	; (80030f4 <vTaskDelay+0x78>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b4:	2201      	movs	r2, #1
 80030b6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ba:	43da      	mvns	r2, r3
 80030bc:	4b0e      	ldr	r3, [pc, #56]	; (80030f8 <vTaskDelay+0x7c>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	401a      	ands	r2, r3
 80030c2:	4b0d      	ldr	r3, [pc, #52]	; (80030f8 <vTaskDelay+0x7c>)
 80030c4:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 80030c6:	68b8      	ldr	r0, [r7, #8]
 80030c8:	f000 ff1c 	bl	8003f04 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80030cc:	f000 faae 	bl	800362c <xTaskResumeAll>
 80030d0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d107      	bne.n	80030e8 <vTaskDelay+0x6c>
		{
			portYIELD_WITHIN_API();
 80030d8:	4b08      	ldr	r3, [pc, #32]	; (80030fc <vTaskDelay+0x80>)
 80030da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030de:	601a      	str	r2, [r3, #0]
 80030e0:	f3bf 8f4f 	dsb	sy
 80030e4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80030e8:	3710      	adds	r7, #16
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	20000170 	.word	0x20000170
 80030f4:	20000094 	.word	0x20000094
 80030f8:	20000174 	.word	0x20000174
 80030fc:	e000ed04 	.word	0xe000ed04

08003100 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( TaskHandle_t xTask )
	{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
 8003108:	f002 f99c 	bl	8005444 <vPortEnterCritical>
		{
			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( xTask );
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d102      	bne.n	8003118 <uxTaskPriorityGet+0x18>
 8003112:	4b07      	ldr	r3, [pc, #28]	; (8003130 <uxTaskPriorityGet+0x30>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	e000      	b.n	800311a <uxTaskPriorityGet+0x1a>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003120:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
 8003122:	f002 f9a7 	bl	8005474 <vPortExitCritical>

		return uxReturn;
 8003126:	68bb      	ldr	r3, [r7, #8]
	}
 8003128:	4618      	mov	r0, r3
 800312a:	3710      	adds	r7, #16
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	20000094 	.word	0x20000094

08003134 <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( TaskHandle_t xTask )
	{
 8003134:	b480      	push	{r7}
 8003136:	b089      	sub	sp, #36	; 0x24
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800313c:	f3ef 8211 	mrs	r2, BASEPRI
 8003140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003144:	f383 8811 	msr	BASEPRI, r3
 8003148:	f3bf 8f6f 	isb	sy
 800314c:	f3bf 8f4f 	dsb	sy
 8003150:	613a      	str	r2, [r7, #16]
 8003152:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003154:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
 8003156:	61fb      	str	r3, [r7, #28]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d102      	bne.n	8003164 <uxTaskPriorityGetFromISR+0x30>
 800315e:	4b0a      	ldr	r3, [pc, #40]	; (8003188 <uxTaskPriorityGetFromISR+0x54>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	e000      	b.n	8003166 <uxTaskPriorityGetFromISR+0x32>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	61bb      	str	r3, [r7, #24]
			uxReturn = pxTCB->uxPriority;
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800316c:	617b      	str	r3, [r7, #20]
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
 8003178:	697b      	ldr	r3, [r7, #20]
	}
 800317a:	4618      	mov	r0, r3
 800317c:	3724      	adds	r7, #36	; 0x24
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	20000094 	.word	0x20000094

0800318c <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	2b04      	cmp	r3, #4
 800319e:	d901      	bls.n	80031a4 <vTaskPrioritySet+0x18>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80031a0:	2304      	movs	r3, #4
 80031a2:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 80031a4:	f002 f94e 	bl	8005444 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d102      	bne.n	80031b4 <vTaskPrioritySet+0x28>
 80031ae:	4b43      	ldr	r3, [pc, #268]	; (80032bc <vTaskPrioritySet+0x130>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	e000      	b.n	80031b6 <vTaskPrioritySet+0x2a>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	613b      	str	r3, [r7, #16]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031bc:	60fb      	str	r3, [r7, #12]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d074      	beq.n	80032b0 <vTaskPrioritySet+0x124>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 80031c6:	683a      	ldr	r2, [r7, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d90d      	bls.n	80031ea <vTaskPrioritySet+0x5e>
				{
					if( pxTCB != pxCurrentTCB )
 80031ce:	4b3b      	ldr	r3, [pc, #236]	; (80032bc <vTaskPrioritySet+0x130>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	693a      	ldr	r2, [r7, #16]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d00f      	beq.n	80031f8 <vTaskPrioritySet+0x6c>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 80031d8:	4b38      	ldr	r3, [pc, #224]	; (80032bc <vTaskPrioritySet+0x130>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d809      	bhi.n	80031f8 <vTaskPrioritySet+0x6c>
						{
							xYieldRequired = pdTRUE;
 80031e4:	2301      	movs	r3, #1
 80031e6:	617b      	str	r3, [r7, #20]
 80031e8:	e006      	b.n	80031f8 <vTaskPrioritySet+0x6c>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 80031ea:	4b34      	ldr	r3, [pc, #208]	; (80032bc <vTaskPrioritySet+0x130>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	693a      	ldr	r2, [r7, #16]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d101      	bne.n	80031f8 <vTaskPrioritySet+0x6c>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 80031f4:	2301      	movs	r3, #1
 80031f6:	617b      	str	r3, [r7, #20]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031fc:	60bb      	str	r3, [r7, #8]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003206:	429a      	cmp	r2, r3
 8003208:	d102      	bne.n	8003210 <vTaskPrioritySet+0x84>
					{
						pxTCB->uxPriority = uxNewPriority;
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	683a      	ldr	r2, [r7, #0]
 800320e:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	683a      	ldr	r2, [r7, #0]
 8003214:	641a      	str	r2, [r3, #64]	; 0x40
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	2b00      	cmp	r3, #0
 800321c:	db04      	blt.n	8003228 <vTaskPrioritySet+0x9c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	f1c3 0205 	rsb	r2, r3, #5
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change it's priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	6959      	ldr	r1, [r3, #20]
 800322c:	68ba      	ldr	r2, [r7, #8]
 800322e:	4613      	mov	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	4413      	add	r3, r2
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	4a22      	ldr	r2, [pc, #136]	; (80032c0 <vTaskPrioritySet+0x134>)
 8003238:	4413      	add	r3, r2
 800323a:	4299      	cmp	r1, r3
 800323c:	d101      	bne.n	8003242 <vTaskPrioritySet+0xb6>
 800323e:	2301      	movs	r3, #1
 8003240:	e000      	b.n	8003244 <vTaskPrioritySet+0xb8>
 8003242:	2300      	movs	r3, #0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d028      	beq.n	800329a <vTaskPrioritySet+0x10e>
				{
					/* The task is currently in its ready list - remove before adding
					it to it's new ready list.  As we are in a critical section we
					can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	3304      	adds	r3, #4
 800324c:	4618      	mov	r0, r3
 800324e:	f002 f843 	bl	80052d8 <uxListRemove>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d109      	bne.n	800326c <vTaskPrioritySet+0xe0>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	2201      	movs	r2, #1
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	43da      	mvns	r2, r3
 8003262:	4b18      	ldr	r3, [pc, #96]	; (80032c4 <vTaskPrioritySet+0x138>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	401a      	ands	r2, r3
 8003268:	4b16      	ldr	r3, [pc, #88]	; (80032c4 <vTaskPrioritySet+0x138>)
 800326a:	601a      	str	r2, [r3, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003270:	2201      	movs	r2, #1
 8003272:	409a      	lsls	r2, r3
 8003274:	4b13      	ldr	r3, [pc, #76]	; (80032c4 <vTaskPrioritySet+0x138>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	431a      	orrs	r2, r3
 800327a:	4b12      	ldr	r3, [pc, #72]	; (80032c4 <vTaskPrioritySet+0x138>)
 800327c:	601a      	str	r2, [r3, #0]
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003282:	4613      	mov	r3, r2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	4413      	add	r3, r2
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	4a0d      	ldr	r2, [pc, #52]	; (80032c0 <vTaskPrioritySet+0x134>)
 800328c:	441a      	add	r2, r3
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	3304      	adds	r3, #4
 8003292:	4610      	mov	r0, r2
 8003294:	4619      	mov	r1, r3
 8003296:	f001 ffc3 	bl	8005220 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired == pdTRUE )
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d107      	bne.n	80032b0 <vTaskPrioritySet+0x124>
				{
					taskYIELD_IF_USING_PREEMPTION();
 80032a0:	4b09      	ldr	r3, [pc, #36]	; (80032c8 <vTaskPrioritySet+0x13c>)
 80032a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032a6:	601a      	str	r2, [r3, #0]
 80032a8:	f3bf 8f4f 	dsb	sy
 80032ac:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 80032b0:	f002 f8e0 	bl	8005474 <vPortExitCritical>
	}
 80032b4:	3718      	adds	r7, #24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	20000094 	.word	0x20000094
 80032c0:	20000098 	.word	0x20000098
 80032c4:	20000174 	.word	0x20000174
 80032c8:	e000ed04 	.word	0xe000ed04

080032cc <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80032d4:	f002 f8b6 	bl	8005444 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d102      	bne.n	80032e4 <vTaskSuspend+0x18>
 80032de:	4b30      	ldr	r3, [pc, #192]	; (80033a0 <vTaskSuspend+0xd4>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	e000      	b.n	80032e6 <vTaskSuspend+0x1a>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	3304      	adds	r3, #4
 80032ec:	4618      	mov	r0, r3
 80032ee:	f001 fff3 	bl	80052d8 <uxListRemove>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d115      	bne.n	8003324 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032fc:	4929      	ldr	r1, [pc, #164]	; (80033a4 <vTaskSuspend+0xd8>)
 80032fe:	4613      	mov	r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	4413      	add	r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	440b      	add	r3, r1
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10a      	bne.n	8003324 <vTaskSuspend+0x58>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003312:	2201      	movs	r2, #1
 8003314:	fa02 f303 	lsl.w	r3, r2, r3
 8003318:	43da      	mvns	r2, r3
 800331a:	4b23      	ldr	r3, [pc, #140]	; (80033a8 <vTaskSuspend+0xdc>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	401a      	ands	r2, r3
 8003320:	4b21      	ldr	r3, [pc, #132]	; (80033a8 <vTaskSuspend+0xdc>)
 8003322:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003328:	2b00      	cmp	r3, #0
 800332a:	d004      	beq.n	8003336 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	3318      	adds	r3, #24
 8003330:	4618      	mov	r0, r3
 8003332:	f001 ffd1 	bl	80052d8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	3304      	adds	r3, #4
 800333a:	481c      	ldr	r0, [pc, #112]	; (80033ac <vTaskSuspend+0xe0>)
 800333c:	4619      	mov	r1, r3
 800333e:	f001 ff6f 	bl	8005220 <vListInsertEnd>
		}
		taskEXIT_CRITICAL();
 8003342:	f002 f897 	bl	8005474 <vPortExitCritical>

		if( pxTCB == pxCurrentTCB )
 8003346:	4b16      	ldr	r3, [pc, #88]	; (80033a0 <vTaskSuspend+0xd4>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	68fa      	ldr	r2, [r7, #12]
 800334c:	429a      	cmp	r2, r3
 800334e:	d119      	bne.n	8003384 <vTaskSuspend+0xb8>
		{
			if( xSchedulerRunning != pdFALSE )
 8003350:	4b17      	ldr	r3, [pc, #92]	; (80033b0 <vTaskSuspend+0xe4>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d008      	beq.n	800336a <vTaskSuspend+0x9e>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
				portYIELD_WITHIN_API();
 8003358:	4b16      	ldr	r3, [pc, #88]	; (80033b4 <vTaskSuspend+0xe8>)
 800335a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	f3bf 8f4f 	dsb	sy
 8003364:	f3bf 8f6f 	isb	sy
 8003368:	e016      	b.n	8003398 <vTaskSuspend+0xcc>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 800336a:	4b10      	ldr	r3, [pc, #64]	; (80033ac <vTaskSuspend+0xe0>)
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	4b12      	ldr	r3, [pc, #72]	; (80033b8 <vTaskSuspend+0xec>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	429a      	cmp	r2, r3
 8003374:	d103      	bne.n	800337e <vTaskSuspend+0xb2>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
 8003376:	4b0a      	ldr	r3, [pc, #40]	; (80033a0 <vTaskSuspend+0xd4>)
 8003378:	2200      	movs	r2, #0
 800337a:	601a      	str	r2, [r3, #0]
 800337c:	e00c      	b.n	8003398 <vTaskSuspend+0xcc>
				}
				else
				{
					vTaskSwitchContext();
 800337e:	f000 fab7 	bl	80038f0 <vTaskSwitchContext>
 8003382:	e009      	b.n	8003398 <vTaskSuspend+0xcc>
				}
			}
		}
		else
		{
			if( xSchedulerRunning != pdFALSE )
 8003384:	4b0a      	ldr	r3, [pc, #40]	; (80033b0 <vTaskSuspend+0xe4>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d005      	beq.n	8003398 <vTaskSuspend+0xcc>
			{
				/* A task other than the currently running task was suspended,
				reset the next expected unblock time in case it referred to the
				task that is now in the Suspended state. */
				taskENTER_CRITICAL();
 800338c:	f002 f85a 	bl	8005444 <vPortEnterCritical>
				{
					prvResetNextTaskUnblockTime();
 8003390:	f000 fe36 	bl	8004000 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
 8003394:	f002 f86e 	bl	8005474 <vPortExitCritical>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	20000094 	.word	0x20000094
 80033a4:	20000098 	.word	0x20000098
 80033a8:	20000174 	.word	0x20000174
 80033ac:	20000158 	.word	0x20000158
 80033b0:	20000178 	.word	0x20000178
 80033b4:	e000ed04 	.word	0xe000ed04
 80033b8:	2000016c 	.word	0x2000016c

080033bc <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80033bc:	b480      	push	{r7}
 80033be:	b085      	sub	sp, #20
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80033c4:	2300      	movs	r3, #0
 80033c6:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	695a      	ldr	r2, [r3, #20]
 80033d0:	4b0f      	ldr	r3, [pc, #60]	; (8003410 <prvTaskIsTaskSuspended+0x54>)
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d101      	bne.n	80033da <prvTaskIsTaskSuspended+0x1e>
 80033d6:	2301      	movs	r3, #1
 80033d8:	e000      	b.n	80033dc <prvTaskIsTaskSuspended+0x20>
 80033da:	2300      	movs	r3, #0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00f      	beq.n	8003400 <prvTaskIsTaskSuspended+0x44>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033e4:	4b0b      	ldr	r3, [pc, #44]	; (8003414 <prvTaskIsTaskSuspended+0x58>)
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d00a      	beq.n	8003400 <prvTaskIsTaskSuspended+0x44>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <prvTaskIsTaskSuspended+0x3a>
 80033f2:	2301      	movs	r3, #1
 80033f4:	e000      	b.n	80033f8 <prvTaskIsTaskSuspended+0x3c>
 80033f6:	2300      	movs	r3, #0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d001      	beq.n	8003400 <prvTaskIsTaskSuspended+0x44>
				{
					xReturn = pdTRUE;
 80033fc:	2301      	movs	r3, #1
 80033fe:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003400:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8003402:	4618      	mov	r0, r3
 8003404:	3714      	adds	r7, #20
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	20000158 	.word	0x20000158
 8003414:	2000012c 	.word	0x2000012c

08003418 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	60fb      	str	r3, [r7, #12]
		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d039      	beq.n	800349e <vTaskResume+0x86>
 800342a:	4b1e      	ldr	r3, [pc, #120]	; (80034a4 <vTaskResume+0x8c>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	429a      	cmp	r2, r3
 8003432:	d034      	beq.n	800349e <vTaskResume+0x86>
		{
			taskENTER_CRITICAL();
 8003434:	f002 f806 	bl	8005444 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f7ff ffbf 	bl	80033bc <prvTaskIsTaskSuspended>
 800343e:	4603      	mov	r3, r0
 8003440:	2b01      	cmp	r3, #1
 8003442:	d12a      	bne.n	800349a <vTaskResume+0x82>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	3304      	adds	r3, #4
 8003448:	4618      	mov	r0, r3
 800344a:	f001 ff45 	bl	80052d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003452:	2201      	movs	r2, #1
 8003454:	409a      	lsls	r2, r3
 8003456:	4b14      	ldr	r3, [pc, #80]	; (80034a8 <vTaskResume+0x90>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	431a      	orrs	r2, r3
 800345c:	4b12      	ldr	r3, [pc, #72]	; (80034a8 <vTaskResume+0x90>)
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003464:	4613      	mov	r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	4413      	add	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	4a0f      	ldr	r2, [pc, #60]	; (80034ac <vTaskResume+0x94>)
 800346e:	441a      	add	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	3304      	adds	r3, #4
 8003474:	4610      	mov	r0, r2
 8003476:	4619      	mov	r1, r3
 8003478:	f001 fed2 	bl	8005220 <vListInsertEnd>

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003480:	4b08      	ldr	r3, [pc, #32]	; (80034a4 <vTaskResume+0x8c>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003486:	429a      	cmp	r2, r3
 8003488:	d307      	bcc.n	800349a <vTaskResume+0x82>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800348a:	4b09      	ldr	r3, [pc, #36]	; (80034b0 <vTaskResume+0x98>)
 800348c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003490:	601a      	str	r2, [r3, #0]
 8003492:	f3bf 8f4f 	dsb	sy
 8003496:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800349a:	f001 ffeb 	bl	8005474 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800349e:	3710      	adds	r7, #16
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	20000094 	.word	0x20000094
 80034a8:	20000174 	.word	0x20000174
 80034ac:	20000098 	.word	0x20000098
 80034b0:	e000ed04 	.word	0xe000ed04

080034b4 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b088      	sub	sp, #32
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 80034bc:	2300      	movs	r3, #0
 80034be:	61fb      	str	r3, [r7, #28]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	61bb      	str	r3, [r7, #24]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80034c4:	f3ef 8211 	mrs	r2, BASEPRI
 80034c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034cc:	f383 8811 	msr	BASEPRI, r3
 80034d0:	f3bf 8f6f 	isb	sy
 80034d4:	f3bf 8f4f 	dsb	sy
 80034d8:	613a      	str	r2, [r7, #16]
 80034da:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80034dc:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80034de:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
 80034e0:	69b8      	ldr	r0, [r7, #24]
 80034e2:	f7ff ff6b 	bl	80033bc <prvTaskIsTaskSuspended>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d12f      	bne.n	800354c <xTaskResumeFromISR+0x98>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80034ec:	4b1c      	ldr	r3, [pc, #112]	; (8003560 <xTaskResumeFromISR+0xac>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d125      	bne.n	8003540 <xTaskResumeFromISR+0x8c>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f8:	4b1a      	ldr	r3, [pc, #104]	; (8003564 <xTaskResumeFromISR+0xb0>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034fe:	429a      	cmp	r2, r3
 8003500:	d301      	bcc.n	8003506 <xTaskResumeFromISR+0x52>
					{
						xYieldRequired = pdTRUE;
 8003502:	2301      	movs	r3, #1
 8003504:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	3304      	adds	r3, #4
 800350a:	4618      	mov	r0, r3
 800350c:	f001 fee4 	bl	80052d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003514:	2201      	movs	r2, #1
 8003516:	409a      	lsls	r2, r3
 8003518:	4b13      	ldr	r3, [pc, #76]	; (8003568 <xTaskResumeFromISR+0xb4>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	431a      	orrs	r2, r3
 800351e:	4b12      	ldr	r3, [pc, #72]	; (8003568 <xTaskResumeFromISR+0xb4>)
 8003520:	601a      	str	r2, [r3, #0]
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003526:	4613      	mov	r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	4413      	add	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4a0f      	ldr	r2, [pc, #60]	; (800356c <xTaskResumeFromISR+0xb8>)
 8003530:	441a      	add	r2, r3
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	3304      	adds	r3, #4
 8003536:	4610      	mov	r0, r2
 8003538:	4619      	mov	r1, r3
 800353a:	f001 fe71 	bl	8005220 <vListInsertEnd>
 800353e:	e005      	b.n	800354c <xTaskResumeFromISR+0x98>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	3318      	adds	r3, #24
 8003544:	480a      	ldr	r0, [pc, #40]	; (8003570 <xTaskResumeFromISR+0xbc>)
 8003546:	4619      	mov	r1, r3
 8003548:	f001 fe6a 	bl	8005220 <vListInsertEnd>
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8003556:	69fb      	ldr	r3, [r7, #28]
	}
 8003558:	4618      	mov	r0, r3
 800355a:	3720      	adds	r7, #32
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	2000018c 	.word	0x2000018c
 8003564:	20000094 	.word	0x20000094
 8003568:	20000174 	.word	0x20000174
 800356c:	20000098 	.word	0x20000098
 8003570:	2000012c 	.word	0x2000012c

08003574 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b086      	sub	sp, #24
 8003578:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 800357a:	2300      	movs	r3, #0
 800357c:	9300      	str	r3, [sp, #0]
 800357e:	2300      	movs	r3, #0
 8003580:	9301      	str	r3, [sp, #4]
 8003582:	2300      	movs	r3, #0
 8003584:	9302      	str	r3, [sp, #8]
 8003586:	2300      	movs	r3, #0
 8003588:	9303      	str	r3, [sp, #12]
 800358a:	4812      	ldr	r0, [pc, #72]	; (80035d4 <vTaskStartScheduler+0x60>)
 800358c:	4912      	ldr	r1, [pc, #72]	; (80035d8 <vTaskStartScheduler+0x64>)
 800358e:	2246      	movs	r2, #70	; 0x46
 8003590:	2300      	movs	r3, #0
 8003592:	f7ff fbfb 	bl	8002d8c <xTaskGenericCreate>
 8003596:	6078      	str	r0, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d102      	bne.n	80035a4 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
 800359e:	f7ff f927 	bl	80027f0 <xTimerCreateTimerTask>
 80035a2:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d110      	bne.n	80035cc <vTaskStartScheduler+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80035aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ae:	f383 8811 	msr	BASEPRI, r3
 80035b2:	f3bf 8f6f 	isb	sy
 80035b6:	f3bf 8f4f 	dsb	sy
 80035ba:	603b      	str	r3, [r7, #0]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
 80035bc:	4b07      	ldr	r3, [pc, #28]	; (80035dc <vTaskStartScheduler+0x68>)
 80035be:	2201      	movs	r2, #1
 80035c0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80035c2:	4b07      	ldr	r3, [pc, #28]	; (80035e0 <vTaskStartScheduler+0x6c>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80035c8:	f001 ff0e 	bl	80053e8 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	08003d3d 	.word	0x08003d3d
 80035d8:	08005a28 	.word	0x08005a28
 80035dc:	20000178 	.word	0x20000178
 80035e0:	20000170 	.word	0x20000170

080035e4 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ee:	f383 8811 	msr	BASEPRI, r3
 80035f2:	f3bf 8f6f 	isb	sy
 80035f6:	f3bf 8f4f 	dsb	sy
 80035fa:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
 80035fc:	4b03      	ldr	r3, [pc, #12]	; (800360c <vTaskEndScheduler+0x28>)
 80035fe:	2200      	movs	r2, #0
 8003600:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
 8003602:	f001 ff19 	bl	8005438 <vPortEndScheduler>
}
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	20000178 	.word	0x20000178

08003610 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003614:	4b04      	ldr	r3, [pc, #16]	; (8003628 <vTaskSuspendAll+0x18>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	1c5a      	adds	r2, r3, #1
 800361a:	4b03      	ldr	r3, [pc, #12]	; (8003628 <vTaskSuspendAll+0x18>)
 800361c:	601a      	str	r2, [r3, #0]
}
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	2000018c 	.word	0x2000018c

0800362c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 8003632:	2300      	movs	r3, #0
 8003634:	607b      	str	r3, [r7, #4]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003636:	f001 ff05 	bl	8005444 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800363a:	4b36      	ldr	r3, [pc, #216]	; (8003714 <xTaskResumeAll+0xe8>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	1e5a      	subs	r2, r3, #1
 8003640:	4b34      	ldr	r3, [pc, #208]	; (8003714 <xTaskResumeAll+0xe8>)
 8003642:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003644:	4b33      	ldr	r3, [pc, #204]	; (8003714 <xTaskResumeAll+0xe8>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d15b      	bne.n	8003704 <xTaskResumeAll+0xd8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800364c:	4b32      	ldr	r3, [pc, #200]	; (8003718 <xTaskResumeAll+0xec>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d057      	beq.n	8003704 <xTaskResumeAll+0xd8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003654:	e02e      	b.n	80036b4 <xTaskResumeAll+0x88>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003656:	4b31      	ldr	r3, [pc, #196]	; (800371c <xTaskResumeAll+0xf0>)
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	3318      	adds	r3, #24
 8003662:	4618      	mov	r0, r3
 8003664:	f001 fe38 	bl	80052d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	3304      	adds	r3, #4
 800366c:	4618      	mov	r0, r3
 800366e:	f001 fe33 	bl	80052d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003676:	2201      	movs	r2, #1
 8003678:	409a      	lsls	r2, r3
 800367a:	4b29      	ldr	r3, [pc, #164]	; (8003720 <xTaskResumeAll+0xf4>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	431a      	orrs	r2, r3
 8003680:	4b27      	ldr	r3, [pc, #156]	; (8003720 <xTaskResumeAll+0xf4>)
 8003682:	601a      	str	r2, [r3, #0]
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003688:	4613      	mov	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	4413      	add	r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	4a24      	ldr	r2, [pc, #144]	; (8003724 <xTaskResumeAll+0xf8>)
 8003692:	441a      	add	r2, r3
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	3304      	adds	r3, #4
 8003698:	4610      	mov	r0, r2
 800369a:	4619      	mov	r1, r3
 800369c:	f001 fdc0 	bl	8005220 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036a4:	4b20      	ldr	r3, [pc, #128]	; (8003728 <xTaskResumeAll+0xfc>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d302      	bcc.n	80036b4 <xTaskResumeAll+0x88>
					{
						xYieldPending = pdTRUE;
 80036ae:	4b1f      	ldr	r3, [pc, #124]	; (800372c <xTaskResumeAll+0x100>)
 80036b0:	2201      	movs	r2, #1
 80036b2:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80036b4:	4b19      	ldr	r3, [pc, #100]	; (800371c <xTaskResumeAll+0xf0>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1cc      	bne.n	8003656 <xTaskResumeAll+0x2a>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 80036bc:	4b1c      	ldr	r3, [pc, #112]	; (8003730 <xTaskResumeAll+0x104>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d011      	beq.n	80036e8 <xTaskResumeAll+0xbc>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 80036c4:	e00c      	b.n	80036e0 <xTaskResumeAll+0xb4>
					{
						if( xTaskIncrementTick() != pdFALSE )
 80036c6:	f000 f865 	bl	8003794 <xTaskIncrementTick>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d002      	beq.n	80036d6 <xTaskResumeAll+0xaa>
						{
							xYieldPending = pdTRUE;
 80036d0:	4b16      	ldr	r3, [pc, #88]	; (800372c <xTaskResumeAll+0x100>)
 80036d2:	2201      	movs	r2, #1
 80036d4:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 80036d6:	4b16      	ldr	r3, [pc, #88]	; (8003730 <xTaskResumeAll+0x104>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	1e5a      	subs	r2, r3, #1
 80036dc:	4b14      	ldr	r3, [pc, #80]	; (8003730 <xTaskResumeAll+0x104>)
 80036de:	601a      	str	r2, [r3, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 80036e0:	4b13      	ldr	r3, [pc, #76]	; (8003730 <xTaskResumeAll+0x104>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1ee      	bne.n	80036c6 <xTaskResumeAll+0x9a>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 80036e8:	4b10      	ldr	r3, [pc, #64]	; (800372c <xTaskResumeAll+0x100>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d109      	bne.n	8003704 <xTaskResumeAll+0xd8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80036f0:	2301      	movs	r3, #1
 80036f2:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80036f4:	4b0f      	ldr	r3, [pc, #60]	; (8003734 <xTaskResumeAll+0x108>)
 80036f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036fa:	601a      	str	r2, [r3, #0]
 80036fc:	f3bf 8f4f 	dsb	sy
 8003700:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003704:	f001 feb6 	bl	8005474 <vPortExitCritical>

	return xAlreadyYielded;
 8003708:	687b      	ldr	r3, [r7, #4]
}
 800370a:	4618      	mov	r0, r3
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	2000018c 	.word	0x2000018c
 8003718:	2000016c 	.word	0x2000016c
 800371c:	2000012c 	.word	0x2000012c
 8003720:	20000174 	.word	0x20000174
 8003724:	20000098 	.word	0x20000098
 8003728:	20000094 	.word	0x20000094
 800372c:	20000180 	.word	0x20000180
 8003730:	2000017c 	.word	0x2000017c
 8003734:	e000ed04 	.word	0xe000ed04

08003738 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800373e:	4b05      	ldr	r3, [pc, #20]	; (8003754 <xTaskGetTickCount+0x1c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003744:	687b      	ldr	r3, [r7, #4]
}
 8003746:	4618      	mov	r0, r3
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	20000170 	.word	0x20000170

08003758 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800375e:	2300      	movs	r3, #0
 8003760:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8003762:	4b05      	ldr	r3, [pc, #20]	; (8003778 <xTaskGetTickCountFromISR+0x20>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003768:	683b      	ldr	r3, [r7, #0]
}
 800376a:	4618      	mov	r0, r3
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	20000170 	.word	0x20000170

0800377c <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
 8003780:	4b03      	ldr	r3, [pc, #12]	; (8003790 <uxTaskGetNumberOfTasks+0x14>)
 8003782:	681b      	ldr	r3, [r3, #0]
}
 8003784:	4618      	mov	r0, r3
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	2000016c 	.word	0x2000016c

08003794 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800379a:	2300      	movs	r3, #0
 800379c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800379e:	4b49      	ldr	r3, [pc, #292]	; (80038c4 <xTaskIncrementTick+0x130>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d17d      	bne.n	80038a2 <xTaskIncrementTick+0x10e>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 80037a6:	4b48      	ldr	r3, [pc, #288]	; (80038c8 <xTaskIncrementTick+0x134>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	1c5a      	adds	r2, r3, #1
 80037ac:	4b46      	ldr	r3, [pc, #280]	; (80038c8 <xTaskIncrementTick+0x134>)
 80037ae:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80037b0:	4b45      	ldr	r3, [pc, #276]	; (80038c8 <xTaskIncrementTick+0x134>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d110      	bne.n	80037de <xTaskIncrementTick+0x4a>
			{
				taskSWITCH_DELAYED_LISTS();
 80037bc:	4b43      	ldr	r3, [pc, #268]	; (80038cc <xTaskIncrementTick+0x138>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	60fb      	str	r3, [r7, #12]
 80037c2:	4b43      	ldr	r3, [pc, #268]	; (80038d0 <xTaskIncrementTick+0x13c>)
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	4b41      	ldr	r3, [pc, #260]	; (80038cc <xTaskIncrementTick+0x138>)
 80037c8:	601a      	str	r2, [r3, #0]
 80037ca:	4b41      	ldr	r3, [pc, #260]	; (80038d0 <xTaskIncrementTick+0x13c>)
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	601a      	str	r2, [r3, #0]
 80037d0:	4b40      	ldr	r3, [pc, #256]	; (80038d4 <xTaskIncrementTick+0x140>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	1c5a      	adds	r2, r3, #1
 80037d6:	4b3f      	ldr	r3, [pc, #252]	; (80038d4 <xTaskIncrementTick+0x140>)
 80037d8:	601a      	str	r2, [r3, #0]
 80037da:	f000 fc11 	bl	8004000 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 80037de:	4b3e      	ldr	r3, [pc, #248]	; (80038d8 <xTaskIncrementTick+0x144>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d34d      	bcc.n	8003884 <xTaskIncrementTick+0xf0>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037e8:	4b38      	ldr	r3, [pc, #224]	; (80038cc <xTaskIncrementTick+0x138>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <xTaskIncrementTick+0x62>
 80037f2:	2301      	movs	r3, #1
 80037f4:	e000      	b.n	80037f8 <xTaskIncrementTick+0x64>
 80037f6:	2300      	movs	r3, #0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d004      	beq.n	8003806 <xTaskIncrementTick+0x72>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 80037fc:	4b36      	ldr	r3, [pc, #216]	; (80038d8 <xTaskIncrementTick+0x144>)
 80037fe:	f04f 32ff 	mov.w	r2, #4294967295
 8003802:	601a      	str	r2, [r3, #0]
						break;
 8003804:	e03e      	b.n	8003884 <xTaskIncrementTick+0xf0>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003806:	4b31      	ldr	r3, [pc, #196]	; (80038cc <xTaskIncrementTick+0x138>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	429a      	cmp	r2, r3
 800381c:	d203      	bcs.n	8003826 <xTaskIncrementTick+0x92>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 800381e:	4b2e      	ldr	r3, [pc, #184]	; (80038d8 <xTaskIncrementTick+0x144>)
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	601a      	str	r2, [r3, #0]
							break;
 8003824:	e02e      	b.n	8003884 <xTaskIncrementTick+0xf0>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	3304      	adds	r3, #4
 800382a:	4618      	mov	r0, r3
 800382c:	f001 fd54 	bl	80052d8 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003834:	2b00      	cmp	r3, #0
 8003836:	d004      	beq.n	8003842 <xTaskIncrementTick+0xae>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	3318      	adds	r3, #24
 800383c:	4618      	mov	r0, r3
 800383e:	f001 fd4b 	bl	80052d8 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003846:	2201      	movs	r2, #1
 8003848:	409a      	lsls	r2, r3
 800384a:	4b24      	ldr	r3, [pc, #144]	; (80038dc <xTaskIncrementTick+0x148>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	431a      	orrs	r2, r3
 8003850:	4b22      	ldr	r3, [pc, #136]	; (80038dc <xTaskIncrementTick+0x148>)
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003858:	4613      	mov	r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	4413      	add	r3, r2
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	4a1f      	ldr	r2, [pc, #124]	; (80038e0 <xTaskIncrementTick+0x14c>)
 8003862:	441a      	add	r2, r3
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	3304      	adds	r3, #4
 8003868:	4610      	mov	r0, r2
 800386a:	4619      	mov	r1, r3
 800386c:	f001 fcd8 	bl	8005220 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003874:	4b1b      	ldr	r3, [pc, #108]	; (80038e4 <xTaskIncrementTick+0x150>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800387a:	429a      	cmp	r2, r3
 800387c:	d301      	bcc.n	8003882 <xTaskIncrementTick+0xee>
							{
								xSwitchRequired = pdTRUE;
 800387e:	2301      	movs	r3, #1
 8003880:	617b      	str	r3, [r7, #20]
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
 8003882:	e7b1      	b.n	80037e8 <xTaskIncrementTick+0x54>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003884:	4b17      	ldr	r3, [pc, #92]	; (80038e4 <xTaskIncrementTick+0x150>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800388a:	4915      	ldr	r1, [pc, #84]	; (80038e0 <xTaskIncrementTick+0x14c>)
 800388c:	4613      	mov	r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	4413      	add	r3, r2
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	440b      	add	r3, r1
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d907      	bls.n	80038ac <xTaskIncrementTick+0x118>
			{
				xSwitchRequired = pdTRUE;
 800389c:	2301      	movs	r3, #1
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	e004      	b.n	80038ac <xTaskIncrementTick+0x118>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80038a2:	4b11      	ldr	r3, [pc, #68]	; (80038e8 <xTaskIncrementTick+0x154>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	1c5a      	adds	r2, r3, #1
 80038a8:	4b0f      	ldr	r3, [pc, #60]	; (80038e8 <xTaskIncrementTick+0x154>)
 80038aa:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80038ac:	4b0f      	ldr	r3, [pc, #60]	; (80038ec <xTaskIncrementTick+0x158>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d001      	beq.n	80038b8 <xTaskIncrementTick+0x124>
		{
			xSwitchRequired = pdTRUE;
 80038b4:	2301      	movs	r3, #1
 80038b6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80038b8:	697b      	ldr	r3, [r7, #20]
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3718      	adds	r7, #24
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	2000018c 	.word	0x2000018c
 80038c8:	20000170 	.word	0x20000170
 80038cc:	20000124 	.word	0x20000124
 80038d0:	20000128 	.word	0x20000128
 80038d4:	20000184 	.word	0x20000184
 80038d8:	20000024 	.word	0x20000024
 80038dc:	20000174 	.word	0x20000174
 80038e0:	20000098 	.word	0x20000098
 80038e4:	20000094 	.word	0x20000094
 80038e8:	2000017c 	.word	0x2000017c
 80038ec:	20000180 	.word	0x20000180

080038f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80038f6:	4b2d      	ldr	r3, [pc, #180]	; (80039ac <vTaskSwitchContext+0xbc>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d003      	beq.n	8003906 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80038fe:	4b2c      	ldr	r3, [pc, #176]	; (80039b0 <vTaskSwitchContext+0xc0>)
 8003900:	2201      	movs	r2, #1
 8003902:	601a      	str	r2, [r3, #0]
 8003904:	e04f      	b.n	80039a6 <vTaskSwitchContext+0xb6>
	}
	else
	{
		xYieldPending = pdFALSE;
 8003906:	4b2a      	ldr	r3, [pc, #168]	; (80039b0 <vTaskSwitchContext+0xc0>)
 8003908:	2200      	movs	r2, #0
 800390a:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
 800390c:	4b29      	ldr	r3, [pc, #164]	; (80039b4 <vTaskSwitchContext+0xc4>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	4b28      	ldr	r3, [pc, #160]	; (80039b4 <vTaskSwitchContext+0xc4>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003918:	429a      	cmp	r2, r3
 800391a:	d808      	bhi.n	800392e <vTaskSwitchContext+0x3e>
 800391c:	4b25      	ldr	r3, [pc, #148]	; (80039b4 <vTaskSwitchContext+0xc4>)
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	4b24      	ldr	r3, [pc, #144]	; (80039b4 <vTaskSwitchContext+0xc4>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	3334      	adds	r3, #52	; 0x34
 8003926:	4610      	mov	r0, r2
 8003928:	4619      	mov	r1, r3
 800392a:	f7fd f9a3 	bl	8000c74 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
 800392e:	4b21      	ldr	r3, [pc, #132]	; (80039b4 <vTaskSwitchContext+0xc4>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003934:	4618      	mov	r0, r3
 8003936:	4920      	ldr	r1, [pc, #128]	; (80039b8 <vTaskSwitchContext+0xc8>)
 8003938:	2214      	movs	r2, #20
 800393a:	f002 f81f 	bl	800597c <memcmp>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d008      	beq.n	8003956 <vTaskSwitchContext+0x66>
 8003944:	4b1b      	ldr	r3, [pc, #108]	; (80039b4 <vTaskSwitchContext+0xc4>)
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	4b1a      	ldr	r3, [pc, #104]	; (80039b4 <vTaskSwitchContext+0xc4>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	3334      	adds	r3, #52	; 0x34
 800394e:	4610      	mov	r0, r2
 8003950:	4619      	mov	r1, r3
 8003952:	f7fd f98f 	bl	8000c74 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003956:	4b19      	ldr	r3, [pc, #100]	; (80039bc <vTaskSwitchContext+0xcc>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	607b      	str	r3, [r7, #4]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	fab3 f383 	clz	r3, r3
 8003962:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 8003964:	78fb      	ldrb	r3, [r7, #3]
 8003966:	f1c3 031f 	rsb	r3, r3, #31
 800396a:	60fb      	str	r3, [r7, #12]
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	4613      	mov	r3, r2
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	4413      	add	r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	4a12      	ldr	r2, [pc, #72]	; (80039c0 <vTaskSwitchContext+0xd0>)
 8003978:	4413      	add	r3, r2
 800397a:	60bb      	str	r3, [r7, #8]
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	685a      	ldr	r2, [r3, #4]
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	605a      	str	r2, [r3, #4]
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	685a      	ldr	r2, [r3, #4]
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	3308      	adds	r3, #8
 800398e:	429a      	cmp	r2, r3
 8003990:	d104      	bne.n	800399c <vTaskSwitchContext+0xac>
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	605a      	str	r2, [r3, #4]
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	4b04      	ldr	r3, [pc, #16]	; (80039b4 <vTaskSwitchContext+0xc4>)
 80039a4:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	2000018c 	.word	0x2000018c
 80039b0:	20000180 	.word	0x20000180
 80039b4:	20000094 	.word	0x20000094
 80039b8:	08005a30 	.word	0x08005a30
 80039bc:	20000174 	.word	0x20000174
 80039c0:	20000098 	.word	0x20000098

080039c4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80039ce:	4b19      	ldr	r3, [pc, #100]	; (8003a34 <vTaskPlaceOnEventList+0x70>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	3318      	adds	r3, #24
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	4619      	mov	r1, r3
 80039d8:	f001 fc46 	bl	8005268 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80039dc:	4b15      	ldr	r3, [pc, #84]	; (8003a34 <vTaskPlaceOnEventList+0x70>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	3304      	adds	r3, #4
 80039e2:	4618      	mov	r0, r3
 80039e4:	f001 fc78 	bl	80052d8 <uxListRemove>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d10b      	bne.n	8003a06 <vTaskPlaceOnEventList+0x42>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80039ee:	4b11      	ldr	r3, [pc, #68]	; (8003a34 <vTaskPlaceOnEventList+0x70>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f4:	2201      	movs	r2, #1
 80039f6:	fa02 f303 	lsl.w	r3, r2, r3
 80039fa:	43da      	mvns	r2, r3
 80039fc:	4b0e      	ldr	r3, [pc, #56]	; (8003a38 <vTaskPlaceOnEventList+0x74>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	401a      	ands	r2, r3
 8003a02:	4b0d      	ldr	r3, [pc, #52]	; (8003a38 <vTaskPlaceOnEventList+0x74>)
 8003a04:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a0c:	d107      	bne.n	8003a1e <vTaskPlaceOnEventList+0x5a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8003a0e:	4b09      	ldr	r3, [pc, #36]	; (8003a34 <vTaskPlaceOnEventList+0x70>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	3304      	adds	r3, #4
 8003a14:	4809      	ldr	r0, [pc, #36]	; (8003a3c <vTaskPlaceOnEventList+0x78>)
 8003a16:	4619      	mov	r1, r3
 8003a18:	f001 fc02 	bl	8005220 <vListInsertEnd>
 8003a1c:	e007      	b.n	8003a2e <vTaskPlaceOnEventList+0x6a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
 8003a1e:	4b08      	ldr	r3, [pc, #32]	; (8003a40 <vTaskPlaceOnEventList+0x7c>)
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	4413      	add	r3, r2
 8003a26:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f000 fa6b 	bl	8003f04 <prvAddCurrentTaskToDelayedList>
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	20000094 	.word	0x20000094
 8003a38:	20000174 	.word	0x20000174
 8003a3c:	20000158 	.word	0x20000158
 8003a40:	20000170 	.word	0x20000170

08003a44 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8003a50:	4b1c      	ldr	r3, [pc, #112]	; (8003ac4 <vTaskPlaceOnUnorderedEventList+0x80>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	68ba      	ldr	r2, [r7, #8]
 8003a56:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003a5a:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003a5c:	4b19      	ldr	r3, [pc, #100]	; (8003ac4 <vTaskPlaceOnUnorderedEventList+0x80>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	3318      	adds	r3, #24
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	4619      	mov	r1, r3
 8003a66:	f001 fbdb 	bl	8005220 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8003a6a:	4b16      	ldr	r3, [pc, #88]	; (8003ac4 <vTaskPlaceOnUnorderedEventList+0x80>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	3304      	adds	r3, #4
 8003a70:	4618      	mov	r0, r3
 8003a72:	f001 fc31 	bl	80052d8 <uxListRemove>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d10b      	bne.n	8003a94 <vTaskPlaceOnUnorderedEventList+0x50>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003a7c:	4b11      	ldr	r3, [pc, #68]	; (8003ac4 <vTaskPlaceOnUnorderedEventList+0x80>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a82:	2201      	movs	r2, #1
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	43da      	mvns	r2, r3
 8003a8a:	4b0f      	ldr	r3, [pc, #60]	; (8003ac8 <vTaskPlaceOnUnorderedEventList+0x84>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	401a      	ands	r2, r3
 8003a90:	4b0d      	ldr	r3, [pc, #52]	; (8003ac8 <vTaskPlaceOnUnorderedEventList+0x84>)
 8003a92:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a9a:	d107      	bne.n	8003aac <vTaskPlaceOnUnorderedEventList+0x68>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8003a9c:	4b09      	ldr	r3, [pc, #36]	; (8003ac4 <vTaskPlaceOnUnorderedEventList+0x80>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	3304      	adds	r3, #4
 8003aa2:	480a      	ldr	r0, [pc, #40]	; (8003acc <vTaskPlaceOnUnorderedEventList+0x88>)
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	f001 fbbb 	bl	8005220 <vListInsertEnd>
 8003aaa:	e007      	b.n	8003abc <vTaskPlaceOnUnorderedEventList+0x78>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
 8003aac:	4b08      	ldr	r3, [pc, #32]	; (8003ad0 <vTaskPlaceOnUnorderedEventList+0x8c>)
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	617b      	str	r3, [r7, #20]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8003ab6:	6978      	ldr	r0, [r7, #20]
 8003ab8:	f000 fa24 	bl	8003f04 <prvAddCurrentTaskToDelayedList>
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003abc:	3718      	adds	r7, #24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	20000094 	.word	0x20000094
 8003ac8:	20000174 	.word	0x20000174
 8003acc:	20000158 	.word	0x20000158
 8003ad0:	20000170 	.word	0x20000170

08003ad4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003ade:	4b13      	ldr	r3, [pc, #76]	; (8003b2c <vTaskPlaceOnEventListRestricted+0x58>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	3318      	adds	r3, #24
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	f001 fb9a 	bl	8005220 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8003aec:	4b0f      	ldr	r3, [pc, #60]	; (8003b2c <vTaskPlaceOnEventListRestricted+0x58>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	3304      	adds	r3, #4
 8003af2:	4618      	mov	r0, r3
 8003af4:	f001 fbf0 	bl	80052d8 <uxListRemove>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10b      	bne.n	8003b16 <vTaskPlaceOnEventListRestricted+0x42>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003afe:	4b0b      	ldr	r3, [pc, #44]	; (8003b2c <vTaskPlaceOnEventListRestricted+0x58>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b04:	2201      	movs	r2, #1
 8003b06:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0a:	43da      	mvns	r2, r3
 8003b0c:	4b08      	ldr	r3, [pc, #32]	; (8003b30 <vTaskPlaceOnEventListRestricted+0x5c>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	401a      	ands	r2, r3
 8003b12:	4b07      	ldr	r3, [pc, #28]	; (8003b30 <vTaskPlaceOnEventListRestricted+0x5c>)
 8003b14:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
 8003b16:	4b07      	ldr	r3, [pc, #28]	; (8003b34 <vTaskPlaceOnEventListRestricted+0x60>)
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	60fb      	str	r3, [r7, #12]

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f000 f9ef 	bl	8003f04 <prvAddCurrentTaskToDelayedList>
	}
 8003b26:	3710      	adds	r7, #16
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	20000094 	.word	0x20000094
 8003b30:	20000174 	.word	0x20000174
 8003b34:	20000170 	.word	0x20000170

08003b38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	3318      	adds	r3, #24
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f001 fbc3 	bl	80052d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b52:	4b1d      	ldr	r3, [pc, #116]	; (8003bc8 <xTaskRemoveFromEventList+0x90>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d11c      	bne.n	8003b94 <xTaskRemoveFromEventList+0x5c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	3304      	adds	r3, #4
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f001 fbba 	bl	80052d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b68:	2201      	movs	r2, #1
 8003b6a:	409a      	lsls	r2, r3
 8003b6c:	4b17      	ldr	r3, [pc, #92]	; (8003bcc <xTaskRemoveFromEventList+0x94>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	431a      	orrs	r2, r3
 8003b72:	4b16      	ldr	r3, [pc, #88]	; (8003bcc <xTaskRemoveFromEventList+0x94>)
 8003b74:	601a      	str	r2, [r3, #0]
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	4413      	add	r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	4a13      	ldr	r2, [pc, #76]	; (8003bd0 <xTaskRemoveFromEventList+0x98>)
 8003b84:	441a      	add	r2, r3
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	3304      	adds	r3, #4
 8003b8a:	4610      	mov	r0, r2
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	f001 fb47 	bl	8005220 <vListInsertEnd>
 8003b92:	e005      	b.n	8003ba0 <xTaskRemoveFromEventList+0x68>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	3318      	adds	r3, #24
 8003b98:	480e      	ldr	r0, [pc, #56]	; (8003bd4 <xTaskRemoveFromEventList+0x9c>)
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	f001 fb40 	bl	8005220 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba4:	4b0c      	ldr	r3, [pc, #48]	; (8003bd8 <xTaskRemoveFromEventList+0xa0>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d905      	bls.n	8003bba <xTaskRemoveFromEventList+0x82>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003bb2:	4b0a      	ldr	r3, [pc, #40]	; (8003bdc <xTaskRemoveFromEventList+0xa4>)
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	601a      	str	r2, [r3, #0]
 8003bb8:	e001      	b.n	8003bbe <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		xReturn = pdFALSE;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3710      	adds	r7, #16
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	2000018c 	.word	0x2000018c
 8003bcc:	20000174 	.word	0x20000174
 8003bd0:	20000098 	.word	0x20000098
 8003bd4:	2000012c 	.word	0x2000012c
 8003bd8:	20000094 	.word	0x20000094
 8003bdc:	20000180 	.word	0x20000180

08003be0 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f001 fb6c 	bl	80052d8 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	3304      	adds	r3, #4
 8003c04:	4618      	mov	r0, r3
 8003c06:	f001 fb67 	bl	80052d8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c0e:	2201      	movs	r2, #1
 8003c10:	409a      	lsls	r2, r3
 8003c12:	4b13      	ldr	r3, [pc, #76]	; (8003c60 <xTaskRemoveFromUnorderedEventList+0x80>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	431a      	orrs	r2, r3
 8003c18:	4b11      	ldr	r3, [pc, #68]	; (8003c60 <xTaskRemoveFromUnorderedEventList+0x80>)
 8003c1a:	601a      	str	r2, [r3, #0]
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c20:	4613      	mov	r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	4413      	add	r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	4a0e      	ldr	r2, [pc, #56]	; (8003c64 <xTaskRemoveFromUnorderedEventList+0x84>)
 8003c2a:	441a      	add	r2, r3
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	3304      	adds	r3, #4
 8003c30:	4610      	mov	r0, r2
 8003c32:	4619      	mov	r1, r3
 8003c34:	f001 faf4 	bl	8005220 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c3c:	4b0a      	ldr	r3, [pc, #40]	; (8003c68 <xTaskRemoveFromUnorderedEventList+0x88>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d905      	bls.n	8003c52 <xTaskRemoveFromUnorderedEventList+0x72>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
 8003c46:	2301      	movs	r3, #1
 8003c48:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003c4a:	4b08      	ldr	r3, [pc, #32]	; (8003c6c <xTaskRemoveFromUnorderedEventList+0x8c>)
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	601a      	str	r2, [r3, #0]
 8003c50:	e001      	b.n	8003c56 <xTaskRemoveFromUnorderedEventList+0x76>
	}
	else
	{
		xReturn = pdFALSE;
 8003c52:	2300      	movs	r3, #0
 8003c54:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8003c56:	68fb      	ldr	r3, [r7, #12]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	20000174 	.word	0x20000174
 8003c64:	20000098 	.word	0x20000098
 8003c68:	20000094 	.word	0x20000094
 8003c6c:	20000180 	.word	0x20000180

08003c70 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003c78:	4b06      	ldr	r3, [pc, #24]	; (8003c94 <vTaskSetTimeOutState+0x24>)
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003c80:	4b05      	ldr	r3, [pc, #20]	; (8003c98 <vTaskSetTimeOutState+0x28>)
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	605a      	str	r2, [r3, #4]
}
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	20000184 	.word	0x20000184
 8003c98:	20000170 	.word	0x20000170

08003c9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 8003ca6:	f001 fbcd 	bl	8005444 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003caa:	4b1c      	ldr	r3, [pc, #112]	; (8003d1c <xTaskCheckForTimeOut+0x80>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	60bb      	str	r3, [r7, #8]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb8:	d102      	bne.n	8003cc0 <xTaskCheckForTimeOut+0x24>
			{
				xReturn = pdFALSE;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	60fb      	str	r3, [r7, #12]
 8003cbe:	e026      	b.n	8003d0e <xTaskCheckForTimeOut+0x72>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	4b16      	ldr	r3, [pc, #88]	; (8003d20 <xTaskCheckForTimeOut+0x84>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d007      	beq.n	8003cdc <xTaskCheckForTimeOut+0x40>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685a      	ldr	r2, [r3, #4]
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d802      	bhi.n	8003cdc <xTaskCheckForTimeOut+0x40>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	60fb      	str	r3, [r7, #12]
 8003cda:	e018      	b.n	8003d0e <xTaskCheckForTimeOut+0x72>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	68ba      	ldr	r2, [r7, #8]
 8003ce2:	1ad2      	subs	r2, r2, r3
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d20e      	bcs.n	8003d0a <xTaskCheckForTimeOut+0x6e>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6859      	ldr	r1, [r3, #4]
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	1acb      	subs	r3, r1, r3
 8003cf8:	441a      	add	r2, r3
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f7ff ffb6 	bl	8003c70 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8003d04:	2300      	movs	r3, #0
 8003d06:	60fb      	str	r3, [r7, #12]
 8003d08:	e001      	b.n	8003d0e <xTaskCheckForTimeOut+0x72>
		}
		else
		{
			xReturn = pdTRUE;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d0e:	f001 fbb1 	bl	8005474 <vPortExitCritical>

	return xReturn;
 8003d12:	68fb      	ldr	r3, [r7, #12]
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3710      	adds	r7, #16
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	20000170 	.word	0x20000170
 8003d20:	20000184 	.word	0x20000184

08003d24 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003d24:	b480      	push	{r7}
 8003d26:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003d28:	4b03      	ldr	r3, [pc, #12]	; (8003d38 <vTaskMissedYield+0x14>)
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	601a      	str	r2, [r3, #0]
}
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr
 8003d36:	bf00      	nop
 8003d38:	20000180 	.word	0x20000180

08003d3c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 8003d44:	f000 f8a4 	bl	8003e90 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003d48:	4b07      	ldr	r3, [pc, #28]	; (8003d68 <prvIdleTask+0x2c>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d907      	bls.n	8003d60 <prvIdleTask+0x24>
			{
				taskYIELD();
 8003d50:	4b06      	ldr	r3, [pc, #24]	; (8003d6c <prvIdleTask+0x30>)
 8003d52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d56:	601a      	str	r2, [r3, #0]
 8003d58:	f3bf 8f4f 	dsb	sy
 8003d5c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8003d60:	f7fc ff8e 	bl	8000c80 <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
 8003d64:	e7ee      	b.n	8003d44 <prvIdleTask+0x8>
 8003d66:	bf00      	nop
 8003d68:	20000098 	.word	0x20000098
 8003d6c:	e000ed04 	.word	0xe000ed04

08003d70 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b086      	sub	sp, #24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
 8003d7c:	603b      	str	r3, [r7, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d7e:	2300      	movs	r3, #0
 8003d80:	617b      	str	r3, [r7, #20]
 8003d82:	e012      	b.n	8003daa <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 8003d84:	68ba      	ldr	r2, [r7, #8]
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	4413      	add	r3, r2
 8003d8a:	781a      	ldrb	r2, [r3, #0]
 8003d8c:	68f9      	ldr	r1, [r7, #12]
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	440b      	add	r3, r1
 8003d92:	3330      	adds	r3, #48	; 0x30
 8003d94:	711a      	strb	r2, [r3, #4]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003d96:	68ba      	ldr	r2, [r7, #8]
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	4413      	add	r3, r2
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d100      	bne.n	8003da4 <prvInitialiseTCBVariables+0x34>
		{
			break;
 8003da2:	e005      	b.n	8003db0 <prvInitialiseTCBVariables+0x40>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	3301      	adds	r3, #1
 8003da8:	617b      	str	r3, [r7, #20]
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	2b09      	cmp	r3, #9
 8003dae:	d9e9      	bls.n	8003d84 <prvInitialiseTCBVariables+0x14>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	d901      	bls.n	8003dc2 <prvInitialiseTCBVariables+0x52>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003dbe:	2304      	movs	r3, #4
 8003dc0:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	641a      	str	r2, [r3, #64]	; 0x40
		pxTCB->uxMutexesHeld = 0;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	3304      	adds	r3, #4
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f001 fa15 	bl	8005208 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	3318      	adds	r3, #24
 8003de2:	4618      	mov	r0, r3
 8003de4:	f001 fa10 	bl	8005208 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f1c3 0205 	rsb	r2, r3, #5
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	649a      	str	r2, [r3, #72]	; 0x48
		pxTCB->eNotifyState = eNotWaitingNotification;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
 8003e0c:	3718      	adds	r7, #24
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop

08003e14 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b082      	sub	sp, #8
 8003e18:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	607b      	str	r3, [r7, #4]
 8003e1e:	e00c      	b.n	8003e3a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	4613      	mov	r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	4413      	add	r3, r2
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	4a11      	ldr	r2, [pc, #68]	; (8003e70 <prvInitialiseTaskLists+0x5c>)
 8003e2c:	4413      	add	r3, r2
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f001 f9ca 	bl	80051c8 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	3301      	adds	r3, #1
 8003e38:	607b      	str	r3, [r7, #4]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2b04      	cmp	r3, #4
 8003e3e:	d9ef      	bls.n	8003e20 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8003e40:	480c      	ldr	r0, [pc, #48]	; (8003e74 <prvInitialiseTaskLists+0x60>)
 8003e42:	f001 f9c1 	bl	80051c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003e46:	480c      	ldr	r0, [pc, #48]	; (8003e78 <prvInitialiseTaskLists+0x64>)
 8003e48:	f001 f9be 	bl	80051c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003e4c:	480b      	ldr	r0, [pc, #44]	; (8003e7c <prvInitialiseTaskLists+0x68>)
 8003e4e:	f001 f9bb 	bl	80051c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003e52:	480b      	ldr	r0, [pc, #44]	; (8003e80 <prvInitialiseTaskLists+0x6c>)
 8003e54:	f001 f9b8 	bl	80051c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003e58:	480a      	ldr	r0, [pc, #40]	; (8003e84 <prvInitialiseTaskLists+0x70>)
 8003e5a:	f001 f9b5 	bl	80051c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003e5e:	4b0a      	ldr	r3, [pc, #40]	; (8003e88 <prvInitialiseTaskLists+0x74>)
 8003e60:	4a04      	ldr	r2, [pc, #16]	; (8003e74 <prvInitialiseTaskLists+0x60>)
 8003e62:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003e64:	4b09      	ldr	r3, [pc, #36]	; (8003e8c <prvInitialiseTaskLists+0x78>)
 8003e66:	4a04      	ldr	r2, [pc, #16]	; (8003e78 <prvInitialiseTaskLists+0x64>)
 8003e68:	601a      	str	r2, [r3, #0]
}
 8003e6a:	3708      	adds	r7, #8
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	20000098 	.word	0x20000098
 8003e74:	200000fc 	.word	0x200000fc
 8003e78:	20000110 	.word	0x20000110
 8003e7c:	2000012c 	.word	0x2000012c
 8003e80:	20000140 	.word	0x20000140
 8003e84:	20000158 	.word	0x20000158
 8003e88:	20000124 	.word	0x20000124
 8003e8c:	20000128 	.word	0x20000128

08003e90 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8003e96:	e028      	b.n	8003eea <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8003e98:	f7ff fbba 	bl	8003610 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003e9c:	4b16      	ldr	r3, [pc, #88]	; (8003ef8 <prvCheckTasksWaitingTermination+0x68>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	bf14      	ite	ne
 8003ea4:	2300      	movne	r3, #0
 8003ea6:	2301      	moveq	r3, #1
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8003eac:	f7ff fbbe 	bl	800362c <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d119      	bne.n	8003eea <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8003eb6:	f001 fac5 	bl	8005444 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003eba:	4b0f      	ldr	r3, [pc, #60]	; (8003ef8 <prvCheckTasksWaitingTermination+0x68>)
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	3304      	adds	r3, #4
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f001 fa06 	bl	80052d8 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8003ecc:	4b0b      	ldr	r3, [pc, #44]	; (8003efc <prvCheckTasksWaitingTermination+0x6c>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	1e5a      	subs	r2, r3, #1
 8003ed2:	4b0a      	ldr	r3, [pc, #40]	; (8003efc <prvCheckTasksWaitingTermination+0x6c>)
 8003ed4:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
 8003ed6:	4b0a      	ldr	r3, [pc, #40]	; (8003f00 <prvCheckTasksWaitingTermination+0x70>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	1e5a      	subs	r2, r3, #1
 8003edc:	4b08      	ldr	r3, [pc, #32]	; (8003f00 <prvCheckTasksWaitingTermination+0x70>)
 8003ede:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
 8003ee0:	f001 fac8 	bl	8005474 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8003ee4:	6838      	ldr	r0, [r7, #0]
 8003ee6:	f000 f87b 	bl	8003fe0 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8003eea:	4b05      	ldr	r3, [pc, #20]	; (8003f00 <prvCheckTasksWaitingTermination+0x70>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1d2      	bne.n	8003e98 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
 8003ef2:	3708      	adds	r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	20000140 	.word	0x20000140
 8003efc:	2000016c 	.word	0x2000016c
 8003f00:	20000154 	.word	0x20000154

08003f04 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8003f0c:	4b13      	ldr	r3, [pc, #76]	; (8003f5c <prvAddCurrentTaskToDelayedList+0x58>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 8003f14:	4b12      	ldr	r3, [pc, #72]	; (8003f60 <prvAddCurrentTaskToDelayedList+0x5c>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d209      	bcs.n	8003f32 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8003f1e:	4b11      	ldr	r3, [pc, #68]	; (8003f64 <prvAddCurrentTaskToDelayedList+0x60>)
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	4b0e      	ldr	r3, [pc, #56]	; (8003f5c <prvAddCurrentTaskToDelayedList+0x58>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	3304      	adds	r3, #4
 8003f28:	4610      	mov	r0, r2
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	f001 f99c 	bl	8005268 <vListInsert>
 8003f30:	e010      	b.n	8003f54 <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8003f32:	4b0d      	ldr	r3, [pc, #52]	; (8003f68 <prvAddCurrentTaskToDelayedList+0x64>)
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	4b09      	ldr	r3, [pc, #36]	; (8003f5c <prvAddCurrentTaskToDelayedList+0x58>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	3304      	adds	r3, #4
 8003f3c:	4610      	mov	r0, r2
 8003f3e:	4619      	mov	r1, r3
 8003f40:	f001 f992 	bl	8005268 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 8003f44:	4b09      	ldr	r3, [pc, #36]	; (8003f6c <prvAddCurrentTaskToDelayedList+0x68>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d202      	bcs.n	8003f54 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
 8003f4e:	4b07      	ldr	r3, [pc, #28]	; (8003f6c <prvAddCurrentTaskToDelayedList+0x68>)
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003f54:	3708      	adds	r7, #8
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	20000094 	.word	0x20000094
 8003f60:	20000170 	.word	0x20000170
 8003f64:	20000128 	.word	0x20000128
 8003f68:	20000124 	.word	0x20000124
 8003f6c:	20000024 	.word	0x20000024

08003f70 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	4603      	mov	r3, r0
 8003f78:	6039      	str	r1, [r7, #0]
 8003f7a:	80fb      	strh	r3, [r7, #6]
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d106      	bne.n	8003f90 <prvAllocateTCBAndStack+0x20>
 8003f82:	88fb      	ldrh	r3, [r7, #6]
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	4618      	mov	r0, r3
 8003f88:	f001 fafc 	bl	8005584 <pvPortMalloc>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	e000      	b.n	8003f92 <prvAllocateTCBAndStack+0x22>
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	60bb      	str	r3, [r7, #8]

		if( pxStack != NULL )
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00e      	beq.n	8003fb8 <prvAllocateTCBAndStack+0x48>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8003f9a:	2050      	movs	r0, #80	; 0x50
 8003f9c:	f001 faf2 	bl	8005584 <pvPortMalloc>
 8003fa0:	60f8      	str	r0, [r7, #12]

			if( pxNewTCB != NULL )
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d003      	beq.n	8003fb0 <prvAllocateTCBAndStack+0x40>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	68ba      	ldr	r2, [r7, #8]
 8003fac:	631a      	str	r2, [r3, #48]	; 0x30
 8003fae:	e005      	b.n	8003fbc <prvAllocateTCBAndStack+0x4c>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
 8003fb0:	68b8      	ldr	r0, [r7, #8]
 8003fb2:	f001 fb7f 	bl	80056b4 <vPortFree>
 8003fb6:	e001      	b.n	8003fbc <prvAllocateTCBAndStack+0x4c>
			}
		}
		else
		{
			pxNewTCB = NULL;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	60fb      	str	r3, [r7, #12]
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d008      	beq.n	8003fd4 <prvAllocateTCBAndStack+0x64>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fc6:	88fb      	ldrh	r3, [r7, #6]
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	4610      	mov	r0, r2
 8003fcc:	21a5      	movs	r1, #165	; 0xa5
 8003fce:	461a      	mov	r2, r3
 8003fd0:	f001 fcec 	bl	80059ac <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3710      	adds	r7, #16
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop

08003fe0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fec:	4618      	mov	r0, r3
 8003fee:	f001 fb61 	bl	80056b4 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f001 fb5e 	bl	80056b4 <vPortFree>
	}
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop

08004000 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004006:	4b0e      	ldr	r3, [pc, #56]	; (8004040 <prvResetNextTaskUnblockTime+0x40>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d101      	bne.n	8004014 <prvResetNextTaskUnblockTime+0x14>
 8004010:	2301      	movs	r3, #1
 8004012:	e000      	b.n	8004016 <prvResetNextTaskUnblockTime+0x16>
 8004014:	2300      	movs	r3, #0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d004      	beq.n	8004024 <prvResetNextTaskUnblockTime+0x24>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800401a:	4b0a      	ldr	r3, [pc, #40]	; (8004044 <prvResetNextTaskUnblockTime+0x44>)
 800401c:	f04f 32ff 	mov.w	r2, #4294967295
 8004020:	601a      	str	r2, [r3, #0]
 8004022:	e008      	b.n	8004036 <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004024:	4b06      	ldr	r3, [pc, #24]	; (8004040 <prvResetNextTaskUnblockTime+0x40>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	4b04      	ldr	r3, [pc, #16]	; (8004044 <prvResetNextTaskUnblockTime+0x44>)
 8004034:	601a      	str	r2, [r3, #0]
	}
}
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr
 8004040:	20000124 	.word	0x20000124
 8004044:	20000024 	.word	0x20000024

08004048 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800404e:	4b05      	ldr	r3, [pc, #20]	; (8004064 <xTaskGetCurrentTaskHandle+0x1c>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	607b      	str	r3, [r7, #4]

		return xReturn;
 8004054:	687b      	ldr	r3, [r7, #4]
	}
 8004056:	4618      	mov	r0, r3
 8004058:	370c      	adds	r7, #12
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	20000094 	.word	0x20000094

08004068 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800406e:	4b0b      	ldr	r3, [pc, #44]	; (800409c <xTaskGetSchedulerState+0x34>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d102      	bne.n	800407c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004076:	2301      	movs	r3, #1
 8004078:	607b      	str	r3, [r7, #4]
 800407a:	e008      	b.n	800408e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800407c:	4b08      	ldr	r3, [pc, #32]	; (80040a0 <xTaskGetSchedulerState+0x38>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d102      	bne.n	800408a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004084:	2302      	movs	r3, #2
 8004086:	607b      	str	r3, [r7, #4]
 8004088:	e001      	b.n	800408e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800408a:	2300      	movs	r3, #0
 800408c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800408e:	687b      	ldr	r3, [r7, #4]
	}
 8004090:	4618      	mov	r0, r3
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr
 800409c:	20000178 	.word	0x20000178
 80040a0:	2000018c 	.word	0x2000018c

080040a4 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d062      	beq.n	800417c <vTaskPriorityInherit+0xd8>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040ba:	4b32      	ldr	r3, [pc, #200]	; (8004184 <vTaskPriorityInherit+0xe0>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d25b      	bcs.n	800417c <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	db06      	blt.n	80040da <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040cc:	4b2d      	ldr	r3, [pc, #180]	; (8004184 <vTaskPriorityInherit+0xe0>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d2:	f1c3 0205 	rsb	r2, r3, #5
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	6959      	ldr	r1, [r3, #20]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040e2:	4613      	mov	r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	4413      	add	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	4a27      	ldr	r2, [pc, #156]	; (8004188 <vTaskPriorityInherit+0xe4>)
 80040ec:	4413      	add	r3, r2
 80040ee:	4299      	cmp	r1, r3
 80040f0:	d101      	bne.n	80040f6 <vTaskPriorityInherit+0x52>
 80040f2:	2301      	movs	r3, #1
 80040f4:	e000      	b.n	80040f8 <vTaskPriorityInherit+0x54>
 80040f6:	2300      	movs	r3, #0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d03a      	beq.n	8004172 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	3304      	adds	r3, #4
 8004100:	4618      	mov	r0, r3
 8004102:	f001 f8e9 	bl	80052d8 <uxListRemove>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d115      	bne.n	8004138 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004110:	491d      	ldr	r1, [pc, #116]	; (8004188 <vTaskPriorityInherit+0xe4>)
 8004112:	4613      	mov	r3, r2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	4413      	add	r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	440b      	add	r3, r1
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d10a      	bne.n	8004138 <vTaskPriorityInherit+0x94>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004126:	2201      	movs	r2, #1
 8004128:	fa02 f303 	lsl.w	r3, r2, r3
 800412c:	43da      	mvns	r2, r3
 800412e:	4b17      	ldr	r3, [pc, #92]	; (800418c <vTaskPriorityInherit+0xe8>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	401a      	ands	r2, r3
 8004134:	4b15      	ldr	r3, [pc, #84]	; (800418c <vTaskPriorityInherit+0xe8>)
 8004136:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004138:	4b12      	ldr	r3, [pc, #72]	; (8004184 <vTaskPriorityInherit+0xe0>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004146:	2201      	movs	r2, #1
 8004148:	409a      	lsls	r2, r3
 800414a:	4b10      	ldr	r3, [pc, #64]	; (800418c <vTaskPriorityInherit+0xe8>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	431a      	orrs	r2, r3
 8004150:	4b0e      	ldr	r3, [pc, #56]	; (800418c <vTaskPriorityInherit+0xe8>)
 8004152:	601a      	str	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004158:	4613      	mov	r3, r2
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	4413      	add	r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	4a09      	ldr	r2, [pc, #36]	; (8004188 <vTaskPriorityInherit+0xe4>)
 8004162:	441a      	add	r2, r3
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	3304      	adds	r3, #4
 8004168:	4610      	mov	r0, r2
 800416a:	4619      	mov	r1, r3
 800416c:	f001 f858 	bl	8005220 <vListInsertEnd>
 8004170:	e004      	b.n	800417c <vTaskPriorityInherit+0xd8>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004172:	4b04      	ldr	r3, [pc, #16]	; (8004184 <vTaskPriorityInherit+0xe0>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800417c:	3710      	adds	r7, #16
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	20000094 	.word	0x20000094
 8004188:	20000098 	.word	0x20000098
 800418c:	20000174 	.word	0x20000174

08004190 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800419c:	2300      	movs	r3, #0
 800419e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d04f      	beq.n	8004246 <xTaskPriorityDisinherit+0xb6>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041aa:	1e5a      	subs	r2, r3, #1
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	645a      	str	r2, [r3, #68]	; 0x44

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d044      	beq.n	8004246 <xTaskPriorityDisinherit+0xb6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d140      	bne.n	8004246 <xTaskPriorityDisinherit+0xb6>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	3304      	adds	r3, #4
 80041c8:	4618      	mov	r0, r3
 80041ca:	f001 f885 	bl	80052d8 <uxListRemove>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d115      	bne.n	8004200 <xTaskPriorityDisinherit+0x70>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041d8:	491d      	ldr	r1, [pc, #116]	; (8004250 <xTaskPriorityDisinherit+0xc0>)
 80041da:	4613      	mov	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4413      	add	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	440b      	add	r3, r1
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10a      	bne.n	8004200 <xTaskPriorityDisinherit+0x70>
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ee:	2201      	movs	r2, #1
 80041f0:	fa02 f303 	lsl.w	r3, r2, r3
 80041f4:	43da      	mvns	r2, r3
 80041f6:	4b17      	ldr	r3, [pc, #92]	; (8004254 <xTaskPriorityDisinherit+0xc4>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	401a      	ands	r2, r3
 80041fc:	4b15      	ldr	r3, [pc, #84]	; (8004254 <xTaskPriorityDisinherit+0xc4>)
 80041fe:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800420c:	f1c3 0205 	rsb	r2, r3, #5
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004218:	2201      	movs	r2, #1
 800421a:	409a      	lsls	r2, r3
 800421c:	4b0d      	ldr	r3, [pc, #52]	; (8004254 <xTaskPriorityDisinherit+0xc4>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	431a      	orrs	r2, r3
 8004222:	4b0c      	ldr	r3, [pc, #48]	; (8004254 <xTaskPriorityDisinherit+0xc4>)
 8004224:	601a      	str	r2, [r3, #0]
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800422a:	4613      	mov	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	4413      	add	r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	4a07      	ldr	r2, [pc, #28]	; (8004250 <xTaskPriorityDisinherit+0xc0>)
 8004234:	441a      	add	r2, r3
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	3304      	adds	r3, #4
 800423a:	4610      	mov	r0, r2
 800423c:	4619      	mov	r1, r3
 800423e:	f000 ffef 	bl	8005220 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004242:	2301      	movs	r3, #1
 8004244:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004246:	68fb      	ldr	r3, [r7, #12]
	}
 8004248:	4618      	mov	r0, r3
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}
 8004250:	20000098 	.word	0x20000098
 8004254:	20000174 	.word	0x20000174

08004258 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800425e:	4b09      	ldr	r3, [pc, #36]	; (8004284 <uxTaskResetEventItemValue+0x2c>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004266:	4b07      	ldr	r3, [pc, #28]	; (8004284 <uxTaskResetEventItemValue+0x2c>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a06      	ldr	r2, [pc, #24]	; (8004284 <uxTaskResetEventItemValue+0x2c>)
 800426c:	6812      	ldr	r2, [r2, #0]
 800426e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004270:	f1c2 0205 	rsb	r2, r2, #5
 8004274:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8004276:	687b      	ldr	r3, [r7, #4]
}
 8004278:	4618      	mov	r0, r3
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr
 8004284:	20000094 	.word	0x20000094

08004288 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800428c:	4b07      	ldr	r3, [pc, #28]	; (80042ac <pvTaskIncrementMutexHeldCount+0x24>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d004      	beq.n	800429e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004294:	4b05      	ldr	r3, [pc, #20]	; (80042ac <pvTaskIncrementMutexHeldCount+0x24>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800429a:	3201      	adds	r2, #1
 800429c:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
 800429e:	4b03      	ldr	r3, [pc, #12]	; (80042ac <pvTaskIncrementMutexHeldCount+0x24>)
 80042a0:	681b      	ldr	r3, [r3, #0]
	}
 80042a2:	4618      	mov	r0, r3
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr
 80042ac:	20000094 	.word	0x20000094

080042b0 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80042ba:	f001 f8c3 	bl	8005444 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80042be:	4b31      	ldr	r3, [pc, #196]	; (8004384 <ulTaskNotifyTake+0xd4>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d138      	bne.n	800433a <ulTaskNotifyTake+0x8a>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
 80042c8:	4b2e      	ldr	r3, [pc, #184]	; (8004384 <ulTaskNotifyTake+0xd4>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2201      	movs	r2, #1
 80042ce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

				if( xTicksToWait > ( TickType_t ) 0 )
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d030      	beq.n	800433a <ulTaskNotifyTake+0x8a>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80042d8:	4b2a      	ldr	r3, [pc, #168]	; (8004384 <ulTaskNotifyTake+0xd4>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	3304      	adds	r3, #4
 80042de:	4618      	mov	r0, r3
 80042e0:	f000 fffa 	bl	80052d8 <uxListRemove>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10b      	bne.n	8004302 <ulTaskNotifyTake+0x52>
					{
						/* The current task must be in a ready list, so there is
						no need to check, and the port reset macro can be called
						directly. */
						portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80042ea:	4b26      	ldr	r3, [pc, #152]	; (8004384 <ulTaskNotifyTake+0xd4>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042f0:	2201      	movs	r2, #1
 80042f2:	fa02 f303 	lsl.w	r3, r2, r3
 80042f6:	43da      	mvns	r2, r3
 80042f8:	4b23      	ldr	r3, [pc, #140]	; (8004388 <ulTaskNotifyTake+0xd8>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	401a      	ands	r2, r3
 80042fe:	4b22      	ldr	r3, [pc, #136]	; (8004388 <ulTaskNotifyTake+0xd8>)
 8004300:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					#if ( INCLUDE_vTaskSuspend == 1 )
					{
						if( xTicksToWait == portMAX_DELAY )
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004308:	d107      	bne.n	800431a <ulTaskNotifyTake+0x6a>
						{
							/* Add the task to the suspended task list instead
							of a delayed task list to ensure the task is not
							woken by a timing event.  It will block
							indefinitely. */
							vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800430a:	4b1e      	ldr	r3, [pc, #120]	; (8004384 <ulTaskNotifyTake+0xd4>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	3304      	adds	r3, #4
 8004310:	481e      	ldr	r0, [pc, #120]	; (800438c <ulTaskNotifyTake+0xdc>)
 8004312:	4619      	mov	r1, r3
 8004314:	f000 ff84 	bl	8005220 <vListInsertEnd>
 8004318:	e007      	b.n	800432a <ulTaskNotifyTake+0x7a>
						{
							/* Calculate the time at which the task should be
							woken if no notification events occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
 800431a:	4b1d      	ldr	r3, [pc, #116]	; (8004390 <ulTaskNotifyTake+0xe0>)
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	4413      	add	r3, r2
 8004322:	60fb      	str	r3, [r7, #12]
							prvAddCurrentTaskToDelayedList( xTimeToWake );
 8004324:	68f8      	ldr	r0, [r7, #12]
 8004326:	f7ff fded 	bl	8003f04 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800432a:	4b1a      	ldr	r3, [pc, #104]	; (8004394 <ulTaskNotifyTake+0xe4>)
 800432c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004330:	601a      	str	r2, [r3, #0]
 8004332:	f3bf 8f4f 	dsb	sy
 8004336:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800433a:	f001 f89b 	bl	8005474 <vPortExitCritical>

		taskENTER_CRITICAL();
 800433e:	f001 f881 	bl	8005444 <vPortEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8004342:	4b10      	ldr	r3, [pc, #64]	; (8004384 <ulTaskNotifyTake+0xd4>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004348:	60bb      	str	r3, [r7, #8]

			if( ulReturn != 0UL )
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d00c      	beq.n	800436a <ulTaskNotifyTake+0xba>
			{
				if( xClearCountOnExit != pdFALSE )
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d004      	beq.n	8004360 <ulTaskNotifyTake+0xb0>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8004356:	4b0b      	ldr	r3, [pc, #44]	; (8004384 <ulTaskNotifyTake+0xd4>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2200      	movs	r2, #0
 800435c:	649a      	str	r2, [r3, #72]	; 0x48
 800435e:	e004      	b.n	800436a <ulTaskNotifyTake+0xba>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
 8004360:	4b08      	ldr	r3, [pc, #32]	; (8004384 <ulTaskNotifyTake+0xd4>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004366:	3a01      	subs	r2, #1
 8004368:	649a      	str	r2, [r3, #72]	; 0x48
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
 800436a:	4b06      	ldr	r3, [pc, #24]	; (8004384 <ulTaskNotifyTake+0xd4>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		}
		taskEXIT_CRITICAL();
 8004374:	f001 f87e 	bl	8005474 <vPortExitCritical>

		return ulReturn;
 8004378:	68bb      	ldr	r3, [r7, #8]
	}
 800437a:	4618      	mov	r0, r3
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	20000094 	.word	0x20000094
 8004388:	20000174 	.word	0x20000174
 800438c:	20000158 	.word	0x20000158
 8004390:	20000170 	.word	0x20000170
 8004394:	e000ed04 	.word	0xe000ed04

08004398 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8004398:	b580      	push	{r7, lr}
 800439a:	b086      	sub	sp, #24
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
 80043a4:	603b      	str	r3, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80043a6:	f001 f84d 	bl	8005444 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
 80043aa:	4b39      	ldr	r3, [pc, #228]	; (8004490 <xTaskNotifyWait+0xf8>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d03f      	beq.n	8004438 <xTaskNotifyWait+0xa0>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80043b8:	4b35      	ldr	r3, [pc, #212]	; (8004490 <xTaskNotifyWait+0xf8>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	43d2      	mvns	r2, r2
 80043c2:	400a      	ands	r2, r1
 80043c4:	649a      	str	r2, [r3, #72]	; 0x48

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
 80043c6:	4b32      	ldr	r3, [pc, #200]	; (8004490 <xTaskNotifyWait+0xf8>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

				if( xTicksToWait > ( TickType_t ) 0 )
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d030      	beq.n	8004438 <xTaskNotifyWait+0xa0>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80043d6:	4b2e      	ldr	r3, [pc, #184]	; (8004490 <xTaskNotifyWait+0xf8>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	3304      	adds	r3, #4
 80043dc:	4618      	mov	r0, r3
 80043de:	f000 ff7b 	bl	80052d8 <uxListRemove>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d10b      	bne.n	8004400 <xTaskNotifyWait+0x68>
					{
						/* The current task must be in a ready list, so there is
						no need to check, and the port reset macro can be called
						directly. */
						portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80043e8:	4b29      	ldr	r3, [pc, #164]	; (8004490 <xTaskNotifyWait+0xf8>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ee:	2201      	movs	r2, #1
 80043f0:	fa02 f303 	lsl.w	r3, r2, r3
 80043f4:	43da      	mvns	r2, r3
 80043f6:	4b27      	ldr	r3, [pc, #156]	; (8004494 <xTaskNotifyWait+0xfc>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	401a      	ands	r2, r3
 80043fc:	4b25      	ldr	r3, [pc, #148]	; (8004494 <xTaskNotifyWait+0xfc>)
 80043fe:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					#if ( INCLUDE_vTaskSuspend == 1 )
					{
						if( xTicksToWait == portMAX_DELAY )
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004406:	d107      	bne.n	8004418 <xTaskNotifyWait+0x80>
						{
							/* Add the task to the suspended task list instead
							of a delayed task list to ensure the task is not
							woken by a timing event.  It will block
							indefinitely. */
							vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8004408:	4b21      	ldr	r3, [pc, #132]	; (8004490 <xTaskNotifyWait+0xf8>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	3304      	adds	r3, #4
 800440e:	4822      	ldr	r0, [pc, #136]	; (8004498 <xTaskNotifyWait+0x100>)
 8004410:	4619      	mov	r1, r3
 8004412:	f000 ff05 	bl	8005220 <vListInsertEnd>
 8004416:	e007      	b.n	8004428 <xTaskNotifyWait+0x90>
						{
							/* Calculate the time at which the task should be
							woken if no notification events occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
 8004418:	4b20      	ldr	r3, [pc, #128]	; (800449c <xTaskNotifyWait+0x104>)
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	4413      	add	r3, r2
 8004420:	613b      	str	r3, [r7, #16]
							prvAddCurrentTaskToDelayedList( xTimeToWake );
 8004422:	6938      	ldr	r0, [r7, #16]
 8004424:	f7ff fd6e 	bl	8003f04 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8004428:	4b1d      	ldr	r3, [pc, #116]	; (80044a0 <xTaskNotifyWait+0x108>)
 800442a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800442e:	601a      	str	r2, [r3, #0]
 8004430:	f3bf 8f4f 	dsb	sy
 8004434:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8004438:	f001 f81c 	bl	8005474 <vPortExitCritical>

		taskENTER_CRITICAL();
 800443c:	f001 f802 	bl	8005444 <vPortEnterCritical>
		{
			if( pulNotificationValue != NULL )
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d004      	beq.n	8004450 <xTaskNotifyWait+0xb8>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8004446:	4b12      	ldr	r3, [pc, #72]	; (8004490 <xTaskNotifyWait+0xf8>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	601a      	str	r2, [r3, #0]

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
 8004450:	4b0f      	ldr	r3, [pc, #60]	; (8004490 <xTaskNotifyWait+0xf8>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b01      	cmp	r3, #1
 800445c:	d102      	bne.n	8004464 <xTaskNotifyWait+0xcc>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800445e:	2300      	movs	r3, #0
 8004460:	617b      	str	r3, [r7, #20]
 8004462:	e008      	b.n	8004476 <xTaskNotifyWait+0xde>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8004464:	4b0a      	ldr	r3, [pc, #40]	; (8004490 <xTaskNotifyWait+0xf8>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800446a:	68ba      	ldr	r2, [r7, #8]
 800446c:	43d2      	mvns	r2, r2
 800446e:	400a      	ands	r2, r1
 8004470:	649a      	str	r2, [r3, #72]	; 0x48
				xReturn = pdTRUE;
 8004472:	2301      	movs	r3, #1
 8004474:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
 8004476:	4b06      	ldr	r3, [pc, #24]	; (8004490 <xTaskNotifyWait+0xf8>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		}
		taskEXIT_CRITICAL();
 8004480:	f000 fff8 	bl	8005474 <vPortExitCritical>

		return xReturn;
 8004484:	697b      	ldr	r3, [r7, #20]
	}
 8004486:	4618      	mov	r0, r3
 8004488:	3718      	adds	r7, #24
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	20000094 	.word	0x20000094
 8004494:	20000174 	.word	0x20000174
 8004498:	20000158 	.word	0x20000158
 800449c:	20000170 	.word	0x20000170
 80044a0:	e000ed04 	.word	0xe000ed04

080044a4 <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b088      	sub	sp, #32
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	4613      	mov	r3, r2
 80044b0:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80044b2:	2301      	movs	r3, #1
 80044b4:	61fb      	str	r3, [r7, #28]

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	61bb      	str	r3, [r7, #24]

		taskENTER_CRITICAL();
 80044ba:	f000 ffc3 	bl	8005444 <vPortEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80044c4:	75fb      	strb	r3, [r7, #23]

			pxTCB->eNotifyState = eNotified;
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	2202      	movs	r2, #2
 80044ca:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			switch( eAction )
 80044ce:	79fb      	ldrb	r3, [r7, #7]
 80044d0:	2b04      	cmp	r3, #4
 80044d2:	d828      	bhi.n	8004526 <xTaskNotify+0x82>
 80044d4:	a201      	add	r2, pc, #4	; (adr r2, 80044dc <xTaskNotify+0x38>)
 80044d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044da:	bf00      	nop
 80044dc:	08004527 	.word	0x08004527
 80044e0:	080044f1 	.word	0x080044f1
 80044e4:	080044ff 	.word	0x080044ff
 80044e8:	0800450b 	.word	0x0800450b
 80044ec:	08004513 	.word	0x08004513
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	431a      	orrs	r2, r3
 80044f8:	69bb      	ldr	r3, [r7, #24]
 80044fa:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 80044fc:	e013      	b.n	8004526 <xTaskNotify+0x82>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004502:	1c5a      	adds	r2, r3, #1
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8004508:	e00d      	b.n	8004526 <xTaskNotify+0x82>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	68ba      	ldr	r2, [r7, #8]
 800450e:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8004510:	e009      	b.n	8004526 <xTaskNotify+0x82>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
 8004512:	7dfb      	ldrb	r3, [r7, #23]
 8004514:	2b02      	cmp	r3, #2
 8004516:	d003      	beq.n	8004520 <xTaskNotify+0x7c>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	68ba      	ldr	r2, [r7, #8]
 800451c:	649a      	str	r2, [r3, #72]	; 0x48
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800451e:	e001      	b.n	8004524 <xTaskNotify+0x80>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
 8004520:	2300      	movs	r3, #0
 8004522:	61fb      	str	r3, [r7, #28]
					}
					break;
 8004524:	bf00      	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
 8004526:	7dfb      	ldrb	r3, [r7, #23]
 8004528:	2b01      	cmp	r3, #1
 800452a:	d12a      	bne.n	8004582 <xTaskNotify+0xde>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 800452c:	69bb      	ldr	r3, [r7, #24]
 800452e:	3304      	adds	r3, #4
 8004530:	4618      	mov	r0, r3
 8004532:	f000 fed1 	bl	80052d8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800453a:	2201      	movs	r2, #1
 800453c:	409a      	lsls	r2, r3
 800453e:	4b14      	ldr	r3, [pc, #80]	; (8004590 <xTaskNotify+0xec>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	431a      	orrs	r2, r3
 8004544:	4b12      	ldr	r3, [pc, #72]	; (8004590 <xTaskNotify+0xec>)
 8004546:	601a      	str	r2, [r3, #0]
 8004548:	69bb      	ldr	r3, [r7, #24]
 800454a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800454c:	4613      	mov	r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	4413      	add	r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	4a0f      	ldr	r2, [pc, #60]	; (8004594 <xTaskNotify+0xf0>)
 8004556:	441a      	add	r2, r3
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	3304      	adds	r3, #4
 800455c:	4610      	mov	r0, r2
 800455e:	4619      	mov	r1, r3
 8004560:	f000 fe5e 	bl	8005220 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004568:	4b0b      	ldr	r3, [pc, #44]	; (8004598 <xTaskNotify+0xf4>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800456e:	429a      	cmp	r2, r3
 8004570:	d907      	bls.n	8004582 <xTaskNotify+0xde>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
 8004572:	4b0a      	ldr	r3, [pc, #40]	; (800459c <xTaskNotify+0xf8>)
 8004574:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004578:	601a      	str	r2, [r3, #0]
 800457a:	f3bf 8f4f 	dsb	sy
 800457e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8004582:	f000 ff77 	bl	8005474 <vPortExitCritical>

		return xReturn;
 8004586:	69fb      	ldr	r3, [r7, #28]
	}
 8004588:	4618      	mov	r0, r3
 800458a:	3720      	adds	r7, #32
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	20000174 	.word	0x20000174
 8004594:	20000098 	.word	0x20000098
 8004598:	20000094 	.word	0x20000094
 800459c:	e000ed04 	.word	0xe000ed04

080045a0 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b08c      	sub	sp, #48	; 0x30
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	603b      	str	r3, [r7, #0]
 80045ac:	4613      	mov	r3, r2
 80045ae:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80045b0:	2301      	movs	r3, #1
 80045b2:	62fb      	str	r3, [r7, #44]	; 0x2c
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	62bb      	str	r3, [r7, #40]	; 0x28

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80045b8:	f3ef 8211 	mrs	r2, BASEPRI
 80045bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c0:	f383 8811 	msr	BASEPRI, r3
 80045c4:	f3bf 8f6f 	isb	sy
 80045c8:	f3bf 8f4f 	dsb	sy
 80045cc:	61fa      	str	r2, [r7, #28]
 80045ce:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80045d0:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80045d2:	627b      	str	r3, [r7, #36]	; 0x24
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
 80045d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045d6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80045da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			pxTCB->eNotifyState = eNotified;
 80045de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045e0:	2202      	movs	r2, #2
 80045e2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			switch( eAction )
 80045e6:	79fb      	ldrb	r3, [r7, #7]
 80045e8:	2b04      	cmp	r3, #4
 80045ea:	d829      	bhi.n	8004640 <xTaskNotifyFromISR+0xa0>
 80045ec:	a201      	add	r2, pc, #4	; (adr r2, 80045f4 <xTaskNotifyFromISR+0x54>)
 80045ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045f2:	bf00      	nop
 80045f4:	08004641 	.word	0x08004641
 80045f8:	08004609 	.word	0x08004609
 80045fc:	08004617 	.word	0x08004617
 8004600:	08004623 	.word	0x08004623
 8004604:	0800462b 	.word	0x0800462b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8004608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800460a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	431a      	orrs	r2, r3
 8004610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004612:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8004614:	e014      	b.n	8004640 <xTaskNotifyFromISR+0xa0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8004616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004618:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800461a:	1c5a      	adds	r2, r3, #1
 800461c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800461e:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8004620:	e00e      	b.n	8004640 <xTaskNotifyFromISR+0xa0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8004622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004624:	68ba      	ldr	r2, [r7, #8]
 8004626:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8004628:	e00a      	b.n	8004640 <xTaskNotifyFromISR+0xa0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
 800462a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800462e:	2b02      	cmp	r3, #2
 8004630:	d003      	beq.n	800463a <xTaskNotifyFromISR+0x9a>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8004632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	649a      	str	r2, [r3, #72]	; 0x48
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8004638:	e001      	b.n	800463e <xTaskNotifyFromISR+0x9e>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
 800463a:	2300      	movs	r3, #0
 800463c:	62fb      	str	r3, [r7, #44]	; 0x2c
					}
					break;
 800463e:	bf00      	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
 8004640:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004644:	2b01      	cmp	r3, #1
 8004646:	d133      	bne.n	80046b0 <xTaskNotifyFromISR+0x110>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004648:	4b1e      	ldr	r3, [pc, #120]	; (80046c4 <xTaskNotifyFromISR+0x124>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d11c      	bne.n	800468a <xTaskNotifyFromISR+0xea>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8004650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004652:	3304      	adds	r3, #4
 8004654:	4618      	mov	r0, r3
 8004656:	f000 fe3f 	bl	80052d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800465a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800465c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800465e:	2201      	movs	r2, #1
 8004660:	409a      	lsls	r2, r3
 8004662:	4b19      	ldr	r3, [pc, #100]	; (80046c8 <xTaskNotifyFromISR+0x128>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	431a      	orrs	r2, r3
 8004668:	4b17      	ldr	r3, [pc, #92]	; (80046c8 <xTaskNotifyFromISR+0x128>)
 800466a:	601a      	str	r2, [r3, #0]
 800466c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800466e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004670:	4613      	mov	r3, r2
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	4413      	add	r3, r2
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	4a14      	ldr	r2, [pc, #80]	; (80046cc <xTaskNotifyFromISR+0x12c>)
 800467a:	441a      	add	r2, r3
 800467c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800467e:	3304      	adds	r3, #4
 8004680:	4610      	mov	r0, r2
 8004682:	4619      	mov	r1, r3
 8004684:	f000 fdcc 	bl	8005220 <vListInsertEnd>
 8004688:	e005      	b.n	8004696 <xTaskNotifyFromISR+0xf6>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800468a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800468c:	3318      	adds	r3, #24
 800468e:	4810      	ldr	r0, [pc, #64]	; (80046d0 <xTaskNotifyFromISR+0x130>)
 8004690:	4619      	mov	r1, r3
 8004692:	f000 fdc5 	bl	8005220 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004698:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800469a:	4b0e      	ldr	r3, [pc, #56]	; (80046d4 <xTaskNotifyFromISR+0x134>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d905      	bls.n	80046b0 <xTaskNotifyFromISR+0x110>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d002      	beq.n	80046b0 <xTaskNotifyFromISR+0x110>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	2201      	movs	r2, #1
 80046ae:	601a      	str	r2, [r3, #0]
 80046b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80046ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80046bc:	4618      	mov	r0, r3
 80046be:	3730      	adds	r7, #48	; 0x30
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	2000018c 	.word	0x2000018c
 80046c8:	20000174 	.word	0x20000174
 80046cc:	20000098 	.word	0x20000098
 80046d0:	2000012c 	.word	0x2000012c
 80046d4:	20000094 	.word	0x20000094

080046d8 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b088      	sub	sp, #32
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80046e6:	f3ef 8211 	mrs	r2, BASEPRI
 80046ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ee:	f383 8811 	msr	BASEPRI, r3
 80046f2:	f3bf 8f6f 	isb	sy
 80046f6:	f3bf 8f4f 	dsb	sy
 80046fa:	613a      	str	r2, [r7, #16]
 80046fc:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80046fe:	693b      	ldr	r3, [r7, #16]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004700:	61bb      	str	r3, [r7, #24]
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004708:	75fb      	strb	r3, [r7, #23]
			pxTCB->eNotifyState = eNotified;
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	2202      	movs	r2, #2
 800470e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8004712:	69fb      	ldr	r3, [r7, #28]
 8004714:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004716:	1c5a      	adds	r2, r3, #1
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	649a      	str	r2, [r3, #72]	; 0x48

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
 800471c:	7dfb      	ldrb	r3, [r7, #23]
 800471e:	2b01      	cmp	r3, #1
 8004720:	d133      	bne.n	800478a <vTaskNotifyGiveFromISR+0xb2>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004722:	4b1e      	ldr	r3, [pc, #120]	; (800479c <vTaskNotifyGiveFromISR+0xc4>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d11c      	bne.n	8004764 <vTaskNotifyGiveFromISR+0x8c>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	3304      	adds	r3, #4
 800472e:	4618      	mov	r0, r3
 8004730:	f000 fdd2 	bl	80052d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004738:	2201      	movs	r2, #1
 800473a:	409a      	lsls	r2, r3
 800473c:	4b18      	ldr	r3, [pc, #96]	; (80047a0 <vTaskNotifyGiveFromISR+0xc8>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	431a      	orrs	r2, r3
 8004742:	4b17      	ldr	r3, [pc, #92]	; (80047a0 <vTaskNotifyGiveFromISR+0xc8>)
 8004744:	601a      	str	r2, [r3, #0]
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800474a:	4613      	mov	r3, r2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	4413      	add	r3, r2
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	4a14      	ldr	r2, [pc, #80]	; (80047a4 <vTaskNotifyGiveFromISR+0xcc>)
 8004754:	441a      	add	r2, r3
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	3304      	adds	r3, #4
 800475a:	4610      	mov	r0, r2
 800475c:	4619      	mov	r1, r3
 800475e:	f000 fd5f 	bl	8005220 <vListInsertEnd>
 8004762:	e005      	b.n	8004770 <vTaskNotifyGiveFromISR+0x98>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	3318      	adds	r3, #24
 8004768:	480f      	ldr	r0, [pc, #60]	; (80047a8 <vTaskNotifyGiveFromISR+0xd0>)
 800476a:	4619      	mov	r1, r3
 800476c:	f000 fd58 	bl	8005220 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004774:	4b0d      	ldr	r3, [pc, #52]	; (80047ac <vTaskNotifyGiveFromISR+0xd4>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800477a:	429a      	cmp	r2, r3
 800477c:	d905      	bls.n	800478a <vTaskNotifyGiveFromISR+0xb2>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d002      	beq.n	800478a <vTaskNotifyGiveFromISR+0xb2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	2201      	movs	r2, #1
 8004788:	601a      	str	r2, [r3, #0]
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8004794:	3720      	adds	r7, #32
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	2000018c 	.word	0x2000018c
 80047a0:	20000174 	.word	0x20000174
 80047a4:	20000098 	.word	0x20000098
 80047a8:	2000012c 	.word	0x2000012c
 80047ac:	20000094 	.word	0x20000094

080047b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 80047be:	f000 fe41 	bl	8005444 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ca:	68f9      	ldr	r1, [r7, #12]
 80047cc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80047ce:	fb01 f303 	mul.w	r3, r1, r3
 80047d2:	441a      	add	r2, r3
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2200      	movs	r2, #0
 80047dc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ee:	3b01      	subs	r3, #1
 80047f0:	68f9      	ldr	r1, [r7, #12]
 80047f2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80047f4:	fb01 f303 	mul.w	r3, r1, r3
 80047f8:	441a      	add	r2, r3
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f04f 32ff 	mov.w	r2, #4294967295
 8004804:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f04f 32ff 	mov.w	r2, #4294967295
 800480c:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d114      	bne.n	800483e <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	691b      	ldr	r3, [r3, #16]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d01a      	beq.n	8004852 <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	3310      	adds	r3, #16
 8004820:	4618      	mov	r0, r3
 8004822:	f7ff f989 	bl	8003b38 <xTaskRemoveFromEventList>
 8004826:	4603      	mov	r3, r0
 8004828:	2b01      	cmp	r3, #1
 800482a:	d112      	bne.n	8004852 <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800482c:	4b0c      	ldr	r3, [pc, #48]	; (8004860 <xQueueGenericReset+0xb0>)
 800482e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004832:	601a      	str	r2, [r3, #0]
 8004834:	f3bf 8f4f 	dsb	sy
 8004838:	f3bf 8f6f 	isb	sy
 800483c:	e009      	b.n	8004852 <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	3310      	adds	r3, #16
 8004842:	4618      	mov	r0, r3
 8004844:	f000 fcc0 	bl	80051c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	3324      	adds	r3, #36	; 0x24
 800484c:	4618      	mov	r0, r3
 800484e:	f000 fcbb 	bl	80051c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004852:	f000 fe0f 	bl	8005474 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004856:	2301      	movs	r3, #1
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	e000ed04 	.word	0xe000ed04

08004864 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b088      	sub	sp, #32
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	4613      	mov	r3, r2
 8004870:	71fb      	strb	r3, [r7, #7]
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
 8004872:	2300      	movs	r3, #0
 8004874:	61bb      	str	r3, [r7, #24]
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d102      	bne.n	8004882 <xQueueGenericCreate+0x1e>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
 800487c:	2300      	movs	r3, #0
 800487e:	61fb      	str	r3, [r7, #28]
 8004880:	e005      	b.n	800488e <xQueueGenericCreate+0x2a>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	68ba      	ldr	r2, [r7, #8]
 8004886:	fb02 f303 	mul.w	r3, r2, r3
 800488a:	3301      	adds	r3, #1
 800488c:	61fb      	str	r3, [r7, #28]
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	334c      	adds	r3, #76	; 0x4c
 8004892:	4618      	mov	r0, r3
 8004894:	f000 fe76 	bl	8005584 <pvPortMalloc>
 8004898:	6178      	str	r0, [r7, #20]

	if( pcAllocatedBuffer != NULL )
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d019      	beq.n	80048d4 <xQueueGenericCreate+0x70>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	613b      	str	r3, [r7, #16]

		if( uxItemSize == ( UBaseType_t ) 0 )
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d103      	bne.n	80048b2 <xQueueGenericCreate+0x4e>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	693a      	ldr	r2, [r7, #16]
 80048ae:	601a      	str	r2, [r3, #0]
 80048b0:	e004      	b.n	80048bc <xQueueGenericCreate+0x58>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	601a      	str	r2, [r3, #0]
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	68fa      	ldr	r2, [r7, #12]
 80048c0:	63da      	str	r2, [r3, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	68ba      	ldr	r2, [r7, #8]
 80048c6:	641a      	str	r2, [r3, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80048c8:	6938      	ldr	r0, [r7, #16]
 80048ca:	2101      	movs	r1, #1
 80048cc:	f7ff ff70 	bl	80047b0 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	61bb      	str	r3, [r7, #24]
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
 80048d4:	69bb      	ldr	r3, [r7, #24]
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3720      	adds	r7, #32
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop

080048e0 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	4603      	mov	r3, r0
 80048e8:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
 80048ea:	204c      	movs	r0, #76	; 0x4c
 80048ec:	f000 fe4a 	bl	8005584 <pvPortMalloc>
 80048f0:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d02c      	beq.n	8004952 <xQueueCreateMutex+0x72>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2200      	movs	r2, #0
 80048fc:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	609a      	str	r2, [r3, #8]
			pxNewQueue->u.pcReadFrom = NULL;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2201      	movs	r2, #1
 800491a:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f04f 32ff 	mov.w	r2, #4294967295
 8004928:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f04f 32ff 	mov.w	r2, #4294967295
 8004930:	649a      	str	r2, [r3, #72]	; 0x48
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	3310      	adds	r3, #16
 8004936:	4618      	mov	r0, r3
 8004938:	f000 fc46 	bl	80051c8 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	3324      	adds	r3, #36	; 0x24
 8004940:	4618      	mov	r0, r3
 8004942:	f000 fc41 	bl	80051c8 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004946:	68f8      	ldr	r0, [r7, #12]
 8004948:	2100      	movs	r1, #0
 800494a:	2200      	movs	r2, #0
 800494c:	2300      	movs	r3, #0
 800494e:	f000 f805 	bl	800495c <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
 8004952:	68fb      	ldr	r3, [r7, #12]
	}
 8004954:	4618      	mov	r0, r3
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b08a      	sub	sp, #40	; 0x28
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
 8004968:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800496a:	2300      	movs	r3, #0
 800496c:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	623b      	str	r3, [r7, #32]
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004972:	f000 fd67 	bl	8005444 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004976:	6a3b      	ldr	r3, [r7, #32]
 8004978:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800497a:	6a3b      	ldr	r3, [r7, #32]
 800497c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800497e:	429a      	cmp	r2, r3
 8004980:	d302      	bcc.n	8004988 <xQueueGenericSend+0x2c>
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	2b02      	cmp	r3, #2
 8004986:	d129      	bne.n	80049dc <xQueueGenericSend+0x80>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004988:	6a38      	ldr	r0, [r7, #32]
 800498a:	68b9      	ldr	r1, [r7, #8]
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	f000 fab7 	bl	8004f00 <prvCopyDataToQueue>
 8004992:	61f8      	str	r0, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004994:	6a3b      	ldr	r3, [r7, #32]
 8004996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004998:	2b00      	cmp	r3, #0
 800499a:	d010      	beq.n	80049be <xQueueGenericSend+0x62>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
 800499c:	6a3b      	ldr	r3, [r7, #32]
 800499e:	3324      	adds	r3, #36	; 0x24
 80049a0:	4618      	mov	r0, r3
 80049a2:	f7ff f8c9 	bl	8003b38 <xTaskRemoveFromEventList>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d113      	bne.n	80049d4 <xQueueGenericSend+0x78>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80049ac:	4b3d      	ldr	r3, [pc, #244]	; (8004aa4 <xQueueGenericSend+0x148>)
 80049ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049b2:	601a      	str	r2, [r3, #0]
 80049b4:	f3bf 8f4f 	dsb	sy
 80049b8:	f3bf 8f6f 	isb	sy
 80049bc:	e00a      	b.n	80049d4 <xQueueGenericSend+0x78>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d007      	beq.n	80049d4 <xQueueGenericSend+0x78>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80049c4:	4b37      	ldr	r3, [pc, #220]	; (8004aa4 <xQueueGenericSend+0x148>)
 80049c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049ca:	601a      	str	r2, [r3, #0]
 80049cc:	f3bf 8f4f 	dsb	sy
 80049d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80049d4:	f000 fd4e 	bl	8005474 <vPortExitCritical>
				return pdPASS;
 80049d8:	2301      	movs	r3, #1
 80049da:	e05f      	b.n	8004a9c <xQueueGenericSend+0x140>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d103      	bne.n	80049ea <xQueueGenericSend+0x8e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80049e2:	f000 fd47 	bl	8005474 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80049e6:	2300      	movs	r3, #0
 80049e8:	e058      	b.n	8004a9c <xQueueGenericSend+0x140>
				}
				else if( xEntryTimeSet == pdFALSE )
 80049ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d106      	bne.n	80049fe <xQueueGenericSend+0xa2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80049f0:	f107 0314 	add.w	r3, r7, #20
 80049f4:	4618      	mov	r0, r3
 80049f6:	f7ff f93b 	bl	8003c70 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80049fa:	2301      	movs	r3, #1
 80049fc:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80049fe:	f000 fd39 	bl	8005474 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a02:	f7fe fe05 	bl	8003610 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a06:	f000 fd1d 	bl	8005444 <vPortEnterCritical>
 8004a0a:	6a3b      	ldr	r3, [r7, #32]
 8004a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a12:	d102      	bne.n	8004a1a <xQueueGenericSend+0xbe>
 8004a14:	6a3b      	ldr	r3, [r7, #32]
 8004a16:	2200      	movs	r2, #0
 8004a18:	645a      	str	r2, [r3, #68]	; 0x44
 8004a1a:	6a3b      	ldr	r3, [r7, #32]
 8004a1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a22:	d102      	bne.n	8004a2a <xQueueGenericSend+0xce>
 8004a24:	6a3b      	ldr	r3, [r7, #32]
 8004a26:	2200      	movs	r2, #0
 8004a28:	649a      	str	r2, [r3, #72]	; 0x48
 8004a2a:	f000 fd23 	bl	8005474 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a2e:	f107 0214 	add.w	r2, r7, #20
 8004a32:	1d3b      	adds	r3, r7, #4
 8004a34:	4610      	mov	r0, r2
 8004a36:	4619      	mov	r1, r3
 8004a38:	f7ff f930 	bl	8003c9c <xTaskCheckForTimeOut>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d124      	bne.n	8004a8c <xQueueGenericSend+0x130>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a42:	6a38      	ldr	r0, [r7, #32]
 8004a44:	f000 fb66 	bl	8005114 <prvIsQueueFull>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d018      	beq.n	8004a80 <xQueueGenericSend+0x124>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004a4e:	6a3b      	ldr	r3, [r7, #32]
 8004a50:	f103 0210 	add.w	r2, r3, #16
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4610      	mov	r0, r2
 8004a58:	4619      	mov	r1, r3
 8004a5a:	f7fe ffb3 	bl	80039c4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004a5e:	6a38      	ldr	r0, [r7, #32]
 8004a60:	f000 fae2 	bl	8005028 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004a64:	f7fe fde2 	bl	800362c <xTaskResumeAll>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d115      	bne.n	8004a9a <xQueueGenericSend+0x13e>
				{
					portYIELD_WITHIN_API();
 8004a6e:	4b0d      	ldr	r3, [pc, #52]	; (8004aa4 <xQueueGenericSend+0x148>)
 8004a70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a74:	601a      	str	r2, [r3, #0]
 8004a76:	f3bf 8f4f 	dsb	sy
 8004a7a:	f3bf 8f6f 	isb	sy
 8004a7e:	e00c      	b.n	8004a9a <xQueueGenericSend+0x13e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004a80:	6a38      	ldr	r0, [r7, #32]
 8004a82:	f000 fad1 	bl	8005028 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a86:	f7fe fdd1 	bl	800362c <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 8004a8a:	e772      	b.n	8004972 <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004a8c:	6a38      	ldr	r0, [r7, #32]
 8004a8e:	f000 facb 	bl	8005028 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a92:	f7fe fdcb 	bl	800362c <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004a96:	2300      	movs	r3, #0
 8004a98:	e000      	b.n	8004a9c <xQueueGenericSend+0x140>
		}
	}
 8004a9a:	e76a      	b.n	8004972 <xQueueGenericSend+0x16>
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3728      	adds	r7, #40	; 0x28
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	e000ed04 	.word	0xe000ed04

08004aa8 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b08a      	sub	sp, #40	; 0x28
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	607a      	str	r2, [r7, #4]
 8004ab4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	623b      	str	r3, [r7, #32]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004aba:	f3ef 8211 	mrs	r2, BASEPRI
 8004abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ac2:	f383 8811 	msr	BASEPRI, r3
 8004ac6:	f3bf 8f6f 	isb	sy
 8004aca:	f3bf 8f4f 	dsb	sy
 8004ace:	61ba      	str	r2, [r7, #24]
 8004ad0:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004ad2:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004ad4:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ad6:	6a3b      	ldr	r3, [r7, #32]
 8004ad8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ada:	6a3b      	ldr	r3, [r7, #32]
 8004adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d302      	bcc.n	8004ae8 <xQueueGenericSendFromISR+0x40>
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d124      	bne.n	8004b32 <xQueueGenericSendFromISR+0x8a>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004ae8:	6a38      	ldr	r0, [r7, #32]
 8004aea:	68b9      	ldr	r1, [r7, #8]
 8004aec:	683a      	ldr	r2, [r7, #0]
 8004aee:	f000 fa07 	bl	8004f00 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 8004af2:	6a3b      	ldr	r3, [r7, #32]
 8004af4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004afa:	d112      	bne.n	8004b22 <xQueueGenericSendFromISR+0x7a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004afc:	6a3b      	ldr	r3, [r7, #32]
 8004afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d013      	beq.n	8004b2c <xQueueGenericSendFromISR+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b04:	6a3b      	ldr	r3, [r7, #32]
 8004b06:	3324      	adds	r3, #36	; 0x24
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f7ff f815 	bl	8003b38 <xTaskRemoveFromEventList>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00b      	beq.n	8004b2c <xQueueGenericSendFromISR+0x84>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d008      	beq.n	8004b2c <xQueueGenericSendFromISR+0x84>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	601a      	str	r2, [r3, #0]
 8004b20:	e004      	b.n	8004b2c <xQueueGenericSendFromISR+0x84>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 8004b22:	6a3b      	ldr	r3, [r7, #32]
 8004b24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b26:	1c5a      	adds	r2, r3, #1
 8004b28:	6a3b      	ldr	r3, [r7, #32]
 8004b2a:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b30:	e001      	b.n	8004b36 <xQueueGenericSendFromISR+0x8e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004b32:	2300      	movs	r3, #0
 8004b34:	627b      	str	r3, [r7, #36]	; 0x24
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3728      	adds	r7, #40	; 0x28
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop

08004b4c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b088      	sub	sp, #32
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	61bb      	str	r3, [r7, #24]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004b5a:	f3ef 8211 	mrs	r2, BASEPRI
 8004b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b62:	f383 8811 	msr	BASEPRI, r3
 8004b66:	f3bf 8f6f 	isb	sy
 8004b6a:	f3bf 8f4f 	dsb	sy
 8004b6e:	613a      	str	r2, [r7, #16]
 8004b70:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004b72:	693b      	ldr	r3, [r7, #16]
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004b74:	617b      	str	r3, [r7, #20]
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d224      	bcs.n	8004bcc <xQueueGiveFromISR+0x80>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b86:	1c5a      	adds	r2, r3, #1
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b94:	d112      	bne.n	8004bbc <xQueueGiveFromISR+0x70>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d013      	beq.n	8004bc6 <xQueueGiveFromISR+0x7a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b9e:	69bb      	ldr	r3, [r7, #24]
 8004ba0:	3324      	adds	r3, #36	; 0x24
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f7fe ffc8 	bl	8003b38 <xTaskRemoveFromEventList>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00b      	beq.n	8004bc6 <xQueueGiveFromISR+0x7a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d008      	beq.n	8004bc6 <xQueueGiveFromISR+0x7a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	601a      	str	r2, [r3, #0]
 8004bba:	e004      	b.n	8004bc6 <xQueueGiveFromISR+0x7a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bc0:	1c5a      	adds	r2, r3, #1
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	61fb      	str	r3, [r7, #28]
 8004bca:	e001      	b.n	8004bd0 <xQueueGiveFromISR+0x84>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	61fb      	str	r3, [r7, #28]
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004bda:	69fb      	ldr	r3, [r7, #28]
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3720      	adds	r7, #32
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b08a      	sub	sp, #40	; 0x28
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
 8004bf0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	623b      	str	r3, [r7, #32]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004bfa:	f000 fc23 	bl	8005444 <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004bfe:	6a3b      	ldr	r3, [r7, #32]
 8004c00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d047      	beq.n	8004c96 <xQueueGenericReceive+0xb2>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8004c06:	6a3b      	ldr	r3, [r7, #32]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c0c:	6a38      	ldr	r0, [r7, #32]
 8004c0e:	68b9      	ldr	r1, [r7, #8]
 8004c10:	f000 f9e4 	bl	8004fdc <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d122      	bne.n	8004c60 <xQueueGenericReceive+0x7c>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
 8004c1a:	6a3b      	ldr	r3, [r7, #32]
 8004c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c1e:	1e5a      	subs	r2, r3, #1
 8004c20:	6a3b      	ldr	r3, [r7, #32]
 8004c22:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c24:	6a3b      	ldr	r3, [r7, #32]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d104      	bne.n	8004c36 <xQueueGenericReceive+0x52>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8004c2c:	f7ff fb2c 	bl	8004288 <pvTaskIncrementMutexHeldCount>
 8004c30:	4602      	mov	r2, r0
 8004c32:	6a3b      	ldr	r3, [r7, #32]
 8004c34:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c36:	6a3b      	ldr	r3, [r7, #32]
 8004c38:	691b      	ldr	r3, [r3, #16]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d027      	beq.n	8004c8e <xQueueGenericReceive+0xaa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8004c3e:	6a3b      	ldr	r3, [r7, #32]
 8004c40:	3310      	adds	r3, #16
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7fe ff78 	bl	8003b38 <xTaskRemoveFromEventList>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d11f      	bne.n	8004c8e <xQueueGenericReceive+0xaa>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8004c4e:	4b4a      	ldr	r3, [pc, #296]	; (8004d78 <xQueueGenericReceive+0x194>)
 8004c50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c54:	601a      	str	r2, [r3, #0]
 8004c56:	f3bf 8f4f 	dsb	sy
 8004c5a:	f3bf 8f6f 	isb	sy
 8004c5e:	e016      	b.n	8004c8e <xQueueGenericReceive+0xaa>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8004c60:	6a3b      	ldr	r3, [r7, #32]
 8004c62:	69fa      	ldr	r2, [r7, #28]
 8004c64:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c66:	6a3b      	ldr	r3, [r7, #32]
 8004c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00f      	beq.n	8004c8e <xQueueGenericReceive+0xaa>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c6e:	6a3b      	ldr	r3, [r7, #32]
 8004c70:	3324      	adds	r3, #36	; 0x24
 8004c72:	4618      	mov	r0, r3
 8004c74:	f7fe ff60 	bl	8003b38 <xTaskRemoveFromEventList>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d007      	beq.n	8004c8e <xQueueGenericReceive+0xaa>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 8004c7e:	4b3e      	ldr	r3, [pc, #248]	; (8004d78 <xQueueGenericReceive+0x194>)
 8004c80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c84:	601a      	str	r2, [r3, #0]
 8004c86:	f3bf 8f4f 	dsb	sy
 8004c8a:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8004c8e:	f000 fbf1 	bl	8005474 <vPortExitCritical>
				return pdPASS;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e06c      	b.n	8004d70 <xQueueGenericReceive+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d103      	bne.n	8004ca4 <xQueueGenericReceive+0xc0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004c9c:	f000 fbea 	bl	8005474 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	e065      	b.n	8004d70 <xQueueGenericReceive+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d106      	bne.n	8004cb8 <xQueueGenericReceive+0xd4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8004caa:	f107 0314 	add.w	r3, r7, #20
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7fe ffde 	bl	8003c70 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cb8:	f000 fbdc 	bl	8005474 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004cbc:	f7fe fca8 	bl	8003610 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004cc0:	f000 fbc0 	bl	8005444 <vPortEnterCritical>
 8004cc4:	6a3b      	ldr	r3, [r7, #32]
 8004cc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ccc:	d102      	bne.n	8004cd4 <xQueueGenericReceive+0xf0>
 8004cce:	6a3b      	ldr	r3, [r7, #32]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	645a      	str	r2, [r3, #68]	; 0x44
 8004cd4:	6a3b      	ldr	r3, [r7, #32]
 8004cd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cdc:	d102      	bne.n	8004ce4 <xQueueGenericReceive+0x100>
 8004cde:	6a3b      	ldr	r3, [r7, #32]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	649a      	str	r2, [r3, #72]	; 0x48
 8004ce4:	f000 fbc6 	bl	8005474 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ce8:	f107 0214 	add.w	r2, r7, #20
 8004cec:	1d3b      	adds	r3, r7, #4
 8004cee:	4610      	mov	r0, r2
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	f7fe ffd3 	bl	8003c9c <xTaskCheckForTimeOut>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d131      	bne.n	8004d60 <xQueueGenericReceive+0x17c>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004cfc:	6a38      	ldr	r0, [r7, #32]
 8004cfe:	f000 f9df 	bl	80050c0 <prvIsQueueEmpty>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d025      	beq.n	8004d54 <xQueueGenericReceive+0x170>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d08:	6a3b      	ldr	r3, [r7, #32]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d108      	bne.n	8004d22 <xQueueGenericReceive+0x13e>
					{
						taskENTER_CRITICAL();
 8004d10:	f000 fb98 	bl	8005444 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8004d14:	6a3b      	ldr	r3, [r7, #32]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f7ff f9c3 	bl	80040a4 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8004d1e:	f000 fba9 	bl	8005474 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d22:	6a3b      	ldr	r3, [r7, #32]
 8004d24:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4610      	mov	r0, r2
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	f7fe fe49 	bl	80039c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d32:	6a38      	ldr	r0, [r7, #32]
 8004d34:	f000 f978 	bl	8005028 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004d38:	f7fe fc78 	bl	800362c <xTaskResumeAll>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d115      	bne.n	8004d6e <xQueueGenericReceive+0x18a>
				{
					portYIELD_WITHIN_API();
 8004d42:	4b0d      	ldr	r3, [pc, #52]	; (8004d78 <xQueueGenericReceive+0x194>)
 8004d44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d48:	601a      	str	r2, [r3, #0]
 8004d4a:	f3bf 8f4f 	dsb	sy
 8004d4e:	f3bf 8f6f 	isb	sy
 8004d52:	e00c      	b.n	8004d6e <xQueueGenericReceive+0x18a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004d54:	6a38      	ldr	r0, [r7, #32]
 8004d56:	f000 f967 	bl	8005028 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d5a:	f7fe fc67 	bl	800362c <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 8004d5e:	e74c      	b.n	8004bfa <xQueueGenericReceive+0x16>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8004d60:	6a38      	ldr	r0, [r7, #32]
 8004d62:	f000 f961 	bl	8005028 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d66:	f7fe fc61 	bl	800362c <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	e000      	b.n	8004d70 <xQueueGenericReceive+0x18c>
		}
	}
 8004d6e:	e744      	b.n	8004bfa <xQueueGenericReceive+0x16>
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3728      	adds	r7, #40	; 0x28
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	e000ed04 	.word	0xe000ed04

08004d7c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b08a      	sub	sp, #40	; 0x28
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	623b      	str	r3, [r7, #32]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004d8c:	f3ef 8211 	mrs	r2, BASEPRI
 8004d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d94:	f383 8811 	msr	BASEPRI, r3
 8004d98:	f3bf 8f6f 	isb	sy
 8004d9c:	f3bf 8f4f 	dsb	sy
 8004da0:	61ba      	str	r2, [r7, #24]
 8004da2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004da4:	69bb      	ldr	r3, [r7, #24]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004da6:	61fb      	str	r3, [r7, #28]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004da8:	6a3b      	ldr	r3, [r7, #32]
 8004daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d028      	beq.n	8004e02 <xQueueReceiveFromISR+0x86>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004db0:	6a38      	ldr	r0, [r7, #32]
 8004db2:	68b9      	ldr	r1, [r7, #8]
 8004db4:	f000 f912 	bl	8004fdc <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
 8004db8:	6a3b      	ldr	r3, [r7, #32]
 8004dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dbc:	1e5a      	subs	r2, r3, #1
 8004dbe:	6a3b      	ldr	r3, [r7, #32]
 8004dc0:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
 8004dc2:	6a3b      	ldr	r3, [r7, #32]
 8004dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dca:	d112      	bne.n	8004df2 <xQueueReceiveFromISR+0x76>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004dcc:	6a3b      	ldr	r3, [r7, #32]
 8004dce:	691b      	ldr	r3, [r3, #16]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d013      	beq.n	8004dfc <xQueueReceiveFromISR+0x80>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004dd4:	6a3b      	ldr	r3, [r7, #32]
 8004dd6:	3310      	adds	r3, #16
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f7fe fead 	bl	8003b38 <xTaskRemoveFromEventList>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d00b      	beq.n	8004dfc <xQueueReceiveFromISR+0x80>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d008      	beq.n	8004dfc <xQueueReceiveFromISR+0x80>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2201      	movs	r2, #1
 8004dee:	601a      	str	r2, [r3, #0]
 8004df0:	e004      	b.n	8004dfc <xQueueReceiveFromISR+0x80>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
 8004df2:	6a3b      	ldr	r3, [r7, #32]
 8004df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004df6:	1c5a      	adds	r2, r3, #1
 8004df8:	6a3b      	ldr	r3, [r7, #32]
 8004dfa:	645a      	str	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	627b      	str	r3, [r7, #36]	; 0x24
 8004e00:	e001      	b.n	8004e06 <xQueueReceiveFromISR+0x8a>
		}
		else
		{
			xReturn = pdFAIL;
 8004e02:	2300      	movs	r3, #0
 8004e04:	627b      	str	r3, [r7, #36]	; 0x24
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3728      	adds	r7, #40	; 0x28
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop

08004e1c <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b08a      	sub	sp, #40	; 0x28
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	623b      	str	r3, [r7, #32]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004e2a:	f3ef 8211 	mrs	r2, BASEPRI
 8004e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e32:	f383 8811 	msr	BASEPRI, r3
 8004e36:	f3bf 8f6f 	isb	sy
 8004e3a:	f3bf 8f4f 	dsb	sy
 8004e3e:	617a      	str	r2, [r7, #20]
 8004e40:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004e42:	697b      	ldr	r3, [r7, #20]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004e44:	61fb      	str	r3, [r7, #28]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e46:	6a3b      	ldr	r3, [r7, #32]
 8004e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00c      	beq.n	8004e68 <xQueuePeekFromISR+0x4c>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8004e4e:	6a3b      	ldr	r3, [r7, #32]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	61bb      	str	r3, [r7, #24]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004e54:	6a38      	ldr	r0, [r7, #32]
 8004e56:	6839      	ldr	r1, [r7, #0]
 8004e58:	f000 f8c0 	bl	8004fdc <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8004e5c:	6a3b      	ldr	r3, [r7, #32]
 8004e5e:	69ba      	ldr	r2, [r7, #24]
 8004e60:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
 8004e62:	2301      	movs	r3, #1
 8004e64:	627b      	str	r3, [r7, #36]	; 0x24
 8004e66:	e001      	b.n	8004e6c <xQueuePeekFromISR+0x50>
		}
		else
		{
			xReturn = pdFAIL;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	627b      	str	r3, [r7, #36]	; 0x24
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3728      	adds	r7, #40	; 0x28
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
 8004e88:	f000 fadc 	bl	8005444 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e90:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8004e92:	f000 faef 	bl	8005474 <vPortExitCritical>

	return uxReturn;
 8004e96:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	60fb      	str	r3, [r7, #12]
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 8004eac:	f000 faca 	bl	8005444 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
 8004ebc:	f000 fada 	bl	8005474 <vPortExitCritical>

	return uxReturn;
 8004ec0:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3710      	adds	r7, #16
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop

08004ecc <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b085      	sub	sp, #20
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed8:	60fb      	str	r3, [r7, #12]

	return uxReturn;
 8004eda:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8004edc:	4618      	mov	r0, r3
 8004ede:	3714      	adds	r7, #20
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	60fb      	str	r3, [r7, #12]
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	f000 fbdd 	bl	80056b4 <vPortFree>
}
 8004efa:	3710      	adds	r7, #16
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d10d      	bne.n	8004f34 <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d152      	bne.n	8004fc6 <prvCopyDataToQueue+0xc6>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	4618      	mov	r0, r3
 8004f26:	f7ff f933 	bl	8004190 <xTaskPriorityDisinherit>
 8004f2a:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	605a      	str	r2, [r3, #4]
 8004f32:	e048      	b.n	8004fc6 <prvCopyDataToQueue+0xc6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d11a      	bne.n	8004f70 <prvCopyDataToQueue+0x70>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	689a      	ldr	r2, [r3, #8]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f42:	4610      	mov	r0, r2
 8004f44:	68b9      	ldr	r1, [r7, #8]
 8004f46:	461a      	mov	r2, r3
 8004f48:	f000 fd27 	bl	800599a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	689a      	ldr	r2, [r3, #8]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f54:	441a      	add	r2, r3
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	689a      	ldr	r2, [r3, #8]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d32f      	bcc.n	8004fc6 <prvCopyDataToQueue+0xc6>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	609a      	str	r2, [r3, #8]
 8004f6e:	e02a      	b.n	8004fc6 <prvCopyDataToQueue+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	68da      	ldr	r2, [r3, #12]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f78:	4610      	mov	r0, r2
 8004f7a:	68b9      	ldr	r1, [r7, #8]
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	f000 fd0c 	bl	800599a <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	68da      	ldr	r2, [r3, #12]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8a:	425b      	negs	r3, r3
 8004f8c:	441a      	add	r2, r3
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	68da      	ldr	r2, [r3, #12]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d207      	bcs.n	8004fae <prvCopyDataToQueue+0xae>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	685a      	ldr	r2, [r3, #4]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa6:	425b      	negs	r3, r3
 8004fa8:	441a      	add	r2, r3
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d108      	bne.n	8004fc6 <prvCopyDataToQueue+0xc6>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d004      	beq.n	8004fc6 <prvCopyDataToQueue+0xc6>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc0:	1e5a      	subs	r2, r3, #1
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fca:	1c5a      	adds	r2, r3, #1
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004fd0:	697b      	ldr	r3, [r7, #20]
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3718      	adds	r7, #24
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop

08004fdc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d019      	beq.n	8005022 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	68da      	ldr	r2, [r3, #12]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff6:	441a      	add	r2, r3
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	68da      	ldr	r2, [r3, #12]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	429a      	cmp	r2, r3
 8005006:	d303      	bcc.n	8005010 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68da      	ldr	r2, [r3, #12]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005018:	6838      	ldr	r0, [r7, #0]
 800501a:	4611      	mov	r1, r2
 800501c:	461a      	mov	r2, r3
 800501e:	f000 fcbc 	bl	800599a <memcpy>
	}
}
 8005022:	3708      	adds	r7, #8
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b082      	sub	sp, #8
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005030:	f000 fa08 	bl	8005444 <vPortEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8005034:	e014      	b.n	8005060 <prvUnlockQueue+0x38>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00a      	beq.n	8005054 <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	3324      	adds	r3, #36	; 0x24
 8005042:	4618      	mov	r0, r3
 8005044:	f7fe fd78 	bl	8003b38 <xTaskRemoveFromEventList>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d003      	beq.n	8005056 <prvUnlockQueue+0x2e>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
 800504e:	f7fe fe69 	bl	8003d24 <vTaskMissedYield>
 8005052:	e000      	b.n	8005056 <prvUnlockQueue+0x2e>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
 8005054:	e008      	b.n	8005068 <prvUnlockQueue+0x40>
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800505a:	1e5a      	subs	r2, r3, #1
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005064:	2b00      	cmp	r3, #0
 8005066:	dce6      	bgt.n	8005036 <prvUnlockQueue+0xe>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f04f 32ff 	mov.w	r2, #4294967295
 800506e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 8005070:	f000 fa00 	bl	8005474 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005074:	f000 f9e6 	bl	8005444 <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 8005078:	e014      	b.n	80050a4 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	691b      	ldr	r3, [r3, #16]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d00f      	beq.n	80050a2 <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	3310      	adds	r3, #16
 8005086:	4618      	mov	r0, r3
 8005088:	f7fe fd56 	bl	8003b38 <xTaskRemoveFromEventList>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
 8005092:	f7fe fe47 	bl	8003d24 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800509a:	1e5a      	subs	r2, r3, #1
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	645a      	str	r2, [r3, #68]	; 0x44
 80050a0:	e000      	b.n	80050a4 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
 80050a2:	e003      	b.n	80050ac <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	dce6      	bgt.n	800507a <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f04f 32ff 	mov.w	r2, #4294967295
 80050b2:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80050b4:	f000 f9de 	bl	8005474 <vPortExitCritical>
}
 80050b8:	3708      	adds	r7, #8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop

080050c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80050c8:	f000 f9bc 	bl	8005444 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d102      	bne.n	80050da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80050d4:	2301      	movs	r3, #1
 80050d6:	60fb      	str	r3, [r7, #12]
 80050d8:	e001      	b.n	80050de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80050da:	2300      	movs	r3, #0
 80050dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80050de:	f000 f9c9 	bl	8005474 <vPortExitCritical>

	return xReturn;
 80050e2:	68fb      	ldr	r3, [r7, #12]
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3710      	adds	r7, #16
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}

080050ec <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
 80050ec:	b480      	push	{r7}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d102      	bne.n	8005102 <xQueueIsQueueEmptyFromISR+0x16>
	{
		xReturn = pdTRUE;
 80050fc:	2301      	movs	r3, #1
 80050fe:	60fb      	str	r3, [r7, #12]
 8005100:	e001      	b.n	8005106 <xQueueIsQueueEmptyFromISR+0x1a>
	}
	else
	{
		xReturn = pdFALSE;
 8005102:	2300      	movs	r3, #0
 8005104:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8005106:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005108:	4618      	mov	r0, r3
 800510a:	3714      	adds	r7, #20
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr

08005114 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800511c:	f000 f992 	bl	8005444 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005128:	429a      	cmp	r2, r3
 800512a:	d102      	bne.n	8005132 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800512c:	2301      	movs	r3, #1
 800512e:	60fb      	str	r3, [r7, #12]
 8005130:	e001      	b.n	8005136 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005132:	2300      	movs	r3, #0
 8005134:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005136:	f000 f99d 	bl	8005474 <vPortExitCritical>

	return xReturn;
 800513a:	68fb      	ldr	r3, [r7, #12]
}
 800513c:	4618      	mov	r0, r3
 800513e:	3710      	adds	r7, #16
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 8005144:	b480      	push	{r7}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005154:	429a      	cmp	r2, r3
 8005156:	d102      	bne.n	800515e <xQueueIsQueueFullFromISR+0x1a>
	{
		xReturn = pdTRUE;
 8005158:	2301      	movs	r3, #1
 800515a:	60fb      	str	r3, [r7, #12]
 800515c:	e001      	b.n	8005162 <xQueueIsQueueFullFromISR+0x1e>
	}
	else
	{
		xReturn = pdFALSE;
 800515e:	2300      	movs	r3, #0
 8005160:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8005162:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005164:	4618      	mov	r0, r3
 8005166:	3714      	adds	r7, #20
 8005168:	46bd      	mov	sp, r7
 800516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516e:	4770      	bx	lr

08005170 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	60fb      	str	r3, [r7, #12]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800517e:	f000 f961 	bl	8005444 <vPortEnterCritical>
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800518a:	d102      	bne.n	8005192 <vQueueWaitForMessageRestricted+0x22>
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2200      	movs	r2, #0
 8005190:	645a      	str	r2, [r3, #68]	; 0x44
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800519a:	d102      	bne.n	80051a2 <vQueueWaitForMessageRestricted+0x32>
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2200      	movs	r2, #0
 80051a0:	649a      	str	r2, [r3, #72]	; 0x48
 80051a2:	f000 f967 	bl	8005474 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d105      	bne.n	80051ba <vQueueWaitForMessageRestricted+0x4a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	3324      	adds	r3, #36	; 0x24
 80051b2:	4618      	mov	r0, r3
 80051b4:	6839      	ldr	r1, [r7, #0]
 80051b6:	f7fe fc8d 	bl	8003ad4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f7ff ff34 	bl	8005028 <prvUnlockQueue>
	}
 80051c0:	3710      	adds	r7, #16
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop

080051c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	f103 0208 	add.w	r2, r3, #8
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f04f 32ff 	mov.w	r2, #4294967295
 80051e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f103 0208 	add.w	r2, r3, #8
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f103 0208 	add.w	r2, r3, #8
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80051fc:	370c      	adds	r7, #12
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop

08005208 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2200      	movs	r2, #0
 8005214:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	689a      	ldr	r2, [r3, #8]
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	683a      	ldr	r2, [r7, #0]
 8005244:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	683a      	ldr	r2, [r7, #0]
 800524a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	1c5a      	adds	r2, r3, #1
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	601a      	str	r2, [r3, #0]
}
 800525c:	3714      	adds	r7, #20
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr
 8005266:	bf00      	nop

08005268 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800527e:	d103      	bne.n	8005288 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	691b      	ldr	r3, [r3, #16]
 8005284:	60fb      	str	r3, [r7, #12]
 8005286:	e00c      	b.n	80052a2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	3308      	adds	r3, #8
 800528c:	60fb      	str	r3, [r7, #12]
 800528e:	e002      	b.n	8005296 <vListInsert+0x2e>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	60fb      	str	r3, [r7, #12]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d9f6      	bls.n	8005290 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	683a      	ldr	r2, [r7, #0]
 80052b0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	683a      	ldr	r2, [r7, #0]
 80052bc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	1c5a      	adds	r2, r3, #1
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	601a      	str	r2, [r3, #0]
}
 80052ce:	3714      	adds	r7, #20
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80052d8:	b480      	push	{r7}
 80052da:	b085      	sub	sp, #20
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	6892      	ldr	r2, [r2, #8]
 80052ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	687a      	ldr	r2, [r7, #4]
 80052f6:	6852      	ldr	r2, [r2, #4]
 80052f8:	605a      	str	r2, [r3, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	685a      	ldr	r2, [r3, #4]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	429a      	cmp	r2, r3
 8005302:	d103      	bne.n	800530c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689a      	ldr	r2, [r3, #8]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	1e5a      	subs	r2, r3, #1
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
}
 8005320:	4618      	mov	r0, r3
 8005322:	3714      	adds	r7, #20
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr

0800532c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800532c:	b480      	push	{r7}
 800532e:	b085      	sub	sp, #20
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	60b9      	str	r1, [r7, #8]
 8005336:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	3b04      	subs	r3, #4
 800533c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005344:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	3b04      	subs	r3, #4
 800534a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800534c:	68ba      	ldr	r2, [r7, #8]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	3b04      	subs	r3, #4
 8005356:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005358:	4a0c      	ldr	r2, [pc, #48]	; (800538c <pxPortInitialiseStack+0x60>)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	3b14      	subs	r3, #20
 8005362:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	3b04      	subs	r3, #4
 800536e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f06f 0202 	mvn.w	r2, #2
 8005376:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	3b20      	subs	r3, #32
 800537c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800537e:	68fb      	ldr	r3, [r7, #12]
}
 8005380:	4618      	mov	r0, r3
 8005382:	3714      	adds	r7, #20
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr
 800538c:	08005391 	.word	0x08005391

08005390 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800539a:	f383 8811 	msr	BASEPRI, r3
 800539e:	f3bf 8f6f 	isb	sy
 80053a2:	f3bf 8f4f 	dsb	sy
 80053a6:	607b      	str	r3, [r7, #4]

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	for( ;; );
 80053a8:	e7fe      	b.n	80053a8 <prvTaskExitError+0x18>
 80053aa:	bf00      	nop

080053ac <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80053ac:	4b06      	ldr	r3, [pc, #24]	; (80053c8 <pxCurrentTCBConst2>)
 80053ae:	6819      	ldr	r1, [r3, #0]
 80053b0:	6808      	ldr	r0, [r1, #0]
 80053b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053b6:	f380 8809 	msr	PSP, r0
 80053ba:	f3bf 8f6f 	isb	sy
 80053be:	f04f 0000 	mov.w	r0, #0
 80053c2:	f380 8811 	msr	BASEPRI, r0
 80053c6:	4770      	bx	lr

080053c8 <pxCurrentTCBConst2>:
 80053c8:	20000094 	.word	0x20000094

080053cc <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80053cc:	486b      	ldr	r0, [pc, #428]	; (800557c <vPortEnableVFP+0x10>)
 80053ce:	6800      	ldr	r0, [r0, #0]
 80053d0:	6800      	ldr	r0, [r0, #0]
 80053d2:	f380 8808 	msr	MSP, r0
 80053d6:	b662      	cpsie	i
 80053d8:	b661      	cpsie	f
 80053da:	f3bf 8f4f 	dsb	sy
 80053de:	f3bf 8f6f 	isb	sy
 80053e2:	df00      	svc	0
 80053e4:	bf00      	nop
 80053e6:	bf00      	nop

080053e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80053ec:	4b0f      	ldr	r3, [pc, #60]	; (800542c <xPortStartScheduler+0x44>)
 80053ee:	4a0f      	ldr	r2, [pc, #60]	; (800542c <xPortStartScheduler+0x44>)
 80053f0:	6812      	ldr	r2, [r2, #0]
 80053f2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80053f6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80053f8:	4b0c      	ldr	r3, [pc, #48]	; (800542c <xPortStartScheduler+0x44>)
 80053fa:	4a0c      	ldr	r2, [pc, #48]	; (800542c <xPortStartScheduler+0x44>)
 80053fc:	6812      	ldr	r2, [r2, #0]
 80053fe:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8005402:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005404:	f000 f8a0 	bl	8005548 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005408:	4b09      	ldr	r3, [pc, #36]	; (8005430 <xPortStartScheduler+0x48>)
 800540a:	2200      	movs	r2, #0
 800540c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800540e:	f000 f8ad 	bl	800556c <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005412:	4b08      	ldr	r3, [pc, #32]	; (8005434 <xPortStartScheduler+0x4c>)
 8005414:	4a07      	ldr	r2, [pc, #28]	; (8005434 <xPortStartScheduler+0x4c>)
 8005416:	6812      	ldr	r2, [r2, #0]
 8005418:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 800541c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800541e:	f7ff ffd5 	bl	80053cc <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8005422:	f7ff ffb5 	bl	8005390 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005426:	2300      	movs	r3, #0
}
 8005428:	4618      	mov	r0, r3
 800542a:	bd80      	pop	{r7, pc}
 800542c:	e000ed20 	.word	0xe000ed20
 8005430:	20000028 	.word	0x20000028
 8005434:	e000ef34 	.word	0xe000ef34

08005438 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
 8005438:	b480      	push	{r7}
 800543a:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
}
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005444:	b480      	push	{r7}
 8005446:	b083      	sub	sp, #12
 8005448:	af00      	add	r7, sp, #0
 800544a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800544e:	f383 8811 	msr	BASEPRI, r3
 8005452:	f3bf 8f6f 	isb	sy
 8005456:	f3bf 8f4f 	dsb	sy
 800545a:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800545c:	4b04      	ldr	r3, [pc, #16]	; (8005470 <vPortEnterCritical+0x2c>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	1c5a      	adds	r2, r3, #1
 8005462:	4b03      	ldr	r3, [pc, #12]	; (8005470 <vPortEnterCritical+0x2c>)
 8005464:	601a      	str	r2, [r3, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 8005466:	370c      	adds	r7, #12
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr
 8005470:	20000028 	.word	0x20000028

08005474 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
 800547a:	4b09      	ldr	r3, [pc, #36]	; (80054a0 <vPortExitCritical+0x2c>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	1e5a      	subs	r2, r3, #1
 8005480:	4b07      	ldr	r3, [pc, #28]	; (80054a0 <vPortExitCritical+0x2c>)
 8005482:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8005484:	4b06      	ldr	r3, [pc, #24]	; (80054a0 <vPortExitCritical+0x2c>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d104      	bne.n	8005496 <vPortExitCritical+0x22>
 800548c:	2300      	movs	r3, #0
 800548e:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	20000028 	.word	0x20000028

080054a4 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80054a4:	f3ef 8009 	mrs	r0, PSP
 80054a8:	f3bf 8f6f 	isb	sy
 80054ac:	4b14      	ldr	r3, [pc, #80]	; (8005500 <pxCurrentTCBConst>)
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	f01e 0f10 	tst.w	lr, #16
 80054b4:	bf08      	it	eq
 80054b6:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80054ba:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054be:	6010      	str	r0, [r2, #0]
 80054c0:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80054c4:	f04f 0050 	mov.w	r0, #80	; 0x50
 80054c8:	f380 8811 	msr	BASEPRI, r0
 80054cc:	f3bf 8f4f 	dsb	sy
 80054d0:	f3bf 8f6f 	isb	sy
 80054d4:	f7fe fa0c 	bl	80038f0 <vTaskSwitchContext>
 80054d8:	f04f 0000 	mov.w	r0, #0
 80054dc:	f380 8811 	msr	BASEPRI, r0
 80054e0:	bc08      	pop	{r3}
 80054e2:	6819      	ldr	r1, [r3, #0]
 80054e4:	6808      	ldr	r0, [r1, #0]
 80054e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054ea:	f01e 0f10 	tst.w	lr, #16
 80054ee:	bf08      	it	eq
 80054f0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80054f4:	f380 8809 	msr	PSP, r0
 80054f8:	f3bf 8f6f 	isb	sy
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop

08005500 <pxCurrentTCBConst>:
 8005500:	20000094 	.word	0x20000094

08005504 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800550a:	f3ef 8211 	mrs	r2, BASEPRI
 800550e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005512:	f383 8811 	msr	BASEPRI, r3
 8005516:	f3bf 8f6f 	isb	sy
 800551a:	f3bf 8f4f 	dsb	sy
 800551e:	60fa      	str	r2, [r7, #12]
 8005520:	60bb      	str	r3, [r7, #8]
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005522:	f7fe f937 	bl	8003794 <xTaskIncrementTick>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d003      	beq.n	8005534 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800552c:	4b05      	ldr	r3, [pc, #20]	; (8005544 <SysTick_Handler+0x40>)
 800552e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005532:	601a      	str	r2, [r3, #0]
 8005534:	2300      	movs	r3, #0
 8005536:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
}
 800553e:	3710      	adds	r7, #16
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}
 8005544:	e000ed04 	.word	0xe000ed04

08005548 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005548:	b480      	push	{r7}
 800554a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800554c:	4b04      	ldr	r3, [pc, #16]	; (8005560 <vPortSetupTimerInterrupt+0x18>)
 800554e:	4a05      	ldr	r2, [pc, #20]	; (8005564 <vPortSetupTimerInterrupt+0x1c>)
 8005550:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005552:	4b05      	ldr	r3, [pc, #20]	; (8005568 <vPortSetupTimerInterrupt+0x20>)
 8005554:	2207      	movs	r2, #7
 8005556:	601a      	str	r2, [r3, #0]
}
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr
 8005560:	e000e014 	.word	0xe000e014
 8005564:	0002903f 	.word	0x0002903f
 8005568:	e000e010 	.word	0xe000e010

0800556c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800556c:	f8df 0010 	ldr.w	r0, [pc, #16]	; 8005580 <vPortEnableVFP+0x14>
 8005570:	6801      	ldr	r1, [r0, #0]
 8005572:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005576:	6001      	str	r1, [r0, #0]
 8005578:	4770      	bx	lr
 800557a:	0000      	.short	0x0000
 800557c:	e000ed08 	.word	0xe000ed08
 8005580:	e000ed88 	.word	0xe000ed88

08005584 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b086      	sub	sp, #24
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800558c:	2300      	movs	r3, #0
 800558e:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8005590:	f7fe f83e 	bl	8003610 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005594:	4b42      	ldr	r3, [pc, #264]	; (80056a0 <pvPortMalloc+0x11c>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d101      	bne.n	80055a0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800559c:	f000 f8e0 	bl	8005760 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80055a0:	4b40      	ldr	r3, [pc, #256]	; (80056a4 <pvPortMalloc+0x120>)
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	4013      	ands	r3, r2
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d16d      	bne.n	8005688 <pvPortMalloc+0x104>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00d      	beq.n	80055ce <pvPortMalloc+0x4a>
			{
				xWantedSize += xHeapStructSize;
 80055b2:	2308      	movs	r3, #8
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	4413      	add	r3, r2
 80055b8:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f003 0307 	and.w	r3, r3, #7
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d004      	beq.n	80055ce <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f023 0307 	bic.w	r3, r3, #7
 80055ca:	3308      	adds	r3, #8
 80055cc:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d059      	beq.n	8005688 <pvPortMalloc+0x104>
 80055d4:	4b34      	ldr	r3, [pc, #208]	; (80056a8 <pvPortMalloc+0x124>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d854      	bhi.n	8005688 <pvPortMalloc+0x104>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80055de:	4b33      	ldr	r3, [pc, #204]	; (80056ac <pvPortMalloc+0x128>)
 80055e0:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80055e2:	4b32      	ldr	r3, [pc, #200]	; (80056ac <pvPortMalloc+0x128>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80055e8:	e004      	b.n	80055f4 <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	617b      	str	r3, [r7, #20]
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	685a      	ldr	r2, [r3, #4]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d203      	bcs.n	8005606 <pvPortMalloc+0x82>
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d1f1      	bne.n	80055ea <pvPortMalloc+0x66>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005606:	4b26      	ldr	r3, [pc, #152]	; (80056a0 <pvPortMalloc+0x11c>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	697a      	ldr	r2, [r7, #20]
 800560c:	429a      	cmp	r2, r3
 800560e:	d03b      	beq.n	8005688 <pvPortMalloc+0x104>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	2308      	movs	r3, #8
 8005616:	4413      	add	r3, r2
 8005618:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	685a      	ldr	r2, [r3, #4]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	1ad2      	subs	r2, r2, r3
 800562a:	2308      	movs	r3, #8
 800562c:	005b      	lsls	r3, r3, #1
 800562e:	429a      	cmp	r2, r3
 8005630:	d90f      	bls.n	8005652 <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4413      	add	r3, r2
 8005638:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( uint32_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	685a      	ldr	r2, [r3, #4]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	1ad2      	subs	r2, r2, r3
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800564c:	68b8      	ldr	r0, [r7, #8]
 800564e:	f000 f8e9 	bl	8005824 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005652:	4b15      	ldr	r3, [pc, #84]	; (80056a8 <pvPortMalloc+0x124>)
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	1ad2      	subs	r2, r2, r3
 800565c:	4b12      	ldr	r3, [pc, #72]	; (80056a8 <pvPortMalloc+0x124>)
 800565e:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005660:	4b11      	ldr	r3, [pc, #68]	; (80056a8 <pvPortMalloc+0x124>)
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	4b12      	ldr	r3, [pc, #72]	; (80056b0 <pvPortMalloc+0x12c>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	429a      	cmp	r2, r3
 800566a:	d203      	bcs.n	8005674 <pvPortMalloc+0xf0>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800566c:	4b0e      	ldr	r3, [pc, #56]	; (80056a8 <pvPortMalloc+0x124>)
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	4b0f      	ldr	r3, [pc, #60]	; (80056b0 <pvPortMalloc+0x12c>)
 8005672:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	685a      	ldr	r2, [r3, #4]
 8005678:	4b0a      	ldr	r3, [pc, #40]	; (80056a4 <pvPortMalloc+0x120>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	431a      	orrs	r2, r3
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	2200      	movs	r2, #0
 8005686:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005688:	f7fd ffd0 	bl	800362c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <pvPortMalloc+0x112>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8005692:	f7fb faeb 	bl	8000c6c <vApplicationMallocFailedHook>
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
 8005696:	68fb      	ldr	r3, [r7, #12]
}
 8005698:	4618      	mov	r0, r3
 800569a:	3718      	adds	r7, #24
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	2001c198 	.word	0x2001c198
 80056a4:	2001c1a4 	.word	0x2001c1a4
 80056a8:	2001c19c 	.word	0x2001c19c
 80056ac:	2001c190 	.word	0x2001c190
 80056b0:	2001c1a0 	.word	0x2001c1a0

080056b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d027      	beq.n	8005716 <vPortFree+0x62>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80056c6:	2308      	movs	r3, #8
 80056c8:	425b      	negs	r3, r3
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	4413      	add	r3, r2
 80056ce:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
		configASSERT( pxLink->pxNextFreeBlock == NULL );

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	685a      	ldr	r2, [r3, #4]
 80056d8:	4b10      	ldr	r3, [pc, #64]	; (800571c <vPortFree+0x68>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4013      	ands	r3, r2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d019      	beq.n	8005716 <vPortFree+0x62>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d115      	bne.n	8005716 <vPortFree+0x62>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	685a      	ldr	r2, [r3, #4]
 80056ee:	4b0b      	ldr	r3, [pc, #44]	; (800571c <vPortFree+0x68>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	43db      	mvns	r3, r3
 80056f4:	401a      	ands	r2, r3
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80056fa:	f7fd ff89 	bl	8003610 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	685a      	ldr	r2, [r3, #4]
 8005702:	4b07      	ldr	r3, [pc, #28]	; (8005720 <vPortFree+0x6c>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	441a      	add	r2, r3
 8005708:	4b05      	ldr	r3, [pc, #20]	; (8005720 <vPortFree+0x6c>)
 800570a:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800570c:	68b8      	ldr	r0, [r7, #8]
 800570e:	f000 f889 	bl	8005824 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005712:	f7fd ff8b 	bl	800362c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005716:	3710      	adds	r7, #16
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	2001c1a4 	.word	0x2001c1a4
 8005720:	2001c19c 	.word	0x2001c19c

08005724 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8005724:	b480      	push	{r7}
 8005726:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8005728:	4b03      	ldr	r3, [pc, #12]	; (8005738 <xPortGetFreeHeapSize+0x14>)
 800572a:	681b      	ldr	r3, [r3, #0]
}
 800572c:	4618      	mov	r0, r3
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop
 8005738:	2001c19c 	.word	0x2001c19c

0800573c <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 800573c:	b480      	push	{r7}
 800573e:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 8005740:	4b03      	ldr	r3, [pc, #12]	; (8005750 <xPortGetMinimumEverFreeHeapSize+0x14>)
 8005742:	681b      	ldr	r3, [r3, #0]
}
 8005744:	4618      	mov	r0, r3
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr
 800574e:	bf00      	nop
 8005750:	2001c1a0 	.word	0x2001c1a0

08005754 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
 8005754:	b480      	push	{r7}
 8005756:	af00      	add	r7, sp, #0
	/* This just exists to keep the linker quiet. */
}
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
uint32_t ulAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005766:	f44f 33e0 	mov.w	r3, #114688	; 0x1c000
 800576a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	ulAddress = ( uint32_t ) ucHeap;
 800576c:	4b27      	ldr	r3, [pc, #156]	; (800580c <prvHeapInit+0xac>)
 800576e:	60fb      	str	r3, [r7, #12]

	if( ( ulAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f003 0307 	and.w	r3, r3, #7
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00c      	beq.n	8005794 <prvHeapInit+0x34>
	{
		ulAddress += ( portBYTE_ALIGNMENT - 1 );
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	3307      	adds	r3, #7
 800577e:	60fb      	str	r3, [r7, #12]
		ulAddress &= ~portBYTE_ALIGNMENT_MASK;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f023 0307 	bic.w	r3, r3, #7
 8005786:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= ulAddress - ( uint32_t ) ucHeap;
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	1ad2      	subs	r2, r2, r3
 800578e:	4b1f      	ldr	r3, [pc, #124]	; (800580c <prvHeapInit+0xac>)
 8005790:	4413      	add	r3, r2
 8005792:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) ulAddress;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005798:	4b1d      	ldr	r3, [pc, #116]	; (8005810 <prvHeapInit+0xb0>)
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800579e:	4b1c      	ldr	r3, [pc, #112]	; (8005810 <prvHeapInit+0xb0>)
 80057a0:	2200      	movs	r2, #0
 80057a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	ulAddress = ( ( uint32_t ) pucAlignedHeap ) + xTotalHeapSize;
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	4413      	add	r3, r2
 80057aa:	60fb      	str	r3, [r7, #12]
	ulAddress -= xHeapStructSize;
 80057ac:	2308      	movs	r3, #8
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	60fb      	str	r3, [r7, #12]
	ulAddress &= ~portBYTE_ALIGNMENT_MASK;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f023 0307 	bic.w	r3, r3, #7
 80057ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) ulAddress;
 80057bc:	68fa      	ldr	r2, [r7, #12]
 80057be:	4b15      	ldr	r3, [pc, #84]	; (8005814 <prvHeapInit+0xb4>)
 80057c0:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80057c2:	4b14      	ldr	r3, [pc, #80]	; (8005814 <prvHeapInit+0xb4>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	2200      	movs	r2, #0
 80057c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80057ca:	4b12      	ldr	r3, [pc, #72]	; (8005814 <prvHeapInit+0xb4>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2200      	movs	r2, #0
 80057d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = ulAddress - ( uint32_t ) pxFirstFreeBlock;
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	68fa      	ldr	r2, [r7, #12]
 80057da:	1ad2      	subs	r2, r2, r3
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80057e0:	4b0c      	ldr	r3, [pc, #48]	; (8005814 <prvHeapInit+0xb4>)
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	685a      	ldr	r2, [r3, #4]
 80057ec:	4b0a      	ldr	r3, [pc, #40]	; (8005818 <prvHeapInit+0xb8>)
 80057ee:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	685a      	ldr	r2, [r3, #4]
 80057f4:	4b09      	ldr	r3, [pc, #36]	; (800581c <prvHeapInit+0xbc>)
 80057f6:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80057f8:	4b09      	ldr	r3, [pc, #36]	; (8005820 <prvHeapInit+0xc0>)
 80057fa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80057fe:	601a      	str	r2, [r3, #0]
}
 8005800:	3714      	adds	r7, #20
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	20000190 	.word	0x20000190
 8005810:	2001c190 	.word	0x2001c190
 8005814:	2001c198 	.word	0x2001c198
 8005818:	2001c1a0 	.word	0x2001c1a0
 800581c:	2001c19c 	.word	0x2001c19c
 8005820:	2001c1a4 	.word	0x2001c1a4

08005824 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005824:	b480      	push	{r7}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800582c:	4b27      	ldr	r3, [pc, #156]	; (80058cc <prvInsertBlockIntoFreeList+0xa8>)
 800582e:	60fb      	str	r3, [r7, #12]
 8005830:	e002      	b.n	8005838 <prvInsertBlockIntoFreeList+0x14>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	60fb      	str	r3, [r7, #12]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	429a      	cmp	r2, r3
 8005840:	d3f7      	bcc.n	8005832 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	68ba      	ldr	r2, [r7, #8]
 800584c:	441a      	add	r2, r3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	429a      	cmp	r2, r3
 8005852:	d108      	bne.n	8005866 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	685a      	ldr	r2, [r3, #4]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	441a      	add	r2, r3
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	68ba      	ldr	r2, [r7, #8]
 8005870:	441a      	add	r2, r3
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	429a      	cmp	r2, r3
 8005878:	d118      	bne.n	80058ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	4b14      	ldr	r3, [pc, #80]	; (80058d0 <prvInsertBlockIntoFreeList+0xac>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	429a      	cmp	r2, r3
 8005884:	d00d      	beq.n	80058a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	685a      	ldr	r2, [r3, #4]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	441a      	add	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	601a      	str	r2, [r3, #0]
 80058a0:	e008      	b.n	80058b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80058a2:	4b0b      	ldr	r3, [pc, #44]	; (80058d0 <prvInsertBlockIntoFreeList+0xac>)
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	601a      	str	r2, [r3, #0]
 80058aa:	e003      	b.n	80058b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80058b4:	68fa      	ldr	r2, [r7, #12]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d002      	beq.n	80058c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80058c2:	3714      	adds	r7, #20
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr
 80058cc:	2001c190 	.word	0x2001c190
 80058d0:	2001c198 	.word	0x2001c198

080058d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80058d4:	f8df d03c 	ldr.w	sp, [pc, #60]	; 8005914 <LoopFillZerobss+0x16>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80058d8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80058da:	f000 b804 	b.w	80058e6 <LoopCopyDataInit>

080058de <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80058de:	4b0e      	ldr	r3, [pc, #56]	; (8005918 <LoopFillZerobss+0x1a>)
  ldr  r3, [r3, r1]
 80058e0:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80058e2:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80058e4:	3104      	adds	r1, #4

080058e6 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80058e6:	480d      	ldr	r0, [pc, #52]	; (800591c <LoopFillZerobss+0x1e>)
  ldr  r3, =_edata
 80058e8:	4b0d      	ldr	r3, [pc, #52]	; (8005920 <LoopFillZerobss+0x22>)
  adds  r2, r0, r1
 80058ea:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80058ec:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80058ee:	f4ff aff6 	bcc.w	80058de <CopyDataInit>
  ldr  r2, =_sbss
 80058f2:	4a0c      	ldr	r2, [pc, #48]	; (8005924 <LoopFillZerobss+0x26>)
  b  LoopFillZerobss
 80058f4:	f000 b803 	b.w	80058fe <LoopFillZerobss>

080058f8 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80058f8:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80058fa:	f842 3b04 	str.w	r3, [r2], #4

080058fe <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80058fe:	4b0a      	ldr	r3, [pc, #40]	; (8005928 <LoopFillZerobss+0x2a>)
  cmp  r2, r3
 8005900:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005902:	f4ff aff9 	bcc.w	80058f8 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005906:	f7fa fc5f 	bl	80001c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800590a:	f000 f811 	bl	8005930 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800590e:	f7fb f867 	bl	80009e0 <main>
  bx  lr    
 8005912:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005914:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8005918:	08005a4c 	.word	0x08005a4c
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800591c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005920:	2000002c 	.word	0x2000002c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8005924:	2000002c 	.word	0x2000002c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005928:	2001c214 	.word	0x2001c214

0800592c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800592c:	f7ff bffe 	b.w	800592c <ADC_IRQHandler>

08005930 <__libc_init_array>:
 8005930:	b570      	push	{r4, r5, r6, lr}
 8005932:	4b0e      	ldr	r3, [pc, #56]	; (800596c <__libc_init_array+0x3c>)
 8005934:	4d0e      	ldr	r5, [pc, #56]	; (8005970 <__libc_init_array+0x40>)
 8005936:	1aed      	subs	r5, r5, r3
 8005938:	10ad      	asrs	r5, r5, #2
 800593a:	2400      	movs	r4, #0
 800593c:	461e      	mov	r6, r3
 800593e:	42ac      	cmp	r4, r5
 8005940:	d004      	beq.n	800594c <__libc_init_array+0x1c>
 8005942:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005946:	4790      	blx	r2
 8005948:	3401      	adds	r4, #1
 800594a:	e7f8      	b.n	800593e <__libc_init_array+0xe>
 800594c:	f000 f836 	bl	80059bc <_init>
 8005950:	4d08      	ldr	r5, [pc, #32]	; (8005974 <__libc_init_array+0x44>)
 8005952:	4b09      	ldr	r3, [pc, #36]	; (8005978 <__libc_init_array+0x48>)
 8005954:	1aed      	subs	r5, r5, r3
 8005956:	10ad      	asrs	r5, r5, #2
 8005958:	2400      	movs	r4, #0
 800595a:	461e      	mov	r6, r3
 800595c:	42ac      	cmp	r4, r5
 800595e:	d004      	beq.n	800596a <__libc_init_array+0x3a>
 8005960:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005964:	4790      	blx	r2
 8005966:	3401      	adds	r4, #1
 8005968:	e7f8      	b.n	800595c <__libc_init_array+0x2c>
 800596a:	bd70      	pop	{r4, r5, r6, pc}
 800596c:	08005a44 	.word	0x08005a44
 8005970:	08005a44 	.word	0x08005a44
 8005974:	08005a48 	.word	0x08005a48
 8005978:	08005a44 	.word	0x08005a44

0800597c <memcmp>:
 800597c:	b530      	push	{r4, r5, lr}
 800597e:	2300      	movs	r3, #0
 8005980:	4293      	cmp	r3, r2
 8005982:	d008      	beq.n	8005996 <memcmp+0x1a>
 8005984:	5cc5      	ldrb	r5, [r0, r3]
 8005986:	3301      	adds	r3, #1
 8005988:	18cc      	adds	r4, r1, r3
 800598a:	f814 4c01 	ldrb.w	r4, [r4, #-1]
 800598e:	42a5      	cmp	r5, r4
 8005990:	d0f6      	beq.n	8005980 <memcmp+0x4>
 8005992:	1b28      	subs	r0, r5, r4
 8005994:	bd30      	pop	{r4, r5, pc}
 8005996:	2000      	movs	r0, #0
 8005998:	bd30      	pop	{r4, r5, pc}

0800599a <memcpy>:
 800599a:	b510      	push	{r4, lr}
 800599c:	2300      	movs	r3, #0
 800599e:	4293      	cmp	r3, r2
 80059a0:	d003      	beq.n	80059aa <memcpy+0x10>
 80059a2:	5ccc      	ldrb	r4, [r1, r3]
 80059a4:	54c4      	strb	r4, [r0, r3]
 80059a6:	3301      	adds	r3, #1
 80059a8:	e7f9      	b.n	800599e <memcpy+0x4>
 80059aa:	bd10      	pop	{r4, pc}

080059ac <memset>:
 80059ac:	4402      	add	r2, r0
 80059ae:	4603      	mov	r3, r0
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d002      	beq.n	80059ba <memset+0xe>
 80059b4:	f803 1b01 	strb.w	r1, [r3], #1
 80059b8:	e7fa      	b.n	80059b0 <memset+0x4>
 80059ba:	4770      	bx	lr

080059bc <_init>:
 80059bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059be:	bf00      	nop
 80059c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059c2:	bc08      	pop	{r3}
 80059c4:	469e      	mov	lr, r3
 80059c6:	4770      	bx	lr

080059c8 <_fini>:
 80059c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ca:	bf00      	nop
 80059cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ce:	bc08      	pop	{r3}
 80059d0:	469e      	mov	lr, r3
 80059d2:	4770      	bx	lr
