

================================================================
== Vitis HLS Report for 'global_graph_prediction'
================================================================
* Date:           Mon Apr 12 16:11:46 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      309|      309|  3.090 us|  3.090 us|  309|  309|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_360_2  |      300|      300|         2|          1|          1|   300|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       92|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      118|    -|
|Register             |        -|     -|      118|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      118|      230|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_54_1_1_U173  |mul_32s_32s_54_1_1  |        0|   0|  0|  20|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   0|  0|  20|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln360_fu_182_p2      |         +|   0|  0|  16|           9|           1|
    |ret_V_fu_222_p2          |         +|   0|  0|  61|          54|          54|
    |icmp_ln360_fu_188_p2     |      icmp|   0|  0|  11|           9|           9|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  92|          75|          67|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |dim_reg_140              |   9|          2|    9|         18|
    |lhs_reg_151              |   9|          2|   32|         64|
    |mem_blk_n_AW             |   9|          2|    1|          2|
    |mem_blk_n_B              |   9|          2|    1|          2|
    |mem_blk_n_W              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 118|         24|   46|        102|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |dim_reg_140              |   9|   0|    9|          0|
    |icmp_ln360_reg_254       |   1|   0|    1|          0|
    |lhs_reg_151              |  32|   0|   32|          0|
    |mem_addr_reg_243         |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 118|   0|  118|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|m_axi_mem_AWVALID              |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY              |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR               |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID                 |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN                |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST              |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK               |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE              |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS                |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION             |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY               |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA                |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB                |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST                |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID                  |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER                |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID              |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY              |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR               |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID                 |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN                |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST              |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK               |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE              |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS                |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION             |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID               |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA                |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST                |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID                  |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER                |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP                |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID               |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP                |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID                  |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER                |   in|    1|       m_axi|                      mem|       pointer|
|d_out                          |   in|   64|     ap_none|                    d_out|        scalar|
|graph_embedding_V_address0     |  out|    9|   ap_memory|        graph_embedding_V|         array|
|graph_embedding_V_ce0          |  out|    1|   ap_memory|        graph_embedding_V|         array|
|graph_embedding_V_q0           |   in|   32|   ap_memory|        graph_embedding_V|         array|
|graph_pred_weights_V_address0  |  out|    9|   ap_memory|     graph_pred_weights_V|         array|
|graph_pred_weights_V_ce0       |  out|    1|   ap_memory|     graph_pred_weights_V|         array|
|graph_pred_weights_V_q0        |   in|   32|   ap_memory|     graph_pred_weights_V|         array|
|graph_pred_bias_V_address0     |  out|    1|   ap_memory|        graph_pred_bias_V|         array|
|graph_pred_bias_V_ce0          |  out|    1|   ap_memory|        graph_pred_bias_V|         array|
|graph_pred_bias_V_q0           |   in|   32|   ap_memory|        graph_pred_bias_V|         array|
+-------------------------------+-----+-----+------------+-------------------------+--------------+

