<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="102" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="185" />
   <clocksource preferredWidth="185" />
   <frequency preferredWidth="166" />
  </columns>
 </clocktable>
 <window width="1280" height="984" x="0" y="0" />
 <library
   expandedCategories="Library/Qsys Interconnect/Tri-State Components,Library,Project,Library/Qsys Interconnect" />
 <generation testbench_system="NONE" />
</preferences>
