; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %9 = shl i32 %8, 3, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = lshr i32 %10, 4, !dbg !12
  %12 = and i32 %11, 7, !dbg !12
  %13 = and i32 %10, 7, !dbg !12
  %14 = or disjoint i32 %9, %12, !dbg !13
  %15 = icmp slt i32 %14, 1024, !dbg !14
  %16 = shl i32 %10, 2, !dbg !15
  %17 = and i32 %16, 60, !dbg !15
  %18 = shl i32 %14, 6, !dbg !16
  %19 = or disjoint i32 %18, %17, !dbg !17
  %20 = sext i32 %19 to i64, !dbg !18
  %21 = getelementptr float, ptr addrspace(1) %0, i64 %20, !dbg !18
  %22 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %21, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #5, !dbg !19
  %23 = extractvalue { i32, i32, i32, i32 } %22, 0, !dbg !19
  %24 = extractvalue { i32, i32, i32, i32 } %22, 1, !dbg !19
  %25 = extractvalue { i32, i32, i32, i32 } %22, 2, !dbg !19
  %26 = extractvalue { i32, i32, i32, i32 } %22, 3, !dbg !19
  %27 = bitcast i32 %23 to float, !dbg !19
  %28 = bitcast i32 %24 to float, !dbg !19
  %29 = bitcast i32 %25 to float, !dbg !19
  %30 = bitcast i32 %26 to float, !dbg !19
  %31 = fadd float %27, %28, !dbg !20
  %32 = fadd float %31, %29, !dbg !20
  %33 = fadd float %32, %30, !dbg !20
  %34 = select i1 %15, float %33, float 0.000000e+00, !dbg !20
  %35 = bitcast float %34 to i32, !dbg !25
  %36 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %35, i32 8, i32 31), !dbg !25
  %37 = bitcast i32 %36 to float, !dbg !25
  %38 = fadd float %34, %37, !dbg !20
  %39 = bitcast float %38 to i32, !dbg !25
  %40 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %39, i32 4, i32 31), !dbg !25
  %41 = bitcast i32 %40 to float, !dbg !25
  %42 = fadd float %38, %41, !dbg !20
  %43 = bitcast float %42 to i32, !dbg !25
  %44 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %43, i32 2, i32 31), !dbg !25
  %45 = bitcast i32 %44 to float, !dbg !25
  %46 = fadd float %42, %45, !dbg !20
  %47 = bitcast float %46 to i32, !dbg !25
  %48 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %47, i32 1, i32 31), !dbg !25
  %49 = bitcast i32 %48 to float, !dbg !25
  %50 = fadd float %46, %49, !dbg !20
  %51 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %12, !dbg !26
  %52 = bitcast float %50 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %51, <1 x i32> %52, i1 true) #5, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %53 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %13, !dbg !26
  %54 = load float, ptr addrspace(3) %53, align 4, !dbg !26
  %55 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %54, float 6.400000e+01) #5, !dbg !26
  %56 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %50, float 6.400000e+01) #5, !dbg !26
  %57 = fsub float %27, %56, !dbg !27
  %58 = fsub float %28, %56, !dbg !27
  %59 = fsub float %29, %56, !dbg !27
  %60 = fsub float %30, %56, !dbg !27
  %61 = fmul float %57, %57, !dbg !28
  %62 = fmul float %58, %58, !dbg !28
  %63 = fmul float %59, %59, !dbg !28
  %64 = fmul float %60, %60, !dbg !28
  %65 = fadd float %61, %62, !dbg !29
  %66 = fadd float %63, %65, !dbg !29
  %67 = fadd float %64, %66, !dbg !29
  %68 = select i1 %15, float %67, float 0.000000e+00, !dbg !29
  %69 = bitcast float %68 to i32, !dbg !31
  %70 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %69, i32 8, i32 31), !dbg !31
  %71 = bitcast i32 %70 to float, !dbg !31
  %72 = fadd float %68, %71, !dbg !29
  %73 = bitcast float %72 to i32, !dbg !31
  %74 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %73, i32 4, i32 31), !dbg !31
  %75 = bitcast i32 %74 to float, !dbg !31
  %76 = fadd float %72, %75, !dbg !29
  %77 = bitcast float %76 to i32, !dbg !31
  %78 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %77, i32 2, i32 31), !dbg !31
  %79 = bitcast i32 %78 to float, !dbg !31
  %80 = fadd float %76, %79, !dbg !29
  %81 = bitcast float %80 to i32, !dbg !31
  %82 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %81, i32 1, i32 31), !dbg !31
  %83 = bitcast i32 %82 to float, !dbg !31
  %84 = fadd float %80, %83, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %85 = bitcast float %84 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %51, <1 x i32> %85, i1 true) #5, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %86 = load float, ptr addrspace(3) %53, align 4, !dbg !32
  %87 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %86, float 6.400000e+01) #5, !dbg !33
  %88 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %84, float 6.400000e+01) #5, !dbg !33
  %89 = fadd float %87, 0x3EE4F8B580000000, !dbg !34
  %90 = fadd float %88, 0x3EE4F8B580000000, !dbg !34
  %91 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %.not.i = icmp eq i32 %91, 0, !dbg !32
  br i1 %.not.i, label %94, label %92, !dbg !32

92:                                               ; preds = %7
  %93 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %89), !dbg !32
  br label %__nv_rsqrtf.exit, !dbg !32

94:                                               ; preds = %7
  %95 = tail call float @llvm.nvvm.rsqrt.approx.f(float %89), !dbg !32
  br label %__nv_rsqrtf.exit, !dbg !32

__nv_rsqrtf.exit:                                 ; preds = %92, %94
  %.0.i = phi float [ %93, %92 ], [ %95, %94 ], !dbg !32
  %96 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %97 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %.not.i10 = icmp eq i32 %99, 0, !dbg !32
  br i1 %.not.i10, label %102, label %100, !dbg !32

100:                                              ; preds = %__nv_rsqrtf.exit
  %101 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %90), !dbg !32
  br label %__nv_rsqrtf.exit12, !dbg !32

102:                                              ; preds = %__nv_rsqrtf.exit
  %103 = tail call float @llvm.nvvm.rsqrt.approx.f(float %90), !dbg !32
  br label %__nv_rsqrtf.exit12, !dbg !32

__nv_rsqrtf.exit12:                               ; preds = %100, %102
  %.0.i11 = phi float [ %101, %100 ], [ %103, %102 ], !dbg !32
  %.frozen = freeze i32 %14, !dbg !35
  %104 = sdiv i32 %.frozen, 256, !dbg !35
  %105 = mul i32 %104, 256, !dbg !36
  %.decomposed = sub i32 %.frozen, %105, !dbg !36
  %106 = or disjoint i32 %9, %13, !dbg !13
  %107 = icmp slt i32 %106, 1024, !dbg !14
  %108 = fmul float %57, %.0.i11, !dbg !37
  %109 = fmul float %58, %.0.i11, !dbg !37
  %110 = fmul float %59, %.0.i11, !dbg !37
  %111 = fmul float %60, %.0.i11, !dbg !37
  %112 = fcmp ogt float %108, 0.000000e+00, !dbg !38
  %113 = fcmp ogt float %109, 0.000000e+00, !dbg !38
  %114 = fcmp ogt float %110, 0.000000e+00, !dbg !38
  %115 = fcmp ogt float %111, 0.000000e+00, !dbg !38
  %116 = fmul float %108, 0x3FC99999A0000000, !dbg !39
  %117 = fmul float %109, 0x3FC99999A0000000, !dbg !39
  %118 = fmul float %110, 0x3FC99999A0000000, !dbg !39
  %119 = fmul float %111, 0x3FC99999A0000000, !dbg !39
  %120 = select i1 %112, float %108, float %116, !dbg !40
  %121 = select i1 %113, float %109, float %117, !dbg !40
  %122 = select i1 %114, float %110, float %118, !dbg !40
  %123 = select i1 %115, float %111, float %119, !dbg !40
  %124 = getelementptr float, ptr addrspace(1) %2, i64 %20, !dbg !41
  %125 = bitcast float %120 to i32, !dbg !42
  %126 = bitcast float %121 to i32, !dbg !42
  %127 = bitcast float %122 to i32, !dbg !42
  %128 = bitcast float %123 to i32, !dbg !42
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %125, i32 %126, i32 %127, i32 %128, ptr addrspace(1) %124, i1 %15) #5, !dbg !42
  %129 = shl nsw i32 %.decomposed, 6, !dbg !43
  %130 = or disjoint i32 %129, %17, !dbg !44
  %131 = shl i32 %104, 15, !dbg !45
  %132 = add i32 %130, %131, !dbg !46
  %133 = sext i32 %132 to i64, !dbg !47
  %134 = getelementptr float, ptr addrspace(1) %3, i64 %133, !dbg !47
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %125, i32 %126, i32 %127, i32 %128, ptr addrspace(1) %134, i1 %15) #5, !dbg !48
  %135 = sext i32 %106 to i64, !dbg !49
  %136 = getelementptr float, ptr addrspace(1) %4, i64 %135, !dbg !49
  %137 = and i32 %10, 120, !dbg !50
  %138 = icmp eq i32 %137, 0, !dbg !50
  %139 = bitcast float %.0.i to i32, !dbg !50
  %140 = and i1 %138, %107, !dbg !50
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %139, ptr addrspace(1) %136, i1 %140) #5, !dbg !50
  %141 = getelementptr float, ptr addrspace(1) %1, i64 %135, !dbg !51
  %142 = bitcast float %55 to i32, !dbg !52
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %142, ptr addrspace(1) %141, i1 %140) #5, !dbg !52
  ret void, !dbg !53
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py", directory: "inductor_cache/es")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10", linkageName: "triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 33, column: 38, scope: !7)
!17 = !DILocation(line: 33, column: 35, scope: !7)
!18 = !DILocation(line: 33, column: 30, scope: !7)
!19 = !DILocation(line: 33, column: 43, scope: !7)
!20 = !DILocation(line: 256, column: 15, scope: !21, inlinedAt: !24)
!21 = distinct !DILexicalBlockFile(scope: !23, file: !22, discriminator: 0)
!22 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!23 = distinct !DILexicalBlockFile(scope: !7, file: !22, discriminator: 0)
!24 = !DILocation(line: 38, column: 24, scope: !7)
!25 = !DILocation(line: 267, column: 36, scope: !23, inlinedAt: !24)
!26 = !DILocation(line: 41, column: 19, scope: !7)
!27 = !DILocation(line: 42, column: 19, scope: !7)
!28 = !DILocation(line: 43, column: 20, scope: !7)
!29 = !DILocation(line: 256, column: 15, scope: !21, inlinedAt: !30)
!30 = !DILocation(line: 46, column: 26, scope: !7)
!31 = !DILocation(line: 267, column: 36, scope: !23, inlinedAt: !30)
!32 = !DILocation(line: 52, column: 28, scope: !7)
!33 = !DILocation(line: 49, column: 20, scope: !7)
!34 = !DILocation(line: 51, column: 20, scope: !7)
!35 = !DILocation(line: 32, column: 19, scope: !7)
!36 = !DILocation(line: 31, column: 19, scope: !7)
!37 = !DILocation(line: 53, column: 20, scope: !7)
!38 = !DILocation(line: 55, column: 20, scope: !7)
!39 = !DILocation(line: 57, column: 20, scope: !7)
!40 = !DILocation(line: 58, column: 35, scope: !7)
!41 = !DILocation(line: 59, column: 25, scope: !7)
!42 = !DILocation(line: 59, column: 45, scope: !7)
!43 = !DILocation(line: 60, column: 33, scope: !7)
!44 = !DILocation(line: 60, column: 30, scope: !7)
!45 = !DILocation(line: 60, column: 44, scope: !7)
!46 = !DILocation(line: 60, column: 38, scope: !7)
!47 = !DILocation(line: 60, column: 25, scope: !7)
!48 = !DILocation(line: 60, column: 56, scope: !7)
!49 = !DILocation(line: 61, column: 25, scope: !7)
!50 = !DILocation(line: 61, column: 37, scope: !7)
!51 = !DILocation(line: 62, column: 25, scope: !7)
!52 = !DILocation(line: 62, column: 37, scope: !7)
!53 = !DILocation(line: 62, column: 4, scope: !7)
