// Seed: 544352293
module module_0 (
    id_1,
    id_2
);
  output wand id_2;
  inout wire id_1;
  parameter id_3 = 1'b0;
  wire id_4;
  assign id_2 = -1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  logic [-1 : -1] id_6;
  always @(posedge id_4 or posedge id_4) $clog2(71);
  ;
  wire module_1;
  module_0 modCall_1 (
      id_5,
      id_1
  );
endmodule
