// Seed: 1444538995
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output uwire id_2,
    input supply1 id_3,
    output supply0 id_4,
    output tri1 id_5
    , id_14,
    output wand id_6,
    input wire id_7,
    input tri0 id_8
    , id_15,
    output tri id_9,
    output tri0 id_10,
    output uwire id_11,
    input tri1 id_12
);
  wire id_16;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input supply0 id_2,
    output logic id_3,
    output supply0 id_4
);
  always_comb @(-1 or posedge -1'b0) id_3 = 1;
  wire  id_6;
  logic id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_4,
      id_1,
      id_4,
      id_2
  );
  assign modCall_1.id_12 = 0;
endmodule
