cocci_test_suite() {
	int_ptr cocci_id/* arch/mips/dec/setup.c 97 */[DEC_MAX_CPU_INTS][2];
	int cocci_id/* arch/mips/dec/setup.c 91 */[DEC_NR_INTS];
	unsigned int cocci_id/* arch/mips/dec/setup.c 783 */;
	int cocci_id/* arch/mips/dec/setup.c 764 */;
	struct irq_desc *cocci_id/* arch/mips/dec/setup.c 763 */;
	void __init cocci_id/* arch/mips/dec/setup.c 718 */;
	void cocci_id/* arch/mips/dec/setup.c 718 */;
	volatile u32 *cocci_id/* arch/mips/dec/setup.c 65 */;
	unsigned long cocci_id/* arch/mips/dec/setup.c 55 */;
	irqreturn_t cocci_id/* arch/mips/dec/setup.c 53 */(int irq,
							   void *dev_id);
	void cocci_id/* arch/mips/dec/setup.c 51 */(void);
	void cocci_id/* arch/mips/dec/setup.c 50 */(char *command);
	int_ptr cocci_id/* arch/mips/dec/setup.c 219 */[][2]__initdata;
	int cocci_id/* arch/mips/dec/setup.c 175 */[DEC_NR_INTS]__initdata;
	struct irqaction cocci_id/* arch/mips/dec/setup.c 117 */;
	int *cocci_id/* arch/mips/dec/setup.c 104 */;
	int_ptr cocci_id/* arch/mips/dec/setup.c 100 */[DEC_MAX_ASIC_INTS][2];
}
