<?xml version="1.0" encoding="UTF-8"?>

 <hw clp="T"
    clpAllArgs="T"
    clpExtArgs="T"
    clpStdArgs="T"
    httpvis="F"
    library="work"
    name="programControl"
    purpose="0"
    releasestatus="0"
    saverestore="F"
    stoponctrlc="F"
    vendor="defaultVendor"
    verbose="F"
    version="1.0"
    visibility="0">
    <nets name="nets">
        <net name="fiq_"/>
        <net name="tzpcdecprot0_0"/>
    </nets>
    <bus addresswidth="32"
        name="pBusRS"/>
    <bus addresswidth="41"
        name="tzBus"/>
    <processorinstance endian="little"
        id="0"
        name="RScpu">
        <vlnvreference name="arm"
            vendor="arm.ovpworld.org"/>
        <extlibrary directLoad="T"
            name="armNewlib_0">
            <vlnvreference name="armNewlib"
                vendor="arm.ovpworld.org"/>
        </extlibrary>
        <busmasterportconnection connection="tzBus"
            name="INSTRUCTION"/>
        <busmasterportconnection connection="tzBus"
            name="DATA"/>
        <netportconnection connection="fiq_"
            name="irq"/>
        <attribute content="Cortex-A8"
            name="variant"/>
    </processorinstance>
    <memoryinstance name="ramRS">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="pBusRS"
            hiaddress="0x001fffff"
            loaddress="0x00000000"
            name="sp1"/>
    </memoryinstance>
    <memoryinstance name="secureRam">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="pBusRS"
            hiaddress="0x01ffffff"
            loaddress="0x01000000"
            name="sp1"/>
    </memoryinstance>
    <bridge name="secure2">
        <busslaveportconnection connection="tzBus"
            hiaddress="0xffffffff"
            loaddress="0x00000000"
            name="sp"/>
        <busmasterportconnection connection="pBusRS"
            hiaddress="0xffffffff"
            loaddress="0x00000000"
            name="mp"/>
    </bridge>
    <bridge name="ram0NS">
        <busslaveportconnection connection="tzBus"
            hiaddress="0x100001fffff"
            loaddress="0x10000000000"
            name="sp"/>
        <busmasterportconnection connection="pBusRS"
            hiaddress="0x001fffff"
            loaddress="0x00000000"
            name="mp"/>
    </bridge>
    <bridge name="hBNSRS">
        <busslaveportconnection connection="tzBus"
            hiaddress="0x10011001002"
            loaddress="0x10011001000"
            name="sp"/>
        <busmasterportconnection connection="pBusRS"
            hiaddress="0x11001002"
            loaddress="0x11001000"
            name="mp"/>
    </bridge>
    <peripheralinstance name="tzpc">
        <vlnvreference name="TzpcBP147"
            vendor="arm.ovpworld.org"/>
        <busslaveportconnection connection="pBusRS"
            hiaddress="0x10001fff"
            loaddress="0x10001000"
            name="bport1"/>
        <netportconnection connection="tzpcdecprot0_0"
            name="TZPCDECPROT0_0"/>
    </peripheralinstance>
    <bus addresswidth="32"
        name="pBus"/>
    <processorinstance endian="little"
        id="1"
        name="cpuRNS1">
        <vlnvreference name="arm"
            vendor="arm.ovpworld.org"/>
        <extlibrary directLoad="T"
            name="armNewlib_1">
            <vlnvreference name="armNewlib"
                vendor="arm.ovpworld.org"/>
        </extlibrary>
        <busmasterportconnection connection="pBus"
            name="INSTRUCTION"/>
        <busmasterportconnection connection="pBus"
            name="DATA"/>
        <attribute content="Cortex-A8"
            name="variant"/>
    </processorinstance>
    <memoryinstance name="ramRNS1">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="pBus"
            hiaddress="0x001fffff"
            loaddress="0x00000000"
            name="sp1"/>
    </memoryinstance>
    <bus addresswidth="32"
        name="pBusRNS2"/>
    <processorinstance endian="little"
        id="2"
        name="cpuRNS2">
        <vlnvreference name="arm"
            vendor="arm.ovpworld.org"/>
        <extlibrary directLoad="T"
            name="armNewlib_2">
            <vlnvreference name="armNewlib"
                vendor="arm.ovpworld.org"/>
        </extlibrary>
        <busmasterportconnection connection="pBusRNS2"
            name="INSTRUCTION"/>
        <busmasterportconnection connection="pBusRNS2"
            name="DATA"/>
        <attribute content="Cortex-A8"
            name="variant"/>
    </processorinstance>
    <memoryinstance name="ramRNS2">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="pBusRNS2"
            hiaddress="0x001fffff"
            loaddress="0x00000000"
            name="sp1"/>
    </memoryinstance>
    <peripheralinstance modelfile="peripheral/pse"
        name="hBridge">
        <netportconnection connection="tzpcdecprot0_0"
            name="enable"/>
        <netportconnection connection="fiq_"
            name="interruptRequest"/>
        <attribute content="0x1000"
            name="portSize"/>
        <busslaveportconnection connection="pBusRS"
            hiaddress="0x11001007"
            loaddress="0x11001000"
            name="readSecurePort"/>
        <busslaveportconnection connection="pBus"
            hiaddress="0x1100100b"
            loaddress="0x11001000"
            name="txNonSecurePort"/>
        <busslaveportconnection connection="pBusRNS2"
            hiaddress="0x1100100b"
            loaddress="0x11001000"
            name="txNonSecurePort2"/>
    </peripheralinstance>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </hw>
