
FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001cd0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  08001e58  08001e58  00011e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002130  08002130  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08002130  08002130  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002130  08002130  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002130  08002130  00012130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002134  08002134  00012134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08002138  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  20000090  080021c8  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001c4  080021c8  000201c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004ed3  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001000  00000000  00000000  00024f93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000630  00000000  00000000  00025f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000588  00000000  00000000  000265c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003ac9  00000000  00000000  00026b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000060cb  00000000  00000000  0002a619  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005a435  00000000  00000000  000306e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0008ab19  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f40  00000000  00000000  0008ab6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001e40 	.word	0x08001e40

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08001e40 	.word	0x08001e40

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80001d8:	b480      	push	{r7}
 80001da:	b08b      	sub	sp, #44	; 0x2c
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 80001e0:	2300      	movs	r3, #0
 80001e2:	623b      	str	r3, [r7, #32]
 80001e4:	2300      	movs	r3, #0
 80001e6:	61fb      	str	r3, [r7, #28]
 80001e8:	2300      	movs	r3, #0
 80001ea:	61bb      	str	r3, [r7, #24]
 80001ec:	2300      	movs	r3, #0
 80001ee:	617b      	str	r3, [r7, #20]
 80001f0:	2300      	movs	r3, #0
 80001f2:	613b      	str	r3, [r7, #16]
 80001f4:	2300      	movs	r3, #0
 80001f6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 80001f8:	2300      	movs	r3, #0
 80001fa:	60fb      	str	r3, [r7, #12]
 80001fc:	2300      	movs	r3, #0
 80001fe:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000200:	4b8b      	ldr	r3, [pc, #556]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000202:	685b      	ldr	r3, [r3, #4]
 8000204:	f003 030c 	and.w	r3, r3, #12
 8000208:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 800020a:	6a3b      	ldr	r3, [r7, #32]
 800020c:	2b08      	cmp	r3, #8
 800020e:	d011      	beq.n	8000234 <RCC_GetClocksFreq+0x5c>
 8000210:	6a3b      	ldr	r3, [r7, #32]
 8000212:	2b08      	cmp	r3, #8
 8000214:	d837      	bhi.n	8000286 <RCC_GetClocksFreq+0xae>
 8000216:	6a3b      	ldr	r3, [r7, #32]
 8000218:	2b00      	cmp	r3, #0
 800021a:	d003      	beq.n	8000224 <RCC_GetClocksFreq+0x4c>
 800021c:	6a3b      	ldr	r3, [r7, #32]
 800021e:	2b04      	cmp	r3, #4
 8000220:	d004      	beq.n	800022c <RCC_GetClocksFreq+0x54>
 8000222:	e030      	b.n	8000286 <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	4a83      	ldr	r2, [pc, #524]	; (8000434 <RCC_GetClocksFreq+0x25c>)
 8000228:	601a      	str	r2, [r3, #0]
      break;
 800022a:	e030      	b.n	800028e <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	4a81      	ldr	r2, [pc, #516]	; (8000434 <RCC_GetClocksFreq+0x25c>)
 8000230:	601a      	str	r2, [r3, #0]
      break;
 8000232:	e02c      	b.n	800028e <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000234:	4b7e      	ldr	r3, [pc, #504]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000236:	685b      	ldr	r3, [r3, #4]
 8000238:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800023c:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800023e:	4b7c      	ldr	r3, [pc, #496]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000240:	685b      	ldr	r3, [r3, #4]
 8000242:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000246:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 8000248:	69fb      	ldr	r3, [r7, #28]
 800024a:	0c9b      	lsrs	r3, r3, #18
 800024c:	3302      	adds	r3, #2
 800024e:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8000250:	69bb      	ldr	r3, [r7, #24]
 8000252:	2b00      	cmp	r3, #0
 8000254:	d105      	bne.n	8000262 <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 8000256:	69fb      	ldr	r3, [r7, #28]
 8000258:	4a77      	ldr	r2, [pc, #476]	; (8000438 <RCC_GetClocksFreq+0x260>)
 800025a:	fb02 f303 	mul.w	r3, r2, r3
 800025e:	627b      	str	r3, [r7, #36]	; 0x24
 8000260:	e00d      	b.n	800027e <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000262:	4b73      	ldr	r3, [pc, #460]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000266:	f003 030f 	and.w	r3, r3, #15
 800026a:	3301      	adds	r3, #1
 800026c:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 800026e:	4a71      	ldr	r2, [pc, #452]	; (8000434 <RCC_GetClocksFreq+0x25c>)
 8000270:	697b      	ldr	r3, [r7, #20]
 8000272:	fbb2 f2f3 	udiv	r2, r2, r3
 8000276:	69fb      	ldr	r3, [r7, #28]
 8000278:	fb02 f303 	mul.w	r3, r2, r3
 800027c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000282:	601a      	str	r2, [r3, #0]
      break;
 8000284:	e003      	b.n	800028e <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	4a6a      	ldr	r2, [pc, #424]	; (8000434 <RCC_GetClocksFreq+0x25c>)
 800028a:	601a      	str	r2, [r3, #0]
      break;
 800028c:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800028e:	4b68      	ldr	r3, [pc, #416]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000290:	685b      	ldr	r3, [r3, #4]
 8000292:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000296:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000298:	6a3b      	ldr	r3, [r7, #32]
 800029a:	091b      	lsrs	r3, r3, #4
 800029c:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 800029e:	4a67      	ldr	r2, [pc, #412]	; (800043c <RCC_GetClocksFreq+0x264>)
 80002a0:	6a3b      	ldr	r3, [r7, #32]
 80002a2:	4413      	add	r3, r2
 80002a4:	781b      	ldrb	r3, [r3, #0]
 80002a6:	b2db      	uxtb	r3, r3
 80002a8:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	681a      	ldr	r2, [r3, #0]
 80002ae:	68bb      	ldr	r3, [r7, #8]
 80002b0:	40da      	lsrs	r2, r3
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80002b6:	4b5e      	ldr	r3, [pc, #376]	; (8000430 <RCC_GetClocksFreq+0x258>)
 80002b8:	685b      	ldr	r3, [r3, #4]
 80002ba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80002be:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 80002c0:	6a3b      	ldr	r3, [r7, #32]
 80002c2:	0a1b      	lsrs	r3, r3, #8
 80002c4:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 80002c6:	4a5d      	ldr	r2, [pc, #372]	; (800043c <RCC_GetClocksFreq+0x264>)
 80002c8:	6a3b      	ldr	r3, [r7, #32]
 80002ca:	4413      	add	r3, r2
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	b2db      	uxtb	r3, r3
 80002d0:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	685a      	ldr	r2, [r3, #4]
 80002d6:	693b      	ldr	r3, [r7, #16]
 80002d8:	40da      	lsrs	r2, r3
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80002de:	4b54      	ldr	r3, [pc, #336]	; (8000430 <RCC_GetClocksFreq+0x258>)
 80002e0:	685b      	ldr	r3, [r3, #4]
 80002e2:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80002e6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 80002e8:	6a3b      	ldr	r3, [r7, #32]
 80002ea:	0adb      	lsrs	r3, r3, #11
 80002ec:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 80002ee:	4a53      	ldr	r2, [pc, #332]	; (800043c <RCC_GetClocksFreq+0x264>)
 80002f0:	6a3b      	ldr	r3, [r7, #32]
 80002f2:	4413      	add	r3, r2
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	b2db      	uxtb	r3, r3
 80002f8:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	685a      	ldr	r2, [r3, #4]
 80002fe:	68fb      	ldr	r3, [r7, #12]
 8000300:	40da      	lsrs	r2, r3
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 8000306:	4b4a      	ldr	r3, [pc, #296]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800030a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800030e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000310:	6a3b      	ldr	r3, [r7, #32]
 8000312:	091b      	lsrs	r3, r3, #4
 8000314:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000316:	4a4a      	ldr	r2, [pc, #296]	; (8000440 <RCC_GetClocksFreq+0x268>)
 8000318:	6a3b      	ldr	r3, [r7, #32]
 800031a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800031e:	b29b      	uxth	r3, r3
 8000320:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000322:	693b      	ldr	r3, [r7, #16]
 8000324:	f003 0310 	and.w	r3, r3, #16
 8000328:	2b00      	cmp	r3, #0
 800032a:	d006      	beq.n	800033a <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 800032c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800032e:	693b      	ldr	r3, [r7, #16]
 8000330:	fbb2 f2f3 	udiv	r2, r2, r3
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	611a      	str	r2, [r3, #16]
 8000338:	e003      	b.n	8000342 <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	681a      	ldr	r2, [r3, #0]
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8000342:	4b3b      	ldr	r3, [pc, #236]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000346:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 800034a:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 800034c:	6a3b      	ldr	r3, [r7, #32]
 800034e:	0a5b      	lsrs	r3, r3, #9
 8000350:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000352:	4a3b      	ldr	r2, [pc, #236]	; (8000440 <RCC_GetClocksFreq+0x268>)
 8000354:	6a3b      	ldr	r3, [r7, #32]
 8000356:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800035a:	b29b      	uxth	r3, r3
 800035c:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 800035e:	693b      	ldr	r3, [r7, #16]
 8000360:	f003 0310 	and.w	r3, r3, #16
 8000364:	2b00      	cmp	r3, #0
 8000366:	d006      	beq.n	8000376 <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8000368:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800036a:	693b      	ldr	r3, [r7, #16]
 800036c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	615a      	str	r2, [r3, #20]
 8000374:	e003      	b.n	800037e <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	681a      	ldr	r2, [r3, #0]
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 800037e:	4b2c      	ldr	r3, [pc, #176]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000382:	f003 0310 	and.w	r3, r3, #16
 8000386:	2b10      	cmp	r3, #16
 8000388:	d003      	beq.n	8000392 <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	4a29      	ldr	r2, [pc, #164]	; (8000434 <RCC_GetClocksFreq+0x25c>)
 800038e:	619a      	str	r2, [r3, #24]
 8000390:	e003      	b.n	800039a <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	681a      	ldr	r2, [r3, #0]
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 800039a:	4b25      	ldr	r3, [pc, #148]	; (8000430 <RCC_GetClocksFreq+0x258>)
 800039c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800039e:	f003 0320 	and.w	r3, r3, #32
 80003a2:	2b20      	cmp	r3, #32
 80003a4:	d003      	beq.n	80003ae <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	4a22      	ldr	r2, [pc, #136]	; (8000434 <RCC_GetClocksFreq+0x25c>)
 80003aa:	61da      	str	r2, [r3, #28]
 80003ac:	e003      	b.n	80003b6 <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80003b6:	4b1e      	ldr	r3, [pc, #120]	; (8000430 <RCC_GetClocksFreq+0x258>)
 80003b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80003be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80003c2:	d10d      	bne.n	80003e0 <RCC_GetClocksFreq+0x208>
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d108      	bne.n	80003e0 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 80003ce:	68fa      	ldr	r2, [r7, #12]
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	429a      	cmp	r2, r3
 80003d4:	d104      	bne.n	80003e0 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 80003d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003d8:	005a      	lsls	r2, r3, #1
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	621a      	str	r2, [r3, #32]
 80003de:	e003      	b.n	80003e8 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	68da      	ldr	r2, [r3, #12]
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80003e8:	4b11      	ldr	r3, [pc, #68]	; (8000430 <RCC_GetClocksFreq+0x258>)
 80003ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80003f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80003f4:	d10d      	bne.n	8000412 <RCC_GetClocksFreq+0x23a>
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80003fc:	429a      	cmp	r2, r3
 80003fe:	d108      	bne.n	8000412 <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 8000400:	68fa      	ldr	r2, [r7, #12]
 8000402:	68bb      	ldr	r3, [r7, #8]
 8000404:	429a      	cmp	r2, r3
 8000406:	d104      	bne.n	8000412 <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 8000408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800040a:	005a      	lsls	r2, r3, #1
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	625a      	str	r2, [r3, #36]	; 0x24
 8000410:	e003      	b.n	800041a <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	68da      	ldr	r2, [r3, #12]
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 800041a:	4b05      	ldr	r3, [pc, #20]	; (8000430 <RCC_GetClocksFreq+0x258>)
 800041c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041e:	f003 0303 	and.w	r3, r3, #3
 8000422:	2b00      	cmp	r3, #0
 8000424:	d10e      	bne.n	8000444 <RCC_GetClocksFreq+0x26c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	68da      	ldr	r2, [r3, #12]
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	629a      	str	r2, [r3, #40]	; 0x28
 800042e:	e028      	b.n	8000482 <RCC_GetClocksFreq+0x2aa>
 8000430:	40021000 	.word	0x40021000
 8000434:	007a1200 	.word	0x007a1200
 8000438:	003d0900 	.word	0x003d0900
 800043c:	20000000 	.word	0x20000000
 8000440:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8000444:	4b6c      	ldr	r3, [pc, #432]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000448:	f003 0303 	and.w	r3, r3, #3
 800044c:	2b01      	cmp	r3, #1
 800044e:	d104      	bne.n	800045a <RCC_GetClocksFreq+0x282>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681a      	ldr	r2, [r3, #0]
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	629a      	str	r2, [r3, #40]	; 0x28
 8000458:	e013      	b.n	8000482 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 800045a:	4b67      	ldr	r3, [pc, #412]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 800045c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800045e:	f003 0303 	and.w	r3, r3, #3
 8000462:	2b02      	cmp	r3, #2
 8000464:	d104      	bne.n	8000470 <RCC_GetClocksFreq+0x298>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800046c:	629a      	str	r2, [r3, #40]	; 0x28
 800046e:	e008      	b.n	8000482 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8000470:	4b61      	ldr	r3, [pc, #388]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000474:	f003 0303 	and.w	r3, r3, #3
 8000478:	2b03      	cmp	r3, #3
 800047a:	d102      	bne.n	8000482 <RCC_GetClocksFreq+0x2aa>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	4a5f      	ldr	r2, [pc, #380]	; (80005fc <RCC_GetClocksFreq+0x424>)
 8000480:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 8000482:	4b5d      	ldr	r3, [pc, #372]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000486:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800048a:	2b00      	cmp	r3, #0
 800048c:	d104      	bne.n	8000498 <RCC_GetClocksFreq+0x2c0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	689a      	ldr	r2, [r3, #8]
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	62da      	str	r2, [r3, #44]	; 0x2c
 8000496:	e021      	b.n	80004dc <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 8000498:	4b57      	ldr	r3, [pc, #348]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 800049a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800049c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80004a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80004a4:	d104      	bne.n	80004b0 <RCC_GetClocksFreq+0x2d8>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	681a      	ldr	r2, [r3, #0]
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80004ae:	e015      	b.n	80004dc <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 80004b0:	4b51      	ldr	r3, [pc, #324]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80004b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80004b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80004bc:	d104      	bne.n	80004c8 <RCC_GetClocksFreq+0x2f0>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80004c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80004c6:	e009      	b.n	80004dc <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 80004c8:	4b4b      	ldr	r3, [pc, #300]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80004ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80004d0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80004d4:	d102      	bne.n	80004dc <RCC_GetClocksFreq+0x304>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	4a48      	ldr	r2, [pc, #288]	; (80005fc <RCC_GetClocksFreq+0x424>)
 80004da:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 80004dc:	4b46      	ldr	r3, [pc, #280]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80004de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d104      	bne.n	80004f2 <RCC_GetClocksFreq+0x31a>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	689a      	ldr	r2, [r3, #8]
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	631a      	str	r2, [r3, #48]	; 0x30
 80004f0:	e021      	b.n	8000536 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 80004f2:	4b41      	ldr	r3, [pc, #260]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80004f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80004fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80004fe:	d104      	bne.n	800050a <RCC_GetClocksFreq+0x332>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681a      	ldr	r2, [r3, #0]
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	631a      	str	r2, [r3, #48]	; 0x30
 8000508:	e015      	b.n	8000536 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 800050a:	4b3b      	ldr	r3, [pc, #236]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 800050c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000512:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8000516:	d104      	bne.n	8000522 <RCC_GetClocksFreq+0x34a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800051e:	631a      	str	r2, [r3, #48]	; 0x30
 8000520:	e009      	b.n	8000536 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8000522:	4b35      	ldr	r3, [pc, #212]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000526:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800052a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800052e:	d102      	bne.n	8000536 <RCC_GetClocksFreq+0x35e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	4a32      	ldr	r2, [pc, #200]	; (80005fc <RCC_GetClocksFreq+0x424>)
 8000534:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 8000536:	4b30      	ldr	r3, [pc, #192]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800053a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800053e:	2b00      	cmp	r3, #0
 8000540:	d104      	bne.n	800054c <RCC_GetClocksFreq+0x374>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	689a      	ldr	r2, [r3, #8]
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	635a      	str	r2, [r3, #52]	; 0x34
 800054a:	e021      	b.n	8000590 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 800054c:	4b2a      	ldr	r3, [pc, #168]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 800054e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000550:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000554:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8000558:	d104      	bne.n	8000564 <RCC_GetClocksFreq+0x38c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	681a      	ldr	r2, [r3, #0]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	635a      	str	r2, [r3, #52]	; 0x34
 8000562:	e015      	b.n	8000590 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 8000564:	4b24      	ldr	r3, [pc, #144]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000568:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800056c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000570:	d104      	bne.n	800057c <RCC_GetClocksFreq+0x3a4>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000578:	635a      	str	r2, [r3, #52]	; 0x34
 800057a:	e009      	b.n	8000590 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 800057c:	4b1e      	ldr	r3, [pc, #120]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 800057e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000580:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000584:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8000588:	d102      	bne.n	8000590 <RCC_GetClocksFreq+0x3b8>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	4a1b      	ldr	r2, [pc, #108]	; (80005fc <RCC_GetClocksFreq+0x424>)
 800058e:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 8000590:	4b19      	ldr	r3, [pc, #100]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000594:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000598:	2b00      	cmp	r3, #0
 800059a:	d104      	bne.n	80005a6 <RCC_GetClocksFreq+0x3ce>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	689a      	ldr	r2, [r3, #8]
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 80005a4:	e021      	b.n	80005ea <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 80005a6:	4b14      	ldr	r3, [pc, #80]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005aa:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80005ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80005b2:	d104      	bne.n	80005be <RCC_GetClocksFreq+0x3e6>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681a      	ldr	r2, [r3, #0]
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	639a      	str	r2, [r3, #56]	; 0x38
}
 80005bc:	e015      	b.n	80005ea <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 80005be:	4b0e      	ldr	r3, [pc, #56]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c2:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80005c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80005ca:	d104      	bne.n	80005d6 <RCC_GetClocksFreq+0x3fe>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80005d2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80005d4:	e009      	b.n	80005ea <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 80005d6:	4b08      	ldr	r3, [pc, #32]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005da:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80005de:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80005e2:	d102      	bne.n	80005ea <RCC_GetClocksFreq+0x412>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a05      	ldr	r2, [pc, #20]	; (80005fc <RCC_GetClocksFreq+0x424>)
 80005e8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80005ea:	bf00      	nop
 80005ec:	372c      	adds	r7, #44	; 0x2c
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	40021000 	.word	0x40021000
 80005fc:	007a1200 	.word	0x007a1200

08000600 <SPI_SendData8>:
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data)
{
 8000600:	b480      	push	{r7}
 8000602:	b085      	sub	sp, #20
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
 8000608:	460b      	mov	r3, r1
 800060a:	70fb      	strb	r3, [r7, #3]
  uint32_t spixbase = 0x00;
 800060c:	2300      	movs	r3, #0
 800060e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	60fb      	str	r3, [r7, #12]
  spixbase += 0x0C;
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	330c      	adds	r3, #12
 8000618:	60fb      	str	r3, [r7, #12]
  
  *(__IO uint8_t *) spixbase = Data;
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	78fa      	ldrb	r2, [r7, #3]
 800061e:	701a      	strb	r2, [r3, #0]
}
 8000620:	bf00      	nop
 8000622:	3714      	adds	r7, #20
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr

0800062c <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.   
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800062c:	b480      	push	{r7}
 800062e:	b085      	sub	sp, #20
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	460b      	mov	r3, r1
 8000636:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000638:	2300      	movs	r3, #0
 800063a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	891b      	ldrh	r3, [r3, #8]
 8000640:	b29a      	uxth	r2, r3
 8000642:	887b      	ldrh	r3, [r7, #2]
 8000644:	4013      	ands	r3, r2
 8000646:	b29b      	uxth	r3, r3
 8000648:	2b00      	cmp	r3, #0
 800064a:	d002      	beq.n	8000652 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800064c:	2301      	movs	r3, #1
 800064e:	73fb      	strb	r3, [r7, #15]
 8000650:	e001      	b.n	8000656 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000652:	2300      	movs	r3, #0
 8000654:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000656:	7bfb      	ldrb	r3, [r7, #15]
}
 8000658:	4618      	mov	r0, r3
 800065a:	3714      	adds	r7, #20
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr

08000664 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	460b      	mov	r3, r1
 800066e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8000670:	887b      	ldrh	r3, [r7, #2]
 8000672:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000676:	b29a      	uxth	r2, r3
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	851a      	strh	r2, [r3, #40]	; 0x28
}
 800067c:	bf00      	nop
 800067e:	370c      	adds	r7, #12
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr

08000688 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 8000688:	b480      	push	{r7}
 800068a:	b089      	sub	sp, #36	; 0x24
 800068c:	af00      	add	r7, sp, #0
 800068e:	60f8      	str	r0, [r7, #12]
 8000690:	60b9      	str	r1, [r7, #8]
 8000692:	4613      	mov	r3, r2
 8000694:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 8000696:	2300      	movs	r3, #0
 8000698:	61bb      	str	r3, [r7, #24]
 800069a:	2300      	movs	r3, #0
 800069c:	617b      	str	r3, [r7, #20]
 800069e:	2300      	movs	r3, #0
 80006a0:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 80006aa:	68bb      	ldr	r3, [r7, #8]
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	0a1b      	lsrs	r3, r3, #8
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 80006ba:	2201      	movs	r2, #1
 80006bc:	697b      	ldr	r3, [r7, #20]
 80006be:	fa02 f303 	lsl.w	r3, r2, r3
 80006c2:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 80006c4:	69bb      	ldr	r3, [r7, #24]
 80006c6:	2b02      	cmp	r3, #2
 80006c8:	d103      	bne.n	80006d2 <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 80006ca:	69fb      	ldr	r3, [r7, #28]
 80006cc:	3304      	adds	r3, #4
 80006ce:	61fb      	str	r3, [r7, #28]
 80006d0:	e005      	b.n	80006de <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 80006d2:	69bb      	ldr	r3, [r7, #24]
 80006d4:	2b03      	cmp	r3, #3
 80006d6:	d102      	bne.n	80006de <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 80006d8:	69fb      	ldr	r3, [r7, #28]
 80006da:	3308      	adds	r3, #8
 80006dc:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 80006de:	79fb      	ldrb	r3, [r7, #7]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d006      	beq.n	80006f2 <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80006e4:	69fb      	ldr	r3, [r7, #28]
 80006e6:	6819      	ldr	r1, [r3, #0]
 80006e8:	69fb      	ldr	r3, [r7, #28]
 80006ea:	693a      	ldr	r2, [r7, #16]
 80006ec:	430a      	orrs	r2, r1
 80006ee:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80006f0:	e006      	b.n	8000700 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80006f2:	69fb      	ldr	r3, [r7, #28]
 80006f4:	6819      	ldr	r1, [r3, #0]
 80006f6:	693b      	ldr	r3, [r7, #16]
 80006f8:	43da      	mvns	r2, r3
 80006fa:	69fb      	ldr	r3, [r7, #28]
 80006fc:	400a      	ands	r2, r1
 80006fe:	601a      	str	r2, [r3, #0]
}
 8000700:	bf00      	nop
 8000702:	3724      	adds	r7, #36	; 0x24
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr

0800070c <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 800070c:	b480      	push	{r7}
 800070e:	b085      	sub	sp, #20
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000716:	2300      	movs	r3, #0
 8000718:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	69da      	ldr	r2, [r3, #28]
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	4013      	ands	r3, r2
 8000722:	2b00      	cmp	r3, #0
 8000724:	d002      	beq.n	800072c <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 8000726:	2301      	movs	r3, #1
 8000728:	73fb      	strb	r3, [r7, #15]
 800072a:	e001      	b.n	8000730 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 800072c:	2300      	movs	r3, #0
 800072e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000730:	7bfb      	ldrb	r3, [r7, #15]
}
 8000732:	4618      	mov	r0, r3
 8000734:	3714      	adds	r7, #20
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr

0800073e <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 800073e:	b480      	push	{r7}
 8000740:	b087      	sub	sp, #28
 8000742:	af00      	add	r7, sp, #0
 8000744:	6078      	str	r0, [r7, #4]
 8000746:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8000748:	2300      	movs	r3, #0
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]
 8000750:	2300      	movs	r3, #0
 8000752:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000754:	2300      	movs	r3, #0
 8000756:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	b29b      	uxth	r3, r3
 800075c:	0a1b      	lsrs	r3, r3, #8
 800075e:	b29b      	uxth	r3, r3
 8000760:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	b2db      	uxtb	r3, r3
 8000766:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000768:	2201      	movs	r2, #1
 800076a:	697b      	ldr	r3, [r7, #20]
 800076c:	fa02 f303 	lsl.w	r3, r2, r3
 8000770:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	2b01      	cmp	r3, #1
 8000776:	d105      	bne.n	8000784 <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	697a      	ldr	r2, [r7, #20]
 800077e:	4013      	ands	r3, r2
 8000780:	617b      	str	r3, [r7, #20]
 8000782:	e00d      	b.n	80007a0 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	2b02      	cmp	r3, #2
 8000788:	d105      	bne.n	8000796 <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	697a      	ldr	r2, [r7, #20]
 8000790:	4013      	ands	r3, r2
 8000792:	617b      	str	r3, [r7, #20]
 8000794:	e004      	b.n	80007a0 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	689b      	ldr	r3, [r3, #8]
 800079a:	697a      	ldr	r2, [r7, #20]
 800079c:	4013      	ands	r3, r2
 800079e:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	0c1b      	lsrs	r3, r3, #16
 80007a4:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80007a6:	2201      	movs	r2, #1
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	fa02 f303 	lsl.w	r3, r2, r3
 80007ae:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	69db      	ldr	r3, [r3, #28]
 80007b4:	68fa      	ldr	r2, [r7, #12]
 80007b6:	4013      	ands	r3, r2
 80007b8:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80007ba:	697b      	ldr	r3, [r7, #20]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d005      	beq.n	80007cc <USART_GetITStatus+0x8e>
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d002      	beq.n	80007cc <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 80007c6:	2301      	movs	r3, #1
 80007c8:	74fb      	strb	r3, [r7, #19]
 80007ca:	e001      	b.n	80007d0 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 80007cc:	2300      	movs	r3, #0
 80007ce:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80007d0:	7cfb      	ldrb	r3, [r7, #19]
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	371c      	adds	r7, #28
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
	...

080007e0 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80007ea:	79fb      	ldrb	r3, [r7, #7]
 80007ec:	f003 031f 	and.w	r3, r3, #31
 80007f0:	2201      	movs	r2, #1
 80007f2:	fa02 f103 	lsl.w	r1, r2, r3
 80007f6:	4a06      	ldr	r2, [pc, #24]	; (8000810 <NVIC_EnableIRQ+0x30>)
 80007f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fc:	095b      	lsrs	r3, r3, #5
 80007fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000802:	bf00      	nop
 8000804:	370c      	adds	r7, #12
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	e000e100 	.word	0xe000e100

08000814 <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	b29b      	uxth	r3, r3
 8000822:	4619      	mov	r1, r3
 8000824:	4807      	ldr	r0, [pc, #28]	; (8000844 <uart_put_char+0x30>)
 8000826:	f7ff ff1d 	bl	8000664 <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 800082a:	bf00      	nop
 800082c:	2180      	movs	r1, #128	; 0x80
 800082e:	4805      	ldr	r0, [pc, #20]	; (8000844 <uart_put_char+0x30>)
 8000830:	f7ff ff6c 	bl	800070c <USART_GetFlagStatus>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d0f8      	beq.n	800082c <uart_put_char+0x18>
}
 800083a:	bf00      	nop
 800083c:	bf00      	nop
 800083e:	3708      	adds	r7, #8
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40004400 	.word	0x40004400

08000848 <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	60f8      	str	r0, [r7, #12]
 8000850:	60b9      	str	r1, [r7, #8]
 8000852:	607a      	str	r2, [r7, #4]
 8000854:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 8000856:	2300      	movs	r3, #0
 8000858:	617b      	str	r3, [r7, #20]
 800085a:	e012      	b.n	8000882 <_write_r+0x3a>
        if (ptr[n] == '\n') {
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	687a      	ldr	r2, [r7, #4]
 8000860:	4413      	add	r3, r2
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	2b0a      	cmp	r3, #10
 8000866:	d102      	bne.n	800086e <_write_r+0x26>
            uart_put_char('\r');
 8000868:	200d      	movs	r0, #13
 800086a:	f7ff ffd3 	bl	8000814 <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	687a      	ldr	r2, [r7, #4]
 8000872:	4413      	add	r3, r2
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff ffcc 	bl	8000814 <uart_put_char>
    for (n = 0; n < len; n++) {
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	3301      	adds	r3, #1
 8000880:	617b      	str	r3, [r7, #20]
 8000882:	697a      	ldr	r2, [r7, #20]
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	429a      	cmp	r2, r3
 8000888:	dbe8      	blt.n	800085c <_write_r+0x14>
    }

    return len;
 800088a:	683b      	ldr	r3, [r7, #0]
}
 800088c:	4618      	mov	r0, r3
 800088e:	3718      	adds	r7, #24
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}

08000894 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8000898:	4915      	ldr	r1, [pc, #84]	; (80008f0 <USART2_IRQHandler+0x5c>)
 800089a:	4816      	ldr	r0, [pc, #88]	; (80008f4 <USART2_IRQHandler+0x60>)
 800089c:	f7ff ff4f 	bl	800073e <USART_GetITStatus>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d021      	beq.n	80008ea <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 80008a6:	4b13      	ldr	r3, [pc, #76]	; (80008f4 <USART2_IRQHandler+0x60>)
 80008a8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80008aa:	b299      	uxth	r1, r3
 80008ac:	4b12      	ldr	r3, [pc, #72]	; (80008f8 <USART2_IRQHandler+0x64>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	1c5a      	adds	r2, r3, #1
 80008b4:	b2d0      	uxtb	r0, r2
 80008b6:	4a10      	ldr	r2, [pc, #64]	; (80008f8 <USART2_IRQHandler+0x64>)
 80008b8:	7010      	strb	r0, [r2, #0]
 80008ba:	461a      	mov	r2, r3
 80008bc:	b2c9      	uxtb	r1, r1
 80008be:	4b0f      	ldr	r3, [pc, #60]	; (80008fc <USART2_IRQHandler+0x68>)
 80008c0:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 80008c2:	4b0f      	ldr	r3, [pc, #60]	; (8000900 <USART2_IRQHandler+0x6c>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	2bff      	cmp	r3, #255	; 0xff
 80008ca:	d107      	bne.n	80008dc <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 80008cc:	4b0d      	ldr	r3, [pc, #52]	; (8000904 <USART2_IRQHandler+0x70>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	b2db      	uxtb	r3, r3
 80008d2:	3301      	adds	r3, #1
 80008d4:	b2da      	uxtb	r2, r3
 80008d6:	4b0b      	ldr	r3, [pc, #44]	; (8000904 <USART2_IRQHandler+0x70>)
 80008d8:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 80008da:	e006      	b.n	80008ea <USART2_IRQHandler+0x56>
            UART_COUNT++;
 80008dc:	4b08      	ldr	r3, [pc, #32]	; (8000900 <USART2_IRQHandler+0x6c>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	3301      	adds	r3, #1
 80008e4:	b2da      	uxtb	r2, r3
 80008e6:	4b06      	ldr	r3, [pc, #24]	; (8000900 <USART2_IRQHandler+0x6c>)
 80008e8:	701a      	strb	r2, [r3, #0]
}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	00050105 	.word	0x00050105
 80008f4:	40004400 	.word	0x40004400
 80008f8:	200001ac 	.word	0x200001ac
 80008fc:	200000ac 	.word	0x200000ac
 8000900:	200001ae 	.word	0x200001ae
 8000904:	200001ad 	.word	0x200001ad

08000908 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 8000908:	b580      	push	{r7, lr}
 800090a:	b094      	sub	sp, #80	; 0x50
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 8000910:	4b86      	ldr	r3, [pc, #536]	; (8000b2c <uart_init+0x224>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	689b      	ldr	r3, [r3, #8]
 8000916:	2100      	movs	r1, #0
 8000918:	4618      	mov	r0, r3
 800091a:	f000 fe55 	bl	80015c8 <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 800091e:	4b83      	ldr	r3, [pc, #524]	; (8000b2c <uart_init+0x224>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f000 fe4e 	bl	80015c8 <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 800092c:	4b80      	ldr	r3, [pc, #512]	; (8000b30 <uart_init+0x228>)
 800092e:	695b      	ldr	r3, [r3, #20]
 8000930:	4a7f      	ldr	r2, [pc, #508]	; (8000b30 <uart_init+0x228>)
 8000932:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000936:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 8000938:	4b7d      	ldr	r3, [pc, #500]	; (8000b30 <uart_init+0x228>)
 800093a:	69db      	ldr	r3, [r3, #28]
 800093c:	4a7c      	ldr	r2, [pc, #496]	; (8000b30 <uart_init+0x228>)
 800093e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000942:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 8000944:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000948:	6a1b      	ldr	r3, [r3, #32]
 800094a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800094e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000952:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 8000954:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000958:	6a1b      	ldr	r3, [r3, #32]
 800095a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800095e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000962:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8000964:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000968:	6a1b      	ldr	r3, [r3, #32]
 800096a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800096e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000972:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8000974:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000978:	6a1b      	ldr	r3, [r3, #32]
 800097a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800097e:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8000982:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 8000984:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800098e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000992:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000994:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000998:	689b      	ldr	r3, [r3, #8]
 800099a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800099e:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80009a2:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 80009a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009a8:	889b      	ldrh	r3, [r3, #4]
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009b0:	f023 030c 	bic.w	r3, r3, #12
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 80009b8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009bc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009c0:	8892      	ldrh	r2, [r2, #4]
 80009c2:	b292      	uxth	r2, r2
 80009c4:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 80009c6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80009d4:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 80009d6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009e0:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80009e4:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 80009e6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009ea:	68db      	ldr	r3, [r3, #12]
 80009ec:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80009f4:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 80009f6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a00:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000a04:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 8000a06:	4b4b      	ldr	r3, [pc, #300]	; (8000b34 <uart_init+0x22c>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a4a      	ldr	r2, [pc, #296]	; (8000b34 <uart_init+0x22c>)
 8000a0c:	f023 0301 	bic.w	r3, r3, #1
 8000a10:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 8000a12:	4b48      	ldr	r3, [pc, #288]	; (8000b34 <uart_init+0x22c>)
 8000a14:	685b      	ldr	r3, [r3, #4]
 8000a16:	4a47      	ldr	r2, [pc, #284]	; (8000b34 <uart_init+0x22c>)
 8000a18:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a1c:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 8000a1e:	4b45      	ldr	r3, [pc, #276]	; (8000b34 <uart_init+0x22c>)
 8000a20:	4a44      	ldr	r2, [pc, #272]	; (8000b34 <uart_init+0x22c>)
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 8000a26:	4b43      	ldr	r3, [pc, #268]	; (8000b34 <uart_init+0x22c>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a42      	ldr	r2, [pc, #264]	; (8000b34 <uart_init+0x22c>)
 8000a2c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000a30:	f023 030c 	bic.w	r3, r3, #12
 8000a34:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 8000a36:	4b3f      	ldr	r3, [pc, #252]	; (8000b34 <uart_init+0x22c>)
 8000a38:	4a3e      	ldr	r2, [pc, #248]	; (8000b34 <uart_init+0x22c>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 8000a3e:	4b3d      	ldr	r3, [pc, #244]	; (8000b34 <uart_init+0x22c>)
 8000a40:	4a3c      	ldr	r2, [pc, #240]	; (8000b34 <uart_init+0x22c>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 8000a46:	4b3b      	ldr	r3, [pc, #236]	; (8000b34 <uart_init+0x22c>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4a3a      	ldr	r2, [pc, #232]	; (8000b34 <uart_init+0x22c>)
 8000a4c:	f043 030c 	orr.w	r3, r3, #12
 8000a50:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 8000a52:	4b38      	ldr	r3, [pc, #224]	; (8000b34 <uart_init+0x22c>)
 8000a54:	689b      	ldr	r3, [r3, #8]
 8000a56:	4a37      	ldr	r2, [pc, #220]	; (8000b34 <uart_init+0x22c>)
 8000a58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000a5c:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8000a5e:	4b35      	ldr	r3, [pc, #212]	; (8000b34 <uart_init+0x22c>)
 8000a60:	4a34      	ldr	r2, [pc, #208]	; (8000b34 <uart_init+0x22c>)
 8000a62:	689b      	ldr	r3, [r3, #8]
 8000a64:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 8000a66:	2300      	movs	r3, #0
 8000a68:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	647b      	str	r3, [r7, #68]	; 0x44
 8000a6e:	2300      	movs	r3, #0
 8000a70:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 8000a72:	f107 0308 	add.w	r3, r7, #8
 8000a76:	4618      	mov	r0, r3
 8000a78:	f7ff fbae 	bl	80001d8 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8000a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a7e:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000a80:	4b2c      	ldr	r3, [pc, #176]	; (8000b34 <uart_init+0x22c>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d010      	beq.n	8000aae <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8000a8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000a8e:	005a      	lsls	r2, r3, #1
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a96:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 8000a98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	687a      	ldr	r2, [r7, #4]
 8000a9e:	fbb3 f2f2 	udiv	r2, r3, r2
 8000aa2:	6879      	ldr	r1, [r7, #4]
 8000aa4:	fb01 f202 	mul.w	r2, r1, r2
 8000aa8:	1a9b      	subs	r3, r3, r2
 8000aaa:	64bb      	str	r3, [r7, #72]	; 0x48
 8000aac:	e00d      	b.n	8000aca <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8000aae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ab6:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 8000ab8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000aba:	687a      	ldr	r2, [r7, #4]
 8000abc:	fbb3 f2f2 	udiv	r2, r3, r2
 8000ac0:	6879      	ldr	r1, [r7, #4]
 8000ac2:	fb01 f202 	mul.w	r2, r1, r2
 8000ac6:	1a9b      	subs	r3, r3, r2
 8000ac8:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	085b      	lsrs	r3, r3, #1
 8000ace:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	d302      	bcc.n	8000ada <uart_init+0x1d2>
        divider++;
 8000ad4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ad6:	3301      	adds	r3, #1
 8000ad8:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000ada:	4b16      	ldr	r3, [pc, #88]	; (8000b34 <uart_init+0x22c>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d00b      	beq.n	8000afe <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8000ae6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ae8:	085b      	lsrs	r3, r3, #1
 8000aea:	f003 0307 	and.w	r3, r3, #7
 8000aee:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8000af0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000af2:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8000af6:	4013      	ands	r3, r2
 8000af8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000afa:	4313      	orrs	r3, r2
 8000afc:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 8000afe:	4b0d      	ldr	r3, [pc, #52]	; (8000b34 <uart_init+0x22c>)
 8000b00:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000b02:	b292      	uxth	r2, r2
 8000b04:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 8000b06:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <uart_init+0x22c>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a0a      	ldr	r2, [pc, #40]	; (8000b34 <uart_init+0x22c>)
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8000b12:	2201      	movs	r2, #1
 8000b14:	4908      	ldr	r1, [pc, #32]	; (8000b38 <uart_init+0x230>)
 8000b16:	4807      	ldr	r0, [pc, #28]	; (8000b34 <uart_init+0x22c>)
 8000b18:	f7ff fdb6 	bl	8000688 <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8000b1c:	2026      	movs	r0, #38	; 0x26
 8000b1e:	f7ff fe5f 	bl	80007e0 <NVIC_EnableIRQ>
}
 8000b22:	bf00      	nop
 8000b24:	3750      	adds	r7, #80	; 0x50
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	2000002c 	.word	0x2000002c
 8000b30:	40021000 	.word	0x40021000
 8000b34:	40004400 	.word	0x40004400
 8000b38:	00050105 	.word	0x00050105

08000b3c <lcd_transmit_byte>:

/*****************************/
/*** LCD Control Functions ***/
/*****************************/
void lcd_transmit_byte(uint8_t data) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	71fb      	strb	r3, [r7, #7]
    GPIOB->ODR &= ~(0x0001 << 6); // CS = 0 - Start Transmission
 8000b46:	4b14      	ldr	r3, [pc, #80]	; (8000b98 <lcd_transmit_byte+0x5c>)
 8000b48:	8a9b      	ldrh	r3, [r3, #20]
 8000b4a:	b29b      	uxth	r3, r3
 8000b4c:	4a12      	ldr	r2, [pc, #72]	; (8000b98 <lcd_transmit_byte+0x5c>)
 8000b4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	8293      	strh	r3, [r2, #20]
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8000b56:	bf00      	nop
 8000b58:	2102      	movs	r1, #2
 8000b5a:	4810      	ldr	r0, [pc, #64]	; (8000b9c <lcd_transmit_byte+0x60>)
 8000b5c:	f7ff fd66 	bl	800062c <SPI_I2S_GetFlagStatus>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d1f8      	bne.n	8000b58 <lcd_transmit_byte+0x1c>
    SPI_SendData8(SPI2, data);
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	4619      	mov	r1, r3
 8000b6a:	480c      	ldr	r0, [pc, #48]	; (8000b9c <lcd_transmit_byte+0x60>)
 8000b6c:	f7ff fd48 	bl	8000600 <SPI_SendData8>
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8000b70:	bf00      	nop
 8000b72:	2102      	movs	r1, #2
 8000b74:	4809      	ldr	r0, [pc, #36]	; (8000b9c <lcd_transmit_byte+0x60>)
 8000b76:	f7ff fd59 	bl	800062c <SPI_I2S_GetFlagStatus>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d1f8      	bne.n	8000b72 <lcd_transmit_byte+0x36>
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - End Transmission
 8000b80:	4b05      	ldr	r3, [pc, #20]	; (8000b98 <lcd_transmit_byte+0x5c>)
 8000b82:	8a9b      	ldrh	r3, [r3, #20]
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	4a04      	ldr	r2, [pc, #16]	; (8000b98 <lcd_transmit_byte+0x5c>)
 8000b88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b8c:	b29b      	uxth	r3, r3
 8000b8e:	8293      	strh	r3, [r2, #20]
}
 8000b90:	bf00      	nop
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	48000400 	.word	0x48000400
 8000b9c:	40003800 	.word	0x40003800

08000ba0 <lcd_push_buffer>:

void lcd_push_buffer(uint8_t* buffer)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
    int i = 0;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60fb      	str	r3, [r7, #12]

    //page 0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000bac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bb0:	8a9b      	ldrh	r3, [r3, #20]
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000bb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f7ff ffbb 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000bc6:	2010      	movs	r0, #16
 8000bc8:	f7ff ffb8 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0xB0);      // set page address  0
 8000bcc:	20b0      	movs	r0, #176	; 0xb0
 8000bce:	f7ff ffb5 	bl	8000b3c <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000bd2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bd6:	8a9b      	ldrh	r3, [r3, #20]
 8000bd8:	b29b      	uxth	r3, r3
 8000bda:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000bde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	8293      	strh	r3, [r2, #20]
    for(i=0; i<128; i++) {
 8000be6:	2300      	movs	r3, #0
 8000be8:	60fb      	str	r3, [r7, #12]
 8000bea:	e009      	b.n	8000c00 <lcd_push_buffer+0x60>
       lcd_transmit_byte(buffer[i]);
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff ffa1 	bl	8000b3c <lcd_transmit_byte>
    for(i=0; i<128; i++) {
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	2b7f      	cmp	r3, #127	; 0x7f
 8000c04:	ddf2      	ble.n	8000bec <lcd_push_buffer+0x4c>
    }

    // page 1
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000c06:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c0a:	8a9b      	ldrh	r3, [r3, #20]
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c12:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	f7ff ff8e 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000c20:	2010      	movs	r0, #16
 8000c22:	f7ff ff8b 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0xB1);      // set page address  1
 8000c26:	20b1      	movs	r0, #177	; 0xb1
 8000c28:	f7ff ff88 	bl	8000b3c <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000c2c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c30:	8a9b      	ldrh	r3, [r3, #20]
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c3c:	b29b      	uxth	r3, r3
 8000c3e:	8293      	strh	r3, [r2, #20]
    for( i = 128 ; i < 256 ; i++ ) {
 8000c40:	2380      	movs	r3, #128	; 0x80
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	e009      	b.n	8000c5a <lcd_push_buffer+0xba>
       lcd_transmit_byte(buffer[i]);
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	687a      	ldr	r2, [r7, #4]
 8000c4a:	4413      	add	r3, r2
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff ff74 	bl	8000b3c <lcd_transmit_byte>
    for( i = 128 ; i < 256 ; i++ ) {
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	3301      	adds	r3, #1
 8000c58:	60fb      	str	r3, [r7, #12]
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	2bff      	cmp	r3, #255	; 0xff
 8000c5e:	ddf2      	ble.n	8000c46 <lcd_push_buffer+0xa6>
    }

    //page 2
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000c60:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c64:	8a9b      	ldrh	r3, [r3, #20]
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c70:	b29b      	uxth	r3, r3
 8000c72:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000c74:	2000      	movs	r0, #0
 8000c76:	f7ff ff61 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000c7a:	2010      	movs	r0, #16
 8000c7c:	f7ff ff5e 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0xB2);      // set page address  2
 8000c80:	20b2      	movs	r0, #178	; 0xb2
 8000c82:	f7ff ff5b 	bl	8000b3c <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000c86:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c8a:	8a9b      	ldrh	r3, [r3, #20]
 8000c8c:	b29b      	uxth	r3, r3
 8000c8e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	8293      	strh	r3, [r2, #20]
    for(i=256; i<384; i++) {
 8000c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	e009      	b.n	8000cb6 <lcd_push_buffer+0x116>
       lcd_transmit_byte(buffer[i]);
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	687a      	ldr	r2, [r7, #4]
 8000ca6:	4413      	add	r3, r2
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff ff46 	bl	8000b3c <lcd_transmit_byte>
    for(i=256; i<384; i++) {
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	60fb      	str	r3, [r7, #12]
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8000cbc:	dbf1      	blt.n	8000ca2 <lcd_push_buffer+0x102>
    }

    //page 3
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000cbe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cc2:	8a9b      	ldrh	r3, [r3, #20]
 8000cc4:	b29b      	uxth	r3, r3
 8000cc6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000cd2:	2000      	movs	r0, #0
 8000cd4:	f7ff ff32 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000cd8:	2010      	movs	r0, #16
 8000cda:	f7ff ff2f 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0xB3);      // set page address  3
 8000cde:	20b3      	movs	r0, #179	; 0xb3
 8000ce0:	f7ff ff2c 	bl	8000b3c <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000ce4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ce8:	8a9b      	ldrh	r3, [r3, #20]
 8000cea:	b29b      	uxth	r3, r3
 8000cec:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	8293      	strh	r3, [r2, #20]
    for(i=384; i<512; i++) {
 8000cf8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	e009      	b.n	8000d14 <lcd_push_buffer+0x174>
       lcd_transmit_byte(buffer[i]);
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff ff17 	bl	8000b3c <lcd_transmit_byte>
    for(i=384; i<512; i++) {
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	3301      	adds	r3, #1
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d1a:	dbf1      	blt.n	8000d00 <lcd_push_buffer+0x160>
    }
}
 8000d1c:	bf00      	nop
 8000d1e:	bf00      	nop
 8000d20:	3710      	adds	r7, #16
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
	...

08000d28 <lcd_reset>:

void lcd_reset()
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Reset Command/Data
 8000d2e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d32:	8a9b      	ldrh	r3, [r3, #20]
 8000d34:	b29b      	uxth	r3, r3
 8000d36:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	8293      	strh	r3, [r2, #20]
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - Reset C/S
 8000d42:	4b2f      	ldr	r3, [pc, #188]	; (8000e00 <lcd_reset+0xd8>)
 8000d44:	8a9b      	ldrh	r3, [r3, #20]
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	4a2d      	ldr	r2, [pc, #180]	; (8000e00 <lcd_reset+0xd8>)
 8000d4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d4e:	b29b      	uxth	r3, r3
 8000d50:	8293      	strh	r3, [r2, #20]

    GPIOB->ODR &= ~(0x0001 << 14); // RESET = 0 - Reset Display
 8000d52:	4b2b      	ldr	r3, [pc, #172]	; (8000e00 <lcd_reset+0xd8>)
 8000d54:	8a9b      	ldrh	r3, [r3, #20]
 8000d56:	b29b      	uxth	r3, r3
 8000d58:	4a29      	ldr	r2, [pc, #164]	; (8000e00 <lcd_reset+0xd8>)
 8000d5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 4680 ; i++) { asm("nop"); }; // Wait
 8000d62:	2300      	movs	r3, #0
 8000d64:	607b      	str	r3, [r7, #4]
 8000d66:	e003      	b.n	8000d70 <lcd_reset+0x48>
 8000d68:	bf00      	nop
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	f241 2247 	movw	r2, #4679	; 0x1247
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d9f6      	bls.n	8000d68 <lcd_reset+0x40>
    GPIOB->ODR |=  (0x0001 << 14); // RESET = 1 - Stop Reset
 8000d7a:	4b21      	ldr	r3, [pc, #132]	; (8000e00 <lcd_reset+0xd8>)
 8000d7c:	8a9b      	ldrh	r3, [r3, #20]
 8000d7e:	b29b      	uxth	r3, r3
 8000d80:	4a1f      	ldr	r2, [pc, #124]	; (8000e00 <lcd_reset+0xd8>)
 8000d82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d86:	b29b      	uxth	r3, r3
 8000d88:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 390000 ; i++) { asm("nop"); }; // Wait
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	603b      	str	r3, [r7, #0]
 8000d8e:	e003      	b.n	8000d98 <lcd_reset+0x70>
 8000d90:	bf00      	nop
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	3301      	adds	r3, #1
 8000d96:	603b      	str	r3, [r7, #0]
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	4a1a      	ldr	r2, [pc, #104]	; (8000e04 <lcd_reset+0xdc>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d9f7      	bls.n	8000d90 <lcd_reset+0x68>

    // Configure Display
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000da0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000da4:	8a9b      	ldrh	r3, [r3, #20]
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000dac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	8293      	strh	r3, [r2, #20]

    lcd_transmit_byte(0xAE);  // Turn off display
 8000db4:	20ae      	movs	r0, #174	; 0xae
 8000db6:	f7ff fec1 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0xA2);  // Set bias voltage to 1/9
 8000dba:	20a2      	movs	r0, #162	; 0xa2
 8000dbc:	f7ff febe 	bl	8000b3c <lcd_transmit_byte>

    lcd_transmit_byte(0xA0);  // Set display RAM address normal
 8000dc0:	20a0      	movs	r0, #160	; 0xa0
 8000dc2:	f7ff febb 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0xC8);  // Set update direction
 8000dc6:	20c8      	movs	r0, #200	; 0xc8
 8000dc8:	f7ff feb8 	bl	8000b3c <lcd_transmit_byte>

    lcd_transmit_byte(0x22);  // Set internal resistor ratio
 8000dcc:	2022      	movs	r0, #34	; 0x22
 8000dce:	f7ff feb5 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x2F);  // Set operating mode
 8000dd2:	202f      	movs	r0, #47	; 0x2f
 8000dd4:	f7ff feb2 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x40);  // Set start line address
 8000dd8:	2040      	movs	r0, #64	; 0x40
 8000dda:	f7ff feaf 	bl	8000b3c <lcd_transmit_byte>

    lcd_transmit_byte(0xAF);  // Turn on display
 8000dde:	20af      	movs	r0, #175	; 0xaf
 8000de0:	f7ff feac 	bl	8000b3c <lcd_transmit_byte>

    lcd_transmit_byte(0x81);  // Set output voltage
 8000de4:	2081      	movs	r0, #129	; 0x81
 8000de6:	f7ff fea9 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x17);  // Set contrast
 8000dea:	2017      	movs	r0, #23
 8000dec:	f7ff fea6 	bl	8000b3c <lcd_transmit_byte>

    lcd_transmit_byte(0xA6);  // Set normal mode
 8000df0:	20a6      	movs	r0, #166	; 0xa6
 8000df2:	f7ff fea3 	bl	8000b3c <lcd_transmit_byte>
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	48000400 	.word	0x48000400
 8000e04:	0005f36f 	.word	0x0005f36f

08000e08 <lcd_init>:

void lcd_init() {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
    // Enable Clocks
    RCC->AHBENR  |= 0x00020000 | 0x00040000;    // Enable Clock for GPIO Banks A and B
 8000e0c:	4b9d      	ldr	r3, [pc, #628]	; (8001084 <lcd_init+0x27c>)
 8000e0e:	695b      	ldr	r3, [r3, #20]
 8000e10:	4a9c      	ldr	r2, [pc, #624]	; (8001084 <lcd_init+0x27c>)
 8000e12:	f443 23c0 	orr.w	r3, r3, #393216	; 0x60000
 8000e16:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= 0x00004000;                 // Enable Clock for SPI2
 8000e18:	4b9a      	ldr	r3, [pc, #616]	; (8001084 <lcd_init+0x27c>)
 8000e1a:	69db      	ldr	r3, [r3, #28]
 8000e1c:	4a99      	ldr	r2, [pc, #612]	; (8001084 <lcd_init+0x27c>)
 8000e1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e22:	61d3      	str	r3, [r2, #28]

    // Connect pins to SPI2
    GPIOB->AFR[13 >> 0x03] &= ~(0x0000000F << ((13 & 0x00000007) * 4)); // Clear alternate function for PB13
 8000e24:	4b98      	ldr	r3, [pc, #608]	; (8001088 <lcd_init+0x280>)
 8000e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e28:	4a97      	ldr	r2, [pc, #604]	; (8001088 <lcd_init+0x280>)
 8000e2a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000e2e:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[13 >> 0x03] |=  (0x00000005 << ((13 & 0x00000007) * 4)); // Set alternate 5 function for PB13 - SCLK
 8000e30:	4b95      	ldr	r3, [pc, #596]	; (8001088 <lcd_init+0x280>)
 8000e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e34:	4a94      	ldr	r2, [pc, #592]	; (8001088 <lcd_init+0x280>)
 8000e36:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8000e3a:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] &= ~(0x0000000F << ((15 & 0x00000007) * 4)); // Clear alternate function for PB15
 8000e3c:	4b92      	ldr	r3, [pc, #584]	; (8001088 <lcd_init+0x280>)
 8000e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e40:	4a91      	ldr	r2, [pc, #580]	; (8001088 <lcd_init+0x280>)
 8000e42:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000e46:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] |=  (0x00000005 << ((15 & 0x00000007) * 4)); // Set alternate 5 function for PB15 - MOSI
 8000e48:	4b8f      	ldr	r3, [pc, #572]	; (8001088 <lcd_init+0x280>)
 8000e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e4c:	4a8e      	ldr	r2, [pc, #568]	; (8001088 <lcd_init+0x280>)
 8000e4e:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 8000e52:	6253      	str	r3, [r2, #36]	; 0x24

    // Configure pins PB13 and PB15 for 10 MHz alternate function
    GPIOB->OSPEEDR &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear speed register
 8000e54:	4b8c      	ldr	r3, [pc, #560]	; (8001088 <lcd_init+0x280>)
 8000e56:	689b      	ldr	r3, [r3, #8]
 8000e58:	4a8b      	ldr	r2, [pc, #556]	; (8001088 <lcd_init+0x280>)
 8000e5a:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8000e5e:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (13 * 2) | 0x00000001 << (15 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000e60:	4b89      	ldr	r3, [pc, #548]	; (8001088 <lcd_init+0x280>)
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	4a88      	ldr	r2, [pc, #544]	; (8001088 <lcd_init+0x280>)
 8000e66:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 8000e6a:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (13)     | 0x0001     << (15));        // Clear output type register
 8000e6c:	4b86      	ldr	r3, [pc, #536]	; (8001088 <lcd_init+0x280>)
 8000e6e:	889b      	ldrh	r3, [r3, #4]
 8000e70:	b29a      	uxth	r2, r3
 8000e72:	4985      	ldr	r1, [pc, #532]	; (8001088 <lcd_init+0x280>)
 8000e74:	f645 73ff 	movw	r3, #24575	; 0x5fff
 8000e78:	4013      	ands	r3, r2
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	808b      	strh	r3, [r1, #4]
    GPIOB->OTYPER  |=  (0x0000     << (13)     | 0x0000     << (15));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000e7e:	4a82      	ldr	r2, [pc, #520]	; (8001088 <lcd_init+0x280>)
 8000e80:	4b81      	ldr	r3, [pc, #516]	; (8001088 <lcd_init+0x280>)
 8000e82:	8892      	ldrh	r2, [r2, #4]
 8000e84:	b292      	uxth	r2, r2
 8000e86:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear mode register
 8000e88:	4b7f      	ldr	r3, [pc, #508]	; (8001088 <lcd_init+0x280>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a7e      	ldr	r2, [pc, #504]	; (8001088 <lcd_init+0x280>)
 8000e8e:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8000e92:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000002 << (13 * 2) | 0x00000002 << (15 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000e94:	4b7c      	ldr	r3, [pc, #496]	; (8001088 <lcd_init+0x280>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a7b      	ldr	r2, [pc, #492]	; (8001088 <lcd_init+0x280>)
 8000e9a:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 8000e9e:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear push/pull register
 8000ea0:	4b79      	ldr	r3, [pc, #484]	; (8001088 <lcd_init+0x280>)
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	4a78      	ldr	r2, [pc, #480]	; (8001088 <lcd_init+0x280>)
 8000ea6:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8000eaa:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (13 * 2) | 0x00000000 << (15 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000eac:	4b76      	ldr	r3, [pc, #472]	; (8001088 <lcd_init+0x280>)
 8000eae:	4a76      	ldr	r2, [pc, #472]	; (8001088 <lcd_init+0x280>)
 8000eb0:	68db      	ldr	r3, [r3, #12]
 8000eb2:	60d3      	str	r3, [r2, #12]

    // Initialize REEST, nCS, and A0
    // Configure pins PB6 and PB14 for 10 MHz output
    GPIOB->OSPEEDR &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear speed register
 8000eb4:	4b74      	ldr	r3, [pc, #464]	; (8001088 <lcd_init+0x280>)
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	4a73      	ldr	r2, [pc, #460]	; (8001088 <lcd_init+0x280>)
 8000eba:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8000ebe:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000ec0:	4b71      	ldr	r3, [pc, #452]	; (8001088 <lcd_init+0x280>)
 8000ec2:	689b      	ldr	r3, [r3, #8]
 8000ec4:	4a70      	ldr	r2, [pc, #448]	; (8001088 <lcd_init+0x280>)
 8000ec6:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 8000eca:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (6)     | 0x0001     << (14));        // Clear output type register
 8000ecc:	4b6e      	ldr	r3, [pc, #440]	; (8001088 <lcd_init+0x280>)
 8000ece:	889b      	ldrh	r3, [r3, #4]
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	4a6d      	ldr	r2, [pc, #436]	; (8001088 <lcd_init+0x280>)
 8000ed4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000ed8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	8093      	strh	r3, [r2, #4]
    GPIOB->OTYPER  |=  (0x0000     << (6)     | 0x0000     << (14));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000ee0:	4a69      	ldr	r2, [pc, #420]	; (8001088 <lcd_init+0x280>)
 8000ee2:	4b69      	ldr	r3, [pc, #420]	; (8001088 <lcd_init+0x280>)
 8000ee4:	8892      	ldrh	r2, [r2, #4]
 8000ee6:	b292      	uxth	r2, r2
 8000ee8:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear mode register
 8000eea:	4b67      	ldr	r3, [pc, #412]	; (8001088 <lcd_init+0x280>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a66      	ldr	r2, [pc, #408]	; (8001088 <lcd_init+0x280>)
 8000ef0:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8000ef4:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000ef6:	4b64      	ldr	r3, [pc, #400]	; (8001088 <lcd_init+0x280>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a63      	ldr	r2, [pc, #396]	; (8001088 <lcd_init+0x280>)
 8000efc:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 8000f00:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear push/pull register
 8000f02:	4b61      	ldr	r3, [pc, #388]	; (8001088 <lcd_init+0x280>)
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	4a60      	ldr	r2, [pc, #384]	; (8001088 <lcd_init+0x280>)
 8000f08:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8000f0c:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (6 * 2) | 0x00000000 << (14 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000f0e:	4b5e      	ldr	r3, [pc, #376]	; (8001088 <lcd_init+0x280>)
 8000f10:	4a5d      	ldr	r2, [pc, #372]	; (8001088 <lcd_init+0x280>)
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	60d3      	str	r3, [r2, #12]
    // Configure pin PA8 for 10 MHz output
    GPIOA->OSPEEDR &= ~0x00000003 << (8 * 2);    // Clear speed register
 8000f16:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f20:	0c9b      	lsrs	r3, r3, #18
 8000f22:	049b      	lsls	r3, r3, #18
 8000f24:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  0x00000001 << (8 * 2);    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000f26:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f2a:	689b      	ldr	r3, [r3, #8]
 8000f2c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f34:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~0x0001     << (8);        // Clear output type register
 8000f36:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f3a:	889b      	ldrh	r3, [r3, #4]
 8000f3c:	b29b      	uxth	r3, r3
 8000f3e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f42:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8000f46:	f023 0301 	bic.w	r3, r3, #1
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  0x0000     << (8);        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000f4e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f52:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f56:	8892      	ldrh	r2, [r2, #4]
 8000f58:	b292      	uxth	r2, r2
 8000f5a:	809a      	strh	r2, [r3, #4]


    GPIOA->MODER   &= ~0x00000003 << (8 * 2);    // Clear mode register
 8000f5c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f66:	0c9b      	lsrs	r3, r3, #18
 8000f68:	049b      	lsls	r3, r3, #18
 8000f6a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  0x00000001 << (8 * 2);    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000f6c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f7a:	6013      	str	r3, [r2, #0]

    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // This is needed for UART to work. It makes no sense.
 8000f7c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000f8a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));
 8000f8c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f96:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000f9a:	6013      	str	r3, [r2, #0]

    GPIOA->PUPDR   &= ~0x00000003 << (8 * 2);    // Clear push/pull register
 8000f9c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000fa6:	0c9b      	lsrs	r3, r3, #18
 8000fa8:	049b      	lsls	r3, r3, #18
 8000faa:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  0x00000000 << (8 * 2);    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000fac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000fb0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000fb4:	68db      	ldr	r3, [r3, #12]
 8000fb6:	60d3      	str	r3, [r2, #12]

    GPIOB->ODR |=  (0x0001 << 6); // CS = 1
 8000fb8:	4b33      	ldr	r3, [pc, #204]	; (8001088 <lcd_init+0x280>)
 8000fba:	8a9b      	ldrh	r3, [r3, #20]
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	4a32      	ldr	r2, [pc, #200]	; (8001088 <lcd_init+0x280>)
 8000fc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	8293      	strh	r3, [r2, #20]

    // Configure SPI2
    SPI2->CR1 &= 0x3040; // Clear CR1 Register
 8000fc8:	4b30      	ldr	r3, [pc, #192]	; (800108c <lcd_init+0x284>)
 8000fca:	881b      	ldrh	r3, [r3, #0]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	4a2f      	ldr	r2, [pc, #188]	; (800108c <lcd_init+0x284>)
 8000fd0:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Configure direction (0x0000 - 2 Lines Full Duplex, 0x0400 - 2 Lines RX Only, 0x8000 - 1 Line RX, 0xC000 - 1 Line TX)
 8000fd8:	4a2c      	ldr	r2, [pc, #176]	; (800108c <lcd_init+0x284>)
 8000fda:	4b2c      	ldr	r3, [pc, #176]	; (800108c <lcd_init+0x284>)
 8000fdc:	8812      	ldrh	r2, [r2, #0]
 8000fde:	b292      	uxth	r2, r2
 8000fe0:	801a      	strh	r2, [r3, #0]
    SPI2->CR1 |= 0x0104; // Configure mode (0x0000 - Slave, 0x0104 - Master)
 8000fe2:	4b2a      	ldr	r3, [pc, #168]	; (800108c <lcd_init+0x284>)
 8000fe4:	881b      	ldrh	r3, [r3, #0]
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	4a28      	ldr	r2, [pc, #160]	; (800108c <lcd_init+0x284>)
 8000fea:	f443 7382 	orr.w	r3, r3, #260	; 0x104
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0002; // Configure clock polarity (0x0000 - Low, 0x0002 - High)
 8000ff2:	4b26      	ldr	r3, [pc, #152]	; (800108c <lcd_init+0x284>)
 8000ff4:	881b      	ldrh	r3, [r3, #0]
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	4a24      	ldr	r2, [pc, #144]	; (800108c <lcd_init+0x284>)
 8000ffa:	f043 0302 	orr.w	r3, r3, #2
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0001; // Configure clock phase (0x0000 - 1 Edge, 0x0001 - 2 Edge)
 8001002:	4b22      	ldr	r3, [pc, #136]	; (800108c <lcd_init+0x284>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	b29b      	uxth	r3, r3
 8001008:	4a20      	ldr	r2, [pc, #128]	; (800108c <lcd_init+0x284>)
 800100a:	f043 0301 	orr.w	r3, r3, #1
 800100e:	b29b      	uxth	r3, r3
 8001010:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0200; // Configure chip select (0x0000 - Hardware based, 0x0200 - Software based)
 8001012:	4b1e      	ldr	r3, [pc, #120]	; (800108c <lcd_init+0x284>)
 8001014:	881b      	ldrh	r3, [r3, #0]
 8001016:	b29b      	uxth	r3, r3
 8001018:	4a1c      	ldr	r2, [pc, #112]	; (800108c <lcd_init+0x284>)
 800101a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800101e:	b29b      	uxth	r3, r3
 8001020:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0008; // Set Baud Rate Prescaler (0x0000 - 2, 0x0008 - 4, 0x0018 - 8, 0x0020 - 16, 0x0028 - 32, 0x0028 - 64, 0x0030 - 128, 0x0038 - 128)
 8001022:	4b1a      	ldr	r3, [pc, #104]	; (800108c <lcd_init+0x284>)
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	b29b      	uxth	r3, r3
 8001028:	4a18      	ldr	r2, [pc, #96]	; (800108c <lcd_init+0x284>)
 800102a:	f043 0308 	orr.w	r3, r3, #8
 800102e:	b29b      	uxth	r3, r3
 8001030:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Set Bit Order (0x0000 - MSB First, 0x0080 - LSB First)
 8001032:	4a16      	ldr	r2, [pc, #88]	; (800108c <lcd_init+0x284>)
 8001034:	4b15      	ldr	r3, [pc, #84]	; (800108c <lcd_init+0x284>)
 8001036:	8812      	ldrh	r2, [r2, #0]
 8001038:	b292      	uxth	r2, r2
 800103a:	801a      	strh	r2, [r3, #0]
    SPI2->CR2 &= ~0x0F00; // Clear CR2 Register
 800103c:	4b13      	ldr	r3, [pc, #76]	; (800108c <lcd_init+0x284>)
 800103e:	889b      	ldrh	r3, [r3, #4]
 8001040:	b29b      	uxth	r3, r3
 8001042:	4a12      	ldr	r2, [pc, #72]	; (800108c <lcd_init+0x284>)
 8001044:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001048:	b29b      	uxth	r3, r3
 800104a:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x0700; // Set Number of Bits (0x0300 - 4, 0x0400 - 5, 0x0500 - 6, ...);
 800104c:	4b0f      	ldr	r3, [pc, #60]	; (800108c <lcd_init+0x284>)
 800104e:	889b      	ldrh	r3, [r3, #4]
 8001050:	b29b      	uxth	r3, r3
 8001052:	4a0e      	ldr	r2, [pc, #56]	; (800108c <lcd_init+0x284>)
 8001054:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001058:	b29b      	uxth	r3, r3
 800105a:	8093      	strh	r3, [r2, #4]
    SPI2->I2SCFGR &= ~0x0800; // Disable I2S
 800105c:	4b0b      	ldr	r3, [pc, #44]	; (800108c <lcd_init+0x284>)
 800105e:	8b9b      	ldrh	r3, [r3, #28]
 8001060:	b29b      	uxth	r3, r3
 8001062:	4a0a      	ldr	r2, [pc, #40]	; (800108c <lcd_init+0x284>)
 8001064:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001068:	b29b      	uxth	r3, r3
 800106a:	8393      	strh	r3, [r2, #28]
    SPI2->CRCPR = 7; // Set CRC polynomial order
 800106c:	4b07      	ldr	r3, [pc, #28]	; (800108c <lcd_init+0x284>)
 800106e:	2207      	movs	r2, #7
 8001070:	821a      	strh	r2, [r3, #16]
    SPI2->CR2 &= ~0x1000;
 8001072:	4b06      	ldr	r3, [pc, #24]	; (800108c <lcd_init+0x284>)
 8001074:	889b      	ldrh	r3, [r3, #4]
 8001076:	b29b      	uxth	r3, r3
 8001078:	4a04      	ldr	r2, [pc, #16]	; (800108c <lcd_init+0x284>)
 800107a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800107e:	b29b      	uxth	r3, r3
 8001080:	e006      	b.n	8001090 <lcd_init+0x288>
 8001082:	bf00      	nop
 8001084:	40021000 	.word	0x40021000
 8001088:	48000400 	.word	0x48000400
 800108c:	40003800 	.word	0x40003800
 8001090:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x1000; // Configure RXFIFO return at (0x0000 - Half-full (16 bits), 0x1000 - Quarter-full (8 bits))
 8001092:	4b0a      	ldr	r3, [pc, #40]	; (80010bc <lcd_init+0x2b4>)
 8001094:	889b      	ldrh	r3, [r3, #4]
 8001096:	b29b      	uxth	r3, r3
 8001098:	4a08      	ldr	r2, [pc, #32]	; (80010bc <lcd_init+0x2b4>)
 800109a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800109e:	b29b      	uxth	r3, r3
 80010a0:	8093      	strh	r3, [r2, #4]
    SPI2->CR1 |= 0x0040; // Enable SPI2
 80010a2:	4b06      	ldr	r3, [pc, #24]	; (80010bc <lcd_init+0x2b4>)
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	4a04      	ldr	r2, [pc, #16]	; (80010bc <lcd_init+0x2b4>)
 80010aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	8013      	strh	r3, [r2, #0]

    lcd_reset();
 80010b2:	f7ff fe39 	bl	8000d28 <lcd_reset>
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40003800 	.word	0x40003800

080010c0 <led_init>:
#include "hal.h"


void led_init() {
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
	// Enable clock for used ports
	RCC->AHBENR |= RCC_AHBPeriph_GPIOA;
 80010c4:	4b48      	ldr	r3, [pc, #288]	; (80011e8 <led_init+0x128>)
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	4a47      	ldr	r2, [pc, #284]	; (80011e8 <led_init+0x128>)
 80010ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010ce:	6153      	str	r3, [r2, #20]
	RCC->AHBENR |= RCC_AHBPeriph_GPIOB;
 80010d0:	4b45      	ldr	r3, [pc, #276]	; (80011e8 <led_init+0x128>)
 80010d2:	695b      	ldr	r3, [r3, #20]
 80010d4:	4a44      	ldr	r2, [pc, #272]	; (80011e8 <led_init+0x128>)
 80010d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010da:	6153      	str	r3, [r2, #20]
	RCC->AHBENR |= RCC_AHBPeriph_GPIOC;
 80010dc:	4b42      	ldr	r3, [pc, #264]	; (80011e8 <led_init+0x128>)
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	4a41      	ldr	r2, [pc, #260]	; (80011e8 <led_init+0x128>)
 80010e2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80010e6:	6153      	str	r3, [r2, #20]


	// Reset and set PB4 speed register (red)
	GPIOB->OSPEEDR &= ~(0x00000003 << (4 * 2));
 80010e8:	4b40      	ldr	r3, [pc, #256]	; (80011ec <led_init+0x12c>)
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	4a3f      	ldr	r2, [pc, #252]	; (80011ec <led_init+0x12c>)
 80010ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80010f2:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (0x00000002 << (4 * 2));
 80010f4:	4b3d      	ldr	r3, [pc, #244]	; (80011ec <led_init+0x12c>)
 80010f6:	689b      	ldr	r3, [r3, #8]
 80010f8:	4a3c      	ldr	r2, [pc, #240]	; (80011ec <led_init+0x12c>)
 80010fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010fe:	6093      	str	r3, [r2, #8]

	// Reset and set PB4 type register (red)
	GPIOB->OTYPER &= ~(0x0001 << (4));
 8001100:	4b3a      	ldr	r3, [pc, #232]	; (80011ec <led_init+0x12c>)
 8001102:	889b      	ldrh	r3, [r3, #4]
 8001104:	b29b      	uxth	r3, r3
 8001106:	4a39      	ldr	r2, [pc, #228]	; (80011ec <led_init+0x12c>)
 8001108:	f023 0310 	bic.w	r3, r3, #16
 800110c:	b29b      	uxth	r3, r3
 800110e:	8093      	strh	r3, [r2, #4]
	GPIOB->OTYPER |= (0x0000 << (4));
 8001110:	4a36      	ldr	r2, [pc, #216]	; (80011ec <led_init+0x12c>)
 8001112:	4b36      	ldr	r3, [pc, #216]	; (80011ec <led_init+0x12c>)
 8001114:	8892      	ldrh	r2, [r2, #4]
 8001116:	b292      	uxth	r2, r2
 8001118:	809a      	strh	r2, [r3, #4]

	// Reset and set PB4 mode register (red)
	GPIOB->MODER &= ~(0x00000003 << (4 * 2));
 800111a:	4b34      	ldr	r3, [pc, #208]	; (80011ec <led_init+0x12c>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a33      	ldr	r2, [pc, #204]	; (80011ec <led_init+0x12c>)
 8001120:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001124:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0x00000001 << (4 * 2));
 8001126:	4b31      	ldr	r3, [pc, #196]	; (80011ec <led_init+0x12c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a30      	ldr	r2, [pc, #192]	; (80011ec <led_init+0x12c>)
 800112c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001130:	6013      	str	r3, [r2, #0]


	// Reset and set PC7 speed register (green)
	GPIOC->OSPEEDR &= ~(0x00000003 << (7 * 2));
 8001132:	4b2f      	ldr	r3, [pc, #188]	; (80011f0 <led_init+0x130>)
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	4a2e      	ldr	r2, [pc, #184]	; (80011f0 <led_init+0x130>)
 8001138:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800113c:	6093      	str	r3, [r2, #8]
	GPIOC->OSPEEDR |= (0x00000002 << (7 * 2));
 800113e:	4b2c      	ldr	r3, [pc, #176]	; (80011f0 <led_init+0x130>)
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	4a2b      	ldr	r2, [pc, #172]	; (80011f0 <led_init+0x130>)
 8001144:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001148:	6093      	str	r3, [r2, #8]

	// Reset and set PC7 type register (green)
	GPIOC->OTYPER &= ~(0x0001 << (7));
 800114a:	4b29      	ldr	r3, [pc, #164]	; (80011f0 <led_init+0x130>)
 800114c:	889b      	ldrh	r3, [r3, #4]
 800114e:	b29b      	uxth	r3, r3
 8001150:	4a27      	ldr	r2, [pc, #156]	; (80011f0 <led_init+0x130>)
 8001152:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001156:	b29b      	uxth	r3, r3
 8001158:	8093      	strh	r3, [r2, #4]
	GPIOC->OTYPER |= (0x0000 << (7));
 800115a:	4a25      	ldr	r2, [pc, #148]	; (80011f0 <led_init+0x130>)
 800115c:	4b24      	ldr	r3, [pc, #144]	; (80011f0 <led_init+0x130>)
 800115e:	8892      	ldrh	r2, [r2, #4]
 8001160:	b292      	uxth	r2, r2
 8001162:	809a      	strh	r2, [r3, #4]

	// Reset and set PC7 mode register (green)
	GPIOC->MODER &= ~(0x00000003 << (7 * 2));
 8001164:	4b22      	ldr	r3, [pc, #136]	; (80011f0 <led_init+0x130>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a21      	ldr	r2, [pc, #132]	; (80011f0 <led_init+0x130>)
 800116a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800116e:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (0x00000001 << (7 * 2));
 8001170:	4b1f      	ldr	r3, [pc, #124]	; (80011f0 <led_init+0x130>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a1e      	ldr	r2, [pc, #120]	; (80011f0 <led_init+0x130>)
 8001176:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800117a:	6013      	str	r3, [r2, #0]


	// Reset and set PA9 speed register (blue)
	GPIOA->OSPEEDR &= ~(0x00000003 << (9 * 2));
 800117c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001186:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 800118a:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |= (0x00000002 << (9 * 2));
 800118c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001196:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800119a:	6093      	str	r3, [r2, #8]

	// Reset and set PB4 type register (blue)
	GPIOA->OTYPER &= ~(0x0001 << (9));
 800119c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80011a0:	889b      	ldrh	r3, [r3, #4]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80011a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	8093      	strh	r3, [r2, #4]
	GPIOA->OTYPER |= (0x0000 << (9));
 80011b0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80011b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80011b8:	8892      	ldrh	r2, [r2, #4]
 80011ba:	b292      	uxth	r2, r2
 80011bc:	809a      	strh	r2, [r3, #4]

	// Reset and set PB4 mode register (blue)
	GPIOA->MODER &= ~(0x00000003 << (9 * 2));
 80011be:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80011c8:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80011cc:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x00000001 << (9 * 2));
 80011ce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80011d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011dc:	6013      	str	r3, [r2, #0]

}
 80011de:	bf00      	nop
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	40021000 	.word	0x40021000
 80011ec:	48000400 	.word	0x48000400
 80011f0:	48000800 	.word	0x48000800

080011f4 <lcd_write_string>:
	}


}

void lcd_write_string(uint8_t buffer[], uint8_t line, uint8_t c, char text[]) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b088      	sub	sp, #32
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	607b      	str	r3, [r7, #4]
 80011fe:	460b      	mov	r3, r1
 8001200:	72fb      	strb	r3, [r7, #11]
 8001202:	4613      	mov	r3, r2
 8001204:	72bb      	strb	r3, [r7, #10]
	uint16_t lineoffset;
	uint8_t charoffset;
	uint8_t len = strlen(text);
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f7fe ffde 	bl	80001c8 <strlen>
 800120c:	4603      	mov	r3, r0
 800120e:	74fb      	strb	r3, [r7, #19]

	if (c > 25) {
 8001210:	7abb      	ldrb	r3, [r7, #10]
 8001212:	2b19      	cmp	r3, #25
 8001214:	d905      	bls.n	8001222 <lcd_write_string+0x2e>
		charoffset = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	777b      	strb	r3, [r7, #29]
		line++;
 800121a:	7afb      	ldrb	r3, [r7, #11]
 800121c:	3301      	adds	r3, #1
 800121e:	72fb      	strb	r3, [r7, #11]
 8001220:	e004      	b.n	800122c <lcd_write_string+0x38>
	} else {
		charoffset = c * 5;
 8001222:	7abb      	ldrb	r3, [r7, #10]
 8001224:	461a      	mov	r2, r3
 8001226:	0092      	lsls	r2, r2, #2
 8001228:	4413      	add	r3, r2
 800122a:	777b      	strb	r3, [r7, #29]
	}
	if (line > 3) {
 800122c:	7afb      	ldrb	r3, [r7, #11]
 800122e:	2b03      	cmp	r3, #3
 8001230:	d903      	bls.n	800123a <lcd_write_string+0x46>
		lineoffset = 3*128;
 8001232:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001236:	83fb      	strh	r3, [r7, #30]
 8001238:	e003      	b.n	8001242 <lcd_write_string+0x4e>
	} else {
		lineoffset = line*128;
 800123a:	7afb      	ldrb	r3, [r7, #11]
 800123c:	b29b      	uxth	r3, r3
 800123e:	01db      	lsls	r3, r3, #7
 8001240:	83fb      	strh	r3, [r7, #30]
	}


	for (int i = 0; i < len; i++) {
 8001242:	2300      	movs	r3, #0
 8001244:	61bb      	str	r3, [r7, #24]
 8001246:	e030      	b.n	80012aa <lcd_write_string+0xb6>
		if (charoffset > 124) {
 8001248:	7f7b      	ldrb	r3, [r7, #29]
 800124a:	2b7c      	cmp	r3, #124	; 0x7c
 800124c:	d908      	bls.n	8001260 <lcd_write_string+0x6c>
			charoffset = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	777b      	strb	r3, [r7, #29]
			lineoffset += 128;
 8001252:	8bfb      	ldrh	r3, [r7, #30]
 8001254:	3380      	adds	r3, #128	; 0x80
 8001256:	83fb      	strh	r3, [r7, #30]
			if (lineoffset > 511) break;
 8001258:	8bfb      	ldrh	r3, [r7, #30]
 800125a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800125e:	d229      	bcs.n	80012b4 <lcd_write_string+0xc0>
		}

		for (int j = 0; j < 5; j++) {
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]
 8001264:	e018      	b.n	8001298 <lcd_write_string+0xa4>
			*(buffer + lineoffset + charoffset + j) = character_data[text[i]  - 0x20][j];
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	4413      	add	r3, r2
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	f1a3 0220 	sub.w	r2, r3, #32
 8001272:	8bf9      	ldrh	r1, [r7, #30]
 8001274:	7f7b      	ldrb	r3, [r7, #29]
 8001276:	4419      	add	r1, r3
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	440b      	add	r3, r1
 800127c:	68f9      	ldr	r1, [r7, #12]
 800127e:	4419      	add	r1, r3
 8001280:	480f      	ldr	r0, [pc, #60]	; (80012c0 <lcd_write_string+0xcc>)
 8001282:	4613      	mov	r3, r2
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	4413      	add	r3, r2
 8001288:	18c2      	adds	r2, r0, r3
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	4413      	add	r3, r2
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	700b      	strb	r3, [r1, #0]
		for (int j = 0; j < 5; j++) {
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	3301      	adds	r3, #1
 8001296:	617b      	str	r3, [r7, #20]
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	2b04      	cmp	r3, #4
 800129c:	dde3      	ble.n	8001266 <lcd_write_string+0x72>
		}

		charoffset += 5;
 800129e:	7f7b      	ldrb	r3, [r7, #29]
 80012a0:	3305      	adds	r3, #5
 80012a2:	777b      	strb	r3, [r7, #29]
	for (int i = 0; i < len; i++) {
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	3301      	adds	r3, #1
 80012a8:	61bb      	str	r3, [r7, #24]
 80012aa:	7cfb      	ldrb	r3, [r7, #19]
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	dbca      	blt.n	8001248 <lcd_write_string+0x54>
	}


}
 80012b2:	e000      	b.n	80012b6 <lcd_write_string+0xc2>
			if (lineoffset > 511) break;
 80012b4:	bf00      	nop
}
 80012b6:	bf00      	nop
 80012b8:	3720      	adds	r7, #32
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	08001ef0 	.word	0x08001ef0

080012c4 <main>:
#include "hal.h"
#include "string.h"
#include "lcd.h"

int main(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80012ca:	af00      	add	r7, sp, #0
	// Initialise hardware
	uart_init(9600);
 80012cc:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 80012d0:	f7ff fb1a 	bl	8000908 <uart_init>
	led_init();
 80012d4:	f7ff fef4 	bl	80010c0 <led_init>
	lcd_init();
 80012d8:	f7ff fd96 	bl	8000e08 <lcd_init>

	// Initialise LCD buffer
	uint8_t lcd_buffer[512];
	memset(lcd_buffer, 0x00, 512);
 80012dc:	463b      	mov	r3, r7
 80012de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012e2:	2100      	movs	r1, #0
 80012e4:	4618      	mov	r0, r3
 80012e6:	f000 f967 	bl	80015b8 <memset>

	lcd_write_string(lcd_buffer, 0, 0, "Testing by writing a very long string that will hopefully wrap all the way around and fill up the entire screen. Maybe, just maybe I really dont know");
 80012ea:	4638      	mov	r0, r7
 80012ec:	4b04      	ldr	r3, [pc, #16]	; (8001300 <main+0x3c>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	2100      	movs	r1, #0
 80012f2:	f7ff ff7f 	bl	80011f4 <lcd_write_string>


	lcd_push_buffer(lcd_buffer);
 80012f6:	463b      	mov	r3, r7
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff fc51 	bl	8000ba0 <lcd_push_buffer>



	while(1){}
 80012fe:	e7fe      	b.n	80012fe <main+0x3a>
 8001300:	08001e58 	.word	0x08001e58

08001304 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001310:	2300      	movs	r3, #0
 8001312:	617b      	str	r3, [r7, #20]
 8001314:	e00a      	b.n	800132c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001316:	f3af 8000 	nop.w
 800131a:	4601      	mov	r1, r0
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	1c5a      	adds	r2, r3, #1
 8001320:	60ba      	str	r2, [r7, #8]
 8001322:	b2ca      	uxtb	r2, r1
 8001324:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	3301      	adds	r3, #1
 800132a:	617b      	str	r3, [r7, #20]
 800132c:	697a      	ldr	r2, [r7, #20]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	429a      	cmp	r2, r3
 8001332:	dbf0      	blt.n	8001316 <_read+0x12>
	}

return len;
 8001334:	687b      	ldr	r3, [r7, #4]
}
 8001336:	4618      	mov	r0, r3
 8001338:	3718      	adds	r7, #24
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <_close>:
	}
	return len;
}

int _close(int file)
{
 800133e:	b480      	push	{r7}
 8001340:	b083      	sub	sp, #12
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
	return -1;
 8001346:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800134a:	4618      	mov	r0, r3
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001356:	b480      	push	{r7}
 8001358:	b083      	sub	sp, #12
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
 800135e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001366:	605a      	str	r2, [r3, #4]
	return 0;
 8001368:	2300      	movs	r3, #0
}
 800136a:	4618      	mov	r0, r3
 800136c:	370c      	adds	r7, #12
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr

08001376 <_lseek>:
{
	return 1;
}

int _lseek(int file, int ptr, int dir)
{
 8001376:	b480      	push	{r7}
 8001378:	b085      	sub	sp, #20
 800137a:	af00      	add	r7, sp, #0
 800137c:	60f8      	str	r0, [r7, #12]
 800137e:	60b9      	str	r1, [r7, #8]
 8001380:	607a      	str	r2, [r7, #4]
	return 0;
 8001382:	2300      	movs	r3, #0
}
 8001384:	4618      	mov	r0, r3
 8001386:	3714      	adds	r7, #20
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001398:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <_sbrk+0x50>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d102      	bne.n	80013a6 <_sbrk+0x16>
		heap_end = &end;
 80013a0:	4b0f      	ldr	r3, [pc, #60]	; (80013e0 <_sbrk+0x50>)
 80013a2:	4a10      	ldr	r2, [pc, #64]	; (80013e4 <_sbrk+0x54>)
 80013a4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80013a6:	4b0e      	ldr	r3, [pc, #56]	; (80013e0 <_sbrk+0x50>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80013ac:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <_sbrk+0x50>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4413      	add	r3, r2
 80013b4:	466a      	mov	r2, sp
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d907      	bls.n	80013ca <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80013ba:	f000 f8d3 	bl	8001564 <__errno>
 80013be:	4603      	mov	r3, r0
 80013c0:	220c      	movs	r2, #12
 80013c2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80013c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013c8:	e006      	b.n	80013d8 <_sbrk+0x48>
	}

	heap_end += incr;
 80013ca:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <_sbrk+0x50>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4413      	add	r3, r2
 80013d2:	4a03      	ldr	r2, [pc, #12]	; (80013e0 <_sbrk+0x50>)
 80013d4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80013d6:	68fb      	ldr	r3, [r7, #12]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3710      	adds	r7, #16
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	200001b0 	.word	0x200001b0
 80013e4:	200001c8 	.word	0x200001c8

080013e8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013ec:	4b1f      	ldr	r3, [pc, #124]	; (800146c <SystemInit+0x84>)
 80013ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013f2:	4a1e      	ldr	r2, [pc, #120]	; (800146c <SystemInit+0x84>)
 80013f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80013fc:	4b1c      	ldr	r3, [pc, #112]	; (8001470 <SystemInit+0x88>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a1b      	ldr	r2, [pc, #108]	; (8001470 <SystemInit+0x88>)
 8001402:	f043 0301 	orr.w	r3, r3, #1
 8001406:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8001408:	4b19      	ldr	r3, [pc, #100]	; (8001470 <SystemInit+0x88>)
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	4918      	ldr	r1, [pc, #96]	; (8001470 <SystemInit+0x88>)
 800140e:	4b19      	ldr	r3, [pc, #100]	; (8001474 <SystemInit+0x8c>)
 8001410:	4013      	ands	r3, r2
 8001412:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001414:	4b16      	ldr	r3, [pc, #88]	; (8001470 <SystemInit+0x88>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a15      	ldr	r2, [pc, #84]	; (8001470 <SystemInit+0x88>)
 800141a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800141e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001422:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001424:	4b12      	ldr	r3, [pc, #72]	; (8001470 <SystemInit+0x88>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a11      	ldr	r2, [pc, #68]	; (8001470 <SystemInit+0x88>)
 800142a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800142e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001430:	4b0f      	ldr	r3, [pc, #60]	; (8001470 <SystemInit+0x88>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	4a0e      	ldr	r2, [pc, #56]	; (8001470 <SystemInit+0x88>)
 8001436:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800143a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 800143c:	4b0c      	ldr	r3, [pc, #48]	; (8001470 <SystemInit+0x88>)
 800143e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001440:	4a0b      	ldr	r2, [pc, #44]	; (8001470 <SystemInit+0x88>)
 8001442:	f023 030f 	bic.w	r3, r3, #15
 8001446:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8001448:	4b09      	ldr	r3, [pc, #36]	; (8001470 <SystemInit+0x88>)
 800144a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800144c:	4908      	ldr	r1, [pc, #32]	; (8001470 <SystemInit+0x88>)
 800144e:	4b0a      	ldr	r3, [pc, #40]	; (8001478 <SystemInit+0x90>)
 8001450:	4013      	ands	r3, r2
 8001452:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001454:	4b06      	ldr	r3, [pc, #24]	; (8001470 <SystemInit+0x88>)
 8001456:	2200      	movs	r2, #0
 8001458:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800145a:	f000 f80f 	bl	800147c <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800145e:	4b03      	ldr	r3, [pc, #12]	; (800146c <SystemInit+0x84>)
 8001460:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001464:	609a      	str	r2, [r3, #8]
#endif  
}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	e000ed00 	.word	0xe000ed00
 8001470:	40021000 	.word	0x40021000
 8001474:	f87fc00c 	.word	0xf87fc00c
 8001478:	ff00fccc 	.word	0xff00fccc

0800147c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8001480:	4b21      	ldr	r3, [pc, #132]	; (8001508 <SetSysClock+0x8c>)
 8001482:	2212      	movs	r2, #18
 8001484:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001486:	4b21      	ldr	r3, [pc, #132]	; (800150c <SetSysClock+0x90>)
 8001488:	4a20      	ldr	r2, [pc, #128]	; (800150c <SetSysClock+0x90>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800148e:	4b1f      	ldr	r3, [pc, #124]	; (800150c <SetSysClock+0x90>)
 8001490:	4a1e      	ldr	r2, [pc, #120]	; (800150c <SetSysClock+0x90>)
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001496:	4b1d      	ldr	r3, [pc, #116]	; (800150c <SetSysClock+0x90>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	4a1c      	ldr	r2, [pc, #112]	; (800150c <SetSysClock+0x90>)
 800149c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014a0:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80014a2:	4b1a      	ldr	r3, [pc, #104]	; (800150c <SetSysClock+0x90>)
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	4a19      	ldr	r2, [pc, #100]	; (800150c <SetSysClock+0x90>)
 80014a8:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80014ac:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 80014ae:	4b17      	ldr	r3, [pc, #92]	; (800150c <SetSysClock+0x90>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	4a16      	ldr	r2, [pc, #88]	; (800150c <SetSysClock+0x90>)
 80014b4:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 80014b8:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 80014ba:	4b14      	ldr	r3, [pc, #80]	; (800150c <SetSysClock+0x90>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a13      	ldr	r2, [pc, #76]	; (800150c <SetSysClock+0x90>)
 80014c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014c4:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80014c6:	bf00      	nop
 80014c8:	4b10      	ldr	r3, [pc, #64]	; (800150c <SetSysClock+0x90>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d0f9      	beq.n	80014c8 <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80014d4:	4b0d      	ldr	r3, [pc, #52]	; (800150c <SetSysClock+0x90>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	4a0c      	ldr	r2, [pc, #48]	; (800150c <SetSysClock+0x90>)
 80014da:	f023 0303 	bic.w	r3, r3, #3
 80014de:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80014e0:	4b0a      	ldr	r3, [pc, #40]	; (800150c <SetSysClock+0x90>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	4a09      	ldr	r2, [pc, #36]	; (800150c <SetSysClock+0x90>)
 80014e6:	f043 0302 	orr.w	r3, r3, #2
 80014ea:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80014ec:	bf00      	nop
 80014ee:	4b07      	ldr	r3, [pc, #28]	; (800150c <SetSysClock+0x90>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f003 030c 	and.w	r3, r3, #12
 80014f6:	2b08      	cmp	r3, #8
 80014f8:	d1f9      	bne.n	80014ee <SetSysClock+0x72>
  {
  }
}
 80014fa:	bf00      	nop
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	40022000 	.word	0x40022000
 800150c:	40021000 	.word	0x40021000

08001510 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001510:	480d      	ldr	r0, [pc, #52]	; (8001548 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001512:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001514:	480d      	ldr	r0, [pc, #52]	; (800154c <LoopForever+0x6>)
  ldr r1, =_edata
 8001516:	490e      	ldr	r1, [pc, #56]	; (8001550 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001518:	4a0e      	ldr	r2, [pc, #56]	; (8001554 <LoopForever+0xe>)
  movs r3, #0
 800151a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800151c:	e002      	b.n	8001524 <LoopCopyDataInit>

0800151e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800151e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001520:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001522:	3304      	adds	r3, #4

08001524 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001524:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001526:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001528:	d3f9      	bcc.n	800151e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800152a:	4a0b      	ldr	r2, [pc, #44]	; (8001558 <LoopForever+0x12>)
  ldr r4, =_ebss
 800152c:	4c0b      	ldr	r4, [pc, #44]	; (800155c <LoopForever+0x16>)
  movs r3, #0
 800152e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001530:	e001      	b.n	8001536 <LoopFillZerobss>

08001532 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001532:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001534:	3204      	adds	r2, #4

08001536 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001536:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001538:	d3fb      	bcc.n	8001532 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800153a:	f7ff ff55 	bl	80013e8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800153e:	f000 f817 	bl	8001570 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001542:	f7ff febf 	bl	80012c4 <main>

08001546 <LoopForever>:

LoopForever:
    b LoopForever
 8001546:	e7fe      	b.n	8001546 <LoopForever>
  ldr   r0, =_estack
 8001548:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800154c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001550:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001554:	08002138 	.word	0x08002138
  ldr r2, =_sbss
 8001558:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800155c:	200001c4 	.word	0x200001c4

08001560 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001560:	e7fe      	b.n	8001560 <ADC1_2_IRQHandler>
	...

08001564 <__errno>:
 8001564:	4b01      	ldr	r3, [pc, #4]	; (800156c <__errno+0x8>)
 8001566:	6818      	ldr	r0, [r3, #0]
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	2000002c 	.word	0x2000002c

08001570 <__libc_init_array>:
 8001570:	b570      	push	{r4, r5, r6, lr}
 8001572:	4d0d      	ldr	r5, [pc, #52]	; (80015a8 <__libc_init_array+0x38>)
 8001574:	4c0d      	ldr	r4, [pc, #52]	; (80015ac <__libc_init_array+0x3c>)
 8001576:	1b64      	subs	r4, r4, r5
 8001578:	10a4      	asrs	r4, r4, #2
 800157a:	2600      	movs	r6, #0
 800157c:	42a6      	cmp	r6, r4
 800157e:	d109      	bne.n	8001594 <__libc_init_array+0x24>
 8001580:	4d0b      	ldr	r5, [pc, #44]	; (80015b0 <__libc_init_array+0x40>)
 8001582:	4c0c      	ldr	r4, [pc, #48]	; (80015b4 <__libc_init_array+0x44>)
 8001584:	f000 fc5c 	bl	8001e40 <_init>
 8001588:	1b64      	subs	r4, r4, r5
 800158a:	10a4      	asrs	r4, r4, #2
 800158c:	2600      	movs	r6, #0
 800158e:	42a6      	cmp	r6, r4
 8001590:	d105      	bne.n	800159e <__libc_init_array+0x2e>
 8001592:	bd70      	pop	{r4, r5, r6, pc}
 8001594:	f855 3b04 	ldr.w	r3, [r5], #4
 8001598:	4798      	blx	r3
 800159a:	3601      	adds	r6, #1
 800159c:	e7ee      	b.n	800157c <__libc_init_array+0xc>
 800159e:	f855 3b04 	ldr.w	r3, [r5], #4
 80015a2:	4798      	blx	r3
 80015a4:	3601      	adds	r6, #1
 80015a6:	e7f2      	b.n	800158e <__libc_init_array+0x1e>
 80015a8:	08002130 	.word	0x08002130
 80015ac:	08002130 	.word	0x08002130
 80015b0:	08002130 	.word	0x08002130
 80015b4:	08002134 	.word	0x08002134

080015b8 <memset>:
 80015b8:	4402      	add	r2, r0
 80015ba:	4603      	mov	r3, r0
 80015bc:	4293      	cmp	r3, r2
 80015be:	d100      	bne.n	80015c2 <memset+0xa>
 80015c0:	4770      	bx	lr
 80015c2:	f803 1b01 	strb.w	r1, [r3], #1
 80015c6:	e7f9      	b.n	80015bc <memset+0x4>

080015c8 <setbuf>:
 80015c8:	2900      	cmp	r1, #0
 80015ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015ce:	bf0c      	ite	eq
 80015d0:	2202      	moveq	r2, #2
 80015d2:	2200      	movne	r2, #0
 80015d4:	f000 b800 	b.w	80015d8 <setvbuf>

080015d8 <setvbuf>:
 80015d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80015dc:	461d      	mov	r5, r3
 80015de:	4b5d      	ldr	r3, [pc, #372]	; (8001754 <setvbuf+0x17c>)
 80015e0:	681f      	ldr	r7, [r3, #0]
 80015e2:	4604      	mov	r4, r0
 80015e4:	460e      	mov	r6, r1
 80015e6:	4690      	mov	r8, r2
 80015e8:	b127      	cbz	r7, 80015f4 <setvbuf+0x1c>
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	b913      	cbnz	r3, 80015f4 <setvbuf+0x1c>
 80015ee:	4638      	mov	r0, r7
 80015f0:	f000 f9d2 	bl	8001998 <__sinit>
 80015f4:	4b58      	ldr	r3, [pc, #352]	; (8001758 <setvbuf+0x180>)
 80015f6:	429c      	cmp	r4, r3
 80015f8:	d167      	bne.n	80016ca <setvbuf+0xf2>
 80015fa:	687c      	ldr	r4, [r7, #4]
 80015fc:	f1b8 0f02 	cmp.w	r8, #2
 8001600:	d006      	beq.n	8001610 <setvbuf+0x38>
 8001602:	f1b8 0f01 	cmp.w	r8, #1
 8001606:	f200 809f 	bhi.w	8001748 <setvbuf+0x170>
 800160a:	2d00      	cmp	r5, #0
 800160c:	f2c0 809c 	blt.w	8001748 <setvbuf+0x170>
 8001610:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001612:	07db      	lsls	r3, r3, #31
 8001614:	d405      	bmi.n	8001622 <setvbuf+0x4a>
 8001616:	89a3      	ldrh	r3, [r4, #12]
 8001618:	0598      	lsls	r0, r3, #22
 800161a:	d402      	bmi.n	8001622 <setvbuf+0x4a>
 800161c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800161e:	f000 fa59 	bl	8001ad4 <__retarget_lock_acquire_recursive>
 8001622:	4621      	mov	r1, r4
 8001624:	4638      	mov	r0, r7
 8001626:	f000 f923 	bl	8001870 <_fflush_r>
 800162a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800162c:	b141      	cbz	r1, 8001640 <setvbuf+0x68>
 800162e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001632:	4299      	cmp	r1, r3
 8001634:	d002      	beq.n	800163c <setvbuf+0x64>
 8001636:	4638      	mov	r0, r7
 8001638:	f000 fa7c 	bl	8001b34 <_free_r>
 800163c:	2300      	movs	r3, #0
 800163e:	6363      	str	r3, [r4, #52]	; 0x34
 8001640:	2300      	movs	r3, #0
 8001642:	61a3      	str	r3, [r4, #24]
 8001644:	6063      	str	r3, [r4, #4]
 8001646:	89a3      	ldrh	r3, [r4, #12]
 8001648:	0619      	lsls	r1, r3, #24
 800164a:	d503      	bpl.n	8001654 <setvbuf+0x7c>
 800164c:	6921      	ldr	r1, [r4, #16]
 800164e:	4638      	mov	r0, r7
 8001650:	f000 fa70 	bl	8001b34 <_free_r>
 8001654:	89a3      	ldrh	r3, [r4, #12]
 8001656:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800165a:	f023 0303 	bic.w	r3, r3, #3
 800165e:	f1b8 0f02 	cmp.w	r8, #2
 8001662:	81a3      	strh	r3, [r4, #12]
 8001664:	d06c      	beq.n	8001740 <setvbuf+0x168>
 8001666:	ab01      	add	r3, sp, #4
 8001668:	466a      	mov	r2, sp
 800166a:	4621      	mov	r1, r4
 800166c:	4638      	mov	r0, r7
 800166e:	f000 fa33 	bl	8001ad8 <__swhatbuf_r>
 8001672:	89a3      	ldrh	r3, [r4, #12]
 8001674:	4318      	orrs	r0, r3
 8001676:	81a0      	strh	r0, [r4, #12]
 8001678:	2d00      	cmp	r5, #0
 800167a:	d130      	bne.n	80016de <setvbuf+0x106>
 800167c:	9d00      	ldr	r5, [sp, #0]
 800167e:	4628      	mov	r0, r5
 8001680:	f000 fa50 	bl	8001b24 <malloc>
 8001684:	4606      	mov	r6, r0
 8001686:	2800      	cmp	r0, #0
 8001688:	d155      	bne.n	8001736 <setvbuf+0x15e>
 800168a:	f8dd 9000 	ldr.w	r9, [sp]
 800168e:	45a9      	cmp	r9, r5
 8001690:	d14a      	bne.n	8001728 <setvbuf+0x150>
 8001692:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001696:	2200      	movs	r2, #0
 8001698:	60a2      	str	r2, [r4, #8]
 800169a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800169e:	6022      	str	r2, [r4, #0]
 80016a0:	6122      	str	r2, [r4, #16]
 80016a2:	2201      	movs	r2, #1
 80016a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80016a8:	6162      	str	r2, [r4, #20]
 80016aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80016ac:	f043 0302 	orr.w	r3, r3, #2
 80016b0:	07d2      	lsls	r2, r2, #31
 80016b2:	81a3      	strh	r3, [r4, #12]
 80016b4:	d405      	bmi.n	80016c2 <setvbuf+0xea>
 80016b6:	f413 7f00 	tst.w	r3, #512	; 0x200
 80016ba:	d102      	bne.n	80016c2 <setvbuf+0xea>
 80016bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80016be:	f000 fa0a 	bl	8001ad6 <__retarget_lock_release_recursive>
 80016c2:	4628      	mov	r0, r5
 80016c4:	b003      	add	sp, #12
 80016c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80016ca:	4b24      	ldr	r3, [pc, #144]	; (800175c <setvbuf+0x184>)
 80016cc:	429c      	cmp	r4, r3
 80016ce:	d101      	bne.n	80016d4 <setvbuf+0xfc>
 80016d0:	68bc      	ldr	r4, [r7, #8]
 80016d2:	e793      	b.n	80015fc <setvbuf+0x24>
 80016d4:	4b22      	ldr	r3, [pc, #136]	; (8001760 <setvbuf+0x188>)
 80016d6:	429c      	cmp	r4, r3
 80016d8:	bf08      	it	eq
 80016da:	68fc      	ldreq	r4, [r7, #12]
 80016dc:	e78e      	b.n	80015fc <setvbuf+0x24>
 80016de:	2e00      	cmp	r6, #0
 80016e0:	d0cd      	beq.n	800167e <setvbuf+0xa6>
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	b913      	cbnz	r3, 80016ec <setvbuf+0x114>
 80016e6:	4638      	mov	r0, r7
 80016e8:	f000 f956 	bl	8001998 <__sinit>
 80016ec:	f1b8 0f01 	cmp.w	r8, #1
 80016f0:	bf08      	it	eq
 80016f2:	89a3      	ldrheq	r3, [r4, #12]
 80016f4:	6026      	str	r6, [r4, #0]
 80016f6:	bf04      	itt	eq
 80016f8:	f043 0301 	orreq.w	r3, r3, #1
 80016fc:	81a3      	strheq	r3, [r4, #12]
 80016fe:	89a2      	ldrh	r2, [r4, #12]
 8001700:	f012 0308 	ands.w	r3, r2, #8
 8001704:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8001708:	d01c      	beq.n	8001744 <setvbuf+0x16c>
 800170a:	07d3      	lsls	r3, r2, #31
 800170c:	bf41      	itttt	mi
 800170e:	2300      	movmi	r3, #0
 8001710:	426d      	negmi	r5, r5
 8001712:	60a3      	strmi	r3, [r4, #8]
 8001714:	61a5      	strmi	r5, [r4, #24]
 8001716:	bf58      	it	pl
 8001718:	60a5      	strpl	r5, [r4, #8]
 800171a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800171c:	f015 0501 	ands.w	r5, r5, #1
 8001720:	d115      	bne.n	800174e <setvbuf+0x176>
 8001722:	f412 7f00 	tst.w	r2, #512	; 0x200
 8001726:	e7c8      	b.n	80016ba <setvbuf+0xe2>
 8001728:	4648      	mov	r0, r9
 800172a:	f000 f9fb 	bl	8001b24 <malloc>
 800172e:	4606      	mov	r6, r0
 8001730:	2800      	cmp	r0, #0
 8001732:	d0ae      	beq.n	8001692 <setvbuf+0xba>
 8001734:	464d      	mov	r5, r9
 8001736:	89a3      	ldrh	r3, [r4, #12]
 8001738:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800173c:	81a3      	strh	r3, [r4, #12]
 800173e:	e7d0      	b.n	80016e2 <setvbuf+0x10a>
 8001740:	2500      	movs	r5, #0
 8001742:	e7a8      	b.n	8001696 <setvbuf+0xbe>
 8001744:	60a3      	str	r3, [r4, #8]
 8001746:	e7e8      	b.n	800171a <setvbuf+0x142>
 8001748:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800174c:	e7b9      	b.n	80016c2 <setvbuf+0xea>
 800174e:	2500      	movs	r5, #0
 8001750:	e7b7      	b.n	80016c2 <setvbuf+0xea>
 8001752:	bf00      	nop
 8001754:	2000002c 	.word	0x2000002c
 8001758:	080020f0 	.word	0x080020f0
 800175c:	08002110 	.word	0x08002110
 8001760:	080020d0 	.word	0x080020d0

08001764 <__sflush_r>:
 8001764:	898a      	ldrh	r2, [r1, #12]
 8001766:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800176a:	4605      	mov	r5, r0
 800176c:	0710      	lsls	r0, r2, #28
 800176e:	460c      	mov	r4, r1
 8001770:	d458      	bmi.n	8001824 <__sflush_r+0xc0>
 8001772:	684b      	ldr	r3, [r1, #4]
 8001774:	2b00      	cmp	r3, #0
 8001776:	dc05      	bgt.n	8001784 <__sflush_r+0x20>
 8001778:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800177a:	2b00      	cmp	r3, #0
 800177c:	dc02      	bgt.n	8001784 <__sflush_r+0x20>
 800177e:	2000      	movs	r0, #0
 8001780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001784:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001786:	2e00      	cmp	r6, #0
 8001788:	d0f9      	beq.n	800177e <__sflush_r+0x1a>
 800178a:	2300      	movs	r3, #0
 800178c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001790:	682f      	ldr	r7, [r5, #0]
 8001792:	602b      	str	r3, [r5, #0]
 8001794:	d032      	beq.n	80017fc <__sflush_r+0x98>
 8001796:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001798:	89a3      	ldrh	r3, [r4, #12]
 800179a:	075a      	lsls	r2, r3, #29
 800179c:	d505      	bpl.n	80017aa <__sflush_r+0x46>
 800179e:	6863      	ldr	r3, [r4, #4]
 80017a0:	1ac0      	subs	r0, r0, r3
 80017a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80017a4:	b10b      	cbz	r3, 80017aa <__sflush_r+0x46>
 80017a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80017a8:	1ac0      	subs	r0, r0, r3
 80017aa:	2300      	movs	r3, #0
 80017ac:	4602      	mov	r2, r0
 80017ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80017b0:	6a21      	ldr	r1, [r4, #32]
 80017b2:	4628      	mov	r0, r5
 80017b4:	47b0      	blx	r6
 80017b6:	1c43      	adds	r3, r0, #1
 80017b8:	89a3      	ldrh	r3, [r4, #12]
 80017ba:	d106      	bne.n	80017ca <__sflush_r+0x66>
 80017bc:	6829      	ldr	r1, [r5, #0]
 80017be:	291d      	cmp	r1, #29
 80017c0:	d82c      	bhi.n	800181c <__sflush_r+0xb8>
 80017c2:	4a2a      	ldr	r2, [pc, #168]	; (800186c <__sflush_r+0x108>)
 80017c4:	40ca      	lsrs	r2, r1
 80017c6:	07d6      	lsls	r6, r2, #31
 80017c8:	d528      	bpl.n	800181c <__sflush_r+0xb8>
 80017ca:	2200      	movs	r2, #0
 80017cc:	6062      	str	r2, [r4, #4]
 80017ce:	04d9      	lsls	r1, r3, #19
 80017d0:	6922      	ldr	r2, [r4, #16]
 80017d2:	6022      	str	r2, [r4, #0]
 80017d4:	d504      	bpl.n	80017e0 <__sflush_r+0x7c>
 80017d6:	1c42      	adds	r2, r0, #1
 80017d8:	d101      	bne.n	80017de <__sflush_r+0x7a>
 80017da:	682b      	ldr	r3, [r5, #0]
 80017dc:	b903      	cbnz	r3, 80017e0 <__sflush_r+0x7c>
 80017de:	6560      	str	r0, [r4, #84]	; 0x54
 80017e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80017e2:	602f      	str	r7, [r5, #0]
 80017e4:	2900      	cmp	r1, #0
 80017e6:	d0ca      	beq.n	800177e <__sflush_r+0x1a>
 80017e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80017ec:	4299      	cmp	r1, r3
 80017ee:	d002      	beq.n	80017f6 <__sflush_r+0x92>
 80017f0:	4628      	mov	r0, r5
 80017f2:	f000 f99f 	bl	8001b34 <_free_r>
 80017f6:	2000      	movs	r0, #0
 80017f8:	6360      	str	r0, [r4, #52]	; 0x34
 80017fa:	e7c1      	b.n	8001780 <__sflush_r+0x1c>
 80017fc:	6a21      	ldr	r1, [r4, #32]
 80017fe:	2301      	movs	r3, #1
 8001800:	4628      	mov	r0, r5
 8001802:	47b0      	blx	r6
 8001804:	1c41      	adds	r1, r0, #1
 8001806:	d1c7      	bne.n	8001798 <__sflush_r+0x34>
 8001808:	682b      	ldr	r3, [r5, #0]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d0c4      	beq.n	8001798 <__sflush_r+0x34>
 800180e:	2b1d      	cmp	r3, #29
 8001810:	d001      	beq.n	8001816 <__sflush_r+0xb2>
 8001812:	2b16      	cmp	r3, #22
 8001814:	d101      	bne.n	800181a <__sflush_r+0xb6>
 8001816:	602f      	str	r7, [r5, #0]
 8001818:	e7b1      	b.n	800177e <__sflush_r+0x1a>
 800181a:	89a3      	ldrh	r3, [r4, #12]
 800181c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001820:	81a3      	strh	r3, [r4, #12]
 8001822:	e7ad      	b.n	8001780 <__sflush_r+0x1c>
 8001824:	690f      	ldr	r7, [r1, #16]
 8001826:	2f00      	cmp	r7, #0
 8001828:	d0a9      	beq.n	800177e <__sflush_r+0x1a>
 800182a:	0793      	lsls	r3, r2, #30
 800182c:	680e      	ldr	r6, [r1, #0]
 800182e:	bf08      	it	eq
 8001830:	694b      	ldreq	r3, [r1, #20]
 8001832:	600f      	str	r7, [r1, #0]
 8001834:	bf18      	it	ne
 8001836:	2300      	movne	r3, #0
 8001838:	eba6 0807 	sub.w	r8, r6, r7
 800183c:	608b      	str	r3, [r1, #8]
 800183e:	f1b8 0f00 	cmp.w	r8, #0
 8001842:	dd9c      	ble.n	800177e <__sflush_r+0x1a>
 8001844:	6a21      	ldr	r1, [r4, #32]
 8001846:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001848:	4643      	mov	r3, r8
 800184a:	463a      	mov	r2, r7
 800184c:	4628      	mov	r0, r5
 800184e:	47b0      	blx	r6
 8001850:	2800      	cmp	r0, #0
 8001852:	dc06      	bgt.n	8001862 <__sflush_r+0xfe>
 8001854:	89a3      	ldrh	r3, [r4, #12]
 8001856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800185a:	81a3      	strh	r3, [r4, #12]
 800185c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001860:	e78e      	b.n	8001780 <__sflush_r+0x1c>
 8001862:	4407      	add	r7, r0
 8001864:	eba8 0800 	sub.w	r8, r8, r0
 8001868:	e7e9      	b.n	800183e <__sflush_r+0xda>
 800186a:	bf00      	nop
 800186c:	20400001 	.word	0x20400001

08001870 <_fflush_r>:
 8001870:	b538      	push	{r3, r4, r5, lr}
 8001872:	690b      	ldr	r3, [r1, #16]
 8001874:	4605      	mov	r5, r0
 8001876:	460c      	mov	r4, r1
 8001878:	b913      	cbnz	r3, 8001880 <_fflush_r+0x10>
 800187a:	2500      	movs	r5, #0
 800187c:	4628      	mov	r0, r5
 800187e:	bd38      	pop	{r3, r4, r5, pc}
 8001880:	b118      	cbz	r0, 800188a <_fflush_r+0x1a>
 8001882:	6983      	ldr	r3, [r0, #24]
 8001884:	b90b      	cbnz	r3, 800188a <_fflush_r+0x1a>
 8001886:	f000 f887 	bl	8001998 <__sinit>
 800188a:	4b14      	ldr	r3, [pc, #80]	; (80018dc <_fflush_r+0x6c>)
 800188c:	429c      	cmp	r4, r3
 800188e:	d11b      	bne.n	80018c8 <_fflush_r+0x58>
 8001890:	686c      	ldr	r4, [r5, #4]
 8001892:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d0ef      	beq.n	800187a <_fflush_r+0xa>
 800189a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800189c:	07d0      	lsls	r0, r2, #31
 800189e:	d404      	bmi.n	80018aa <_fflush_r+0x3a>
 80018a0:	0599      	lsls	r1, r3, #22
 80018a2:	d402      	bmi.n	80018aa <_fflush_r+0x3a>
 80018a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80018a6:	f000 f915 	bl	8001ad4 <__retarget_lock_acquire_recursive>
 80018aa:	4628      	mov	r0, r5
 80018ac:	4621      	mov	r1, r4
 80018ae:	f7ff ff59 	bl	8001764 <__sflush_r>
 80018b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80018b4:	07da      	lsls	r2, r3, #31
 80018b6:	4605      	mov	r5, r0
 80018b8:	d4e0      	bmi.n	800187c <_fflush_r+0xc>
 80018ba:	89a3      	ldrh	r3, [r4, #12]
 80018bc:	059b      	lsls	r3, r3, #22
 80018be:	d4dd      	bmi.n	800187c <_fflush_r+0xc>
 80018c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80018c2:	f000 f908 	bl	8001ad6 <__retarget_lock_release_recursive>
 80018c6:	e7d9      	b.n	800187c <_fflush_r+0xc>
 80018c8:	4b05      	ldr	r3, [pc, #20]	; (80018e0 <_fflush_r+0x70>)
 80018ca:	429c      	cmp	r4, r3
 80018cc:	d101      	bne.n	80018d2 <_fflush_r+0x62>
 80018ce:	68ac      	ldr	r4, [r5, #8]
 80018d0:	e7df      	b.n	8001892 <_fflush_r+0x22>
 80018d2:	4b04      	ldr	r3, [pc, #16]	; (80018e4 <_fflush_r+0x74>)
 80018d4:	429c      	cmp	r4, r3
 80018d6:	bf08      	it	eq
 80018d8:	68ec      	ldreq	r4, [r5, #12]
 80018da:	e7da      	b.n	8001892 <_fflush_r+0x22>
 80018dc:	080020f0 	.word	0x080020f0
 80018e0:	08002110 	.word	0x08002110
 80018e4:	080020d0 	.word	0x080020d0

080018e8 <std>:
 80018e8:	2300      	movs	r3, #0
 80018ea:	b510      	push	{r4, lr}
 80018ec:	4604      	mov	r4, r0
 80018ee:	e9c0 3300 	strd	r3, r3, [r0]
 80018f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80018f6:	6083      	str	r3, [r0, #8]
 80018f8:	8181      	strh	r1, [r0, #12]
 80018fa:	6643      	str	r3, [r0, #100]	; 0x64
 80018fc:	81c2      	strh	r2, [r0, #14]
 80018fe:	6183      	str	r3, [r0, #24]
 8001900:	4619      	mov	r1, r3
 8001902:	2208      	movs	r2, #8
 8001904:	305c      	adds	r0, #92	; 0x5c
 8001906:	f7ff fe57 	bl	80015b8 <memset>
 800190a:	4b05      	ldr	r3, [pc, #20]	; (8001920 <std+0x38>)
 800190c:	6263      	str	r3, [r4, #36]	; 0x24
 800190e:	4b05      	ldr	r3, [pc, #20]	; (8001924 <std+0x3c>)
 8001910:	62a3      	str	r3, [r4, #40]	; 0x28
 8001912:	4b05      	ldr	r3, [pc, #20]	; (8001928 <std+0x40>)
 8001914:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001916:	4b05      	ldr	r3, [pc, #20]	; (800192c <std+0x44>)
 8001918:	6224      	str	r4, [r4, #32]
 800191a:	6323      	str	r3, [r4, #48]	; 0x30
 800191c:	bd10      	pop	{r4, pc}
 800191e:	bf00      	nop
 8001920:	08001d15 	.word	0x08001d15
 8001924:	08001d37 	.word	0x08001d37
 8001928:	08001d6f 	.word	0x08001d6f
 800192c:	08001d93 	.word	0x08001d93

08001930 <_cleanup_r>:
 8001930:	4901      	ldr	r1, [pc, #4]	; (8001938 <_cleanup_r+0x8>)
 8001932:	f000 b8af 	b.w	8001a94 <_fwalk_reent>
 8001936:	bf00      	nop
 8001938:	08001871 	.word	0x08001871

0800193c <__sfmoreglue>:
 800193c:	b570      	push	{r4, r5, r6, lr}
 800193e:	2268      	movs	r2, #104	; 0x68
 8001940:	1e4d      	subs	r5, r1, #1
 8001942:	4355      	muls	r5, r2
 8001944:	460e      	mov	r6, r1
 8001946:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800194a:	f000 f95f 	bl	8001c0c <_malloc_r>
 800194e:	4604      	mov	r4, r0
 8001950:	b140      	cbz	r0, 8001964 <__sfmoreglue+0x28>
 8001952:	2100      	movs	r1, #0
 8001954:	e9c0 1600 	strd	r1, r6, [r0]
 8001958:	300c      	adds	r0, #12
 800195a:	60a0      	str	r0, [r4, #8]
 800195c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001960:	f7ff fe2a 	bl	80015b8 <memset>
 8001964:	4620      	mov	r0, r4
 8001966:	bd70      	pop	{r4, r5, r6, pc}

08001968 <__sfp_lock_acquire>:
 8001968:	4801      	ldr	r0, [pc, #4]	; (8001970 <__sfp_lock_acquire+0x8>)
 800196a:	f000 b8b3 	b.w	8001ad4 <__retarget_lock_acquire_recursive>
 800196e:	bf00      	nop
 8001970:	200001b5 	.word	0x200001b5

08001974 <__sfp_lock_release>:
 8001974:	4801      	ldr	r0, [pc, #4]	; (800197c <__sfp_lock_release+0x8>)
 8001976:	f000 b8ae 	b.w	8001ad6 <__retarget_lock_release_recursive>
 800197a:	bf00      	nop
 800197c:	200001b5 	.word	0x200001b5

08001980 <__sinit_lock_acquire>:
 8001980:	4801      	ldr	r0, [pc, #4]	; (8001988 <__sinit_lock_acquire+0x8>)
 8001982:	f000 b8a7 	b.w	8001ad4 <__retarget_lock_acquire_recursive>
 8001986:	bf00      	nop
 8001988:	200001b6 	.word	0x200001b6

0800198c <__sinit_lock_release>:
 800198c:	4801      	ldr	r0, [pc, #4]	; (8001994 <__sinit_lock_release+0x8>)
 800198e:	f000 b8a2 	b.w	8001ad6 <__retarget_lock_release_recursive>
 8001992:	bf00      	nop
 8001994:	200001b6 	.word	0x200001b6

08001998 <__sinit>:
 8001998:	b510      	push	{r4, lr}
 800199a:	4604      	mov	r4, r0
 800199c:	f7ff fff0 	bl	8001980 <__sinit_lock_acquire>
 80019a0:	69a3      	ldr	r3, [r4, #24]
 80019a2:	b11b      	cbz	r3, 80019ac <__sinit+0x14>
 80019a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80019a8:	f7ff bff0 	b.w	800198c <__sinit_lock_release>
 80019ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80019b0:	6523      	str	r3, [r4, #80]	; 0x50
 80019b2:	4b13      	ldr	r3, [pc, #76]	; (8001a00 <__sinit+0x68>)
 80019b4:	4a13      	ldr	r2, [pc, #76]	; (8001a04 <__sinit+0x6c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	62a2      	str	r2, [r4, #40]	; 0x28
 80019ba:	42a3      	cmp	r3, r4
 80019bc:	bf04      	itt	eq
 80019be:	2301      	moveq	r3, #1
 80019c0:	61a3      	streq	r3, [r4, #24]
 80019c2:	4620      	mov	r0, r4
 80019c4:	f000 f820 	bl	8001a08 <__sfp>
 80019c8:	6060      	str	r0, [r4, #4]
 80019ca:	4620      	mov	r0, r4
 80019cc:	f000 f81c 	bl	8001a08 <__sfp>
 80019d0:	60a0      	str	r0, [r4, #8]
 80019d2:	4620      	mov	r0, r4
 80019d4:	f000 f818 	bl	8001a08 <__sfp>
 80019d8:	2200      	movs	r2, #0
 80019da:	60e0      	str	r0, [r4, #12]
 80019dc:	2104      	movs	r1, #4
 80019de:	6860      	ldr	r0, [r4, #4]
 80019e0:	f7ff ff82 	bl	80018e8 <std>
 80019e4:	68a0      	ldr	r0, [r4, #8]
 80019e6:	2201      	movs	r2, #1
 80019e8:	2109      	movs	r1, #9
 80019ea:	f7ff ff7d 	bl	80018e8 <std>
 80019ee:	68e0      	ldr	r0, [r4, #12]
 80019f0:	2202      	movs	r2, #2
 80019f2:	2112      	movs	r1, #18
 80019f4:	f7ff ff78 	bl	80018e8 <std>
 80019f8:	2301      	movs	r3, #1
 80019fa:	61a3      	str	r3, [r4, #24]
 80019fc:	e7d2      	b.n	80019a4 <__sinit+0xc>
 80019fe:	bf00      	nop
 8001a00:	080020cc 	.word	0x080020cc
 8001a04:	08001931 	.word	0x08001931

08001a08 <__sfp>:
 8001a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a0a:	4607      	mov	r7, r0
 8001a0c:	f7ff ffac 	bl	8001968 <__sfp_lock_acquire>
 8001a10:	4b1e      	ldr	r3, [pc, #120]	; (8001a8c <__sfp+0x84>)
 8001a12:	681e      	ldr	r6, [r3, #0]
 8001a14:	69b3      	ldr	r3, [r6, #24]
 8001a16:	b913      	cbnz	r3, 8001a1e <__sfp+0x16>
 8001a18:	4630      	mov	r0, r6
 8001a1a:	f7ff ffbd 	bl	8001998 <__sinit>
 8001a1e:	3648      	adds	r6, #72	; 0x48
 8001a20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001a24:	3b01      	subs	r3, #1
 8001a26:	d503      	bpl.n	8001a30 <__sfp+0x28>
 8001a28:	6833      	ldr	r3, [r6, #0]
 8001a2a:	b30b      	cbz	r3, 8001a70 <__sfp+0x68>
 8001a2c:	6836      	ldr	r6, [r6, #0]
 8001a2e:	e7f7      	b.n	8001a20 <__sfp+0x18>
 8001a30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001a34:	b9d5      	cbnz	r5, 8001a6c <__sfp+0x64>
 8001a36:	4b16      	ldr	r3, [pc, #88]	; (8001a90 <__sfp+0x88>)
 8001a38:	60e3      	str	r3, [r4, #12]
 8001a3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001a3e:	6665      	str	r5, [r4, #100]	; 0x64
 8001a40:	f000 f847 	bl	8001ad2 <__retarget_lock_init_recursive>
 8001a44:	f7ff ff96 	bl	8001974 <__sfp_lock_release>
 8001a48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8001a4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8001a50:	6025      	str	r5, [r4, #0]
 8001a52:	61a5      	str	r5, [r4, #24]
 8001a54:	2208      	movs	r2, #8
 8001a56:	4629      	mov	r1, r5
 8001a58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001a5c:	f7ff fdac 	bl	80015b8 <memset>
 8001a60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001a64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8001a68:	4620      	mov	r0, r4
 8001a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a6c:	3468      	adds	r4, #104	; 0x68
 8001a6e:	e7d9      	b.n	8001a24 <__sfp+0x1c>
 8001a70:	2104      	movs	r1, #4
 8001a72:	4638      	mov	r0, r7
 8001a74:	f7ff ff62 	bl	800193c <__sfmoreglue>
 8001a78:	4604      	mov	r4, r0
 8001a7a:	6030      	str	r0, [r6, #0]
 8001a7c:	2800      	cmp	r0, #0
 8001a7e:	d1d5      	bne.n	8001a2c <__sfp+0x24>
 8001a80:	f7ff ff78 	bl	8001974 <__sfp_lock_release>
 8001a84:	230c      	movs	r3, #12
 8001a86:	603b      	str	r3, [r7, #0]
 8001a88:	e7ee      	b.n	8001a68 <__sfp+0x60>
 8001a8a:	bf00      	nop
 8001a8c:	080020cc 	.word	0x080020cc
 8001a90:	ffff0001 	.word	0xffff0001

08001a94 <_fwalk_reent>:
 8001a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001a98:	4606      	mov	r6, r0
 8001a9a:	4688      	mov	r8, r1
 8001a9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001aa0:	2700      	movs	r7, #0
 8001aa2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001aa6:	f1b9 0901 	subs.w	r9, r9, #1
 8001aaa:	d505      	bpl.n	8001ab8 <_fwalk_reent+0x24>
 8001aac:	6824      	ldr	r4, [r4, #0]
 8001aae:	2c00      	cmp	r4, #0
 8001ab0:	d1f7      	bne.n	8001aa2 <_fwalk_reent+0xe>
 8001ab2:	4638      	mov	r0, r7
 8001ab4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001ab8:	89ab      	ldrh	r3, [r5, #12]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d907      	bls.n	8001ace <_fwalk_reent+0x3a>
 8001abe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	d003      	beq.n	8001ace <_fwalk_reent+0x3a>
 8001ac6:	4629      	mov	r1, r5
 8001ac8:	4630      	mov	r0, r6
 8001aca:	47c0      	blx	r8
 8001acc:	4307      	orrs	r7, r0
 8001ace:	3568      	adds	r5, #104	; 0x68
 8001ad0:	e7e9      	b.n	8001aa6 <_fwalk_reent+0x12>

08001ad2 <__retarget_lock_init_recursive>:
 8001ad2:	4770      	bx	lr

08001ad4 <__retarget_lock_acquire_recursive>:
 8001ad4:	4770      	bx	lr

08001ad6 <__retarget_lock_release_recursive>:
 8001ad6:	4770      	bx	lr

08001ad8 <__swhatbuf_r>:
 8001ad8:	b570      	push	{r4, r5, r6, lr}
 8001ada:	460e      	mov	r6, r1
 8001adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ae0:	2900      	cmp	r1, #0
 8001ae2:	b096      	sub	sp, #88	; 0x58
 8001ae4:	4614      	mov	r4, r2
 8001ae6:	461d      	mov	r5, r3
 8001ae8:	da08      	bge.n	8001afc <__swhatbuf_r+0x24>
 8001aea:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8001aee:	2200      	movs	r2, #0
 8001af0:	602a      	str	r2, [r5, #0]
 8001af2:	061a      	lsls	r2, r3, #24
 8001af4:	d410      	bmi.n	8001b18 <__swhatbuf_r+0x40>
 8001af6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001afa:	e00e      	b.n	8001b1a <__swhatbuf_r+0x42>
 8001afc:	466a      	mov	r2, sp
 8001afe:	f000 f95d 	bl	8001dbc <_fstat_r>
 8001b02:	2800      	cmp	r0, #0
 8001b04:	dbf1      	blt.n	8001aea <__swhatbuf_r+0x12>
 8001b06:	9a01      	ldr	r2, [sp, #4]
 8001b08:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8001b0c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8001b10:	425a      	negs	r2, r3
 8001b12:	415a      	adcs	r2, r3
 8001b14:	602a      	str	r2, [r5, #0]
 8001b16:	e7ee      	b.n	8001af6 <__swhatbuf_r+0x1e>
 8001b18:	2340      	movs	r3, #64	; 0x40
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	6023      	str	r3, [r4, #0]
 8001b1e:	b016      	add	sp, #88	; 0x58
 8001b20:	bd70      	pop	{r4, r5, r6, pc}
	...

08001b24 <malloc>:
 8001b24:	4b02      	ldr	r3, [pc, #8]	; (8001b30 <malloc+0xc>)
 8001b26:	4601      	mov	r1, r0
 8001b28:	6818      	ldr	r0, [r3, #0]
 8001b2a:	f000 b86f 	b.w	8001c0c <_malloc_r>
 8001b2e:	bf00      	nop
 8001b30:	2000002c 	.word	0x2000002c

08001b34 <_free_r>:
 8001b34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001b36:	2900      	cmp	r1, #0
 8001b38:	d044      	beq.n	8001bc4 <_free_r+0x90>
 8001b3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001b3e:	9001      	str	r0, [sp, #4]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	f1a1 0404 	sub.w	r4, r1, #4
 8001b46:	bfb8      	it	lt
 8001b48:	18e4      	addlt	r4, r4, r3
 8001b4a:	f000 f95b 	bl	8001e04 <__malloc_lock>
 8001b4e:	4a1e      	ldr	r2, [pc, #120]	; (8001bc8 <_free_r+0x94>)
 8001b50:	9801      	ldr	r0, [sp, #4]
 8001b52:	6813      	ldr	r3, [r2, #0]
 8001b54:	b933      	cbnz	r3, 8001b64 <_free_r+0x30>
 8001b56:	6063      	str	r3, [r4, #4]
 8001b58:	6014      	str	r4, [r2, #0]
 8001b5a:	b003      	add	sp, #12
 8001b5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001b60:	f000 b956 	b.w	8001e10 <__malloc_unlock>
 8001b64:	42a3      	cmp	r3, r4
 8001b66:	d908      	bls.n	8001b7a <_free_r+0x46>
 8001b68:	6825      	ldr	r5, [r4, #0]
 8001b6a:	1961      	adds	r1, r4, r5
 8001b6c:	428b      	cmp	r3, r1
 8001b6e:	bf01      	itttt	eq
 8001b70:	6819      	ldreq	r1, [r3, #0]
 8001b72:	685b      	ldreq	r3, [r3, #4]
 8001b74:	1949      	addeq	r1, r1, r5
 8001b76:	6021      	streq	r1, [r4, #0]
 8001b78:	e7ed      	b.n	8001b56 <_free_r+0x22>
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	b10b      	cbz	r3, 8001b84 <_free_r+0x50>
 8001b80:	42a3      	cmp	r3, r4
 8001b82:	d9fa      	bls.n	8001b7a <_free_r+0x46>
 8001b84:	6811      	ldr	r1, [r2, #0]
 8001b86:	1855      	adds	r5, r2, r1
 8001b88:	42a5      	cmp	r5, r4
 8001b8a:	d10b      	bne.n	8001ba4 <_free_r+0x70>
 8001b8c:	6824      	ldr	r4, [r4, #0]
 8001b8e:	4421      	add	r1, r4
 8001b90:	1854      	adds	r4, r2, r1
 8001b92:	42a3      	cmp	r3, r4
 8001b94:	6011      	str	r1, [r2, #0]
 8001b96:	d1e0      	bne.n	8001b5a <_free_r+0x26>
 8001b98:	681c      	ldr	r4, [r3, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	6053      	str	r3, [r2, #4]
 8001b9e:	4421      	add	r1, r4
 8001ba0:	6011      	str	r1, [r2, #0]
 8001ba2:	e7da      	b.n	8001b5a <_free_r+0x26>
 8001ba4:	d902      	bls.n	8001bac <_free_r+0x78>
 8001ba6:	230c      	movs	r3, #12
 8001ba8:	6003      	str	r3, [r0, #0]
 8001baa:	e7d6      	b.n	8001b5a <_free_r+0x26>
 8001bac:	6825      	ldr	r5, [r4, #0]
 8001bae:	1961      	adds	r1, r4, r5
 8001bb0:	428b      	cmp	r3, r1
 8001bb2:	bf04      	itt	eq
 8001bb4:	6819      	ldreq	r1, [r3, #0]
 8001bb6:	685b      	ldreq	r3, [r3, #4]
 8001bb8:	6063      	str	r3, [r4, #4]
 8001bba:	bf04      	itt	eq
 8001bbc:	1949      	addeq	r1, r1, r5
 8001bbe:	6021      	streq	r1, [r4, #0]
 8001bc0:	6054      	str	r4, [r2, #4]
 8001bc2:	e7ca      	b.n	8001b5a <_free_r+0x26>
 8001bc4:	b003      	add	sp, #12
 8001bc6:	bd30      	pop	{r4, r5, pc}
 8001bc8:	200001b8 	.word	0x200001b8

08001bcc <sbrk_aligned>:
 8001bcc:	b570      	push	{r4, r5, r6, lr}
 8001bce:	4e0e      	ldr	r6, [pc, #56]	; (8001c08 <sbrk_aligned+0x3c>)
 8001bd0:	460c      	mov	r4, r1
 8001bd2:	6831      	ldr	r1, [r6, #0]
 8001bd4:	4605      	mov	r5, r0
 8001bd6:	b911      	cbnz	r1, 8001bde <sbrk_aligned+0x12>
 8001bd8:	f000 f88c 	bl	8001cf4 <_sbrk_r>
 8001bdc:	6030      	str	r0, [r6, #0]
 8001bde:	4621      	mov	r1, r4
 8001be0:	4628      	mov	r0, r5
 8001be2:	f000 f887 	bl	8001cf4 <_sbrk_r>
 8001be6:	1c43      	adds	r3, r0, #1
 8001be8:	d00a      	beq.n	8001c00 <sbrk_aligned+0x34>
 8001bea:	1cc4      	adds	r4, r0, #3
 8001bec:	f024 0403 	bic.w	r4, r4, #3
 8001bf0:	42a0      	cmp	r0, r4
 8001bf2:	d007      	beq.n	8001c04 <sbrk_aligned+0x38>
 8001bf4:	1a21      	subs	r1, r4, r0
 8001bf6:	4628      	mov	r0, r5
 8001bf8:	f000 f87c 	bl	8001cf4 <_sbrk_r>
 8001bfc:	3001      	adds	r0, #1
 8001bfe:	d101      	bne.n	8001c04 <sbrk_aligned+0x38>
 8001c00:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8001c04:	4620      	mov	r0, r4
 8001c06:	bd70      	pop	{r4, r5, r6, pc}
 8001c08:	200001bc 	.word	0x200001bc

08001c0c <_malloc_r>:
 8001c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c10:	1ccd      	adds	r5, r1, #3
 8001c12:	f025 0503 	bic.w	r5, r5, #3
 8001c16:	3508      	adds	r5, #8
 8001c18:	2d0c      	cmp	r5, #12
 8001c1a:	bf38      	it	cc
 8001c1c:	250c      	movcc	r5, #12
 8001c1e:	2d00      	cmp	r5, #0
 8001c20:	4607      	mov	r7, r0
 8001c22:	db01      	blt.n	8001c28 <_malloc_r+0x1c>
 8001c24:	42a9      	cmp	r1, r5
 8001c26:	d905      	bls.n	8001c34 <_malloc_r+0x28>
 8001c28:	230c      	movs	r3, #12
 8001c2a:	603b      	str	r3, [r7, #0]
 8001c2c:	2600      	movs	r6, #0
 8001c2e:	4630      	mov	r0, r6
 8001c30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001c34:	4e2e      	ldr	r6, [pc, #184]	; (8001cf0 <_malloc_r+0xe4>)
 8001c36:	f000 f8e5 	bl	8001e04 <__malloc_lock>
 8001c3a:	6833      	ldr	r3, [r6, #0]
 8001c3c:	461c      	mov	r4, r3
 8001c3e:	bb34      	cbnz	r4, 8001c8e <_malloc_r+0x82>
 8001c40:	4629      	mov	r1, r5
 8001c42:	4638      	mov	r0, r7
 8001c44:	f7ff ffc2 	bl	8001bcc <sbrk_aligned>
 8001c48:	1c43      	adds	r3, r0, #1
 8001c4a:	4604      	mov	r4, r0
 8001c4c:	d14d      	bne.n	8001cea <_malloc_r+0xde>
 8001c4e:	6834      	ldr	r4, [r6, #0]
 8001c50:	4626      	mov	r6, r4
 8001c52:	2e00      	cmp	r6, #0
 8001c54:	d140      	bne.n	8001cd8 <_malloc_r+0xcc>
 8001c56:	6823      	ldr	r3, [r4, #0]
 8001c58:	4631      	mov	r1, r6
 8001c5a:	4638      	mov	r0, r7
 8001c5c:	eb04 0803 	add.w	r8, r4, r3
 8001c60:	f000 f848 	bl	8001cf4 <_sbrk_r>
 8001c64:	4580      	cmp	r8, r0
 8001c66:	d13a      	bne.n	8001cde <_malloc_r+0xd2>
 8001c68:	6821      	ldr	r1, [r4, #0]
 8001c6a:	3503      	adds	r5, #3
 8001c6c:	1a6d      	subs	r5, r5, r1
 8001c6e:	f025 0503 	bic.w	r5, r5, #3
 8001c72:	3508      	adds	r5, #8
 8001c74:	2d0c      	cmp	r5, #12
 8001c76:	bf38      	it	cc
 8001c78:	250c      	movcc	r5, #12
 8001c7a:	4629      	mov	r1, r5
 8001c7c:	4638      	mov	r0, r7
 8001c7e:	f7ff ffa5 	bl	8001bcc <sbrk_aligned>
 8001c82:	3001      	adds	r0, #1
 8001c84:	d02b      	beq.n	8001cde <_malloc_r+0xd2>
 8001c86:	6823      	ldr	r3, [r4, #0]
 8001c88:	442b      	add	r3, r5
 8001c8a:	6023      	str	r3, [r4, #0]
 8001c8c:	e00e      	b.n	8001cac <_malloc_r+0xa0>
 8001c8e:	6822      	ldr	r2, [r4, #0]
 8001c90:	1b52      	subs	r2, r2, r5
 8001c92:	d41e      	bmi.n	8001cd2 <_malloc_r+0xc6>
 8001c94:	2a0b      	cmp	r2, #11
 8001c96:	d916      	bls.n	8001cc6 <_malloc_r+0xba>
 8001c98:	1961      	adds	r1, r4, r5
 8001c9a:	42a3      	cmp	r3, r4
 8001c9c:	6025      	str	r5, [r4, #0]
 8001c9e:	bf18      	it	ne
 8001ca0:	6059      	strne	r1, [r3, #4]
 8001ca2:	6863      	ldr	r3, [r4, #4]
 8001ca4:	bf08      	it	eq
 8001ca6:	6031      	streq	r1, [r6, #0]
 8001ca8:	5162      	str	r2, [r4, r5]
 8001caa:	604b      	str	r3, [r1, #4]
 8001cac:	4638      	mov	r0, r7
 8001cae:	f104 060b 	add.w	r6, r4, #11
 8001cb2:	f000 f8ad 	bl	8001e10 <__malloc_unlock>
 8001cb6:	f026 0607 	bic.w	r6, r6, #7
 8001cba:	1d23      	adds	r3, r4, #4
 8001cbc:	1af2      	subs	r2, r6, r3
 8001cbe:	d0b6      	beq.n	8001c2e <_malloc_r+0x22>
 8001cc0:	1b9b      	subs	r3, r3, r6
 8001cc2:	50a3      	str	r3, [r4, r2]
 8001cc4:	e7b3      	b.n	8001c2e <_malloc_r+0x22>
 8001cc6:	6862      	ldr	r2, [r4, #4]
 8001cc8:	42a3      	cmp	r3, r4
 8001cca:	bf0c      	ite	eq
 8001ccc:	6032      	streq	r2, [r6, #0]
 8001cce:	605a      	strne	r2, [r3, #4]
 8001cd0:	e7ec      	b.n	8001cac <_malloc_r+0xa0>
 8001cd2:	4623      	mov	r3, r4
 8001cd4:	6864      	ldr	r4, [r4, #4]
 8001cd6:	e7b2      	b.n	8001c3e <_malloc_r+0x32>
 8001cd8:	4634      	mov	r4, r6
 8001cda:	6876      	ldr	r6, [r6, #4]
 8001cdc:	e7b9      	b.n	8001c52 <_malloc_r+0x46>
 8001cde:	230c      	movs	r3, #12
 8001ce0:	603b      	str	r3, [r7, #0]
 8001ce2:	4638      	mov	r0, r7
 8001ce4:	f000 f894 	bl	8001e10 <__malloc_unlock>
 8001ce8:	e7a1      	b.n	8001c2e <_malloc_r+0x22>
 8001cea:	6025      	str	r5, [r4, #0]
 8001cec:	e7de      	b.n	8001cac <_malloc_r+0xa0>
 8001cee:	bf00      	nop
 8001cf0:	200001b8 	.word	0x200001b8

08001cf4 <_sbrk_r>:
 8001cf4:	b538      	push	{r3, r4, r5, lr}
 8001cf6:	4d06      	ldr	r5, [pc, #24]	; (8001d10 <_sbrk_r+0x1c>)
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	4604      	mov	r4, r0
 8001cfc:	4608      	mov	r0, r1
 8001cfe:	602b      	str	r3, [r5, #0]
 8001d00:	f7ff fb46 	bl	8001390 <_sbrk>
 8001d04:	1c43      	adds	r3, r0, #1
 8001d06:	d102      	bne.n	8001d0e <_sbrk_r+0x1a>
 8001d08:	682b      	ldr	r3, [r5, #0]
 8001d0a:	b103      	cbz	r3, 8001d0e <_sbrk_r+0x1a>
 8001d0c:	6023      	str	r3, [r4, #0]
 8001d0e:	bd38      	pop	{r3, r4, r5, pc}
 8001d10:	200001c0 	.word	0x200001c0

08001d14 <__sread>:
 8001d14:	b510      	push	{r4, lr}
 8001d16:	460c      	mov	r4, r1
 8001d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d1c:	f000 f87e 	bl	8001e1c <_read_r>
 8001d20:	2800      	cmp	r0, #0
 8001d22:	bfab      	itete	ge
 8001d24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001d26:	89a3      	ldrhlt	r3, [r4, #12]
 8001d28:	181b      	addge	r3, r3, r0
 8001d2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001d2e:	bfac      	ite	ge
 8001d30:	6563      	strge	r3, [r4, #84]	; 0x54
 8001d32:	81a3      	strhlt	r3, [r4, #12]
 8001d34:	bd10      	pop	{r4, pc}

08001d36 <__swrite>:
 8001d36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d3a:	461f      	mov	r7, r3
 8001d3c:	898b      	ldrh	r3, [r1, #12]
 8001d3e:	05db      	lsls	r3, r3, #23
 8001d40:	4605      	mov	r5, r0
 8001d42:	460c      	mov	r4, r1
 8001d44:	4616      	mov	r6, r2
 8001d46:	d505      	bpl.n	8001d54 <__swrite+0x1e>
 8001d48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f000 f846 	bl	8001de0 <_lseek_r>
 8001d54:	89a3      	ldrh	r3, [r4, #12]
 8001d56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001d5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001d5e:	81a3      	strh	r3, [r4, #12]
 8001d60:	4632      	mov	r2, r6
 8001d62:	463b      	mov	r3, r7
 8001d64:	4628      	mov	r0, r5
 8001d66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001d6a:	f7fe bd6d 	b.w	8000848 <_write_r>

08001d6e <__sseek>:
 8001d6e:	b510      	push	{r4, lr}
 8001d70:	460c      	mov	r4, r1
 8001d72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d76:	f000 f833 	bl	8001de0 <_lseek_r>
 8001d7a:	1c43      	adds	r3, r0, #1
 8001d7c:	89a3      	ldrh	r3, [r4, #12]
 8001d7e:	bf15      	itete	ne
 8001d80:	6560      	strne	r0, [r4, #84]	; 0x54
 8001d82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001d86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001d8a:	81a3      	strheq	r3, [r4, #12]
 8001d8c:	bf18      	it	ne
 8001d8e:	81a3      	strhne	r3, [r4, #12]
 8001d90:	bd10      	pop	{r4, pc}

08001d92 <__sclose>:
 8001d92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d96:	f000 b801 	b.w	8001d9c <_close_r>
	...

08001d9c <_close_r>:
 8001d9c:	b538      	push	{r3, r4, r5, lr}
 8001d9e:	4d06      	ldr	r5, [pc, #24]	; (8001db8 <_close_r+0x1c>)
 8001da0:	2300      	movs	r3, #0
 8001da2:	4604      	mov	r4, r0
 8001da4:	4608      	mov	r0, r1
 8001da6:	602b      	str	r3, [r5, #0]
 8001da8:	f7ff fac9 	bl	800133e <_close>
 8001dac:	1c43      	adds	r3, r0, #1
 8001dae:	d102      	bne.n	8001db6 <_close_r+0x1a>
 8001db0:	682b      	ldr	r3, [r5, #0]
 8001db2:	b103      	cbz	r3, 8001db6 <_close_r+0x1a>
 8001db4:	6023      	str	r3, [r4, #0]
 8001db6:	bd38      	pop	{r3, r4, r5, pc}
 8001db8:	200001c0 	.word	0x200001c0

08001dbc <_fstat_r>:
 8001dbc:	b538      	push	{r3, r4, r5, lr}
 8001dbe:	4d07      	ldr	r5, [pc, #28]	; (8001ddc <_fstat_r+0x20>)
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	4604      	mov	r4, r0
 8001dc4:	4608      	mov	r0, r1
 8001dc6:	4611      	mov	r1, r2
 8001dc8:	602b      	str	r3, [r5, #0]
 8001dca:	f7ff fac4 	bl	8001356 <_fstat>
 8001dce:	1c43      	adds	r3, r0, #1
 8001dd0:	d102      	bne.n	8001dd8 <_fstat_r+0x1c>
 8001dd2:	682b      	ldr	r3, [r5, #0]
 8001dd4:	b103      	cbz	r3, 8001dd8 <_fstat_r+0x1c>
 8001dd6:	6023      	str	r3, [r4, #0]
 8001dd8:	bd38      	pop	{r3, r4, r5, pc}
 8001dda:	bf00      	nop
 8001ddc:	200001c0 	.word	0x200001c0

08001de0 <_lseek_r>:
 8001de0:	b538      	push	{r3, r4, r5, lr}
 8001de2:	4d07      	ldr	r5, [pc, #28]	; (8001e00 <_lseek_r+0x20>)
 8001de4:	4604      	mov	r4, r0
 8001de6:	4608      	mov	r0, r1
 8001de8:	4611      	mov	r1, r2
 8001dea:	2200      	movs	r2, #0
 8001dec:	602a      	str	r2, [r5, #0]
 8001dee:	461a      	mov	r2, r3
 8001df0:	f7ff fac1 	bl	8001376 <_lseek>
 8001df4:	1c43      	adds	r3, r0, #1
 8001df6:	d102      	bne.n	8001dfe <_lseek_r+0x1e>
 8001df8:	682b      	ldr	r3, [r5, #0]
 8001dfa:	b103      	cbz	r3, 8001dfe <_lseek_r+0x1e>
 8001dfc:	6023      	str	r3, [r4, #0]
 8001dfe:	bd38      	pop	{r3, r4, r5, pc}
 8001e00:	200001c0 	.word	0x200001c0

08001e04 <__malloc_lock>:
 8001e04:	4801      	ldr	r0, [pc, #4]	; (8001e0c <__malloc_lock+0x8>)
 8001e06:	f7ff be65 	b.w	8001ad4 <__retarget_lock_acquire_recursive>
 8001e0a:	bf00      	nop
 8001e0c:	200001b4 	.word	0x200001b4

08001e10 <__malloc_unlock>:
 8001e10:	4801      	ldr	r0, [pc, #4]	; (8001e18 <__malloc_unlock+0x8>)
 8001e12:	f7ff be60 	b.w	8001ad6 <__retarget_lock_release_recursive>
 8001e16:	bf00      	nop
 8001e18:	200001b4 	.word	0x200001b4

08001e1c <_read_r>:
 8001e1c:	b538      	push	{r3, r4, r5, lr}
 8001e1e:	4d07      	ldr	r5, [pc, #28]	; (8001e3c <_read_r+0x20>)
 8001e20:	4604      	mov	r4, r0
 8001e22:	4608      	mov	r0, r1
 8001e24:	4611      	mov	r1, r2
 8001e26:	2200      	movs	r2, #0
 8001e28:	602a      	str	r2, [r5, #0]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	f7ff fa6a 	bl	8001304 <_read>
 8001e30:	1c43      	adds	r3, r0, #1
 8001e32:	d102      	bne.n	8001e3a <_read_r+0x1e>
 8001e34:	682b      	ldr	r3, [r5, #0]
 8001e36:	b103      	cbz	r3, 8001e3a <_read_r+0x1e>
 8001e38:	6023      	str	r3, [r4, #0]
 8001e3a:	bd38      	pop	{r3, r4, r5, pc}
 8001e3c:	200001c0 	.word	0x200001c0

08001e40 <_init>:
 8001e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e42:	bf00      	nop
 8001e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e46:	bc08      	pop	{r3}
 8001e48:	469e      	mov	lr, r3
 8001e4a:	4770      	bx	lr

08001e4c <_fini>:
 8001e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e4e:	bf00      	nop
 8001e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e52:	bc08      	pop	{r3}
 8001e54:	469e      	mov	lr, r3
 8001e56:	4770      	bx	lr
