read -sv run_verilog_mid/adder_32b_10_96_0334f462dd2e9e2c0c4279dd928cf277.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_96_0334f462dd2e9e2c0c4279dd928cf277_yosys.v
