# SPI_Design_System_Verilog

![image](https://user-images.githubusercontent.com/88953654/179522736-7bdbbc6c-78ac-4291-b08e-35aba2d64b86.png)
