<stg><name>myproject</name>


<trans_list>

<trans id="3200" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3201" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3204" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3209" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3215" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3218" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3221" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3222" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3226" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:15  %layer18_out_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer18_out_0_V_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:18  %layer18_out_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer18_out_1_V_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:21  %layer18_out_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer18_out_2_V_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:24  %layer4_out_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_0_V_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:27  %layer4_out_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_1_V_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:30  %layer4_out_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_2_V_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:33  %layer4_out_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_3_V_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:36  %layer4_out_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_4_V_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:39  %layer4_out_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_5_V_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:42  %layer4_out_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_6_V_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:45  %layer4_out_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_7_V_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:48  %layer4_out_8_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_8_V_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:51  %layer4_out_9_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_9_V_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:54  %layer4_out_10_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_10_V_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:57  %layer4_out_11_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_11_V_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:60  %layer4_out_12_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_12_V_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:63  %layer4_out_13_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_13_V_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:66  %layer4_out_14_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_14_V_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:69  %layer4_out_15_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_15_V_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:72  %layer4_out_16_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_16_V_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:75  %layer4_out_17_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_17_V_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:78  %layer4_out_18_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_18_V_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:81  %layer4_out_19_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_19_V_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:84  %layer4_out_20_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_20_V_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:87  %layer4_out_21_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_21_V_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:90  %layer4_out_22_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_22_V_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:93  %layer4_out_23_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_23_V_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:96  %layer4_out_24_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_24_V_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:99  %layer4_out_25_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_25_V_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:102  %layer4_out_26_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_26_V_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:105  %layer4_out_27_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_27_V_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:108  %layer4_out_28_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_28_V_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:111  %layer4_out_29_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_29_V_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:114  %layer4_out_30_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_30_V_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:117  %layer4_out_31_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_31_V_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:120  %layer4_out_32_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_32_V_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:123  %layer4_out_33_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_33_V_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:126  %layer4_out_34_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_34_V_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:129  %layer4_out_35_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_35_V_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:132  %layer4_out_36_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_36_V_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:135  %layer4_out_37_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_37_V_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:138  %layer4_out_38_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_38_V_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:141  %layer4_out_39_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_39_V_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:144  %layer4_out_40_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_40_V_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:147  %layer4_out_41_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_41_V_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:150  %layer4_out_42_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_42_V_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:153  %layer4_out_43_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_43_V_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:156  %layer4_out_44_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_44_V_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:159  %layer4_out_45_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_45_V_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:162  %layer4_out_46_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_46_V_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:165  %layer4_out_47_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_47_V_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:168  %layer4_out_48_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_48_V_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:171  %layer4_out_49_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_49_V_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:174  %layer4_out_50_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_50_V_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:177  %layer4_out_51_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_51_V_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:180  %layer4_out_52_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_52_V_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:183  %layer4_out_53_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_53_V_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:186  %layer4_out_54_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_54_V_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:189  %layer4_out_55_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_55_V_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:192  %layer4_out_56_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_56_V_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:195  %layer4_out_57_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_57_V_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:198  %layer4_out_58_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_58_V_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:201  %layer4_out_59_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_59_V_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:204  %layer4_out_60_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_60_V_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:207  %layer4_out_61_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_61_V_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:210  %layer4_out_62_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_62_V_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:213  %layer4_out_63_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer4_out_63_V_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:216  %layer5_out_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_0_V_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:219  %layer5_out_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_1_V_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:222  %layer5_out_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_2_V_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:225  %layer5_out_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_3_V_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:228  %layer5_out_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_4_V_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:231  %layer5_out_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_5_V_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:234  %layer5_out_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_6_V_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:237  %layer5_out_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_7_V_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:240  %layer5_out_8_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_8_V_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:243  %layer5_out_9_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_9_V_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:246  %layer5_out_10_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_10_V_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:249  %layer5_out_11_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_11_V_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:252  %layer5_out_12_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_12_V_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:255  %layer5_out_13_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_13_V_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:258  %layer5_out_14_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_14_V_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:261  %layer5_out_15_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_15_V_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:264  %layer5_out_16_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_16_V_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:267  %layer5_out_17_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_17_V_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:270  %layer5_out_18_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_18_V_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:273  %layer5_out_19_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_19_V_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:276  %layer5_out_20_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_20_V_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:279  %layer5_out_21_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_21_V_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:282  %layer5_out_22_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_22_V_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:285  %layer5_out_23_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_23_V_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:288  %layer5_out_24_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_24_V_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:291  %layer5_out_25_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_25_V_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:294  %layer5_out_26_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_26_V_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:297  %layer5_out_27_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_27_V_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:300  %layer5_out_28_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_28_V_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:303  %layer5_out_29_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_29_V_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:306  %layer5_out_30_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_30_V_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:309  %layer5_out_31_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_31_V_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:312  %layer5_out_32_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_32_V_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:315  %layer5_out_33_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_33_V_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:318  %layer5_out_34_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_34_V_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:321  %layer5_out_35_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_35_V_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:324  %layer5_out_36_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_36_V_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:327  %layer5_out_37_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_37_V_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:330  %layer5_out_38_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_38_V_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:333  %layer5_out_39_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_39_V_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:336  %layer5_out_40_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_40_V_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:339  %layer5_out_41_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_41_V_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:342  %layer5_out_42_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_42_V_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:345  %layer5_out_43_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_43_V_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:348  %layer5_out_44_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_44_V_V"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:351  %layer5_out_45_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_45_V_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:354  %layer5_out_46_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_46_V_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:357  %layer5_out_47_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_47_V_V"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:360  %layer5_out_48_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_48_V_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:363  %layer5_out_49_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_49_V_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:366  %layer5_out_50_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_50_V_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:369  %layer5_out_51_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_51_V_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:372  %layer5_out_52_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_52_V_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:375  %layer5_out_53_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_53_V_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:378  %layer5_out_54_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_54_V_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:381  %layer5_out_55_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_55_V_V"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:384  %layer5_out_56_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_56_V_V"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:387  %layer5_out_57_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_57_V_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:390  %layer5_out_58_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_58_V_V"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:393  %layer5_out_59_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_59_V_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:396  %layer5_out_60_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_60_V_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:399  %layer5_out_61_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_61_V_V"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:402  %layer5_out_62_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_62_V_V"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:405  %layer5_out_63_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_63_V_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:408  %layer6_out_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_0_V_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:411  %layer6_out_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_1_V_V"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:414  %layer6_out_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_2_V_V"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:417  %layer6_out_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_3_V_V"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:420  %layer6_out_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_4_V_V"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:423  %layer6_out_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_5_V_V"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:426  %layer6_out_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_6_V_V"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:429  %layer6_out_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_7_V_V"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:432  %layer6_out_8_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_8_V_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:435  %layer6_out_9_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_9_V_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:438  %layer6_out_10_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_10_V_V"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:441  %layer6_out_11_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_11_V_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:444  %layer6_out_12_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_12_V_V"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:447  %layer6_out_13_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_13_V_V"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:450  %layer6_out_14_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_14_V_V"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:453  %layer6_out_15_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_15_V_V"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:456  %layer6_out_16_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_16_V_V"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:459  %layer6_out_17_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_17_V_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:462  %layer6_out_18_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_18_V_V"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:465  %layer6_out_19_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_19_V_V"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:468  %layer6_out_20_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_20_V_V"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:471  %layer6_out_21_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_21_V_V"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:474  %layer6_out_22_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_22_V_V"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:477  %layer6_out_23_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_23_V_V"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:480  %layer6_out_24_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_24_V_V"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:483  %layer6_out_25_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_25_V_V"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:486  %layer6_out_26_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_26_V_V"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:489  %layer6_out_27_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_27_V_V"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:492  %layer6_out_28_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_28_V_V"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:495  %layer6_out_29_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_29_V_V"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:498  %layer6_out_30_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_30_V_V"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:501  %layer6_out_31_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_31_V_V"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:504  %layer6_out_32_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_32_V_V"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:507  %layer6_out_33_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_33_V_V"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:510  %layer6_out_34_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_34_V_V"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:513  %layer6_out_35_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_35_V_V"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:516  %layer6_out_36_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_36_V_V"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:519  %layer6_out_37_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_37_V_V"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:522  %layer6_out_38_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_38_V_V"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:525  %layer6_out_39_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_39_V_V"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:528  %layer6_out_40_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_40_V_V"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:531  %layer6_out_41_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_41_V_V"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:534  %layer6_out_42_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_42_V_V"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:537  %layer6_out_43_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_43_V_V"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:540  %layer6_out_44_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_44_V_V"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:543  %layer6_out_45_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_45_V_V"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:546  %layer6_out_46_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_46_V_V"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:549  %layer6_out_47_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_47_V_V"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:552  %layer6_out_48_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_48_V_V"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:555  %layer6_out_49_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_49_V_V"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:558  %layer6_out_50_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_50_V_V"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:561  %layer6_out_51_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_51_V_V"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:564  %layer6_out_52_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_52_V_V"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:567  %layer6_out_53_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_53_V_V"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:570  %layer6_out_54_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_54_V_V"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:573  %layer6_out_55_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_55_V_V"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:576  %layer6_out_56_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_56_V_V"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:579  %layer6_out_57_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_57_V_V"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:582  %layer6_out_58_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_58_V_V"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:585  %layer6_out_59_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_59_V_V"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:588  %layer6_out_60_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_60_V_V"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:591  %layer6_out_61_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_61_V_V"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:594  %layer6_out_62_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_62_V_V"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:597  %layer6_out_63_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer6_out_63_V_V"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:600  %layer19_out_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_0_V_V"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:603  %layer19_out_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_1_V_V"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:606  %layer19_out_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_2_V_V"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:609  %layer19_out_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_3_V_V"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:612  %layer19_out_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_4_V_V"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:615  %layer19_out_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_5_V_V"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:618  %layer19_out_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_6_V_V"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:621  %layer19_out_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_7_V_V"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:624  %layer19_out_8_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_8_V_V"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:627  %layer19_out_9_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_9_V_V"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:630  %layer19_out_10_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_10_V_V"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:633  %layer19_out_11_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_11_V_V"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:636  %layer19_out_12_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_12_V_V"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:639  %layer19_out_13_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_13_V_V"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:642  %layer19_out_14_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_14_V_V"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:645  %layer19_out_15_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_15_V_V"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:648  %layer19_out_16_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_16_V_V"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:651  %layer19_out_17_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_17_V_V"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:654  %layer19_out_18_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_18_V_V"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:657  %layer19_out_19_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_19_V_V"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:660  %layer19_out_20_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_20_V_V"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:663  %layer19_out_21_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_21_V_V"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:666  %layer19_out_22_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_22_V_V"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:669  %layer19_out_23_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_23_V_V"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:672  %layer19_out_24_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_24_V_V"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:675  %layer19_out_25_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_25_V_V"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:678  %layer19_out_26_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_26_V_V"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:681  %layer19_out_27_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_27_V_V"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:684  %layer19_out_28_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_28_V_V"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:687  %layer19_out_29_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_29_V_V"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:690  %layer19_out_30_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_30_V_V"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:693  %layer19_out_31_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_31_V_V"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:696  %layer19_out_32_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_32_V_V"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:699  %layer19_out_33_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_33_V_V"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:702  %layer19_out_34_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_34_V_V"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:705  %layer19_out_35_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_35_V_V"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:708  %layer19_out_36_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_36_V_V"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:711  %layer19_out_37_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_37_V_V"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:714  %layer19_out_38_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_38_V_V"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:717  %layer19_out_39_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_39_V_V"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:720  %layer19_out_40_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_40_V_V"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:723  %layer19_out_41_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_41_V_V"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:726  %layer19_out_42_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_42_V_V"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:729  %layer19_out_43_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_43_V_V"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:732  %layer19_out_44_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_44_V_V"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:735  %layer19_out_45_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_45_V_V"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:738  %layer19_out_46_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_46_V_V"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:741  %layer19_out_47_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_47_V_V"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:744  %layer19_out_48_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_48_V_V"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:747  %layer19_out_49_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_49_V_V"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:750  %layer19_out_50_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_50_V_V"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:753  %layer19_out_51_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_51_V_V"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:756  %layer19_out_52_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_52_V_V"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:759  %layer19_out_53_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_53_V_V"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:762  %layer19_out_54_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_54_V_V"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:765  %layer19_out_55_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_55_V_V"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:768  %layer19_out_56_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_56_V_V"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:771  %layer19_out_57_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_57_V_V"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:774  %layer19_out_58_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_58_V_V"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:777  %layer19_out_59_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_59_V_V"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:780  %layer19_out_60_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_60_V_V"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:783  %layer19_out_61_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_61_V_V"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:786  %layer19_out_62_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_62_V_V"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:789  %layer19_out_63_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer19_out_63_V_V"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:792  %layer9_out_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_0_V_V"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:795  %layer9_out_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_1_V_V"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:798  %layer9_out_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_2_V_V"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:801  %layer9_out_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_3_V_V"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:804  %layer9_out_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_4_V_V"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:807  %layer9_out_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_5_V_V"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:810  %layer9_out_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_6_V_V"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:813  %layer9_out_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_7_V_V"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:816  %layer9_out_8_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_8_V_V"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:819  %layer9_out_9_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_9_V_V"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:822  %layer9_out_10_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_10_V_V"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:825  %layer9_out_11_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_11_V_V"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:828  %layer9_out_12_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_12_V_V"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:831  %layer9_out_13_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_13_V_V"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:834  %layer9_out_14_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_14_V_V"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:837  %layer9_out_15_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_15_V_V"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:840  %layer9_out_16_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_16_V_V"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:843  %layer9_out_17_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_17_V_V"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:846  %layer9_out_18_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_18_V_V"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:849  %layer9_out_19_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_19_V_V"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:852  %layer9_out_20_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_20_V_V"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:855  %layer9_out_21_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_21_V_V"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:858  %layer9_out_22_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_22_V_V"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:861  %layer9_out_23_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_23_V_V"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:864  %layer9_out_24_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_24_V_V"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:867  %layer9_out_25_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_25_V_V"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:870  %layer9_out_26_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_26_V_V"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:873  %layer9_out_27_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_27_V_V"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:876  %layer9_out_28_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_28_V_V"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:879  %layer9_out_29_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_29_V_V"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:882  %layer9_out_30_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_30_V_V"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:885  %layer9_out_31_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_31_V_V"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:888  %layer9_out_32_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_32_V_V"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:891  %layer9_out_33_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_33_V_V"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:894  %layer9_out_34_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_34_V_V"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:897  %layer9_out_35_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_35_V_V"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:900  %layer9_out_36_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_36_V_V"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:903  %layer9_out_37_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_37_V_V"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:906  %layer9_out_38_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_38_V_V"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:909  %layer9_out_39_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_39_V_V"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:912  %layer9_out_40_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_40_V_V"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:915  %layer9_out_41_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_41_V_V"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:918  %layer9_out_42_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_42_V_V"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:921  %layer9_out_43_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_43_V_V"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:924  %layer9_out_44_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_44_V_V"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:927  %layer9_out_45_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_45_V_V"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:930  %layer9_out_46_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_46_V_V"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:933  %layer9_out_47_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_47_V_V"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:936  %layer9_out_48_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_48_V_V"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:939  %layer9_out_49_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_49_V_V"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:942  %layer9_out_50_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_50_V_V"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:945  %layer9_out_51_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_51_V_V"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:948  %layer9_out_52_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_52_V_V"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:951  %layer9_out_53_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_53_V_V"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:954  %layer9_out_54_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_54_V_V"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:957  %layer9_out_55_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_55_V_V"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:960  %layer9_out_56_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_56_V_V"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:963  %layer9_out_57_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_57_V_V"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:966  %layer9_out_58_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_58_V_V"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:969  %layer9_out_59_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_59_V_V"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:972  %layer9_out_60_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_60_V_V"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:975  %layer9_out_61_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_61_V_V"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:978  %layer9_out_62_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_62_V_V"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:981  %layer9_out_63_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_63_V_V"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:984  %layer9_out_64_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_64_V_V"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:987  %layer9_out_65_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_65_V_V"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:990  %layer9_out_66_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_66_V_V"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:993  %layer9_out_67_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_67_V_V"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:996  %layer9_out_68_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_68_V_V"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:999  %layer9_out_69_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_69_V_V"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1002  %layer9_out_70_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_70_V_V"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1005  %layer9_out_71_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_71_V_V"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1008  %layer9_out_72_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_72_V_V"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1011  %layer9_out_73_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_73_V_V"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1014  %layer9_out_74_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_74_V_V"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1017  %layer9_out_75_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_75_V_V"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1020  %layer9_out_76_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_76_V_V"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1023  %layer9_out_77_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_77_V_V"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1026  %layer9_out_78_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_78_V_V"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1029  %layer9_out_79_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_79_V_V"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1032  %layer9_out_80_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_80_V_V"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1035  %layer9_out_81_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_81_V_V"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1038  %layer9_out_82_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_82_V_V"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1041  %layer9_out_83_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_83_V_V"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1044  %layer9_out_84_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_84_V_V"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1047  %layer9_out_85_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_85_V_V"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1050  %layer9_out_86_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_86_V_V"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1053  %layer9_out_87_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_87_V_V"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1056  %layer9_out_88_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_88_V_V"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1059  %layer9_out_89_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_89_V_V"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1062  %layer9_out_90_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_90_V_V"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1065  %layer9_out_91_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_91_V_V"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1068  %layer9_out_92_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_92_V_V"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1071  %layer9_out_93_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_93_V_V"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1074  %layer9_out_94_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_94_V_V"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1077  %layer9_out_95_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_95_V_V"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1080  %layer9_out_96_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_96_V_V"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1083  %layer9_out_97_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_97_V_V"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1086  %layer9_out_98_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_98_V_V"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1089  %layer9_out_99_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_99_V_V"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1092  %layer9_out_100_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_100_V_V"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1095  %layer9_out_101_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_101_V_V"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1098  %layer9_out_102_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_102_V_V"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1101  %layer9_out_103_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_103_V_V"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1104  %layer9_out_104_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_104_V_V"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1107  %layer9_out_105_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_105_V_V"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1110  %layer9_out_106_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_106_V_V"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1113  %layer9_out_107_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_107_V_V"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1116  %layer9_out_108_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_108_V_V"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1119  %layer9_out_109_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_109_V_V"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1122  %layer9_out_110_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_110_V_V"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1125  %layer9_out_111_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_111_V_V"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1128  %layer9_out_112_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_112_V_V"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1131  %layer9_out_113_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_113_V_V"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1134  %layer9_out_114_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_114_V_V"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1137  %layer9_out_115_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_115_V_V"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1140  %layer9_out_116_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_116_V_V"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1143  %layer9_out_117_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_117_V_V"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1146  %layer9_out_118_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_118_V_V"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1149  %layer9_out_119_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_119_V_V"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1152  %layer9_out_120_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_120_V_V"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1155  %layer9_out_121_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_121_V_V"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1158  %layer9_out_122_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_122_V_V"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1161  %layer9_out_123_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_123_V_V"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1164  %layer9_out_124_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_124_V_V"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1167  %layer9_out_125_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_125_V_V"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1170  %layer9_out_126_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_126_V_V"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1173  %layer9_out_127_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer9_out_127_V_V"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1176  %layer10_out_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_0_V_V"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1179  %layer10_out_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_1_V_V"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1182  %layer10_out_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_2_V_V"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1185  %layer10_out_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_3_V_V"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1188  %layer10_out_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_4_V_V"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1191  %layer10_out_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_5_V_V"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1194  %layer10_out_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_6_V_V"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1197  %layer10_out_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_7_V_V"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1200  %layer10_out_8_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_8_V_V"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1203  %layer10_out_9_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_9_V_V"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1206  %layer10_out_10_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_10_V_V"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1209  %layer10_out_11_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_11_V_V"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1212  %layer10_out_12_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_12_V_V"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1215  %layer10_out_13_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_13_V_V"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1218  %layer10_out_14_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_14_V_V"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1221  %layer10_out_15_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_15_V_V"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1224  %layer10_out_16_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_16_V_V"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1227  %layer10_out_17_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_17_V_V"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1230  %layer10_out_18_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_18_V_V"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1233  %layer10_out_19_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_19_V_V"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1236  %layer10_out_20_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_20_V_V"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1239  %layer10_out_21_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_21_V_V"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1242  %layer10_out_22_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_22_V_V"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1245  %layer10_out_23_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_23_V_V"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1248  %layer10_out_24_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_24_V_V"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1251  %layer10_out_25_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_25_V_V"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1254  %layer10_out_26_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_26_V_V"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1257  %layer10_out_27_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_27_V_V"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1260  %layer10_out_28_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_28_V_V"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1263  %layer10_out_29_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_29_V_V"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1266  %layer10_out_30_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_30_V_V"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1269  %layer10_out_31_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_31_V_V"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1272  %layer10_out_32_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_32_V_V"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1275  %layer10_out_33_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_33_V_V"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1278  %layer10_out_34_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_34_V_V"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1281  %layer10_out_35_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_35_V_V"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1284  %layer10_out_36_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_36_V_V"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1287  %layer10_out_37_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_37_V_V"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1290  %layer10_out_38_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_38_V_V"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1293  %layer10_out_39_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_39_V_V"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1296  %layer10_out_40_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_40_V_V"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1299  %layer10_out_41_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_41_V_V"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1302  %layer10_out_42_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_42_V_V"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1305  %layer10_out_43_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_43_V_V"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1308  %layer10_out_44_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_44_V_V"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1311  %layer10_out_45_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_45_V_V"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1314  %layer10_out_46_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_46_V_V"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1317  %layer10_out_47_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_47_V_V"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1320  %layer10_out_48_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_48_V_V"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1323  %layer10_out_49_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_49_V_V"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1326  %layer10_out_50_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_50_V_V"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1329  %layer10_out_51_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_51_V_V"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1332  %layer10_out_52_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_52_V_V"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1335  %layer10_out_53_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_53_V_V"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1338  %layer10_out_54_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_54_V_V"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1341  %layer10_out_55_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_55_V_V"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1344  %layer10_out_56_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_56_V_V"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1347  %layer10_out_57_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_57_V_V"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1350  %layer10_out_58_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_58_V_V"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1353  %layer10_out_59_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_59_V_V"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1356  %layer10_out_60_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_60_V_V"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1359  %layer10_out_61_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_61_V_V"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1362  %layer10_out_62_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_62_V_V"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1365  %layer10_out_63_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_63_V_V"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1368  %layer10_out_64_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_64_V_V"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1371  %layer10_out_65_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_65_V_V"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1374  %layer10_out_66_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_66_V_V"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1377  %layer10_out_67_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_67_V_V"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1380  %layer10_out_68_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_68_V_V"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1383  %layer10_out_69_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_69_V_V"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1386  %layer10_out_70_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_70_V_V"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1389  %layer10_out_71_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_71_V_V"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1392  %layer10_out_72_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_72_V_V"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1395  %layer10_out_73_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_73_V_V"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1398  %layer10_out_74_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_74_V_V"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1401  %layer10_out_75_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_75_V_V"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1404  %layer10_out_76_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_76_V_V"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1407  %layer10_out_77_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_77_V_V"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1410  %layer10_out_78_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_78_V_V"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1413  %layer10_out_79_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_79_V_V"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1416  %layer10_out_80_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_80_V_V"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1419  %layer10_out_81_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_81_V_V"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1422  %layer10_out_82_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_82_V_V"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1425  %layer10_out_83_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_83_V_V"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1428  %layer10_out_84_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_84_V_V"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1431  %layer10_out_85_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_85_V_V"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1434  %layer10_out_86_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_86_V_V"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1437  %layer10_out_87_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_87_V_V"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1440  %layer10_out_88_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_88_V_V"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1443  %layer10_out_89_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_89_V_V"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1446  %layer10_out_90_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_90_V_V"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1449  %layer10_out_91_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_91_V_V"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1452  %layer10_out_92_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_92_V_V"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1455  %layer10_out_93_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_93_V_V"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1458  %layer10_out_94_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_94_V_V"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1461  %layer10_out_95_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_95_V_V"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1464  %layer10_out_96_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_96_V_V"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1467  %layer10_out_97_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_97_V_V"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1470  %layer10_out_98_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_98_V_V"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1473  %layer10_out_99_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_99_V_V"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1476  %layer10_out_100_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_100_V_V"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1479  %layer10_out_101_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_101_V_V"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1482  %layer10_out_102_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_102_V_V"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1485  %layer10_out_103_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_103_V_V"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1488  %layer10_out_104_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_104_V_V"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1491  %layer10_out_105_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_105_V_V"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1494  %layer10_out_106_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_106_V_V"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1497  %layer10_out_107_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_107_V_V"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1500  %layer10_out_108_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_108_V_V"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1503  %layer10_out_109_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_109_V_V"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1506  %layer10_out_110_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_110_V_V"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1509  %layer10_out_111_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_111_V_V"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1512  %layer10_out_112_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_112_V_V"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1515  %layer10_out_113_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_113_V_V"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1518  %layer10_out_114_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_114_V_V"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1521  %layer10_out_115_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_115_V_V"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1524  %layer10_out_116_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_116_V_V"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1527  %layer10_out_117_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_117_V_V"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1530  %layer10_out_118_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_118_V_V"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1533  %layer10_out_119_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_119_V_V"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1536  %layer10_out_120_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_120_V_V"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1539  %layer10_out_121_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_121_V_V"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1542  %layer10_out_122_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_122_V_V"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1545  %layer10_out_123_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_123_V_V"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1548  %layer10_out_124_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_124_V_V"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1551  %layer10_out_125_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_125_V_V"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1554  %layer10_out_126_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_126_V_V"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1557  %layer10_out_127_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer10_out_127_V_V"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1560  %layer20_out_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_0_V_V"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1563  %layer20_out_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_1_V_V"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1566  %layer20_out_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_2_V_V"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1569  %layer20_out_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_3_V_V"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1572  %layer20_out_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_4_V_V"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1575  %layer20_out_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_5_V_V"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1578  %layer20_out_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_6_V_V"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1581  %layer20_out_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_7_V_V"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1584  %layer20_out_8_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_8_V_V"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1587  %layer20_out_9_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_9_V_V"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1590  %layer20_out_10_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_10_V_V"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1593  %layer20_out_11_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_11_V_V"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1596  %layer20_out_12_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_12_V_V"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1599  %layer20_out_13_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_13_V_V"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1602  %layer20_out_14_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_14_V_V"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1605  %layer20_out_15_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_15_V_V"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1608  %layer20_out_16_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_16_V_V"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1611  %layer20_out_17_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_17_V_V"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1614  %layer20_out_18_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_18_V_V"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1617  %layer20_out_19_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_19_V_V"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1620  %layer20_out_20_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_20_V_V"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1623  %layer20_out_21_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_21_V_V"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1626  %layer20_out_22_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_22_V_V"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1629  %layer20_out_23_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_23_V_V"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1632  %layer20_out_24_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_24_V_V"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1635  %layer20_out_25_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_25_V_V"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1638  %layer20_out_26_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_26_V_V"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1641  %layer20_out_27_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_27_V_V"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1644  %layer20_out_28_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_28_V_V"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1647  %layer20_out_29_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_29_V_V"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1650  %layer20_out_30_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_30_V_V"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1653  %layer20_out_31_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_31_V_V"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1656  %layer20_out_32_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_32_V_V"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1659  %layer20_out_33_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_33_V_V"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1662  %layer20_out_34_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_34_V_V"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1665  %layer20_out_35_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_35_V_V"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1668  %layer20_out_36_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_36_V_V"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1671  %layer20_out_37_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_37_V_V"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1674  %layer20_out_38_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_38_V_V"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1677  %layer20_out_39_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_39_V_V"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1680  %layer20_out_40_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_40_V_V"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1683  %layer20_out_41_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_41_V_V"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1686  %layer20_out_42_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_42_V_V"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1689  %layer20_out_43_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_43_V_V"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1692  %layer20_out_44_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_44_V_V"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1695  %layer20_out_45_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_45_V_V"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1698  %layer20_out_46_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_46_V_V"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1701  %layer20_out_47_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_47_V_V"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1704  %layer20_out_48_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_48_V_V"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1707  %layer20_out_49_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_49_V_V"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1710  %layer20_out_50_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_50_V_V"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1713  %layer20_out_51_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_51_V_V"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1716  %layer20_out_52_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_52_V_V"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1719  %layer20_out_53_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_53_V_V"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1722  %layer20_out_54_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_54_V_V"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1725  %layer20_out_55_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_55_V_V"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1728  %layer20_out_56_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_56_V_V"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1731  %layer20_out_57_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_57_V_V"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1734  %layer20_out_58_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_58_V_V"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1737  %layer20_out_59_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_59_V_V"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1740  %layer20_out_60_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_60_V_V"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1743  %layer20_out_61_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_61_V_V"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1746  %layer20_out_62_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_62_V_V"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1749  %layer20_out_63_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_63_V_V"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1752  %layer20_out_64_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_64_V_V"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1755  %layer20_out_65_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_65_V_V"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1758  %layer20_out_66_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_66_V_V"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1761  %layer20_out_67_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_67_V_V"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1764  %layer20_out_68_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_68_V_V"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1767  %layer20_out_69_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_69_V_V"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1770  %layer20_out_70_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_70_V_V"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1773  %layer20_out_71_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_71_V_V"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1776  %layer20_out_72_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_72_V_V"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1779  %layer20_out_73_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_73_V_V"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1782  %layer20_out_74_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_74_V_V"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1785  %layer20_out_75_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_75_V_V"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1788  %layer20_out_76_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_76_V_V"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1791  %layer20_out_77_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_77_V_V"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1794  %layer20_out_78_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_78_V_V"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1797  %layer20_out_79_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_79_V_V"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1800  %layer20_out_80_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_80_V_V"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1803  %layer20_out_81_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_81_V_V"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1806  %layer20_out_82_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_82_V_V"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1809  %layer20_out_83_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_83_V_V"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1812  %layer20_out_84_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_84_V_V"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1815  %layer20_out_85_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_85_V_V"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1818  %layer20_out_86_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_86_V_V"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1821  %layer20_out_87_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_87_V_V"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1824  %layer20_out_88_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_88_V_V"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1827  %layer20_out_89_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_89_V_V"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1830  %layer20_out_90_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_90_V_V"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1833  %layer20_out_91_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_91_V_V"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1836  %layer20_out_92_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_92_V_V"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1839  %layer20_out_93_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_93_V_V"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1842  %layer20_out_94_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_94_V_V"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1845  %layer20_out_95_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_95_V_V"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1848  %layer20_out_96_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_96_V_V"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1851  %layer20_out_97_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_97_V_V"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1854  %layer20_out_98_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_98_V_V"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1857  %layer20_out_99_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_99_V_V"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1860  %layer20_out_100_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_100_V_V"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1863  %layer20_out_101_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_101_V_V"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1866  %layer20_out_102_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_102_V_V"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1869  %layer20_out_103_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_103_V_V"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1872  %layer20_out_104_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_104_V_V"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1875  %layer20_out_105_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_105_V_V"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1878  %layer20_out_106_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_106_V_V"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1881  %layer20_out_107_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_107_V_V"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1884  %layer20_out_108_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_108_V_V"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1887  %layer20_out_109_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_109_V_V"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1890  %layer20_out_110_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_110_V_V"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1893  %layer20_out_111_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_111_V_V"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1896  %layer20_out_112_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_112_V_V"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1899  %layer20_out_113_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_113_V_V"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1902  %layer20_out_114_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_114_V_V"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1905  %layer20_out_115_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_115_V_V"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1908  %layer20_out_116_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_116_V_V"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1911  %layer20_out_117_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_117_V_V"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1914  %layer20_out_118_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_118_V_V"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1917  %layer20_out_119_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_119_V_V"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1920  %layer20_out_120_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_120_V_V"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1923  %layer20_out_121_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_121_V_V"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1926  %layer20_out_122_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_122_V_V"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1929  %layer20_out_123_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_123_V_V"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1932  %layer20_out_124_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_124_V_V"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1935  %layer20_out_125_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_125_V_V"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1938  %layer20_out_126_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_126_V_V"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1941  %layer20_out_127_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer20_out_127_V_V"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1944  %layer13_out_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_0_V_V"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1947  %layer13_out_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_1_V_V"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1950  %layer13_out_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_2_V_V"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1953  %layer13_out_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_3_V_V"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1956  %layer13_out_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_4_V_V"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1959  %layer13_out_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_5_V_V"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1962  %layer13_out_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_6_V_V"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1965  %layer13_out_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_7_V_V"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1968  %layer13_out_8_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_8_V_V"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1971  %layer13_out_9_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_9_V_V"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1974  %layer13_out_10_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_10_V_V"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1977  %layer13_out_11_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_11_V_V"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1980  %layer13_out_12_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_12_V_V"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1983  %layer13_out_13_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_13_V_V"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1986  %layer13_out_14_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_14_V_V"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1989  %layer13_out_15_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_15_V_V"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1992  %layer13_out_16_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_16_V_V"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1995  %layer13_out_17_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_17_V_V"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:1998  %layer13_out_18_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_18_V_V"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2001  %layer13_out_19_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_19_V_V"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2004  %layer13_out_20_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_20_V_V"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2007  %layer13_out_21_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_21_V_V"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2010  %layer13_out_22_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_22_V_V"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2013  %layer13_out_23_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_23_V_V"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2016  %layer13_out_24_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_24_V_V"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2019  %layer13_out_25_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_25_V_V"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2022  %layer13_out_26_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_26_V_V"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2025  %layer13_out_27_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_27_V_V"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2028  %layer13_out_28_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_28_V_V"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2031  %layer13_out_29_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_29_V_V"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2034  %layer13_out_30_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_30_V_V"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2037  %layer13_out_31_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_31_V_V"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2040  %layer13_out_32_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_32_V_V"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2043  %layer13_out_33_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_33_V_V"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2046  %layer13_out_34_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_34_V_V"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2049  %layer13_out_35_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_35_V_V"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2052  %layer13_out_36_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_36_V_V"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2055  %layer13_out_37_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_37_V_V"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2058  %layer13_out_38_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_38_V_V"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2061  %layer13_out_39_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_39_V_V"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2064  %layer13_out_40_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_40_V_V"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2067  %layer13_out_41_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_41_V_V"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2070  %layer13_out_42_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_42_V_V"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2073  %layer13_out_43_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_43_V_V"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2076  %layer13_out_44_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_44_V_V"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2079  %layer13_out_45_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_45_V_V"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2082  %layer13_out_46_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_46_V_V"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2085  %layer13_out_47_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_47_V_V"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2088  %layer13_out_48_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_48_V_V"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2091  %layer13_out_49_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_49_V_V"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2094  %layer13_out_50_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_50_V_V"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2097  %layer13_out_51_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_51_V_V"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2100  %layer13_out_52_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_52_V_V"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4791" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2103  %layer13_out_53_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_53_V_V"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2106  %layer13_out_54_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_54_V_V"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2109  %layer13_out_55_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_55_V_V"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2112  %layer13_out_56_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_56_V_V"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2115  %layer13_out_57_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_57_V_V"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2118  %layer13_out_58_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_58_V_V"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2121  %layer13_out_59_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_59_V_V"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2124  %layer13_out_60_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_60_V_V"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2127  %layer13_out_61_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_61_V_V"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2130  %layer13_out_62_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_62_V_V"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2133  %layer13_out_63_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_63_V_V"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2136  %layer13_out_64_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_64_V_V"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2139  %layer13_out_65_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_65_V_V"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4830" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2142  %layer13_out_66_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_66_V_V"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4833" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2145  %layer13_out_67_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_67_V_V"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2148  %layer13_out_68_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_68_V_V"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2151  %layer13_out_69_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_69_V_V"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2154  %layer13_out_70_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_70_V_V"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2157  %layer13_out_71_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_71_V_V"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2160  %layer13_out_72_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_72_V_V"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2163  %layer13_out_73_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_73_V_V"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2166  %layer13_out_74_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_74_V_V"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2169  %layer13_out_75_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_75_V_V"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2172  %layer13_out_76_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_76_V_V"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4863" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2175  %layer13_out_77_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_77_V_V"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2178  %layer13_out_78_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_78_V_V"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2181  %layer13_out_79_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_79_V_V"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2184  %layer13_out_80_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_80_V_V"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2187  %layer13_out_81_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_81_V_V"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2190  %layer13_out_82_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_82_V_V"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4881" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2193  %layer13_out_83_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_83_V_V"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2196  %layer13_out_84_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_84_V_V"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2199  %layer13_out_85_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_85_V_V"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2202  %layer13_out_86_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_86_V_V"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2205  %layer13_out_87_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_87_V_V"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2208  %layer13_out_88_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_88_V_V"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4899" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2211  %layer13_out_89_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_89_V_V"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4902" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2214  %layer13_out_90_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_90_V_V"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2217  %layer13_out_91_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_91_V_V"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2220  %layer13_out_92_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_92_V_V"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4911" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2223  %layer13_out_93_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_93_V_V"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4914" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2226  %layer13_out_94_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_94_V_V"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4917" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2229  %layer13_out_95_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_95_V_V"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4920" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2232  %layer13_out_96_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_96_V_V"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4923" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2235  %layer13_out_97_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_97_V_V"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4926" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2238  %layer13_out_98_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_98_V_V"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4929" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2241  %layer13_out_99_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_99_V_V"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4932" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2244  %layer13_out_100_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_100_V_V"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2247  %layer13_out_101_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_101_V_V"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4938" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2250  %layer13_out_102_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_102_V_V"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4941" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2253  %layer13_out_103_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_103_V_V"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2256  %layer13_out_104_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_104_V_V"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2259  %layer13_out_105_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_105_V_V"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2262  %layer13_out_106_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_106_V_V"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2265  %layer13_out_107_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_107_V_V"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2268  %layer13_out_108_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_108_V_V"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2271  %layer13_out_109_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_109_V_V"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2274  %layer13_out_110_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_110_V_V"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4965" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2277  %layer13_out_111_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_111_V_V"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4968" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2280  %layer13_out_112_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_112_V_V"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2283  %layer13_out_113_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_113_V_V"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2286  %layer13_out_114_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_114_V_V"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2289  %layer13_out_115_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_115_V_V"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4980" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2292  %layer13_out_116_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_116_V_V"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4983" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2295  %layer13_out_117_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_117_V_V"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4986" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2298  %layer13_out_118_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_118_V_V"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2301  %layer13_out_119_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_119_V_V"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4992" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2304  %layer13_out_120_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_120_V_V"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4995" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2307  %layer13_out_121_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_121_V_V"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2310  %layer13_out_122_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_122_V_V"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2313  %layer13_out_123_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_123_V_V"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2316  %layer13_out_124_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_124_V_V"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5007" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2319  %layer13_out_125_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_125_V_V"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5010" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2322  %layer13_out_126_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_126_V_V"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5013" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2325  %layer13_out_127_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer13_out_127_V_V"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2328  %layer14_out_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_0_V_V"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2331  %layer14_out_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_1_V_V"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2334  %layer14_out_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_2_V_V"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2337  %layer14_out_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_3_V_V"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5028" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2340  %layer14_out_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_4_V_V"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5031" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2343  %layer14_out_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_5_V_V"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5034" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2346  %layer14_out_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_6_V_V"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5037" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2349  %layer14_out_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_7_V_V"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2352  %layer14_out_8_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_8_V_V"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5043" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2355  %layer14_out_9_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_9_V_V"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5046" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2358  %layer14_out_10_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_10_V_V"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5049" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2361  %layer14_out_11_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_11_V_V"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2364  %layer14_out_12_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_12_V_V"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2367  %layer14_out_13_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_13_V_V"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5058" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2370  %layer14_out_14_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_14_V_V"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5061" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2373  %layer14_out_15_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_15_V_V"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5064" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2376  %layer14_out_16_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_16_V_V"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2379  %layer14_out_17_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_17_V_V"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5070" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2382  %layer14_out_18_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_18_V_V"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5073" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2385  %layer14_out_19_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_19_V_V"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2388  %layer14_out_20_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_20_V_V"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2391  %layer14_out_21_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_21_V_V"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2394  %layer14_out_22_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_22_V_V"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5085" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2397  %layer14_out_23_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_23_V_V"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5088" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2400  %layer14_out_24_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_24_V_V"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5091" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2403  %layer14_out_25_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_25_V_V"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5094" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2406  %layer14_out_26_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_26_V_V"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5097" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2409  %layer14_out_27_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_27_V_V"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5100" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2412  %layer14_out_28_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_28_V_V"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5103" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2415  %layer14_out_29_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_29_V_V"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5106" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2418  %layer14_out_30_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_30_V_V"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5109" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2421  %layer14_out_31_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_31_V_V"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5112" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2424  %layer14_out_32_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_32_V_V"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5115" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2427  %layer14_out_33_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_33_V_V"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5118" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2430  %layer14_out_34_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_34_V_V"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5121" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2433  %layer14_out_35_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_35_V_V"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5124" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2436  %layer14_out_36_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_36_V_V"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5127" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2439  %layer14_out_37_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_37_V_V"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5130" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2442  %layer14_out_38_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_38_V_V"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5133" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2445  %layer14_out_39_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_39_V_V"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5136" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2448  %layer14_out_40_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_40_V_V"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5139" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2451  %layer14_out_41_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_41_V_V"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5142" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2454  %layer14_out_42_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_42_V_V"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5145" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2457  %layer14_out_43_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_43_V_V"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5148" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2460  %layer14_out_44_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_44_V_V"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5151" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2463  %layer14_out_45_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_45_V_V"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5154" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2466  %layer14_out_46_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_46_V_V"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5157" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2469  %layer14_out_47_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_47_V_V"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5160" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2472  %layer14_out_48_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_48_V_V"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5163" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2475  %layer14_out_49_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_49_V_V"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5166" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2478  %layer14_out_50_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_50_V_V"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5169" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2481  %layer14_out_51_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_51_V_V"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5172" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2484  %layer14_out_52_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_52_V_V"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5175" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2487  %layer14_out_53_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_53_V_V"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5178" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2490  %layer14_out_54_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_54_V_V"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5181" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2493  %layer14_out_55_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_55_V_V"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5184" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2496  %layer14_out_56_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_56_V_V"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5187" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2499  %layer14_out_57_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_57_V_V"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5190" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2502  %layer14_out_58_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_58_V_V"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5193" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2505  %layer14_out_59_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_59_V_V"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5196" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2508  %layer14_out_60_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_60_V_V"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5199" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2511  %layer14_out_61_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_61_V_V"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5202" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2514  %layer14_out_62_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_62_V_V"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5205" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2517  %layer14_out_63_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_63_V_V"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5208" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2520  %layer14_out_64_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_64_V_V"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5211" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2523  %layer14_out_65_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_65_V_V"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5214" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2526  %layer14_out_66_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_66_V_V"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5217" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2529  %layer14_out_67_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_67_V_V"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2532  %layer14_out_68_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_68_V_V"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5223" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2535  %layer14_out_69_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_69_V_V"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5226" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2538  %layer14_out_70_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_70_V_V"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5229" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2541  %layer14_out_71_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_71_V_V"/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5232" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2544  %layer14_out_72_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_72_V_V"/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2547  %layer14_out_73_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_73_V_V"/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5238" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2550  %layer14_out_74_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_74_V_V"/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5241" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2553  %layer14_out_75_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_75_V_V"/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5244" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2556  %layer14_out_76_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_76_V_V"/></StgValue>
</operation>

<operation id="877" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5247" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2559  %layer14_out_77_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_77_V_V"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5250" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2562  %layer14_out_78_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_78_V_V"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5253" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2565  %layer14_out_79_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_79_V_V"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5256" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2568  %layer14_out_80_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_80_V_V"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5259" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2571  %layer14_out_81_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_81_V_V"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5262" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2574  %layer14_out_82_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_82_V_V"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5265" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2577  %layer14_out_83_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_83_V_V"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5268" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2580  %layer14_out_84_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_84_V_V"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5271" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2583  %layer14_out_85_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_85_V_V"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5274" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2586  %layer14_out_86_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_86_V_V"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5277" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2589  %layer14_out_87_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_87_V_V"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5280" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2592  %layer14_out_88_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_88_V_V"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5283" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2595  %layer14_out_89_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_89_V_V"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5286" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2598  %layer14_out_90_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_90_V_V"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5289" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2601  %layer14_out_91_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_91_V_V"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5292" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2604  %layer14_out_92_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_92_V_V"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5295" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2607  %layer14_out_93_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_93_V_V"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5298" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2610  %layer14_out_94_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_94_V_V"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5301" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2613  %layer14_out_95_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_95_V_V"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5304" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2616  %layer14_out_96_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_96_V_V"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5307" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2619  %layer14_out_97_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_97_V_V"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5310" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2622  %layer14_out_98_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_98_V_V"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5313" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2625  %layer14_out_99_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_99_V_V"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5316" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2628  %layer14_out_100_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_100_V_V"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5319" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2631  %layer14_out_101_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_101_V_V"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5322" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2634  %layer14_out_102_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_102_V_V"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2637  %layer14_out_103_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_103_V_V"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5328" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2640  %layer14_out_104_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_104_V_V"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5331" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2643  %layer14_out_105_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_105_V_V"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5334" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2646  %layer14_out_106_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_106_V_V"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5337" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2649  %layer14_out_107_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_107_V_V"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5340" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2652  %layer14_out_108_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_108_V_V"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5343" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2655  %layer14_out_109_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_109_V_V"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5346" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2658  %layer14_out_110_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_110_V_V"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5349" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2661  %layer14_out_111_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_111_V_V"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5352" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2664  %layer14_out_112_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_112_V_V"/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5355" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2667  %layer14_out_113_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_113_V_V"/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5358" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2670  %layer14_out_114_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_114_V_V"/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5361" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2673  %layer14_out_115_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_115_V_V"/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5364" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2676  %layer14_out_116_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_116_V_V"/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5367" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2679  %layer14_out_117_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_117_V_V"/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5370" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2682  %layer14_out_118_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_118_V_V"/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5373" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2685  %layer14_out_119_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_119_V_V"/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5376" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2688  %layer14_out_120_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_120_V_V"/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5379" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2691  %layer14_out_121_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_121_V_V"/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5382" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2694  %layer14_out_122_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_122_V_V"/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5385" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2697  %layer14_out_123_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_123_V_V"/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5388" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2700  %layer14_out_124_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_124_V_V"/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5391" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2703  %layer14_out_125_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_125_V_V"/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5394" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2706  %layer14_out_126_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_126_V_V"/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5397" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2709  %layer14_out_127_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer14_out_127_V_V"/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5400" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2712  %layer15_out_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_0_V_V"/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5403" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2715  %layer15_out_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_1_V_V"/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5406" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2718  %layer15_out_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_2_V_V"/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5409" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2721  %layer15_out_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_3_V_V"/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5412" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2724  %layer15_out_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_4_V_V"/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5415" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2727  %layer15_out_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_5_V_V"/></StgValue>
</operation>

<operation id="934" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5418" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2730  %layer15_out_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_6_V_V"/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5421" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2733  %layer15_out_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_7_V_V"/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5424" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2736  %layer15_out_8_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_8_V_V"/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5427" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2739  %layer15_out_9_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_9_V_V"/></StgValue>
</operation>

<operation id="938" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5430" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2742  %layer15_out_10_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_10_V_V"/></StgValue>
</operation>

<operation id="939" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5433" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2745  %layer15_out_11_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_11_V_V"/></StgValue>
</operation>

<operation id="940" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5436" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2748  %layer15_out_12_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_12_V_V"/></StgValue>
</operation>

<operation id="941" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5439" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2751  %layer15_out_13_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_13_V_V"/></StgValue>
</operation>

<operation id="942" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5442" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2754  %layer15_out_14_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_14_V_V"/></StgValue>
</operation>

<operation id="943" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5445" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2757  %layer15_out_15_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_15_V_V"/></StgValue>
</operation>

<operation id="944" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5448" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2760  %layer15_out_16_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_16_V_V"/></StgValue>
</operation>

<operation id="945" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5451" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2763  %layer15_out_17_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_17_V_V"/></StgValue>
</operation>

<operation id="946" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5454" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2766  %layer15_out_18_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_18_V_V"/></StgValue>
</operation>

<operation id="947" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5457" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2769  %layer15_out_19_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_19_V_V"/></StgValue>
</operation>

<operation id="948" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5460" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2772  %layer15_out_20_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_20_V_V"/></StgValue>
</operation>

<operation id="949" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5463" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2775  %layer15_out_21_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_21_V_V"/></StgValue>
</operation>

<operation id="950" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5466" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2778  %layer15_out_22_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_22_V_V"/></StgValue>
</operation>

<operation id="951" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5469" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2781  %layer15_out_23_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_23_V_V"/></StgValue>
</operation>

<operation id="952" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5472" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2784  %layer15_out_24_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_24_V_V"/></StgValue>
</operation>

<operation id="953" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5475" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2787  %layer15_out_25_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_25_V_V"/></StgValue>
</operation>

<operation id="954" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5478" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2790  %layer15_out_26_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_26_V_V"/></StgValue>
</operation>

<operation id="955" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5481" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2793  %layer15_out_27_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_27_V_V"/></StgValue>
</operation>

<operation id="956" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5484" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2796  %layer15_out_28_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_28_V_V"/></StgValue>
</operation>

<operation id="957" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5487" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2799  %layer15_out_29_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_29_V_V"/></StgValue>
</operation>

<operation id="958" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5490" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2802  %layer15_out_30_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_30_V_V"/></StgValue>
</operation>

<operation id="959" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5493" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2805  %layer15_out_31_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_31_V_V"/></StgValue>
</operation>

<operation id="960" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5496" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2808  %layer15_out_32_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_32_V_V"/></StgValue>
</operation>

<operation id="961" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5499" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2811  %layer15_out_33_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_33_V_V"/></StgValue>
</operation>

<operation id="962" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2814  %layer15_out_34_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_34_V_V"/></StgValue>
</operation>

<operation id="963" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5505" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2817  %layer15_out_35_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_35_V_V"/></StgValue>
</operation>

<operation id="964" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5508" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2820  %layer15_out_36_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_36_V_V"/></StgValue>
</operation>

<operation id="965" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5511" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2823  %layer15_out_37_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_37_V_V"/></StgValue>
</operation>

<operation id="966" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5514" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2826  %layer15_out_38_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_38_V_V"/></StgValue>
</operation>

<operation id="967" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5517" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2829  %layer15_out_39_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_39_V_V"/></StgValue>
</operation>

<operation id="968" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5520" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2832  %layer15_out_40_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_40_V_V"/></StgValue>
</operation>

<operation id="969" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5523" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2835  %layer15_out_41_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_41_V_V"/></StgValue>
</operation>

<operation id="970" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5526" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2838  %layer15_out_42_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_42_V_V"/></StgValue>
</operation>

<operation id="971" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5529" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2841  %layer15_out_43_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_43_V_V"/></StgValue>
</operation>

<operation id="972" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5532" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2844  %layer15_out_44_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_44_V_V"/></StgValue>
</operation>

<operation id="973" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5535" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2847  %layer15_out_45_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_45_V_V"/></StgValue>
</operation>

<operation id="974" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5538" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2850  %layer15_out_46_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_46_V_V"/></StgValue>
</operation>

<operation id="975" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5541" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2853  %layer15_out_47_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_47_V_V"/></StgValue>
</operation>

<operation id="976" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5544" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2856  %layer15_out_48_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_48_V_V"/></StgValue>
</operation>

<operation id="977" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5547" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2859  %layer15_out_49_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_49_V_V"/></StgValue>
</operation>

<operation id="978" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5550" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2862  %layer15_out_50_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_50_V_V"/></StgValue>
</operation>

<operation id="979" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5553" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2865  %layer15_out_51_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_51_V_V"/></StgValue>
</operation>

<operation id="980" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5556" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2868  %layer15_out_52_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_52_V_V"/></StgValue>
</operation>

<operation id="981" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5559" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2871  %layer15_out_53_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_53_V_V"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5562" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2874  %layer15_out_54_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_54_V_V"/></StgValue>
</operation>

<operation id="983" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5565" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2877  %layer15_out_55_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_55_V_V"/></StgValue>
</operation>

<operation id="984" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5568" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2880  %layer15_out_56_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_56_V_V"/></StgValue>
</operation>

<operation id="985" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5571" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2883  %layer15_out_57_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_57_V_V"/></StgValue>
</operation>

<operation id="986" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5574" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2886  %layer15_out_58_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_58_V_V"/></StgValue>
</operation>

<operation id="987" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5577" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2889  %layer15_out_59_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_59_V_V"/></StgValue>
</operation>

<operation id="988" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5580" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2892  %layer15_out_60_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_60_V_V"/></StgValue>
</operation>

<operation id="989" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5583" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2895  %layer15_out_61_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_61_V_V"/></StgValue>
</operation>

<operation id="990" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5586" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2898  %layer15_out_62_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_62_V_V"/></StgValue>
</operation>

<operation id="991" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5589" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2901  %layer15_out_63_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_63_V_V"/></StgValue>
</operation>

<operation id="992" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5592" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2904  %layer15_out_64_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_64_V_V"/></StgValue>
</operation>

<operation id="993" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5595" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2907  %layer15_out_65_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_65_V_V"/></StgValue>
</operation>

<operation id="994" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5598" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2910  %layer15_out_66_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_66_V_V"/></StgValue>
</operation>

<operation id="995" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5601" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2913  %layer15_out_67_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_67_V_V"/></StgValue>
</operation>

<operation id="996" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5604" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2916  %layer15_out_68_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_68_V_V"/></StgValue>
</operation>

<operation id="997" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5607" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2919  %layer15_out_69_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_69_V_V"/></StgValue>
</operation>

<operation id="998" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5610" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2922  %layer15_out_70_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_70_V_V"/></StgValue>
</operation>

<operation id="999" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5613" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2925  %layer15_out_71_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_71_V_V"/></StgValue>
</operation>

<operation id="1000" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5616" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2928  %layer15_out_72_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_72_V_V"/></StgValue>
</operation>

<operation id="1001" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5619" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2931  %layer15_out_73_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_73_V_V"/></StgValue>
</operation>

<operation id="1002" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5622" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2934  %layer15_out_74_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_74_V_V"/></StgValue>
</operation>

<operation id="1003" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5625" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2937  %layer15_out_75_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_75_V_V"/></StgValue>
</operation>

<operation id="1004" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5628" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2940  %layer15_out_76_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_76_V_V"/></StgValue>
</operation>

<operation id="1005" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5631" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2943  %layer15_out_77_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_77_V_V"/></StgValue>
</operation>

<operation id="1006" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5634" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2946  %layer15_out_78_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_78_V_V"/></StgValue>
</operation>

<operation id="1007" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5637" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2949  %layer15_out_79_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_79_V_V"/></StgValue>
</operation>

<operation id="1008" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5640" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2952  %layer15_out_80_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_80_V_V"/></StgValue>
</operation>

<operation id="1009" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5643" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2955  %layer15_out_81_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_81_V_V"/></StgValue>
</operation>

<operation id="1010" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5646" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2958  %layer15_out_82_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_82_V_V"/></StgValue>
</operation>

<operation id="1011" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5649" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2961  %layer15_out_83_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_83_V_V"/></StgValue>
</operation>

<operation id="1012" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5652" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2964  %layer15_out_84_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_84_V_V"/></StgValue>
</operation>

<operation id="1013" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5655" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2967  %layer15_out_85_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_85_V_V"/></StgValue>
</operation>

<operation id="1014" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5658" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2970  %layer15_out_86_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_86_V_V"/></StgValue>
</operation>

<operation id="1015" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5661" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2973  %layer15_out_87_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_87_V_V"/></StgValue>
</operation>

<operation id="1016" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5664" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2976  %layer15_out_88_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_88_V_V"/></StgValue>
</operation>

<operation id="1017" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5667" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2979  %layer15_out_89_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_89_V_V"/></StgValue>
</operation>

<operation id="1018" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5670" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2982  %layer15_out_90_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_90_V_V"/></StgValue>
</operation>

<operation id="1019" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5673" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2985  %layer15_out_91_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_91_V_V"/></StgValue>
</operation>

<operation id="1020" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5676" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2988  %layer15_out_92_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_92_V_V"/></StgValue>
</operation>

<operation id="1021" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5679" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2991  %layer15_out_93_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_93_V_V"/></StgValue>
</operation>

<operation id="1022" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5682" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2994  %layer15_out_94_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_94_V_V"/></StgValue>
</operation>

<operation id="1023" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5685" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:2997  %layer15_out_95_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_95_V_V"/></StgValue>
</operation>

<operation id="1024" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5688" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3000  %layer15_out_96_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_96_V_V"/></StgValue>
</operation>

<operation id="1025" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5691" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3003  %layer15_out_97_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_97_V_V"/></StgValue>
</operation>

<operation id="1026" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5694" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3006  %layer15_out_98_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_98_V_V"/></StgValue>
</operation>

<operation id="1027" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5697" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3009  %layer15_out_99_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_99_V_V"/></StgValue>
</operation>

<operation id="1028" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5700" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3012  %layer15_out_100_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_100_V_V"/></StgValue>
</operation>

<operation id="1029" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5703" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3015  %layer15_out_101_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_101_V_V"/></StgValue>
</operation>

<operation id="1030" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5706" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3018  %layer15_out_102_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_102_V_V"/></StgValue>
</operation>

<operation id="1031" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5709" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3021  %layer15_out_103_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_103_V_V"/></StgValue>
</operation>

<operation id="1032" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5712" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3024  %layer15_out_104_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_104_V_V"/></StgValue>
</operation>

<operation id="1033" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5715" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3027  %layer15_out_105_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_105_V_V"/></StgValue>
</operation>

<operation id="1034" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5718" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3030  %layer15_out_106_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_106_V_V"/></StgValue>
</operation>

<operation id="1035" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5721" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3033  %layer15_out_107_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_107_V_V"/></StgValue>
</operation>

<operation id="1036" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5724" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3036  %layer15_out_108_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_108_V_V"/></StgValue>
</operation>

<operation id="1037" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5727" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3039  %layer15_out_109_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_109_V_V"/></StgValue>
</operation>

<operation id="1038" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5730" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3042  %layer15_out_110_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_110_V_V"/></StgValue>
</operation>

<operation id="1039" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5733" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3045  %layer15_out_111_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_111_V_V"/></StgValue>
</operation>

<operation id="1040" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5736" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3048  %layer15_out_112_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_112_V_V"/></StgValue>
</operation>

<operation id="1041" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5739" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3051  %layer15_out_113_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_113_V_V"/></StgValue>
</operation>

<operation id="1042" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5742" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3054  %layer15_out_114_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_114_V_V"/></StgValue>
</operation>

<operation id="1043" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5745" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3057  %layer15_out_115_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_115_V_V"/></StgValue>
</operation>

<operation id="1044" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5748" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3060  %layer15_out_116_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_116_V_V"/></StgValue>
</operation>

<operation id="1045" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5751" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3063  %layer15_out_117_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_117_V_V"/></StgValue>
</operation>

<operation id="1046" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5754" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3066  %layer15_out_118_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_118_V_V"/></StgValue>
</operation>

<operation id="1047" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5757" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3069  %layer15_out_119_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_119_V_V"/></StgValue>
</operation>

<operation id="1048" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3072  %layer15_out_120_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_120_V_V"/></StgValue>
</operation>

<operation id="1049" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5763" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3075  %layer15_out_121_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_121_V_V"/></StgValue>
</operation>

<operation id="1050" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5766" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3078  %layer15_out_122_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_122_V_V"/></StgValue>
</operation>

<operation id="1051" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5769" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3081  %layer15_out_123_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_123_V_V"/></StgValue>
</operation>

<operation id="1052" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5772" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3084  %layer15_out_124_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_124_V_V"/></StgValue>
</operation>

<operation id="1053" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3087  %layer15_out_125_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_125_V_V"/></StgValue>
</operation>

<operation id="1054" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5778" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3090  %layer15_out_126_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_126_V_V"/></StgValue>
</operation>

<operation id="1055" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5781" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3093  %layer15_out_127_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer15_out_127_V_V"/></StgValue>
</operation>

<operation id="1056" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5784" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3096  %layer16_out_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer16_out_0_V_V"/></StgValue>
</operation>

<operation id="1057" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5787" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3099  %layer16_out_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer16_out_1_V_V"/></StgValue>
</operation>

<operation id="1058" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5790" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3102  %layer16_out_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer16_out_2_V_V"/></StgValue>
</operation>

<operation id="1059" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5793" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3105  %layer16_out_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer16_out_3_V_V"/></StgValue>
</operation>

<operation id="1060" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5796" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3108  %layer16_out_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer16_out_4_V_V"/></StgValue>
</operation>

<operation id="1061" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5799" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3111  %layer16_out_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer16_out_5_V_V"/></StgValue>
</operation>

<operation id="1062" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5802" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3114  %layer16_out_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer16_out_6_V_V"/></StgValue>
</operation>

<operation id="1063" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5805" bw="16" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit91:3117  %layer16_out_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer16_out_7_V_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1064" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5832" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16">
<![CDATA[
ap_fixed_base.exit91:3144  call fastcc void @"zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18>"(i16* %input_6_0_V_V, i16* %input_6_1_V_V, i16* %input_6_2_V_V, i16* %layer18_out_0_V_V, i16* %layer18_out_1_V_V, i16* %layer18_out_2_V_V)

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="1065" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5832" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16">
<![CDATA[
ap_fixed_base.exit91:3144  call fastcc void @"zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18>"(i16* %input_6_0_V_V, i16* %input_6_1_V_V, i16* %input_6_2_V_V, i16* %layer18_out_0_V_V, i16* %layer18_out_1_V_V, i16* %layer18_out_2_V_V)

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1066" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="1200" op_69_bw="3064" op_70_bw="32" op_71_bw="32" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="0">
<![CDATA[
ap_fixed_base.exit91:3145  call fastcc void @"conv_2d_large_cl2<ap_fixed,ap_fixed,config2>"(i16* %layer18_out_0_V_V, i16* %layer18_out_1_V_V, i16* %layer18_out_2_V_V, i16* %layer4_out_0_V_V, i16* %layer4_out_1_V_V, i16* %layer4_out_2_V_V, i16* %layer4_out_3_V_V, i16* %layer4_out_4_V_V, i16* %layer4_out_5_V_V, i16* %layer4_out_6_V_V, i16* %layer4_out_7_V_V, i16* %layer4_out_8_V_V, i16* %layer4_out_9_V_V, i16* %layer4_out_10_V_V, i16* %layer4_out_11_V_V, i16* %layer4_out_12_V_V, i16* %layer4_out_13_V_V, i16* %layer4_out_14_V_V, i16* %layer4_out_15_V_V, i16* %layer4_out_16_V_V, i16* %layer4_out_17_V_V, i16* %layer4_out_18_V_V, i16* %layer4_out_19_V_V, i16* %layer4_out_20_V_V, i16* %layer4_out_21_V_V, i16* %layer4_out_22_V_V, i16* %layer4_out_23_V_V, i16* %layer4_out_24_V_V, i16* %layer4_out_25_V_V, i16* %layer4_out_26_V_V, i16* %layer4_out_27_V_V, i16* %layer4_out_28_V_V, i16* %layer4_out_29_V_V, i16* %layer4_out_30_V_V, i16* %layer4_out_31_V_V, i16* %layer4_out_32_V_V, i16* %layer4_out_33_V_V, i16* %layer4_out_34_V_V, i16* %layer4_out_35_V_V, i16* %layer4_out_36_V_V, i16* %layer4_out_37_V_V, i16* %layer4_out_38_V_V, i16* %layer4_out_39_V_V, i16* %layer4_out_40_V_V, i16* %layer4_out_41_V_V, i16* %layer4_out_42_V_V, i16* %layer4_out_43_V_V, i16* %layer4_out_44_V_V, i16* %layer4_out_45_V_V, i16* %layer4_out_46_V_V, i16* %layer4_out_47_V_V, i16* %layer4_out_48_V_V, i16* %layer4_out_49_V_V, i16* %layer4_out_50_V_V, i16* %layer4_out_51_V_V, i16* %layer4_out_52_V_V, i16* %layer4_out_53_V_V, i16* %layer4_out_54_V_V, i16* %layer4_out_55_V_V, i16* %layer4_out_56_V_V, i16* %layer4_out_57_V_V, i16* %layer4_out_58_V_V, i16* %layer4_out_59_V_V, i16* %layer4_out_60_V_V, i16* %layer4_out_61_V_V, i16* %layer4_out_62_V_V, i16* %layer4_out_63_V_V)

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1067" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="1200" op_69_bw="3064" op_70_bw="32" op_71_bw="32" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="0">
<![CDATA[
ap_fixed_base.exit91:3145  call fastcc void @"conv_2d_large_cl2<ap_fixed,ap_fixed,config2>"(i16* %layer18_out_0_V_V, i16* %layer18_out_1_V_V, i16* %layer18_out_2_V_V, i16* %layer4_out_0_V_V, i16* %layer4_out_1_V_V, i16* %layer4_out_2_V_V, i16* %layer4_out_3_V_V, i16* %layer4_out_4_V_V, i16* %layer4_out_5_V_V, i16* %layer4_out_6_V_V, i16* %layer4_out_7_V_V, i16* %layer4_out_8_V_V, i16* %layer4_out_9_V_V, i16* %layer4_out_10_V_V, i16* %layer4_out_11_V_V, i16* %layer4_out_12_V_V, i16* %layer4_out_13_V_V, i16* %layer4_out_14_V_V, i16* %layer4_out_15_V_V, i16* %layer4_out_16_V_V, i16* %layer4_out_17_V_V, i16* %layer4_out_18_V_V, i16* %layer4_out_19_V_V, i16* %layer4_out_20_V_V, i16* %layer4_out_21_V_V, i16* %layer4_out_22_V_V, i16* %layer4_out_23_V_V, i16* %layer4_out_24_V_V, i16* %layer4_out_25_V_V, i16* %layer4_out_26_V_V, i16* %layer4_out_27_V_V, i16* %layer4_out_28_V_V, i16* %layer4_out_29_V_V, i16* %layer4_out_30_V_V, i16* %layer4_out_31_V_V, i16* %layer4_out_32_V_V, i16* %layer4_out_33_V_V, i16* %layer4_out_34_V_V, i16* %layer4_out_35_V_V, i16* %layer4_out_36_V_V, i16* %layer4_out_37_V_V, i16* %layer4_out_38_V_V, i16* %layer4_out_39_V_V, i16* %layer4_out_40_V_V, i16* %layer4_out_41_V_V, i16* %layer4_out_42_V_V, i16* %layer4_out_43_V_V, i16* %layer4_out_44_V_V, i16* %layer4_out_45_V_V, i16* %layer4_out_46_V_V, i16* %layer4_out_47_V_V, i16* %layer4_out_48_V_V, i16* %layer4_out_49_V_V, i16* %layer4_out_50_V_V, i16* %layer4_out_51_V_V, i16* %layer4_out_52_V_V, i16* %layer4_out_53_V_V, i16* %layer4_out_54_V_V, i16* %layer4_out_55_V_V, i16* %layer4_out_56_V_V, i16* %layer4_out_57_V_V, i16* %layer4_out_58_V_V, i16* %layer4_out_59_V_V, i16* %layer4_out_60_V_V, i16* %layer4_out_61_V_V, i16* %layer4_out_62_V_V, i16* %layer4_out_63_V_V)

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1068" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5834" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0">
<![CDATA[
ap_fixed_base.exit91:3146  call fastcc void @"leaky_relu_stream<ap_fixed,ap_fixed,LeakyReLU_config5>272"(i16* %layer4_out_0_V_V, i16* %layer4_out_1_V_V, i16* %layer4_out_2_V_V, i16* %layer4_out_3_V_V, i16* %layer4_out_4_V_V, i16* %layer4_out_5_V_V, i16* %layer4_out_6_V_V, i16* %layer4_out_7_V_V, i16* %layer4_out_8_V_V, i16* %layer4_out_9_V_V, i16* %layer4_out_10_V_V, i16* %layer4_out_11_V_V, i16* %layer4_out_12_V_V, i16* %layer4_out_13_V_V, i16* %layer4_out_14_V_V, i16* %layer4_out_15_V_V, i16* %layer4_out_16_V_V, i16* %layer4_out_17_V_V, i16* %layer4_out_18_V_V, i16* %layer4_out_19_V_V, i16* %layer4_out_20_V_V, i16* %layer4_out_21_V_V, i16* %layer4_out_22_V_V, i16* %layer4_out_23_V_V, i16* %layer4_out_24_V_V, i16* %layer4_out_25_V_V, i16* %layer4_out_26_V_V, i16* %layer4_out_27_V_V, i16* %layer4_out_28_V_V, i16* %layer4_out_29_V_V, i16* %layer4_out_30_V_V, i16* %layer4_out_31_V_V, i16* %layer4_out_32_V_V, i16* %layer4_out_33_V_V, i16* %layer4_out_34_V_V, i16* %layer4_out_35_V_V, i16* %layer4_out_36_V_V, i16* %layer4_out_37_V_V, i16* %layer4_out_38_V_V, i16* %layer4_out_39_V_V, i16* %layer4_out_40_V_V, i16* %layer4_out_41_V_V, i16* %layer4_out_42_V_V, i16* %layer4_out_43_V_V, i16* %layer4_out_44_V_V, i16* %layer4_out_45_V_V, i16* %layer4_out_46_V_V, i16* %layer4_out_47_V_V, i16* %layer4_out_48_V_V, i16* %layer4_out_49_V_V, i16* %layer4_out_50_V_V, i16* %layer4_out_51_V_V, i16* %layer4_out_52_V_V, i16* %layer4_out_53_V_V, i16* %layer4_out_54_V_V, i16* %layer4_out_55_V_V, i16* %layer4_out_56_V_V, i16* %layer4_out_57_V_V, i16* %layer4_out_58_V_V, i16* %layer4_out_59_V_V, i16* %layer4_out_60_V_V, i16* %layer4_out_61_V_V, i16* %layer4_out_62_V_V, i16* %layer4_out_63_V_V, i16* %layer5_out_0_V_V, i16* %layer5_out_1_V_V, i16* %layer5_out_2_V_V, i16* %layer5_out_3_V_V, i16* %layer5_out_4_V_V, i16* %layer5_out_5_V_V, i16* %layer5_out_6_V_V, i16* %layer5_out_7_V_V, i16* %layer5_out_8_V_V, i16* %layer5_out_9_V_V, i16* %layer5_out_10_V_V, i16* %layer5_out_11_V_V, i16* %layer5_out_12_V_V, i16* %layer5_out_13_V_V, i16* %layer5_out_14_V_V, i16* %layer5_out_15_V_V, i16* %layer5_out_16_V_V, i16* %layer5_out_17_V_V, i16* %layer5_out_18_V_V, i16* %layer5_out_19_V_V, i16* %layer5_out_20_V_V, i16* %layer5_out_21_V_V, i16* %layer5_out_22_V_V, i16* %layer5_out_23_V_V, i16* %layer5_out_24_V_V, i16* %layer5_out_25_V_V, i16* %layer5_out_26_V_V, i16* %layer5_out_27_V_V, i16* %layer5_out_28_V_V, i16* %layer5_out_29_V_V, i16* %layer5_out_30_V_V, i16* %layer5_out_31_V_V, i16* %layer5_out_32_V_V, i16* %layer5_out_33_V_V, i16* %layer5_out_34_V_V, i16* %layer5_out_35_V_V, i16* %layer5_out_36_V_V, i16* %layer5_out_37_V_V, i16* %layer5_out_38_V_V, i16* %layer5_out_39_V_V, i16* %layer5_out_40_V_V, i16* %layer5_out_41_V_V, i16* %layer5_out_42_V_V, i16* %layer5_out_43_V_V, i16* %layer5_out_44_V_V, i16* %layer5_out_45_V_V, i16* %layer5_out_46_V_V, i16* %layer5_out_47_V_V, i16* %layer5_out_48_V_V, i16* %layer5_out_49_V_V, i16* %layer5_out_50_V_V, i16* %layer5_out_51_V_V, i16* %layer5_out_52_V_V, i16* %layer5_out_53_V_V, i16* %layer5_out_54_V_V, i16* %layer5_out_55_V_V, i16* %layer5_out_56_V_V, i16* %layer5_out_57_V_V, i16* %layer5_out_58_V_V, i16* %layer5_out_59_V_V, i16* %layer5_out_60_V_V, i16* %layer5_out_61_V_V, i16* %layer5_out_62_V_V, i16* %layer5_out_63_V_V)

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1069" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5834" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0">
<![CDATA[
ap_fixed_base.exit91:3146  call fastcc void @"leaky_relu_stream<ap_fixed,ap_fixed,LeakyReLU_config5>272"(i16* %layer4_out_0_V_V, i16* %layer4_out_1_V_V, i16* %layer4_out_2_V_V, i16* %layer4_out_3_V_V, i16* %layer4_out_4_V_V, i16* %layer4_out_5_V_V, i16* %layer4_out_6_V_V, i16* %layer4_out_7_V_V, i16* %layer4_out_8_V_V, i16* %layer4_out_9_V_V, i16* %layer4_out_10_V_V, i16* %layer4_out_11_V_V, i16* %layer4_out_12_V_V, i16* %layer4_out_13_V_V, i16* %layer4_out_14_V_V, i16* %layer4_out_15_V_V, i16* %layer4_out_16_V_V, i16* %layer4_out_17_V_V, i16* %layer4_out_18_V_V, i16* %layer4_out_19_V_V, i16* %layer4_out_20_V_V, i16* %layer4_out_21_V_V, i16* %layer4_out_22_V_V, i16* %layer4_out_23_V_V, i16* %layer4_out_24_V_V, i16* %layer4_out_25_V_V, i16* %layer4_out_26_V_V, i16* %layer4_out_27_V_V, i16* %layer4_out_28_V_V, i16* %layer4_out_29_V_V, i16* %layer4_out_30_V_V, i16* %layer4_out_31_V_V, i16* %layer4_out_32_V_V, i16* %layer4_out_33_V_V, i16* %layer4_out_34_V_V, i16* %layer4_out_35_V_V, i16* %layer4_out_36_V_V, i16* %layer4_out_37_V_V, i16* %layer4_out_38_V_V, i16* %layer4_out_39_V_V, i16* %layer4_out_40_V_V, i16* %layer4_out_41_V_V, i16* %layer4_out_42_V_V, i16* %layer4_out_43_V_V, i16* %layer4_out_44_V_V, i16* %layer4_out_45_V_V, i16* %layer4_out_46_V_V, i16* %layer4_out_47_V_V, i16* %layer4_out_48_V_V, i16* %layer4_out_49_V_V, i16* %layer4_out_50_V_V, i16* %layer4_out_51_V_V, i16* %layer4_out_52_V_V, i16* %layer4_out_53_V_V, i16* %layer4_out_54_V_V, i16* %layer4_out_55_V_V, i16* %layer4_out_56_V_V, i16* %layer4_out_57_V_V, i16* %layer4_out_58_V_V, i16* %layer4_out_59_V_V, i16* %layer4_out_60_V_V, i16* %layer4_out_61_V_V, i16* %layer4_out_62_V_V, i16* %layer4_out_63_V_V, i16* %layer5_out_0_V_V, i16* %layer5_out_1_V_V, i16* %layer5_out_2_V_V, i16* %layer5_out_3_V_V, i16* %layer5_out_4_V_V, i16* %layer5_out_5_V_V, i16* %layer5_out_6_V_V, i16* %layer5_out_7_V_V, i16* %layer5_out_8_V_V, i16* %layer5_out_9_V_V, i16* %layer5_out_10_V_V, i16* %layer5_out_11_V_V, i16* %layer5_out_12_V_V, i16* %layer5_out_13_V_V, i16* %layer5_out_14_V_V, i16* %layer5_out_15_V_V, i16* %layer5_out_16_V_V, i16* %layer5_out_17_V_V, i16* %layer5_out_18_V_V, i16* %layer5_out_19_V_V, i16* %layer5_out_20_V_V, i16* %layer5_out_21_V_V, i16* %layer5_out_22_V_V, i16* %layer5_out_23_V_V, i16* %layer5_out_24_V_V, i16* %layer5_out_25_V_V, i16* %layer5_out_26_V_V, i16* %layer5_out_27_V_V, i16* %layer5_out_28_V_V, i16* %layer5_out_29_V_V, i16* %layer5_out_30_V_V, i16* %layer5_out_31_V_V, i16* %layer5_out_32_V_V, i16* %layer5_out_33_V_V, i16* %layer5_out_34_V_V, i16* %layer5_out_35_V_V, i16* %layer5_out_36_V_V, i16* %layer5_out_37_V_V, i16* %layer5_out_38_V_V, i16* %layer5_out_39_V_V, i16* %layer5_out_40_V_V, i16* %layer5_out_41_V_V, i16* %layer5_out_42_V_V, i16* %layer5_out_43_V_V, i16* %layer5_out_44_V_V, i16* %layer5_out_45_V_V, i16* %layer5_out_46_V_V, i16* %layer5_out_47_V_V, i16* %layer5_out_48_V_V, i16* %layer5_out_49_V_V, i16* %layer5_out_50_V_V, i16* %layer5_out_51_V_V, i16* %layer5_out_52_V_V, i16* %layer5_out_53_V_V, i16* %layer5_out_54_V_V, i16* %layer5_out_55_V_V, i16* %layer5_out_56_V_V, i16* %layer5_out_57_V_V, i16* %layer5_out_58_V_V, i16* %layer5_out_59_V_V, i16* %layer5_out_60_V_V, i16* %layer5_out_61_V_V, i16* %layer5_out_62_V_V, i16* %layer5_out_63_V_V)

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1070" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5835" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="4096" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="32" op_195_bw="32" op_196_bw="0">
<![CDATA[
ap_fixed_base.exit91:3147  call fastcc void @"pooling2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config6>"(i16* %layer5_out_0_V_V, i16* %layer5_out_1_V_V, i16* %layer5_out_2_V_V, i16* %layer5_out_3_V_V, i16* %layer5_out_4_V_V, i16* %layer5_out_5_V_V, i16* %layer5_out_6_V_V, i16* %layer5_out_7_V_V, i16* %layer5_out_8_V_V, i16* %layer5_out_9_V_V, i16* %layer5_out_10_V_V, i16* %layer5_out_11_V_V, i16* %layer5_out_12_V_V, i16* %layer5_out_13_V_V, i16* %layer5_out_14_V_V, i16* %layer5_out_15_V_V, i16* %layer5_out_16_V_V, i16* %layer5_out_17_V_V, i16* %layer5_out_18_V_V, i16* %layer5_out_19_V_V, i16* %layer5_out_20_V_V, i16* %layer5_out_21_V_V, i16* %layer5_out_22_V_V, i16* %layer5_out_23_V_V, i16* %layer5_out_24_V_V, i16* %layer5_out_25_V_V, i16* %layer5_out_26_V_V, i16* %layer5_out_27_V_V, i16* %layer5_out_28_V_V, i16* %layer5_out_29_V_V, i16* %layer5_out_30_V_V, i16* %layer5_out_31_V_V, i16* %layer5_out_32_V_V, i16* %layer5_out_33_V_V, i16* %layer5_out_34_V_V, i16* %layer5_out_35_V_V, i16* %layer5_out_36_V_V, i16* %layer5_out_37_V_V, i16* %layer5_out_38_V_V, i16* %layer5_out_39_V_V, i16* %layer5_out_40_V_V, i16* %layer5_out_41_V_V, i16* %layer5_out_42_V_V, i16* %layer5_out_43_V_V, i16* %layer5_out_44_V_V, i16* %layer5_out_45_V_V, i16* %layer5_out_46_V_V, i16* %layer5_out_47_V_V, i16* %layer5_out_48_V_V, i16* %layer5_out_49_V_V, i16* %layer5_out_50_V_V, i16* %layer5_out_51_V_V, i16* %layer5_out_52_V_V, i16* %layer5_out_53_V_V, i16* %layer5_out_54_V_V, i16* %layer5_out_55_V_V, i16* %layer5_out_56_V_V, i16* %layer5_out_57_V_V, i16* %layer5_out_58_V_V, i16* %layer5_out_59_V_V, i16* %layer5_out_60_V_V, i16* %layer5_out_61_V_V, i16* %layer5_out_62_V_V, i16* %layer5_out_63_V_V, i16* %layer6_out_0_V_V, i16* %layer6_out_1_V_V, i16* %layer6_out_2_V_V, i16* %layer6_out_3_V_V, i16* %layer6_out_4_V_V, i16* %layer6_out_5_V_V, i16* %layer6_out_6_V_V, i16* %layer6_out_7_V_V, i16* %layer6_out_8_V_V, i16* %layer6_out_9_V_V, i16* %layer6_out_10_V_V, i16* %layer6_out_11_V_V, i16* %layer6_out_12_V_V, i16* %layer6_out_13_V_V, i16* %layer6_out_14_V_V, i16* %layer6_out_15_V_V, i16* %layer6_out_16_V_V, i16* %layer6_out_17_V_V, i16* %layer6_out_18_V_V, i16* %layer6_out_19_V_V, i16* %layer6_out_20_V_V, i16* %layer6_out_21_V_V, i16* %layer6_out_22_V_V, i16* %layer6_out_23_V_V, i16* %layer6_out_24_V_V, i16* %layer6_out_25_V_V, i16* %layer6_out_26_V_V, i16* %layer6_out_27_V_V, i16* %layer6_out_28_V_V, i16* %layer6_out_29_V_V, i16* %layer6_out_30_V_V, i16* %layer6_out_31_V_V, i16* %layer6_out_32_V_V, i16* %layer6_out_33_V_V, i16* %layer6_out_34_V_V, i16* %layer6_out_35_V_V, i16* %layer6_out_36_V_V, i16* %layer6_out_37_V_V, i16* %layer6_out_38_V_V, i16* %layer6_out_39_V_V, i16* %layer6_out_40_V_V, i16* %layer6_out_41_V_V, i16* %layer6_out_42_V_V, i16* %layer6_out_43_V_V, i16* %layer6_out_44_V_V, i16* %layer6_out_45_V_V, i16* %layer6_out_46_V_V, i16* %layer6_out_47_V_V, i16* %layer6_out_48_V_V, i16* %layer6_out_49_V_V, i16* %layer6_out_50_V_V, i16* %layer6_out_51_V_V, i16* %layer6_out_52_V_V, i16* %layer6_out_53_V_V, i16* %layer6_out_54_V_V, i16* %layer6_out_55_V_V, i16* %layer6_out_56_V_V, i16* %layer6_out_57_V_V, i16* %layer6_out_58_V_V, i16* %layer6_out_59_V_V, i16* %layer6_out_60_V_V, i16* %layer6_out_61_V_V, i16* %layer6_out_62_V_V, i16* %layer6_out_63_V_V)

]]></Node>
<StgValue><ssdm name="call_ln87"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1071" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5835" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="4096" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="32" op_195_bw="32" op_196_bw="0">
<![CDATA[
ap_fixed_base.exit91:3147  call fastcc void @"pooling2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config6>"(i16* %layer5_out_0_V_V, i16* %layer5_out_1_V_V, i16* %layer5_out_2_V_V, i16* %layer5_out_3_V_V, i16* %layer5_out_4_V_V, i16* %layer5_out_5_V_V, i16* %layer5_out_6_V_V, i16* %layer5_out_7_V_V, i16* %layer5_out_8_V_V, i16* %layer5_out_9_V_V, i16* %layer5_out_10_V_V, i16* %layer5_out_11_V_V, i16* %layer5_out_12_V_V, i16* %layer5_out_13_V_V, i16* %layer5_out_14_V_V, i16* %layer5_out_15_V_V, i16* %layer5_out_16_V_V, i16* %layer5_out_17_V_V, i16* %layer5_out_18_V_V, i16* %layer5_out_19_V_V, i16* %layer5_out_20_V_V, i16* %layer5_out_21_V_V, i16* %layer5_out_22_V_V, i16* %layer5_out_23_V_V, i16* %layer5_out_24_V_V, i16* %layer5_out_25_V_V, i16* %layer5_out_26_V_V, i16* %layer5_out_27_V_V, i16* %layer5_out_28_V_V, i16* %layer5_out_29_V_V, i16* %layer5_out_30_V_V, i16* %layer5_out_31_V_V, i16* %layer5_out_32_V_V, i16* %layer5_out_33_V_V, i16* %layer5_out_34_V_V, i16* %layer5_out_35_V_V, i16* %layer5_out_36_V_V, i16* %layer5_out_37_V_V, i16* %layer5_out_38_V_V, i16* %layer5_out_39_V_V, i16* %layer5_out_40_V_V, i16* %layer5_out_41_V_V, i16* %layer5_out_42_V_V, i16* %layer5_out_43_V_V, i16* %layer5_out_44_V_V, i16* %layer5_out_45_V_V, i16* %layer5_out_46_V_V, i16* %layer5_out_47_V_V, i16* %layer5_out_48_V_V, i16* %layer5_out_49_V_V, i16* %layer5_out_50_V_V, i16* %layer5_out_51_V_V, i16* %layer5_out_52_V_V, i16* %layer5_out_53_V_V, i16* %layer5_out_54_V_V, i16* %layer5_out_55_V_V, i16* %layer5_out_56_V_V, i16* %layer5_out_57_V_V, i16* %layer5_out_58_V_V, i16* %layer5_out_59_V_V, i16* %layer5_out_60_V_V, i16* %layer5_out_61_V_V, i16* %layer5_out_62_V_V, i16* %layer5_out_63_V_V, i16* %layer6_out_0_V_V, i16* %layer6_out_1_V_V, i16* %layer6_out_2_V_V, i16* %layer6_out_3_V_V, i16* %layer6_out_4_V_V, i16* %layer6_out_5_V_V, i16* %layer6_out_6_V_V, i16* %layer6_out_7_V_V, i16* %layer6_out_8_V_V, i16* %layer6_out_9_V_V, i16* %layer6_out_10_V_V, i16* %layer6_out_11_V_V, i16* %layer6_out_12_V_V, i16* %layer6_out_13_V_V, i16* %layer6_out_14_V_V, i16* %layer6_out_15_V_V, i16* %layer6_out_16_V_V, i16* %layer6_out_17_V_V, i16* %layer6_out_18_V_V, i16* %layer6_out_19_V_V, i16* %layer6_out_20_V_V, i16* %layer6_out_21_V_V, i16* %layer6_out_22_V_V, i16* %layer6_out_23_V_V, i16* %layer6_out_24_V_V, i16* %layer6_out_25_V_V, i16* %layer6_out_26_V_V, i16* %layer6_out_27_V_V, i16* %layer6_out_28_V_V, i16* %layer6_out_29_V_V, i16* %layer6_out_30_V_V, i16* %layer6_out_31_V_V, i16* %layer6_out_32_V_V, i16* %layer6_out_33_V_V, i16* %layer6_out_34_V_V, i16* %layer6_out_35_V_V, i16* %layer6_out_36_V_V, i16* %layer6_out_37_V_V, i16* %layer6_out_38_V_V, i16* %layer6_out_39_V_V, i16* %layer6_out_40_V_V, i16* %layer6_out_41_V_V, i16* %layer6_out_42_V_V, i16* %layer6_out_43_V_V, i16* %layer6_out_44_V_V, i16* %layer6_out_45_V_V, i16* %layer6_out_46_V_V, i16* %layer6_out_47_V_V, i16* %layer6_out_48_V_V, i16* %layer6_out_49_V_V, i16* %layer6_out_50_V_V, i16* %layer6_out_51_V_V, i16* %layer6_out_52_V_V, i16* %layer6_out_53_V_V, i16* %layer6_out_54_V_V, i16* %layer6_out_55_V_V, i16* %layer6_out_56_V_V, i16* %layer6_out_57_V_V, i16* %layer6_out_58_V_V, i16* %layer6_out_59_V_V, i16* %layer6_out_60_V_V, i16* %layer6_out_61_V_V, i16* %layer6_out_62_V_V, i16* %layer6_out_63_V_V)

]]></Node>
<StgValue><ssdm name="call_ln87"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1072" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5836" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0">
<![CDATA[
ap_fixed_base.exit91:3148  call fastcc void @"zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config19>"(i16* %layer6_out_0_V_V, i16* %layer6_out_1_V_V, i16* %layer6_out_2_V_V, i16* %layer6_out_3_V_V, i16* %layer6_out_4_V_V, i16* %layer6_out_5_V_V, i16* %layer6_out_6_V_V, i16* %layer6_out_7_V_V, i16* %layer6_out_8_V_V, i16* %layer6_out_9_V_V, i16* %layer6_out_10_V_V, i16* %layer6_out_11_V_V, i16* %layer6_out_12_V_V, i16* %layer6_out_13_V_V, i16* %layer6_out_14_V_V, i16* %layer6_out_15_V_V, i16* %layer6_out_16_V_V, i16* %layer6_out_17_V_V, i16* %layer6_out_18_V_V, i16* %layer6_out_19_V_V, i16* %layer6_out_20_V_V, i16* %layer6_out_21_V_V, i16* %layer6_out_22_V_V, i16* %layer6_out_23_V_V, i16* %layer6_out_24_V_V, i16* %layer6_out_25_V_V, i16* %layer6_out_26_V_V, i16* %layer6_out_27_V_V, i16* %layer6_out_28_V_V, i16* %layer6_out_29_V_V, i16* %layer6_out_30_V_V, i16* %layer6_out_31_V_V, i16* %layer6_out_32_V_V, i16* %layer6_out_33_V_V, i16* %layer6_out_34_V_V, i16* %layer6_out_35_V_V, i16* %layer6_out_36_V_V, i16* %layer6_out_37_V_V, i16* %layer6_out_38_V_V, i16* %layer6_out_39_V_V, i16* %layer6_out_40_V_V, i16* %layer6_out_41_V_V, i16* %layer6_out_42_V_V, i16* %layer6_out_43_V_V, i16* %layer6_out_44_V_V, i16* %layer6_out_45_V_V, i16* %layer6_out_46_V_V, i16* %layer6_out_47_V_V, i16* %layer6_out_48_V_V, i16* %layer6_out_49_V_V, i16* %layer6_out_50_V_V, i16* %layer6_out_51_V_V, i16* %layer6_out_52_V_V, i16* %layer6_out_53_V_V, i16* %layer6_out_54_V_V, i16* %layer6_out_55_V_V, i16* %layer6_out_56_V_V, i16* %layer6_out_57_V_V, i16* %layer6_out_58_V_V, i16* %layer6_out_59_V_V, i16* %layer6_out_60_V_V, i16* %layer6_out_61_V_V, i16* %layer6_out_62_V_V, i16* %layer6_out_63_V_V, i16* %layer19_out_0_V_V, i16* %layer19_out_1_V_V, i16* %layer19_out_2_V_V, i16* %layer19_out_3_V_V, i16* %layer19_out_4_V_V, i16* %layer19_out_5_V_V, i16* %layer19_out_6_V_V, i16* %layer19_out_7_V_V, i16* %layer19_out_8_V_V, i16* %layer19_out_9_V_V, i16* %layer19_out_10_V_V, i16* %layer19_out_11_V_V, i16* %layer19_out_12_V_V, i16* %layer19_out_13_V_V, i16* %layer19_out_14_V_V, i16* %layer19_out_15_V_V, i16* %layer19_out_16_V_V, i16* %layer19_out_17_V_V, i16* %layer19_out_18_V_V, i16* %layer19_out_19_V_V, i16* %layer19_out_20_V_V, i16* %layer19_out_21_V_V, i16* %layer19_out_22_V_V, i16* %layer19_out_23_V_V, i16* %layer19_out_24_V_V, i16* %layer19_out_25_V_V, i16* %layer19_out_26_V_V, i16* %layer19_out_27_V_V, i16* %layer19_out_28_V_V, i16* %layer19_out_29_V_V, i16* %layer19_out_30_V_V, i16* %layer19_out_31_V_V, i16* %layer19_out_32_V_V, i16* %layer19_out_33_V_V, i16* %layer19_out_34_V_V, i16* %layer19_out_35_V_V, i16* %layer19_out_36_V_V, i16* %layer19_out_37_V_V, i16* %layer19_out_38_V_V, i16* %layer19_out_39_V_V, i16* %layer19_out_40_V_V, i16* %layer19_out_41_V_V, i16* %layer19_out_42_V_V, i16* %layer19_out_43_V_V, i16* %layer19_out_44_V_V, i16* %layer19_out_45_V_V, i16* %layer19_out_46_V_V, i16* %layer19_out_47_V_V, i16* %layer19_out_48_V_V, i16* %layer19_out_49_V_V, i16* %layer19_out_50_V_V, i16* %layer19_out_51_V_V, i16* %layer19_out_52_V_V, i16* %layer19_out_53_V_V, i16* %layer19_out_54_V_V, i16* %layer19_out_55_V_V, i16* %layer19_out_56_V_V, i16* %layer19_out_57_V_V, i16* %layer19_out_58_V_V, i16* %layer19_out_59_V_V, i16* %layer19_out_60_V_V, i16* %layer19_out_61_V_V, i16* %layer19_out_62_V_V, i16* %layer19_out_63_V_V)

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1073" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5836" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0">
<![CDATA[
ap_fixed_base.exit91:3148  call fastcc void @"zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config19>"(i16* %layer6_out_0_V_V, i16* %layer6_out_1_V_V, i16* %layer6_out_2_V_V, i16* %layer6_out_3_V_V, i16* %layer6_out_4_V_V, i16* %layer6_out_5_V_V, i16* %layer6_out_6_V_V, i16* %layer6_out_7_V_V, i16* %layer6_out_8_V_V, i16* %layer6_out_9_V_V, i16* %layer6_out_10_V_V, i16* %layer6_out_11_V_V, i16* %layer6_out_12_V_V, i16* %layer6_out_13_V_V, i16* %layer6_out_14_V_V, i16* %layer6_out_15_V_V, i16* %layer6_out_16_V_V, i16* %layer6_out_17_V_V, i16* %layer6_out_18_V_V, i16* %layer6_out_19_V_V, i16* %layer6_out_20_V_V, i16* %layer6_out_21_V_V, i16* %layer6_out_22_V_V, i16* %layer6_out_23_V_V, i16* %layer6_out_24_V_V, i16* %layer6_out_25_V_V, i16* %layer6_out_26_V_V, i16* %layer6_out_27_V_V, i16* %layer6_out_28_V_V, i16* %layer6_out_29_V_V, i16* %layer6_out_30_V_V, i16* %layer6_out_31_V_V, i16* %layer6_out_32_V_V, i16* %layer6_out_33_V_V, i16* %layer6_out_34_V_V, i16* %layer6_out_35_V_V, i16* %layer6_out_36_V_V, i16* %layer6_out_37_V_V, i16* %layer6_out_38_V_V, i16* %layer6_out_39_V_V, i16* %layer6_out_40_V_V, i16* %layer6_out_41_V_V, i16* %layer6_out_42_V_V, i16* %layer6_out_43_V_V, i16* %layer6_out_44_V_V, i16* %layer6_out_45_V_V, i16* %layer6_out_46_V_V, i16* %layer6_out_47_V_V, i16* %layer6_out_48_V_V, i16* %layer6_out_49_V_V, i16* %layer6_out_50_V_V, i16* %layer6_out_51_V_V, i16* %layer6_out_52_V_V, i16* %layer6_out_53_V_V, i16* %layer6_out_54_V_V, i16* %layer6_out_55_V_V, i16* %layer6_out_56_V_V, i16* %layer6_out_57_V_V, i16* %layer6_out_58_V_V, i16* %layer6_out_59_V_V, i16* %layer6_out_60_V_V, i16* %layer6_out_61_V_V, i16* %layer6_out_62_V_V, i16* %layer6_out_63_V_V, i16* %layer19_out_0_V_V, i16* %layer19_out_1_V_V, i16* %layer19_out_2_V_V, i16* %layer19_out_3_V_V, i16* %layer19_out_4_V_V, i16* %layer19_out_5_V_V, i16* %layer19_out_6_V_V, i16* %layer19_out_7_V_V, i16* %layer19_out_8_V_V, i16* %layer19_out_9_V_V, i16* %layer19_out_10_V_V, i16* %layer19_out_11_V_V, i16* %layer19_out_12_V_V, i16* %layer19_out_13_V_V, i16* %layer19_out_14_V_V, i16* %layer19_out_15_V_V, i16* %layer19_out_16_V_V, i16* %layer19_out_17_V_V, i16* %layer19_out_18_V_V, i16* %layer19_out_19_V_V, i16* %layer19_out_20_V_V, i16* %layer19_out_21_V_V, i16* %layer19_out_22_V_V, i16* %layer19_out_23_V_V, i16* %layer19_out_24_V_V, i16* %layer19_out_25_V_V, i16* %layer19_out_26_V_V, i16* %layer19_out_27_V_V, i16* %layer19_out_28_V_V, i16* %layer19_out_29_V_V, i16* %layer19_out_30_V_V, i16* %layer19_out_31_V_V, i16* %layer19_out_32_V_V, i16* %layer19_out_33_V_V, i16* %layer19_out_34_V_V, i16* %layer19_out_35_V_V, i16* %layer19_out_36_V_V, i16* %layer19_out_37_V_V, i16* %layer19_out_38_V_V, i16* %layer19_out_39_V_V, i16* %layer19_out_40_V_V, i16* %layer19_out_41_V_V, i16* %layer19_out_42_V_V, i16* %layer19_out_43_V_V, i16* %layer19_out_44_V_V, i16* %layer19_out_45_V_V, i16* %layer19_out_46_V_V, i16* %layer19_out_47_V_V, i16* %layer19_out_48_V_V, i16* %layer19_out_49_V_V, i16* %layer19_out_50_V_V, i16* %layer19_out_51_V_V, i16* %layer19_out_52_V_V, i16* %layer19_out_53_V_V, i16* %layer19_out_54_V_V, i16* %layer19_out_55_V_V, i16* %layer19_out_56_V_V, i16* %layer19_out_57_V_V, i16* %layer19_out_58_V_V, i16* %layer19_out_59_V_V, i16* %layer19_out_60_V_V, i16* %layer19_out_61_V_V, i16* %layer19_out_62_V_V, i16* %layer19_out_63_V_V)

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1074" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5837" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="9216" op_194_bw="8185" op_195_bw="32" op_196_bw="32" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="0">
<![CDATA[
ap_fixed_base.exit91:3149  call fastcc void @"conv_2d_large_cl2<ap_fixed,ap_fixed,config7>"(i16* %layer19_out_0_V_V, i16* %layer19_out_1_V_V, i16* %layer19_out_2_V_V, i16* %layer19_out_3_V_V, i16* %layer19_out_4_V_V, i16* %layer19_out_5_V_V, i16* %layer19_out_6_V_V, i16* %layer19_out_7_V_V, i16* %layer19_out_8_V_V, i16* %layer19_out_9_V_V, i16* %layer19_out_10_V_V, i16* %layer19_out_11_V_V, i16* %layer19_out_12_V_V, i16* %layer19_out_13_V_V, i16* %layer19_out_14_V_V, i16* %layer19_out_15_V_V, i16* %layer19_out_16_V_V, i16* %layer19_out_17_V_V, i16* %layer19_out_18_V_V, i16* %layer19_out_19_V_V, i16* %layer19_out_20_V_V, i16* %layer19_out_21_V_V, i16* %layer19_out_22_V_V, i16* %layer19_out_23_V_V, i16* %layer19_out_24_V_V, i16* %layer19_out_25_V_V, i16* %layer19_out_26_V_V, i16* %layer19_out_27_V_V, i16* %layer19_out_28_V_V, i16* %layer19_out_29_V_V, i16* %layer19_out_30_V_V, i16* %layer19_out_31_V_V, i16* %layer19_out_32_V_V, i16* %layer19_out_33_V_V, i16* %layer19_out_34_V_V, i16* %layer19_out_35_V_V, i16* %layer19_out_36_V_V, i16* %layer19_out_37_V_V, i16* %layer19_out_38_V_V, i16* %layer19_out_39_V_V, i16* %layer19_out_40_V_V, i16* %layer19_out_41_V_V, i16* %layer19_out_42_V_V, i16* %layer19_out_43_V_V, i16* %layer19_out_44_V_V, i16* %layer19_out_45_V_V, i16* %layer19_out_46_V_V, i16* %layer19_out_47_V_V, i16* %layer19_out_48_V_V, i16* %layer19_out_49_V_V, i16* %layer19_out_50_V_V, i16* %layer19_out_51_V_V, i16* %layer19_out_52_V_V, i16* %layer19_out_53_V_V, i16* %layer19_out_54_V_V, i16* %layer19_out_55_V_V, i16* %layer19_out_56_V_V, i16* %layer19_out_57_V_V, i16* %layer19_out_58_V_V, i16* %layer19_out_59_V_V, i16* %layer19_out_60_V_V, i16* %layer19_out_61_V_V, i16* %layer19_out_62_V_V, i16* %layer19_out_63_V_V, i16* %layer9_out_0_V_V, i16* %layer9_out_1_V_V, i16* %layer9_out_2_V_V, i16* %layer9_out_3_V_V, i16* %layer9_out_4_V_V, i16* %layer9_out_5_V_V, i16* %layer9_out_6_V_V, i16* %layer9_out_7_V_V, i16* %layer9_out_8_V_V, i16* %layer9_out_9_V_V, i16* %layer9_out_10_V_V, i16* %layer9_out_11_V_V, i16* %layer9_out_12_V_V, i16* %layer9_out_13_V_V, i16* %layer9_out_14_V_V, i16* %layer9_out_15_V_V, i16* %layer9_out_16_V_V, i16* %layer9_out_17_V_V, i16* %layer9_out_18_V_V, i16* %layer9_out_19_V_V, i16* %layer9_out_20_V_V, i16* %layer9_out_21_V_V, i16* %layer9_out_22_V_V, i16* %layer9_out_23_V_V, i16* %layer9_out_24_V_V, i16* %layer9_out_25_V_V, i16* %layer9_out_26_V_V, i16* %layer9_out_27_V_V, i16* %layer9_out_28_V_V, i16* %layer9_out_29_V_V, i16* %layer9_out_30_V_V, i16* %layer9_out_31_V_V, i16* %layer9_out_32_V_V, i16* %layer9_out_33_V_V, i16* %layer9_out_34_V_V, i16* %layer9_out_35_V_V, i16* %layer9_out_36_V_V, i16* %layer9_out_37_V_V, i16* %layer9_out_38_V_V, i16* %layer9_out_39_V_V, i16* %layer9_out_40_V_V, i16* %layer9_out_41_V_V, i16* %layer9_out_42_V_V, i16* %layer9_out_43_V_V, i16* %layer9_out_44_V_V, i16* %layer9_out_45_V_V, i16* %layer9_out_46_V_V, i16* %layer9_out_47_V_V, i16* %layer9_out_48_V_V, i16* %layer9_out_49_V_V, i16* %layer9_out_50_V_V, i16* %layer9_out_51_V_V, i16* %layer9_out_52_V_V, i16* %layer9_out_53_V_V, i16* %layer9_out_54_V_V, i16* %layer9_out_55_V_V, i16* %layer9_out_56_V_V, i16* %layer9_out_57_V_V, i16* %layer9_out_58_V_V, i16* %layer9_out_59_V_V, i16* %layer9_out_60_V_V, i16* %layer9_out_61_V_V, i16* %layer9_out_62_V_V, i16* %layer9_out_63_V_V, i16* %layer9_out_64_V_V, i16* %layer9_out_65_V_V, i16* %layer9_out_66_V_V, i16* %layer9_out_67_V_V, i16* %layer9_out_68_V_V, i16* %layer9_out_69_V_V, i16* %layer9_out_70_V_V, i16* %layer9_out_71_V_V, i16* %layer9_out_72_V_V, i16* %layer9_out_73_V_V, i16* %layer9_out_74_V_V, i16* %layer9_out_75_V_V, i16* %layer9_out_76_V_V, i16* %layer9_out_77_V_V, i16* %layer9_out_78_V_V, i16* %layer9_out_79_V_V, i16* %layer9_out_80_V_V, i16* %layer9_out_81_V_V, i16* %layer9_out_82_V_V, i16* %layer9_out_83_V_V, i16* %layer9_out_84_V_V, i16* %layer9_out_85_V_V, i16* %layer9_out_86_V_V, i16* %layer9_out_87_V_V, i16* %layer9_out_88_V_V, i16* %layer9_out_89_V_V, i16* %layer9_out_90_V_V, i16* %layer9_out_91_V_V, i16* %layer9_out_92_V_V, i16* %layer9_out_93_V_V, i16* %layer9_out_94_V_V, i16* %layer9_out_95_V_V, i16* %layer9_out_96_V_V, i16* %layer9_out_97_V_V, i16* %layer9_out_98_V_V, i16* %layer9_out_99_V_V, i16* %layer9_out_100_V_V, i16* %layer9_out_101_V_V, i16* %layer9_out_102_V_V, i16* %layer9_out_103_V_V, i16* %layer9_out_104_V_V, i16* %layer9_out_105_V_V, i16* %layer9_out_106_V_V, i16* %layer9_out_107_V_V, i16* %layer9_out_108_V_V, i16* %layer9_out_109_V_V, i16* %layer9_out_110_V_V, i16* %layer9_out_111_V_V, i16* %layer9_out_112_V_V, i16* %layer9_out_113_V_V, i16* %layer9_out_114_V_V, i16* %layer9_out_115_V_V, i16* %layer9_out_116_V_V, i16* %layer9_out_117_V_V, i16* %layer9_out_118_V_V, i16* %layer9_out_119_V_V, i16* %layer9_out_120_V_V, i16* %layer9_out_121_V_V, i16* %layer9_out_122_V_V, i16* %layer9_out_123_V_V, i16* %layer9_out_124_V_V, i16* %layer9_out_125_V_V, i16* %layer9_out_126_V_V, i16* %layer9_out_127_V_V)

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1075" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5837" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="9216" op_194_bw="8185" op_195_bw="32" op_196_bw="32" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="0">
<![CDATA[
ap_fixed_base.exit91:3149  call fastcc void @"conv_2d_large_cl2<ap_fixed,ap_fixed,config7>"(i16* %layer19_out_0_V_V, i16* %layer19_out_1_V_V, i16* %layer19_out_2_V_V, i16* %layer19_out_3_V_V, i16* %layer19_out_4_V_V, i16* %layer19_out_5_V_V, i16* %layer19_out_6_V_V, i16* %layer19_out_7_V_V, i16* %layer19_out_8_V_V, i16* %layer19_out_9_V_V, i16* %layer19_out_10_V_V, i16* %layer19_out_11_V_V, i16* %layer19_out_12_V_V, i16* %layer19_out_13_V_V, i16* %layer19_out_14_V_V, i16* %layer19_out_15_V_V, i16* %layer19_out_16_V_V, i16* %layer19_out_17_V_V, i16* %layer19_out_18_V_V, i16* %layer19_out_19_V_V, i16* %layer19_out_20_V_V, i16* %layer19_out_21_V_V, i16* %layer19_out_22_V_V, i16* %layer19_out_23_V_V, i16* %layer19_out_24_V_V, i16* %layer19_out_25_V_V, i16* %layer19_out_26_V_V, i16* %layer19_out_27_V_V, i16* %layer19_out_28_V_V, i16* %layer19_out_29_V_V, i16* %layer19_out_30_V_V, i16* %layer19_out_31_V_V, i16* %layer19_out_32_V_V, i16* %layer19_out_33_V_V, i16* %layer19_out_34_V_V, i16* %layer19_out_35_V_V, i16* %layer19_out_36_V_V, i16* %layer19_out_37_V_V, i16* %layer19_out_38_V_V, i16* %layer19_out_39_V_V, i16* %layer19_out_40_V_V, i16* %layer19_out_41_V_V, i16* %layer19_out_42_V_V, i16* %layer19_out_43_V_V, i16* %layer19_out_44_V_V, i16* %layer19_out_45_V_V, i16* %layer19_out_46_V_V, i16* %layer19_out_47_V_V, i16* %layer19_out_48_V_V, i16* %layer19_out_49_V_V, i16* %layer19_out_50_V_V, i16* %layer19_out_51_V_V, i16* %layer19_out_52_V_V, i16* %layer19_out_53_V_V, i16* %layer19_out_54_V_V, i16* %layer19_out_55_V_V, i16* %layer19_out_56_V_V, i16* %layer19_out_57_V_V, i16* %layer19_out_58_V_V, i16* %layer19_out_59_V_V, i16* %layer19_out_60_V_V, i16* %layer19_out_61_V_V, i16* %layer19_out_62_V_V, i16* %layer19_out_63_V_V, i16* %layer9_out_0_V_V, i16* %layer9_out_1_V_V, i16* %layer9_out_2_V_V, i16* %layer9_out_3_V_V, i16* %layer9_out_4_V_V, i16* %layer9_out_5_V_V, i16* %layer9_out_6_V_V, i16* %layer9_out_7_V_V, i16* %layer9_out_8_V_V, i16* %layer9_out_9_V_V, i16* %layer9_out_10_V_V, i16* %layer9_out_11_V_V, i16* %layer9_out_12_V_V, i16* %layer9_out_13_V_V, i16* %layer9_out_14_V_V, i16* %layer9_out_15_V_V, i16* %layer9_out_16_V_V, i16* %layer9_out_17_V_V, i16* %layer9_out_18_V_V, i16* %layer9_out_19_V_V, i16* %layer9_out_20_V_V, i16* %layer9_out_21_V_V, i16* %layer9_out_22_V_V, i16* %layer9_out_23_V_V, i16* %layer9_out_24_V_V, i16* %layer9_out_25_V_V, i16* %layer9_out_26_V_V, i16* %layer9_out_27_V_V, i16* %layer9_out_28_V_V, i16* %layer9_out_29_V_V, i16* %layer9_out_30_V_V, i16* %layer9_out_31_V_V, i16* %layer9_out_32_V_V, i16* %layer9_out_33_V_V, i16* %layer9_out_34_V_V, i16* %layer9_out_35_V_V, i16* %layer9_out_36_V_V, i16* %layer9_out_37_V_V, i16* %layer9_out_38_V_V, i16* %layer9_out_39_V_V, i16* %layer9_out_40_V_V, i16* %layer9_out_41_V_V, i16* %layer9_out_42_V_V, i16* %layer9_out_43_V_V, i16* %layer9_out_44_V_V, i16* %layer9_out_45_V_V, i16* %layer9_out_46_V_V, i16* %layer9_out_47_V_V, i16* %layer9_out_48_V_V, i16* %layer9_out_49_V_V, i16* %layer9_out_50_V_V, i16* %layer9_out_51_V_V, i16* %layer9_out_52_V_V, i16* %layer9_out_53_V_V, i16* %layer9_out_54_V_V, i16* %layer9_out_55_V_V, i16* %layer9_out_56_V_V, i16* %layer9_out_57_V_V, i16* %layer9_out_58_V_V, i16* %layer9_out_59_V_V, i16* %layer9_out_60_V_V, i16* %layer9_out_61_V_V, i16* %layer9_out_62_V_V, i16* %layer9_out_63_V_V, i16* %layer9_out_64_V_V, i16* %layer9_out_65_V_V, i16* %layer9_out_66_V_V, i16* %layer9_out_67_V_V, i16* %layer9_out_68_V_V, i16* %layer9_out_69_V_V, i16* %layer9_out_70_V_V, i16* %layer9_out_71_V_V, i16* %layer9_out_72_V_V, i16* %layer9_out_73_V_V, i16* %layer9_out_74_V_V, i16* %layer9_out_75_V_V, i16* %layer9_out_76_V_V, i16* %layer9_out_77_V_V, i16* %layer9_out_78_V_V, i16* %layer9_out_79_V_V, i16* %layer9_out_80_V_V, i16* %layer9_out_81_V_V, i16* %layer9_out_82_V_V, i16* %layer9_out_83_V_V, i16* %layer9_out_84_V_V, i16* %layer9_out_85_V_V, i16* %layer9_out_86_V_V, i16* %layer9_out_87_V_V, i16* %layer9_out_88_V_V, i16* %layer9_out_89_V_V, i16* %layer9_out_90_V_V, i16* %layer9_out_91_V_V, i16* %layer9_out_92_V_V, i16* %layer9_out_93_V_V, i16* %layer9_out_94_V_V, i16* %layer9_out_95_V_V, i16* %layer9_out_96_V_V, i16* %layer9_out_97_V_V, i16* %layer9_out_98_V_V, i16* %layer9_out_99_V_V, i16* %layer9_out_100_V_V, i16* %layer9_out_101_V_V, i16* %layer9_out_102_V_V, i16* %layer9_out_103_V_V, i16* %layer9_out_104_V_V, i16* %layer9_out_105_V_V, i16* %layer9_out_106_V_V, i16* %layer9_out_107_V_V, i16* %layer9_out_108_V_V, i16* %layer9_out_109_V_V, i16* %layer9_out_110_V_V, i16* %layer9_out_111_V_V, i16* %layer9_out_112_V_V, i16* %layer9_out_113_V_V, i16* %layer9_out_114_V_V, i16* %layer9_out_115_V_V, i16* %layer9_out_116_V_V, i16* %layer9_out_117_V_V, i16* %layer9_out_118_V_V, i16* %layer9_out_119_V_V, i16* %layer9_out_120_V_V, i16* %layer9_out_121_V_V, i16* %layer9_out_122_V_V, i16* %layer9_out_123_V_V, i16* %layer9_out_124_V_V, i16* %layer9_out_125_V_V, i16* %layer9_out_126_V_V, i16* %layer9_out_127_V_V)

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1076" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5838" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="0">
<![CDATA[
ap_fixed_base.exit91:3150  call fastcc void @"leaky_relu_stream<ap_fixed,ap_fixed,LeakyReLU_config10>273"(i16* %layer9_out_0_V_V, i16* %layer9_out_1_V_V, i16* %layer9_out_2_V_V, i16* %layer9_out_3_V_V, i16* %layer9_out_4_V_V, i16* %layer9_out_5_V_V, i16* %layer9_out_6_V_V, i16* %layer9_out_7_V_V, i16* %layer9_out_8_V_V, i16* %layer9_out_9_V_V, i16* %layer9_out_10_V_V, i16* %layer9_out_11_V_V, i16* %layer9_out_12_V_V, i16* %layer9_out_13_V_V, i16* %layer9_out_14_V_V, i16* %layer9_out_15_V_V, i16* %layer9_out_16_V_V, i16* %layer9_out_17_V_V, i16* %layer9_out_18_V_V, i16* %layer9_out_19_V_V, i16* %layer9_out_20_V_V, i16* %layer9_out_21_V_V, i16* %layer9_out_22_V_V, i16* %layer9_out_23_V_V, i16* %layer9_out_24_V_V, i16* %layer9_out_25_V_V, i16* %layer9_out_26_V_V, i16* %layer9_out_27_V_V, i16* %layer9_out_28_V_V, i16* %layer9_out_29_V_V, i16* %layer9_out_30_V_V, i16* %layer9_out_31_V_V, i16* %layer9_out_32_V_V, i16* %layer9_out_33_V_V, i16* %layer9_out_34_V_V, i16* %layer9_out_35_V_V, i16* %layer9_out_36_V_V, i16* %layer9_out_37_V_V, i16* %layer9_out_38_V_V, i16* %layer9_out_39_V_V, i16* %layer9_out_40_V_V, i16* %layer9_out_41_V_V, i16* %layer9_out_42_V_V, i16* %layer9_out_43_V_V, i16* %layer9_out_44_V_V, i16* %layer9_out_45_V_V, i16* %layer9_out_46_V_V, i16* %layer9_out_47_V_V, i16* %layer9_out_48_V_V, i16* %layer9_out_49_V_V, i16* %layer9_out_50_V_V, i16* %layer9_out_51_V_V, i16* %layer9_out_52_V_V, i16* %layer9_out_53_V_V, i16* %layer9_out_54_V_V, i16* %layer9_out_55_V_V, i16* %layer9_out_56_V_V, i16* %layer9_out_57_V_V, i16* %layer9_out_58_V_V, i16* %layer9_out_59_V_V, i16* %layer9_out_60_V_V, i16* %layer9_out_61_V_V, i16* %layer9_out_62_V_V, i16* %layer9_out_63_V_V, i16* %layer9_out_64_V_V, i16* %layer9_out_65_V_V, i16* %layer9_out_66_V_V, i16* %layer9_out_67_V_V, i16* %layer9_out_68_V_V, i16* %layer9_out_69_V_V, i16* %layer9_out_70_V_V, i16* %layer9_out_71_V_V, i16* %layer9_out_72_V_V, i16* %layer9_out_73_V_V, i16* %layer9_out_74_V_V, i16* %layer9_out_75_V_V, i16* %layer9_out_76_V_V, i16* %layer9_out_77_V_V, i16* %layer9_out_78_V_V, i16* %layer9_out_79_V_V, i16* %layer9_out_80_V_V, i16* %layer9_out_81_V_V, i16* %layer9_out_82_V_V, i16* %layer9_out_83_V_V, i16* %layer9_out_84_V_V, i16* %layer9_out_85_V_V, i16* %layer9_out_86_V_V, i16* %layer9_out_87_V_V, i16* %layer9_out_88_V_V, i16* %layer9_out_89_V_V, i16* %layer9_out_90_V_V, i16* %layer9_out_91_V_V, i16* %layer9_out_92_V_V, i16* %layer9_out_93_V_V, i16* %layer9_out_94_V_V, i16* %layer9_out_95_V_V, i16* %layer9_out_96_V_V, i16* %layer9_out_97_V_V, i16* %layer9_out_98_V_V, i16* %layer9_out_99_V_V, i16* %layer9_out_100_V_V, i16* %layer9_out_101_V_V, i16* %layer9_out_102_V_V, i16* %layer9_out_103_V_V, i16* %layer9_out_104_V_V, i16* %layer9_out_105_V_V, i16* %layer9_out_106_V_V, i16* %layer9_out_107_V_V, i16* %layer9_out_108_V_V, i16* %layer9_out_109_V_V, i16* %layer9_out_110_V_V, i16* %layer9_out_111_V_V, i16* %layer9_out_112_V_V, i16* %layer9_out_113_V_V, i16* %layer9_out_114_V_V, i16* %layer9_out_115_V_V, i16* %layer9_out_116_V_V, i16* %layer9_out_117_V_V, i16* %layer9_out_118_V_V, i16* %layer9_out_119_V_V, i16* %layer9_out_120_V_V, i16* %layer9_out_121_V_V, i16* %layer9_out_122_V_V, i16* %layer9_out_123_V_V, i16* %layer9_out_124_V_V, i16* %layer9_out_125_V_V, i16* %layer9_out_126_V_V, i16* %layer9_out_127_V_V, i16* %layer10_out_0_V_V, i16* %layer10_out_1_V_V, i16* %layer10_out_2_V_V, i16* %layer10_out_3_V_V, i16* %layer10_out_4_V_V, i16* %layer10_out_5_V_V, i16* %layer10_out_6_V_V, i16* %layer10_out_7_V_V, i16* %layer10_out_8_V_V, i16* %layer10_out_9_V_V, i16* %layer10_out_10_V_V, i16* %layer10_out_11_V_V, i16* %layer10_out_12_V_V, i16* %layer10_out_13_V_V, i16* %layer10_out_14_V_V, i16* %layer10_out_15_V_V, i16* %layer10_out_16_V_V, i16* %layer10_out_17_V_V, i16* %layer10_out_18_V_V, i16* %layer10_out_19_V_V, i16* %layer10_out_20_V_V, i16* %layer10_out_21_V_V, i16* %layer10_out_22_V_V, i16* %layer10_out_23_V_V, i16* %layer10_out_24_V_V, i16* %layer10_out_25_V_V, i16* %layer10_out_26_V_V, i16* %layer10_out_27_V_V, i16* %layer10_out_28_V_V, i16* %layer10_out_29_V_V, i16* %layer10_out_30_V_V, i16* %layer10_out_31_V_V, i16* %layer10_out_32_V_V, i16* %layer10_out_33_V_V, i16* %layer10_out_34_V_V, i16* %layer10_out_35_V_V, i16* %layer10_out_36_V_V, i16* %layer10_out_37_V_V, i16* %layer10_out_38_V_V, i16* %layer10_out_39_V_V, i16* %layer10_out_40_V_V, i16* %layer10_out_41_V_V, i16* %layer10_out_42_V_V, i16* %layer10_out_43_V_V, i16* %layer10_out_44_V_V, i16* %layer10_out_45_V_V, i16* %layer10_out_46_V_V, i16* %layer10_out_47_V_V, i16* %layer10_out_48_V_V, i16* %layer10_out_49_V_V, i16* %layer10_out_50_V_V, i16* %layer10_out_51_V_V, i16* %layer10_out_52_V_V, i16* %layer10_out_53_V_V, i16* %layer10_out_54_V_V, i16* %layer10_out_55_V_V, i16* %layer10_out_56_V_V, i16* %layer10_out_57_V_V, i16* %layer10_out_58_V_V, i16* %layer10_out_59_V_V, i16* %layer10_out_60_V_V, i16* %layer10_out_61_V_V, i16* %layer10_out_62_V_V, i16* %layer10_out_63_V_V, i16* %layer10_out_64_V_V, i16* %layer10_out_65_V_V, i16* %layer10_out_66_V_V, i16* %layer10_out_67_V_V, i16* %layer10_out_68_V_V, i16* %layer10_out_69_V_V, i16* %layer10_out_70_V_V, i16* %layer10_out_71_V_V, i16* %layer10_out_72_V_V, i16* %layer10_out_73_V_V, i16* %layer10_out_74_V_V, i16* %layer10_out_75_V_V, i16* %layer10_out_76_V_V, i16* %layer10_out_77_V_V, i16* %layer10_out_78_V_V, i16* %layer10_out_79_V_V, i16* %layer10_out_80_V_V, i16* %layer10_out_81_V_V, i16* %layer10_out_82_V_V, i16* %layer10_out_83_V_V, i16* %layer10_out_84_V_V, i16* %layer10_out_85_V_V, i16* %layer10_out_86_V_V, i16* %layer10_out_87_V_V, i16* %layer10_out_88_V_V, i16* %layer10_out_89_V_V, i16* %layer10_out_90_V_V, i16* %layer10_out_91_V_V, i16* %layer10_out_92_V_V, i16* %layer10_out_93_V_V, i16* %layer10_out_94_V_V, i16* %layer10_out_95_V_V, i16* %layer10_out_96_V_V, i16* %layer10_out_97_V_V, i16* %layer10_out_98_V_V, i16* %layer10_out_99_V_V, i16* %layer10_out_100_V_V, i16* %layer10_out_101_V_V, i16* %layer10_out_102_V_V, i16* %layer10_out_103_V_V, i16* %layer10_out_104_V_V, i16* %layer10_out_105_V_V, i16* %layer10_out_106_V_V, i16* %layer10_out_107_V_V, i16* %layer10_out_108_V_V, i16* %layer10_out_109_V_V, i16* %layer10_out_110_V_V, i16* %layer10_out_111_V_V, i16* %layer10_out_112_V_V, i16* %layer10_out_113_V_V, i16* %layer10_out_114_V_V, i16* %layer10_out_115_V_V, i16* %layer10_out_116_V_V, i16* %layer10_out_117_V_V, i16* %layer10_out_118_V_V, i16* %layer10_out_119_V_V, i16* %layer10_out_120_V_V, i16* %layer10_out_121_V_V, i16* %layer10_out_122_V_V, i16* %layer10_out_123_V_V, i16* %layer10_out_124_V_V, i16* %layer10_out_125_V_V, i16* %layer10_out_126_V_V, i16* %layer10_out_127_V_V)

]]></Node>
<StgValue><ssdm name="call_ln102"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1077" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5838" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="0">
<![CDATA[
ap_fixed_base.exit91:3150  call fastcc void @"leaky_relu_stream<ap_fixed,ap_fixed,LeakyReLU_config10>273"(i16* %layer9_out_0_V_V, i16* %layer9_out_1_V_V, i16* %layer9_out_2_V_V, i16* %layer9_out_3_V_V, i16* %layer9_out_4_V_V, i16* %layer9_out_5_V_V, i16* %layer9_out_6_V_V, i16* %layer9_out_7_V_V, i16* %layer9_out_8_V_V, i16* %layer9_out_9_V_V, i16* %layer9_out_10_V_V, i16* %layer9_out_11_V_V, i16* %layer9_out_12_V_V, i16* %layer9_out_13_V_V, i16* %layer9_out_14_V_V, i16* %layer9_out_15_V_V, i16* %layer9_out_16_V_V, i16* %layer9_out_17_V_V, i16* %layer9_out_18_V_V, i16* %layer9_out_19_V_V, i16* %layer9_out_20_V_V, i16* %layer9_out_21_V_V, i16* %layer9_out_22_V_V, i16* %layer9_out_23_V_V, i16* %layer9_out_24_V_V, i16* %layer9_out_25_V_V, i16* %layer9_out_26_V_V, i16* %layer9_out_27_V_V, i16* %layer9_out_28_V_V, i16* %layer9_out_29_V_V, i16* %layer9_out_30_V_V, i16* %layer9_out_31_V_V, i16* %layer9_out_32_V_V, i16* %layer9_out_33_V_V, i16* %layer9_out_34_V_V, i16* %layer9_out_35_V_V, i16* %layer9_out_36_V_V, i16* %layer9_out_37_V_V, i16* %layer9_out_38_V_V, i16* %layer9_out_39_V_V, i16* %layer9_out_40_V_V, i16* %layer9_out_41_V_V, i16* %layer9_out_42_V_V, i16* %layer9_out_43_V_V, i16* %layer9_out_44_V_V, i16* %layer9_out_45_V_V, i16* %layer9_out_46_V_V, i16* %layer9_out_47_V_V, i16* %layer9_out_48_V_V, i16* %layer9_out_49_V_V, i16* %layer9_out_50_V_V, i16* %layer9_out_51_V_V, i16* %layer9_out_52_V_V, i16* %layer9_out_53_V_V, i16* %layer9_out_54_V_V, i16* %layer9_out_55_V_V, i16* %layer9_out_56_V_V, i16* %layer9_out_57_V_V, i16* %layer9_out_58_V_V, i16* %layer9_out_59_V_V, i16* %layer9_out_60_V_V, i16* %layer9_out_61_V_V, i16* %layer9_out_62_V_V, i16* %layer9_out_63_V_V, i16* %layer9_out_64_V_V, i16* %layer9_out_65_V_V, i16* %layer9_out_66_V_V, i16* %layer9_out_67_V_V, i16* %layer9_out_68_V_V, i16* %layer9_out_69_V_V, i16* %layer9_out_70_V_V, i16* %layer9_out_71_V_V, i16* %layer9_out_72_V_V, i16* %layer9_out_73_V_V, i16* %layer9_out_74_V_V, i16* %layer9_out_75_V_V, i16* %layer9_out_76_V_V, i16* %layer9_out_77_V_V, i16* %layer9_out_78_V_V, i16* %layer9_out_79_V_V, i16* %layer9_out_80_V_V, i16* %layer9_out_81_V_V, i16* %layer9_out_82_V_V, i16* %layer9_out_83_V_V, i16* %layer9_out_84_V_V, i16* %layer9_out_85_V_V, i16* %layer9_out_86_V_V, i16* %layer9_out_87_V_V, i16* %layer9_out_88_V_V, i16* %layer9_out_89_V_V, i16* %layer9_out_90_V_V, i16* %layer9_out_91_V_V, i16* %layer9_out_92_V_V, i16* %layer9_out_93_V_V, i16* %layer9_out_94_V_V, i16* %layer9_out_95_V_V, i16* %layer9_out_96_V_V, i16* %layer9_out_97_V_V, i16* %layer9_out_98_V_V, i16* %layer9_out_99_V_V, i16* %layer9_out_100_V_V, i16* %layer9_out_101_V_V, i16* %layer9_out_102_V_V, i16* %layer9_out_103_V_V, i16* %layer9_out_104_V_V, i16* %layer9_out_105_V_V, i16* %layer9_out_106_V_V, i16* %layer9_out_107_V_V, i16* %layer9_out_108_V_V, i16* %layer9_out_109_V_V, i16* %layer9_out_110_V_V, i16* %layer9_out_111_V_V, i16* %layer9_out_112_V_V, i16* %layer9_out_113_V_V, i16* %layer9_out_114_V_V, i16* %layer9_out_115_V_V, i16* %layer9_out_116_V_V, i16* %layer9_out_117_V_V, i16* %layer9_out_118_V_V, i16* %layer9_out_119_V_V, i16* %layer9_out_120_V_V, i16* %layer9_out_121_V_V, i16* %layer9_out_122_V_V, i16* %layer9_out_123_V_V, i16* %layer9_out_124_V_V, i16* %layer9_out_125_V_V, i16* %layer9_out_126_V_V, i16* %layer9_out_127_V_V, i16* %layer10_out_0_V_V, i16* %layer10_out_1_V_V, i16* %layer10_out_2_V_V, i16* %layer10_out_3_V_V, i16* %layer10_out_4_V_V, i16* %layer10_out_5_V_V, i16* %layer10_out_6_V_V, i16* %layer10_out_7_V_V, i16* %layer10_out_8_V_V, i16* %layer10_out_9_V_V, i16* %layer10_out_10_V_V, i16* %layer10_out_11_V_V, i16* %layer10_out_12_V_V, i16* %layer10_out_13_V_V, i16* %layer10_out_14_V_V, i16* %layer10_out_15_V_V, i16* %layer10_out_16_V_V, i16* %layer10_out_17_V_V, i16* %layer10_out_18_V_V, i16* %layer10_out_19_V_V, i16* %layer10_out_20_V_V, i16* %layer10_out_21_V_V, i16* %layer10_out_22_V_V, i16* %layer10_out_23_V_V, i16* %layer10_out_24_V_V, i16* %layer10_out_25_V_V, i16* %layer10_out_26_V_V, i16* %layer10_out_27_V_V, i16* %layer10_out_28_V_V, i16* %layer10_out_29_V_V, i16* %layer10_out_30_V_V, i16* %layer10_out_31_V_V, i16* %layer10_out_32_V_V, i16* %layer10_out_33_V_V, i16* %layer10_out_34_V_V, i16* %layer10_out_35_V_V, i16* %layer10_out_36_V_V, i16* %layer10_out_37_V_V, i16* %layer10_out_38_V_V, i16* %layer10_out_39_V_V, i16* %layer10_out_40_V_V, i16* %layer10_out_41_V_V, i16* %layer10_out_42_V_V, i16* %layer10_out_43_V_V, i16* %layer10_out_44_V_V, i16* %layer10_out_45_V_V, i16* %layer10_out_46_V_V, i16* %layer10_out_47_V_V, i16* %layer10_out_48_V_V, i16* %layer10_out_49_V_V, i16* %layer10_out_50_V_V, i16* %layer10_out_51_V_V, i16* %layer10_out_52_V_V, i16* %layer10_out_53_V_V, i16* %layer10_out_54_V_V, i16* %layer10_out_55_V_V, i16* %layer10_out_56_V_V, i16* %layer10_out_57_V_V, i16* %layer10_out_58_V_V, i16* %layer10_out_59_V_V, i16* %layer10_out_60_V_V, i16* %layer10_out_61_V_V, i16* %layer10_out_62_V_V, i16* %layer10_out_63_V_V, i16* %layer10_out_64_V_V, i16* %layer10_out_65_V_V, i16* %layer10_out_66_V_V, i16* %layer10_out_67_V_V, i16* %layer10_out_68_V_V, i16* %layer10_out_69_V_V, i16* %layer10_out_70_V_V, i16* %layer10_out_71_V_V, i16* %layer10_out_72_V_V, i16* %layer10_out_73_V_V, i16* %layer10_out_74_V_V, i16* %layer10_out_75_V_V, i16* %layer10_out_76_V_V, i16* %layer10_out_77_V_V, i16* %layer10_out_78_V_V, i16* %layer10_out_79_V_V, i16* %layer10_out_80_V_V, i16* %layer10_out_81_V_V, i16* %layer10_out_82_V_V, i16* %layer10_out_83_V_V, i16* %layer10_out_84_V_V, i16* %layer10_out_85_V_V, i16* %layer10_out_86_V_V, i16* %layer10_out_87_V_V, i16* %layer10_out_88_V_V, i16* %layer10_out_89_V_V, i16* %layer10_out_90_V_V, i16* %layer10_out_91_V_V, i16* %layer10_out_92_V_V, i16* %layer10_out_93_V_V, i16* %layer10_out_94_V_V, i16* %layer10_out_95_V_V, i16* %layer10_out_96_V_V, i16* %layer10_out_97_V_V, i16* %layer10_out_98_V_V, i16* %layer10_out_99_V_V, i16* %layer10_out_100_V_V, i16* %layer10_out_101_V_V, i16* %layer10_out_102_V_V, i16* %layer10_out_103_V_V, i16* %layer10_out_104_V_V, i16* %layer10_out_105_V_V, i16* %layer10_out_106_V_V, i16* %layer10_out_107_V_V, i16* %layer10_out_108_V_V, i16* %layer10_out_109_V_V, i16* %layer10_out_110_V_V, i16* %layer10_out_111_V_V, i16* %layer10_out_112_V_V, i16* %layer10_out_113_V_V, i16* %layer10_out_114_V_V, i16* %layer10_out_115_V_V, i16* %layer10_out_116_V_V, i16* %layer10_out_117_V_V, i16* %layer10_out_118_V_V, i16* %layer10_out_119_V_V, i16* %layer10_out_120_V_V, i16* %layer10_out_121_V_V, i16* %layer10_out_122_V_V, i16* %layer10_out_123_V_V, i16* %layer10_out_124_V_V, i16* %layer10_out_125_V_V, i16* %layer10_out_126_V_V, i16* %layer10_out_127_V_V)

]]></Node>
<StgValue><ssdm name="call_ln102"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1078" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="0">
<![CDATA[
ap_fixed_base.exit91:3151  call fastcc void @"zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config20>"(i16* %layer10_out_0_V_V, i16* %layer10_out_1_V_V, i16* %layer10_out_2_V_V, i16* %layer10_out_3_V_V, i16* %layer10_out_4_V_V, i16* %layer10_out_5_V_V, i16* %layer10_out_6_V_V, i16* %layer10_out_7_V_V, i16* %layer10_out_8_V_V, i16* %layer10_out_9_V_V, i16* %layer10_out_10_V_V, i16* %layer10_out_11_V_V, i16* %layer10_out_12_V_V, i16* %layer10_out_13_V_V, i16* %layer10_out_14_V_V, i16* %layer10_out_15_V_V, i16* %layer10_out_16_V_V, i16* %layer10_out_17_V_V, i16* %layer10_out_18_V_V, i16* %layer10_out_19_V_V, i16* %layer10_out_20_V_V, i16* %layer10_out_21_V_V, i16* %layer10_out_22_V_V, i16* %layer10_out_23_V_V, i16* %layer10_out_24_V_V, i16* %layer10_out_25_V_V, i16* %layer10_out_26_V_V, i16* %layer10_out_27_V_V, i16* %layer10_out_28_V_V, i16* %layer10_out_29_V_V, i16* %layer10_out_30_V_V, i16* %layer10_out_31_V_V, i16* %layer10_out_32_V_V, i16* %layer10_out_33_V_V, i16* %layer10_out_34_V_V, i16* %layer10_out_35_V_V, i16* %layer10_out_36_V_V, i16* %layer10_out_37_V_V, i16* %layer10_out_38_V_V, i16* %layer10_out_39_V_V, i16* %layer10_out_40_V_V, i16* %layer10_out_41_V_V, i16* %layer10_out_42_V_V, i16* %layer10_out_43_V_V, i16* %layer10_out_44_V_V, i16* %layer10_out_45_V_V, i16* %layer10_out_46_V_V, i16* %layer10_out_47_V_V, i16* %layer10_out_48_V_V, i16* %layer10_out_49_V_V, i16* %layer10_out_50_V_V, i16* %layer10_out_51_V_V, i16* %layer10_out_52_V_V, i16* %layer10_out_53_V_V, i16* %layer10_out_54_V_V, i16* %layer10_out_55_V_V, i16* %layer10_out_56_V_V, i16* %layer10_out_57_V_V, i16* %layer10_out_58_V_V, i16* %layer10_out_59_V_V, i16* %layer10_out_60_V_V, i16* %layer10_out_61_V_V, i16* %layer10_out_62_V_V, i16* %layer10_out_63_V_V, i16* %layer10_out_64_V_V, i16* %layer10_out_65_V_V, i16* %layer10_out_66_V_V, i16* %layer10_out_67_V_V, i16* %layer10_out_68_V_V, i16* %layer10_out_69_V_V, i16* %layer10_out_70_V_V, i16* %layer10_out_71_V_V, i16* %layer10_out_72_V_V, i16* %layer10_out_73_V_V, i16* %layer10_out_74_V_V, i16* %layer10_out_75_V_V, i16* %layer10_out_76_V_V, i16* %layer10_out_77_V_V, i16* %layer10_out_78_V_V, i16* %layer10_out_79_V_V, i16* %layer10_out_80_V_V, i16* %layer10_out_81_V_V, i16* %layer10_out_82_V_V, i16* %layer10_out_83_V_V, i16* %layer10_out_84_V_V, i16* %layer10_out_85_V_V, i16* %layer10_out_86_V_V, i16* %layer10_out_87_V_V, i16* %layer10_out_88_V_V, i16* %layer10_out_89_V_V, i16* %layer10_out_90_V_V, i16* %layer10_out_91_V_V, i16* %layer10_out_92_V_V, i16* %layer10_out_93_V_V, i16* %layer10_out_94_V_V, i16* %layer10_out_95_V_V, i16* %layer10_out_96_V_V, i16* %layer10_out_97_V_V, i16* %layer10_out_98_V_V, i16* %layer10_out_99_V_V, i16* %layer10_out_100_V_V, i16* %layer10_out_101_V_V, i16* %layer10_out_102_V_V, i16* %layer10_out_103_V_V, i16* %layer10_out_104_V_V, i16* %layer10_out_105_V_V, i16* %layer10_out_106_V_V, i16* %layer10_out_107_V_V, i16* %layer10_out_108_V_V, i16* %layer10_out_109_V_V, i16* %layer10_out_110_V_V, i16* %layer10_out_111_V_V, i16* %layer10_out_112_V_V, i16* %layer10_out_113_V_V, i16* %layer10_out_114_V_V, i16* %layer10_out_115_V_V, i16* %layer10_out_116_V_V, i16* %layer10_out_117_V_V, i16* %layer10_out_118_V_V, i16* %layer10_out_119_V_V, i16* %layer10_out_120_V_V, i16* %layer10_out_121_V_V, i16* %layer10_out_122_V_V, i16* %layer10_out_123_V_V, i16* %layer10_out_124_V_V, i16* %layer10_out_125_V_V, i16* %layer10_out_126_V_V, i16* %layer10_out_127_V_V, i16* %layer20_out_0_V_V, i16* %layer20_out_1_V_V, i16* %layer20_out_2_V_V, i16* %layer20_out_3_V_V, i16* %layer20_out_4_V_V, i16* %layer20_out_5_V_V, i16* %layer20_out_6_V_V, i16* %layer20_out_7_V_V, i16* %layer20_out_8_V_V, i16* %layer20_out_9_V_V, i16* %layer20_out_10_V_V, i16* %layer20_out_11_V_V, i16* %layer20_out_12_V_V, i16* %layer20_out_13_V_V, i16* %layer20_out_14_V_V, i16* %layer20_out_15_V_V, i16* %layer20_out_16_V_V, i16* %layer20_out_17_V_V, i16* %layer20_out_18_V_V, i16* %layer20_out_19_V_V, i16* %layer20_out_20_V_V, i16* %layer20_out_21_V_V, i16* %layer20_out_22_V_V, i16* %layer20_out_23_V_V, i16* %layer20_out_24_V_V, i16* %layer20_out_25_V_V, i16* %layer20_out_26_V_V, i16* %layer20_out_27_V_V, i16* %layer20_out_28_V_V, i16* %layer20_out_29_V_V, i16* %layer20_out_30_V_V, i16* %layer20_out_31_V_V, i16* %layer20_out_32_V_V, i16* %layer20_out_33_V_V, i16* %layer20_out_34_V_V, i16* %layer20_out_35_V_V, i16* %layer20_out_36_V_V, i16* %layer20_out_37_V_V, i16* %layer20_out_38_V_V, i16* %layer20_out_39_V_V, i16* %layer20_out_40_V_V, i16* %layer20_out_41_V_V, i16* %layer20_out_42_V_V, i16* %layer20_out_43_V_V, i16* %layer20_out_44_V_V, i16* %layer20_out_45_V_V, i16* %layer20_out_46_V_V, i16* %layer20_out_47_V_V, i16* %layer20_out_48_V_V, i16* %layer20_out_49_V_V, i16* %layer20_out_50_V_V, i16* %layer20_out_51_V_V, i16* %layer20_out_52_V_V, i16* %layer20_out_53_V_V, i16* %layer20_out_54_V_V, i16* %layer20_out_55_V_V, i16* %layer20_out_56_V_V, i16* %layer20_out_57_V_V, i16* %layer20_out_58_V_V, i16* %layer20_out_59_V_V, i16* %layer20_out_60_V_V, i16* %layer20_out_61_V_V, i16* %layer20_out_62_V_V, i16* %layer20_out_63_V_V, i16* %layer20_out_64_V_V, i16* %layer20_out_65_V_V, i16* %layer20_out_66_V_V, i16* %layer20_out_67_V_V, i16* %layer20_out_68_V_V, i16* %layer20_out_69_V_V, i16* %layer20_out_70_V_V, i16* %layer20_out_71_V_V, i16* %layer20_out_72_V_V, i16* %layer20_out_73_V_V, i16* %layer20_out_74_V_V, i16* %layer20_out_75_V_V, i16* %layer20_out_76_V_V, i16* %layer20_out_77_V_V, i16* %layer20_out_78_V_V, i16* %layer20_out_79_V_V, i16* %layer20_out_80_V_V, i16* %layer20_out_81_V_V, i16* %layer20_out_82_V_V, i16* %layer20_out_83_V_V, i16* %layer20_out_84_V_V, i16* %layer20_out_85_V_V, i16* %layer20_out_86_V_V, i16* %layer20_out_87_V_V, i16* %layer20_out_88_V_V, i16* %layer20_out_89_V_V, i16* %layer20_out_90_V_V, i16* %layer20_out_91_V_V, i16* %layer20_out_92_V_V, i16* %layer20_out_93_V_V, i16* %layer20_out_94_V_V, i16* %layer20_out_95_V_V, i16* %layer20_out_96_V_V, i16* %layer20_out_97_V_V, i16* %layer20_out_98_V_V, i16* %layer20_out_99_V_V, i16* %layer20_out_100_V_V, i16* %layer20_out_101_V_V, i16* %layer20_out_102_V_V, i16* %layer20_out_103_V_V, i16* %layer20_out_104_V_V, i16* %layer20_out_105_V_V, i16* %layer20_out_106_V_V, i16* %layer20_out_107_V_V, i16* %layer20_out_108_V_V, i16* %layer20_out_109_V_V, i16* %layer20_out_110_V_V, i16* %layer20_out_111_V_V, i16* %layer20_out_112_V_V, i16* %layer20_out_113_V_V, i16* %layer20_out_114_V_V, i16* %layer20_out_115_V_V, i16* %layer20_out_116_V_V, i16* %layer20_out_117_V_V, i16* %layer20_out_118_V_V, i16* %layer20_out_119_V_V, i16* %layer20_out_120_V_V, i16* %layer20_out_121_V_V, i16* %layer20_out_122_V_V, i16* %layer20_out_123_V_V, i16* %layer20_out_124_V_V, i16* %layer20_out_125_V_V, i16* %layer20_out_126_V_V, i16* %layer20_out_127_V_V)

]]></Node>
<StgValue><ssdm name="call_ln107"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1079" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="0">
<![CDATA[
ap_fixed_base.exit91:3151  call fastcc void @"zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config20>"(i16* %layer10_out_0_V_V, i16* %layer10_out_1_V_V, i16* %layer10_out_2_V_V, i16* %layer10_out_3_V_V, i16* %layer10_out_4_V_V, i16* %layer10_out_5_V_V, i16* %layer10_out_6_V_V, i16* %layer10_out_7_V_V, i16* %layer10_out_8_V_V, i16* %layer10_out_9_V_V, i16* %layer10_out_10_V_V, i16* %layer10_out_11_V_V, i16* %layer10_out_12_V_V, i16* %layer10_out_13_V_V, i16* %layer10_out_14_V_V, i16* %layer10_out_15_V_V, i16* %layer10_out_16_V_V, i16* %layer10_out_17_V_V, i16* %layer10_out_18_V_V, i16* %layer10_out_19_V_V, i16* %layer10_out_20_V_V, i16* %layer10_out_21_V_V, i16* %layer10_out_22_V_V, i16* %layer10_out_23_V_V, i16* %layer10_out_24_V_V, i16* %layer10_out_25_V_V, i16* %layer10_out_26_V_V, i16* %layer10_out_27_V_V, i16* %layer10_out_28_V_V, i16* %layer10_out_29_V_V, i16* %layer10_out_30_V_V, i16* %layer10_out_31_V_V, i16* %layer10_out_32_V_V, i16* %layer10_out_33_V_V, i16* %layer10_out_34_V_V, i16* %layer10_out_35_V_V, i16* %layer10_out_36_V_V, i16* %layer10_out_37_V_V, i16* %layer10_out_38_V_V, i16* %layer10_out_39_V_V, i16* %layer10_out_40_V_V, i16* %layer10_out_41_V_V, i16* %layer10_out_42_V_V, i16* %layer10_out_43_V_V, i16* %layer10_out_44_V_V, i16* %layer10_out_45_V_V, i16* %layer10_out_46_V_V, i16* %layer10_out_47_V_V, i16* %layer10_out_48_V_V, i16* %layer10_out_49_V_V, i16* %layer10_out_50_V_V, i16* %layer10_out_51_V_V, i16* %layer10_out_52_V_V, i16* %layer10_out_53_V_V, i16* %layer10_out_54_V_V, i16* %layer10_out_55_V_V, i16* %layer10_out_56_V_V, i16* %layer10_out_57_V_V, i16* %layer10_out_58_V_V, i16* %layer10_out_59_V_V, i16* %layer10_out_60_V_V, i16* %layer10_out_61_V_V, i16* %layer10_out_62_V_V, i16* %layer10_out_63_V_V, i16* %layer10_out_64_V_V, i16* %layer10_out_65_V_V, i16* %layer10_out_66_V_V, i16* %layer10_out_67_V_V, i16* %layer10_out_68_V_V, i16* %layer10_out_69_V_V, i16* %layer10_out_70_V_V, i16* %layer10_out_71_V_V, i16* %layer10_out_72_V_V, i16* %layer10_out_73_V_V, i16* %layer10_out_74_V_V, i16* %layer10_out_75_V_V, i16* %layer10_out_76_V_V, i16* %layer10_out_77_V_V, i16* %layer10_out_78_V_V, i16* %layer10_out_79_V_V, i16* %layer10_out_80_V_V, i16* %layer10_out_81_V_V, i16* %layer10_out_82_V_V, i16* %layer10_out_83_V_V, i16* %layer10_out_84_V_V, i16* %layer10_out_85_V_V, i16* %layer10_out_86_V_V, i16* %layer10_out_87_V_V, i16* %layer10_out_88_V_V, i16* %layer10_out_89_V_V, i16* %layer10_out_90_V_V, i16* %layer10_out_91_V_V, i16* %layer10_out_92_V_V, i16* %layer10_out_93_V_V, i16* %layer10_out_94_V_V, i16* %layer10_out_95_V_V, i16* %layer10_out_96_V_V, i16* %layer10_out_97_V_V, i16* %layer10_out_98_V_V, i16* %layer10_out_99_V_V, i16* %layer10_out_100_V_V, i16* %layer10_out_101_V_V, i16* %layer10_out_102_V_V, i16* %layer10_out_103_V_V, i16* %layer10_out_104_V_V, i16* %layer10_out_105_V_V, i16* %layer10_out_106_V_V, i16* %layer10_out_107_V_V, i16* %layer10_out_108_V_V, i16* %layer10_out_109_V_V, i16* %layer10_out_110_V_V, i16* %layer10_out_111_V_V, i16* %layer10_out_112_V_V, i16* %layer10_out_113_V_V, i16* %layer10_out_114_V_V, i16* %layer10_out_115_V_V, i16* %layer10_out_116_V_V, i16* %layer10_out_117_V_V, i16* %layer10_out_118_V_V, i16* %layer10_out_119_V_V, i16* %layer10_out_120_V_V, i16* %layer10_out_121_V_V, i16* %layer10_out_122_V_V, i16* %layer10_out_123_V_V, i16* %layer10_out_124_V_V, i16* %layer10_out_125_V_V, i16* %layer10_out_126_V_V, i16* %layer10_out_127_V_V, i16* %layer20_out_0_V_V, i16* %layer20_out_1_V_V, i16* %layer20_out_2_V_V, i16* %layer20_out_3_V_V, i16* %layer20_out_4_V_V, i16* %layer20_out_5_V_V, i16* %layer20_out_6_V_V, i16* %layer20_out_7_V_V, i16* %layer20_out_8_V_V, i16* %layer20_out_9_V_V, i16* %layer20_out_10_V_V, i16* %layer20_out_11_V_V, i16* %layer20_out_12_V_V, i16* %layer20_out_13_V_V, i16* %layer20_out_14_V_V, i16* %layer20_out_15_V_V, i16* %layer20_out_16_V_V, i16* %layer20_out_17_V_V, i16* %layer20_out_18_V_V, i16* %layer20_out_19_V_V, i16* %layer20_out_20_V_V, i16* %layer20_out_21_V_V, i16* %layer20_out_22_V_V, i16* %layer20_out_23_V_V, i16* %layer20_out_24_V_V, i16* %layer20_out_25_V_V, i16* %layer20_out_26_V_V, i16* %layer20_out_27_V_V, i16* %layer20_out_28_V_V, i16* %layer20_out_29_V_V, i16* %layer20_out_30_V_V, i16* %layer20_out_31_V_V, i16* %layer20_out_32_V_V, i16* %layer20_out_33_V_V, i16* %layer20_out_34_V_V, i16* %layer20_out_35_V_V, i16* %layer20_out_36_V_V, i16* %layer20_out_37_V_V, i16* %layer20_out_38_V_V, i16* %layer20_out_39_V_V, i16* %layer20_out_40_V_V, i16* %layer20_out_41_V_V, i16* %layer20_out_42_V_V, i16* %layer20_out_43_V_V, i16* %layer20_out_44_V_V, i16* %layer20_out_45_V_V, i16* %layer20_out_46_V_V, i16* %layer20_out_47_V_V, i16* %layer20_out_48_V_V, i16* %layer20_out_49_V_V, i16* %layer20_out_50_V_V, i16* %layer20_out_51_V_V, i16* %layer20_out_52_V_V, i16* %layer20_out_53_V_V, i16* %layer20_out_54_V_V, i16* %layer20_out_55_V_V, i16* %layer20_out_56_V_V, i16* %layer20_out_57_V_V, i16* %layer20_out_58_V_V, i16* %layer20_out_59_V_V, i16* %layer20_out_60_V_V, i16* %layer20_out_61_V_V, i16* %layer20_out_62_V_V, i16* %layer20_out_63_V_V, i16* %layer20_out_64_V_V, i16* %layer20_out_65_V_V, i16* %layer20_out_66_V_V, i16* %layer20_out_67_V_V, i16* %layer20_out_68_V_V, i16* %layer20_out_69_V_V, i16* %layer20_out_70_V_V, i16* %layer20_out_71_V_V, i16* %layer20_out_72_V_V, i16* %layer20_out_73_V_V, i16* %layer20_out_74_V_V, i16* %layer20_out_75_V_V, i16* %layer20_out_76_V_V, i16* %layer20_out_77_V_V, i16* %layer20_out_78_V_V, i16* %layer20_out_79_V_V, i16* %layer20_out_80_V_V, i16* %layer20_out_81_V_V, i16* %layer20_out_82_V_V, i16* %layer20_out_83_V_V, i16* %layer20_out_84_V_V, i16* %layer20_out_85_V_V, i16* %layer20_out_86_V_V, i16* %layer20_out_87_V_V, i16* %layer20_out_88_V_V, i16* %layer20_out_89_V_V, i16* %layer20_out_90_V_V, i16* %layer20_out_91_V_V, i16* %layer20_out_92_V_V, i16* %layer20_out_93_V_V, i16* %layer20_out_94_V_V, i16* %layer20_out_95_V_V, i16* %layer20_out_96_V_V, i16* %layer20_out_97_V_V, i16* %layer20_out_98_V_V, i16* %layer20_out_99_V_V, i16* %layer20_out_100_V_V, i16* %layer20_out_101_V_V, i16* %layer20_out_102_V_V, i16* %layer20_out_103_V_V, i16* %layer20_out_104_V_V, i16* %layer20_out_105_V_V, i16* %layer20_out_106_V_V, i16* %layer20_out_107_V_V, i16* %layer20_out_108_V_V, i16* %layer20_out_109_V_V, i16* %layer20_out_110_V_V, i16* %layer20_out_111_V_V, i16* %layer20_out_112_V_V, i16* %layer20_out_113_V_V, i16* %layer20_out_114_V_V, i16* %layer20_out_115_V_V, i16* %layer20_out_116_V_V, i16* %layer20_out_117_V_V, i16* %layer20_out_118_V_V, i16* %layer20_out_119_V_V, i16* %layer20_out_120_V_V, i16* %layer20_out_121_V_V, i16* %layer20_out_122_V_V, i16* %layer20_out_123_V_V, i16* %layer20_out_124_V_V, i16* %layer20_out_125_V_V, i16* %layer20_out_126_V_V, i16* %layer20_out_127_V_V)

]]></Node>
<StgValue><ssdm name="call_ln107"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1080" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5840" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="18432" op_258_bw="16377" op_259_bw="32" op_260_bw="32" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="16" op_387_bw="16" op_388_bw="16" op_389_bw="16" op_390_bw="16" op_391_bw="16" op_392_bw="16" op_393_bw="16" op_394_bw="16" op_395_bw="16" op_396_bw="16" op_397_bw="16" op_398_bw="16" op_399_bw="16" op_400_bw="16" op_401_bw="16" op_402_bw="16" op_403_bw="16" op_404_bw="16" op_405_bw="16" op_406_bw="16" op_407_bw="16" op_408_bw="16" op_409_bw="16" op_410_bw="16" op_411_bw="16" op_412_bw="16" op_413_bw="16" op_414_bw="16" op_415_bw="16" op_416_bw="16" op_417_bw="16" op_418_bw="16" op_419_bw="16" op_420_bw="16" op_421_bw="16" op_422_bw="16" op_423_bw="16" op_424_bw="16" op_425_bw="16" op_426_bw="16" op_427_bw="16" op_428_bw="16" op_429_bw="16" op_430_bw="16" op_431_bw="16" op_432_bw="16" op_433_bw="16" op_434_bw="16" op_435_bw="16" op_436_bw="16" op_437_bw="16" op_438_bw="16" op_439_bw="16" op_440_bw="16" op_441_bw="16" op_442_bw="16" op_443_bw="16" op_444_bw="16" op_445_bw="16" op_446_bw="16" op_447_bw="16" op_448_bw="16" op_449_bw="16" op_450_bw="16" op_451_bw="16" op_452_bw="16" op_453_bw="16" op_454_bw="16" op_455_bw="16" op_456_bw="16" op_457_bw="16" op_458_bw="16" op_459_bw="16" op_460_bw="16" op_461_bw="16" op_462_bw="16" op_463_bw="16" op_464_bw="16" op_465_bw="16" op_466_bw="16" op_467_bw="16" op_468_bw="16" op_469_bw="16" op_470_bw="16" op_471_bw="16" op_472_bw="16" op_473_bw="16" op_474_bw="16" op_475_bw="16" op_476_bw="16" op_477_bw="16" op_478_bw="16" op_479_bw="16" op_480_bw="16" op_481_bw="16" op_482_bw="16" op_483_bw="16" op_484_bw="16" op_485_bw="16" op_486_bw="16" op_487_bw="16" op_488_bw="16" op_489_bw="16" op_490_bw="16" op_491_bw="16" op_492_bw="16" op_493_bw="16" op_494_bw="16" op_495_bw="16" op_496_bw="16" op_497_bw="16" op_498_bw="16" op_499_bw="16" op_500_bw="16" op_501_bw="16" op_502_bw="16" op_503_bw="16" op_504_bw="16" op_505_bw="16" op_506_bw="16" op_507_bw="16" op_508_bw="16" op_509_bw="16" op_510_bw="16" op_511_bw="16" op_512_bw="16" op_513_bw="16" op_514_bw="16" op_515_bw="16" op_516_bw="16" op_517_bw="0">
<![CDATA[
ap_fixed_base.exit91:3152  call fastcc void @"conv_2d_large_cl2<ap_fixed,ap_fixed,config11>"(i16* %layer20_out_0_V_V, i16* %layer20_out_1_V_V, i16* %layer20_out_2_V_V, i16* %layer20_out_3_V_V, i16* %layer20_out_4_V_V, i16* %layer20_out_5_V_V, i16* %layer20_out_6_V_V, i16* %layer20_out_7_V_V, i16* %layer20_out_8_V_V, i16* %layer20_out_9_V_V, i16* %layer20_out_10_V_V, i16* %layer20_out_11_V_V, i16* %layer20_out_12_V_V, i16* %layer20_out_13_V_V, i16* %layer20_out_14_V_V, i16* %layer20_out_15_V_V, i16* %layer20_out_16_V_V, i16* %layer20_out_17_V_V, i16* %layer20_out_18_V_V, i16* %layer20_out_19_V_V, i16* %layer20_out_20_V_V, i16* %layer20_out_21_V_V, i16* %layer20_out_22_V_V, i16* %layer20_out_23_V_V, i16* %layer20_out_24_V_V, i16* %layer20_out_25_V_V, i16* %layer20_out_26_V_V, i16* %layer20_out_27_V_V, i16* %layer20_out_28_V_V, i16* %layer20_out_29_V_V, i16* %layer20_out_30_V_V, i16* %layer20_out_31_V_V, i16* %layer20_out_32_V_V, i16* %layer20_out_33_V_V, i16* %layer20_out_34_V_V, i16* %layer20_out_35_V_V, i16* %layer20_out_36_V_V, i16* %layer20_out_37_V_V, i16* %layer20_out_38_V_V, i16* %layer20_out_39_V_V, i16* %layer20_out_40_V_V, i16* %layer20_out_41_V_V, i16* %layer20_out_42_V_V, i16* %layer20_out_43_V_V, i16* %layer20_out_44_V_V, i16* %layer20_out_45_V_V, i16* %layer20_out_46_V_V, i16* %layer20_out_47_V_V, i16* %layer20_out_48_V_V, i16* %layer20_out_49_V_V, i16* %layer20_out_50_V_V, i16* %layer20_out_51_V_V, i16* %layer20_out_52_V_V, i16* %layer20_out_53_V_V, i16* %layer20_out_54_V_V, i16* %layer20_out_55_V_V, i16* %layer20_out_56_V_V, i16* %layer20_out_57_V_V, i16* %layer20_out_58_V_V, i16* %layer20_out_59_V_V, i16* %layer20_out_60_V_V, i16* %layer20_out_61_V_V, i16* %layer20_out_62_V_V, i16* %layer20_out_63_V_V, i16* %layer20_out_64_V_V, i16* %layer20_out_65_V_V, i16* %layer20_out_66_V_V, i16* %layer20_out_67_V_V, i16* %layer20_out_68_V_V, i16* %layer20_out_69_V_V, i16* %layer20_out_70_V_V, i16* %layer20_out_71_V_V, i16* %layer20_out_72_V_V, i16* %layer20_out_73_V_V, i16* %layer20_out_74_V_V, i16* %layer20_out_75_V_V, i16* %layer20_out_76_V_V, i16* %layer20_out_77_V_V, i16* %layer20_out_78_V_V, i16* %layer20_out_79_V_V, i16* %layer20_out_80_V_V, i16* %layer20_out_81_V_V, i16* %layer20_out_82_V_V, i16* %layer20_out_83_V_V, i16* %layer20_out_84_V_V, i16* %layer20_out_85_V_V, i16* %layer20_out_86_V_V, i16* %layer20_out_87_V_V, i16* %layer20_out_88_V_V, i16* %layer20_out_89_V_V, i16* %layer20_out_90_V_V, i16* %layer20_out_91_V_V, i16* %layer20_out_92_V_V, i16* %layer20_out_93_V_V, i16* %layer20_out_94_V_V, i16* %layer20_out_95_V_V, i16* %layer20_out_96_V_V, i16* %layer20_out_97_V_V, i16* %layer20_out_98_V_V, i16* %layer20_out_99_V_V, i16* %layer20_out_100_V_V, i16* %layer20_out_101_V_V, i16* %layer20_out_102_V_V, i16* %layer20_out_103_V_V, i16* %layer20_out_104_V_V, i16* %layer20_out_105_V_V, i16* %layer20_out_106_V_V, i16* %layer20_out_107_V_V, i16* %layer20_out_108_V_V, i16* %layer20_out_109_V_V, i16* %layer20_out_110_V_V, i16* %layer20_out_111_V_V, i16* %layer20_out_112_V_V, i16* %layer20_out_113_V_V, i16* %layer20_out_114_V_V, i16* %layer20_out_115_V_V, i16* %layer20_out_116_V_V, i16* %layer20_out_117_V_V, i16* %layer20_out_118_V_V, i16* %layer20_out_119_V_V, i16* %layer20_out_120_V_V, i16* %layer20_out_121_V_V, i16* %layer20_out_122_V_V, i16* %layer20_out_123_V_V, i16* %layer20_out_124_V_V, i16* %layer20_out_125_V_V, i16* %layer20_out_126_V_V, i16* %layer20_out_127_V_V, i16* %layer13_out_0_V_V, i16* %layer13_out_1_V_V, i16* %layer13_out_2_V_V, i16* %layer13_out_3_V_V, i16* %layer13_out_4_V_V, i16* %layer13_out_5_V_V, i16* %layer13_out_6_V_V, i16* %layer13_out_7_V_V, i16* %layer13_out_8_V_V, i16* %layer13_out_9_V_V, i16* %layer13_out_10_V_V, i16* %layer13_out_11_V_V, i16* %layer13_out_12_V_V, i16* %layer13_out_13_V_V, i16* %layer13_out_14_V_V, i16* %layer13_out_15_V_V, i16* %layer13_out_16_V_V, i16* %layer13_out_17_V_V, i16* %layer13_out_18_V_V, i16* %layer13_out_19_V_V, i16* %layer13_out_20_V_V, i16* %layer13_out_21_V_V, i16* %layer13_out_22_V_V, i16* %layer13_out_23_V_V, i16* %layer13_out_24_V_V, i16* %layer13_out_25_V_V, i16* %layer13_out_26_V_V, i16* %layer13_out_27_V_V, i16* %layer13_out_28_V_V, i16* %layer13_out_29_V_V, i16* %layer13_out_30_V_V, i16* %layer13_out_31_V_V, i16* %layer13_out_32_V_V, i16* %layer13_out_33_V_V, i16* %layer13_out_34_V_V, i16* %layer13_out_35_V_V, i16* %layer13_out_36_V_V, i16* %layer13_out_37_V_V, i16* %layer13_out_38_V_V, i16* %layer13_out_39_V_V, i16* %layer13_out_40_V_V, i16* %layer13_out_41_V_V, i16* %layer13_out_42_V_V, i16* %layer13_out_43_V_V, i16* %layer13_out_44_V_V, i16* %layer13_out_45_V_V, i16* %layer13_out_46_V_V, i16* %layer13_out_47_V_V, i16* %layer13_out_48_V_V, i16* %layer13_out_49_V_V, i16* %layer13_out_50_V_V, i16* %layer13_out_51_V_V, i16* %layer13_out_52_V_V, i16* %layer13_out_53_V_V, i16* %layer13_out_54_V_V, i16* %layer13_out_55_V_V, i16* %layer13_out_56_V_V, i16* %layer13_out_57_V_V, i16* %layer13_out_58_V_V, i16* %layer13_out_59_V_V, i16* %layer13_out_60_V_V, i16* %layer13_out_61_V_V, i16* %layer13_out_62_V_V, i16* %layer13_out_63_V_V, i16* %layer13_out_64_V_V, i16* %layer13_out_65_V_V, i16* %layer13_out_66_V_V, i16* %layer13_out_67_V_V, i16* %layer13_out_68_V_V, i16* %layer13_out_69_V_V, i16* %layer13_out_70_V_V, i16* %layer13_out_71_V_V, i16* %layer13_out_72_V_V, i16* %layer13_out_73_V_V, i16* %layer13_out_74_V_V, i16* %layer13_out_75_V_V, i16* %layer13_out_76_V_V, i16* %layer13_out_77_V_V, i16* %layer13_out_78_V_V, i16* %layer13_out_79_V_V, i16* %layer13_out_80_V_V, i16* %layer13_out_81_V_V, i16* %layer13_out_82_V_V, i16* %layer13_out_83_V_V, i16* %layer13_out_84_V_V, i16* %layer13_out_85_V_V, i16* %layer13_out_86_V_V, i16* %layer13_out_87_V_V, i16* %layer13_out_88_V_V, i16* %layer13_out_89_V_V, i16* %layer13_out_90_V_V, i16* %layer13_out_91_V_V, i16* %layer13_out_92_V_V, i16* %layer13_out_93_V_V, i16* %layer13_out_94_V_V, i16* %layer13_out_95_V_V, i16* %layer13_out_96_V_V, i16* %layer13_out_97_V_V, i16* %layer13_out_98_V_V, i16* %layer13_out_99_V_V, i16* %layer13_out_100_V_V, i16* %layer13_out_101_V_V, i16* %layer13_out_102_V_V, i16* %layer13_out_103_V_V, i16* %layer13_out_104_V_V, i16* %layer13_out_105_V_V, i16* %layer13_out_106_V_V, i16* %layer13_out_107_V_V, i16* %layer13_out_108_V_V, i16* %layer13_out_109_V_V, i16* %layer13_out_110_V_V, i16* %layer13_out_111_V_V, i16* %layer13_out_112_V_V, i16* %layer13_out_113_V_V, i16* %layer13_out_114_V_V, i16* %layer13_out_115_V_V, i16* %layer13_out_116_V_V, i16* %layer13_out_117_V_V, i16* %layer13_out_118_V_V, i16* %layer13_out_119_V_V, i16* %layer13_out_120_V_V, i16* %layer13_out_121_V_V, i16* %layer13_out_122_V_V, i16* %layer13_out_123_V_V, i16* %layer13_out_124_V_V, i16* %layer13_out_125_V_V, i16* %layer13_out_126_V_V, i16* %layer13_out_127_V_V)

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1081" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5840" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="18432" op_258_bw="16377" op_259_bw="32" op_260_bw="32" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="16" op_387_bw="16" op_388_bw="16" op_389_bw="16" op_390_bw="16" op_391_bw="16" op_392_bw="16" op_393_bw="16" op_394_bw="16" op_395_bw="16" op_396_bw="16" op_397_bw="16" op_398_bw="16" op_399_bw="16" op_400_bw="16" op_401_bw="16" op_402_bw="16" op_403_bw="16" op_404_bw="16" op_405_bw="16" op_406_bw="16" op_407_bw="16" op_408_bw="16" op_409_bw="16" op_410_bw="16" op_411_bw="16" op_412_bw="16" op_413_bw="16" op_414_bw="16" op_415_bw="16" op_416_bw="16" op_417_bw="16" op_418_bw="16" op_419_bw="16" op_420_bw="16" op_421_bw="16" op_422_bw="16" op_423_bw="16" op_424_bw="16" op_425_bw="16" op_426_bw="16" op_427_bw="16" op_428_bw="16" op_429_bw="16" op_430_bw="16" op_431_bw="16" op_432_bw="16" op_433_bw="16" op_434_bw="16" op_435_bw="16" op_436_bw="16" op_437_bw="16" op_438_bw="16" op_439_bw="16" op_440_bw="16" op_441_bw="16" op_442_bw="16" op_443_bw="16" op_444_bw="16" op_445_bw="16" op_446_bw="16" op_447_bw="16" op_448_bw="16" op_449_bw="16" op_450_bw="16" op_451_bw="16" op_452_bw="16" op_453_bw="16" op_454_bw="16" op_455_bw="16" op_456_bw="16" op_457_bw="16" op_458_bw="16" op_459_bw="16" op_460_bw="16" op_461_bw="16" op_462_bw="16" op_463_bw="16" op_464_bw="16" op_465_bw="16" op_466_bw="16" op_467_bw="16" op_468_bw="16" op_469_bw="16" op_470_bw="16" op_471_bw="16" op_472_bw="16" op_473_bw="16" op_474_bw="16" op_475_bw="16" op_476_bw="16" op_477_bw="16" op_478_bw="16" op_479_bw="16" op_480_bw="16" op_481_bw="16" op_482_bw="16" op_483_bw="16" op_484_bw="16" op_485_bw="16" op_486_bw="16" op_487_bw="16" op_488_bw="16" op_489_bw="16" op_490_bw="16" op_491_bw="16" op_492_bw="16" op_493_bw="16" op_494_bw="16" op_495_bw="16" op_496_bw="16" op_497_bw="16" op_498_bw="16" op_499_bw="16" op_500_bw="16" op_501_bw="16" op_502_bw="16" op_503_bw="16" op_504_bw="16" op_505_bw="16" op_506_bw="16" op_507_bw="16" op_508_bw="16" op_509_bw="16" op_510_bw="16" op_511_bw="16" op_512_bw="16" op_513_bw="16" op_514_bw="16" op_515_bw="16" op_516_bw="16" op_517_bw="0">
<![CDATA[
ap_fixed_base.exit91:3152  call fastcc void @"conv_2d_large_cl2<ap_fixed,ap_fixed,config11>"(i16* %layer20_out_0_V_V, i16* %layer20_out_1_V_V, i16* %layer20_out_2_V_V, i16* %layer20_out_3_V_V, i16* %layer20_out_4_V_V, i16* %layer20_out_5_V_V, i16* %layer20_out_6_V_V, i16* %layer20_out_7_V_V, i16* %layer20_out_8_V_V, i16* %layer20_out_9_V_V, i16* %layer20_out_10_V_V, i16* %layer20_out_11_V_V, i16* %layer20_out_12_V_V, i16* %layer20_out_13_V_V, i16* %layer20_out_14_V_V, i16* %layer20_out_15_V_V, i16* %layer20_out_16_V_V, i16* %layer20_out_17_V_V, i16* %layer20_out_18_V_V, i16* %layer20_out_19_V_V, i16* %layer20_out_20_V_V, i16* %layer20_out_21_V_V, i16* %layer20_out_22_V_V, i16* %layer20_out_23_V_V, i16* %layer20_out_24_V_V, i16* %layer20_out_25_V_V, i16* %layer20_out_26_V_V, i16* %layer20_out_27_V_V, i16* %layer20_out_28_V_V, i16* %layer20_out_29_V_V, i16* %layer20_out_30_V_V, i16* %layer20_out_31_V_V, i16* %layer20_out_32_V_V, i16* %layer20_out_33_V_V, i16* %layer20_out_34_V_V, i16* %layer20_out_35_V_V, i16* %layer20_out_36_V_V, i16* %layer20_out_37_V_V, i16* %layer20_out_38_V_V, i16* %layer20_out_39_V_V, i16* %layer20_out_40_V_V, i16* %layer20_out_41_V_V, i16* %layer20_out_42_V_V, i16* %layer20_out_43_V_V, i16* %layer20_out_44_V_V, i16* %layer20_out_45_V_V, i16* %layer20_out_46_V_V, i16* %layer20_out_47_V_V, i16* %layer20_out_48_V_V, i16* %layer20_out_49_V_V, i16* %layer20_out_50_V_V, i16* %layer20_out_51_V_V, i16* %layer20_out_52_V_V, i16* %layer20_out_53_V_V, i16* %layer20_out_54_V_V, i16* %layer20_out_55_V_V, i16* %layer20_out_56_V_V, i16* %layer20_out_57_V_V, i16* %layer20_out_58_V_V, i16* %layer20_out_59_V_V, i16* %layer20_out_60_V_V, i16* %layer20_out_61_V_V, i16* %layer20_out_62_V_V, i16* %layer20_out_63_V_V, i16* %layer20_out_64_V_V, i16* %layer20_out_65_V_V, i16* %layer20_out_66_V_V, i16* %layer20_out_67_V_V, i16* %layer20_out_68_V_V, i16* %layer20_out_69_V_V, i16* %layer20_out_70_V_V, i16* %layer20_out_71_V_V, i16* %layer20_out_72_V_V, i16* %layer20_out_73_V_V, i16* %layer20_out_74_V_V, i16* %layer20_out_75_V_V, i16* %layer20_out_76_V_V, i16* %layer20_out_77_V_V, i16* %layer20_out_78_V_V, i16* %layer20_out_79_V_V, i16* %layer20_out_80_V_V, i16* %layer20_out_81_V_V, i16* %layer20_out_82_V_V, i16* %layer20_out_83_V_V, i16* %layer20_out_84_V_V, i16* %layer20_out_85_V_V, i16* %layer20_out_86_V_V, i16* %layer20_out_87_V_V, i16* %layer20_out_88_V_V, i16* %layer20_out_89_V_V, i16* %layer20_out_90_V_V, i16* %layer20_out_91_V_V, i16* %layer20_out_92_V_V, i16* %layer20_out_93_V_V, i16* %layer20_out_94_V_V, i16* %layer20_out_95_V_V, i16* %layer20_out_96_V_V, i16* %layer20_out_97_V_V, i16* %layer20_out_98_V_V, i16* %layer20_out_99_V_V, i16* %layer20_out_100_V_V, i16* %layer20_out_101_V_V, i16* %layer20_out_102_V_V, i16* %layer20_out_103_V_V, i16* %layer20_out_104_V_V, i16* %layer20_out_105_V_V, i16* %layer20_out_106_V_V, i16* %layer20_out_107_V_V, i16* %layer20_out_108_V_V, i16* %layer20_out_109_V_V, i16* %layer20_out_110_V_V, i16* %layer20_out_111_V_V, i16* %layer20_out_112_V_V, i16* %layer20_out_113_V_V, i16* %layer20_out_114_V_V, i16* %layer20_out_115_V_V, i16* %layer20_out_116_V_V, i16* %layer20_out_117_V_V, i16* %layer20_out_118_V_V, i16* %layer20_out_119_V_V, i16* %layer20_out_120_V_V, i16* %layer20_out_121_V_V, i16* %layer20_out_122_V_V, i16* %layer20_out_123_V_V, i16* %layer20_out_124_V_V, i16* %layer20_out_125_V_V, i16* %layer20_out_126_V_V, i16* %layer20_out_127_V_V, i16* %layer13_out_0_V_V, i16* %layer13_out_1_V_V, i16* %layer13_out_2_V_V, i16* %layer13_out_3_V_V, i16* %layer13_out_4_V_V, i16* %layer13_out_5_V_V, i16* %layer13_out_6_V_V, i16* %layer13_out_7_V_V, i16* %layer13_out_8_V_V, i16* %layer13_out_9_V_V, i16* %layer13_out_10_V_V, i16* %layer13_out_11_V_V, i16* %layer13_out_12_V_V, i16* %layer13_out_13_V_V, i16* %layer13_out_14_V_V, i16* %layer13_out_15_V_V, i16* %layer13_out_16_V_V, i16* %layer13_out_17_V_V, i16* %layer13_out_18_V_V, i16* %layer13_out_19_V_V, i16* %layer13_out_20_V_V, i16* %layer13_out_21_V_V, i16* %layer13_out_22_V_V, i16* %layer13_out_23_V_V, i16* %layer13_out_24_V_V, i16* %layer13_out_25_V_V, i16* %layer13_out_26_V_V, i16* %layer13_out_27_V_V, i16* %layer13_out_28_V_V, i16* %layer13_out_29_V_V, i16* %layer13_out_30_V_V, i16* %layer13_out_31_V_V, i16* %layer13_out_32_V_V, i16* %layer13_out_33_V_V, i16* %layer13_out_34_V_V, i16* %layer13_out_35_V_V, i16* %layer13_out_36_V_V, i16* %layer13_out_37_V_V, i16* %layer13_out_38_V_V, i16* %layer13_out_39_V_V, i16* %layer13_out_40_V_V, i16* %layer13_out_41_V_V, i16* %layer13_out_42_V_V, i16* %layer13_out_43_V_V, i16* %layer13_out_44_V_V, i16* %layer13_out_45_V_V, i16* %layer13_out_46_V_V, i16* %layer13_out_47_V_V, i16* %layer13_out_48_V_V, i16* %layer13_out_49_V_V, i16* %layer13_out_50_V_V, i16* %layer13_out_51_V_V, i16* %layer13_out_52_V_V, i16* %layer13_out_53_V_V, i16* %layer13_out_54_V_V, i16* %layer13_out_55_V_V, i16* %layer13_out_56_V_V, i16* %layer13_out_57_V_V, i16* %layer13_out_58_V_V, i16* %layer13_out_59_V_V, i16* %layer13_out_60_V_V, i16* %layer13_out_61_V_V, i16* %layer13_out_62_V_V, i16* %layer13_out_63_V_V, i16* %layer13_out_64_V_V, i16* %layer13_out_65_V_V, i16* %layer13_out_66_V_V, i16* %layer13_out_67_V_V, i16* %layer13_out_68_V_V, i16* %layer13_out_69_V_V, i16* %layer13_out_70_V_V, i16* %layer13_out_71_V_V, i16* %layer13_out_72_V_V, i16* %layer13_out_73_V_V, i16* %layer13_out_74_V_V, i16* %layer13_out_75_V_V, i16* %layer13_out_76_V_V, i16* %layer13_out_77_V_V, i16* %layer13_out_78_V_V, i16* %layer13_out_79_V_V, i16* %layer13_out_80_V_V, i16* %layer13_out_81_V_V, i16* %layer13_out_82_V_V, i16* %layer13_out_83_V_V, i16* %layer13_out_84_V_V, i16* %layer13_out_85_V_V, i16* %layer13_out_86_V_V, i16* %layer13_out_87_V_V, i16* %layer13_out_88_V_V, i16* %layer13_out_89_V_V, i16* %layer13_out_90_V_V, i16* %layer13_out_91_V_V, i16* %layer13_out_92_V_V, i16* %layer13_out_93_V_V, i16* %layer13_out_94_V_V, i16* %layer13_out_95_V_V, i16* %layer13_out_96_V_V, i16* %layer13_out_97_V_V, i16* %layer13_out_98_V_V, i16* %layer13_out_99_V_V, i16* %layer13_out_100_V_V, i16* %layer13_out_101_V_V, i16* %layer13_out_102_V_V, i16* %layer13_out_103_V_V, i16* %layer13_out_104_V_V, i16* %layer13_out_105_V_V, i16* %layer13_out_106_V_V, i16* %layer13_out_107_V_V, i16* %layer13_out_108_V_V, i16* %layer13_out_109_V_V, i16* %layer13_out_110_V_V, i16* %layer13_out_111_V_V, i16* %layer13_out_112_V_V, i16* %layer13_out_113_V_V, i16* %layer13_out_114_V_V, i16* %layer13_out_115_V_V, i16* %layer13_out_116_V_V, i16* %layer13_out_117_V_V, i16* %layer13_out_118_V_V, i16* %layer13_out_119_V_V, i16* %layer13_out_120_V_V, i16* %layer13_out_121_V_V, i16* %layer13_out_122_V_V, i16* %layer13_out_123_V_V, i16* %layer13_out_124_V_V, i16* %layer13_out_125_V_V, i16* %layer13_out_126_V_V, i16* %layer13_out_127_V_V)

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1082" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5841" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="0">
<![CDATA[
ap_fixed_base.exit91:3153  call fastcc void @"leaky_relu_stream<ap_fixed,ap_fixed,LeakyReLU_config14>274"(i16* %layer13_out_0_V_V, i16* %layer13_out_1_V_V, i16* %layer13_out_2_V_V, i16* %layer13_out_3_V_V, i16* %layer13_out_4_V_V, i16* %layer13_out_5_V_V, i16* %layer13_out_6_V_V, i16* %layer13_out_7_V_V, i16* %layer13_out_8_V_V, i16* %layer13_out_9_V_V, i16* %layer13_out_10_V_V, i16* %layer13_out_11_V_V, i16* %layer13_out_12_V_V, i16* %layer13_out_13_V_V, i16* %layer13_out_14_V_V, i16* %layer13_out_15_V_V, i16* %layer13_out_16_V_V, i16* %layer13_out_17_V_V, i16* %layer13_out_18_V_V, i16* %layer13_out_19_V_V, i16* %layer13_out_20_V_V, i16* %layer13_out_21_V_V, i16* %layer13_out_22_V_V, i16* %layer13_out_23_V_V, i16* %layer13_out_24_V_V, i16* %layer13_out_25_V_V, i16* %layer13_out_26_V_V, i16* %layer13_out_27_V_V, i16* %layer13_out_28_V_V, i16* %layer13_out_29_V_V, i16* %layer13_out_30_V_V, i16* %layer13_out_31_V_V, i16* %layer13_out_32_V_V, i16* %layer13_out_33_V_V, i16* %layer13_out_34_V_V, i16* %layer13_out_35_V_V, i16* %layer13_out_36_V_V, i16* %layer13_out_37_V_V, i16* %layer13_out_38_V_V, i16* %layer13_out_39_V_V, i16* %layer13_out_40_V_V, i16* %layer13_out_41_V_V, i16* %layer13_out_42_V_V, i16* %layer13_out_43_V_V, i16* %layer13_out_44_V_V, i16* %layer13_out_45_V_V, i16* %layer13_out_46_V_V, i16* %layer13_out_47_V_V, i16* %layer13_out_48_V_V, i16* %layer13_out_49_V_V, i16* %layer13_out_50_V_V, i16* %layer13_out_51_V_V, i16* %layer13_out_52_V_V, i16* %layer13_out_53_V_V, i16* %layer13_out_54_V_V, i16* %layer13_out_55_V_V, i16* %layer13_out_56_V_V, i16* %layer13_out_57_V_V, i16* %layer13_out_58_V_V, i16* %layer13_out_59_V_V, i16* %layer13_out_60_V_V, i16* %layer13_out_61_V_V, i16* %layer13_out_62_V_V, i16* %layer13_out_63_V_V, i16* %layer13_out_64_V_V, i16* %layer13_out_65_V_V, i16* %layer13_out_66_V_V, i16* %layer13_out_67_V_V, i16* %layer13_out_68_V_V, i16* %layer13_out_69_V_V, i16* %layer13_out_70_V_V, i16* %layer13_out_71_V_V, i16* %layer13_out_72_V_V, i16* %layer13_out_73_V_V, i16* %layer13_out_74_V_V, i16* %layer13_out_75_V_V, i16* %layer13_out_76_V_V, i16* %layer13_out_77_V_V, i16* %layer13_out_78_V_V, i16* %layer13_out_79_V_V, i16* %layer13_out_80_V_V, i16* %layer13_out_81_V_V, i16* %layer13_out_82_V_V, i16* %layer13_out_83_V_V, i16* %layer13_out_84_V_V, i16* %layer13_out_85_V_V, i16* %layer13_out_86_V_V, i16* %layer13_out_87_V_V, i16* %layer13_out_88_V_V, i16* %layer13_out_89_V_V, i16* %layer13_out_90_V_V, i16* %layer13_out_91_V_V, i16* %layer13_out_92_V_V, i16* %layer13_out_93_V_V, i16* %layer13_out_94_V_V, i16* %layer13_out_95_V_V, i16* %layer13_out_96_V_V, i16* %layer13_out_97_V_V, i16* %layer13_out_98_V_V, i16* %layer13_out_99_V_V, i16* %layer13_out_100_V_V, i16* %layer13_out_101_V_V, i16* %layer13_out_102_V_V, i16* %layer13_out_103_V_V, i16* %layer13_out_104_V_V, i16* %layer13_out_105_V_V, i16* %layer13_out_106_V_V, i16* %layer13_out_107_V_V, i16* %layer13_out_108_V_V, i16* %layer13_out_109_V_V, i16* %layer13_out_110_V_V, i16* %layer13_out_111_V_V, i16* %layer13_out_112_V_V, i16* %layer13_out_113_V_V, i16* %layer13_out_114_V_V, i16* %layer13_out_115_V_V, i16* %layer13_out_116_V_V, i16* %layer13_out_117_V_V, i16* %layer13_out_118_V_V, i16* %layer13_out_119_V_V, i16* %layer13_out_120_V_V, i16* %layer13_out_121_V_V, i16* %layer13_out_122_V_V, i16* %layer13_out_123_V_V, i16* %layer13_out_124_V_V, i16* %layer13_out_125_V_V, i16* %layer13_out_126_V_V, i16* %layer13_out_127_V_V, i16* %layer14_out_0_V_V, i16* %layer14_out_1_V_V, i16* %layer14_out_2_V_V, i16* %layer14_out_3_V_V, i16* %layer14_out_4_V_V, i16* %layer14_out_5_V_V, i16* %layer14_out_6_V_V, i16* %layer14_out_7_V_V, i16* %layer14_out_8_V_V, i16* %layer14_out_9_V_V, i16* %layer14_out_10_V_V, i16* %layer14_out_11_V_V, i16* %layer14_out_12_V_V, i16* %layer14_out_13_V_V, i16* %layer14_out_14_V_V, i16* %layer14_out_15_V_V, i16* %layer14_out_16_V_V, i16* %layer14_out_17_V_V, i16* %layer14_out_18_V_V, i16* %layer14_out_19_V_V, i16* %layer14_out_20_V_V, i16* %layer14_out_21_V_V, i16* %layer14_out_22_V_V, i16* %layer14_out_23_V_V, i16* %layer14_out_24_V_V, i16* %layer14_out_25_V_V, i16* %layer14_out_26_V_V, i16* %layer14_out_27_V_V, i16* %layer14_out_28_V_V, i16* %layer14_out_29_V_V, i16* %layer14_out_30_V_V, i16* %layer14_out_31_V_V, i16* %layer14_out_32_V_V, i16* %layer14_out_33_V_V, i16* %layer14_out_34_V_V, i16* %layer14_out_35_V_V, i16* %layer14_out_36_V_V, i16* %layer14_out_37_V_V, i16* %layer14_out_38_V_V, i16* %layer14_out_39_V_V, i16* %layer14_out_40_V_V, i16* %layer14_out_41_V_V, i16* %layer14_out_42_V_V, i16* %layer14_out_43_V_V, i16* %layer14_out_44_V_V, i16* %layer14_out_45_V_V, i16* %layer14_out_46_V_V, i16* %layer14_out_47_V_V, i16* %layer14_out_48_V_V, i16* %layer14_out_49_V_V, i16* %layer14_out_50_V_V, i16* %layer14_out_51_V_V, i16* %layer14_out_52_V_V, i16* %layer14_out_53_V_V, i16* %layer14_out_54_V_V, i16* %layer14_out_55_V_V, i16* %layer14_out_56_V_V, i16* %layer14_out_57_V_V, i16* %layer14_out_58_V_V, i16* %layer14_out_59_V_V, i16* %layer14_out_60_V_V, i16* %layer14_out_61_V_V, i16* %layer14_out_62_V_V, i16* %layer14_out_63_V_V, i16* %layer14_out_64_V_V, i16* %layer14_out_65_V_V, i16* %layer14_out_66_V_V, i16* %layer14_out_67_V_V, i16* %layer14_out_68_V_V, i16* %layer14_out_69_V_V, i16* %layer14_out_70_V_V, i16* %layer14_out_71_V_V, i16* %layer14_out_72_V_V, i16* %layer14_out_73_V_V, i16* %layer14_out_74_V_V, i16* %layer14_out_75_V_V, i16* %layer14_out_76_V_V, i16* %layer14_out_77_V_V, i16* %layer14_out_78_V_V, i16* %layer14_out_79_V_V, i16* %layer14_out_80_V_V, i16* %layer14_out_81_V_V, i16* %layer14_out_82_V_V, i16* %layer14_out_83_V_V, i16* %layer14_out_84_V_V, i16* %layer14_out_85_V_V, i16* %layer14_out_86_V_V, i16* %layer14_out_87_V_V, i16* %layer14_out_88_V_V, i16* %layer14_out_89_V_V, i16* %layer14_out_90_V_V, i16* %layer14_out_91_V_V, i16* %layer14_out_92_V_V, i16* %layer14_out_93_V_V, i16* %layer14_out_94_V_V, i16* %layer14_out_95_V_V, i16* %layer14_out_96_V_V, i16* %layer14_out_97_V_V, i16* %layer14_out_98_V_V, i16* %layer14_out_99_V_V, i16* %layer14_out_100_V_V, i16* %layer14_out_101_V_V, i16* %layer14_out_102_V_V, i16* %layer14_out_103_V_V, i16* %layer14_out_104_V_V, i16* %layer14_out_105_V_V, i16* %layer14_out_106_V_V, i16* %layer14_out_107_V_V, i16* %layer14_out_108_V_V, i16* %layer14_out_109_V_V, i16* %layer14_out_110_V_V, i16* %layer14_out_111_V_V, i16* %layer14_out_112_V_V, i16* %layer14_out_113_V_V, i16* %layer14_out_114_V_V, i16* %layer14_out_115_V_V, i16* %layer14_out_116_V_V, i16* %layer14_out_117_V_V, i16* %layer14_out_118_V_V, i16* %layer14_out_119_V_V, i16* %layer14_out_120_V_V, i16* %layer14_out_121_V_V, i16* %layer14_out_122_V_V, i16* %layer14_out_123_V_V, i16* %layer14_out_124_V_V, i16* %layer14_out_125_V_V, i16* %layer14_out_126_V_V, i16* %layer14_out_127_V_V)

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1083" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5841" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="0">
<![CDATA[
ap_fixed_base.exit91:3153  call fastcc void @"leaky_relu_stream<ap_fixed,ap_fixed,LeakyReLU_config14>274"(i16* %layer13_out_0_V_V, i16* %layer13_out_1_V_V, i16* %layer13_out_2_V_V, i16* %layer13_out_3_V_V, i16* %layer13_out_4_V_V, i16* %layer13_out_5_V_V, i16* %layer13_out_6_V_V, i16* %layer13_out_7_V_V, i16* %layer13_out_8_V_V, i16* %layer13_out_9_V_V, i16* %layer13_out_10_V_V, i16* %layer13_out_11_V_V, i16* %layer13_out_12_V_V, i16* %layer13_out_13_V_V, i16* %layer13_out_14_V_V, i16* %layer13_out_15_V_V, i16* %layer13_out_16_V_V, i16* %layer13_out_17_V_V, i16* %layer13_out_18_V_V, i16* %layer13_out_19_V_V, i16* %layer13_out_20_V_V, i16* %layer13_out_21_V_V, i16* %layer13_out_22_V_V, i16* %layer13_out_23_V_V, i16* %layer13_out_24_V_V, i16* %layer13_out_25_V_V, i16* %layer13_out_26_V_V, i16* %layer13_out_27_V_V, i16* %layer13_out_28_V_V, i16* %layer13_out_29_V_V, i16* %layer13_out_30_V_V, i16* %layer13_out_31_V_V, i16* %layer13_out_32_V_V, i16* %layer13_out_33_V_V, i16* %layer13_out_34_V_V, i16* %layer13_out_35_V_V, i16* %layer13_out_36_V_V, i16* %layer13_out_37_V_V, i16* %layer13_out_38_V_V, i16* %layer13_out_39_V_V, i16* %layer13_out_40_V_V, i16* %layer13_out_41_V_V, i16* %layer13_out_42_V_V, i16* %layer13_out_43_V_V, i16* %layer13_out_44_V_V, i16* %layer13_out_45_V_V, i16* %layer13_out_46_V_V, i16* %layer13_out_47_V_V, i16* %layer13_out_48_V_V, i16* %layer13_out_49_V_V, i16* %layer13_out_50_V_V, i16* %layer13_out_51_V_V, i16* %layer13_out_52_V_V, i16* %layer13_out_53_V_V, i16* %layer13_out_54_V_V, i16* %layer13_out_55_V_V, i16* %layer13_out_56_V_V, i16* %layer13_out_57_V_V, i16* %layer13_out_58_V_V, i16* %layer13_out_59_V_V, i16* %layer13_out_60_V_V, i16* %layer13_out_61_V_V, i16* %layer13_out_62_V_V, i16* %layer13_out_63_V_V, i16* %layer13_out_64_V_V, i16* %layer13_out_65_V_V, i16* %layer13_out_66_V_V, i16* %layer13_out_67_V_V, i16* %layer13_out_68_V_V, i16* %layer13_out_69_V_V, i16* %layer13_out_70_V_V, i16* %layer13_out_71_V_V, i16* %layer13_out_72_V_V, i16* %layer13_out_73_V_V, i16* %layer13_out_74_V_V, i16* %layer13_out_75_V_V, i16* %layer13_out_76_V_V, i16* %layer13_out_77_V_V, i16* %layer13_out_78_V_V, i16* %layer13_out_79_V_V, i16* %layer13_out_80_V_V, i16* %layer13_out_81_V_V, i16* %layer13_out_82_V_V, i16* %layer13_out_83_V_V, i16* %layer13_out_84_V_V, i16* %layer13_out_85_V_V, i16* %layer13_out_86_V_V, i16* %layer13_out_87_V_V, i16* %layer13_out_88_V_V, i16* %layer13_out_89_V_V, i16* %layer13_out_90_V_V, i16* %layer13_out_91_V_V, i16* %layer13_out_92_V_V, i16* %layer13_out_93_V_V, i16* %layer13_out_94_V_V, i16* %layer13_out_95_V_V, i16* %layer13_out_96_V_V, i16* %layer13_out_97_V_V, i16* %layer13_out_98_V_V, i16* %layer13_out_99_V_V, i16* %layer13_out_100_V_V, i16* %layer13_out_101_V_V, i16* %layer13_out_102_V_V, i16* %layer13_out_103_V_V, i16* %layer13_out_104_V_V, i16* %layer13_out_105_V_V, i16* %layer13_out_106_V_V, i16* %layer13_out_107_V_V, i16* %layer13_out_108_V_V, i16* %layer13_out_109_V_V, i16* %layer13_out_110_V_V, i16* %layer13_out_111_V_V, i16* %layer13_out_112_V_V, i16* %layer13_out_113_V_V, i16* %layer13_out_114_V_V, i16* %layer13_out_115_V_V, i16* %layer13_out_116_V_V, i16* %layer13_out_117_V_V, i16* %layer13_out_118_V_V, i16* %layer13_out_119_V_V, i16* %layer13_out_120_V_V, i16* %layer13_out_121_V_V, i16* %layer13_out_122_V_V, i16* %layer13_out_123_V_V, i16* %layer13_out_124_V_V, i16* %layer13_out_125_V_V, i16* %layer13_out_126_V_V, i16* %layer13_out_127_V_V, i16* %layer14_out_0_V_V, i16* %layer14_out_1_V_V, i16* %layer14_out_2_V_V, i16* %layer14_out_3_V_V, i16* %layer14_out_4_V_V, i16* %layer14_out_5_V_V, i16* %layer14_out_6_V_V, i16* %layer14_out_7_V_V, i16* %layer14_out_8_V_V, i16* %layer14_out_9_V_V, i16* %layer14_out_10_V_V, i16* %layer14_out_11_V_V, i16* %layer14_out_12_V_V, i16* %layer14_out_13_V_V, i16* %layer14_out_14_V_V, i16* %layer14_out_15_V_V, i16* %layer14_out_16_V_V, i16* %layer14_out_17_V_V, i16* %layer14_out_18_V_V, i16* %layer14_out_19_V_V, i16* %layer14_out_20_V_V, i16* %layer14_out_21_V_V, i16* %layer14_out_22_V_V, i16* %layer14_out_23_V_V, i16* %layer14_out_24_V_V, i16* %layer14_out_25_V_V, i16* %layer14_out_26_V_V, i16* %layer14_out_27_V_V, i16* %layer14_out_28_V_V, i16* %layer14_out_29_V_V, i16* %layer14_out_30_V_V, i16* %layer14_out_31_V_V, i16* %layer14_out_32_V_V, i16* %layer14_out_33_V_V, i16* %layer14_out_34_V_V, i16* %layer14_out_35_V_V, i16* %layer14_out_36_V_V, i16* %layer14_out_37_V_V, i16* %layer14_out_38_V_V, i16* %layer14_out_39_V_V, i16* %layer14_out_40_V_V, i16* %layer14_out_41_V_V, i16* %layer14_out_42_V_V, i16* %layer14_out_43_V_V, i16* %layer14_out_44_V_V, i16* %layer14_out_45_V_V, i16* %layer14_out_46_V_V, i16* %layer14_out_47_V_V, i16* %layer14_out_48_V_V, i16* %layer14_out_49_V_V, i16* %layer14_out_50_V_V, i16* %layer14_out_51_V_V, i16* %layer14_out_52_V_V, i16* %layer14_out_53_V_V, i16* %layer14_out_54_V_V, i16* %layer14_out_55_V_V, i16* %layer14_out_56_V_V, i16* %layer14_out_57_V_V, i16* %layer14_out_58_V_V, i16* %layer14_out_59_V_V, i16* %layer14_out_60_V_V, i16* %layer14_out_61_V_V, i16* %layer14_out_62_V_V, i16* %layer14_out_63_V_V, i16* %layer14_out_64_V_V, i16* %layer14_out_65_V_V, i16* %layer14_out_66_V_V, i16* %layer14_out_67_V_V, i16* %layer14_out_68_V_V, i16* %layer14_out_69_V_V, i16* %layer14_out_70_V_V, i16* %layer14_out_71_V_V, i16* %layer14_out_72_V_V, i16* %layer14_out_73_V_V, i16* %layer14_out_74_V_V, i16* %layer14_out_75_V_V, i16* %layer14_out_76_V_V, i16* %layer14_out_77_V_V, i16* %layer14_out_78_V_V, i16* %layer14_out_79_V_V, i16* %layer14_out_80_V_V, i16* %layer14_out_81_V_V, i16* %layer14_out_82_V_V, i16* %layer14_out_83_V_V, i16* %layer14_out_84_V_V, i16* %layer14_out_85_V_V, i16* %layer14_out_86_V_V, i16* %layer14_out_87_V_V, i16* %layer14_out_88_V_V, i16* %layer14_out_89_V_V, i16* %layer14_out_90_V_V, i16* %layer14_out_91_V_V, i16* %layer14_out_92_V_V, i16* %layer14_out_93_V_V, i16* %layer14_out_94_V_V, i16* %layer14_out_95_V_V, i16* %layer14_out_96_V_V, i16* %layer14_out_97_V_V, i16* %layer14_out_98_V_V, i16* %layer14_out_99_V_V, i16* %layer14_out_100_V_V, i16* %layer14_out_101_V_V, i16* %layer14_out_102_V_V, i16* %layer14_out_103_V_V, i16* %layer14_out_104_V_V, i16* %layer14_out_105_V_V, i16* %layer14_out_106_V_V, i16* %layer14_out_107_V_V, i16* %layer14_out_108_V_V, i16* %layer14_out_109_V_V, i16* %layer14_out_110_V_V, i16* %layer14_out_111_V_V, i16* %layer14_out_112_V_V, i16* %layer14_out_113_V_V, i16* %layer14_out_114_V_V, i16* %layer14_out_115_V_V, i16* %layer14_out_116_V_V, i16* %layer14_out_117_V_V, i16* %layer14_out_118_V_V, i16* %layer14_out_119_V_V, i16* %layer14_out_120_V_V, i16* %layer14_out_121_V_V, i16* %layer14_out_122_V_V, i16* %layer14_out_123_V_V, i16* %layer14_out_124_V_V, i16* %layer14_out_125_V_V, i16* %layer14_out_126_V_V, i16* %layer14_out_127_V_V)

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1084" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="8192" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="32" op_387_bw="32" op_388_bw="0">
<![CDATA[
ap_fixed_base.exit91:3154  call fastcc void @"pooling2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config15>"(i16* %layer14_out_0_V_V, i16* %layer14_out_1_V_V, i16* %layer14_out_2_V_V, i16* %layer14_out_3_V_V, i16* %layer14_out_4_V_V, i16* %layer14_out_5_V_V, i16* %layer14_out_6_V_V, i16* %layer14_out_7_V_V, i16* %layer14_out_8_V_V, i16* %layer14_out_9_V_V, i16* %layer14_out_10_V_V, i16* %layer14_out_11_V_V, i16* %layer14_out_12_V_V, i16* %layer14_out_13_V_V, i16* %layer14_out_14_V_V, i16* %layer14_out_15_V_V, i16* %layer14_out_16_V_V, i16* %layer14_out_17_V_V, i16* %layer14_out_18_V_V, i16* %layer14_out_19_V_V, i16* %layer14_out_20_V_V, i16* %layer14_out_21_V_V, i16* %layer14_out_22_V_V, i16* %layer14_out_23_V_V, i16* %layer14_out_24_V_V, i16* %layer14_out_25_V_V, i16* %layer14_out_26_V_V, i16* %layer14_out_27_V_V, i16* %layer14_out_28_V_V, i16* %layer14_out_29_V_V, i16* %layer14_out_30_V_V, i16* %layer14_out_31_V_V, i16* %layer14_out_32_V_V, i16* %layer14_out_33_V_V, i16* %layer14_out_34_V_V, i16* %layer14_out_35_V_V, i16* %layer14_out_36_V_V, i16* %layer14_out_37_V_V, i16* %layer14_out_38_V_V, i16* %layer14_out_39_V_V, i16* %layer14_out_40_V_V, i16* %layer14_out_41_V_V, i16* %layer14_out_42_V_V, i16* %layer14_out_43_V_V, i16* %layer14_out_44_V_V, i16* %layer14_out_45_V_V, i16* %layer14_out_46_V_V, i16* %layer14_out_47_V_V, i16* %layer14_out_48_V_V, i16* %layer14_out_49_V_V, i16* %layer14_out_50_V_V, i16* %layer14_out_51_V_V, i16* %layer14_out_52_V_V, i16* %layer14_out_53_V_V, i16* %layer14_out_54_V_V, i16* %layer14_out_55_V_V, i16* %layer14_out_56_V_V, i16* %layer14_out_57_V_V, i16* %layer14_out_58_V_V, i16* %layer14_out_59_V_V, i16* %layer14_out_60_V_V, i16* %layer14_out_61_V_V, i16* %layer14_out_62_V_V, i16* %layer14_out_63_V_V, i16* %layer14_out_64_V_V, i16* %layer14_out_65_V_V, i16* %layer14_out_66_V_V, i16* %layer14_out_67_V_V, i16* %layer14_out_68_V_V, i16* %layer14_out_69_V_V, i16* %layer14_out_70_V_V, i16* %layer14_out_71_V_V, i16* %layer14_out_72_V_V, i16* %layer14_out_73_V_V, i16* %layer14_out_74_V_V, i16* %layer14_out_75_V_V, i16* %layer14_out_76_V_V, i16* %layer14_out_77_V_V, i16* %layer14_out_78_V_V, i16* %layer14_out_79_V_V, i16* %layer14_out_80_V_V, i16* %layer14_out_81_V_V, i16* %layer14_out_82_V_V, i16* %layer14_out_83_V_V, i16* %layer14_out_84_V_V, i16* %layer14_out_85_V_V, i16* %layer14_out_86_V_V, i16* %layer14_out_87_V_V, i16* %layer14_out_88_V_V, i16* %layer14_out_89_V_V, i16* %layer14_out_90_V_V, i16* %layer14_out_91_V_V, i16* %layer14_out_92_V_V, i16* %layer14_out_93_V_V, i16* %layer14_out_94_V_V, i16* %layer14_out_95_V_V, i16* %layer14_out_96_V_V, i16* %layer14_out_97_V_V, i16* %layer14_out_98_V_V, i16* %layer14_out_99_V_V, i16* %layer14_out_100_V_V, i16* %layer14_out_101_V_V, i16* %layer14_out_102_V_V, i16* %layer14_out_103_V_V, i16* %layer14_out_104_V_V, i16* %layer14_out_105_V_V, i16* %layer14_out_106_V_V, i16* %layer14_out_107_V_V, i16* %layer14_out_108_V_V, i16* %layer14_out_109_V_V, i16* %layer14_out_110_V_V, i16* %layer14_out_111_V_V, i16* %layer14_out_112_V_V, i16* %layer14_out_113_V_V, i16* %layer14_out_114_V_V, i16* %layer14_out_115_V_V, i16* %layer14_out_116_V_V, i16* %layer14_out_117_V_V, i16* %layer14_out_118_V_V, i16* %layer14_out_119_V_V, i16* %layer14_out_120_V_V, i16* %layer14_out_121_V_V, i16* %layer14_out_122_V_V, i16* %layer14_out_123_V_V, i16* %layer14_out_124_V_V, i16* %layer14_out_125_V_V, i16* %layer14_out_126_V_V, i16* %layer14_out_127_V_V, i16* %layer15_out_0_V_V, i16* %layer15_out_1_V_V, i16* %layer15_out_2_V_V, i16* %layer15_out_3_V_V, i16* %layer15_out_4_V_V, i16* %layer15_out_5_V_V, i16* %layer15_out_6_V_V, i16* %layer15_out_7_V_V, i16* %layer15_out_8_V_V, i16* %layer15_out_9_V_V, i16* %layer15_out_10_V_V, i16* %layer15_out_11_V_V, i16* %layer15_out_12_V_V, i16* %layer15_out_13_V_V, i16* %layer15_out_14_V_V, i16* %layer15_out_15_V_V, i16* %layer15_out_16_V_V, i16* %layer15_out_17_V_V, i16* %layer15_out_18_V_V, i16* %layer15_out_19_V_V, i16* %layer15_out_20_V_V, i16* %layer15_out_21_V_V, i16* %layer15_out_22_V_V, i16* %layer15_out_23_V_V, i16* %layer15_out_24_V_V, i16* %layer15_out_25_V_V, i16* %layer15_out_26_V_V, i16* %layer15_out_27_V_V, i16* %layer15_out_28_V_V, i16* %layer15_out_29_V_V, i16* %layer15_out_30_V_V, i16* %layer15_out_31_V_V, i16* %layer15_out_32_V_V, i16* %layer15_out_33_V_V, i16* %layer15_out_34_V_V, i16* %layer15_out_35_V_V, i16* %layer15_out_36_V_V, i16* %layer15_out_37_V_V, i16* %layer15_out_38_V_V, i16* %layer15_out_39_V_V, i16* %layer15_out_40_V_V, i16* %layer15_out_41_V_V, i16* %layer15_out_42_V_V, i16* %layer15_out_43_V_V, i16* %layer15_out_44_V_V, i16* %layer15_out_45_V_V, i16* %layer15_out_46_V_V, i16* %layer15_out_47_V_V, i16* %layer15_out_48_V_V, i16* %layer15_out_49_V_V, i16* %layer15_out_50_V_V, i16* %layer15_out_51_V_V, i16* %layer15_out_52_V_V, i16* %layer15_out_53_V_V, i16* %layer15_out_54_V_V, i16* %layer15_out_55_V_V, i16* %layer15_out_56_V_V, i16* %layer15_out_57_V_V, i16* %layer15_out_58_V_V, i16* %layer15_out_59_V_V, i16* %layer15_out_60_V_V, i16* %layer15_out_61_V_V, i16* %layer15_out_62_V_V, i16* %layer15_out_63_V_V, i16* %layer15_out_64_V_V, i16* %layer15_out_65_V_V, i16* %layer15_out_66_V_V, i16* %layer15_out_67_V_V, i16* %layer15_out_68_V_V, i16* %layer15_out_69_V_V, i16* %layer15_out_70_V_V, i16* %layer15_out_71_V_V, i16* %layer15_out_72_V_V, i16* %layer15_out_73_V_V, i16* %layer15_out_74_V_V, i16* %layer15_out_75_V_V, i16* %layer15_out_76_V_V, i16* %layer15_out_77_V_V, i16* %layer15_out_78_V_V, i16* %layer15_out_79_V_V, i16* %layer15_out_80_V_V, i16* %layer15_out_81_V_V, i16* %layer15_out_82_V_V, i16* %layer15_out_83_V_V, i16* %layer15_out_84_V_V, i16* %layer15_out_85_V_V, i16* %layer15_out_86_V_V, i16* %layer15_out_87_V_V, i16* %layer15_out_88_V_V, i16* %layer15_out_89_V_V, i16* %layer15_out_90_V_V, i16* %layer15_out_91_V_V, i16* %layer15_out_92_V_V, i16* %layer15_out_93_V_V, i16* %layer15_out_94_V_V, i16* %layer15_out_95_V_V, i16* %layer15_out_96_V_V, i16* %layer15_out_97_V_V, i16* %layer15_out_98_V_V, i16* %layer15_out_99_V_V, i16* %layer15_out_100_V_V, i16* %layer15_out_101_V_V, i16* %layer15_out_102_V_V, i16* %layer15_out_103_V_V, i16* %layer15_out_104_V_V, i16* %layer15_out_105_V_V, i16* %layer15_out_106_V_V, i16* %layer15_out_107_V_V, i16* %layer15_out_108_V_V, i16* %layer15_out_109_V_V, i16* %layer15_out_110_V_V, i16* %layer15_out_111_V_V, i16* %layer15_out_112_V_V, i16* %layer15_out_113_V_V, i16* %layer15_out_114_V_V, i16* %layer15_out_115_V_V, i16* %layer15_out_116_V_V, i16* %layer15_out_117_V_V, i16* %layer15_out_118_V_V, i16* %layer15_out_119_V_V, i16* %layer15_out_120_V_V, i16* %layer15_out_121_V_V, i16* %layer15_out_122_V_V, i16* %layer15_out_123_V_V, i16* %layer15_out_124_V_V, i16* %layer15_out_125_V_V, i16* %layer15_out_126_V_V, i16* %layer15_out_127_V_V)

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1085" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="8192" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="32" op_387_bw="32" op_388_bw="0">
<![CDATA[
ap_fixed_base.exit91:3154  call fastcc void @"pooling2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config15>"(i16* %layer14_out_0_V_V, i16* %layer14_out_1_V_V, i16* %layer14_out_2_V_V, i16* %layer14_out_3_V_V, i16* %layer14_out_4_V_V, i16* %layer14_out_5_V_V, i16* %layer14_out_6_V_V, i16* %layer14_out_7_V_V, i16* %layer14_out_8_V_V, i16* %layer14_out_9_V_V, i16* %layer14_out_10_V_V, i16* %layer14_out_11_V_V, i16* %layer14_out_12_V_V, i16* %layer14_out_13_V_V, i16* %layer14_out_14_V_V, i16* %layer14_out_15_V_V, i16* %layer14_out_16_V_V, i16* %layer14_out_17_V_V, i16* %layer14_out_18_V_V, i16* %layer14_out_19_V_V, i16* %layer14_out_20_V_V, i16* %layer14_out_21_V_V, i16* %layer14_out_22_V_V, i16* %layer14_out_23_V_V, i16* %layer14_out_24_V_V, i16* %layer14_out_25_V_V, i16* %layer14_out_26_V_V, i16* %layer14_out_27_V_V, i16* %layer14_out_28_V_V, i16* %layer14_out_29_V_V, i16* %layer14_out_30_V_V, i16* %layer14_out_31_V_V, i16* %layer14_out_32_V_V, i16* %layer14_out_33_V_V, i16* %layer14_out_34_V_V, i16* %layer14_out_35_V_V, i16* %layer14_out_36_V_V, i16* %layer14_out_37_V_V, i16* %layer14_out_38_V_V, i16* %layer14_out_39_V_V, i16* %layer14_out_40_V_V, i16* %layer14_out_41_V_V, i16* %layer14_out_42_V_V, i16* %layer14_out_43_V_V, i16* %layer14_out_44_V_V, i16* %layer14_out_45_V_V, i16* %layer14_out_46_V_V, i16* %layer14_out_47_V_V, i16* %layer14_out_48_V_V, i16* %layer14_out_49_V_V, i16* %layer14_out_50_V_V, i16* %layer14_out_51_V_V, i16* %layer14_out_52_V_V, i16* %layer14_out_53_V_V, i16* %layer14_out_54_V_V, i16* %layer14_out_55_V_V, i16* %layer14_out_56_V_V, i16* %layer14_out_57_V_V, i16* %layer14_out_58_V_V, i16* %layer14_out_59_V_V, i16* %layer14_out_60_V_V, i16* %layer14_out_61_V_V, i16* %layer14_out_62_V_V, i16* %layer14_out_63_V_V, i16* %layer14_out_64_V_V, i16* %layer14_out_65_V_V, i16* %layer14_out_66_V_V, i16* %layer14_out_67_V_V, i16* %layer14_out_68_V_V, i16* %layer14_out_69_V_V, i16* %layer14_out_70_V_V, i16* %layer14_out_71_V_V, i16* %layer14_out_72_V_V, i16* %layer14_out_73_V_V, i16* %layer14_out_74_V_V, i16* %layer14_out_75_V_V, i16* %layer14_out_76_V_V, i16* %layer14_out_77_V_V, i16* %layer14_out_78_V_V, i16* %layer14_out_79_V_V, i16* %layer14_out_80_V_V, i16* %layer14_out_81_V_V, i16* %layer14_out_82_V_V, i16* %layer14_out_83_V_V, i16* %layer14_out_84_V_V, i16* %layer14_out_85_V_V, i16* %layer14_out_86_V_V, i16* %layer14_out_87_V_V, i16* %layer14_out_88_V_V, i16* %layer14_out_89_V_V, i16* %layer14_out_90_V_V, i16* %layer14_out_91_V_V, i16* %layer14_out_92_V_V, i16* %layer14_out_93_V_V, i16* %layer14_out_94_V_V, i16* %layer14_out_95_V_V, i16* %layer14_out_96_V_V, i16* %layer14_out_97_V_V, i16* %layer14_out_98_V_V, i16* %layer14_out_99_V_V, i16* %layer14_out_100_V_V, i16* %layer14_out_101_V_V, i16* %layer14_out_102_V_V, i16* %layer14_out_103_V_V, i16* %layer14_out_104_V_V, i16* %layer14_out_105_V_V, i16* %layer14_out_106_V_V, i16* %layer14_out_107_V_V, i16* %layer14_out_108_V_V, i16* %layer14_out_109_V_V, i16* %layer14_out_110_V_V, i16* %layer14_out_111_V_V, i16* %layer14_out_112_V_V, i16* %layer14_out_113_V_V, i16* %layer14_out_114_V_V, i16* %layer14_out_115_V_V, i16* %layer14_out_116_V_V, i16* %layer14_out_117_V_V, i16* %layer14_out_118_V_V, i16* %layer14_out_119_V_V, i16* %layer14_out_120_V_V, i16* %layer14_out_121_V_V, i16* %layer14_out_122_V_V, i16* %layer14_out_123_V_V, i16* %layer14_out_124_V_V, i16* %layer14_out_125_V_V, i16* %layer14_out_126_V_V, i16* %layer14_out_127_V_V, i16* %layer15_out_0_V_V, i16* %layer15_out_1_V_V, i16* %layer15_out_2_V_V, i16* %layer15_out_3_V_V, i16* %layer15_out_4_V_V, i16* %layer15_out_5_V_V, i16* %layer15_out_6_V_V, i16* %layer15_out_7_V_V, i16* %layer15_out_8_V_V, i16* %layer15_out_9_V_V, i16* %layer15_out_10_V_V, i16* %layer15_out_11_V_V, i16* %layer15_out_12_V_V, i16* %layer15_out_13_V_V, i16* %layer15_out_14_V_V, i16* %layer15_out_15_V_V, i16* %layer15_out_16_V_V, i16* %layer15_out_17_V_V, i16* %layer15_out_18_V_V, i16* %layer15_out_19_V_V, i16* %layer15_out_20_V_V, i16* %layer15_out_21_V_V, i16* %layer15_out_22_V_V, i16* %layer15_out_23_V_V, i16* %layer15_out_24_V_V, i16* %layer15_out_25_V_V, i16* %layer15_out_26_V_V, i16* %layer15_out_27_V_V, i16* %layer15_out_28_V_V, i16* %layer15_out_29_V_V, i16* %layer15_out_30_V_V, i16* %layer15_out_31_V_V, i16* %layer15_out_32_V_V, i16* %layer15_out_33_V_V, i16* %layer15_out_34_V_V, i16* %layer15_out_35_V_V, i16* %layer15_out_36_V_V, i16* %layer15_out_37_V_V, i16* %layer15_out_38_V_V, i16* %layer15_out_39_V_V, i16* %layer15_out_40_V_V, i16* %layer15_out_41_V_V, i16* %layer15_out_42_V_V, i16* %layer15_out_43_V_V, i16* %layer15_out_44_V_V, i16* %layer15_out_45_V_V, i16* %layer15_out_46_V_V, i16* %layer15_out_47_V_V, i16* %layer15_out_48_V_V, i16* %layer15_out_49_V_V, i16* %layer15_out_50_V_V, i16* %layer15_out_51_V_V, i16* %layer15_out_52_V_V, i16* %layer15_out_53_V_V, i16* %layer15_out_54_V_V, i16* %layer15_out_55_V_V, i16* %layer15_out_56_V_V, i16* %layer15_out_57_V_V, i16* %layer15_out_58_V_V, i16* %layer15_out_59_V_V, i16* %layer15_out_60_V_V, i16* %layer15_out_61_V_V, i16* %layer15_out_62_V_V, i16* %layer15_out_63_V_V, i16* %layer15_out_64_V_V, i16* %layer15_out_65_V_V, i16* %layer15_out_66_V_V, i16* %layer15_out_67_V_V, i16* %layer15_out_68_V_V, i16* %layer15_out_69_V_V, i16* %layer15_out_70_V_V, i16* %layer15_out_71_V_V, i16* %layer15_out_72_V_V, i16* %layer15_out_73_V_V, i16* %layer15_out_74_V_V, i16* %layer15_out_75_V_V, i16* %layer15_out_76_V_V, i16* %layer15_out_77_V_V, i16* %layer15_out_78_V_V, i16* %layer15_out_79_V_V, i16* %layer15_out_80_V_V, i16* %layer15_out_81_V_V, i16* %layer15_out_82_V_V, i16* %layer15_out_83_V_V, i16* %layer15_out_84_V_V, i16* %layer15_out_85_V_V, i16* %layer15_out_86_V_V, i16* %layer15_out_87_V_V, i16* %layer15_out_88_V_V, i16* %layer15_out_89_V_V, i16* %layer15_out_90_V_V, i16* %layer15_out_91_V_V, i16* %layer15_out_92_V_V, i16* %layer15_out_93_V_V, i16* %layer15_out_94_V_V, i16* %layer15_out_95_V_V, i16* %layer15_out_96_V_V, i16* %layer15_out_97_V_V, i16* %layer15_out_98_V_V, i16* %layer15_out_99_V_V, i16* %layer15_out_100_V_V, i16* %layer15_out_101_V_V, i16* %layer15_out_102_V_V, i16* %layer15_out_103_V_V, i16* %layer15_out_104_V_V, i16* %layer15_out_105_V_V, i16* %layer15_out_106_V_V, i16* %layer15_out_107_V_V, i16* %layer15_out_108_V_V, i16* %layer15_out_109_V_V, i16* %layer15_out_110_V_V, i16* %layer15_out_111_V_V, i16* %layer15_out_112_V_V, i16* %layer15_out_113_V_V, i16* %layer15_out_114_V_V, i16* %layer15_out_115_V_V, i16* %layer15_out_116_V_V, i16* %layer15_out_117_V_V, i16* %layer15_out_118_V_V, i16* %layer15_out_119_V_V, i16* %layer15_out_120_V_V, i16* %layer15_out_121_V_V, i16* %layer15_out_122_V_V, i16* %layer15_out_123_V_V, i16* %layer15_out_124_V_V, i16* %layer15_out_125_V_V, i16* %layer15_out_126_V_V, i16* %layer15_out_127_V_V)

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1086" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5843" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="16" op_387_bw="16" op_388_bw="16" op_389_bw="16" op_390_bw="16" op_391_bw="16" op_392_bw="16" op_393_bw="16" op_394_bw="16" op_395_bw="16" op_396_bw="16" op_397_bw="16" op_398_bw="16" op_399_bw="16" op_400_bw="16" op_401_bw="16" op_402_bw="16" op_403_bw="16" op_404_bw="16" op_405_bw="16" op_406_bw="16" op_407_bw="16" op_408_bw="16" op_409_bw="16" op_410_bw="16" op_411_bw="16" op_412_bw="16" op_413_bw="16" op_414_bw="16" op_415_bw="16" op_416_bw="16" op_417_bw="16" op_418_bw="16" op_419_bw="16" op_420_bw="16" op_421_bw="16" op_422_bw="16" op_423_bw="16" op_424_bw="16" op_425_bw="16" op_426_bw="16" op_427_bw="16" op_428_bw="16" op_429_bw="16" op_430_bw="16" op_431_bw="16" op_432_bw="16" op_433_bw="16" op_434_bw="16" op_435_bw="16" op_436_bw="16" op_437_bw="16" op_438_bw="16" op_439_bw="16" op_440_bw="16" op_441_bw="16" op_442_bw="16" op_443_bw="16" op_444_bw="16" op_445_bw="16" op_446_bw="16" op_447_bw="16" op_448_bw="16" op_449_bw="16" op_450_bw="16" op_451_bw="16" op_452_bw="16" op_453_bw="16" op_454_bw="16" op_455_bw="16" op_456_bw="16" op_457_bw="16" op_458_bw="16" op_459_bw="16" op_460_bw="16" op_461_bw="16" op_462_bw="16" op_463_bw="16" op_464_bw="16" op_465_bw="16" op_466_bw="16" op_467_bw="16" op_468_bw="16" op_469_bw="16" op_470_bw="16" op_471_bw="16" op_472_bw="16" op_473_bw="16" op_474_bw="16" op_475_bw="16" op_476_bw="16" op_477_bw="16" op_478_bw="16" op_479_bw="16" op_480_bw="16" op_481_bw="16" op_482_bw="16" op_483_bw="16" op_484_bw="16" op_485_bw="16" op_486_bw="16" op_487_bw="16" op_488_bw="16" op_489_bw="16" op_490_bw="16" op_491_bw="16" op_492_bw="16" op_493_bw="16" op_494_bw="16" op_495_bw="16" op_496_bw="16" op_497_bw="16" op_498_bw="16" op_499_bw="16" op_500_bw="16" op_501_bw="16" op_502_bw="16" op_503_bw="16" op_504_bw="16" op_505_bw="16" op_506_bw="16" op_507_bw="16" op_508_bw="16" op_509_bw="16" op_510_bw="16" op_511_bw="16" op_512_bw="16" op_513_bw="16" op_514_bw="16" op_515_bw="16" op_516_bw="16" op_517_bw="16" op_518_bw="16" op_519_bw="16" op_520_bw="16" op_521_bw="16" op_522_bw="16" op_523_bw="16" op_524_bw="16" op_525_bw="16" op_526_bw="16" op_527_bw="16" op_528_bw="16" op_529_bw="16" op_530_bw="16" op_531_bw="16" op_532_bw="16" op_533_bw="16" op_534_bw="16" op_535_bw="16" op_536_bw="16" op_537_bw="16" op_538_bw="16" op_539_bw="16" op_540_bw="16" op_541_bw="16" op_542_bw="16" op_543_bw="16" op_544_bw="16" op_545_bw="16" op_546_bw="16" op_547_bw="16" op_548_bw="16" op_549_bw="16" op_550_bw="16" op_551_bw="16" op_552_bw="16" op_553_bw="16" op_554_bw="16" op_555_bw="16" op_556_bw="16" op_557_bw="16" op_558_bw="16" op_559_bw="16" op_560_bw="16" op_561_bw="16" op_562_bw="16" op_563_bw="16" op_564_bw="16" op_565_bw="16" op_566_bw="16" op_567_bw="16" op_568_bw="16" op_569_bw="16" op_570_bw="16" op_571_bw="16" op_572_bw="16" op_573_bw="16" op_574_bw="16" op_575_bw="16" op_576_bw="16" op_577_bw="16" op_578_bw="16" op_579_bw="16" op_580_bw="16" op_581_bw="16" op_582_bw="16" op_583_bw="16" op_584_bw="16" op_585_bw="16" op_586_bw="16" op_587_bw="16" op_588_bw="16" op_589_bw="16" op_590_bw="16" op_591_bw="16" op_592_bw="16" op_593_bw="16" op_594_bw="16" op_595_bw="16" op_596_bw="16" op_597_bw="16" op_598_bw="16" op_599_bw="16" op_600_bw="16" op_601_bw="16" op_602_bw="16" op_603_bw="16" op_604_bw="16" op_605_bw="16" op_606_bw="16" op_607_bw="16" op_608_bw="16" op_609_bw="16" op_610_bw="16" op_611_bw="16" op_612_bw="16" op_613_bw="16" op_614_bw="16" op_615_bw="16" op_616_bw="16" op_617_bw="16" op_618_bw="16" op_619_bw="16" op_620_bw="16" op_621_bw="16" op_622_bw="16" op_623_bw="16" op_624_bw="16" op_625_bw="16" op_626_bw="16" op_627_bw="16" op_628_bw="16" op_629_bw="16" op_630_bw="16" op_631_bw="16" op_632_bw="16" op_633_bw="16" op_634_bw="16" op_635_bw="16" op_636_bw="16" op_637_bw="16" op_638_bw="16" op_639_bw="16" op_640_bw="16" op_641_bw="16" op_642_bw="16" op_643_bw="16" op_644_bw="16" op_645_bw="16" op_646_bw="16" op_647_bw="16" op_648_bw="16" op_649_bw="16" op_650_bw="16" op_651_bw="16" op_652_bw="16" op_653_bw="16" op_654_bw="16" op_655_bw="16" op_656_bw="16" op_657_bw="16" op_658_bw="16" op_659_bw="16" op_660_bw="16" op_661_bw="16" op_662_bw="16" op_663_bw="16" op_664_bw="16" op_665_bw="16" op_666_bw="16" op_667_bw="16" op_668_bw="16" op_669_bw="16" op_670_bw="16" op_671_bw="16" op_672_bw="16" op_673_bw="16" op_674_bw="16" op_675_bw="16" op_676_bw="16" op_677_bw="16" op_678_bw="16" op_679_bw="16" op_680_bw="16" op_681_bw="16" op_682_bw="16" op_683_bw="16" op_684_bw="16" op_685_bw="16" op_686_bw="16" op_687_bw="16" op_688_bw="16" op_689_bw="16" op_690_bw="16" op_691_bw="16" op_692_bw="16" op_693_bw="16" op_694_bw="16" op_695_bw="16" op_696_bw="16" op_697_bw="16" op_698_bw="16" op_699_bw="16" op_700_bw="16" op_701_bw="16" op_702_bw="16" op_703_bw="16" op_704_bw="16" op_705_bw="16" op_706_bw="16" op_707_bw="16" op_708_bw="16" op_709_bw="16" op_710_bw="16" op_711_bw="16" op_712_bw="16" op_713_bw="16" op_714_bw="16" op_715_bw="16" op_716_bw="16" op_717_bw="16" op_718_bw="16" op_719_bw="16" op_720_bw="16" op_721_bw="16" op_722_bw="16" op_723_bw="16" op_724_bw="16" op_725_bw="16" op_726_bw="16" op_727_bw="16" op_728_bw="16" op_729_bw="16" op_730_bw="16" op_731_bw="16" op_732_bw="16" op_733_bw="16" op_734_bw="16" op_735_bw="16" op_736_bw="16" op_737_bw="16" op_738_bw="16" op_739_bw="16" op_740_bw="16" op_741_bw="16" op_742_bw="16" op_743_bw="16" op_744_bw="16" op_745_bw="16" op_746_bw="16" op_747_bw="16" op_748_bw="16" op_749_bw="16" op_750_bw="16" op_751_bw="16" op_752_bw="16" op_753_bw="16" op_754_bw="16" op_755_bw="16" op_756_bw="16" op_757_bw="16" op_758_bw="16" op_759_bw="16" op_760_bw="16" op_761_bw="16" op_762_bw="16" op_763_bw="16" op_764_bw="16" op_765_bw="16" op_766_bw="16" op_767_bw="16" op_768_bw="16" op_769_bw="16" op_770_bw="16" op_771_bw="16" op_772_bw="16" op_773_bw="16" op_774_bw="16" op_775_bw="16" op_776_bw="16" op_777_bw="16" op_778_bw="16" op_779_bw="16" op_780_bw="16" op_781_bw="16" op_782_bw="16" op_783_bw="16" op_784_bw="16" op_785_bw="16" op_786_bw="16" op_787_bw="16" op_788_bw="16" op_789_bw="16" op_790_bw="16" op_791_bw="16" op_792_bw="16" op_793_bw="16" op_794_bw="16" op_795_bw="16" op_796_bw="16" op_797_bw="16" op_798_bw="16" op_799_bw="16" op_800_bw="16" op_801_bw="16" op_802_bw="16" op_803_bw="16" op_804_bw="16" op_805_bw="16" op_806_bw="16" op_807_bw="16" op_808_bw="16" op_809_bw="16" op_810_bw="16" op_811_bw="16" op_812_bw="16" op_813_bw="16" op_814_bw="16" op_815_bw="16" op_816_bw="16" op_817_bw="16" op_818_bw="16" op_819_bw="16" op_820_bw="16" op_821_bw="16" op_822_bw="16" op_823_bw="16" op_824_bw="16" op_825_bw="16" op_826_bw="16" op_827_bw="16" op_828_bw="16" op_829_bw="16" op_830_bw="16" op_831_bw="16" op_832_bw="16" op_833_bw="16" op_834_bw="16" op_835_bw="16" op_836_bw="16" op_837_bw="16" op_838_bw="16" op_839_bw="16" op_840_bw="16" op_841_bw="16" op_842_bw="16" op_843_bw="16" op_844_bw="16" op_845_bw="16" op_846_bw="16" op_847_bw="16" op_848_bw="16" op_849_bw="16" op_850_bw="16" op_851_bw="16" op_852_bw="16" op_853_bw="16" op_854_bw="16" op_855_bw="16" op_856_bw="16" op_857_bw="16" op_858_bw="16" op_859_bw="16" op_860_bw="16" op_861_bw="16" op_862_bw="16" op_863_bw="16" op_864_bw="16" op_865_bw="16" op_866_bw="16" op_867_bw="16" op_868_bw="16" op_869_bw="16" op_870_bw="16" op_871_bw="16" op_872_bw="16" op_873_bw="16" op_874_bw="16" op_875_bw="16" op_876_bw="16" op_877_bw="16" op_878_bw="16" op_879_bw="16" op_880_bw="16" op_881_bw="16" op_882_bw="16" op_883_bw="16" op_884_bw="16" op_885_bw="16" op_886_bw="16" op_887_bw="16" op_888_bw="16" op_889_bw="16" op_890_bw="16" op_891_bw="16" op_892_bw="16" op_893_bw="16" op_894_bw="16" op_895_bw="16" op_896_bw="16" op_897_bw="16" op_898_bw="16" op_899_bw="16" op_900_bw="16" op_901_bw="16" op_902_bw="16" op_903_bw="16" op_904_bw="16" op_905_bw="16" op_906_bw="16" op_907_bw="16" op_908_bw="16" op_909_bw="16" op_910_bw="16" op_911_bw="16" op_912_bw="16" op_913_bw="16" op_914_bw="16" op_915_bw="16" op_916_bw="16" op_917_bw="16" op_918_bw="16" op_919_bw="16" op_920_bw="16" op_921_bw="16" op_922_bw="16" op_923_bw="16" op_924_bw="16" op_925_bw="16" op_926_bw="16" op_927_bw="16" op_928_bw="16" op_929_bw="16" op_930_bw="16" op_931_bw="16" op_932_bw="16" op_933_bw="16" op_934_bw="16" op_935_bw="16" op_936_bw="16" op_937_bw="16" op_938_bw="16" op_939_bw="16" op_940_bw="16" op_941_bw="16" op_942_bw="16" op_943_bw="16" op_944_bw="16" op_945_bw="16" op_946_bw="16" op_947_bw="16" op_948_bw="16" op_949_bw="16" op_950_bw="16" op_951_bw="16" op_952_bw="16" op_953_bw="16" op_954_bw="16" op_955_bw="16" op_956_bw="16" op_957_bw="16" op_958_bw="16" op_959_bw="16" op_960_bw="16" op_961_bw="16" op_962_bw="16" op_963_bw="16" op_964_bw="16" op_965_bw="16" op_966_bw="16" op_967_bw="16" op_968_bw="16" op_969_bw="16" op_970_bw="16" op_971_bw="16" op_972_bw="16" op_973_bw="16" op_974_bw="16" op_975_bw="16" op_976_bw="16" op_977_bw="16" op_978_bw="16" op_979_bw="16" op_980_bw="16" op_981_bw="16" op_982_bw="16" op_983_bw="16" op_984_bw="16" op_985_bw="16" op_986_bw="16" op_987_bw="16" op_988_bw="16" op_989_bw="16" op_990_bw="16" op_991_bw="16" op_992_bw="16" op_993_bw="16" op_994_bw="16" op_995_bw="16" op_996_bw="16" op_997_bw="16" op_998_bw="16" op_999_bw="16" op_1000_bw="16" op_1001_bw="16" op_1002_bw="16" op_1003_bw="16" op_1004_bw="16" op_1005_bw="16" op_1006_bw="16" op_1007_bw="16" op_1008_bw="16" op_1009_bw="16" op_1010_bw="16" op_1011_bw="16" op_1012_bw="16" op_1013_bw="16" op_1014_bw="16" op_1015_bw="16" op_1016_bw="16" op_1017_bw="16" op_1018_bw="16" op_1019_bw="16" op_1020_bw="16" op_1021_bw="16" op_1022_bw="16" op_1023_bw="16" op_1024_bw="16" op_1025_bw="16" op_1026_bw="16" op_1027_bw="16" op_1028_bw="16" op_1029_bw="16" op_1030_bw="16" op_1031_bw="16" op_1032_bw="16" op_1033_bw="16" op_1034_bw="16" op_1035_bw="16" op_1036_bw="16" op_1037_bw="16" op_1038_bw="16" op_1039_bw="16" op_1040_bw="16" op_1041_bw="16" op_1042_bw="16" op_1043_bw="16" op_1044_bw="16" op_1045_bw="16" op_1046_bw="16" op_1047_bw="16" op_1048_bw="16" op_1049_bw="16" op_1050_bw="16" op_1051_bw="16" op_1052_bw="16" op_1053_bw="16" op_1054_bw="16" op_1055_bw="16" op_1056_bw="16" op_1057_bw="16" op_1058_bw="16" op_1059_bw="16" op_1060_bw="16" op_1061_bw="16" op_1062_bw="16" op_1063_bw="16" op_1064_bw="16" op_1065_bw="16" op_1066_bw="16" op_1067_bw="16" op_1068_bw="16" op_1069_bw="16" op_1070_bw="16" op_1071_bw="16" op_1072_bw="16" op_1073_bw="16" op_1074_bw="16" op_1075_bw="16" op_1076_bw="16" op_1077_bw="16" op_1078_bw="16" op_1079_bw="16" op_1080_bw="16" op_1081_bw="16" op_1082_bw="16" op_1083_bw="16" op_1084_bw="16" op_1085_bw="16" op_1086_bw="16" op_1087_bw="16" op_1088_bw="16" op_1089_bw="16" op_1090_bw="16" op_1091_bw="16" op_1092_bw="16" op_1093_bw="16" op_1094_bw="16" op_1095_bw="16" op_1096_bw="16" op_1097_bw="16" op_1098_bw="16" op_1099_bw="16" op_1100_bw="16" op_1101_bw="16" op_1102_bw="16" op_1103_bw="16" op_1104_bw="16" op_1105_bw="16" op_1106_bw="16" op_1107_bw="16" op_1108_bw="16" op_1109_bw="16" op_1110_bw="16" op_1111_bw="16" op_1112_bw="16" op_1113_bw="16" op_1114_bw="16" op_1115_bw="16" op_1116_bw="16" op_1117_bw="16" op_1118_bw="16" op_1119_bw="16" op_1120_bw="16" op_1121_bw="16" op_1122_bw="16" op_1123_bw="16" op_1124_bw="16" op_1125_bw="16" op_1126_bw="16" op_1127_bw="16" op_1128_bw="16" op_1129_bw="16" op_1130_bw="16" op_1131_bw="16" op_1132_bw="16" op_1133_bw="16" op_1134_bw="16" op_1135_bw="16" op_1136_bw="16" op_1137_bw="16" op_1138_bw="16" op_1139_bw="16" op_1140_bw="16" op_1141_bw="16" op_1142_bw="16" op_1143_bw="16" op_1144_bw="16" op_1145_bw="16" op_1146_bw="16" op_1147_bw="16" op_1148_bw="16" op_1149_bw="16" op_1150_bw="16" op_1151_bw="16" op_1152_bw="16" op_1153_bw="16" op_1154_bw="16" op_1155_bw="16" op_1156_bw="16" op_1157_bw="16" op_1158_bw="16" op_1159_bw="16" op_1160_bw="16" op_1161_bw="16" op_1162_bw="16" op_1163_bw="16" op_1164_bw="16" op_1165_bw="16" op_1166_bw="16" op_1167_bw="16" op_1168_bw="16" op_1169_bw="16" op_1170_bw="16" op_1171_bw="16" op_1172_bw="16" op_1173_bw="16" op_1174_bw="16" op_1175_bw="16" op_1176_bw="16" op_1177_bw="16" op_1178_bw="16" op_1179_bw="16" op_1180_bw="16" op_1181_bw="16" op_1182_bw="16" op_1183_bw="16" op_1184_bw="16" op_1185_bw="16" op_1186_bw="16" op_1187_bw="16" op_1188_bw="16" op_1189_bw="16" op_1190_bw="16" op_1191_bw="16" op_1192_bw="16" op_1193_bw="16" op_1194_bw="16" op_1195_bw="16" op_1196_bw="16" op_1197_bw="16" op_1198_bw="16" op_1199_bw="16" op_1200_bw="16" op_1201_bw="16" op_1202_bw="16" op_1203_bw="16" op_1204_bw="16" op_1205_bw="16" op_1206_bw="16" op_1207_bw="16" op_1208_bw="16" op_1209_bw="16" op_1210_bw="16" op_1211_bw="16" op_1212_bw="16" op_1213_bw="16" op_1214_bw="16" op_1215_bw="16" op_1216_bw="16" op_1217_bw="16" op_1218_bw="16" op_1219_bw="16" op_1220_bw="16" op_1221_bw="16" op_1222_bw="16" op_1223_bw="16" op_1224_bw="16" op_1225_bw="16" op_1226_bw="16" op_1227_bw="16" op_1228_bw="16" op_1229_bw="16" op_1230_bw="16" op_1231_bw="16" op_1232_bw="16" op_1233_bw="16" op_1234_bw="16" op_1235_bw="16" op_1236_bw="16" op_1237_bw="16" op_1238_bw="16" op_1239_bw="16" op_1240_bw="16" op_1241_bw="16" op_1242_bw="16" op_1243_bw="16" op_1244_bw="16" op_1245_bw="16" op_1246_bw="16" op_1247_bw="16" op_1248_bw="16" op_1249_bw="16" op_1250_bw="16" op_1251_bw="16" op_1252_bw="16" op_1253_bw="16" op_1254_bw="16" op_1255_bw="16" op_1256_bw="16" op_1257_bw="16" op_1258_bw="16" op_1259_bw="16" op_1260_bw="16" op_1261_bw="16" op_1262_bw="16" op_1263_bw="16" op_1264_bw="16" op_1265_bw="16" op_1266_bw="16" op_1267_bw="16" op_1268_bw="16" op_1269_bw="16" op_1270_bw="16" op_1271_bw="16" op_1272_bw="16" op_1273_bw="16" op_1274_bw="16" op_1275_bw="16" op_1276_bw="16" op_1277_bw="16" op_1278_bw="16" op_1279_bw="16" op_1280_bw="16" op_1281_bw="16" op_1282_bw="16" op_1283_bw="16" op_1284_bw="16" op_1285_bw="16" op_1286_bw="16" op_1287_bw="16" op_1288_bw="16" op_1289_bw="16" op_1290_bw="16" op_1291_bw="16" op_1292_bw="16" op_1293_bw="16" op_1294_bw="16" op_1295_bw="16" op_1296_bw="16" op_1297_bw="16" op_1298_bw="16" op_1299_bw="16" op_1300_bw="16" op_1301_bw="16" op_1302_bw="16" op_1303_bw="16" op_1304_bw="16" op_1305_bw="16" op_1306_bw="16" op_1307_bw="16" op_1308_bw="16" op_1309_bw="16" op_1310_bw="16" op_1311_bw="16" op_1312_bw="16" op_1313_bw="16" op_1314_bw="16" op_1315_bw="16" op_1316_bw="16" op_1317_bw="16" op_1318_bw="16" op_1319_bw="16" op_1320_bw="16" op_1321_bw="16" op_1322_bw="16" op_1323_bw="16" op_1324_bw="16" op_1325_bw="16" op_1326_bw="16" op_1327_bw="16" op_1328_bw="16" op_1329_bw="16" op_1330_bw="16" op_1331_bw="16" op_1332_bw="16" op_1333_bw="16" op_1334_bw="16" op_1335_bw="16" op_1336_bw="16" op_1337_bw="16" op_1338_bw="16" op_1339_bw="16" op_1340_bw="16" op_1341_bw="16" op_1342_bw="16" op_1343_bw="16" op_1344_bw="16" op_1345_bw="16" op_1346_bw="16" op_1347_bw="16" op_1348_bw="16" op_1349_bw="16" op_1350_bw="16" op_1351_bw="16" op_1352_bw="16" op_1353_bw="16" op_1354_bw="16" op_1355_bw="16" op_1356_bw="16" op_1357_bw="16" op_1358_bw="16" op_1359_bw="16" op_1360_bw="16" op_1361_bw="16" op_1362_bw="16" op_1363_bw="16" op_1364_bw="16" op_1365_bw="16" op_1366_bw="16" op_1367_bw="16" op_1368_bw="16" op_1369_bw="16" op_1370_bw="16" op_1371_bw="16" op_1372_bw="16" op_1373_bw="16" op_1374_bw="16" op_1375_bw="16" op_1376_bw="16" op_1377_bw="16" op_1378_bw="16" op_1379_bw="16" op_1380_bw="16" op_1381_bw="16" op_1382_bw="16" op_1383_bw="16" op_1384_bw="16" op_1385_bw="16" op_1386_bw="16" op_1387_bw="16" op_1388_bw="16" op_1389_bw="16" op_1390_bw="16" op_1391_bw="16" op_1392_bw="16" op_1393_bw="16" op_1394_bw="16" op_1395_bw="16" op_1396_bw="16" op_1397_bw="16" op_1398_bw="16" op_1399_bw="16" op_1400_bw="16" op_1401_bw="16" op_1402_bw="16" op_1403_bw="16" op_1404_bw="16" op_1405_bw="16" op_1406_bw="16" op_1407_bw="16" op_1408_bw="16" op_1409_bw="16" op_1410_bw="16" op_1411_bw="16" op_1412_bw="16" op_1413_bw="16" op_1414_bw="16" op_1415_bw="16" op_1416_bw="16" op_1417_bw="16" op_1418_bw="16" op_1419_bw="16" op_1420_bw="16" op_1421_bw="16" op_1422_bw="16" op_1423_bw="16" op_1424_bw="16" op_1425_bw="16" op_1426_bw="16" op_1427_bw="16" op_1428_bw="16" op_1429_bw="16" op_1430_bw="16" op_1431_bw="16" op_1432_bw="16" op_1433_bw="16" op_1434_bw="16" op_1435_bw="16" op_1436_bw="16" op_1437_bw="16" op_1438_bw="16" op_1439_bw="16" op_1440_bw="16" op_1441_bw="16" op_1442_bw="16" op_1443_bw="16" op_1444_bw="16" op_1445_bw="16" op_1446_bw="16" op_1447_bw="16" op_1448_bw="16" op_1449_bw="16" op_1450_bw="16" op_1451_bw="16" op_1452_bw="16" op_1453_bw="16" op_1454_bw="16" op_1455_bw="16" op_1456_bw="16" op_1457_bw="16" op_1458_bw="16" op_1459_bw="16" op_1460_bw="16" op_1461_bw="16" op_1462_bw="16" op_1463_bw="16" op_1464_bw="16" op_1465_bw="16" op_1466_bw="16" op_1467_bw="16" op_1468_bw="16" op_1469_bw="16" op_1470_bw="16" op_1471_bw="16" op_1472_bw="16" op_1473_bw="16" op_1474_bw="16" op_1475_bw="16" op_1476_bw="16" op_1477_bw="16" op_1478_bw="16" op_1479_bw="16" op_1480_bw="16" op_1481_bw="16" op_1482_bw="16" op_1483_bw="16" op_1484_bw="16" op_1485_bw="16" op_1486_bw="16" op_1487_bw="16" op_1488_bw="16" op_1489_bw="16" op_1490_bw="16" op_1491_bw="16" op_1492_bw="16" op_1493_bw="16" op_1494_bw="16" op_1495_bw="16" op_1496_bw="16" op_1497_bw="16" op_1498_bw="16" op_1499_bw="16" op_1500_bw="16" op_1501_bw="16" op_1502_bw="16" op_1503_bw="16" op_1504_bw="16" op_1505_bw="16" op_1506_bw="16" op_1507_bw="16" op_1508_bw="16" op_1509_bw="16" op_1510_bw="16" op_1511_bw="16" op_1512_bw="16" op_1513_bw="16" op_1514_bw="16" op_1515_bw="16" op_1516_bw="16" op_1517_bw="16" op_1518_bw="16" op_1519_bw="16" op_1520_bw="16" op_1521_bw="16" op_1522_bw="16" op_1523_bw="16" op_1524_bw="16" op_1525_bw="16" op_1526_bw="16" op_1527_bw="16" op_1528_bw="16" op_1529_bw="16" op_1530_bw="16" op_1531_bw="16" op_1532_bw="16" op_1533_bw="16" op_1534_bw="16" op_1535_bw="16" op_1536_bw="16" op_1537_bw="16" op_1538_bw="16" op_1539_bw="16" op_1540_bw="16" op_1541_bw="16" op_1542_bw="16" op_1543_bw="16" op_1544_bw="16" op_1545_bw="16" op_1546_bw="16" op_1547_bw="16" op_1548_bw="16" op_1549_bw="16" op_1550_bw="16" op_1551_bw="16" op_1552_bw="16" op_1553_bw="16" op_1554_bw="16" op_1555_bw="16" op_1556_bw="16" op_1557_bw="16" op_1558_bw="16" op_1559_bw="16" op_1560_bw="16" op_1561_bw="16" op_1562_bw="16" op_1563_bw="16" op_1564_bw="16" op_1565_bw="16" op_1566_bw="16" op_1567_bw="16" op_1568_bw="16" op_1569_bw="16" op_1570_bw="16" op_1571_bw="16" op_1572_bw="16" op_1573_bw="16" op_1574_bw="16" op_1575_bw="16" op_1576_bw="16" op_1577_bw="16" op_1578_bw="16" op_1579_bw="16" op_1580_bw="16" op_1581_bw="16" op_1582_bw="16" op_1583_bw="16" op_1584_bw="16" op_1585_bw="16" op_1586_bw="16" op_1587_bw="16" op_1588_bw="16" op_1589_bw="16" op_1590_bw="16" op_1591_bw="16" op_1592_bw="16" op_1593_bw="16" op_1594_bw="16" op_1595_bw="16" op_1596_bw="16" op_1597_bw="16" op_1598_bw="16" op_1599_bw="16" op_1600_bw="16" op_1601_bw="16" op_1602_bw="16" op_1603_bw="16" op_1604_bw="16" op_1605_bw="16" op_1606_bw="16" op_1607_bw="16" op_1608_bw="16" op_1609_bw="16" op_1610_bw="16" op_1611_bw="16" op_1612_bw="16" op_1613_bw="16" op_1614_bw="16" op_1615_bw="16" op_1616_bw="16" op_1617_bw="16" op_1618_bw="16" op_1619_bw="16" op_1620_bw="16" op_1621_bw="16" op_1622_bw="16" op_1623_bw="16" op_1624_bw="16" op_1625_bw="16" op_1626_bw="16" op_1627_bw="16" op_1628_bw="16" op_1629_bw="16" op_1630_bw="16" op_1631_bw="16" op_1632_bw="16" op_1633_bw="16" op_1634_bw="16" op_1635_bw="16" op_1636_bw="16" op_1637_bw="16" op_1638_bw="16" op_1639_bw="16" op_1640_bw="16" op_1641_bw="16" op_1642_bw="16" op_1643_bw="16" op_1644_bw="16" op_1645_bw="16" op_1646_bw="16" op_1647_bw="16" op_1648_bw="16" op_1649_bw="16" op_1650_bw="16" op_1651_bw="16" op_1652_bw="16" op_1653_bw="16" op_1654_bw="16" op_1655_bw="16" op_1656_bw="16" op_1657_bw="16" op_1658_bw="16" op_1659_bw="16" op_1660_bw="16" op_1661_bw="16" op_1662_bw="16" op_1663_bw="16" op_1664_bw="16" op_1665_bw="16" op_1666_bw="16" op_1667_bw="16" op_1668_bw="16" op_1669_bw="16" op_1670_bw="16" op_1671_bw="16" op_1672_bw="16" op_1673_bw="16" op_1674_bw="16" op_1675_bw="16" op_1676_bw="16" op_1677_bw="16" op_1678_bw="16" op_1679_bw="16" op_1680_bw="16" op_1681_bw="16" op_1682_bw="16" op_1683_bw="16" op_1684_bw="16" op_1685_bw="16" op_1686_bw="16" op_1687_bw="16" op_1688_bw="16" op_1689_bw="16" op_1690_bw="16" op_1691_bw="16" op_1692_bw="16" op_1693_bw="16" op_1694_bw="16" op_1695_bw="16" op_1696_bw="16" op_1697_bw="16" op_1698_bw="16" op_1699_bw="16" op_1700_bw="16" op_1701_bw="16" op_1702_bw="16" op_1703_bw="16" op_1704_bw="16" op_1705_bw="16" op_1706_bw="16" op_1707_bw="16" op_1708_bw="16" op_1709_bw="16" op_1710_bw="16" op_1711_bw="16" op_1712_bw="16" op_1713_bw="16" op_1714_bw="16" op_1715_bw="16" op_1716_bw="16" op_1717_bw="16" op_1718_bw="16" op_1719_bw="16" op_1720_bw="16" op_1721_bw="16" op_1722_bw="16" op_1723_bw="16" op_1724_bw="16" op_1725_bw="16" op_1726_bw="16" op_1727_bw="16" op_1728_bw="16" op_1729_bw="16" op_1730_bw="16" op_1731_bw="16" op_1732_bw="16" op_1733_bw="16" op_1734_bw="16" op_1735_bw="16" op_1736_bw="16" op_1737_bw="16" op_1738_bw="16" op_1739_bw="16" op_1740_bw="16" op_1741_bw="16" op_1742_bw="16" op_1743_bw="16" op_1744_bw="16" op_1745_bw="16" op_1746_bw="16" op_1747_bw="16" op_1748_bw="16" op_1749_bw="16" op_1750_bw="16" op_1751_bw="16" op_1752_bw="16" op_1753_bw="16" op_1754_bw="16" op_1755_bw="16" op_1756_bw="16" op_1757_bw="16" op_1758_bw="16" op_1759_bw="16" op_1760_bw="16" op_1761_bw="16" op_1762_bw="16" op_1763_bw="16" op_1764_bw="16" op_1765_bw="16" op_1766_bw="16" op_1767_bw="16" op_1768_bw="16" op_1769_bw="16" op_1770_bw="16" op_1771_bw="16" op_1772_bw="16" op_1773_bw="16" op_1774_bw="16" op_1775_bw="16" op_1776_bw="16" op_1777_bw="16" op_1778_bw="16" op_1779_bw="16" op_1780_bw="16" op_1781_bw="16" op_1782_bw="16" op_1783_bw="16" op_1784_bw="16" op_1785_bw="16" op_1786_bw="16" op_1787_bw="16" op_1788_bw="16" op_1789_bw="16" op_1790_bw="16" op_1791_bw="16" op_1792_bw="16" op_1793_bw="16" op_1794_bw="16" op_1795_bw="16" op_1796_bw="16" op_1797_bw="16" op_1798_bw="16" op_1799_bw="16" op_1800_bw="16" op_1801_bw="16" op_1802_bw="16" op_1803_bw="16" op_1804_bw="16" op_1805_bw="16" op_1806_bw="16" op_1807_bw="16" op_1808_bw="16" op_1809_bw="16" op_1810_bw="16" op_1811_bw="16" op_1812_bw="16" op_1813_bw="16" op_1814_bw="16" op_1815_bw="16" op_1816_bw="16" op_1817_bw="16" op_1818_bw="16" op_1819_bw="16" op_1820_bw="16" op_1821_bw="16" op_1822_bw="16" op_1823_bw="16" op_1824_bw="16" op_1825_bw="16" op_1826_bw="16" op_1827_bw="16" op_1828_bw="16" op_1829_bw="16" op_1830_bw="16" op_1831_bw="16" op_1832_bw="16" op_1833_bw="16" op_1834_bw="16" op_1835_bw="16" op_1836_bw="16" op_1837_bw="16" op_1838_bw="16" op_1839_bw="16" op_1840_bw="16" op_1841_bw="16" op_1842_bw="16" op_1843_bw="16" op_1844_bw="16" op_1845_bw="16" op_1846_bw="16" op_1847_bw="16" op_1848_bw="16" op_1849_bw="16" op_1850_bw="16" op_1851_bw="16" op_1852_bw="16" op_1853_bw="16" op_1854_bw="16" op_1855_bw="16" op_1856_bw="16" op_1857_bw="16" op_1858_bw="16" op_1859_bw="16" op_1860_bw="16" op_1861_bw="16" op_1862_bw="16" op_1863_bw="16" op_1864_bw="16" op_1865_bw="16" op_1866_bw="16" op_1867_bw="16" op_1868_bw="16" op_1869_bw="16" op_1870_bw="16" op_1871_bw="16" op_1872_bw="16" op_1873_bw="16" op_1874_bw="16" op_1875_bw="16" op_1876_bw="16" op_1877_bw="16" op_1878_bw="16" op_1879_bw="16" op_1880_bw="16" op_1881_bw="16" op_1882_bw="16" op_1883_bw="16" op_1884_bw="16" op_1885_bw="16" op_1886_bw="16" op_1887_bw="16" op_1888_bw="16" op_1889_bw="16" op_1890_bw="16" op_1891_bw="16" op_1892_bw="16" op_1893_bw="16" op_1894_bw="16" op_1895_bw="16" op_1896_bw="16" op_1897_bw="16" op_1898_bw="16" op_1899_bw="16" op_1900_bw="16" op_1901_bw="16" op_1902_bw="16" op_1903_bw="16" op_1904_bw="16" op_1905_bw="16" op_1906_bw="16" op_1907_bw="16" op_1908_bw="16" op_1909_bw="16" op_1910_bw="16" op_1911_bw="16" op_1912_bw="16" op_1913_bw="16" op_1914_bw="16" op_1915_bw="16" op_1916_bw="16" op_1917_bw="16" op_1918_bw="16" op_1919_bw="16" op_1920_bw="16" op_1921_bw="16" op_1922_bw="16" op_1923_bw="16" op_1924_bw="16" op_1925_bw="16" op_1926_bw="16" op_1927_bw="16" op_1928_bw="16" op_1929_bw="16" op_1930_bw="16" op_1931_bw="16" op_1932_bw="16" op_1933_bw="16" op_1934_bw="16" op_1935_bw="16" op_1936_bw="16" op_1937_bw="16" op_1938_bw="16" op_1939_bw="16" op_1940_bw="16" op_1941_bw="16" op_1942_bw="16" op_1943_bw="16" op_1944_bw="16" op_1945_bw="16" op_1946_bw="16" op_1947_bw="16" op_1948_bw="16" op_1949_bw="16" op_1950_bw="16" op_1951_bw="16" op_1952_bw="16" op_1953_bw="16" op_1954_bw="16" op_1955_bw="16" op_1956_bw="16" op_1957_bw="16" op_1958_bw="16" op_1959_bw="16" op_1960_bw="16" op_1961_bw="16" op_1962_bw="16" op_1963_bw="16" op_1964_bw="16" op_1965_bw="16" op_1966_bw="16" op_1967_bw="16" op_1968_bw="16" op_1969_bw="16" op_1970_bw="16" op_1971_bw="16" op_1972_bw="16" op_1973_bw="16" op_1974_bw="16" op_1975_bw="16" op_1976_bw="16" op_1977_bw="16" op_1978_bw="16" op_1979_bw="16" op_1980_bw="16" op_1981_bw="16" op_1982_bw="16" op_1983_bw="16" op_1984_bw="16" op_1985_bw="16" op_1986_bw="16" op_1987_bw="16" op_1988_bw="16" op_1989_bw="16" op_1990_bw="16" op_1991_bw="16" op_1992_bw="16" op_1993_bw="16" op_1994_bw="16" op_1995_bw="16" op_1996_bw="16" op_1997_bw="16" op_1998_bw="16" op_1999_bw="16" op_2000_bw="16" op_2001_bw="16" op_2002_bw="16" op_2003_bw="16" op_2004_bw="16" op_2005_bw="16" op_2006_bw="16" op_2007_bw="16" op_2008_bw="16" op_2009_bw="16" op_2010_bw="16" op_2011_bw="16" op_2012_bw="16" op_2013_bw="16" op_2014_bw="16" op_2015_bw="16" op_2016_bw="16" op_2017_bw="16" op_2018_bw="16" op_2019_bw="16" op_2020_bw="16" op_2021_bw="16" op_2022_bw="16" op_2023_bw="16" op_2024_bw="16" op_2025_bw="16" op_2026_bw="16" op_2027_bw="16" op_2028_bw="16" op_2029_bw="16" op_2030_bw="16" op_2031_bw="16" op_2032_bw="16" op_2033_bw="16" op_2034_bw="16" op_2035_bw="16" op_2036_bw="16" op_2037_bw="16" op_2038_bw="16" op_2039_bw="16" op_2040_bw="16" op_2041_bw="16" op_2042_bw="16" op_2043_bw="16" op_2044_bw="16" op_2045_bw="16" op_2046_bw="16" op_2047_bw="16" op_2048_bw="16" op_2049_bw="16" op_2050_bw="16" op_2051_bw="16" op_2052_bw="16" op_2053_bw="16" op_2054_bw="16" op_2055_bw="16" op_2056_bw="16" op_2057_bw="16" op_2058_bw="16" op_2059_bw="16" op_2060_bw="16" op_2061_bw="16" op_2062_bw="16" op_2063_bw="16" op_2064_bw="16" op_2065_bw="16" op_2066_bw="16" op_2067_bw="16" op_2068_bw="16" op_2069_bw="16" op_2070_bw="16" op_2071_bw="16" op_2072_bw="16" op_2073_bw="16" op_2074_bw="16" op_2075_bw="16" op_2076_bw="16" op_2077_bw="16" op_2078_bw="16" op_2079_bw="16" op_2080_bw="16" op_2081_bw="16" op_2082_bw="16" op_2083_bw="16" op_2084_bw="16" op_2085_bw="16" op_2086_bw="16" op_2087_bw="16" op_2088_bw="16" op_2089_bw="16" op_2090_bw="16" op_2091_bw="16" op_2092_bw="16" op_2093_bw="16" op_2094_bw="16" op_2095_bw="16" op_2096_bw="16" op_2097_bw="16" op_2098_bw="16" op_2099_bw="16" op_2100_bw="16" op_2101_bw="16" op_2102_bw="16" op_2103_bw="16" op_2104_bw="16" op_2105_bw="16" op_2106_bw="16" op_2107_bw="16" op_2108_bw="16" op_2109_bw="16" op_2110_bw="16" op_2111_bw="16" op_2112_bw="16" op_2113_bw="16" op_2114_bw="16" op_2115_bw="16" op_2116_bw="16" op_2117_bw="16" op_2118_bw="16" op_2119_bw="16" op_2120_bw="16" op_2121_bw="16" op_2122_bw="16" op_2123_bw="16" op_2124_bw="16" op_2125_bw="16" op_2126_bw="16" op_2127_bw="16" op_2128_bw="16" op_2129_bw="16" op_2130_bw="16" op_2131_bw="16" op_2132_bw="16" op_2133_bw="16" op_2134_bw="16" op_2135_bw="16" op_2136_bw="16" op_2137_bw="16" op_2138_bw="16" op_2139_bw="16" op_2140_bw="16" op_2141_bw="16" op_2142_bw="16" op_2143_bw="16" op_2144_bw="16" op_2145_bw="16" op_2146_bw="16" op_2147_bw="16" op_2148_bw="16" op_2149_bw="16" op_2150_bw="16" op_2151_bw="16" op_2152_bw="16" op_2153_bw="16" op_2154_bw="16" op_2155_bw="16" op_2156_bw="16" op_2157_bw="16" op_2158_bw="16" op_2159_bw="16" op_2160_bw="16" op_2161_bw="16" op_2162_bw="16" op_2163_bw="16" op_2164_bw="16" op_2165_bw="16" op_2166_bw="16" op_2167_bw="16" op_2168_bw="16" op_2169_bw="16" op_2170_bw="16" op_2171_bw="16" op_2172_bw="16" op_2173_bw="16" op_2174_bw="16" op_2175_bw="16" op_2176_bw="16" op_2177_bw="16" op_2178_bw="16" op_2179_bw="16" op_2180_bw="16" op_2181_bw="16" op_2182_bw="16" op_2183_bw="16" op_2184_bw="16" op_2185_bw="247" op_2186_bw="0" op_2187_bw="0">
<![CDATA[
ap_fixed_base.exit91:3155  call fastcc void @"dense_large_stream<ap_fixed,ap_fixed,config16>"(i16* %layer15_out_0_V_V, i16* %layer15_out_1_V_V, i16* %layer15_out_2_V_V, i16* %layer15_out_3_V_V, i16* %layer15_out_4_V_V, i16* %layer15_out_5_V_V, i16* %layer15_out_6_V_V, i16* %layer15_out_7_V_V, i16* %layer15_out_8_V_V, i16* %layer15_out_9_V_V, i16* %layer15_out_10_V_V, i16* %layer15_out_11_V_V, i16* %layer15_out_12_V_V, i16* %layer15_out_13_V_V, i16* %layer15_out_14_V_V, i16* %layer15_out_15_V_V, i16* %layer15_out_16_V_V, i16* %layer15_out_17_V_V, i16* %layer15_out_18_V_V, i16* %layer15_out_19_V_V, i16* %layer15_out_20_V_V, i16* %layer15_out_21_V_V, i16* %layer15_out_22_V_V, i16* %layer15_out_23_V_V, i16* %layer15_out_24_V_V, i16* %layer15_out_25_V_V, i16* %layer15_out_26_V_V, i16* %layer15_out_27_V_V, i16* %layer15_out_28_V_V, i16* %layer15_out_29_V_V, i16* %layer15_out_30_V_V, i16* %layer15_out_31_V_V, i16* %layer15_out_32_V_V, i16* %layer15_out_33_V_V, i16* %layer15_out_34_V_V, i16* %layer15_out_35_V_V, i16* %layer15_out_36_V_V, i16* %layer15_out_37_V_V, i16* %layer15_out_38_V_V, i16* %layer15_out_39_V_V, i16* %layer15_out_40_V_V, i16* %layer15_out_41_V_V, i16* %layer15_out_42_V_V, i16* %layer15_out_43_V_V, i16* %layer15_out_44_V_V, i16* %layer15_out_45_V_V, i16* %layer15_out_46_V_V, i16* %layer15_out_47_V_V, i16* %layer15_out_48_V_V, i16* %layer15_out_49_V_V, i16* %layer15_out_50_V_V, i16* %layer15_out_51_V_V, i16* %layer15_out_52_V_V, i16* %layer15_out_53_V_V, i16* %layer15_out_54_V_V, i16* %layer15_out_55_V_V, i16* %layer15_out_56_V_V, i16* %layer15_out_57_V_V, i16* %layer15_out_58_V_V, i16* %layer15_out_59_V_V, i16* %layer15_out_60_V_V, i16* %layer15_out_61_V_V, i16* %layer15_out_62_V_V, i16* %layer15_out_63_V_V, i16* %layer15_out_64_V_V, i16* %layer15_out_65_V_V, i16* %layer15_out_66_V_V, i16* %layer15_out_67_V_V, i16* %layer15_out_68_V_V, i16* %layer15_out_69_V_V, i16* %layer15_out_70_V_V, i16* %layer15_out_71_V_V, i16* %layer15_out_72_V_V, i16* %layer15_out_73_V_V, i16* %layer15_out_74_V_V, i16* %layer15_out_75_V_V, i16* %layer15_out_76_V_V, i16* %layer15_out_77_V_V, i16* %layer15_out_78_V_V, i16* %layer15_out_79_V_V, i16* %layer15_out_80_V_V, i16* %layer15_out_81_V_V, i16* %layer15_out_82_V_V, i16* %layer15_out_83_V_V, i16* %layer15_out_84_V_V, i16* %layer15_out_85_V_V, i16* %layer15_out_86_V_V, i16* %layer15_out_87_V_V, i16* %layer15_out_88_V_V, i16* %layer15_out_89_V_V, i16* %layer15_out_90_V_V, i16* %layer15_out_91_V_V, i16* %layer15_out_92_V_V, i16* %layer15_out_93_V_V, i16* %layer15_out_94_V_V, i16* %layer15_out_95_V_V, i16* %layer15_out_96_V_V, i16* %layer15_out_97_V_V, i16* %layer15_out_98_V_V, i16* %layer15_out_99_V_V, i16* %layer15_out_100_V_V, i16* %layer15_out_101_V_V, i16* %layer15_out_102_V_V, i16* %layer15_out_103_V_V, i16* %layer15_out_104_V_V, i16* %layer15_out_105_V_V, i16* %layer15_out_106_V_V, i16* %layer15_out_107_V_V, i16* %layer15_out_108_V_V, i16* %layer15_out_109_V_V, i16* %layer15_out_110_V_V, i16* %layer15_out_111_V_V, i16* %layer15_out_112_V_V, i16* %layer15_out_113_V_V, i16* %layer15_out_114_V_V, i16* %layer15_out_115_V_V, i16* %layer15_out_116_V_V, i16* %layer15_out_117_V_V, i16* %layer15_out_118_V_V, i16* %layer15_out_119_V_V, i16* %layer15_out_120_V_V, i16* %layer15_out_121_V_V, i16* %layer15_out_122_V_V, i16* %layer15_out_123_V_V, i16* %layer15_out_124_V_V, i16* %layer15_out_125_V_V, i16* %layer15_out_126_V_V, i16* %layer15_out_127_V_V, i16* %layer16_out_0_V_V, i16* %layer16_out_1_V_V, i16* %layer16_out_2_V_V, i16* %layer16_out_3_V_V, i16* %layer16_out_4_V_V, i16* %layer16_out_5_V_V, i16* %layer16_out_6_V_V, i16* %layer16_out_7_V_V)

]]></Node>
<StgValue><ssdm name="call_ln127"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1087" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5843" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="16" op_387_bw="16" op_388_bw="16" op_389_bw="16" op_390_bw="16" op_391_bw="16" op_392_bw="16" op_393_bw="16" op_394_bw="16" op_395_bw="16" op_396_bw="16" op_397_bw="16" op_398_bw="16" op_399_bw="16" op_400_bw="16" op_401_bw="16" op_402_bw="16" op_403_bw="16" op_404_bw="16" op_405_bw="16" op_406_bw="16" op_407_bw="16" op_408_bw="16" op_409_bw="16" op_410_bw="16" op_411_bw="16" op_412_bw="16" op_413_bw="16" op_414_bw="16" op_415_bw="16" op_416_bw="16" op_417_bw="16" op_418_bw="16" op_419_bw="16" op_420_bw="16" op_421_bw="16" op_422_bw="16" op_423_bw="16" op_424_bw="16" op_425_bw="16" op_426_bw="16" op_427_bw="16" op_428_bw="16" op_429_bw="16" op_430_bw="16" op_431_bw="16" op_432_bw="16" op_433_bw="16" op_434_bw="16" op_435_bw="16" op_436_bw="16" op_437_bw="16" op_438_bw="16" op_439_bw="16" op_440_bw="16" op_441_bw="16" op_442_bw="16" op_443_bw="16" op_444_bw="16" op_445_bw="16" op_446_bw="16" op_447_bw="16" op_448_bw="16" op_449_bw="16" op_450_bw="16" op_451_bw="16" op_452_bw="16" op_453_bw="16" op_454_bw="16" op_455_bw="16" op_456_bw="16" op_457_bw="16" op_458_bw="16" op_459_bw="16" op_460_bw="16" op_461_bw="16" op_462_bw="16" op_463_bw="16" op_464_bw="16" op_465_bw="16" op_466_bw="16" op_467_bw="16" op_468_bw="16" op_469_bw="16" op_470_bw="16" op_471_bw="16" op_472_bw="16" op_473_bw="16" op_474_bw="16" op_475_bw="16" op_476_bw="16" op_477_bw="16" op_478_bw="16" op_479_bw="16" op_480_bw="16" op_481_bw="16" op_482_bw="16" op_483_bw="16" op_484_bw="16" op_485_bw="16" op_486_bw="16" op_487_bw="16" op_488_bw="16" op_489_bw="16" op_490_bw="16" op_491_bw="16" op_492_bw="16" op_493_bw="16" op_494_bw="16" op_495_bw="16" op_496_bw="16" op_497_bw="16" op_498_bw="16" op_499_bw="16" op_500_bw="16" op_501_bw="16" op_502_bw="16" op_503_bw="16" op_504_bw="16" op_505_bw="16" op_506_bw="16" op_507_bw="16" op_508_bw="16" op_509_bw="16" op_510_bw="16" op_511_bw="16" op_512_bw="16" op_513_bw="16" op_514_bw="16" op_515_bw="16" op_516_bw="16" op_517_bw="16" op_518_bw="16" op_519_bw="16" op_520_bw="16" op_521_bw="16" op_522_bw="16" op_523_bw="16" op_524_bw="16" op_525_bw="16" op_526_bw="16" op_527_bw="16" op_528_bw="16" op_529_bw="16" op_530_bw="16" op_531_bw="16" op_532_bw="16" op_533_bw="16" op_534_bw="16" op_535_bw="16" op_536_bw="16" op_537_bw="16" op_538_bw="16" op_539_bw="16" op_540_bw="16" op_541_bw="16" op_542_bw="16" op_543_bw="16" op_544_bw="16" op_545_bw="16" op_546_bw="16" op_547_bw="16" op_548_bw="16" op_549_bw="16" op_550_bw="16" op_551_bw="16" op_552_bw="16" op_553_bw="16" op_554_bw="16" op_555_bw="16" op_556_bw="16" op_557_bw="16" op_558_bw="16" op_559_bw="16" op_560_bw="16" op_561_bw="16" op_562_bw="16" op_563_bw="16" op_564_bw="16" op_565_bw="16" op_566_bw="16" op_567_bw="16" op_568_bw="16" op_569_bw="16" op_570_bw="16" op_571_bw="16" op_572_bw="16" op_573_bw="16" op_574_bw="16" op_575_bw="16" op_576_bw="16" op_577_bw="16" op_578_bw="16" op_579_bw="16" op_580_bw="16" op_581_bw="16" op_582_bw="16" op_583_bw="16" op_584_bw="16" op_585_bw="16" op_586_bw="16" op_587_bw="16" op_588_bw="16" op_589_bw="16" op_590_bw="16" op_591_bw="16" op_592_bw="16" op_593_bw="16" op_594_bw="16" op_595_bw="16" op_596_bw="16" op_597_bw="16" op_598_bw="16" op_599_bw="16" op_600_bw="16" op_601_bw="16" op_602_bw="16" op_603_bw="16" op_604_bw="16" op_605_bw="16" op_606_bw="16" op_607_bw="16" op_608_bw="16" op_609_bw="16" op_610_bw="16" op_611_bw="16" op_612_bw="16" op_613_bw="16" op_614_bw="16" op_615_bw="16" op_616_bw="16" op_617_bw="16" op_618_bw="16" op_619_bw="16" op_620_bw="16" op_621_bw="16" op_622_bw="16" op_623_bw="16" op_624_bw="16" op_625_bw="16" op_626_bw="16" op_627_bw="16" op_628_bw="16" op_629_bw="16" op_630_bw="16" op_631_bw="16" op_632_bw="16" op_633_bw="16" op_634_bw="16" op_635_bw="16" op_636_bw="16" op_637_bw="16" op_638_bw="16" op_639_bw="16" op_640_bw="16" op_641_bw="16" op_642_bw="16" op_643_bw="16" op_644_bw="16" op_645_bw="16" op_646_bw="16" op_647_bw="16" op_648_bw="16" op_649_bw="16" op_650_bw="16" op_651_bw="16" op_652_bw="16" op_653_bw="16" op_654_bw="16" op_655_bw="16" op_656_bw="16" op_657_bw="16" op_658_bw="16" op_659_bw="16" op_660_bw="16" op_661_bw="16" op_662_bw="16" op_663_bw="16" op_664_bw="16" op_665_bw="16" op_666_bw="16" op_667_bw="16" op_668_bw="16" op_669_bw="16" op_670_bw="16" op_671_bw="16" op_672_bw="16" op_673_bw="16" op_674_bw="16" op_675_bw="16" op_676_bw="16" op_677_bw="16" op_678_bw="16" op_679_bw="16" op_680_bw="16" op_681_bw="16" op_682_bw="16" op_683_bw="16" op_684_bw="16" op_685_bw="16" op_686_bw="16" op_687_bw="16" op_688_bw="16" op_689_bw="16" op_690_bw="16" op_691_bw="16" op_692_bw="16" op_693_bw="16" op_694_bw="16" op_695_bw="16" op_696_bw="16" op_697_bw="16" op_698_bw="16" op_699_bw="16" op_700_bw="16" op_701_bw="16" op_702_bw="16" op_703_bw="16" op_704_bw="16" op_705_bw="16" op_706_bw="16" op_707_bw="16" op_708_bw="16" op_709_bw="16" op_710_bw="16" op_711_bw="16" op_712_bw="16" op_713_bw="16" op_714_bw="16" op_715_bw="16" op_716_bw="16" op_717_bw="16" op_718_bw="16" op_719_bw="16" op_720_bw="16" op_721_bw="16" op_722_bw="16" op_723_bw="16" op_724_bw="16" op_725_bw="16" op_726_bw="16" op_727_bw="16" op_728_bw="16" op_729_bw="16" op_730_bw="16" op_731_bw="16" op_732_bw="16" op_733_bw="16" op_734_bw="16" op_735_bw="16" op_736_bw="16" op_737_bw="16" op_738_bw="16" op_739_bw="16" op_740_bw="16" op_741_bw="16" op_742_bw="16" op_743_bw="16" op_744_bw="16" op_745_bw="16" op_746_bw="16" op_747_bw="16" op_748_bw="16" op_749_bw="16" op_750_bw="16" op_751_bw="16" op_752_bw="16" op_753_bw="16" op_754_bw="16" op_755_bw="16" op_756_bw="16" op_757_bw="16" op_758_bw="16" op_759_bw="16" op_760_bw="16" op_761_bw="16" op_762_bw="16" op_763_bw="16" op_764_bw="16" op_765_bw="16" op_766_bw="16" op_767_bw="16" op_768_bw="16" op_769_bw="16" op_770_bw="16" op_771_bw="16" op_772_bw="16" op_773_bw="16" op_774_bw="16" op_775_bw="16" op_776_bw="16" op_777_bw="16" op_778_bw="16" op_779_bw="16" op_780_bw="16" op_781_bw="16" op_782_bw="16" op_783_bw="16" op_784_bw="16" op_785_bw="16" op_786_bw="16" op_787_bw="16" op_788_bw="16" op_789_bw="16" op_790_bw="16" op_791_bw="16" op_792_bw="16" op_793_bw="16" op_794_bw="16" op_795_bw="16" op_796_bw="16" op_797_bw="16" op_798_bw="16" op_799_bw="16" op_800_bw="16" op_801_bw="16" op_802_bw="16" op_803_bw="16" op_804_bw="16" op_805_bw="16" op_806_bw="16" op_807_bw="16" op_808_bw="16" op_809_bw="16" op_810_bw="16" op_811_bw="16" op_812_bw="16" op_813_bw="16" op_814_bw="16" op_815_bw="16" op_816_bw="16" op_817_bw="16" op_818_bw="16" op_819_bw="16" op_820_bw="16" op_821_bw="16" op_822_bw="16" op_823_bw="16" op_824_bw="16" op_825_bw="16" op_826_bw="16" op_827_bw="16" op_828_bw="16" op_829_bw="16" op_830_bw="16" op_831_bw="16" op_832_bw="16" op_833_bw="16" op_834_bw="16" op_835_bw="16" op_836_bw="16" op_837_bw="16" op_838_bw="16" op_839_bw="16" op_840_bw="16" op_841_bw="16" op_842_bw="16" op_843_bw="16" op_844_bw="16" op_845_bw="16" op_846_bw="16" op_847_bw="16" op_848_bw="16" op_849_bw="16" op_850_bw="16" op_851_bw="16" op_852_bw="16" op_853_bw="16" op_854_bw="16" op_855_bw="16" op_856_bw="16" op_857_bw="16" op_858_bw="16" op_859_bw="16" op_860_bw="16" op_861_bw="16" op_862_bw="16" op_863_bw="16" op_864_bw="16" op_865_bw="16" op_866_bw="16" op_867_bw="16" op_868_bw="16" op_869_bw="16" op_870_bw="16" op_871_bw="16" op_872_bw="16" op_873_bw="16" op_874_bw="16" op_875_bw="16" op_876_bw="16" op_877_bw="16" op_878_bw="16" op_879_bw="16" op_880_bw="16" op_881_bw="16" op_882_bw="16" op_883_bw="16" op_884_bw="16" op_885_bw="16" op_886_bw="16" op_887_bw="16" op_888_bw="16" op_889_bw="16" op_890_bw="16" op_891_bw="16" op_892_bw="16" op_893_bw="16" op_894_bw="16" op_895_bw="16" op_896_bw="16" op_897_bw="16" op_898_bw="16" op_899_bw="16" op_900_bw="16" op_901_bw="16" op_902_bw="16" op_903_bw="16" op_904_bw="16" op_905_bw="16" op_906_bw="16" op_907_bw="16" op_908_bw="16" op_909_bw="16" op_910_bw="16" op_911_bw="16" op_912_bw="16" op_913_bw="16" op_914_bw="16" op_915_bw="16" op_916_bw="16" op_917_bw="16" op_918_bw="16" op_919_bw="16" op_920_bw="16" op_921_bw="16" op_922_bw="16" op_923_bw="16" op_924_bw="16" op_925_bw="16" op_926_bw="16" op_927_bw="16" op_928_bw="16" op_929_bw="16" op_930_bw="16" op_931_bw="16" op_932_bw="16" op_933_bw="16" op_934_bw="16" op_935_bw="16" op_936_bw="16" op_937_bw="16" op_938_bw="16" op_939_bw="16" op_940_bw="16" op_941_bw="16" op_942_bw="16" op_943_bw="16" op_944_bw="16" op_945_bw="16" op_946_bw="16" op_947_bw="16" op_948_bw="16" op_949_bw="16" op_950_bw="16" op_951_bw="16" op_952_bw="16" op_953_bw="16" op_954_bw="16" op_955_bw="16" op_956_bw="16" op_957_bw="16" op_958_bw="16" op_959_bw="16" op_960_bw="16" op_961_bw="16" op_962_bw="16" op_963_bw="16" op_964_bw="16" op_965_bw="16" op_966_bw="16" op_967_bw="16" op_968_bw="16" op_969_bw="16" op_970_bw="16" op_971_bw="16" op_972_bw="16" op_973_bw="16" op_974_bw="16" op_975_bw="16" op_976_bw="16" op_977_bw="16" op_978_bw="16" op_979_bw="16" op_980_bw="16" op_981_bw="16" op_982_bw="16" op_983_bw="16" op_984_bw="16" op_985_bw="16" op_986_bw="16" op_987_bw="16" op_988_bw="16" op_989_bw="16" op_990_bw="16" op_991_bw="16" op_992_bw="16" op_993_bw="16" op_994_bw="16" op_995_bw="16" op_996_bw="16" op_997_bw="16" op_998_bw="16" op_999_bw="16" op_1000_bw="16" op_1001_bw="16" op_1002_bw="16" op_1003_bw="16" op_1004_bw="16" op_1005_bw="16" op_1006_bw="16" op_1007_bw="16" op_1008_bw="16" op_1009_bw="16" op_1010_bw="16" op_1011_bw="16" op_1012_bw="16" op_1013_bw="16" op_1014_bw="16" op_1015_bw="16" op_1016_bw="16" op_1017_bw="16" op_1018_bw="16" op_1019_bw="16" op_1020_bw="16" op_1021_bw="16" op_1022_bw="16" op_1023_bw="16" op_1024_bw="16" op_1025_bw="16" op_1026_bw="16" op_1027_bw="16" op_1028_bw="16" op_1029_bw="16" op_1030_bw="16" op_1031_bw="16" op_1032_bw="16" op_1033_bw="16" op_1034_bw="16" op_1035_bw="16" op_1036_bw="16" op_1037_bw="16" op_1038_bw="16" op_1039_bw="16" op_1040_bw="16" op_1041_bw="16" op_1042_bw="16" op_1043_bw="16" op_1044_bw="16" op_1045_bw="16" op_1046_bw="16" op_1047_bw="16" op_1048_bw="16" op_1049_bw="16" op_1050_bw="16" op_1051_bw="16" op_1052_bw="16" op_1053_bw="16" op_1054_bw="16" op_1055_bw="16" op_1056_bw="16" op_1057_bw="16" op_1058_bw="16" op_1059_bw="16" op_1060_bw="16" op_1061_bw="16" op_1062_bw="16" op_1063_bw="16" op_1064_bw="16" op_1065_bw="16" op_1066_bw="16" op_1067_bw="16" op_1068_bw="16" op_1069_bw="16" op_1070_bw="16" op_1071_bw="16" op_1072_bw="16" op_1073_bw="16" op_1074_bw="16" op_1075_bw="16" op_1076_bw="16" op_1077_bw="16" op_1078_bw="16" op_1079_bw="16" op_1080_bw="16" op_1081_bw="16" op_1082_bw="16" op_1083_bw="16" op_1084_bw="16" op_1085_bw="16" op_1086_bw="16" op_1087_bw="16" op_1088_bw="16" op_1089_bw="16" op_1090_bw="16" op_1091_bw="16" op_1092_bw="16" op_1093_bw="16" op_1094_bw="16" op_1095_bw="16" op_1096_bw="16" op_1097_bw="16" op_1098_bw="16" op_1099_bw="16" op_1100_bw="16" op_1101_bw="16" op_1102_bw="16" op_1103_bw="16" op_1104_bw="16" op_1105_bw="16" op_1106_bw="16" op_1107_bw="16" op_1108_bw="16" op_1109_bw="16" op_1110_bw="16" op_1111_bw="16" op_1112_bw="16" op_1113_bw="16" op_1114_bw="16" op_1115_bw="16" op_1116_bw="16" op_1117_bw="16" op_1118_bw="16" op_1119_bw="16" op_1120_bw="16" op_1121_bw="16" op_1122_bw="16" op_1123_bw="16" op_1124_bw="16" op_1125_bw="16" op_1126_bw="16" op_1127_bw="16" op_1128_bw="16" op_1129_bw="16" op_1130_bw="16" op_1131_bw="16" op_1132_bw="16" op_1133_bw="16" op_1134_bw="16" op_1135_bw="16" op_1136_bw="16" op_1137_bw="16" op_1138_bw="16" op_1139_bw="16" op_1140_bw="16" op_1141_bw="16" op_1142_bw="16" op_1143_bw="16" op_1144_bw="16" op_1145_bw="16" op_1146_bw="16" op_1147_bw="16" op_1148_bw="16" op_1149_bw="16" op_1150_bw="16" op_1151_bw="16" op_1152_bw="16" op_1153_bw="16" op_1154_bw="16" op_1155_bw="16" op_1156_bw="16" op_1157_bw="16" op_1158_bw="16" op_1159_bw="16" op_1160_bw="16" op_1161_bw="16" op_1162_bw="16" op_1163_bw="16" op_1164_bw="16" op_1165_bw="16" op_1166_bw="16" op_1167_bw="16" op_1168_bw="16" op_1169_bw="16" op_1170_bw="16" op_1171_bw="16" op_1172_bw="16" op_1173_bw="16" op_1174_bw="16" op_1175_bw="16" op_1176_bw="16" op_1177_bw="16" op_1178_bw="16" op_1179_bw="16" op_1180_bw="16" op_1181_bw="16" op_1182_bw="16" op_1183_bw="16" op_1184_bw="16" op_1185_bw="16" op_1186_bw="16" op_1187_bw="16" op_1188_bw="16" op_1189_bw="16" op_1190_bw="16" op_1191_bw="16" op_1192_bw="16" op_1193_bw="16" op_1194_bw="16" op_1195_bw="16" op_1196_bw="16" op_1197_bw="16" op_1198_bw="16" op_1199_bw="16" op_1200_bw="16" op_1201_bw="16" op_1202_bw="16" op_1203_bw="16" op_1204_bw="16" op_1205_bw="16" op_1206_bw="16" op_1207_bw="16" op_1208_bw="16" op_1209_bw="16" op_1210_bw="16" op_1211_bw="16" op_1212_bw="16" op_1213_bw="16" op_1214_bw="16" op_1215_bw="16" op_1216_bw="16" op_1217_bw="16" op_1218_bw="16" op_1219_bw="16" op_1220_bw="16" op_1221_bw="16" op_1222_bw="16" op_1223_bw="16" op_1224_bw="16" op_1225_bw="16" op_1226_bw="16" op_1227_bw="16" op_1228_bw="16" op_1229_bw="16" op_1230_bw="16" op_1231_bw="16" op_1232_bw="16" op_1233_bw="16" op_1234_bw="16" op_1235_bw="16" op_1236_bw="16" op_1237_bw="16" op_1238_bw="16" op_1239_bw="16" op_1240_bw="16" op_1241_bw="16" op_1242_bw="16" op_1243_bw="16" op_1244_bw="16" op_1245_bw="16" op_1246_bw="16" op_1247_bw="16" op_1248_bw="16" op_1249_bw="16" op_1250_bw="16" op_1251_bw="16" op_1252_bw="16" op_1253_bw="16" op_1254_bw="16" op_1255_bw="16" op_1256_bw="16" op_1257_bw="16" op_1258_bw="16" op_1259_bw="16" op_1260_bw="16" op_1261_bw="16" op_1262_bw="16" op_1263_bw="16" op_1264_bw="16" op_1265_bw="16" op_1266_bw="16" op_1267_bw="16" op_1268_bw="16" op_1269_bw="16" op_1270_bw="16" op_1271_bw="16" op_1272_bw="16" op_1273_bw="16" op_1274_bw="16" op_1275_bw="16" op_1276_bw="16" op_1277_bw="16" op_1278_bw="16" op_1279_bw="16" op_1280_bw="16" op_1281_bw="16" op_1282_bw="16" op_1283_bw="16" op_1284_bw="16" op_1285_bw="16" op_1286_bw="16" op_1287_bw="16" op_1288_bw="16" op_1289_bw="16" op_1290_bw="16" op_1291_bw="16" op_1292_bw="16" op_1293_bw="16" op_1294_bw="16" op_1295_bw="16" op_1296_bw="16" op_1297_bw="16" op_1298_bw="16" op_1299_bw="16" op_1300_bw="16" op_1301_bw="16" op_1302_bw="16" op_1303_bw="16" op_1304_bw="16" op_1305_bw="16" op_1306_bw="16" op_1307_bw="16" op_1308_bw="16" op_1309_bw="16" op_1310_bw="16" op_1311_bw="16" op_1312_bw="16" op_1313_bw="16" op_1314_bw="16" op_1315_bw="16" op_1316_bw="16" op_1317_bw="16" op_1318_bw="16" op_1319_bw="16" op_1320_bw="16" op_1321_bw="16" op_1322_bw="16" op_1323_bw="16" op_1324_bw="16" op_1325_bw="16" op_1326_bw="16" op_1327_bw="16" op_1328_bw="16" op_1329_bw="16" op_1330_bw="16" op_1331_bw="16" op_1332_bw="16" op_1333_bw="16" op_1334_bw="16" op_1335_bw="16" op_1336_bw="16" op_1337_bw="16" op_1338_bw="16" op_1339_bw="16" op_1340_bw="16" op_1341_bw="16" op_1342_bw="16" op_1343_bw="16" op_1344_bw="16" op_1345_bw="16" op_1346_bw="16" op_1347_bw="16" op_1348_bw="16" op_1349_bw="16" op_1350_bw="16" op_1351_bw="16" op_1352_bw="16" op_1353_bw="16" op_1354_bw="16" op_1355_bw="16" op_1356_bw="16" op_1357_bw="16" op_1358_bw="16" op_1359_bw="16" op_1360_bw="16" op_1361_bw="16" op_1362_bw="16" op_1363_bw="16" op_1364_bw="16" op_1365_bw="16" op_1366_bw="16" op_1367_bw="16" op_1368_bw="16" op_1369_bw="16" op_1370_bw="16" op_1371_bw="16" op_1372_bw="16" op_1373_bw="16" op_1374_bw="16" op_1375_bw="16" op_1376_bw="16" op_1377_bw="16" op_1378_bw="16" op_1379_bw="16" op_1380_bw="16" op_1381_bw="16" op_1382_bw="16" op_1383_bw="16" op_1384_bw="16" op_1385_bw="16" op_1386_bw="16" op_1387_bw="16" op_1388_bw="16" op_1389_bw="16" op_1390_bw="16" op_1391_bw="16" op_1392_bw="16" op_1393_bw="16" op_1394_bw="16" op_1395_bw="16" op_1396_bw="16" op_1397_bw="16" op_1398_bw="16" op_1399_bw="16" op_1400_bw="16" op_1401_bw="16" op_1402_bw="16" op_1403_bw="16" op_1404_bw="16" op_1405_bw="16" op_1406_bw="16" op_1407_bw="16" op_1408_bw="16" op_1409_bw="16" op_1410_bw="16" op_1411_bw="16" op_1412_bw="16" op_1413_bw="16" op_1414_bw="16" op_1415_bw="16" op_1416_bw="16" op_1417_bw="16" op_1418_bw="16" op_1419_bw="16" op_1420_bw="16" op_1421_bw="16" op_1422_bw="16" op_1423_bw="16" op_1424_bw="16" op_1425_bw="16" op_1426_bw="16" op_1427_bw="16" op_1428_bw="16" op_1429_bw="16" op_1430_bw="16" op_1431_bw="16" op_1432_bw="16" op_1433_bw="16" op_1434_bw="16" op_1435_bw="16" op_1436_bw="16" op_1437_bw="16" op_1438_bw="16" op_1439_bw="16" op_1440_bw="16" op_1441_bw="16" op_1442_bw="16" op_1443_bw="16" op_1444_bw="16" op_1445_bw="16" op_1446_bw="16" op_1447_bw="16" op_1448_bw="16" op_1449_bw="16" op_1450_bw="16" op_1451_bw="16" op_1452_bw="16" op_1453_bw="16" op_1454_bw="16" op_1455_bw="16" op_1456_bw="16" op_1457_bw="16" op_1458_bw="16" op_1459_bw="16" op_1460_bw="16" op_1461_bw="16" op_1462_bw="16" op_1463_bw="16" op_1464_bw="16" op_1465_bw="16" op_1466_bw="16" op_1467_bw="16" op_1468_bw="16" op_1469_bw="16" op_1470_bw="16" op_1471_bw="16" op_1472_bw="16" op_1473_bw="16" op_1474_bw="16" op_1475_bw="16" op_1476_bw="16" op_1477_bw="16" op_1478_bw="16" op_1479_bw="16" op_1480_bw="16" op_1481_bw="16" op_1482_bw="16" op_1483_bw="16" op_1484_bw="16" op_1485_bw="16" op_1486_bw="16" op_1487_bw="16" op_1488_bw="16" op_1489_bw="16" op_1490_bw="16" op_1491_bw="16" op_1492_bw="16" op_1493_bw="16" op_1494_bw="16" op_1495_bw="16" op_1496_bw="16" op_1497_bw="16" op_1498_bw="16" op_1499_bw="16" op_1500_bw="16" op_1501_bw="16" op_1502_bw="16" op_1503_bw="16" op_1504_bw="16" op_1505_bw="16" op_1506_bw="16" op_1507_bw="16" op_1508_bw="16" op_1509_bw="16" op_1510_bw="16" op_1511_bw="16" op_1512_bw="16" op_1513_bw="16" op_1514_bw="16" op_1515_bw="16" op_1516_bw="16" op_1517_bw="16" op_1518_bw="16" op_1519_bw="16" op_1520_bw="16" op_1521_bw="16" op_1522_bw="16" op_1523_bw="16" op_1524_bw="16" op_1525_bw="16" op_1526_bw="16" op_1527_bw="16" op_1528_bw="16" op_1529_bw="16" op_1530_bw="16" op_1531_bw="16" op_1532_bw="16" op_1533_bw="16" op_1534_bw="16" op_1535_bw="16" op_1536_bw="16" op_1537_bw="16" op_1538_bw="16" op_1539_bw="16" op_1540_bw="16" op_1541_bw="16" op_1542_bw="16" op_1543_bw="16" op_1544_bw="16" op_1545_bw="16" op_1546_bw="16" op_1547_bw="16" op_1548_bw="16" op_1549_bw="16" op_1550_bw="16" op_1551_bw="16" op_1552_bw="16" op_1553_bw="16" op_1554_bw="16" op_1555_bw="16" op_1556_bw="16" op_1557_bw="16" op_1558_bw="16" op_1559_bw="16" op_1560_bw="16" op_1561_bw="16" op_1562_bw="16" op_1563_bw="16" op_1564_bw="16" op_1565_bw="16" op_1566_bw="16" op_1567_bw="16" op_1568_bw="16" op_1569_bw="16" op_1570_bw="16" op_1571_bw="16" op_1572_bw="16" op_1573_bw="16" op_1574_bw="16" op_1575_bw="16" op_1576_bw="16" op_1577_bw="16" op_1578_bw="16" op_1579_bw="16" op_1580_bw="16" op_1581_bw="16" op_1582_bw="16" op_1583_bw="16" op_1584_bw="16" op_1585_bw="16" op_1586_bw="16" op_1587_bw="16" op_1588_bw="16" op_1589_bw="16" op_1590_bw="16" op_1591_bw="16" op_1592_bw="16" op_1593_bw="16" op_1594_bw="16" op_1595_bw="16" op_1596_bw="16" op_1597_bw="16" op_1598_bw="16" op_1599_bw="16" op_1600_bw="16" op_1601_bw="16" op_1602_bw="16" op_1603_bw="16" op_1604_bw="16" op_1605_bw="16" op_1606_bw="16" op_1607_bw="16" op_1608_bw="16" op_1609_bw="16" op_1610_bw="16" op_1611_bw="16" op_1612_bw="16" op_1613_bw="16" op_1614_bw="16" op_1615_bw="16" op_1616_bw="16" op_1617_bw="16" op_1618_bw="16" op_1619_bw="16" op_1620_bw="16" op_1621_bw="16" op_1622_bw="16" op_1623_bw="16" op_1624_bw="16" op_1625_bw="16" op_1626_bw="16" op_1627_bw="16" op_1628_bw="16" op_1629_bw="16" op_1630_bw="16" op_1631_bw="16" op_1632_bw="16" op_1633_bw="16" op_1634_bw="16" op_1635_bw="16" op_1636_bw="16" op_1637_bw="16" op_1638_bw="16" op_1639_bw="16" op_1640_bw="16" op_1641_bw="16" op_1642_bw="16" op_1643_bw="16" op_1644_bw="16" op_1645_bw="16" op_1646_bw="16" op_1647_bw="16" op_1648_bw="16" op_1649_bw="16" op_1650_bw="16" op_1651_bw="16" op_1652_bw="16" op_1653_bw="16" op_1654_bw="16" op_1655_bw="16" op_1656_bw="16" op_1657_bw="16" op_1658_bw="16" op_1659_bw="16" op_1660_bw="16" op_1661_bw="16" op_1662_bw="16" op_1663_bw="16" op_1664_bw="16" op_1665_bw="16" op_1666_bw="16" op_1667_bw="16" op_1668_bw="16" op_1669_bw="16" op_1670_bw="16" op_1671_bw="16" op_1672_bw="16" op_1673_bw="16" op_1674_bw="16" op_1675_bw="16" op_1676_bw="16" op_1677_bw="16" op_1678_bw="16" op_1679_bw="16" op_1680_bw="16" op_1681_bw="16" op_1682_bw="16" op_1683_bw="16" op_1684_bw="16" op_1685_bw="16" op_1686_bw="16" op_1687_bw="16" op_1688_bw="16" op_1689_bw="16" op_1690_bw="16" op_1691_bw="16" op_1692_bw="16" op_1693_bw="16" op_1694_bw="16" op_1695_bw="16" op_1696_bw="16" op_1697_bw="16" op_1698_bw="16" op_1699_bw="16" op_1700_bw="16" op_1701_bw="16" op_1702_bw="16" op_1703_bw="16" op_1704_bw="16" op_1705_bw="16" op_1706_bw="16" op_1707_bw="16" op_1708_bw="16" op_1709_bw="16" op_1710_bw="16" op_1711_bw="16" op_1712_bw="16" op_1713_bw="16" op_1714_bw="16" op_1715_bw="16" op_1716_bw="16" op_1717_bw="16" op_1718_bw="16" op_1719_bw="16" op_1720_bw="16" op_1721_bw="16" op_1722_bw="16" op_1723_bw="16" op_1724_bw="16" op_1725_bw="16" op_1726_bw="16" op_1727_bw="16" op_1728_bw="16" op_1729_bw="16" op_1730_bw="16" op_1731_bw="16" op_1732_bw="16" op_1733_bw="16" op_1734_bw="16" op_1735_bw="16" op_1736_bw="16" op_1737_bw="16" op_1738_bw="16" op_1739_bw="16" op_1740_bw="16" op_1741_bw="16" op_1742_bw="16" op_1743_bw="16" op_1744_bw="16" op_1745_bw="16" op_1746_bw="16" op_1747_bw="16" op_1748_bw="16" op_1749_bw="16" op_1750_bw="16" op_1751_bw="16" op_1752_bw="16" op_1753_bw="16" op_1754_bw="16" op_1755_bw="16" op_1756_bw="16" op_1757_bw="16" op_1758_bw="16" op_1759_bw="16" op_1760_bw="16" op_1761_bw="16" op_1762_bw="16" op_1763_bw="16" op_1764_bw="16" op_1765_bw="16" op_1766_bw="16" op_1767_bw="16" op_1768_bw="16" op_1769_bw="16" op_1770_bw="16" op_1771_bw="16" op_1772_bw="16" op_1773_bw="16" op_1774_bw="16" op_1775_bw="16" op_1776_bw="16" op_1777_bw="16" op_1778_bw="16" op_1779_bw="16" op_1780_bw="16" op_1781_bw="16" op_1782_bw="16" op_1783_bw="16" op_1784_bw="16" op_1785_bw="16" op_1786_bw="16" op_1787_bw="16" op_1788_bw="16" op_1789_bw="16" op_1790_bw="16" op_1791_bw="16" op_1792_bw="16" op_1793_bw="16" op_1794_bw="16" op_1795_bw="16" op_1796_bw="16" op_1797_bw="16" op_1798_bw="16" op_1799_bw="16" op_1800_bw="16" op_1801_bw="16" op_1802_bw="16" op_1803_bw="16" op_1804_bw="16" op_1805_bw="16" op_1806_bw="16" op_1807_bw="16" op_1808_bw="16" op_1809_bw="16" op_1810_bw="16" op_1811_bw="16" op_1812_bw="16" op_1813_bw="16" op_1814_bw="16" op_1815_bw="16" op_1816_bw="16" op_1817_bw="16" op_1818_bw="16" op_1819_bw="16" op_1820_bw="16" op_1821_bw="16" op_1822_bw="16" op_1823_bw="16" op_1824_bw="16" op_1825_bw="16" op_1826_bw="16" op_1827_bw="16" op_1828_bw="16" op_1829_bw="16" op_1830_bw="16" op_1831_bw="16" op_1832_bw="16" op_1833_bw="16" op_1834_bw="16" op_1835_bw="16" op_1836_bw="16" op_1837_bw="16" op_1838_bw="16" op_1839_bw="16" op_1840_bw="16" op_1841_bw="16" op_1842_bw="16" op_1843_bw="16" op_1844_bw="16" op_1845_bw="16" op_1846_bw="16" op_1847_bw="16" op_1848_bw="16" op_1849_bw="16" op_1850_bw="16" op_1851_bw="16" op_1852_bw="16" op_1853_bw="16" op_1854_bw="16" op_1855_bw="16" op_1856_bw="16" op_1857_bw="16" op_1858_bw="16" op_1859_bw="16" op_1860_bw="16" op_1861_bw="16" op_1862_bw="16" op_1863_bw="16" op_1864_bw="16" op_1865_bw="16" op_1866_bw="16" op_1867_bw="16" op_1868_bw="16" op_1869_bw="16" op_1870_bw="16" op_1871_bw="16" op_1872_bw="16" op_1873_bw="16" op_1874_bw="16" op_1875_bw="16" op_1876_bw="16" op_1877_bw="16" op_1878_bw="16" op_1879_bw="16" op_1880_bw="16" op_1881_bw="16" op_1882_bw="16" op_1883_bw="16" op_1884_bw="16" op_1885_bw="16" op_1886_bw="16" op_1887_bw="16" op_1888_bw="16" op_1889_bw="16" op_1890_bw="16" op_1891_bw="16" op_1892_bw="16" op_1893_bw="16" op_1894_bw="16" op_1895_bw="16" op_1896_bw="16" op_1897_bw="16" op_1898_bw="16" op_1899_bw="16" op_1900_bw="16" op_1901_bw="16" op_1902_bw="16" op_1903_bw="16" op_1904_bw="16" op_1905_bw="16" op_1906_bw="16" op_1907_bw="16" op_1908_bw="16" op_1909_bw="16" op_1910_bw="16" op_1911_bw="16" op_1912_bw="16" op_1913_bw="16" op_1914_bw="16" op_1915_bw="16" op_1916_bw="16" op_1917_bw="16" op_1918_bw="16" op_1919_bw="16" op_1920_bw="16" op_1921_bw="16" op_1922_bw="16" op_1923_bw="16" op_1924_bw="16" op_1925_bw="16" op_1926_bw="16" op_1927_bw="16" op_1928_bw="16" op_1929_bw="16" op_1930_bw="16" op_1931_bw="16" op_1932_bw="16" op_1933_bw="16" op_1934_bw="16" op_1935_bw="16" op_1936_bw="16" op_1937_bw="16" op_1938_bw="16" op_1939_bw="16" op_1940_bw="16" op_1941_bw="16" op_1942_bw="16" op_1943_bw="16" op_1944_bw="16" op_1945_bw="16" op_1946_bw="16" op_1947_bw="16" op_1948_bw="16" op_1949_bw="16" op_1950_bw="16" op_1951_bw="16" op_1952_bw="16" op_1953_bw="16" op_1954_bw="16" op_1955_bw="16" op_1956_bw="16" op_1957_bw="16" op_1958_bw="16" op_1959_bw="16" op_1960_bw="16" op_1961_bw="16" op_1962_bw="16" op_1963_bw="16" op_1964_bw="16" op_1965_bw="16" op_1966_bw="16" op_1967_bw="16" op_1968_bw="16" op_1969_bw="16" op_1970_bw="16" op_1971_bw="16" op_1972_bw="16" op_1973_bw="16" op_1974_bw="16" op_1975_bw="16" op_1976_bw="16" op_1977_bw="16" op_1978_bw="16" op_1979_bw="16" op_1980_bw="16" op_1981_bw="16" op_1982_bw="16" op_1983_bw="16" op_1984_bw="16" op_1985_bw="16" op_1986_bw="16" op_1987_bw="16" op_1988_bw="16" op_1989_bw="16" op_1990_bw="16" op_1991_bw="16" op_1992_bw="16" op_1993_bw="16" op_1994_bw="16" op_1995_bw="16" op_1996_bw="16" op_1997_bw="16" op_1998_bw="16" op_1999_bw="16" op_2000_bw="16" op_2001_bw="16" op_2002_bw="16" op_2003_bw="16" op_2004_bw="16" op_2005_bw="16" op_2006_bw="16" op_2007_bw="16" op_2008_bw="16" op_2009_bw="16" op_2010_bw="16" op_2011_bw="16" op_2012_bw="16" op_2013_bw="16" op_2014_bw="16" op_2015_bw="16" op_2016_bw="16" op_2017_bw="16" op_2018_bw="16" op_2019_bw="16" op_2020_bw="16" op_2021_bw="16" op_2022_bw="16" op_2023_bw="16" op_2024_bw="16" op_2025_bw="16" op_2026_bw="16" op_2027_bw="16" op_2028_bw="16" op_2029_bw="16" op_2030_bw="16" op_2031_bw="16" op_2032_bw="16" op_2033_bw="16" op_2034_bw="16" op_2035_bw="16" op_2036_bw="16" op_2037_bw="16" op_2038_bw="16" op_2039_bw="16" op_2040_bw="16" op_2041_bw="16" op_2042_bw="16" op_2043_bw="16" op_2044_bw="16" op_2045_bw="16" op_2046_bw="16" op_2047_bw="16" op_2048_bw="16" op_2049_bw="16" op_2050_bw="16" op_2051_bw="16" op_2052_bw="16" op_2053_bw="16" op_2054_bw="16" op_2055_bw="16" op_2056_bw="16" op_2057_bw="16" op_2058_bw="16" op_2059_bw="16" op_2060_bw="16" op_2061_bw="16" op_2062_bw="16" op_2063_bw="16" op_2064_bw="16" op_2065_bw="16" op_2066_bw="16" op_2067_bw="16" op_2068_bw="16" op_2069_bw="16" op_2070_bw="16" op_2071_bw="16" op_2072_bw="16" op_2073_bw="16" op_2074_bw="16" op_2075_bw="16" op_2076_bw="16" op_2077_bw="16" op_2078_bw="16" op_2079_bw="16" op_2080_bw="16" op_2081_bw="16" op_2082_bw="16" op_2083_bw="16" op_2084_bw="16" op_2085_bw="16" op_2086_bw="16" op_2087_bw="16" op_2088_bw="16" op_2089_bw="16" op_2090_bw="16" op_2091_bw="16" op_2092_bw="16" op_2093_bw="16" op_2094_bw="16" op_2095_bw="16" op_2096_bw="16" op_2097_bw="16" op_2098_bw="16" op_2099_bw="16" op_2100_bw="16" op_2101_bw="16" op_2102_bw="16" op_2103_bw="16" op_2104_bw="16" op_2105_bw="16" op_2106_bw="16" op_2107_bw="16" op_2108_bw="16" op_2109_bw="16" op_2110_bw="16" op_2111_bw="16" op_2112_bw="16" op_2113_bw="16" op_2114_bw="16" op_2115_bw="16" op_2116_bw="16" op_2117_bw="16" op_2118_bw="16" op_2119_bw="16" op_2120_bw="16" op_2121_bw="16" op_2122_bw="16" op_2123_bw="16" op_2124_bw="16" op_2125_bw="16" op_2126_bw="16" op_2127_bw="16" op_2128_bw="16" op_2129_bw="16" op_2130_bw="16" op_2131_bw="16" op_2132_bw="16" op_2133_bw="16" op_2134_bw="16" op_2135_bw="16" op_2136_bw="16" op_2137_bw="16" op_2138_bw="16" op_2139_bw="16" op_2140_bw="16" op_2141_bw="16" op_2142_bw="16" op_2143_bw="16" op_2144_bw="16" op_2145_bw="16" op_2146_bw="16" op_2147_bw="16" op_2148_bw="16" op_2149_bw="16" op_2150_bw="16" op_2151_bw="16" op_2152_bw="16" op_2153_bw="16" op_2154_bw="16" op_2155_bw="16" op_2156_bw="16" op_2157_bw="16" op_2158_bw="16" op_2159_bw="16" op_2160_bw="16" op_2161_bw="16" op_2162_bw="16" op_2163_bw="16" op_2164_bw="16" op_2165_bw="16" op_2166_bw="16" op_2167_bw="16" op_2168_bw="16" op_2169_bw="16" op_2170_bw="16" op_2171_bw="16" op_2172_bw="16" op_2173_bw="16" op_2174_bw="16" op_2175_bw="16" op_2176_bw="16" op_2177_bw="16" op_2178_bw="16" op_2179_bw="16" op_2180_bw="16" op_2181_bw="16" op_2182_bw="16" op_2183_bw="16" op_2184_bw="16" op_2185_bw="247" op_2186_bw="0" op_2187_bw="0">
<![CDATA[
ap_fixed_base.exit91:3155  call fastcc void @"dense_large_stream<ap_fixed,ap_fixed,config16>"(i16* %layer15_out_0_V_V, i16* %layer15_out_1_V_V, i16* %layer15_out_2_V_V, i16* %layer15_out_3_V_V, i16* %layer15_out_4_V_V, i16* %layer15_out_5_V_V, i16* %layer15_out_6_V_V, i16* %layer15_out_7_V_V, i16* %layer15_out_8_V_V, i16* %layer15_out_9_V_V, i16* %layer15_out_10_V_V, i16* %layer15_out_11_V_V, i16* %layer15_out_12_V_V, i16* %layer15_out_13_V_V, i16* %layer15_out_14_V_V, i16* %layer15_out_15_V_V, i16* %layer15_out_16_V_V, i16* %layer15_out_17_V_V, i16* %layer15_out_18_V_V, i16* %layer15_out_19_V_V, i16* %layer15_out_20_V_V, i16* %layer15_out_21_V_V, i16* %layer15_out_22_V_V, i16* %layer15_out_23_V_V, i16* %layer15_out_24_V_V, i16* %layer15_out_25_V_V, i16* %layer15_out_26_V_V, i16* %layer15_out_27_V_V, i16* %layer15_out_28_V_V, i16* %layer15_out_29_V_V, i16* %layer15_out_30_V_V, i16* %layer15_out_31_V_V, i16* %layer15_out_32_V_V, i16* %layer15_out_33_V_V, i16* %layer15_out_34_V_V, i16* %layer15_out_35_V_V, i16* %layer15_out_36_V_V, i16* %layer15_out_37_V_V, i16* %layer15_out_38_V_V, i16* %layer15_out_39_V_V, i16* %layer15_out_40_V_V, i16* %layer15_out_41_V_V, i16* %layer15_out_42_V_V, i16* %layer15_out_43_V_V, i16* %layer15_out_44_V_V, i16* %layer15_out_45_V_V, i16* %layer15_out_46_V_V, i16* %layer15_out_47_V_V, i16* %layer15_out_48_V_V, i16* %layer15_out_49_V_V, i16* %layer15_out_50_V_V, i16* %layer15_out_51_V_V, i16* %layer15_out_52_V_V, i16* %layer15_out_53_V_V, i16* %layer15_out_54_V_V, i16* %layer15_out_55_V_V, i16* %layer15_out_56_V_V, i16* %layer15_out_57_V_V, i16* %layer15_out_58_V_V, i16* %layer15_out_59_V_V, i16* %layer15_out_60_V_V, i16* %layer15_out_61_V_V, i16* %layer15_out_62_V_V, i16* %layer15_out_63_V_V, i16* %layer15_out_64_V_V, i16* %layer15_out_65_V_V, i16* %layer15_out_66_V_V, i16* %layer15_out_67_V_V, i16* %layer15_out_68_V_V, i16* %layer15_out_69_V_V, i16* %layer15_out_70_V_V, i16* %layer15_out_71_V_V, i16* %layer15_out_72_V_V, i16* %layer15_out_73_V_V, i16* %layer15_out_74_V_V, i16* %layer15_out_75_V_V, i16* %layer15_out_76_V_V, i16* %layer15_out_77_V_V, i16* %layer15_out_78_V_V, i16* %layer15_out_79_V_V, i16* %layer15_out_80_V_V, i16* %layer15_out_81_V_V, i16* %layer15_out_82_V_V, i16* %layer15_out_83_V_V, i16* %layer15_out_84_V_V, i16* %layer15_out_85_V_V, i16* %layer15_out_86_V_V, i16* %layer15_out_87_V_V, i16* %layer15_out_88_V_V, i16* %layer15_out_89_V_V, i16* %layer15_out_90_V_V, i16* %layer15_out_91_V_V, i16* %layer15_out_92_V_V, i16* %layer15_out_93_V_V, i16* %layer15_out_94_V_V, i16* %layer15_out_95_V_V, i16* %layer15_out_96_V_V, i16* %layer15_out_97_V_V, i16* %layer15_out_98_V_V, i16* %layer15_out_99_V_V, i16* %layer15_out_100_V_V, i16* %layer15_out_101_V_V, i16* %layer15_out_102_V_V, i16* %layer15_out_103_V_V, i16* %layer15_out_104_V_V, i16* %layer15_out_105_V_V, i16* %layer15_out_106_V_V, i16* %layer15_out_107_V_V, i16* %layer15_out_108_V_V, i16* %layer15_out_109_V_V, i16* %layer15_out_110_V_V, i16* %layer15_out_111_V_V, i16* %layer15_out_112_V_V, i16* %layer15_out_113_V_V, i16* %layer15_out_114_V_V, i16* %layer15_out_115_V_V, i16* %layer15_out_116_V_V, i16* %layer15_out_117_V_V, i16* %layer15_out_118_V_V, i16* %layer15_out_119_V_V, i16* %layer15_out_120_V_V, i16* %layer15_out_121_V_V, i16* %layer15_out_122_V_V, i16* %layer15_out_123_V_V, i16* %layer15_out_124_V_V, i16* %layer15_out_125_V_V, i16* %layer15_out_126_V_V, i16* %layer15_out_127_V_V, i16* %layer16_out_0_V_V, i16* %layer16_out_1_V_V, i16* %layer16_out_2_V_V, i16* %layer16_out_3_V_V, i16* %layer16_out_4_V_V, i16* %layer16_out_5_V_V, i16* %layer16_out_6_V_V, i16* %layer16_out_7_V_V)

]]></Node>
<StgValue><ssdm name="call_ln127"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1088" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5844" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="18" op_18_bw="15" op_19_bw="0" op_20_bw="0">
<![CDATA[
ap_fixed_base.exit91:3156  call fastcc void @"softmax_stream<ap_fixed,ap_fixed,softmax_config17>"(i16* %layer16_out_0_V_V, i16* %layer16_out_1_V_V, i16* %layer16_out_2_V_V, i16* %layer16_out_3_V_V, i16* %layer16_out_4_V_V, i16* %layer16_out_5_V_V, i16* %layer16_out_6_V_V, i16* %layer16_out_7_V_V, i16* %layer17_out_0_V_V, i16* %layer17_out_1_V_V, i16* %layer17_out_2_V_V, i16* %layer17_out_3_V_V, i16* %layer17_out_4_V_V, i16* %layer17_out_5_V_V, i16* %layer17_out_6_V_V, i16* %layer17_out_7_V_V)

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1089" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5844" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="18" op_18_bw="15" op_19_bw="0" op_20_bw="0">
<![CDATA[
ap_fixed_base.exit91:3156  call fastcc void @"softmax_stream<ap_fixed,ap_fixed,softmax_config17>"(i16* %layer16_out_0_V_V, i16* %layer16_out_1_V_V, i16* %layer16_out_2_V_V, i16* %layer16_out_3_V_V, i16* %layer16_out_4_V_V, i16* %layer16_out_5_V_V, i16* %layer16_out_6_V_V, i16* %layer16_out_7_V_V, i16* %layer17_out_0_V_V, i16* %layer17_out_1_V_V, i16* %layer17_out_2_V_V, i16* %layer17_out_3_V_V, i16* %layer17_out_4_V_V, i16* %layer17_out_5_V_V, i16* %layer17_out_6_V_V, i16* %layer17_out_7_V_V)

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1090" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
ap_fixed_base.exit91:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln42"/></StgValue>
</operation>

<operation id="1091" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit91:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer17_out_7_V_V), !map !203

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1092" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit91:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer17_out_6_V_V), !map !209

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1093" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit91:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer17_out_5_V_V), !map !215

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1094" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit91:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer17_out_4_V_V), !map !221

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1095" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit91:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer17_out_3_V_V), !map !227

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1096" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit91:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer17_out_2_V_V), !map !233

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1097" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit91:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer17_out_1_V_V), !map !239

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1098" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit91:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer17_out_0_V_V), !map !245

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1099" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit91:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_6_2_V_V), !map !251

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1100" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit91:10  call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_6_1_V_V), !map !255

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1101" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit91:11  call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_6_0_V_V), !map !259

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1102" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit91:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !263

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1103" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit91:13  call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !267

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1104" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ap_fixed_base.exit91:14  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="1105" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:16  %empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer18_out_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str316, [1 x i8]* @p_str316, i32 400, i32 400, i16* %layer18_out_0_V_V, i16* %layer18_out_0_V_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1106" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:17  call void (...)* @_ssdm_op_SpecInterface(i16* %layer18_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str317, i32 0, i32 0, [1 x i8]* @p_str318, [1 x i8]* @p_str319, [1 x i8]* @p_str320, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str321, [1 x i8]* @p_str322)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1107" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:19  %empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer18_out_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str323, [1 x i8]* @p_str323, i32 400, i32 400, i16* %layer18_out_1_V_V, i16* %layer18_out_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1108" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:20  call void (...)* @_ssdm_op_SpecInterface(i16* %layer18_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str324, i32 0, i32 0, [1 x i8]* @p_str325, [1 x i8]* @p_str326, [1 x i8]* @p_str327, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str328, [1 x i8]* @p_str329)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1109" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:22  %empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer18_out_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str330, [1 x i8]* @p_str330, i32 400, i32 400, i16* %layer18_out_2_V_V, i16* %layer18_out_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1110" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:23  call void (...)* @_ssdm_op_SpecInterface(i16* %layer18_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str331, i32 0, i32 0, [1 x i8]* @p_str332, [1 x i8]* @p_str333, [1 x i8]* @p_str334, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str335, [1 x i8]* @p_str336)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1111" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:25  %empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str337, [1 x i8]* @p_str337, i32 256, i32 256, i16* %layer4_out_0_V_V, i16* %layer4_out_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1112" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:26  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str338, i32 0, i32 0, [1 x i8]* @p_str339, [1 x i8]* @p_str340, [1 x i8]* @p_str341, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str342, [1 x i8]* @p_str343)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1113" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:28  %empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str344, [1 x i8]* @p_str344, i32 256, i32 256, i16* %layer4_out_1_V_V, i16* %layer4_out_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1114" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:29  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str345, i32 0, i32 0, [1 x i8]* @p_str346, [1 x i8]* @p_str347, [1 x i8]* @p_str348, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str349, [1 x i8]* @p_str350)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1115" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:31  %empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str351, [1 x i8]* @p_str351, i32 256, i32 256, i16* %layer4_out_2_V_V, i16* %layer4_out_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1116" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:32  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str352, i32 0, i32 0, [1 x i8]* @p_str353, [1 x i8]* @p_str354, [1 x i8]* @p_str355, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str356, [1 x i8]* @p_str357)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1117" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:34  %empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str358, [1 x i8]* @p_str358, i32 256, i32 256, i16* %layer4_out_3_V_V, i16* %layer4_out_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1118" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:35  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str359, i32 0, i32 0, [1 x i8]* @p_str360, [1 x i8]* @p_str361, [1 x i8]* @p_str362, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str363, [1 x i8]* @p_str364)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1119" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:37  %empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str365, [1 x i8]* @p_str365, i32 256, i32 256, i16* %layer4_out_4_V_V, i16* %layer4_out_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1120" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:38  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str366, i32 0, i32 0, [1 x i8]* @p_str367, [1 x i8]* @p_str368, [1 x i8]* @p_str369, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str370, [1 x i8]* @p_str371)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1121" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:40  %empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str372, [1 x i8]* @p_str372, i32 256, i32 256, i16* %layer4_out_5_V_V, i16* %layer4_out_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1122" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:41  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str373, i32 0, i32 0, [1 x i8]* @p_str374, [1 x i8]* @p_str375, [1 x i8]* @p_str376, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str377, [1 x i8]* @p_str378)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1123" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:43  %empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str379, [1 x i8]* @p_str379, i32 256, i32 256, i16* %layer4_out_6_V_V, i16* %layer4_out_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1124" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:44  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str380, i32 0, i32 0, [1 x i8]* @p_str381, [1 x i8]* @p_str382, [1 x i8]* @p_str383, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str384, [1 x i8]* @p_str385)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1125" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:46  %empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str386, [1 x i8]* @p_str386, i32 256, i32 256, i16* %layer4_out_7_V_V, i16* %layer4_out_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1126" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:47  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str387, i32 0, i32 0, [1 x i8]* @p_str388, [1 x i8]* @p_str389, [1 x i8]* @p_str390, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str391, [1 x i8]* @p_str392)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1127" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:49  %empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str393, [1 x i8]* @p_str393, i32 256, i32 256, i16* %layer4_out_8_V_V, i16* %layer4_out_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1128" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:50  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str394, i32 0, i32 0, [1 x i8]* @p_str395, [1 x i8]* @p_str396, [1 x i8]* @p_str397, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str398, [1 x i8]* @p_str399)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1129" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:52  %empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer4_out_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str400, [1 x i8]* @p_str400, i32 256, i32 256, i16* %layer4_out_9_V_V, i16* %layer4_out_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="1130" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:53  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str401, i32 0, i32 0, [1 x i8]* @p_str402, [1 x i8]* @p_str403, [1 x i8]* @p_str404, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str405, [1 x i8]* @p_str406)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1131" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:55  %empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str407, [1 x i8]* @p_str407, i32 256, i32 256, i16* %layer4_out_10_V_V, i16* %layer4_out_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="1132" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:56  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str408, i32 0, i32 0, [1 x i8]* @p_str409, [1 x i8]* @p_str410, [1 x i8]* @p_str411, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str412, [1 x i8]* @p_str413)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1133" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:58  %empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str414, [1 x i8]* @p_str414, i32 256, i32 256, i16* %layer4_out_11_V_V, i16* %layer4_out_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="1134" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:59  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str416, [1 x i8]* @p_str417, [1 x i8]* @p_str418, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str419, [1 x i8]* @p_str420)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1135" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:61  %empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str421, [1 x i8]* @p_str421, i32 256, i32 256, i16* %layer4_out_12_V_V, i16* %layer4_out_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="1136" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:62  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str422, i32 0, i32 0, [1 x i8]* @p_str423, [1 x i8]* @p_str424, [1 x i8]* @p_str425, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str426, [1 x i8]* @p_str427)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1137" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:64  %empty_86 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str428, [1 x i8]* @p_str428, i32 256, i32 256, i16* %layer4_out_13_V_V, i16* %layer4_out_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="1138" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:65  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str429, i32 0, i32 0, [1 x i8]* @p_str430, [1 x i8]* @p_str431, [1 x i8]* @p_str432, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str433, [1 x i8]* @p_str434)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1139" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:67  %empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str435, [1 x i8]* @p_str435, i32 256, i32 256, i16* %layer4_out_14_V_V, i16* %layer4_out_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="1140" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:68  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str436, i32 0, i32 0, [1 x i8]* @p_str437, [1 x i8]* @p_str438, [1 x i8]* @p_str439, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str440, [1 x i8]* @p_str441)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:70  %empty_88 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str442, [1 x i8]* @p_str442, i32 256, i32 256, i16* %layer4_out_15_V_V, i16* %layer4_out_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="1142" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:71  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str443, i32 0, i32 0, [1 x i8]* @p_str444, [1 x i8]* @p_str445, [1 x i8]* @p_str446, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str447, [1 x i8]* @p_str448)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:73  %empty_89 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str449, [1 x i8]* @p_str449, i32 256, i32 256, i16* %layer4_out_16_V_V, i16* %layer4_out_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="1144" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:74  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str450, i32 0, i32 0, [1 x i8]* @p_str451, [1 x i8]* @p_str452, [1 x i8]* @p_str453, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str454, [1 x i8]* @p_str455)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1145" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:76  %empty_90 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str456, [1 x i8]* @p_str456, i32 256, i32 256, i16* %layer4_out_17_V_V, i16* %layer4_out_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="1146" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:77  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str457, i32 0, i32 0, [1 x i8]* @p_str458, [1 x i8]* @p_str459, [1 x i8]* @p_str460, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str461, [1 x i8]* @p_str462)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1147" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:79  %empty_91 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str463, [1 x i8]* @p_str463, i32 256, i32 256, i16* %layer4_out_18_V_V, i16* %layer4_out_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="1148" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:80  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str464, i32 0, i32 0, [1 x i8]* @p_str465, [1 x i8]* @p_str466, [1 x i8]* @p_str467, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str468, [1 x i8]* @p_str469)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1149" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:82  %empty_92 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str470, [1 x i8]* @p_str470, i32 256, i32 256, i16* %layer4_out_19_V_V, i16* %layer4_out_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="1150" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:83  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str471, i32 0, i32 0, [1 x i8]* @p_str472, [1 x i8]* @p_str473, [1 x i8]* @p_str474, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str475, [1 x i8]* @p_str476)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1151" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:85  %empty_93 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str477, [1 x i8]* @p_str477, i32 256, i32 256, i16* %layer4_out_20_V_V, i16* %layer4_out_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="1152" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:86  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str478, i32 0, i32 0, [1 x i8]* @p_str479, [1 x i8]* @p_str480, [1 x i8]* @p_str481, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str482, [1 x i8]* @p_str483)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1153" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:88  %empty_94 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str484, [1 x i8]* @p_str484, i32 256, i32 256, i16* %layer4_out_21_V_V, i16* %layer4_out_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="1154" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:89  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str485, i32 0, i32 0, [1 x i8]* @p_str486, [1 x i8]* @p_str487, [1 x i8]* @p_str488, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str489, [1 x i8]* @p_str490)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1155" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:91  %empty_95 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str491, [1 x i8]* @p_str491, i32 256, i32 256, i16* %layer4_out_22_V_V, i16* %layer4_out_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="1156" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:92  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str492, i32 0, i32 0, [1 x i8]* @p_str493, [1 x i8]* @p_str494, [1 x i8]* @p_str495, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str496, [1 x i8]* @p_str497)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1157" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:94  %empty_96 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str498, [1 x i8]* @p_str498, i32 256, i32 256, i16* %layer4_out_23_V_V, i16* %layer4_out_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="1158" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:95  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str499, i32 0, i32 0, [1 x i8]* @p_str500, [1 x i8]* @p_str501, [1 x i8]* @p_str502, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str503, [1 x i8]* @p_str504)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1159" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:97  %empty_97 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str505, [1 x i8]* @p_str505, i32 256, i32 256, i16* %layer4_out_24_V_V, i16* %layer4_out_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="1160" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:98  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str506, i32 0, i32 0, [1 x i8]* @p_str507, [1 x i8]* @p_str508, [1 x i8]* @p_str509, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str510, [1 x i8]* @p_str511)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1161" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:100  %empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str512, [1 x i8]* @p_str512, i32 256, i32 256, i16* %layer4_out_25_V_V, i16* %layer4_out_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1162" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:101  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str513, i32 0, i32 0, [1 x i8]* @p_str514, [1 x i8]* @p_str515, [1 x i8]* @p_str516, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str517, [1 x i8]* @p_str518)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1163" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:103  %empty_99 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str519, [1 x i8]* @p_str519, i32 256, i32 256, i16* %layer4_out_26_V_V, i16* %layer4_out_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1164" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:104  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str520, i32 0, i32 0, [1 x i8]* @p_str521, [1 x i8]* @p_str522, [1 x i8]* @p_str523, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str524, [1 x i8]* @p_str525)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1165" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:106  %empty_100 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str526, [1 x i8]* @p_str526, i32 256, i32 256, i16* %layer4_out_27_V_V, i16* %layer4_out_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1166" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:107  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str527, i32 0, i32 0, [1 x i8]* @p_str528, [1 x i8]* @p_str529, [1 x i8]* @p_str530, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str531, [1 x i8]* @p_str532)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1167" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:109  %empty_101 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str533, [1 x i8]* @p_str533, i32 256, i32 256, i16* %layer4_out_28_V_V, i16* %layer4_out_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1168" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:110  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str534, i32 0, i32 0, [1 x i8]* @p_str535, [1 x i8]* @p_str536, [1 x i8]* @p_str537, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str538, [1 x i8]* @p_str539)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1169" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:112  %empty_102 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str540, [1 x i8]* @p_str540, i32 256, i32 256, i16* %layer4_out_29_V_V, i16* %layer4_out_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1170" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:113  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str541, i32 0, i32 0, [1 x i8]* @p_str542, [1 x i8]* @p_str543, [1 x i8]* @p_str544, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str545, [1 x i8]* @p_str546)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1171" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:115  %empty_103 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str547, [1 x i8]* @p_str547, i32 256, i32 256, i16* %layer4_out_30_V_V, i16* %layer4_out_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1172" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:116  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str548, i32 0, i32 0, [1 x i8]* @p_str549, [1 x i8]* @p_str550, [1 x i8]* @p_str551, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str552, [1 x i8]* @p_str553)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1173" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:118  %empty_104 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str554, [1 x i8]* @p_str554, i32 256, i32 256, i16* %layer4_out_31_V_V, i16* %layer4_out_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1174" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:119  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str555, i32 0, i32 0, [1 x i8]* @p_str556, [1 x i8]* @p_str557, [1 x i8]* @p_str558, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str559, [1 x i8]* @p_str560)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1175" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:121  %empty_105 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str561, [1 x i8]* @p_str561, i32 256, i32 256, i16* %layer4_out_32_V_V, i16* %layer4_out_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1176" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:122  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str562, i32 0, i32 0, [1 x i8]* @p_str563, [1 x i8]* @p_str564, [1 x i8]* @p_str565, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str566, [1 x i8]* @p_str567)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1177" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:124  %empty_106 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str568, [1 x i8]* @p_str568, i32 256, i32 256, i16* %layer4_out_33_V_V, i16* %layer4_out_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1178" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:125  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str569, i32 0, i32 0, [1 x i8]* @p_str570, [1 x i8]* @p_str571, [1 x i8]* @p_str572, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str573, [1 x i8]* @p_str574)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1179" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:127  %empty_107 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str575, [1 x i8]* @p_str575, i32 256, i32 256, i16* %layer4_out_34_V_V, i16* %layer4_out_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="1180" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:128  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str576, i32 0, i32 0, [1 x i8]* @p_str577, [1 x i8]* @p_str578, [1 x i8]* @p_str579, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str580, [1 x i8]* @p_str581)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1181" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:130  %empty_108 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str582, [1 x i8]* @p_str582, i32 256, i32 256, i16* %layer4_out_35_V_V, i16* %layer4_out_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="1182" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:131  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str583, i32 0, i32 0, [1 x i8]* @p_str584, [1 x i8]* @p_str585, [1 x i8]* @p_str586, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str587, [1 x i8]* @p_str588)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1183" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:133  %empty_109 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str589, [1 x i8]* @p_str589, i32 256, i32 256, i16* %layer4_out_36_V_V, i16* %layer4_out_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="1184" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:134  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str590, i32 0, i32 0, [1 x i8]* @p_str591, [1 x i8]* @p_str592, [1 x i8]* @p_str593, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str594, [1 x i8]* @p_str595)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1185" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:136  %empty_110 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str596, [1 x i8]* @p_str596, i32 256, i32 256, i16* %layer4_out_37_V_V, i16* %layer4_out_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="1186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:137  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str597, i32 0, i32 0, [1 x i8]* @p_str598, [1 x i8]* @p_str599, [1 x i8]* @p_str600, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str601, [1 x i8]* @p_str602)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1187" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:139  %empty_111 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str603, [1 x i8]* @p_str603, i32 256, i32 256, i16* %layer4_out_38_V_V, i16* %layer4_out_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="1188" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:140  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str604, i32 0, i32 0, [1 x i8]* @p_str605, [1 x i8]* @p_str606, [1 x i8]* @p_str607, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str608, [1 x i8]* @p_str609)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1189" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:142  %empty_112 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str610, [1 x i8]* @p_str610, i32 256, i32 256, i16* %layer4_out_39_V_V, i16* %layer4_out_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="1190" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:143  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str611, i32 0, i32 0, [1 x i8]* @p_str612, [1 x i8]* @p_str613, [1 x i8]* @p_str614, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str615, [1 x i8]* @p_str616)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1191" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:145  %empty_113 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str617, [1 x i8]* @p_str617, i32 256, i32 256, i16* %layer4_out_40_V_V, i16* %layer4_out_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="1192" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:146  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str618, i32 0, i32 0, [1 x i8]* @p_str619, [1 x i8]* @p_str620, [1 x i8]* @p_str621, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str622, [1 x i8]* @p_str623)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1193" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:148  %empty_114 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str624, [1 x i8]* @p_str624, i32 256, i32 256, i16* %layer4_out_41_V_V, i16* %layer4_out_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="1194" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:149  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str625, i32 0, i32 0, [1 x i8]* @p_str626, [1 x i8]* @p_str627, [1 x i8]* @p_str628, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str629, [1 x i8]* @p_str630)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1195" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:151  %empty_115 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str631, [1 x i8]* @p_str631, i32 256, i32 256, i16* %layer4_out_42_V_V, i16* %layer4_out_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="1196" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:152  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str632, i32 0, i32 0, [1 x i8]* @p_str633, [1 x i8]* @p_str634, [1 x i8]* @p_str635, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str636, [1 x i8]* @p_str637)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:154  %empty_116 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str638, [1 x i8]* @p_str638, i32 256, i32 256, i16* %layer4_out_43_V_V, i16* %layer4_out_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="1198" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:155  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str639, i32 0, i32 0, [1 x i8]* @p_str640, [1 x i8]* @p_str641, [1 x i8]* @p_str642, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str643, [1 x i8]* @p_str644)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1199" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:157  %empty_117 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str645, [1 x i8]* @p_str645, i32 256, i32 256, i16* %layer4_out_44_V_V, i16* %layer4_out_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="1200" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:158  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str646, i32 0, i32 0, [1 x i8]* @p_str647, [1 x i8]* @p_str648, [1 x i8]* @p_str649, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str650, [1 x i8]* @p_str651)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1201" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:160  %empty_118 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str652, [1 x i8]* @p_str652, i32 256, i32 256, i16* %layer4_out_45_V_V, i16* %layer4_out_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="1202" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:161  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str653, i32 0, i32 0, [1 x i8]* @p_str654, [1 x i8]* @p_str655, [1 x i8]* @p_str656, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str657, [1 x i8]* @p_str658)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1203" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:163  %empty_119 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str659, [1 x i8]* @p_str659, i32 256, i32 256, i16* %layer4_out_46_V_V, i16* %layer4_out_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="1204" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:164  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str660, i32 0, i32 0, [1 x i8]* @p_str661, [1 x i8]* @p_str662, [1 x i8]* @p_str663, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str664, [1 x i8]* @p_str665)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1205" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:166  %empty_120 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str666, [1 x i8]* @p_str666, i32 256, i32 256, i16* %layer4_out_47_V_V, i16* %layer4_out_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="1206" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:167  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str667, i32 0, i32 0, [1 x i8]* @p_str668, [1 x i8]* @p_str669, [1 x i8]* @p_str670, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str671, [1 x i8]* @p_str672)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1207" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:169  %empty_121 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str673, [1 x i8]* @p_str673, i32 256, i32 256, i16* %layer4_out_48_V_V, i16* %layer4_out_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="1208" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:170  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str674, i32 0, i32 0, [1 x i8]* @p_str675, [1 x i8]* @p_str676, [1 x i8]* @p_str677, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str678, [1 x i8]* @p_str679)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1209" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:172  %empty_122 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str680, [1 x i8]* @p_str680, i32 256, i32 256, i16* %layer4_out_49_V_V, i16* %layer4_out_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="1210" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:173  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str681, i32 0, i32 0, [1 x i8]* @p_str682, [1 x i8]* @p_str683, [1 x i8]* @p_str684, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str685, [1 x i8]* @p_str686)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1211" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:175  %empty_123 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str687, [1 x i8]* @p_str687, i32 256, i32 256, i16* %layer4_out_50_V_V, i16* %layer4_out_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="1212" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:176  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str688, i32 0, i32 0, [1 x i8]* @p_str689, [1 x i8]* @p_str690, [1 x i8]* @p_str691, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str692, [1 x i8]* @p_str693)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1213" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:178  %empty_124 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str694, [1 x i8]* @p_str694, i32 256, i32 256, i16* %layer4_out_51_V_V, i16* %layer4_out_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="1214" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:179  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str695, i32 0, i32 0, [1 x i8]* @p_str696, [1 x i8]* @p_str697, [1 x i8]* @p_str698, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str699, [1 x i8]* @p_str700)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1215" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:181  %empty_125 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str701, [1 x i8]* @p_str701, i32 256, i32 256, i16* %layer4_out_52_V_V, i16* %layer4_out_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="1216" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:182  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str702, i32 0, i32 0, [1 x i8]* @p_str703, [1 x i8]* @p_str704, [1 x i8]* @p_str705, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str706, [1 x i8]* @p_str707)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1217" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:184  %empty_126 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str708, [1 x i8]* @p_str708, i32 256, i32 256, i16* %layer4_out_53_V_V, i16* %layer4_out_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="1218" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:185  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str709, i32 0, i32 0, [1 x i8]* @p_str710, [1 x i8]* @p_str711, [1 x i8]* @p_str712, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str713, [1 x i8]* @p_str714)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1219" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:187  %empty_127 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str715, [1 x i8]* @p_str715, i32 256, i32 256, i16* %layer4_out_54_V_V, i16* %layer4_out_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="1220" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:188  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str716, i32 0, i32 0, [1 x i8]* @p_str717, [1 x i8]* @p_str718, [1 x i8]* @p_str719, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str720, [1 x i8]* @p_str721)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:190  %empty_128 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str722, [1 x i8]* @p_str722, i32 256, i32 256, i16* %layer4_out_55_V_V, i16* %layer4_out_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="1222" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:191  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str723, i32 0, i32 0, [1 x i8]* @p_str724, [1 x i8]* @p_str725, [1 x i8]* @p_str726, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str727, [1 x i8]* @p_str728)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:193  %empty_129 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str729, [1 x i8]* @p_str729, i32 256, i32 256, i16* %layer4_out_56_V_V, i16* %layer4_out_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="1224" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:194  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str730, i32 0, i32 0, [1 x i8]* @p_str731, [1 x i8]* @p_str732, [1 x i8]* @p_str733, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str734, [1 x i8]* @p_str735)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1225" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:196  %empty_130 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str736, [1 x i8]* @p_str736, i32 256, i32 256, i16* %layer4_out_57_V_V, i16* %layer4_out_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="1226" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:197  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str737, i32 0, i32 0, [1 x i8]* @p_str738, [1 x i8]* @p_str739, [1 x i8]* @p_str740, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str741, [1 x i8]* @p_str742)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:199  %empty_131 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str743, [1 x i8]* @p_str743, i32 256, i32 256, i16* %layer4_out_58_V_V, i16* %layer4_out_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="1228" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:200  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str744, i32 0, i32 0, [1 x i8]* @p_str745, [1 x i8]* @p_str746, [1 x i8]* @p_str747, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str748, [1 x i8]* @p_str749)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1229" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:202  %empty_132 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str750, [1 x i8]* @p_str750, i32 256, i32 256, i16* %layer4_out_59_V_V, i16* %layer4_out_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="1230" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:203  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str751, i32 0, i32 0, [1 x i8]* @p_str752, [1 x i8]* @p_str753, [1 x i8]* @p_str754, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str755, [1 x i8]* @p_str756)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1231" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:205  %empty_133 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str757, [1 x i8]* @p_str757, i32 256, i32 256, i16* %layer4_out_60_V_V, i16* %layer4_out_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="1232" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:206  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str758, i32 0, i32 0, [1 x i8]* @p_str759, [1 x i8]* @p_str760, [1 x i8]* @p_str761, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str762, [1 x i8]* @p_str763)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:208  %empty_134 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str764, [1 x i8]* @p_str764, i32 256, i32 256, i16* %layer4_out_61_V_V, i16* %layer4_out_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="1234" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:209  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str765, i32 0, i32 0, [1 x i8]* @p_str766, [1 x i8]* @p_str767, [1 x i8]* @p_str768, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str769, [1 x i8]* @p_str770)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1235" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:211  %empty_135 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str771, [1 x i8]* @p_str771, i32 256, i32 256, i16* %layer4_out_62_V_V, i16* %layer4_out_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="1236" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:212  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str772, i32 0, i32 0, [1 x i8]* @p_str773, [1 x i8]* @p_str774, [1 x i8]* @p_str775, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str776, [1 x i8]* @p_str777)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1237" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:214  %empty_136 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer4_out_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str778, [1 x i8]* @p_str778, i32 256, i32 256, i16* %layer4_out_63_V_V, i16* %layer4_out_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="1238" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:215  call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str779, i32 0, i32 0, [1 x i8]* @p_str780, [1 x i8]* @p_str781, [1 x i8]* @p_str782, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str783, [1 x i8]* @p_str784)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1239" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:217  %empty_137 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer5_out_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str785, [1 x i8]* @p_str785, i32 256, i32 256, i16* %layer5_out_0_V_V, i16* %layer5_out_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="1240" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:218  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str786, i32 0, i32 0, [1 x i8]* @p_str787, [1 x i8]* @p_str788, [1 x i8]* @p_str789, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str790, [1 x i8]* @p_str791)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1241" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:220  %empty_138 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer5_out_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str792, [1 x i8]* @p_str792, i32 256, i32 256, i16* %layer5_out_1_V_V, i16* %layer5_out_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="1242" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:221  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str793, i32 0, i32 0, [1 x i8]* @p_str794, [1 x i8]* @p_str795, [1 x i8]* @p_str796, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str797, [1 x i8]* @p_str798)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1243" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:223  %empty_139 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer5_out_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str799, [1 x i8]* @p_str799, i32 256, i32 256, i16* %layer5_out_2_V_V, i16* %layer5_out_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="1244" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:224  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str800, i32 0, i32 0, [1 x i8]* @p_str801, [1 x i8]* @p_str802, [1 x i8]* @p_str803, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str804, [1 x i8]* @p_str805)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1245" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:226  %empty_140 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer5_out_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str806, [1 x i8]* @p_str806, i32 256, i32 256, i16* %layer5_out_3_V_V, i16* %layer5_out_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="1246" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:227  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str807, i32 0, i32 0, [1 x i8]* @p_str808, [1 x i8]* @p_str809, [1 x i8]* @p_str810, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str811, [1 x i8]* @p_str812)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1247" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:229  %empty_141 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer5_out_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str813, [1 x i8]* @p_str813, i32 256, i32 256, i16* %layer5_out_4_V_V, i16* %layer5_out_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="1248" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:230  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str814, i32 0, i32 0, [1 x i8]* @p_str815, [1 x i8]* @p_str816, [1 x i8]* @p_str817, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str818, [1 x i8]* @p_str819)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:232  %empty_142 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer5_out_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str820, [1 x i8]* @p_str820, i32 256, i32 256, i16* %layer5_out_5_V_V, i16* %layer5_out_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="1250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:233  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str821, i32 0, i32 0, [1 x i8]* @p_str822, [1 x i8]* @p_str823, [1 x i8]* @p_str824, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str825, [1 x i8]* @p_str826)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:235  %empty_143 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer5_out_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str827, [1 x i8]* @p_str827, i32 256, i32 256, i16* %layer5_out_6_V_V, i16* %layer5_out_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="1252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:236  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str828, i32 0, i32 0, [1 x i8]* @p_str829, [1 x i8]* @p_str830, [1 x i8]* @p_str831, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str832, [1 x i8]* @p_str833)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1253" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:238  %empty_144 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer5_out_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str834, [1 x i8]* @p_str834, i32 256, i32 256, i16* %layer5_out_7_V_V, i16* %layer5_out_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="1254" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:239  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str835, i32 0, i32 0, [1 x i8]* @p_str836, [1 x i8]* @p_str837, [1 x i8]* @p_str838, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str839, [1 x i8]* @p_str840)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1255" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:241  %empty_145 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer5_out_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str841, [1 x i8]* @p_str841, i32 256, i32 256, i16* %layer5_out_8_V_V, i16* %layer5_out_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="1256" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:242  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str842, i32 0, i32 0, [1 x i8]* @p_str843, [1 x i8]* @p_str844, [1 x i8]* @p_str845, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str846, [1 x i8]* @p_str847)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1257" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:244  %empty_146 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer5_out_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str848, [1 x i8]* @p_str848, i32 256, i32 256, i16* %layer5_out_9_V_V, i16* %layer5_out_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="1258" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:245  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str849, i32 0, i32 0, [1 x i8]* @p_str850, [1 x i8]* @p_str851, [1 x i8]* @p_str852, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str853, [1 x i8]* @p_str854)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1259" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:247  %empty_147 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str855, [1 x i8]* @p_str855, i32 256, i32 256, i16* %layer5_out_10_V_V, i16* %layer5_out_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="1260" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:248  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str856, i32 0, i32 0, [1 x i8]* @p_str857, [1 x i8]* @p_str858, [1 x i8]* @p_str859, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str860, [1 x i8]* @p_str861)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1261" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:250  %empty_148 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str862, [1 x i8]* @p_str862, i32 256, i32 256, i16* %layer5_out_11_V_V, i16* %layer5_out_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="1262" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:251  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str863, i32 0, i32 0, [1 x i8]* @p_str864, [1 x i8]* @p_str865, [1 x i8]* @p_str866, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str867, [1 x i8]* @p_str868)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1263" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:253  %empty_149 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str869, [1 x i8]* @p_str869, i32 256, i32 256, i16* %layer5_out_12_V_V, i16* %layer5_out_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="1264" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:254  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str870, i32 0, i32 0, [1 x i8]* @p_str871, [1 x i8]* @p_str872, [1 x i8]* @p_str873, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str874, [1 x i8]* @p_str875)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1265" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:256  %empty_150 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str876, [1 x i8]* @p_str876, i32 256, i32 256, i16* %layer5_out_13_V_V, i16* %layer5_out_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="1266" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:257  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str877, i32 0, i32 0, [1 x i8]* @p_str878, [1 x i8]* @p_str879, [1 x i8]* @p_str880, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str881, [1 x i8]* @p_str882)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1267" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:259  %empty_151 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str883, [1 x i8]* @p_str883, i32 256, i32 256, i16* %layer5_out_14_V_V, i16* %layer5_out_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="1268" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:260  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str884, i32 0, i32 0, [1 x i8]* @p_str885, [1 x i8]* @p_str886, [1 x i8]* @p_str887, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str888, [1 x i8]* @p_str889)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1269" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:262  %empty_152 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str890, [1 x i8]* @p_str890, i32 256, i32 256, i16* %layer5_out_15_V_V, i16* %layer5_out_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="1270" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:263  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str891, i32 0, i32 0, [1 x i8]* @p_str892, [1 x i8]* @p_str893, [1 x i8]* @p_str894, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str895, [1 x i8]* @p_str896)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1271" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:265  %empty_153 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str897, [1 x i8]* @p_str897, i32 256, i32 256, i16* %layer5_out_16_V_V, i16* %layer5_out_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="1272" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:266  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str898, i32 0, i32 0, [1 x i8]* @p_str899, [1 x i8]* @p_str900, [1 x i8]* @p_str901, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str902, [1 x i8]* @p_str903)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1273" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:268  %empty_154 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str904, [1 x i8]* @p_str904, i32 256, i32 256, i16* %layer5_out_17_V_V, i16* %layer5_out_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="1274" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:269  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str905, i32 0, i32 0, [1 x i8]* @p_str906, [1 x i8]* @p_str907, [1 x i8]* @p_str908, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str909, [1 x i8]* @p_str910)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1275" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:271  %empty_155 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str911, [1 x i8]* @p_str911, i32 256, i32 256, i16* %layer5_out_18_V_V, i16* %layer5_out_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="1276" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:272  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str912, i32 0, i32 0, [1 x i8]* @p_str913, [1 x i8]* @p_str914, [1 x i8]* @p_str915, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str916, [1 x i8]* @p_str917)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1277" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:274  %empty_156 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str918, [1 x i8]* @p_str918, i32 256, i32 256, i16* %layer5_out_19_V_V, i16* %layer5_out_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="1278" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:275  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str919, i32 0, i32 0, [1 x i8]* @p_str920, [1 x i8]* @p_str921, [1 x i8]* @p_str922, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str923, [1 x i8]* @p_str924)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1279" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:277  %empty_157 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str925, [1 x i8]* @p_str925, i32 256, i32 256, i16* %layer5_out_20_V_V, i16* %layer5_out_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="1280" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:278  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str926, i32 0, i32 0, [1 x i8]* @p_str927, [1 x i8]* @p_str928, [1 x i8]* @p_str929, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str930, [1 x i8]* @p_str931)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1281" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:280  %empty_158 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str932, [1 x i8]* @p_str932, i32 256, i32 256, i16* %layer5_out_21_V_V, i16* %layer5_out_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="1282" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:281  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str933, i32 0, i32 0, [1 x i8]* @p_str934, [1 x i8]* @p_str935, [1 x i8]* @p_str936, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str937, [1 x i8]* @p_str938)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1283" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:283  %empty_159 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str939, [1 x i8]* @p_str939, i32 256, i32 256, i16* %layer5_out_22_V_V, i16* %layer5_out_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="1284" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:284  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str940, i32 0, i32 0, [1 x i8]* @p_str941, [1 x i8]* @p_str942, [1 x i8]* @p_str943, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str944, [1 x i8]* @p_str945)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1285" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:286  %empty_160 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str946, [1 x i8]* @p_str946, i32 256, i32 256, i16* %layer5_out_23_V_V, i16* %layer5_out_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="1286" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:287  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str947, i32 0, i32 0, [1 x i8]* @p_str948, [1 x i8]* @p_str949, [1 x i8]* @p_str950, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str951, [1 x i8]* @p_str952)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:289  %empty_161 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str953, [1 x i8]* @p_str953, i32 256, i32 256, i16* %layer5_out_24_V_V, i16* %layer5_out_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="1288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:290  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str954, i32 0, i32 0, [1 x i8]* @p_str955, [1 x i8]* @p_str956, [1 x i8]* @p_str957, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str958, [1 x i8]* @p_str959)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1289" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:292  %empty_162 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str960, [1 x i8]* @p_str960, i32 256, i32 256, i16* %layer5_out_25_V_V, i16* %layer5_out_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="1290" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:293  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str961, i32 0, i32 0, [1 x i8]* @p_str962, [1 x i8]* @p_str963, [1 x i8]* @p_str964, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str965, [1 x i8]* @p_str966)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1291" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:295  %empty_163 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str967, [1 x i8]* @p_str967, i32 256, i32 256, i16* %layer5_out_26_V_V, i16* %layer5_out_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="1292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:296  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str968, i32 0, i32 0, [1 x i8]* @p_str969, [1 x i8]* @p_str970, [1 x i8]* @p_str971, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str972, [1 x i8]* @p_str973)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:298  %empty_164 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str974, [1 x i8]* @p_str974, i32 256, i32 256, i16* %layer5_out_27_V_V, i16* %layer5_out_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="1294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:299  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str975, i32 0, i32 0, [1 x i8]* @p_str976, [1 x i8]* @p_str977, [1 x i8]* @p_str978, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str979, [1 x i8]* @p_str980)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1295" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:301  %empty_165 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str981, [1 x i8]* @p_str981, i32 256, i32 256, i16* %layer5_out_28_V_V, i16* %layer5_out_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="1296" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:302  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str982, i32 0, i32 0, [1 x i8]* @p_str983, [1 x i8]* @p_str984, [1 x i8]* @p_str985, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str986, [1 x i8]* @p_str987)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1297" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:304  %empty_166 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str988, [1 x i8]* @p_str988, i32 256, i32 256, i16* %layer5_out_29_V_V, i16* %layer5_out_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="1298" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:305  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str989, i32 0, i32 0, [1 x i8]* @p_str990, [1 x i8]* @p_str991, [1 x i8]* @p_str992, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str993, [1 x i8]* @p_str994)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1299" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:307  %empty_167 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str995, [1 x i8]* @p_str995, i32 256, i32 256, i16* %layer5_out_30_V_V, i16* %layer5_out_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="1300" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:308  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str996, i32 0, i32 0, [1 x i8]* @p_str997, [1 x i8]* @p_str998, [1 x i8]* @p_str999, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1000, [1 x i8]* @p_str1001)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1301" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:310  %empty_168 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1002, [1 x i8]* @p_str1002, i32 256, i32 256, i16* %layer5_out_31_V_V, i16* %layer5_out_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="1302" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:311  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1003, i32 0, i32 0, [1 x i8]* @p_str1004, [1 x i8]* @p_str1005, [1 x i8]* @p_str1006, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1007, [1 x i8]* @p_str1008)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1303" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:313  %empty_169 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1009, [1 x i8]* @p_str1009, i32 256, i32 256, i16* %layer5_out_32_V_V, i16* %layer5_out_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="1304" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:314  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1010, i32 0, i32 0, [1 x i8]* @p_str1011, [1 x i8]* @p_str1012, [1 x i8]* @p_str1013, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1014, [1 x i8]* @p_str1015)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1305" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:316  %empty_170 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1016, [1 x i8]* @p_str1016, i32 256, i32 256, i16* %layer5_out_33_V_V, i16* %layer5_out_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="1306" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:317  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1017, i32 0, i32 0, [1 x i8]* @p_str1018, [1 x i8]* @p_str1019, [1 x i8]* @p_str1020, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1021, [1 x i8]* @p_str1022)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1307" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:319  %empty_171 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1023, [1 x i8]* @p_str1023, i32 256, i32 256, i16* %layer5_out_34_V_V, i16* %layer5_out_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="1308" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:320  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1024, i32 0, i32 0, [1 x i8]* @p_str1025, [1 x i8]* @p_str1026, [1 x i8]* @p_str1027, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1028, [1 x i8]* @p_str1029)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1309" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:322  %empty_172 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1030, [1 x i8]* @p_str1030, i32 256, i32 256, i16* %layer5_out_35_V_V, i16* %layer5_out_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="1310" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:323  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1031, i32 0, i32 0, [1 x i8]* @p_str1032, [1 x i8]* @p_str1033, [1 x i8]* @p_str1034, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1035, [1 x i8]* @p_str1036)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1311" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:325  %empty_173 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1037, [1 x i8]* @p_str1037, i32 256, i32 256, i16* %layer5_out_36_V_V, i16* %layer5_out_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="1312" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:326  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1038, i32 0, i32 0, [1 x i8]* @p_str1039, [1 x i8]* @p_str1040, [1 x i8]* @p_str1041, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1042, [1 x i8]* @p_str1043)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1313" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:328  %empty_174 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1044, [1 x i8]* @p_str1044, i32 256, i32 256, i16* %layer5_out_37_V_V, i16* %layer5_out_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="1314" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:329  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1045, i32 0, i32 0, [1 x i8]* @p_str1046, [1 x i8]* @p_str1047, [1 x i8]* @p_str1048, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1049, [1 x i8]* @p_str1050)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1315" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:331  %empty_175 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1051, [1 x i8]* @p_str1051, i32 256, i32 256, i16* %layer5_out_38_V_V, i16* %layer5_out_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="1316" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:332  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1052, i32 0, i32 0, [1 x i8]* @p_str1053, [1 x i8]* @p_str1054, [1 x i8]* @p_str1055, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1056, [1 x i8]* @p_str1057)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1317" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:334  %empty_176 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1058, [1 x i8]* @p_str1058, i32 256, i32 256, i16* %layer5_out_39_V_V, i16* %layer5_out_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="1318" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:335  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1059, i32 0, i32 0, [1 x i8]* @p_str1060, [1 x i8]* @p_str1061, [1 x i8]* @p_str1062, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1063, [1 x i8]* @p_str1064)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:337  %empty_177 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1065, [1 x i8]* @p_str1065, i32 256, i32 256, i16* %layer5_out_40_V_V, i16* %layer5_out_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="1320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:338  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1066, i32 0, i32 0, [1 x i8]* @p_str1067, [1 x i8]* @p_str1068, [1 x i8]* @p_str1069, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1070, [1 x i8]* @p_str1071)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1321" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:340  %empty_178 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1072, [1 x i8]* @p_str1072, i32 256, i32 256, i16* %layer5_out_41_V_V, i16* %layer5_out_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="1322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:341  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1073, i32 0, i32 0, [1 x i8]* @p_str1074, [1 x i8]* @p_str1075, [1 x i8]* @p_str1076, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1077, [1 x i8]* @p_str1078)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1323" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:343  %empty_179 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1079, [1 x i8]* @p_str1079, i32 256, i32 256, i16* %layer5_out_42_V_V, i16* %layer5_out_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="1324" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:344  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1080, i32 0, i32 0, [1 x i8]* @p_str1081, [1 x i8]* @p_str1082, [1 x i8]* @p_str1083, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1084, [1 x i8]* @p_str1085)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1325" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:346  %empty_180 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1086, [1 x i8]* @p_str1086, i32 256, i32 256, i16* %layer5_out_43_V_V, i16* %layer5_out_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="1326" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:347  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1087, i32 0, i32 0, [1 x i8]* @p_str1088, [1 x i8]* @p_str1089, [1 x i8]* @p_str1090, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1091, [1 x i8]* @p_str1092)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:349  %empty_181 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1093, [1 x i8]* @p_str1093, i32 256, i32 256, i16* %layer5_out_44_V_V, i16* %layer5_out_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="1328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:350  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1094, i32 0, i32 0, [1 x i8]* @p_str1095, [1 x i8]* @p_str1096, [1 x i8]* @p_str1097, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1098, [1 x i8]* @p_str1099)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1329" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:352  %empty_182 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1100, [1 x i8]* @p_str1100, i32 256, i32 256, i16* %layer5_out_45_V_V, i16* %layer5_out_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="1330" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:353  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1101, i32 0, i32 0, [1 x i8]* @p_str1102, [1 x i8]* @p_str1103, [1 x i8]* @p_str1104, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1105, [1 x i8]* @p_str1106)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1331" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:355  %empty_183 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1107, [1 x i8]* @p_str1107, i32 256, i32 256, i16* %layer5_out_46_V_V, i16* %layer5_out_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="1332" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:356  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1108, i32 0, i32 0, [1 x i8]* @p_str1109, [1 x i8]* @p_str1110, [1 x i8]* @p_str1111, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1112, [1 x i8]* @p_str1113)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1333" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:358  %empty_184 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1114, [1 x i8]* @p_str1114, i32 256, i32 256, i16* %layer5_out_47_V_V, i16* %layer5_out_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="1334" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:359  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1115, i32 0, i32 0, [1 x i8]* @p_str1116, [1 x i8]* @p_str1117, [1 x i8]* @p_str1118, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1119, [1 x i8]* @p_str1120)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1335" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:361  %empty_185 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1121, [1 x i8]* @p_str1121, i32 256, i32 256, i16* %layer5_out_48_V_V, i16* %layer5_out_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="1336" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:362  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1122, i32 0, i32 0, [1 x i8]* @p_str1123, [1 x i8]* @p_str1124, [1 x i8]* @p_str1125, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1126, [1 x i8]* @p_str1127)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1337" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:364  %empty_186 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1128, [1 x i8]* @p_str1128, i32 256, i32 256, i16* %layer5_out_49_V_V, i16* %layer5_out_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="1338" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:365  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1129, i32 0, i32 0, [1 x i8]* @p_str1130, [1 x i8]* @p_str1131, [1 x i8]* @p_str1132, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1133, [1 x i8]* @p_str1134)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1339" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:367  %empty_187 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1135, [1 x i8]* @p_str1135, i32 256, i32 256, i16* %layer5_out_50_V_V, i16* %layer5_out_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="1340" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:368  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1136, i32 0, i32 0, [1 x i8]* @p_str1137, [1 x i8]* @p_str1138, [1 x i8]* @p_str1139, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1140, [1 x i8]* @p_str1141)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1341" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:370  %empty_188 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1142, [1 x i8]* @p_str1142, i32 256, i32 256, i16* %layer5_out_51_V_V, i16* %layer5_out_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="1342" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:371  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1143, i32 0, i32 0, [1 x i8]* @p_str1144, [1 x i8]* @p_str1145, [1 x i8]* @p_str1146, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1147, [1 x i8]* @p_str1148)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1343" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:373  %empty_189 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1149, [1 x i8]* @p_str1149, i32 256, i32 256, i16* %layer5_out_52_V_V, i16* %layer5_out_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="1344" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:374  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1150, i32 0, i32 0, [1 x i8]* @p_str1151, [1 x i8]* @p_str1152, [1 x i8]* @p_str1153, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1154, [1 x i8]* @p_str1155)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1345" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:376  %empty_190 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1156, [1 x i8]* @p_str1156, i32 256, i32 256, i16* %layer5_out_53_V_V, i16* %layer5_out_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="1346" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:377  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1157, i32 0, i32 0, [1 x i8]* @p_str1158, [1 x i8]* @p_str1159, [1 x i8]* @p_str1160, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1161, [1 x i8]* @p_str1162)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1347" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:379  %empty_191 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1163, [1 x i8]* @p_str1163, i32 256, i32 256, i16* %layer5_out_54_V_V, i16* %layer5_out_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="1348" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:380  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1164, i32 0, i32 0, [1 x i8]* @p_str1165, [1 x i8]* @p_str1166, [1 x i8]* @p_str1167, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1168, [1 x i8]* @p_str1169)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1349" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:382  %empty_192 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1170, [1 x i8]* @p_str1170, i32 256, i32 256, i16* %layer5_out_55_V_V, i16* %layer5_out_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="1350" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:383  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1171, i32 0, i32 0, [1 x i8]* @p_str1172, [1 x i8]* @p_str1173, [1 x i8]* @p_str1174, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1175, [1 x i8]* @p_str1176)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1351" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:385  %empty_193 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1177, [1 x i8]* @p_str1177, i32 256, i32 256, i16* %layer5_out_56_V_V, i16* %layer5_out_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="1352" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:386  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1178, i32 0, i32 0, [1 x i8]* @p_str1179, [1 x i8]* @p_str1180, [1 x i8]* @p_str1181, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1182, [1 x i8]* @p_str1183)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1353" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:388  %empty_194 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1184, [1 x i8]* @p_str1184, i32 256, i32 256, i16* %layer5_out_57_V_V, i16* %layer5_out_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="1354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:389  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1185, i32 0, i32 0, [1 x i8]* @p_str1186, [1 x i8]* @p_str1187, [1 x i8]* @p_str1188, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1189, [1 x i8]* @p_str1190)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1355" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:391  %empty_195 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1191, [1 x i8]* @p_str1191, i32 256, i32 256, i16* %layer5_out_58_V_V, i16* %layer5_out_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="1356" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:392  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1192, i32 0, i32 0, [1 x i8]* @p_str1193, [1 x i8]* @p_str1194, [1 x i8]* @p_str1195, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1196, [1 x i8]* @p_str1197)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1357" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:394  %empty_196 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1198, [1 x i8]* @p_str1198, i32 256, i32 256, i16* %layer5_out_59_V_V, i16* %layer5_out_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="1358" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:395  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1199, i32 0, i32 0, [1 x i8]* @p_str1200, [1 x i8]* @p_str1201, [1 x i8]* @p_str1202, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1203, [1 x i8]* @p_str1204)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:397  %empty_197 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1205, [1 x i8]* @p_str1205, i32 256, i32 256, i16* %layer5_out_60_V_V, i16* %layer5_out_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="1360" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:398  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1206, i32 0, i32 0, [1 x i8]* @p_str1207, [1 x i8]* @p_str1208, [1 x i8]* @p_str1209, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1210, [1 x i8]* @p_str1211)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1361" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:400  %empty_198 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1212, [1 x i8]* @p_str1212, i32 256, i32 256, i16* %layer5_out_61_V_V, i16* %layer5_out_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="1362" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:401  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1213, i32 0, i32 0, [1 x i8]* @p_str1214, [1 x i8]* @p_str1215, [1 x i8]* @p_str1216, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1217, [1 x i8]* @p_str1218)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1363" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:403  %empty_199 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1219, [1 x i8]* @p_str1219, i32 256, i32 256, i16* %layer5_out_62_V_V, i16* %layer5_out_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="1364" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:404  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1220, i32 0, i32 0, [1 x i8]* @p_str1221, [1 x i8]* @p_str1222, [1 x i8]* @p_str1223, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1224, [1 x i8]* @p_str1225)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1365" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:406  %empty_200 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer5_out_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1226, [1 x i8]* @p_str1226, i32 256, i32 256, i16* %layer5_out_63_V_V, i16* %layer5_out_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="1366" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:407  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1227, i32 0, i32 0, [1 x i8]* @p_str1228, [1 x i8]* @p_str1229, [1 x i8]* @p_str1230, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1231, [1 x i8]* @p_str1232)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1367" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:409  %empty_201 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer6_out_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1233, [1 x i8]* @p_str1233, i32 64, i32 64, i16* %layer6_out_0_V_V, i16* %layer6_out_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="1368" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:410  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1234, i32 0, i32 0, [1 x i8]* @p_str1235, [1 x i8]* @p_str1236, [1 x i8]* @p_str1237, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1238, [1 x i8]* @p_str1239)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1369" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:412  %empty_202 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer6_out_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1240, [1 x i8]* @p_str1240, i32 64, i32 64, i16* %layer6_out_1_V_V, i16* %layer6_out_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="1370" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:413  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1241, i32 0, i32 0, [1 x i8]* @p_str1242, [1 x i8]* @p_str1243, [1 x i8]* @p_str1244, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1245, [1 x i8]* @p_str1246)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1371" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:415  %empty_203 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer6_out_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1247, [1 x i8]* @p_str1247, i32 64, i32 64, i16* %layer6_out_2_V_V, i16* %layer6_out_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="1372" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:416  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1248, i32 0, i32 0, [1 x i8]* @p_str1249, [1 x i8]* @p_str1250, [1 x i8]* @p_str1251, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1252, [1 x i8]* @p_str1253)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1373" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:418  %empty_204 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer6_out_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1254, [1 x i8]* @p_str1254, i32 64, i32 64, i16* %layer6_out_3_V_V, i16* %layer6_out_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="1374" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:419  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1255, i32 0, i32 0, [1 x i8]* @p_str1256, [1 x i8]* @p_str1257, [1 x i8]* @p_str1258, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1259, [1 x i8]* @p_str1260)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1375" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:421  %empty_205 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer6_out_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1261, [1 x i8]* @p_str1261, i32 64, i32 64, i16* %layer6_out_4_V_V, i16* %layer6_out_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="1376" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:422  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1262, i32 0, i32 0, [1 x i8]* @p_str1263, [1 x i8]* @p_str1264, [1 x i8]* @p_str1265, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1266, [1 x i8]* @p_str1267)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1377" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:424  %empty_206 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer6_out_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1268, [1 x i8]* @p_str1268, i32 64, i32 64, i16* %layer6_out_5_V_V, i16* %layer6_out_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="1378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:425  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1269, i32 0, i32 0, [1 x i8]* @p_str1270, [1 x i8]* @p_str1271, [1 x i8]* @p_str1272, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1273, [1 x i8]* @p_str1274)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1379" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:427  %empty_207 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer6_out_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1275, [1 x i8]* @p_str1275, i32 64, i32 64, i16* %layer6_out_6_V_V, i16* %layer6_out_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="1380" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:428  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1276, i32 0, i32 0, [1 x i8]* @p_str1277, [1 x i8]* @p_str1278, [1 x i8]* @p_str1279, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1280, [1 x i8]* @p_str1281)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1381" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:430  %empty_208 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer6_out_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1282, [1 x i8]* @p_str1282, i32 64, i32 64, i16* %layer6_out_7_V_V, i16* %layer6_out_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="1382" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:431  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1283, i32 0, i32 0, [1 x i8]* @p_str1284, [1 x i8]* @p_str1285, [1 x i8]* @p_str1286, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1287, [1 x i8]* @p_str1288)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1383" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:433  %empty_209 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer6_out_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1289, [1 x i8]* @p_str1289, i32 64, i32 64, i16* %layer6_out_8_V_V, i16* %layer6_out_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="1384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:434  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1290, i32 0, i32 0, [1 x i8]* @p_str1291, [1 x i8]* @p_str1292, [1 x i8]* @p_str1293, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1294, [1 x i8]* @p_str1295)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1385" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:436  %empty_210 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer6_out_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1296, [1 x i8]* @p_str1296, i32 64, i32 64, i16* %layer6_out_9_V_V, i16* %layer6_out_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="1386" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:437  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1297, i32 0, i32 0, [1 x i8]* @p_str1298, [1 x i8]* @p_str1299, [1 x i8]* @p_str1300, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1301, [1 x i8]* @p_str1302)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1387" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:439  %empty_211 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1303, [1 x i8]* @p_str1303, i32 64, i32 64, i16* %layer6_out_10_V_V, i16* %layer6_out_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="1388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:440  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1304, i32 0, i32 0, [1 x i8]* @p_str1305, [1 x i8]* @p_str1306, [1 x i8]* @p_str1307, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1308, [1 x i8]* @p_str1309)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:442  %empty_212 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1310, [1 x i8]* @p_str1310, i32 64, i32 64, i16* %layer6_out_11_V_V, i16* %layer6_out_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="1390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:443  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1311, i32 0, i32 0, [1 x i8]* @p_str1312, [1 x i8]* @p_str1313, [1 x i8]* @p_str1314, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1315, [1 x i8]* @p_str1316)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:445  %empty_213 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1317, [1 x i8]* @p_str1317, i32 64, i32 64, i16* %layer6_out_12_V_V, i16* %layer6_out_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="1392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:446  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1318, i32 0, i32 0, [1 x i8]* @p_str1319, [1 x i8]* @p_str1320, [1 x i8]* @p_str1321, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1322, [1 x i8]* @p_str1323)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:448  %empty_214 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1324, [1 x i8]* @p_str1324, i32 64, i32 64, i16* %layer6_out_13_V_V, i16* %layer6_out_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="1394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:449  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1325, i32 0, i32 0, [1 x i8]* @p_str1326, [1 x i8]* @p_str1327, [1 x i8]* @p_str1328, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1329, [1 x i8]* @p_str1330)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:451  %empty_215 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1331, [1 x i8]* @p_str1331, i32 64, i32 64, i16* %layer6_out_14_V_V, i16* %layer6_out_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="1396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:452  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1332, i32 0, i32 0, [1 x i8]* @p_str1333, [1 x i8]* @p_str1334, [1 x i8]* @p_str1335, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1336, [1 x i8]* @p_str1337)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:454  %empty_216 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1338, [1 x i8]* @p_str1338, i32 64, i32 64, i16* %layer6_out_15_V_V, i16* %layer6_out_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="1398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:455  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1339, i32 0, i32 0, [1 x i8]* @p_str1340, [1 x i8]* @p_str1341, [1 x i8]* @p_str1342, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1343, [1 x i8]* @p_str1344)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1399" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:457  %empty_217 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1345, [1 x i8]* @p_str1345, i32 64, i32 64, i16* %layer6_out_16_V_V, i16* %layer6_out_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="1400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:458  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1346, i32 0, i32 0, [1 x i8]* @p_str1347, [1 x i8]* @p_str1348, [1 x i8]* @p_str1349, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1350, [1 x i8]* @p_str1351)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1401" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:460  %empty_218 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1352, [1 x i8]* @p_str1352, i32 64, i32 64, i16* %layer6_out_17_V_V, i16* %layer6_out_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="1402" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:461  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1353, i32 0, i32 0, [1 x i8]* @p_str1354, [1 x i8]* @p_str1355, [1 x i8]* @p_str1356, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1357, [1 x i8]* @p_str1358)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:463  %empty_219 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1359, [1 x i8]* @p_str1359, i32 64, i32 64, i16* %layer6_out_18_V_V, i16* %layer6_out_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="1404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:464  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1360, i32 0, i32 0, [1 x i8]* @p_str1361, [1 x i8]* @p_str1362, [1 x i8]* @p_str1363, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1364, [1 x i8]* @p_str1365)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:466  %empty_220 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1366, [1 x i8]* @p_str1366, i32 64, i32 64, i16* %layer6_out_19_V_V, i16* %layer6_out_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="1406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:467  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1367, i32 0, i32 0, [1 x i8]* @p_str1368, [1 x i8]* @p_str1369, [1 x i8]* @p_str1370, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1371, [1 x i8]* @p_str1372)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1407" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:469  %empty_221 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1373, [1 x i8]* @p_str1373, i32 64, i32 64, i16* %layer6_out_20_V_V, i16* %layer6_out_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="1408" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:470  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1374, i32 0, i32 0, [1 x i8]* @p_str1375, [1 x i8]* @p_str1376, [1 x i8]* @p_str1377, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1378, [1 x i8]* @p_str1379)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:472  %empty_222 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1380, [1 x i8]* @p_str1380, i32 64, i32 64, i16* %layer6_out_21_V_V, i16* %layer6_out_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="1410" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:473  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1381, i32 0, i32 0, [1 x i8]* @p_str1382, [1 x i8]* @p_str1383, [1 x i8]* @p_str1384, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1385, [1 x i8]* @p_str1386)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:475  %empty_223 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1387, [1 x i8]* @p_str1387, i32 64, i32 64, i16* %layer6_out_22_V_V, i16* %layer6_out_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="1412" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:476  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1388, i32 0, i32 0, [1 x i8]* @p_str1389, [1 x i8]* @p_str1390, [1 x i8]* @p_str1391, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1392, [1 x i8]* @p_str1393)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1413" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:478  %empty_224 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1394, [1 x i8]* @p_str1394, i32 64, i32 64, i16* %layer6_out_23_V_V, i16* %layer6_out_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="1414" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:479  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1395, i32 0, i32 0, [1 x i8]* @p_str1396, [1 x i8]* @p_str1397, [1 x i8]* @p_str1398, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1399, [1 x i8]* @p_str1400)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1415" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:481  %empty_225 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1401, [1 x i8]* @p_str1401, i32 64, i32 64, i16* %layer6_out_24_V_V, i16* %layer6_out_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="1416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:482  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1402, i32 0, i32 0, [1 x i8]* @p_str1403, [1 x i8]* @p_str1404, [1 x i8]* @p_str1405, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1406, [1 x i8]* @p_str1407)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1417" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:484  %empty_226 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1408, [1 x i8]* @p_str1408, i32 64, i32 64, i16* %layer6_out_25_V_V, i16* %layer6_out_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="1418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:485  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1409, i32 0, i32 0, [1 x i8]* @p_str1410, [1 x i8]* @p_str1411, [1 x i8]* @p_str1412, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1413, [1 x i8]* @p_str1414)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1419" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:487  %empty_227 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1415, [1 x i8]* @p_str1415, i32 64, i32 64, i16* %layer6_out_26_V_V, i16* %layer6_out_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="1420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:488  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1416, i32 0, i32 0, [1 x i8]* @p_str1417, [1 x i8]* @p_str1418, [1 x i8]* @p_str1419, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1420, [1 x i8]* @p_str1421)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1421" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:490  %empty_228 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1422, [1 x i8]* @p_str1422, i32 64, i32 64, i16* %layer6_out_27_V_V, i16* %layer6_out_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="1422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:491  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1423, i32 0, i32 0, [1 x i8]* @p_str1424, [1 x i8]* @p_str1425, [1 x i8]* @p_str1426, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1427, [1 x i8]* @p_str1428)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1423" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:493  %empty_229 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1429, [1 x i8]* @p_str1429, i32 64, i32 64, i16* %layer6_out_28_V_V, i16* %layer6_out_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="1424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:494  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 0, [1 x i8]* @p_str1431, [1 x i8]* @p_str1432, [1 x i8]* @p_str1433, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1434, [1 x i8]* @p_str1435)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1425" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:496  %empty_230 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1436, [1 x i8]* @p_str1436, i32 64, i32 64, i16* %layer6_out_29_V_V, i16* %layer6_out_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="1426" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:497  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1437, i32 0, i32 0, [1 x i8]* @p_str1438, [1 x i8]* @p_str1439, [1 x i8]* @p_str1440, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1441, [1 x i8]* @p_str1442)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1427" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:499  %empty_231 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1443, [1 x i8]* @p_str1443, i32 64, i32 64, i16* %layer6_out_30_V_V, i16* %layer6_out_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="1428" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:500  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1444, i32 0, i32 0, [1 x i8]* @p_str1445, [1 x i8]* @p_str1446, [1 x i8]* @p_str1447, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1448, [1 x i8]* @p_str1449)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1429" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:502  %empty_232 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1450, [1 x i8]* @p_str1450, i32 64, i32 64, i16* %layer6_out_31_V_V, i16* %layer6_out_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="1430" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:503  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1451, i32 0, i32 0, [1 x i8]* @p_str1452, [1 x i8]* @p_str1453, [1 x i8]* @p_str1454, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1455, [1 x i8]* @p_str1456)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1431" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:505  %empty_233 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1457, [1 x i8]* @p_str1457, i32 64, i32 64, i16* %layer6_out_32_V_V, i16* %layer6_out_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="1432" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:506  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1458, i32 0, i32 0, [1 x i8]* @p_str1459, [1 x i8]* @p_str1460, [1 x i8]* @p_str1461, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1462, [1 x i8]* @p_str1463)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1433" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:508  %empty_234 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1464, [1 x i8]* @p_str1464, i32 64, i32 64, i16* %layer6_out_33_V_V, i16* %layer6_out_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="1434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:509  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1465, i32 0, i32 0, [1 x i8]* @p_str1466, [1 x i8]* @p_str1467, [1 x i8]* @p_str1468, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1469, [1 x i8]* @p_str1470)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1435" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:511  %empty_235 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1471, [1 x i8]* @p_str1471, i32 64, i32 64, i16* %layer6_out_34_V_V, i16* %layer6_out_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="1436" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:512  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1472, i32 0, i32 0, [1 x i8]* @p_str1473, [1 x i8]* @p_str1474, [1 x i8]* @p_str1475, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1476, [1 x i8]* @p_str1477)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1437" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:514  %empty_236 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1478, [1 x i8]* @p_str1478, i32 64, i32 64, i16* %layer6_out_35_V_V, i16* %layer6_out_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="1438" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:515  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1479, i32 0, i32 0, [1 x i8]* @p_str1480, [1 x i8]* @p_str1481, [1 x i8]* @p_str1482, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1483, [1 x i8]* @p_str1484)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1439" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:517  %empty_237 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1485, [1 x i8]* @p_str1485, i32 64, i32 64, i16* %layer6_out_36_V_V, i16* %layer6_out_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="1440" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:518  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1486, i32 0, i32 0, [1 x i8]* @p_str1487, [1 x i8]* @p_str1488, [1 x i8]* @p_str1489, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1490, [1 x i8]* @p_str1491)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1441" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:520  %empty_238 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1492, [1 x i8]* @p_str1492, i32 64, i32 64, i16* %layer6_out_37_V_V, i16* %layer6_out_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="1442" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:521  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1493, i32 0, i32 0, [1 x i8]* @p_str1494, [1 x i8]* @p_str1495, [1 x i8]* @p_str1496, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1497, [1 x i8]* @p_str1498)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1443" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:523  %empty_239 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1499, [1 x i8]* @p_str1499, i32 64, i32 64, i16* %layer6_out_38_V_V, i16* %layer6_out_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="1444" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:524  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1500, i32 0, i32 0, [1 x i8]* @p_str1501, [1 x i8]* @p_str1502, [1 x i8]* @p_str1503, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1504, [1 x i8]* @p_str1505)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1445" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:526  %empty_240 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1506, [1 x i8]* @p_str1506, i32 64, i32 64, i16* %layer6_out_39_V_V, i16* %layer6_out_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="1446" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:527  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1507, i32 0, i32 0, [1 x i8]* @p_str1508, [1 x i8]* @p_str1509, [1 x i8]* @p_str1510, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1511, [1 x i8]* @p_str1512)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1447" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:529  %empty_241 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1513, [1 x i8]* @p_str1513, i32 64, i32 64, i16* %layer6_out_40_V_V, i16* %layer6_out_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="1448" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:530  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1514, i32 0, i32 0, [1 x i8]* @p_str1515, [1 x i8]* @p_str1516, [1 x i8]* @p_str1517, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1518, [1 x i8]* @p_str1519)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1449" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:532  %empty_242 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1520, [1 x i8]* @p_str1520, i32 64, i32 64, i16* %layer6_out_41_V_V, i16* %layer6_out_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="1450" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:533  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1521, i32 0, i32 0, [1 x i8]* @p_str1522, [1 x i8]* @p_str1523, [1 x i8]* @p_str1524, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1525, [1 x i8]* @p_str1526)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1451" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:535  %empty_243 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1527, [1 x i8]* @p_str1527, i32 64, i32 64, i16* %layer6_out_42_V_V, i16* %layer6_out_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="1452" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:536  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1528, i32 0, i32 0, [1 x i8]* @p_str1529, [1 x i8]* @p_str1530, [1 x i8]* @p_str1531, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1532, [1 x i8]* @p_str1533)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1453" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:538  %empty_244 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1534, [1 x i8]* @p_str1534, i32 64, i32 64, i16* %layer6_out_43_V_V, i16* %layer6_out_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="1454" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:539  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1535, i32 0, i32 0, [1 x i8]* @p_str1536, [1 x i8]* @p_str1537, [1 x i8]* @p_str1538, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1539, [1 x i8]* @p_str1540)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1455" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:541  %empty_245 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1541, [1 x i8]* @p_str1541, i32 64, i32 64, i16* %layer6_out_44_V_V, i16* %layer6_out_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="1456" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:542  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1542, i32 0, i32 0, [1 x i8]* @p_str1543, [1 x i8]* @p_str1544, [1 x i8]* @p_str1545, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1546, [1 x i8]* @p_str1547)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1457" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:544  %empty_246 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1548, [1 x i8]* @p_str1548, i32 64, i32 64, i16* %layer6_out_45_V_V, i16* %layer6_out_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="1458" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:545  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1549, i32 0, i32 0, [1 x i8]* @p_str1550, [1 x i8]* @p_str1551, [1 x i8]* @p_str1552, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1553, [1 x i8]* @p_str1554)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1459" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:547  %empty_247 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1555, [1 x i8]* @p_str1555, i32 64, i32 64, i16* %layer6_out_46_V_V, i16* %layer6_out_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="1460" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:548  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1556, i32 0, i32 0, [1 x i8]* @p_str1557, [1 x i8]* @p_str1558, [1 x i8]* @p_str1559, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1560, [1 x i8]* @p_str1561)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1461" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:550  %empty_248 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1562, [1 x i8]* @p_str1562, i32 64, i32 64, i16* %layer6_out_47_V_V, i16* %layer6_out_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="1462" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:551  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1563, i32 0, i32 0, [1 x i8]* @p_str1564, [1 x i8]* @p_str1565, [1 x i8]* @p_str1566, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1567, [1 x i8]* @p_str1568)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1463" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:553  %empty_249 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1569, [1 x i8]* @p_str1569, i32 64, i32 64, i16* %layer6_out_48_V_V, i16* %layer6_out_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="1464" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:554  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1570, i32 0, i32 0, [1 x i8]* @p_str1571, [1 x i8]* @p_str1572, [1 x i8]* @p_str1573, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1574, [1 x i8]* @p_str1575)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1465" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:556  %empty_250 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1576, [1 x i8]* @p_str1576, i32 64, i32 64, i16* %layer6_out_49_V_V, i16* %layer6_out_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="1466" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:557  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1577, i32 0, i32 0, [1 x i8]* @p_str1578, [1 x i8]* @p_str1579, [1 x i8]* @p_str1580, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1581, [1 x i8]* @p_str1582)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1467" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:559  %empty_251 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1583, [1 x i8]* @p_str1583, i32 64, i32 64, i16* %layer6_out_50_V_V, i16* %layer6_out_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="1468" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:560  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1584, i32 0, i32 0, [1 x i8]* @p_str1585, [1 x i8]* @p_str1586, [1 x i8]* @p_str1587, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1588, [1 x i8]* @p_str1589)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1469" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:562  %empty_252 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1590, [1 x i8]* @p_str1590, i32 64, i32 64, i16* %layer6_out_51_V_V, i16* %layer6_out_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="1470" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:563  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1591, i32 0, i32 0, [1 x i8]* @p_str1592, [1 x i8]* @p_str1593, [1 x i8]* @p_str1594, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1595, [1 x i8]* @p_str1596)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1471" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:565  %empty_253 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1597, [1 x i8]* @p_str1597, i32 64, i32 64, i16* %layer6_out_52_V_V, i16* %layer6_out_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="1472" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:566  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1598, i32 0, i32 0, [1 x i8]* @p_str1599, [1 x i8]* @p_str1600, [1 x i8]* @p_str1601, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1602, [1 x i8]* @p_str1603)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1473" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:568  %empty_254 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1604, [1 x i8]* @p_str1604, i32 64, i32 64, i16* %layer6_out_53_V_V, i16* %layer6_out_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="1474" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:569  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1605, i32 0, i32 0, [1 x i8]* @p_str1606, [1 x i8]* @p_str1607, [1 x i8]* @p_str1608, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1609, [1 x i8]* @p_str1610)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1475" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:571  %empty_255 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1611, [1 x i8]* @p_str1611, i32 64, i32 64, i16* %layer6_out_54_V_V, i16* %layer6_out_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="1476" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:572  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1612, i32 0, i32 0, [1 x i8]* @p_str1613, [1 x i8]* @p_str1614, [1 x i8]* @p_str1615, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1616, [1 x i8]* @p_str1617)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1477" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:574  %empty_256 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1618, [1 x i8]* @p_str1618, i32 64, i32 64, i16* %layer6_out_55_V_V, i16* %layer6_out_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="1478" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:575  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1619, i32 0, i32 0, [1 x i8]* @p_str1620, [1 x i8]* @p_str1621, [1 x i8]* @p_str1622, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1623, [1 x i8]* @p_str1624)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1479" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:577  %empty_257 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1625, [1 x i8]* @p_str1625, i32 64, i32 64, i16* %layer6_out_56_V_V, i16* %layer6_out_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="1480" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:578  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1626, i32 0, i32 0, [1 x i8]* @p_str1627, [1 x i8]* @p_str1628, [1 x i8]* @p_str1629, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1630, [1 x i8]* @p_str1631)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1481" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:580  %empty_258 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1632, [1 x i8]* @p_str1632, i32 64, i32 64, i16* %layer6_out_57_V_V, i16* %layer6_out_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="1482" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:581  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1633, i32 0, i32 0, [1 x i8]* @p_str1634, [1 x i8]* @p_str1635, [1 x i8]* @p_str1636, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1637, [1 x i8]* @p_str1638)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1483" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:583  %empty_259 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1639, [1 x i8]* @p_str1639, i32 64, i32 64, i16* %layer6_out_58_V_V, i16* %layer6_out_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="1484" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:584  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1640, i32 0, i32 0, [1 x i8]* @p_str1641, [1 x i8]* @p_str1642, [1 x i8]* @p_str1643, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1644, [1 x i8]* @p_str1645)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1485" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:586  %empty_260 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1646, [1 x i8]* @p_str1646, i32 64, i32 64, i16* %layer6_out_59_V_V, i16* %layer6_out_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="1486" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:587  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1647, i32 0, i32 0, [1 x i8]* @p_str1648, [1 x i8]* @p_str1649, [1 x i8]* @p_str1650, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1651, [1 x i8]* @p_str1652)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1487" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:589  %empty_261 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1653, [1 x i8]* @p_str1653, i32 64, i32 64, i16* %layer6_out_60_V_V, i16* %layer6_out_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="1488" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:590  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1654, i32 0, i32 0, [1 x i8]* @p_str1655, [1 x i8]* @p_str1656, [1 x i8]* @p_str1657, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1658, [1 x i8]* @p_str1659)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1489" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:592  %empty_262 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1660, [1 x i8]* @p_str1660, i32 64, i32 64, i16* %layer6_out_61_V_V, i16* %layer6_out_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="1490" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:593  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1661, i32 0, i32 0, [1 x i8]* @p_str1662, [1 x i8]* @p_str1663, [1 x i8]* @p_str1664, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1665, [1 x i8]* @p_str1666)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1491" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:595  %empty_263 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1667, [1 x i8]* @p_str1667, i32 64, i32 64, i16* %layer6_out_62_V_V, i16* %layer6_out_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="1492" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:596  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1668, i32 0, i32 0, [1 x i8]* @p_str1669, [1 x i8]* @p_str1670, [1 x i8]* @p_str1671, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1672, [1 x i8]* @p_str1673)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1493" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:598  %empty_264 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer6_out_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1674, [1 x i8]* @p_str1674, i32 64, i32 64, i16* %layer6_out_63_V_V, i16* %layer6_out_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="1494" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:599  call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1675, i32 0, i32 0, [1 x i8]* @p_str1676, [1 x i8]* @p_str1677, [1 x i8]* @p_str1678, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1679, [1 x i8]* @p_str1680)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1495" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:601  %empty_265 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer19_out_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1681, [1 x i8]* @p_str1681, i32 100, i32 100, i16* %layer19_out_0_V_V, i16* %layer19_out_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="1496" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:602  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1682, i32 0, i32 0, [1 x i8]* @p_str1683, [1 x i8]* @p_str1684, [1 x i8]* @p_str1685, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1686, [1 x i8]* @p_str1687)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1497" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:604  %empty_266 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer19_out_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1688, [1 x i8]* @p_str1688, i32 100, i32 100, i16* %layer19_out_1_V_V, i16* %layer19_out_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="1498" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:605  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1689, i32 0, i32 0, [1 x i8]* @p_str1690, [1 x i8]* @p_str1691, [1 x i8]* @p_str1692, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1693, [1 x i8]* @p_str1694)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1499" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:607  %empty_267 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer19_out_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1695, [1 x i8]* @p_str1695, i32 100, i32 100, i16* %layer19_out_2_V_V, i16* %layer19_out_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="1500" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:608  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1696, i32 0, i32 0, [1 x i8]* @p_str1697, [1 x i8]* @p_str1698, [1 x i8]* @p_str1699, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1700, [1 x i8]* @p_str1701)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1501" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:610  %empty_268 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer19_out_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1702, [1 x i8]* @p_str1702, i32 100, i32 100, i16* %layer19_out_3_V_V, i16* %layer19_out_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="1502" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:611  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1703, i32 0, i32 0, [1 x i8]* @p_str1704, [1 x i8]* @p_str1705, [1 x i8]* @p_str1706, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1707, [1 x i8]* @p_str1708)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1503" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:613  %empty_269 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer19_out_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1709, [1 x i8]* @p_str1709, i32 100, i32 100, i16* %layer19_out_4_V_V, i16* %layer19_out_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="1504" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:614  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1710, i32 0, i32 0, [1 x i8]* @p_str1711, [1 x i8]* @p_str1712, [1 x i8]* @p_str1713, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1714, [1 x i8]* @p_str1715)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1505" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:616  %empty_270 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer19_out_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1716, [1 x i8]* @p_str1716, i32 100, i32 100, i16* %layer19_out_5_V_V, i16* %layer19_out_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="1506" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:617  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1717, i32 0, i32 0, [1 x i8]* @p_str1718, [1 x i8]* @p_str1719, [1 x i8]* @p_str1720, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1721, [1 x i8]* @p_str1722)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1507" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:619  %empty_271 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer19_out_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1723, [1 x i8]* @p_str1723, i32 100, i32 100, i16* %layer19_out_6_V_V, i16* %layer19_out_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="1508" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:620  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1724, i32 0, i32 0, [1 x i8]* @p_str1725, [1 x i8]* @p_str1726, [1 x i8]* @p_str1727, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1728, [1 x i8]* @p_str1729)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1509" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:622  %empty_272 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer19_out_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1730, [1 x i8]* @p_str1730, i32 100, i32 100, i16* %layer19_out_7_V_V, i16* %layer19_out_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="1510" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:623  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1731, i32 0, i32 0, [1 x i8]* @p_str1732, [1 x i8]* @p_str1733, [1 x i8]* @p_str1734, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1735, [1 x i8]* @p_str1736)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1511" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:625  %empty_273 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer19_out_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1737, [1 x i8]* @p_str1737, i32 100, i32 100, i16* %layer19_out_8_V_V, i16* %layer19_out_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="1512" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:626  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1738, i32 0, i32 0, [1 x i8]* @p_str1739, [1 x i8]* @p_str1740, [1 x i8]* @p_str1741, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1742, [1 x i8]* @p_str1743)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1513" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:628  %empty_274 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer19_out_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1744, [1 x i8]* @p_str1744, i32 100, i32 100, i16* %layer19_out_9_V_V, i16* %layer19_out_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="1514" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:629  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1745, i32 0, i32 0, [1 x i8]* @p_str1746, [1 x i8]* @p_str1747, [1 x i8]* @p_str1748, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1749, [1 x i8]* @p_str1750)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1515" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:631  %empty_275 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1751, [1 x i8]* @p_str1751, i32 100, i32 100, i16* %layer19_out_10_V_V, i16* %layer19_out_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="1516" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:632  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1752, i32 0, i32 0, [1 x i8]* @p_str1753, [1 x i8]* @p_str1754, [1 x i8]* @p_str1755, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1756, [1 x i8]* @p_str1757)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1517" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:634  %empty_276 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1758, [1 x i8]* @p_str1758, i32 100, i32 100, i16* %layer19_out_11_V_V, i16* %layer19_out_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="1518" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:635  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1759, i32 0, i32 0, [1 x i8]* @p_str1760, [1 x i8]* @p_str1761, [1 x i8]* @p_str1762, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1763, [1 x i8]* @p_str1764)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1519" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:637  %empty_277 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1765, [1 x i8]* @p_str1765, i32 100, i32 100, i16* %layer19_out_12_V_V, i16* %layer19_out_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="1520" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:638  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1766, i32 0, i32 0, [1 x i8]* @p_str1767, [1 x i8]* @p_str1768, [1 x i8]* @p_str1769, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1770, [1 x i8]* @p_str1771)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1521" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:640  %empty_278 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1772, [1 x i8]* @p_str1772, i32 100, i32 100, i16* %layer19_out_13_V_V, i16* %layer19_out_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="1522" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:641  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1773, i32 0, i32 0, [1 x i8]* @p_str1774, [1 x i8]* @p_str1775, [1 x i8]* @p_str1776, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1777, [1 x i8]* @p_str1778)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1523" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:643  %empty_279 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1779, [1 x i8]* @p_str1779, i32 100, i32 100, i16* %layer19_out_14_V_V, i16* %layer19_out_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="1524" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:644  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1780, i32 0, i32 0, [1 x i8]* @p_str1781, [1 x i8]* @p_str1782, [1 x i8]* @p_str1783, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1784, [1 x i8]* @p_str1785)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1525" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:646  %empty_280 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1786, [1 x i8]* @p_str1786, i32 100, i32 100, i16* %layer19_out_15_V_V, i16* %layer19_out_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="1526" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:647  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1787, i32 0, i32 0, [1 x i8]* @p_str1788, [1 x i8]* @p_str1789, [1 x i8]* @p_str1790, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1791, [1 x i8]* @p_str1792)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1527" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:649  %empty_281 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1793, [1 x i8]* @p_str1793, i32 100, i32 100, i16* %layer19_out_16_V_V, i16* %layer19_out_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="1528" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:650  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1794, i32 0, i32 0, [1 x i8]* @p_str1795, [1 x i8]* @p_str1796, [1 x i8]* @p_str1797, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1798, [1 x i8]* @p_str1799)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1529" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:652  %empty_282 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1800, [1 x i8]* @p_str1800, i32 100, i32 100, i16* %layer19_out_17_V_V, i16* %layer19_out_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="1530" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:653  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1801, i32 0, i32 0, [1 x i8]* @p_str1802, [1 x i8]* @p_str1803, [1 x i8]* @p_str1804, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1805, [1 x i8]* @p_str1806)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1531" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:655  %empty_283 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, i32 100, i32 100, i16* %layer19_out_18_V_V, i16* %layer19_out_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="1532" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:656  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1808, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1810, [1 x i8]* @p_str1811, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1812, [1 x i8]* @p_str1813)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1533" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:658  %empty_284 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1814, [1 x i8]* @p_str1814, i32 100, i32 100, i16* %layer19_out_19_V_V, i16* %layer19_out_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="1534" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:659  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1815, i32 0, i32 0, [1 x i8]* @p_str1816, [1 x i8]* @p_str1817, [1 x i8]* @p_str1818, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1819, [1 x i8]* @p_str1820)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1535" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:661  %empty_285 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1821, [1 x i8]* @p_str1821, i32 100, i32 100, i16* %layer19_out_20_V_V, i16* %layer19_out_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="1536" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:662  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1822, i32 0, i32 0, [1 x i8]* @p_str1823, [1 x i8]* @p_str1824, [1 x i8]* @p_str1825, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1826, [1 x i8]* @p_str1827)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1537" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:664  %empty_286 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1828, [1 x i8]* @p_str1828, i32 100, i32 100, i16* %layer19_out_21_V_V, i16* %layer19_out_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="1538" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:665  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1829, i32 0, i32 0, [1 x i8]* @p_str1830, [1 x i8]* @p_str1831, [1 x i8]* @p_str1832, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1833, [1 x i8]* @p_str1834)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1539" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:667  %empty_287 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1835, [1 x i8]* @p_str1835, i32 100, i32 100, i16* %layer19_out_22_V_V, i16* %layer19_out_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="1540" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:668  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1836, i32 0, i32 0, [1 x i8]* @p_str1837, [1 x i8]* @p_str1838, [1 x i8]* @p_str1839, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1840, [1 x i8]* @p_str1841)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1541" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:670  %empty_288 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1842, [1 x i8]* @p_str1842, i32 100, i32 100, i16* %layer19_out_23_V_V, i16* %layer19_out_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="1542" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:671  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1843, i32 0, i32 0, [1 x i8]* @p_str1844, [1 x i8]* @p_str1845, [1 x i8]* @p_str1846, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1847, [1 x i8]* @p_str1848)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1543" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:673  %empty_289 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1849, [1 x i8]* @p_str1849, i32 100, i32 100, i16* %layer19_out_24_V_V, i16* %layer19_out_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="1544" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:674  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1850, i32 0, i32 0, [1 x i8]* @p_str1851, [1 x i8]* @p_str1852, [1 x i8]* @p_str1853, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1854, [1 x i8]* @p_str1855)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1545" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:676  %empty_290 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1856, [1 x i8]* @p_str1856, i32 100, i32 100, i16* %layer19_out_25_V_V, i16* %layer19_out_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="1546" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:677  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1857, i32 0, i32 0, [1 x i8]* @p_str1858, [1 x i8]* @p_str1859, [1 x i8]* @p_str1860, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1861, [1 x i8]* @p_str1862)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1547" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:679  %empty_291 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1863, [1 x i8]* @p_str1863, i32 100, i32 100, i16* %layer19_out_26_V_V, i16* %layer19_out_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="1548" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:680  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1864, i32 0, i32 0, [1 x i8]* @p_str1865, [1 x i8]* @p_str1866, [1 x i8]* @p_str1867, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1868, [1 x i8]* @p_str1869)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1549" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:682  %empty_292 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1870, [1 x i8]* @p_str1870, i32 100, i32 100, i16* %layer19_out_27_V_V, i16* %layer19_out_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="1550" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:683  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1871, i32 0, i32 0, [1 x i8]* @p_str1872, [1 x i8]* @p_str1873, [1 x i8]* @p_str1874, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1875, [1 x i8]* @p_str1876)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1551" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:685  %empty_293 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1877, [1 x i8]* @p_str1877, i32 100, i32 100, i16* %layer19_out_28_V_V, i16* %layer19_out_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="1552" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:686  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1878, i32 0, i32 0, [1 x i8]* @p_str1879, [1 x i8]* @p_str1880, [1 x i8]* @p_str1881, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1882, [1 x i8]* @p_str1883)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1553" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:688  %empty_294 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1884, [1 x i8]* @p_str1884, i32 100, i32 100, i16* %layer19_out_29_V_V, i16* %layer19_out_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="1554" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:689  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1885, i32 0, i32 0, [1 x i8]* @p_str1886, [1 x i8]* @p_str1887, [1 x i8]* @p_str1888, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1889, [1 x i8]* @p_str1890)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1555" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:691  %empty_295 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1891, [1 x i8]* @p_str1891, i32 100, i32 100, i16* %layer19_out_30_V_V, i16* %layer19_out_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="1556" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:692  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1892, i32 0, i32 0, [1 x i8]* @p_str1893, [1 x i8]* @p_str1894, [1 x i8]* @p_str1895, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1896, [1 x i8]* @p_str1897)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1557" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:694  %empty_296 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1898, [1 x i8]* @p_str1898, i32 100, i32 100, i16* %layer19_out_31_V_V, i16* %layer19_out_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="1558" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:695  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1899, i32 0, i32 0, [1 x i8]* @p_str1900, [1 x i8]* @p_str1901, [1 x i8]* @p_str1902, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1903, [1 x i8]* @p_str1904)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1559" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:697  %empty_297 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1905, [1 x i8]* @p_str1905, i32 100, i32 100, i16* %layer19_out_32_V_V, i16* %layer19_out_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="1560" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:698  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1906, i32 0, i32 0, [1 x i8]* @p_str1907, [1 x i8]* @p_str1908, [1 x i8]* @p_str1909, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1910, [1 x i8]* @p_str1911)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1561" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:700  %empty_298 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1912, [1 x i8]* @p_str1912, i32 100, i32 100, i16* %layer19_out_33_V_V, i16* %layer19_out_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="1562" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:701  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1913, i32 0, i32 0, [1 x i8]* @p_str1914, [1 x i8]* @p_str1915, [1 x i8]* @p_str1916, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1917, [1 x i8]* @p_str1918)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1563" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:703  %empty_299 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1919, [1 x i8]* @p_str1919, i32 100, i32 100, i16* %layer19_out_34_V_V, i16* %layer19_out_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="1564" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:704  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1920, i32 0, i32 0, [1 x i8]* @p_str1921, [1 x i8]* @p_str1922, [1 x i8]* @p_str1923, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1924, [1 x i8]* @p_str1925)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1565" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:706  %empty_300 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1926, [1 x i8]* @p_str1926, i32 100, i32 100, i16* %layer19_out_35_V_V, i16* %layer19_out_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="1566" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:707  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1927, i32 0, i32 0, [1 x i8]* @p_str1928, [1 x i8]* @p_str1929, [1 x i8]* @p_str1930, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1931, [1 x i8]* @p_str1932)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1567" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:709  %empty_301 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1933, [1 x i8]* @p_str1933, i32 100, i32 100, i16* %layer19_out_36_V_V, i16* %layer19_out_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="1568" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:710  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1934, i32 0, i32 0, [1 x i8]* @p_str1935, [1 x i8]* @p_str1936, [1 x i8]* @p_str1937, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1938, [1 x i8]* @p_str1939)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1569" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:712  %empty_302 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1940, [1 x i8]* @p_str1940, i32 100, i32 100, i16* %layer19_out_37_V_V, i16* %layer19_out_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="1570" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:713  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1941, i32 0, i32 0, [1 x i8]* @p_str1942, [1 x i8]* @p_str1943, [1 x i8]* @p_str1944, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1945, [1 x i8]* @p_str1946)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1571" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:715  %empty_303 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1947, [1 x i8]* @p_str1947, i32 100, i32 100, i16* %layer19_out_38_V_V, i16* %layer19_out_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="1572" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:716  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1948, i32 0, i32 0, [1 x i8]* @p_str1949, [1 x i8]* @p_str1950, [1 x i8]* @p_str1951, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1952, [1 x i8]* @p_str1953)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1573" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:718  %empty_304 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1954, [1 x i8]* @p_str1954, i32 100, i32 100, i16* %layer19_out_39_V_V, i16* %layer19_out_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="1574" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:719  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1955, i32 0, i32 0, [1 x i8]* @p_str1956, [1 x i8]* @p_str1957, [1 x i8]* @p_str1958, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1959, [1 x i8]* @p_str1960)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1575" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:721  %empty_305 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1961, [1 x i8]* @p_str1961, i32 100, i32 100, i16* %layer19_out_40_V_V, i16* %layer19_out_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="1576" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:722  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1962, i32 0, i32 0, [1 x i8]* @p_str1963, [1 x i8]* @p_str1964, [1 x i8]* @p_str1965, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1966, [1 x i8]* @p_str1967)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1577" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:724  %empty_306 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1968, [1 x i8]* @p_str1968, i32 100, i32 100, i16* %layer19_out_41_V_V, i16* %layer19_out_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="1578" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:725  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1969, i32 0, i32 0, [1 x i8]* @p_str1970, [1 x i8]* @p_str1971, [1 x i8]* @p_str1972, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1973, [1 x i8]* @p_str1974)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1579" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:727  %empty_307 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1975, [1 x i8]* @p_str1975, i32 100, i32 100, i16* %layer19_out_42_V_V, i16* %layer19_out_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="1580" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:728  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1976, i32 0, i32 0, [1 x i8]* @p_str1977, [1 x i8]* @p_str1978, [1 x i8]* @p_str1979, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1980, [1 x i8]* @p_str1981)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1581" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:730  %empty_308 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1982, [1 x i8]* @p_str1982, i32 100, i32 100, i16* %layer19_out_43_V_V, i16* %layer19_out_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="1582" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:731  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1983, i32 0, i32 0, [1 x i8]* @p_str1984, [1 x i8]* @p_str1985, [1 x i8]* @p_str1986, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1987, [1 x i8]* @p_str1988)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1583" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:733  %empty_309 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1989, [1 x i8]* @p_str1989, i32 100, i32 100, i16* %layer19_out_44_V_V, i16* %layer19_out_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="1584" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:734  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1990, i32 0, i32 0, [1 x i8]* @p_str1991, [1 x i8]* @p_str1992, [1 x i8]* @p_str1993, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1994, [1 x i8]* @p_str1995)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1585" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:736  %empty_310 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1996, [1 x i8]* @p_str1996, i32 100, i32 100, i16* %layer19_out_45_V_V, i16* %layer19_out_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="1586" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:737  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1997, i32 0, i32 0, [1 x i8]* @p_str1998, [1 x i8]* @p_str1999, [1 x i8]* @p_str2000, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2001, [1 x i8]* @p_str2002)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1587" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:739  %empty_311 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2003, [1 x i8]* @p_str2003, i32 100, i32 100, i16* %layer19_out_46_V_V, i16* %layer19_out_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="1588" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:740  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2004, i32 0, i32 0, [1 x i8]* @p_str2005, [1 x i8]* @p_str2006, [1 x i8]* @p_str2007, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2008, [1 x i8]* @p_str2009)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1589" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:742  %empty_312 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2010, [1 x i8]* @p_str2010, i32 100, i32 100, i16* %layer19_out_47_V_V, i16* %layer19_out_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="1590" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:743  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2011, i32 0, i32 0, [1 x i8]* @p_str2012, [1 x i8]* @p_str2013, [1 x i8]* @p_str2014, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2015, [1 x i8]* @p_str2016)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1591" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:745  %empty_313 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2017, [1 x i8]* @p_str2017, i32 100, i32 100, i16* %layer19_out_48_V_V, i16* %layer19_out_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="1592" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:746  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2018, i32 0, i32 0, [1 x i8]* @p_str2019, [1 x i8]* @p_str2020, [1 x i8]* @p_str2021, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2022, [1 x i8]* @p_str2023)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1593" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:748  %empty_314 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2024, [1 x i8]* @p_str2024, i32 100, i32 100, i16* %layer19_out_49_V_V, i16* %layer19_out_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="1594" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:749  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2025, i32 0, i32 0, [1 x i8]* @p_str2026, [1 x i8]* @p_str2027, [1 x i8]* @p_str2028, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2029, [1 x i8]* @p_str2030)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1595" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:751  %empty_315 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2031, [1 x i8]* @p_str2031, i32 100, i32 100, i16* %layer19_out_50_V_V, i16* %layer19_out_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="1596" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:752  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2032, i32 0, i32 0, [1 x i8]* @p_str2033, [1 x i8]* @p_str2034, [1 x i8]* @p_str2035, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2036, [1 x i8]* @p_str2037)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1597" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:754  %empty_316 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2038, [1 x i8]* @p_str2038, i32 100, i32 100, i16* %layer19_out_51_V_V, i16* %layer19_out_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="1598" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:755  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2039, i32 0, i32 0, [1 x i8]* @p_str2040, [1 x i8]* @p_str2041, [1 x i8]* @p_str2042, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2043, [1 x i8]* @p_str2044)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1599" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:757  %empty_317 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2045, [1 x i8]* @p_str2045, i32 100, i32 100, i16* %layer19_out_52_V_V, i16* %layer19_out_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="1600" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:758  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2046, i32 0, i32 0, [1 x i8]* @p_str2047, [1 x i8]* @p_str2048, [1 x i8]* @p_str2049, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2050, [1 x i8]* @p_str2051)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1601" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:760  %empty_318 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2052, [1 x i8]* @p_str2052, i32 100, i32 100, i16* %layer19_out_53_V_V, i16* %layer19_out_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="1602" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:761  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2053, i32 0, i32 0, [1 x i8]* @p_str2054, [1 x i8]* @p_str2055, [1 x i8]* @p_str2056, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2057, [1 x i8]* @p_str2058)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1603" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:763  %empty_319 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2059, [1 x i8]* @p_str2059, i32 100, i32 100, i16* %layer19_out_54_V_V, i16* %layer19_out_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="1604" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:764  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2060, i32 0, i32 0, [1 x i8]* @p_str2061, [1 x i8]* @p_str2062, [1 x i8]* @p_str2063, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2064, [1 x i8]* @p_str2065)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1605" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:766  %empty_320 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2066, [1 x i8]* @p_str2066, i32 100, i32 100, i16* %layer19_out_55_V_V, i16* %layer19_out_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="1606" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:767  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2067, i32 0, i32 0, [1 x i8]* @p_str2068, [1 x i8]* @p_str2069, [1 x i8]* @p_str2070, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2071, [1 x i8]* @p_str2072)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1607" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:769  %empty_321 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2073, [1 x i8]* @p_str2073, i32 100, i32 100, i16* %layer19_out_56_V_V, i16* %layer19_out_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="1608" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:770  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2074, i32 0, i32 0, [1 x i8]* @p_str2075, [1 x i8]* @p_str2076, [1 x i8]* @p_str2077, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2078, [1 x i8]* @p_str2079)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1609" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:772  %empty_322 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2080, [1 x i8]* @p_str2080, i32 100, i32 100, i16* %layer19_out_57_V_V, i16* %layer19_out_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="1610" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:773  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2081, i32 0, i32 0, [1 x i8]* @p_str2082, [1 x i8]* @p_str2083, [1 x i8]* @p_str2084, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2085, [1 x i8]* @p_str2086)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1611" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:775  %empty_323 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2087, [1 x i8]* @p_str2087, i32 100, i32 100, i16* %layer19_out_58_V_V, i16* %layer19_out_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="1612" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:776  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2088, i32 0, i32 0, [1 x i8]* @p_str2089, [1 x i8]* @p_str2090, [1 x i8]* @p_str2091, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2092, [1 x i8]* @p_str2093)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1613" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:778  %empty_324 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2094, [1 x i8]* @p_str2094, i32 100, i32 100, i16* %layer19_out_59_V_V, i16* %layer19_out_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="1614" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:779  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2095, i32 0, i32 0, [1 x i8]* @p_str2096, [1 x i8]* @p_str2097, [1 x i8]* @p_str2098, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2099, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1615" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:781  %empty_325 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2101, [1 x i8]* @p_str2101, i32 100, i32 100, i16* %layer19_out_60_V_V, i16* %layer19_out_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="1616" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:782  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2102, i32 0, i32 0, [1 x i8]* @p_str2103, [1 x i8]* @p_str2104, [1 x i8]* @p_str2105, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2106, [1 x i8]* @p_str2107)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1617" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:784  %empty_326 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2108, [1 x i8]* @p_str2108, i32 100, i32 100, i16* %layer19_out_61_V_V, i16* %layer19_out_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="1618" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:785  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2109, i32 0, i32 0, [1 x i8]* @p_str2110, [1 x i8]* @p_str2111, [1 x i8]* @p_str2112, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2113, [1 x i8]* @p_str2114)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1619" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:787  %empty_327 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2115, [1 x i8]* @p_str2115, i32 100, i32 100, i16* %layer19_out_62_V_V, i16* %layer19_out_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="1620" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:788  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2116, i32 0, i32 0, [1 x i8]* @p_str2117, [1 x i8]* @p_str2118, [1 x i8]* @p_str2119, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2120, [1 x i8]* @p_str2121)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1621" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:790  %empty_328 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer19_out_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2122, [1 x i8]* @p_str2122, i32 100, i32 100, i16* %layer19_out_63_V_V, i16* %layer19_out_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="1622" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:791  call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2123, i32 0, i32 0, [1 x i8]* @p_str2124, [1 x i8]* @p_str2125, [1 x i8]* @p_str2126, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2127, [1 x i8]* @p_str2128)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1623" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:793  %empty_329 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer9_out_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2129, [1 x i8]* @p_str2129, i32 64, i32 64, i16* %layer9_out_0_V_V, i16* %layer9_out_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="1624" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:794  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2130, i32 0, i32 0, [1 x i8]* @p_str2131, [1 x i8]* @p_str2132, [1 x i8]* @p_str2133, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2134, [1 x i8]* @p_str2135)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1625" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:796  %empty_330 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer9_out_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2136, [1 x i8]* @p_str2136, i32 64, i32 64, i16* %layer9_out_1_V_V, i16* %layer9_out_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="1626" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:797  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2137, i32 0, i32 0, [1 x i8]* @p_str2138, [1 x i8]* @p_str2139, [1 x i8]* @p_str2140, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2141, [1 x i8]* @p_str2142)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1627" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:799  %empty_331 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer9_out_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2143, [1 x i8]* @p_str2143, i32 64, i32 64, i16* %layer9_out_2_V_V, i16* %layer9_out_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="1628" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:800  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2144, i32 0, i32 0, [1 x i8]* @p_str2145, [1 x i8]* @p_str2146, [1 x i8]* @p_str2147, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2148, [1 x i8]* @p_str2149)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1629" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:802  %empty_332 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer9_out_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2150, [1 x i8]* @p_str2150, i32 64, i32 64, i16* %layer9_out_3_V_V, i16* %layer9_out_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="1630" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:803  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2151, i32 0, i32 0, [1 x i8]* @p_str2152, [1 x i8]* @p_str2153, [1 x i8]* @p_str2154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2155, [1 x i8]* @p_str2156)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1631" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:805  %empty_333 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer9_out_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2157, [1 x i8]* @p_str2157, i32 64, i32 64, i16* %layer9_out_4_V_V, i16* %layer9_out_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="1632" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:806  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2158, i32 0, i32 0, [1 x i8]* @p_str2159, [1 x i8]* @p_str2160, [1 x i8]* @p_str2161, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2162, [1 x i8]* @p_str2163)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1633" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:808  %empty_334 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer9_out_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2164, [1 x i8]* @p_str2164, i32 64, i32 64, i16* %layer9_out_5_V_V, i16* %layer9_out_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="1634" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:809  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2165, i32 0, i32 0, [1 x i8]* @p_str2166, [1 x i8]* @p_str2167, [1 x i8]* @p_str2168, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2169, [1 x i8]* @p_str2170)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1635" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:811  %empty_335 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer9_out_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2171, [1 x i8]* @p_str2171, i32 64, i32 64, i16* %layer9_out_6_V_V, i16* %layer9_out_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="1636" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:812  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2172, i32 0, i32 0, [1 x i8]* @p_str2173, [1 x i8]* @p_str2174, [1 x i8]* @p_str2175, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2176, [1 x i8]* @p_str2177)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1637" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:814  %empty_336 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer9_out_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2178, [1 x i8]* @p_str2178, i32 64, i32 64, i16* %layer9_out_7_V_V, i16* %layer9_out_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="1638" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:815  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2179, i32 0, i32 0, [1 x i8]* @p_str2180, [1 x i8]* @p_str2181, [1 x i8]* @p_str2182, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2183, [1 x i8]* @p_str2184)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1639" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:817  %empty_337 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer9_out_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2185, [1 x i8]* @p_str2185, i32 64, i32 64, i16* %layer9_out_8_V_V, i16* %layer9_out_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="1640" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:818  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2186, i32 0, i32 0, [1 x i8]* @p_str2187, [1 x i8]* @p_str2188, [1 x i8]* @p_str2189, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2190, [1 x i8]* @p_str2191)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1641" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:820  %empty_338 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @layer9_out_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2192, [1 x i8]* @p_str2192, i32 64, i32 64, i16* %layer9_out_9_V_V, i16* %layer9_out_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="1642" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:821  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2193, i32 0, i32 0, [1 x i8]* @p_str2194, [1 x i8]* @p_str2195, [1 x i8]* @p_str2196, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2197, [1 x i8]* @p_str2198)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1643" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:823  %empty_339 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2199, [1 x i8]* @p_str2199, i32 64, i32 64, i16* %layer9_out_10_V_V, i16* %layer9_out_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="1644" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:824  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2200, i32 0, i32 0, [1 x i8]* @p_str2201, [1 x i8]* @p_str2202, [1 x i8]* @p_str2203, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2204, [1 x i8]* @p_str2205)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1645" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:826  %empty_340 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2206, [1 x i8]* @p_str2206, i32 64, i32 64, i16* %layer9_out_11_V_V, i16* %layer9_out_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="1646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:827  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2207, i32 0, i32 0, [1 x i8]* @p_str2208, [1 x i8]* @p_str2209, [1 x i8]* @p_str2210, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2211, [1 x i8]* @p_str2212)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1647" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:829  %empty_341 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2213, [1 x i8]* @p_str2213, i32 64, i32 64, i16* %layer9_out_12_V_V, i16* %layer9_out_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="1648" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:830  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2214, i32 0, i32 0, [1 x i8]* @p_str2215, [1 x i8]* @p_str2216, [1 x i8]* @p_str2217, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2218, [1 x i8]* @p_str2219)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1649" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:832  %empty_342 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2220, [1 x i8]* @p_str2220, i32 64, i32 64, i16* %layer9_out_13_V_V, i16* %layer9_out_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="1650" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:833  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2221, i32 0, i32 0, [1 x i8]* @p_str2222, [1 x i8]* @p_str2223, [1 x i8]* @p_str2224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2225, [1 x i8]* @p_str2226)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1651" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:835  %empty_343 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2227, [1 x i8]* @p_str2227, i32 64, i32 64, i16* %layer9_out_14_V_V, i16* %layer9_out_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="1652" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:836  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2228, i32 0, i32 0, [1 x i8]* @p_str2229, [1 x i8]* @p_str2230, [1 x i8]* @p_str2231, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2232, [1 x i8]* @p_str2233)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1653" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:838  %empty_344 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2234, [1 x i8]* @p_str2234, i32 64, i32 64, i16* %layer9_out_15_V_V, i16* %layer9_out_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="1654" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:839  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2235, i32 0, i32 0, [1 x i8]* @p_str2236, [1 x i8]* @p_str2237, [1 x i8]* @p_str2238, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2239, [1 x i8]* @p_str2240)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1655" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:841  %empty_345 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2241, [1 x i8]* @p_str2241, i32 64, i32 64, i16* %layer9_out_16_V_V, i16* %layer9_out_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="1656" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:842  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2242, i32 0, i32 0, [1 x i8]* @p_str2243, [1 x i8]* @p_str2244, [1 x i8]* @p_str2245, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2246, [1 x i8]* @p_str2247)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1657" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:844  %empty_346 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2248, [1 x i8]* @p_str2248, i32 64, i32 64, i16* %layer9_out_17_V_V, i16* %layer9_out_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="1658" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:845  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2249, i32 0, i32 0, [1 x i8]* @p_str2250, [1 x i8]* @p_str2251, [1 x i8]* @p_str2252, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2253, [1 x i8]* @p_str2254)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1659" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:847  %empty_347 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2255, [1 x i8]* @p_str2255, i32 64, i32 64, i16* %layer9_out_18_V_V, i16* %layer9_out_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="1660" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:848  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2256, i32 0, i32 0, [1 x i8]* @p_str2257, [1 x i8]* @p_str2258, [1 x i8]* @p_str2259, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2260, [1 x i8]* @p_str2261)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1661" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:850  %empty_348 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2262, [1 x i8]* @p_str2262, i32 64, i32 64, i16* %layer9_out_19_V_V, i16* %layer9_out_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="1662" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:851  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2263, i32 0, i32 0, [1 x i8]* @p_str2264, [1 x i8]* @p_str2265, [1 x i8]* @p_str2266, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2267, [1 x i8]* @p_str2268)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1663" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:853  %empty_349 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2269, [1 x i8]* @p_str2269, i32 64, i32 64, i16* %layer9_out_20_V_V, i16* %layer9_out_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="1664" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:854  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2270, i32 0, i32 0, [1 x i8]* @p_str2271, [1 x i8]* @p_str2272, [1 x i8]* @p_str2273, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2274, [1 x i8]* @p_str2275)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1665" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:856  %empty_350 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2276, [1 x i8]* @p_str2276, i32 64, i32 64, i16* %layer9_out_21_V_V, i16* %layer9_out_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="1666" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:857  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2277, i32 0, i32 0, [1 x i8]* @p_str2278, [1 x i8]* @p_str2279, [1 x i8]* @p_str2280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2281, [1 x i8]* @p_str2282)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1667" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:859  %empty_351 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2283, [1 x i8]* @p_str2283, i32 64, i32 64, i16* %layer9_out_22_V_V, i16* %layer9_out_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="1668" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:860  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2284, i32 0, i32 0, [1 x i8]* @p_str2285, [1 x i8]* @p_str2286, [1 x i8]* @p_str2287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2288, [1 x i8]* @p_str2289)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1669" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:862  %empty_352 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2290, [1 x i8]* @p_str2290, i32 64, i32 64, i16* %layer9_out_23_V_V, i16* %layer9_out_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="1670" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:863  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2291, i32 0, i32 0, [1 x i8]* @p_str2292, [1 x i8]* @p_str2293, [1 x i8]* @p_str2294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2295, [1 x i8]* @p_str2296)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1671" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:865  %empty_353 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2297, [1 x i8]* @p_str2297, i32 64, i32 64, i16* %layer9_out_24_V_V, i16* %layer9_out_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="1672" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:866  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2298, i32 0, i32 0, [1 x i8]* @p_str2299, [1 x i8]* @p_str2300, [1 x i8]* @p_str2301, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2302, [1 x i8]* @p_str2303)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1673" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:868  %empty_354 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2304, [1 x i8]* @p_str2304, i32 64, i32 64, i16* %layer9_out_25_V_V, i16* %layer9_out_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="1674" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:869  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2305, i32 0, i32 0, [1 x i8]* @p_str2306, [1 x i8]* @p_str2307, [1 x i8]* @p_str2308, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2309, [1 x i8]* @p_str2310)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1675" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:871  %empty_355 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2311, [1 x i8]* @p_str2311, i32 64, i32 64, i16* %layer9_out_26_V_V, i16* %layer9_out_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="1676" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:872  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2312, i32 0, i32 0, [1 x i8]* @p_str2313, [1 x i8]* @p_str2314, [1 x i8]* @p_str2315, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2316, [1 x i8]* @p_str2317)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1677" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:874  %empty_356 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2318, [1 x i8]* @p_str2318, i32 64, i32 64, i16* %layer9_out_27_V_V, i16* %layer9_out_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="1678" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:875  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2319, i32 0, i32 0, [1 x i8]* @p_str2320, [1 x i8]* @p_str2321, [1 x i8]* @p_str2322, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2323, [1 x i8]* @p_str2324)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1679" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:877  %empty_357 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2325, [1 x i8]* @p_str2325, i32 64, i32 64, i16* %layer9_out_28_V_V, i16* %layer9_out_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="1680" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:878  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2326, i32 0, i32 0, [1 x i8]* @p_str2327, [1 x i8]* @p_str2328, [1 x i8]* @p_str2329, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2330, [1 x i8]* @p_str2331)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1681" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:880  %empty_358 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2332, [1 x i8]* @p_str2332, i32 64, i32 64, i16* %layer9_out_29_V_V, i16* %layer9_out_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="1682" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:881  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2333, i32 0, i32 0, [1 x i8]* @p_str2334, [1 x i8]* @p_str2335, [1 x i8]* @p_str2336, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2337, [1 x i8]* @p_str2338)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1683" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:883  %empty_359 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2339, [1 x i8]* @p_str2339, i32 64, i32 64, i16* %layer9_out_30_V_V, i16* %layer9_out_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="1684" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:884  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2340, i32 0, i32 0, [1 x i8]* @p_str2341, [1 x i8]* @p_str2342, [1 x i8]* @p_str2343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2344, [1 x i8]* @p_str2345)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1685" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:886  %empty_360 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2346, [1 x i8]* @p_str2346, i32 64, i32 64, i16* %layer9_out_31_V_V, i16* %layer9_out_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="1686" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:887  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2347, i32 0, i32 0, [1 x i8]* @p_str2348, [1 x i8]* @p_str2349, [1 x i8]* @p_str2350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2351, [1 x i8]* @p_str2352)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1687" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:889  %empty_361 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2353, [1 x i8]* @p_str2353, i32 64, i32 64, i16* %layer9_out_32_V_V, i16* %layer9_out_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="1688" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:890  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2354, i32 0, i32 0, [1 x i8]* @p_str2355, [1 x i8]* @p_str2356, [1 x i8]* @p_str2357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2358, [1 x i8]* @p_str2359)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1689" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:892  %empty_362 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2360, [1 x i8]* @p_str2360, i32 64, i32 64, i16* %layer9_out_33_V_V, i16* %layer9_out_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="1690" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:893  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2361, i32 0, i32 0, [1 x i8]* @p_str2362, [1 x i8]* @p_str2363, [1 x i8]* @p_str2364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2365, [1 x i8]* @p_str2366)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1691" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:895  %empty_363 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2367, [1 x i8]* @p_str2367, i32 64, i32 64, i16* %layer9_out_34_V_V, i16* %layer9_out_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="1692" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:896  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2368, i32 0, i32 0, [1 x i8]* @p_str2369, [1 x i8]* @p_str2370, [1 x i8]* @p_str2371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2372, [1 x i8]* @p_str2373)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1693" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:898  %empty_364 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2374, [1 x i8]* @p_str2374, i32 64, i32 64, i16* %layer9_out_35_V_V, i16* %layer9_out_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="1694" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:899  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2375, i32 0, i32 0, [1 x i8]* @p_str2376, [1 x i8]* @p_str2377, [1 x i8]* @p_str2378, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2379, [1 x i8]* @p_str2380)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1695" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:901  %empty_365 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2381, [1 x i8]* @p_str2381, i32 64, i32 64, i16* %layer9_out_36_V_V, i16* %layer9_out_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="1696" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:902  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2382, i32 0, i32 0, [1 x i8]* @p_str2383, [1 x i8]* @p_str2384, [1 x i8]* @p_str2385, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2386, [1 x i8]* @p_str2387)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1697" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:904  %empty_366 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2388, [1 x i8]* @p_str2388, i32 64, i32 64, i16* %layer9_out_37_V_V, i16* %layer9_out_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="1698" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:905  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2389, i32 0, i32 0, [1 x i8]* @p_str2390, [1 x i8]* @p_str2391, [1 x i8]* @p_str2392, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2393, [1 x i8]* @p_str2394)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1699" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:907  %empty_367 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2395, [1 x i8]* @p_str2395, i32 64, i32 64, i16* %layer9_out_38_V_V, i16* %layer9_out_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="1700" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:908  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2396, i32 0, i32 0, [1 x i8]* @p_str2397, [1 x i8]* @p_str2398, [1 x i8]* @p_str2399, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2400, [1 x i8]* @p_str2401)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1701" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:910  %empty_368 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2402, [1 x i8]* @p_str2402, i32 64, i32 64, i16* %layer9_out_39_V_V, i16* %layer9_out_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="1702" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:911  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2403, i32 0, i32 0, [1 x i8]* @p_str2404, [1 x i8]* @p_str2405, [1 x i8]* @p_str2406, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2407, [1 x i8]* @p_str2408)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1703" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:913  %empty_369 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2409, [1 x i8]* @p_str2409, i32 64, i32 64, i16* %layer9_out_40_V_V, i16* %layer9_out_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="1704" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:914  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2410, i32 0, i32 0, [1 x i8]* @p_str2411, [1 x i8]* @p_str2412, [1 x i8]* @p_str2413, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2414, [1 x i8]* @p_str2415)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1705" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:916  %empty_370 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2416, [1 x i8]* @p_str2416, i32 64, i32 64, i16* %layer9_out_41_V_V, i16* %layer9_out_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="1706" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:917  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2417, i32 0, i32 0, [1 x i8]* @p_str2418, [1 x i8]* @p_str2419, [1 x i8]* @p_str2420, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2421, [1 x i8]* @p_str2422)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1707" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:919  %empty_371 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2423, [1 x i8]* @p_str2423, i32 64, i32 64, i16* %layer9_out_42_V_V, i16* %layer9_out_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="1708" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:920  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2424, i32 0, i32 0, [1 x i8]* @p_str2425, [1 x i8]* @p_str2426, [1 x i8]* @p_str2427, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2428, [1 x i8]* @p_str2429)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1709" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:922  %empty_372 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2430, [1 x i8]* @p_str2430, i32 64, i32 64, i16* %layer9_out_43_V_V, i16* %layer9_out_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="1710" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:923  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2431, i32 0, i32 0, [1 x i8]* @p_str2432, [1 x i8]* @p_str2433, [1 x i8]* @p_str2434, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2435, [1 x i8]* @p_str2436)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1711" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:925  %empty_373 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2437, [1 x i8]* @p_str2437, i32 64, i32 64, i16* %layer9_out_44_V_V, i16* %layer9_out_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="1712" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:926  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2438, i32 0, i32 0, [1 x i8]* @p_str2439, [1 x i8]* @p_str2440, [1 x i8]* @p_str2441, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2442, [1 x i8]* @p_str2443)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1713" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:928  %empty_374 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2444, [1 x i8]* @p_str2444, i32 64, i32 64, i16* %layer9_out_45_V_V, i16* %layer9_out_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="1714" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:929  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2445, i32 0, i32 0, [1 x i8]* @p_str2446, [1 x i8]* @p_str2447, [1 x i8]* @p_str2448, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2449, [1 x i8]* @p_str2450)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1715" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:931  %empty_375 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2451, [1 x i8]* @p_str2451, i32 64, i32 64, i16* %layer9_out_46_V_V, i16* %layer9_out_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="1716" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:932  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2452, i32 0, i32 0, [1 x i8]* @p_str2453, [1 x i8]* @p_str2454, [1 x i8]* @p_str2455, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2456, [1 x i8]* @p_str2457)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1717" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:934  %empty_376 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2458, [1 x i8]* @p_str2458, i32 64, i32 64, i16* %layer9_out_47_V_V, i16* %layer9_out_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="1718" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:935  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2459, i32 0, i32 0, [1 x i8]* @p_str2460, [1 x i8]* @p_str2461, [1 x i8]* @p_str2462, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2463, [1 x i8]* @p_str2464)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1719" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:937  %empty_377 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2465, [1 x i8]* @p_str2465, i32 64, i32 64, i16* %layer9_out_48_V_V, i16* %layer9_out_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="1720" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:938  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2466, i32 0, i32 0, [1 x i8]* @p_str2467, [1 x i8]* @p_str2468, [1 x i8]* @p_str2469, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2470, [1 x i8]* @p_str2471)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1721" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:940  %empty_378 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2472, [1 x i8]* @p_str2472, i32 64, i32 64, i16* %layer9_out_49_V_V, i16* %layer9_out_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="1722" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:941  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2473, i32 0, i32 0, [1 x i8]* @p_str2474, [1 x i8]* @p_str2475, [1 x i8]* @p_str2476, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2477, [1 x i8]* @p_str2478)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1723" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:943  %empty_379 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2479, [1 x i8]* @p_str2479, i32 64, i32 64, i16* %layer9_out_50_V_V, i16* %layer9_out_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="1724" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:944  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2480, i32 0, i32 0, [1 x i8]* @p_str2481, [1 x i8]* @p_str2482, [1 x i8]* @p_str2483, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2484, [1 x i8]* @p_str2485)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1725" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:946  %empty_380 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2486, [1 x i8]* @p_str2486, i32 64, i32 64, i16* %layer9_out_51_V_V, i16* %layer9_out_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="1726" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:947  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2487, i32 0, i32 0, [1 x i8]* @p_str2488, [1 x i8]* @p_str2489, [1 x i8]* @p_str2490, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2491, [1 x i8]* @p_str2492)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1727" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:949  %empty_381 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2493, [1 x i8]* @p_str2493, i32 64, i32 64, i16* %layer9_out_52_V_V, i16* %layer9_out_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="1728" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:950  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2494, i32 0, i32 0, [1 x i8]* @p_str2495, [1 x i8]* @p_str2496, [1 x i8]* @p_str2497, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2498, [1 x i8]* @p_str2499)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1729" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:952  %empty_382 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2500, [1 x i8]* @p_str2500, i32 64, i32 64, i16* %layer9_out_53_V_V, i16* %layer9_out_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="1730" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:953  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2501, i32 0, i32 0, [1 x i8]* @p_str2502, [1 x i8]* @p_str2503, [1 x i8]* @p_str2504, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2505, [1 x i8]* @p_str2506)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1731" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:955  %empty_383 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2507, [1 x i8]* @p_str2507, i32 64, i32 64, i16* %layer9_out_54_V_V, i16* %layer9_out_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="1732" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:956  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2508, i32 0, i32 0, [1 x i8]* @p_str2509, [1 x i8]* @p_str2510, [1 x i8]* @p_str2511, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2512, [1 x i8]* @p_str2513)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1733" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:958  %empty_384 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2514, [1 x i8]* @p_str2514, i32 64, i32 64, i16* %layer9_out_55_V_V, i16* %layer9_out_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="1734" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:959  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2515, i32 0, i32 0, [1 x i8]* @p_str2516, [1 x i8]* @p_str2517, [1 x i8]* @p_str2518, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2519, [1 x i8]* @p_str2520)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1735" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:961  %empty_385 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2521, [1 x i8]* @p_str2521, i32 64, i32 64, i16* %layer9_out_56_V_V, i16* %layer9_out_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="1736" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:962  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2522, i32 0, i32 0, [1 x i8]* @p_str2523, [1 x i8]* @p_str2524, [1 x i8]* @p_str2525, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2526, [1 x i8]* @p_str2527)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1737" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:964  %empty_386 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2528, [1 x i8]* @p_str2528, i32 64, i32 64, i16* %layer9_out_57_V_V, i16* %layer9_out_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="1738" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:965  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2529, i32 0, i32 0, [1 x i8]* @p_str2530, [1 x i8]* @p_str2531, [1 x i8]* @p_str2532, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2533, [1 x i8]* @p_str2534)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1739" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:967  %empty_387 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2535, [1 x i8]* @p_str2535, i32 64, i32 64, i16* %layer9_out_58_V_V, i16* %layer9_out_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="1740" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:968  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2536, i32 0, i32 0, [1 x i8]* @p_str2537, [1 x i8]* @p_str2538, [1 x i8]* @p_str2539, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2540, [1 x i8]* @p_str2541)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1741" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:970  %empty_388 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2542, [1 x i8]* @p_str2542, i32 64, i32 64, i16* %layer9_out_59_V_V, i16* %layer9_out_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="1742" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:971  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2543, i32 0, i32 0, [1 x i8]* @p_str2544, [1 x i8]* @p_str2545, [1 x i8]* @p_str2546, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2547, [1 x i8]* @p_str2548)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1743" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:973  %empty_389 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2549, [1 x i8]* @p_str2549, i32 64, i32 64, i16* %layer9_out_60_V_V, i16* %layer9_out_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="1744" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:974  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2550, i32 0, i32 0, [1 x i8]* @p_str2551, [1 x i8]* @p_str2552, [1 x i8]* @p_str2553, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2554, [1 x i8]* @p_str2555)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1745" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:976  %empty_390 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2556, [1 x i8]* @p_str2556, i32 64, i32 64, i16* %layer9_out_61_V_V, i16* %layer9_out_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="1746" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:977  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2557, i32 0, i32 0, [1 x i8]* @p_str2558, [1 x i8]* @p_str2559, [1 x i8]* @p_str2560, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2561, [1 x i8]* @p_str2562)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1747" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:979  %empty_391 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2563, [1 x i8]* @p_str2563, i32 64, i32 64, i16* %layer9_out_62_V_V, i16* %layer9_out_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="1748" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:980  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2564, i32 0, i32 0, [1 x i8]* @p_str2565, [1 x i8]* @p_str2566, [1 x i8]* @p_str2567, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2568, [1 x i8]* @p_str2569)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1749" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:982  %empty_392 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2570, [1 x i8]* @p_str2570, i32 64, i32 64, i16* %layer9_out_63_V_V, i16* %layer9_out_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="1750" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:983  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2571, i32 0, i32 0, [1 x i8]* @p_str2572, [1 x i8]* @p_str2573, [1 x i8]* @p_str2574, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2575, [1 x i8]* @p_str2576)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1751" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:985  %empty_393 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_64_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2577, [1 x i8]* @p_str2577, i32 64, i32 64, i16* %layer9_out_64_V_V, i16* %layer9_out_64_V_V)

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1752" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:986  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_64_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2578, i32 0, i32 0, [1 x i8]* @p_str2579, [1 x i8]* @p_str2580, [1 x i8]* @p_str2581, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2582, [1 x i8]* @p_str2583)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1753" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:988  %empty_394 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_65_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2584, [1 x i8]* @p_str2584, i32 64, i32 64, i16* %layer9_out_65_V_V, i16* %layer9_out_65_V_V)

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="1754" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:989  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_65_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2585, i32 0, i32 0, [1 x i8]* @p_str2586, [1 x i8]* @p_str2587, [1 x i8]* @p_str2588, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2589, [1 x i8]* @p_str2590)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1755" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:991  %empty_395 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_66_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2591, [1 x i8]* @p_str2591, i32 64, i32 64, i16* %layer9_out_66_V_V, i16* %layer9_out_66_V_V)

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="1756" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:992  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_66_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2592, i32 0, i32 0, [1 x i8]* @p_str2593, [1 x i8]* @p_str2594, [1 x i8]* @p_str2595, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2596, [1 x i8]* @p_str2597)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1757" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:994  %empty_396 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_67_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2598, [1 x i8]* @p_str2598, i32 64, i32 64, i16* %layer9_out_67_V_V, i16* %layer9_out_67_V_V)

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="1758" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:995  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_67_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2599, i32 0, i32 0, [1 x i8]* @p_str2600, [1 x i8]* @p_str2601, [1 x i8]* @p_str2602, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2603, [1 x i8]* @p_str2604)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1759" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:997  %empty_397 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_68_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2605, [1 x i8]* @p_str2605, i32 64, i32 64, i16* %layer9_out_68_V_V, i16* %layer9_out_68_V_V)

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="1760" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:998  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_68_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2606, i32 0, i32 0, [1 x i8]* @p_str2607, [1 x i8]* @p_str2608, [1 x i8]* @p_str2609, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2610, [1 x i8]* @p_str2611)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1761" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1000  %empty_398 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_69_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2612, [1 x i8]* @p_str2612, i32 64, i32 64, i16* %layer9_out_69_V_V, i16* %layer9_out_69_V_V)

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="1762" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1001  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_69_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2613, i32 0, i32 0, [1 x i8]* @p_str2614, [1 x i8]* @p_str2615, [1 x i8]* @p_str2616, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2617, [1 x i8]* @p_str2618)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1763" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1003  %empty_399 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_70_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2619, [1 x i8]* @p_str2619, i32 64, i32 64, i16* %layer9_out_70_V_V, i16* %layer9_out_70_V_V)

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="1764" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1004  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_70_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2620, i32 0, i32 0, [1 x i8]* @p_str2621, [1 x i8]* @p_str2622, [1 x i8]* @p_str2623, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2624, [1 x i8]* @p_str2625)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1765" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1006  %empty_400 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_71_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2626, [1 x i8]* @p_str2626, i32 64, i32 64, i16* %layer9_out_71_V_V, i16* %layer9_out_71_V_V)

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="1766" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1007  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_71_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2627, i32 0, i32 0, [1 x i8]* @p_str2628, [1 x i8]* @p_str2629, [1 x i8]* @p_str2630, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2631, [1 x i8]* @p_str2632)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1767" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1009  %empty_401 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_72_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2633, [1 x i8]* @p_str2633, i32 64, i32 64, i16* %layer9_out_72_V_V, i16* %layer9_out_72_V_V)

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="1768" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1010  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_72_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2634, i32 0, i32 0, [1 x i8]* @p_str2635, [1 x i8]* @p_str2636, [1 x i8]* @p_str2637, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2638, [1 x i8]* @p_str2639)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1769" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1012  %empty_402 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_73_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2640, [1 x i8]* @p_str2640, i32 64, i32 64, i16* %layer9_out_73_V_V, i16* %layer9_out_73_V_V)

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="1770" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1013  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_73_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2641, i32 0, i32 0, [1 x i8]* @p_str2642, [1 x i8]* @p_str2643, [1 x i8]* @p_str2644, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2645, [1 x i8]* @p_str2646)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1771" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1015  %empty_403 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_74_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2647, [1 x i8]* @p_str2647, i32 64, i32 64, i16* %layer9_out_74_V_V, i16* %layer9_out_74_V_V)

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="1772" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1016  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_74_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2648, i32 0, i32 0, [1 x i8]* @p_str2649, [1 x i8]* @p_str2650, [1 x i8]* @p_str2651, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2652, [1 x i8]* @p_str2653)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1773" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1018  %empty_404 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_75_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2654, [1 x i8]* @p_str2654, i32 64, i32 64, i16* %layer9_out_75_V_V, i16* %layer9_out_75_V_V)

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="1774" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1019  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_75_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2655, i32 0, i32 0, [1 x i8]* @p_str2656, [1 x i8]* @p_str2657, [1 x i8]* @p_str2658, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2659, [1 x i8]* @p_str2660)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1775" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1021  %empty_405 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_76_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2661, [1 x i8]* @p_str2661, i32 64, i32 64, i16* %layer9_out_76_V_V, i16* %layer9_out_76_V_V)

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="1776" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1022  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_76_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2662, i32 0, i32 0, [1 x i8]* @p_str2663, [1 x i8]* @p_str2664, [1 x i8]* @p_str2665, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2666, [1 x i8]* @p_str2667)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1777" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1024  %empty_406 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_77_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2668, [1 x i8]* @p_str2668, i32 64, i32 64, i16* %layer9_out_77_V_V, i16* %layer9_out_77_V_V)

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="1778" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1025  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_77_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2669, i32 0, i32 0, [1 x i8]* @p_str2670, [1 x i8]* @p_str2671, [1 x i8]* @p_str2672, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2673, [1 x i8]* @p_str2674)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1779" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1027  %empty_407 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_78_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2675, [1 x i8]* @p_str2675, i32 64, i32 64, i16* %layer9_out_78_V_V, i16* %layer9_out_78_V_V)

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="1780" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1028  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_78_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2676, i32 0, i32 0, [1 x i8]* @p_str2677, [1 x i8]* @p_str2678, [1 x i8]* @p_str2679, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2680, [1 x i8]* @p_str2681)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1781" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1030  %empty_408 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_79_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2682, [1 x i8]* @p_str2682, i32 64, i32 64, i16* %layer9_out_79_V_V, i16* %layer9_out_79_V_V)

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="1782" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1031  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_79_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2683, i32 0, i32 0, [1 x i8]* @p_str2684, [1 x i8]* @p_str2685, [1 x i8]* @p_str2686, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2687, [1 x i8]* @p_str2688)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1783" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1033  %empty_409 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_80_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2689, [1 x i8]* @p_str2689, i32 64, i32 64, i16* %layer9_out_80_V_V, i16* %layer9_out_80_V_V)

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="1784" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1034  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_80_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2690, i32 0, i32 0, [1 x i8]* @p_str2691, [1 x i8]* @p_str2692, [1 x i8]* @p_str2693, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2694, [1 x i8]* @p_str2695)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1785" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1036  %empty_410 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_81_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2696, [1 x i8]* @p_str2696, i32 64, i32 64, i16* %layer9_out_81_V_V, i16* %layer9_out_81_V_V)

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="1786" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1037  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_81_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2697, i32 0, i32 0, [1 x i8]* @p_str2698, [1 x i8]* @p_str2699, [1 x i8]* @p_str2700, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2701, [1 x i8]* @p_str2702)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1787" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1039  %empty_411 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_82_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2703, [1 x i8]* @p_str2703, i32 64, i32 64, i16* %layer9_out_82_V_V, i16* %layer9_out_82_V_V)

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="1788" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1040  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_82_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2704, i32 0, i32 0, [1 x i8]* @p_str2705, [1 x i8]* @p_str2706, [1 x i8]* @p_str2707, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2708, [1 x i8]* @p_str2709)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1789" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1042  %empty_412 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_83_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2710, [1 x i8]* @p_str2710, i32 64, i32 64, i16* %layer9_out_83_V_V, i16* %layer9_out_83_V_V)

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="1790" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1043  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_83_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2711, i32 0, i32 0, [1 x i8]* @p_str2712, [1 x i8]* @p_str2713, [1 x i8]* @p_str2714, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2715, [1 x i8]* @p_str2716)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1791" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1045  %empty_413 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_84_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2717, [1 x i8]* @p_str2717, i32 64, i32 64, i16* %layer9_out_84_V_V, i16* %layer9_out_84_V_V)

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="1792" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1046  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_84_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2718, i32 0, i32 0, [1 x i8]* @p_str2719, [1 x i8]* @p_str2720, [1 x i8]* @p_str2721, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2722, [1 x i8]* @p_str2723)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1793" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1048  %empty_414 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_85_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2724, [1 x i8]* @p_str2724, i32 64, i32 64, i16* %layer9_out_85_V_V, i16* %layer9_out_85_V_V)

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="1794" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1049  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_85_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2725, i32 0, i32 0, [1 x i8]* @p_str2726, [1 x i8]* @p_str2727, [1 x i8]* @p_str2728, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2729, [1 x i8]* @p_str2730)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1795" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1051  %empty_415 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_86_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2731, [1 x i8]* @p_str2731, i32 64, i32 64, i16* %layer9_out_86_V_V, i16* %layer9_out_86_V_V)

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="1796" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1052  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_86_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2732, i32 0, i32 0, [1 x i8]* @p_str2733, [1 x i8]* @p_str2734, [1 x i8]* @p_str2735, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2736, [1 x i8]* @p_str2737)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1797" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1054  %empty_416 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_87_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2738, [1 x i8]* @p_str2738, i32 64, i32 64, i16* %layer9_out_87_V_V, i16* %layer9_out_87_V_V)

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="1798" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1055  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_87_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2739, i32 0, i32 0, [1 x i8]* @p_str2740, [1 x i8]* @p_str2741, [1 x i8]* @p_str2742, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2743, [1 x i8]* @p_str2744)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1799" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1057  %empty_417 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_88_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2745, [1 x i8]* @p_str2745, i32 64, i32 64, i16* %layer9_out_88_V_V, i16* %layer9_out_88_V_V)

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="1800" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1058  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_88_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2746, i32 0, i32 0, [1 x i8]* @p_str2747, [1 x i8]* @p_str2748, [1 x i8]* @p_str2749, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2750, [1 x i8]* @p_str2751)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1801" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1060  %empty_418 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_89_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2752, [1 x i8]* @p_str2752, i32 64, i32 64, i16* %layer9_out_89_V_V, i16* %layer9_out_89_V_V)

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="1802" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1061  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_89_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2753, i32 0, i32 0, [1 x i8]* @p_str2754, [1 x i8]* @p_str2755, [1 x i8]* @p_str2756, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2757, [1 x i8]* @p_str2758)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1803" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1063  %empty_419 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_90_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2759, [1 x i8]* @p_str2759, i32 64, i32 64, i16* %layer9_out_90_V_V, i16* %layer9_out_90_V_V)

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="1804" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1064  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_90_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2760, i32 0, i32 0, [1 x i8]* @p_str2761, [1 x i8]* @p_str2762, [1 x i8]* @p_str2763, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2764, [1 x i8]* @p_str2765)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1805" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1066  %empty_420 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_91_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2766, [1 x i8]* @p_str2766, i32 64, i32 64, i16* %layer9_out_91_V_V, i16* %layer9_out_91_V_V)

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="1806" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1067  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_91_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2767, i32 0, i32 0, [1 x i8]* @p_str2768, [1 x i8]* @p_str2769, [1 x i8]* @p_str2770, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2771, [1 x i8]* @p_str2772)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1807" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1069  %empty_421 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_92_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2773, [1 x i8]* @p_str2773, i32 64, i32 64, i16* %layer9_out_92_V_V, i16* %layer9_out_92_V_V)

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="1808" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1070  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_92_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2774, i32 0, i32 0, [1 x i8]* @p_str2775, [1 x i8]* @p_str2776, [1 x i8]* @p_str2777, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2778, [1 x i8]* @p_str2779)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1809" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1072  %empty_422 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_93_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2780, [1 x i8]* @p_str2780, i32 64, i32 64, i16* %layer9_out_93_V_V, i16* %layer9_out_93_V_V)

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="1810" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1073  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_93_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2781, i32 0, i32 0, [1 x i8]* @p_str2782, [1 x i8]* @p_str2783, [1 x i8]* @p_str2784, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2785, [1 x i8]* @p_str2786)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1811" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1075  %empty_423 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_94_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2787, [1 x i8]* @p_str2787, i32 64, i32 64, i16* %layer9_out_94_V_V, i16* %layer9_out_94_V_V)

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="1812" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1076  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_94_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2788, i32 0, i32 0, [1 x i8]* @p_str2789, [1 x i8]* @p_str2790, [1 x i8]* @p_str2791, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2792, [1 x i8]* @p_str2793)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1813" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1078  %empty_424 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_95_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2794, [1 x i8]* @p_str2794, i32 64, i32 64, i16* %layer9_out_95_V_V, i16* %layer9_out_95_V_V)

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="1814" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1079  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_95_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2795, i32 0, i32 0, [1 x i8]* @p_str2796, [1 x i8]* @p_str2797, [1 x i8]* @p_str2798, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2799, [1 x i8]* @p_str2800)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1815" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1081  %empty_425 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_96_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2801, [1 x i8]* @p_str2801, i32 64, i32 64, i16* %layer9_out_96_V_V, i16* %layer9_out_96_V_V)

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="1816" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1082  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_96_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2802, i32 0, i32 0, [1 x i8]* @p_str2803, [1 x i8]* @p_str2804, [1 x i8]* @p_str2805, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2806, [1 x i8]* @p_str2807)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1817" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1084  %empty_426 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_97_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2808, [1 x i8]* @p_str2808, i32 64, i32 64, i16* %layer9_out_97_V_V, i16* %layer9_out_97_V_V)

]]></Node>
<StgValue><ssdm name="empty_426"/></StgValue>
</operation>

<operation id="1818" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1085  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_97_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2809, i32 0, i32 0, [1 x i8]* @p_str2810, [1 x i8]* @p_str2811, [1 x i8]* @p_str2812, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2813, [1 x i8]* @p_str2814)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1819" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1087  %empty_427 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_98_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2815, [1 x i8]* @p_str2815, i32 64, i32 64, i16* %layer9_out_98_V_V, i16* %layer9_out_98_V_V)

]]></Node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="1820" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1088  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_98_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2816, i32 0, i32 0, [1 x i8]* @p_str2817, [1 x i8]* @p_str2818, [1 x i8]* @p_str2819, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2820, [1 x i8]* @p_str2821)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1821" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1090  %empty_428 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer9_out_LF_99_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2822, [1 x i8]* @p_str2822, i32 64, i32 64, i16* %layer9_out_99_V_V, i16* %layer9_out_99_V_V)

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="1822" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1091  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_99_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2823, i32 0, i32 0, [1 x i8]* @p_str2824, [1 x i8]* @p_str2825, [1 x i8]* @p_str2826, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2827, [1 x i8]* @p_str2828)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1823" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1093  %empty_429 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_100_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2829, [1 x i8]* @p_str2829, i32 64, i32 64, i16* %layer9_out_100_V_V, i16* %layer9_out_100_V_V)

]]></Node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="1824" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1094  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_100_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2830, i32 0, i32 0, [1 x i8]* @p_str2831, [1 x i8]* @p_str2832, [1 x i8]* @p_str2833, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2834, [1 x i8]* @p_str2835)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1825" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1096  %empty_430 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_101_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2836, [1 x i8]* @p_str2836, i32 64, i32 64, i16* %layer9_out_101_V_V, i16* %layer9_out_101_V_V)

]]></Node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="1826" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1097  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_101_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2837, i32 0, i32 0, [1 x i8]* @p_str2838, [1 x i8]* @p_str2839, [1 x i8]* @p_str2840, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2841, [1 x i8]* @p_str2842)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1827" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1099  %empty_431 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_102_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2843, [1 x i8]* @p_str2843, i32 64, i32 64, i16* %layer9_out_102_V_V, i16* %layer9_out_102_V_V)

]]></Node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>

<operation id="1828" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1100  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_102_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2844, i32 0, i32 0, [1 x i8]* @p_str2845, [1 x i8]* @p_str2846, [1 x i8]* @p_str2847, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2848, [1 x i8]* @p_str2849)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1829" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1102  %empty_432 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_103_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2850, [1 x i8]* @p_str2850, i32 64, i32 64, i16* %layer9_out_103_V_V, i16* %layer9_out_103_V_V)

]]></Node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="1830" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1103  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_103_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2851, i32 0, i32 0, [1 x i8]* @p_str2852, [1 x i8]* @p_str2853, [1 x i8]* @p_str2854, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2855, [1 x i8]* @p_str2856)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1831" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1105  %empty_433 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_104_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2857, [1 x i8]* @p_str2857, i32 64, i32 64, i16* %layer9_out_104_V_V, i16* %layer9_out_104_V_V)

]]></Node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>

<operation id="1832" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1106  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_104_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2858, i32 0, i32 0, [1 x i8]* @p_str2859, [1 x i8]* @p_str2860, [1 x i8]* @p_str2861, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2862, [1 x i8]* @p_str2863)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1833" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1108  %empty_434 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_105_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2864, [1 x i8]* @p_str2864, i32 64, i32 64, i16* %layer9_out_105_V_V, i16* %layer9_out_105_V_V)

]]></Node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>

<operation id="1834" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1109  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_105_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2865, i32 0, i32 0, [1 x i8]* @p_str2866, [1 x i8]* @p_str2867, [1 x i8]* @p_str2868, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2869, [1 x i8]* @p_str2870)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1835" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1111  %empty_435 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_106_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2871, [1 x i8]* @p_str2871, i32 64, i32 64, i16* %layer9_out_106_V_V, i16* %layer9_out_106_V_V)

]]></Node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>

<operation id="1836" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1112  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_106_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2872, i32 0, i32 0, [1 x i8]* @p_str2873, [1 x i8]* @p_str2874, [1 x i8]* @p_str2875, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2876, [1 x i8]* @p_str2877)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1837" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1114  %empty_436 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_107_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2878, [1 x i8]* @p_str2878, i32 64, i32 64, i16* %layer9_out_107_V_V, i16* %layer9_out_107_V_V)

]]></Node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>

<operation id="1838" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1115  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_107_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2879, i32 0, i32 0, [1 x i8]* @p_str2880, [1 x i8]* @p_str2881, [1 x i8]* @p_str2882, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2883, [1 x i8]* @p_str2884)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1839" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1117  %empty_437 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_108_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2885, [1 x i8]* @p_str2885, i32 64, i32 64, i16* %layer9_out_108_V_V, i16* %layer9_out_108_V_V)

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="1840" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1118  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_108_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2886, i32 0, i32 0, [1 x i8]* @p_str2887, [1 x i8]* @p_str2888, [1 x i8]* @p_str2889, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2890, [1 x i8]* @p_str2891)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1841" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1120  %empty_438 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_109_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2892, [1 x i8]* @p_str2892, i32 64, i32 64, i16* %layer9_out_109_V_V, i16* %layer9_out_109_V_V)

]]></Node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="1842" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1121  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_109_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2893, i32 0, i32 0, [1 x i8]* @p_str2894, [1 x i8]* @p_str2895, [1 x i8]* @p_str2896, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2897, [1 x i8]* @p_str2898)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1843" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1123  %empty_439 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_110_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2899, [1 x i8]* @p_str2899, i32 64, i32 64, i16* %layer9_out_110_V_V, i16* %layer9_out_110_V_V)

]]></Node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="1844" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1124  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_110_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2900, i32 0, i32 0, [1 x i8]* @p_str2901, [1 x i8]* @p_str2902, [1 x i8]* @p_str2903, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2904, [1 x i8]* @p_str2905)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1845" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1126  %empty_440 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_111_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2906, [1 x i8]* @p_str2906, i32 64, i32 64, i16* %layer9_out_111_V_V, i16* %layer9_out_111_V_V)

]]></Node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="1846" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1127  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_111_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2907, i32 0, i32 0, [1 x i8]* @p_str2908, [1 x i8]* @p_str2909, [1 x i8]* @p_str2910, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2911, [1 x i8]* @p_str2912)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1847" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1129  %empty_441 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_112_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2913, [1 x i8]* @p_str2913, i32 64, i32 64, i16* %layer9_out_112_V_V, i16* %layer9_out_112_V_V)

]]></Node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="1848" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1130  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_112_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2914, i32 0, i32 0, [1 x i8]* @p_str2915, [1 x i8]* @p_str2916, [1 x i8]* @p_str2917, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2918, [1 x i8]* @p_str2919)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1849" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1132  %empty_442 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_113_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2920, [1 x i8]* @p_str2920, i32 64, i32 64, i16* %layer9_out_113_V_V, i16* %layer9_out_113_V_V)

]]></Node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>

<operation id="1850" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1133  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_113_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2921, i32 0, i32 0, [1 x i8]* @p_str2922, [1 x i8]* @p_str2923, [1 x i8]* @p_str2924, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2925, [1 x i8]* @p_str2926)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1851" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1135  %empty_443 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_114_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2927, [1 x i8]* @p_str2927, i32 64, i32 64, i16* %layer9_out_114_V_V, i16* %layer9_out_114_V_V)

]]></Node>
<StgValue><ssdm name="empty_443"/></StgValue>
</operation>

<operation id="1852" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1136  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_114_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2928, i32 0, i32 0, [1 x i8]* @p_str2929, [1 x i8]* @p_str2930, [1 x i8]* @p_str2931, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2932, [1 x i8]* @p_str2933)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1853" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1138  %empty_444 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_115_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2934, [1 x i8]* @p_str2934, i32 64, i32 64, i16* %layer9_out_115_V_V, i16* %layer9_out_115_V_V)

]]></Node>
<StgValue><ssdm name="empty_444"/></StgValue>
</operation>

<operation id="1854" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1139  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_115_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2935, i32 0, i32 0, [1 x i8]* @p_str2936, [1 x i8]* @p_str2937, [1 x i8]* @p_str2938, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2939, [1 x i8]* @p_str2940)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1855" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1141  %empty_445 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_116_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2941, [1 x i8]* @p_str2941, i32 64, i32 64, i16* %layer9_out_116_V_V, i16* %layer9_out_116_V_V)

]]></Node>
<StgValue><ssdm name="empty_445"/></StgValue>
</operation>

<operation id="1856" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1142  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_116_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2942, i32 0, i32 0, [1 x i8]* @p_str2943, [1 x i8]* @p_str2944, [1 x i8]* @p_str2945, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2946, [1 x i8]* @p_str2947)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1857" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1144  %empty_446 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_117_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2948, [1 x i8]* @p_str2948, i32 64, i32 64, i16* %layer9_out_117_V_V, i16* %layer9_out_117_V_V)

]]></Node>
<StgValue><ssdm name="empty_446"/></StgValue>
</operation>

<operation id="1858" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1145  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_117_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2949, i32 0, i32 0, [1 x i8]* @p_str2950, [1 x i8]* @p_str2951, [1 x i8]* @p_str2952, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2953, [1 x i8]* @p_str2954)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1859" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1147  %empty_447 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_118_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2955, [1 x i8]* @p_str2955, i32 64, i32 64, i16* %layer9_out_118_V_V, i16* %layer9_out_118_V_V)

]]></Node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>

<operation id="1860" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1148  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_118_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2956, i32 0, i32 0, [1 x i8]* @p_str2957, [1 x i8]* @p_str2958, [1 x i8]* @p_str2959, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2960, [1 x i8]* @p_str2961)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1861" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1150  %empty_448 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_119_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2962, [1 x i8]* @p_str2962, i32 64, i32 64, i16* %layer9_out_119_V_V, i16* %layer9_out_119_V_V)

]]></Node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>

<operation id="1862" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1151  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_119_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2963, i32 0, i32 0, [1 x i8]* @p_str2964, [1 x i8]* @p_str2965, [1 x i8]* @p_str2966, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2967, [1 x i8]* @p_str2968)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1863" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1153  %empty_449 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_120_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2969, [1 x i8]* @p_str2969, i32 64, i32 64, i16* %layer9_out_120_V_V, i16* %layer9_out_120_V_V)

]]></Node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>

<operation id="1864" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1154  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_120_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2970, i32 0, i32 0, [1 x i8]* @p_str2971, [1 x i8]* @p_str2972, [1 x i8]* @p_str2973, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2974, [1 x i8]* @p_str2975)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1865" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1156  %empty_450 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_121_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2976, [1 x i8]* @p_str2976, i32 64, i32 64, i16* %layer9_out_121_V_V, i16* %layer9_out_121_V_V)

]]></Node>
<StgValue><ssdm name="empty_450"/></StgValue>
</operation>

<operation id="1866" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1157  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_121_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2977, i32 0, i32 0, [1 x i8]* @p_str2978, [1 x i8]* @p_str2979, [1 x i8]* @p_str2980, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2981, [1 x i8]* @p_str2982)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1867" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1159  %empty_451 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_122_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2983, [1 x i8]* @p_str2983, i32 64, i32 64, i16* %layer9_out_122_V_V, i16* %layer9_out_122_V_V)

]]></Node>
<StgValue><ssdm name="empty_451"/></StgValue>
</operation>

<operation id="1868" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1160  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_122_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2984, i32 0, i32 0, [1 x i8]* @p_str2985, [1 x i8]* @p_str2986, [1 x i8]* @p_str2987, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2988, [1 x i8]* @p_str2989)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1869" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1162  %empty_452 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_123_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2990, [1 x i8]* @p_str2990, i32 64, i32 64, i16* %layer9_out_123_V_V, i16* %layer9_out_123_V_V)

]]></Node>
<StgValue><ssdm name="empty_452"/></StgValue>
</operation>

<operation id="1870" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1163  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_123_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2991, i32 0, i32 0, [1 x i8]* @p_str2992, [1 x i8]* @p_str2993, [1 x i8]* @p_str2994, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2995, [1 x i8]* @p_str2996)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1871" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1165  %empty_453 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_124_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2997, [1 x i8]* @p_str2997, i32 64, i32 64, i16* %layer9_out_124_V_V, i16* %layer9_out_124_V_V)

]]></Node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>

<operation id="1872" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1166  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_124_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2998, i32 0, i32 0, [1 x i8]* @p_str2999, [1 x i8]* @p_str3000, [1 x i8]* @p_str3001, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3002, [1 x i8]* @p_str3003)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1873" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1168  %empty_454 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_125_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3004, [1 x i8]* @p_str3004, i32 64, i32 64, i16* %layer9_out_125_V_V, i16* %layer9_out_125_V_V)

]]></Node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="1874" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1169  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_125_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3005, i32 0, i32 0, [1 x i8]* @p_str3006, [1 x i8]* @p_str3007, [1 x i8]* @p_str3008, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3009, [1 x i8]* @p_str3010)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1875" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1171  %empty_455 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_126_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3011, [1 x i8]* @p_str3011, i32 64, i32 64, i16* %layer9_out_126_V_V, i16* %layer9_out_126_V_V)

]]></Node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>

<operation id="1876" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1172  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_126_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3012, i32 0, i32 0, [1 x i8]* @p_str3013, [1 x i8]* @p_str3014, [1 x i8]* @p_str3015, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3016, [1 x i8]* @p_str3017)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1877" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1174  %empty_456 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer9_out_LF_127_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3018, [1 x i8]* @p_str3018, i32 64, i32 64, i16* %layer9_out_127_V_V, i16* %layer9_out_127_V_V)

]]></Node>
<StgValue><ssdm name="empty_456"/></StgValue>
</operation>

<operation id="1878" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1175  call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_127_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3019, i32 0, i32 0, [1 x i8]* @p_str3020, [1 x i8]* @p_str3021, [1 x i8]* @p_str3022, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3023, [1 x i8]* @p_str3024)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1879" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1177  %empty_457 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer10_out_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3025, [1 x i8]* @p_str3025, i32 64, i32 64, i16* %layer10_out_0_V_V, i16* %layer10_out_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_457"/></StgValue>
</operation>

<operation id="1880" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1178  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3026, i32 0, i32 0, [1 x i8]* @p_str3027, [1 x i8]* @p_str3028, [1 x i8]* @p_str3029, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3030, [1 x i8]* @p_str3031)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1881" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1180  %empty_458 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer10_out_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3032, [1 x i8]* @p_str3032, i32 64, i32 64, i16* %layer10_out_1_V_V, i16* %layer10_out_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_458"/></StgValue>
</operation>

<operation id="1882" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1181  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3033, i32 0, i32 0, [1 x i8]* @p_str3034, [1 x i8]* @p_str3035, [1 x i8]* @p_str3036, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3037, [1 x i8]* @p_str3038)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1883" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1183  %empty_459 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer10_out_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3039, [1 x i8]* @p_str3039, i32 64, i32 64, i16* %layer10_out_2_V_V, i16* %layer10_out_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_459"/></StgValue>
</operation>

<operation id="1884" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1184  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3040, i32 0, i32 0, [1 x i8]* @p_str3041, [1 x i8]* @p_str3042, [1 x i8]* @p_str3043, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3044, [1 x i8]* @p_str3045)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1885" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1186  %empty_460 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer10_out_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3046, [1 x i8]* @p_str3046, i32 64, i32 64, i16* %layer10_out_3_V_V, i16* %layer10_out_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_460"/></StgValue>
</operation>

<operation id="1886" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1187  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3047, i32 0, i32 0, [1 x i8]* @p_str3048, [1 x i8]* @p_str3049, [1 x i8]* @p_str3050, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3051, [1 x i8]* @p_str3052)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1887" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1189  %empty_461 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer10_out_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3053, [1 x i8]* @p_str3053, i32 64, i32 64, i16* %layer10_out_4_V_V, i16* %layer10_out_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_461"/></StgValue>
</operation>

<operation id="1888" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1190  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3054, i32 0, i32 0, [1 x i8]* @p_str3055, [1 x i8]* @p_str3056, [1 x i8]* @p_str3057, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3058, [1 x i8]* @p_str3059)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1889" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1192  %empty_462 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer10_out_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3060, [1 x i8]* @p_str3060, i32 64, i32 64, i16* %layer10_out_5_V_V, i16* %layer10_out_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_462"/></StgValue>
</operation>

<operation id="1890" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1193  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3061, i32 0, i32 0, [1 x i8]* @p_str3062, [1 x i8]* @p_str3063, [1 x i8]* @p_str3064, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3065, [1 x i8]* @p_str3066)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1891" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1195  %empty_463 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer10_out_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3067, [1 x i8]* @p_str3067, i32 64, i32 64, i16* %layer10_out_6_V_V, i16* %layer10_out_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_463"/></StgValue>
</operation>

<operation id="1892" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1196  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3068, i32 0, i32 0, [1 x i8]* @p_str3069, [1 x i8]* @p_str3070, [1 x i8]* @p_str3071, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3072, [1 x i8]* @p_str3073)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1893" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1198  %empty_464 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer10_out_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3074, [1 x i8]* @p_str3074, i32 64, i32 64, i16* %layer10_out_7_V_V, i16* %layer10_out_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_464"/></StgValue>
</operation>

<operation id="1894" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1199  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3075, i32 0, i32 0, [1 x i8]* @p_str3076, [1 x i8]* @p_str3077, [1 x i8]* @p_str3078, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3079, [1 x i8]* @p_str3080)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1895" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1201  %empty_465 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer10_out_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3081, [1 x i8]* @p_str3081, i32 64, i32 64, i16* %layer10_out_8_V_V, i16* %layer10_out_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_465"/></StgValue>
</operation>

<operation id="1896" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1202  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3082, i32 0, i32 0, [1 x i8]* @p_str3083, [1 x i8]* @p_str3084, [1 x i8]* @p_str3085, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3086, [1 x i8]* @p_str3087)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1897" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1204  %empty_466 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer10_out_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3088, [1 x i8]* @p_str3088, i32 64, i32 64, i16* %layer10_out_9_V_V, i16* %layer10_out_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_466"/></StgValue>
</operation>

<operation id="1898" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1205  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3089, i32 0, i32 0, [1 x i8]* @p_str3090, [1 x i8]* @p_str3091, [1 x i8]* @p_str3092, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3093, [1 x i8]* @p_str3094)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1899" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1207  %empty_467 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3095, [1 x i8]* @p_str3095, i32 64, i32 64, i16* %layer10_out_10_V_V, i16* %layer10_out_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_467"/></StgValue>
</operation>

<operation id="1900" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1208  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3096, i32 0, i32 0, [1 x i8]* @p_str3097, [1 x i8]* @p_str3098, [1 x i8]* @p_str3099, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3100, [1 x i8]* @p_str3101)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1901" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1210  %empty_468 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3102, [1 x i8]* @p_str3102, i32 64, i32 64, i16* %layer10_out_11_V_V, i16* %layer10_out_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_468"/></StgValue>
</operation>

<operation id="1902" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1211  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3103, i32 0, i32 0, [1 x i8]* @p_str3104, [1 x i8]* @p_str3105, [1 x i8]* @p_str3106, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3107, [1 x i8]* @p_str3108)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1903" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1213  %empty_469 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3109, [1 x i8]* @p_str3109, i32 64, i32 64, i16* %layer10_out_12_V_V, i16* %layer10_out_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_469"/></StgValue>
</operation>

<operation id="1904" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1214  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3110, i32 0, i32 0, [1 x i8]* @p_str3111, [1 x i8]* @p_str3112, [1 x i8]* @p_str3113, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3114, [1 x i8]* @p_str3115)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1905" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1216  %empty_470 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3116, [1 x i8]* @p_str3116, i32 64, i32 64, i16* %layer10_out_13_V_V, i16* %layer10_out_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_470"/></StgValue>
</operation>

<operation id="1906" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1217  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3117, i32 0, i32 0, [1 x i8]* @p_str3118, [1 x i8]* @p_str3119, [1 x i8]* @p_str3120, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3121, [1 x i8]* @p_str3122)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1907" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1219  %empty_471 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3123, [1 x i8]* @p_str3123, i32 64, i32 64, i16* %layer10_out_14_V_V, i16* %layer10_out_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_471"/></StgValue>
</operation>

<operation id="1908" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1220  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3124, i32 0, i32 0, [1 x i8]* @p_str3125, [1 x i8]* @p_str3126, [1 x i8]* @p_str3127, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3128, [1 x i8]* @p_str3129)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1909" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1222  %empty_472 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3130, [1 x i8]* @p_str3130, i32 64, i32 64, i16* %layer10_out_15_V_V, i16* %layer10_out_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_472"/></StgValue>
</operation>

<operation id="1910" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1223  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3131, i32 0, i32 0, [1 x i8]* @p_str3132, [1 x i8]* @p_str3133, [1 x i8]* @p_str3134, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3135, [1 x i8]* @p_str3136)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1911" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1225  %empty_473 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3137, [1 x i8]* @p_str3137, i32 64, i32 64, i16* %layer10_out_16_V_V, i16* %layer10_out_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_473"/></StgValue>
</operation>

<operation id="1912" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1226  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3138, i32 0, i32 0, [1 x i8]* @p_str3139, [1 x i8]* @p_str3140, [1 x i8]* @p_str3141, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3142, [1 x i8]* @p_str3143)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1913" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1228  %empty_474 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3144, [1 x i8]* @p_str3144, i32 64, i32 64, i16* %layer10_out_17_V_V, i16* %layer10_out_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_474"/></StgValue>
</operation>

<operation id="1914" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1229  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3145, i32 0, i32 0, [1 x i8]* @p_str3146, [1 x i8]* @p_str3147, [1 x i8]* @p_str3148, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3149, [1 x i8]* @p_str3150)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1915" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1231  %empty_475 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3151, [1 x i8]* @p_str3151, i32 64, i32 64, i16* %layer10_out_18_V_V, i16* %layer10_out_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_475"/></StgValue>
</operation>

<operation id="1916" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1232  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3152, i32 0, i32 0, [1 x i8]* @p_str3153, [1 x i8]* @p_str3154, [1 x i8]* @p_str3155, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3156, [1 x i8]* @p_str3157)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1917" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1234  %empty_476 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3158, [1 x i8]* @p_str3158, i32 64, i32 64, i16* %layer10_out_19_V_V, i16* %layer10_out_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_476"/></StgValue>
</operation>

<operation id="1918" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1235  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3159, i32 0, i32 0, [1 x i8]* @p_str3160, [1 x i8]* @p_str3161, [1 x i8]* @p_str3162, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3163, [1 x i8]* @p_str3164)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1919" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1237  %empty_477 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3165, [1 x i8]* @p_str3165, i32 64, i32 64, i16* %layer10_out_20_V_V, i16* %layer10_out_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>

<operation id="1920" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1238  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3166, i32 0, i32 0, [1 x i8]* @p_str3167, [1 x i8]* @p_str3168, [1 x i8]* @p_str3169, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3170, [1 x i8]* @p_str3171)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1921" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1240  %empty_478 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3172, [1 x i8]* @p_str3172, i32 64, i32 64, i16* %layer10_out_21_V_V, i16* %layer10_out_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_478"/></StgValue>
</operation>

<operation id="1922" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1241  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3173, i32 0, i32 0, [1 x i8]* @p_str3174, [1 x i8]* @p_str3175, [1 x i8]* @p_str3176, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3177, [1 x i8]* @p_str3178)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1923" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1243  %empty_479 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3179, [1 x i8]* @p_str3179, i32 64, i32 64, i16* %layer10_out_22_V_V, i16* %layer10_out_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_479"/></StgValue>
</operation>

<operation id="1924" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1244  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3180, i32 0, i32 0, [1 x i8]* @p_str3181, [1 x i8]* @p_str3182, [1 x i8]* @p_str3183, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3184, [1 x i8]* @p_str3185)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1925" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1246  %empty_480 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3186, [1 x i8]* @p_str3186, i32 64, i32 64, i16* %layer10_out_23_V_V, i16* %layer10_out_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_480"/></StgValue>
</operation>

<operation id="1926" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1247  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3187, i32 0, i32 0, [1 x i8]* @p_str3188, [1 x i8]* @p_str3189, [1 x i8]* @p_str3190, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3191, [1 x i8]* @p_str3192)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1927" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1249  %empty_481 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3193, [1 x i8]* @p_str3193, i32 64, i32 64, i16* %layer10_out_24_V_V, i16* %layer10_out_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_481"/></StgValue>
</operation>

<operation id="1928" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1250  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3194, i32 0, i32 0, [1 x i8]* @p_str3195, [1 x i8]* @p_str3196, [1 x i8]* @p_str3197, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3198, [1 x i8]* @p_str3199)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1929" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1252  %empty_482 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3200, [1 x i8]* @p_str3200, i32 64, i32 64, i16* %layer10_out_25_V_V, i16* %layer10_out_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_482"/></StgValue>
</operation>

<operation id="1930" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1253  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3201, i32 0, i32 0, [1 x i8]* @p_str3202, [1 x i8]* @p_str3203, [1 x i8]* @p_str3204, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3205, [1 x i8]* @p_str3206)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1931" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1255  %empty_483 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3207, [1 x i8]* @p_str3207, i32 64, i32 64, i16* %layer10_out_26_V_V, i16* %layer10_out_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="1932" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1256  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3208, i32 0, i32 0, [1 x i8]* @p_str3209, [1 x i8]* @p_str3210, [1 x i8]* @p_str3211, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3212, [1 x i8]* @p_str3213)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1933" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1258  %empty_484 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3214, [1 x i8]* @p_str3214, i32 64, i32 64, i16* %layer10_out_27_V_V, i16* %layer10_out_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_484"/></StgValue>
</operation>

<operation id="1934" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1259  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3215, i32 0, i32 0, [1 x i8]* @p_str3216, [1 x i8]* @p_str3217, [1 x i8]* @p_str3218, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3219, [1 x i8]* @p_str3220)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1935" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1261  %empty_485 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3221, [1 x i8]* @p_str3221, i32 64, i32 64, i16* %layer10_out_28_V_V, i16* %layer10_out_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_485"/></StgValue>
</operation>

<operation id="1936" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1262  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3222, i32 0, i32 0, [1 x i8]* @p_str3223, [1 x i8]* @p_str3224, [1 x i8]* @p_str3225, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3226, [1 x i8]* @p_str3227)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1937" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1264  %empty_486 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3228, [1 x i8]* @p_str3228, i32 64, i32 64, i16* %layer10_out_29_V_V, i16* %layer10_out_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_486"/></StgValue>
</operation>

<operation id="1938" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1265  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3229, i32 0, i32 0, [1 x i8]* @p_str3230, [1 x i8]* @p_str3231, [1 x i8]* @p_str3232, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3233, [1 x i8]* @p_str3234)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1939" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1267  %empty_487 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3235, [1 x i8]* @p_str3235, i32 64, i32 64, i16* %layer10_out_30_V_V, i16* %layer10_out_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_487"/></StgValue>
</operation>

<operation id="1940" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1268  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3236, i32 0, i32 0, [1 x i8]* @p_str3237, [1 x i8]* @p_str3238, [1 x i8]* @p_str3239, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3240, [1 x i8]* @p_str3241)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1941" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1270  %empty_488 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3242, [1 x i8]* @p_str3242, i32 64, i32 64, i16* %layer10_out_31_V_V, i16* %layer10_out_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="1942" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1271  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3243, i32 0, i32 0, [1 x i8]* @p_str3244, [1 x i8]* @p_str3245, [1 x i8]* @p_str3246, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3247, [1 x i8]* @p_str3248)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1943" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1273  %empty_489 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3249, [1 x i8]* @p_str3249, i32 64, i32 64, i16* %layer10_out_32_V_V, i16* %layer10_out_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_489"/></StgValue>
</operation>

<operation id="1944" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1274  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3250, i32 0, i32 0, [1 x i8]* @p_str3251, [1 x i8]* @p_str3252, [1 x i8]* @p_str3253, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3254, [1 x i8]* @p_str3255)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1945" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1276  %empty_490 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3256, [1 x i8]* @p_str3256, i32 64, i32 64, i16* %layer10_out_33_V_V, i16* %layer10_out_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_490"/></StgValue>
</operation>

<operation id="1946" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1277  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3257, i32 0, i32 0, [1 x i8]* @p_str3258, [1 x i8]* @p_str3259, [1 x i8]* @p_str3260, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3261, [1 x i8]* @p_str3262)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1947" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1279  %empty_491 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3263, [1 x i8]* @p_str3263, i32 64, i32 64, i16* %layer10_out_34_V_V, i16* %layer10_out_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_491"/></StgValue>
</operation>

<operation id="1948" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1280  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3264, i32 0, i32 0, [1 x i8]* @p_str3265, [1 x i8]* @p_str3266, [1 x i8]* @p_str3267, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3268, [1 x i8]* @p_str3269)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1949" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1282  %empty_492 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3270, [1 x i8]* @p_str3270, i32 64, i32 64, i16* %layer10_out_35_V_V, i16* %layer10_out_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_492"/></StgValue>
</operation>

<operation id="1950" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1283  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3271, i32 0, i32 0, [1 x i8]* @p_str3272, [1 x i8]* @p_str3273, [1 x i8]* @p_str3274, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3275, [1 x i8]* @p_str3276)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1951" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1285  %empty_493 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3277, [1 x i8]* @p_str3277, i32 64, i32 64, i16* %layer10_out_36_V_V, i16* %layer10_out_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_493"/></StgValue>
</operation>

<operation id="1952" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1286  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3278, i32 0, i32 0, [1 x i8]* @p_str3279, [1 x i8]* @p_str3280, [1 x i8]* @p_str3281, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3282, [1 x i8]* @p_str3283)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1953" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1288  %empty_494 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3284, [1 x i8]* @p_str3284, i32 64, i32 64, i16* %layer10_out_37_V_V, i16* %layer10_out_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_494"/></StgValue>
</operation>

<operation id="1954" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1289  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3285, i32 0, i32 0, [1 x i8]* @p_str3286, [1 x i8]* @p_str3287, [1 x i8]* @p_str3288, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3289, [1 x i8]* @p_str3290)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1955" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1291  %empty_495 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3291, [1 x i8]* @p_str3291, i32 64, i32 64, i16* %layer10_out_38_V_V, i16* %layer10_out_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_495"/></StgValue>
</operation>

<operation id="1956" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1292  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3292, i32 0, i32 0, [1 x i8]* @p_str3293, [1 x i8]* @p_str3294, [1 x i8]* @p_str3295, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3296, [1 x i8]* @p_str3297)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1957" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1294  %empty_496 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3298, [1 x i8]* @p_str3298, i32 64, i32 64, i16* %layer10_out_39_V_V, i16* %layer10_out_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="1958" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1295  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3299, i32 0, i32 0, [1 x i8]* @p_str3300, [1 x i8]* @p_str3301, [1 x i8]* @p_str3302, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3303, [1 x i8]* @p_str3304)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1959" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1297  %empty_497 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3305, [1 x i8]* @p_str3305, i32 64, i32 64, i16* %layer10_out_40_V_V, i16* %layer10_out_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="1960" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1298  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3306, i32 0, i32 0, [1 x i8]* @p_str3307, [1 x i8]* @p_str3308, [1 x i8]* @p_str3309, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3310, [1 x i8]* @p_str3311)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1961" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1300  %empty_498 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3312, [1 x i8]* @p_str3312, i32 64, i32 64, i16* %layer10_out_41_V_V, i16* %layer10_out_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="1962" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1301  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3313, i32 0, i32 0, [1 x i8]* @p_str3314, [1 x i8]* @p_str3315, [1 x i8]* @p_str3316, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3317, [1 x i8]* @p_str3318)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1963" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1303  %empty_499 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3319, [1 x i8]* @p_str3319, i32 64, i32 64, i16* %layer10_out_42_V_V, i16* %layer10_out_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_499"/></StgValue>
</operation>

<operation id="1964" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1304  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3320, i32 0, i32 0, [1 x i8]* @p_str3321, [1 x i8]* @p_str3322, [1 x i8]* @p_str3323, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3324, [1 x i8]* @p_str3325)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1965" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1306  %empty_500 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3326, [1 x i8]* @p_str3326, i32 64, i32 64, i16* %layer10_out_43_V_V, i16* %layer10_out_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_500"/></StgValue>
</operation>

<operation id="1966" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1307  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3327, i32 0, i32 0, [1 x i8]* @p_str3328, [1 x i8]* @p_str3329, [1 x i8]* @p_str3330, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3331, [1 x i8]* @p_str3332)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1967" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1309  %empty_501 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3333, [1 x i8]* @p_str3333, i32 64, i32 64, i16* %layer10_out_44_V_V, i16* %layer10_out_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_501"/></StgValue>
</operation>

<operation id="1968" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1310  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3334, i32 0, i32 0, [1 x i8]* @p_str3335, [1 x i8]* @p_str3336, [1 x i8]* @p_str3337, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3338, [1 x i8]* @p_str3339)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1969" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1312  %empty_502 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3340, [1 x i8]* @p_str3340, i32 64, i32 64, i16* %layer10_out_45_V_V, i16* %layer10_out_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_502"/></StgValue>
</operation>

<operation id="1970" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1313  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3341, i32 0, i32 0, [1 x i8]* @p_str3342, [1 x i8]* @p_str3343, [1 x i8]* @p_str3344, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3345, [1 x i8]* @p_str3346)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1971" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1315  %empty_503 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3347, [1 x i8]* @p_str3347, i32 64, i32 64, i16* %layer10_out_46_V_V, i16* %layer10_out_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_503"/></StgValue>
</operation>

<operation id="1972" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1316  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3348, i32 0, i32 0, [1 x i8]* @p_str3349, [1 x i8]* @p_str3350, [1 x i8]* @p_str3351, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3352, [1 x i8]* @p_str3353)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1973" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1318  %empty_504 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3354, [1 x i8]* @p_str3354, i32 64, i32 64, i16* %layer10_out_47_V_V, i16* %layer10_out_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_504"/></StgValue>
</operation>

<operation id="1974" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1319  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3355, i32 0, i32 0, [1 x i8]* @p_str3356, [1 x i8]* @p_str3357, [1 x i8]* @p_str3358, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3359, [1 x i8]* @p_str3360)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1975" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1321  %empty_505 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3361, [1 x i8]* @p_str3361, i32 64, i32 64, i16* %layer10_out_48_V_V, i16* %layer10_out_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_505"/></StgValue>
</operation>

<operation id="1976" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1322  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3362, i32 0, i32 0, [1 x i8]* @p_str3363, [1 x i8]* @p_str3364, [1 x i8]* @p_str3365, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3366, [1 x i8]* @p_str3367)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1977" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1324  %empty_506 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3368, [1 x i8]* @p_str3368, i32 64, i32 64, i16* %layer10_out_49_V_V, i16* %layer10_out_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_506"/></StgValue>
</operation>

<operation id="1978" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1325  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3369, i32 0, i32 0, [1 x i8]* @p_str3370, [1 x i8]* @p_str3371, [1 x i8]* @p_str3372, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3373, [1 x i8]* @p_str3374)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1979" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1327  %empty_507 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3375, [1 x i8]* @p_str3375, i32 64, i32 64, i16* %layer10_out_50_V_V, i16* %layer10_out_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>

<operation id="1980" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1328  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3376, i32 0, i32 0, [1 x i8]* @p_str3377, [1 x i8]* @p_str3378, [1 x i8]* @p_str3379, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3380, [1 x i8]* @p_str3381)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1981" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1330  %empty_508 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3382, [1 x i8]* @p_str3382, i32 64, i32 64, i16* %layer10_out_51_V_V, i16* %layer10_out_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="1982" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1331  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3383, i32 0, i32 0, [1 x i8]* @p_str3384, [1 x i8]* @p_str3385, [1 x i8]* @p_str3386, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3387, [1 x i8]* @p_str3388)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1983" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1333  %empty_509 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3389, [1 x i8]* @p_str3389, i32 64, i32 64, i16* %layer10_out_52_V_V, i16* %layer10_out_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="1984" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1334  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3390, i32 0, i32 0, [1 x i8]* @p_str3391, [1 x i8]* @p_str3392, [1 x i8]* @p_str3393, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3394, [1 x i8]* @p_str3395)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1985" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1336  %empty_510 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3396, [1 x i8]* @p_str3396, i32 64, i32 64, i16* %layer10_out_53_V_V, i16* %layer10_out_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_510"/></StgValue>
</operation>

<operation id="1986" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1337  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3397, i32 0, i32 0, [1 x i8]* @p_str3398, [1 x i8]* @p_str3399, [1 x i8]* @p_str3400, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3401, [1 x i8]* @p_str3402)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1987" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1339  %empty_511 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3403, [1 x i8]* @p_str3403, i32 64, i32 64, i16* %layer10_out_54_V_V, i16* %layer10_out_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_511"/></StgValue>
</operation>

<operation id="1988" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1340  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3404, i32 0, i32 0, [1 x i8]* @p_str3405, [1 x i8]* @p_str3406, [1 x i8]* @p_str3407, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3408, [1 x i8]* @p_str3409)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1989" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1342  %empty_512 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3410, [1 x i8]* @p_str3410, i32 64, i32 64, i16* %layer10_out_55_V_V, i16* %layer10_out_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_512"/></StgValue>
</operation>

<operation id="1990" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1343  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3411, i32 0, i32 0, [1 x i8]* @p_str3412, [1 x i8]* @p_str3413, [1 x i8]* @p_str3414, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3415, [1 x i8]* @p_str3416)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1991" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1345  %empty_513 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3417, [1 x i8]* @p_str3417, i32 64, i32 64, i16* %layer10_out_56_V_V, i16* %layer10_out_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_513"/></StgValue>
</operation>

<operation id="1992" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1346  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3418, i32 0, i32 0, [1 x i8]* @p_str3419, [1 x i8]* @p_str3420, [1 x i8]* @p_str3421, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3422, [1 x i8]* @p_str3423)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1993" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1348  %empty_514 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3424, [1 x i8]* @p_str3424, i32 64, i32 64, i16* %layer10_out_57_V_V, i16* %layer10_out_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_514"/></StgValue>
</operation>

<operation id="1994" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1349  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3425, i32 0, i32 0, [1 x i8]* @p_str3426, [1 x i8]* @p_str3427, [1 x i8]* @p_str3428, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3429, [1 x i8]* @p_str3430)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1995" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1351  %empty_515 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3431, [1 x i8]* @p_str3431, i32 64, i32 64, i16* %layer10_out_58_V_V, i16* %layer10_out_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_515"/></StgValue>
</operation>

<operation id="1996" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1352  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3432, i32 0, i32 0, [1 x i8]* @p_str3433, [1 x i8]* @p_str3434, [1 x i8]* @p_str3435, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3436, [1 x i8]* @p_str3437)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1997" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1354  %empty_516 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3438, [1 x i8]* @p_str3438, i32 64, i32 64, i16* %layer10_out_59_V_V, i16* %layer10_out_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_516"/></StgValue>
</operation>

<operation id="1998" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1355  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3439, i32 0, i32 0, [1 x i8]* @p_str3440, [1 x i8]* @p_str3441, [1 x i8]* @p_str3442, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3443, [1 x i8]* @p_str3444)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1999" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1357  %empty_517 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3445, [1 x i8]* @p_str3445, i32 64, i32 64, i16* %layer10_out_60_V_V, i16* %layer10_out_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_517"/></StgValue>
</operation>

<operation id="2000" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1358  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3446, i32 0, i32 0, [1 x i8]* @p_str3447, [1 x i8]* @p_str3448, [1 x i8]* @p_str3449, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3450, [1 x i8]* @p_str3451)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2001" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1360  %empty_518 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3452, [1 x i8]* @p_str3452, i32 64, i32 64, i16* %layer10_out_61_V_V, i16* %layer10_out_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_518"/></StgValue>
</operation>

<operation id="2002" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1361  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3453, i32 0, i32 0, [1 x i8]* @p_str3454, [1 x i8]* @p_str3455, [1 x i8]* @p_str3456, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3457, [1 x i8]* @p_str3458)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2003" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1363  %empty_519 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3459, [1 x i8]* @p_str3459, i32 64, i32 64, i16* %layer10_out_62_V_V, i16* %layer10_out_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_519"/></StgValue>
</operation>

<operation id="2004" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1364  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3460, i32 0, i32 0, [1 x i8]* @p_str3461, [1 x i8]* @p_str3462, [1 x i8]* @p_str3463, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3464, [1 x i8]* @p_str3465)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2005" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1366  %empty_520 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3466, [1 x i8]* @p_str3466, i32 64, i32 64, i16* %layer10_out_63_V_V, i16* %layer10_out_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_520"/></StgValue>
</operation>

<operation id="2006" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1367  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3467, i32 0, i32 0, [1 x i8]* @p_str3468, [1 x i8]* @p_str3469, [1 x i8]* @p_str3470, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3471, [1 x i8]* @p_str3472)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2007" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1369  %empty_521 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_64_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3473, [1 x i8]* @p_str3473, i32 64, i32 64, i16* %layer10_out_64_V_V, i16* %layer10_out_64_V_V)

]]></Node>
<StgValue><ssdm name="empty_521"/></StgValue>
</operation>

<operation id="2008" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1370  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_64_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3474, i32 0, i32 0, [1 x i8]* @p_str3475, [1 x i8]* @p_str3476, [1 x i8]* @p_str3477, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3478, [1 x i8]* @p_str3479)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2009" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1372  %empty_522 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_65_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3480, [1 x i8]* @p_str3480, i32 64, i32 64, i16* %layer10_out_65_V_V, i16* %layer10_out_65_V_V)

]]></Node>
<StgValue><ssdm name="empty_522"/></StgValue>
</operation>

<operation id="2010" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1373  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_65_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3481, i32 0, i32 0, [1 x i8]* @p_str3482, [1 x i8]* @p_str3483, [1 x i8]* @p_str3484, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3485, [1 x i8]* @p_str3486)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2011" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1375  %empty_523 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_66_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3487, [1 x i8]* @p_str3487, i32 64, i32 64, i16* %layer10_out_66_V_V, i16* %layer10_out_66_V_V)

]]></Node>
<StgValue><ssdm name="empty_523"/></StgValue>
</operation>

<operation id="2012" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1376  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_66_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3488, i32 0, i32 0, [1 x i8]* @p_str3489, [1 x i8]* @p_str3490, [1 x i8]* @p_str3491, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3492, [1 x i8]* @p_str3493)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2013" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1378  %empty_524 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_67_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3494, [1 x i8]* @p_str3494, i32 64, i32 64, i16* %layer10_out_67_V_V, i16* %layer10_out_67_V_V)

]]></Node>
<StgValue><ssdm name="empty_524"/></StgValue>
</operation>

<operation id="2014" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1379  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_67_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3495, i32 0, i32 0, [1 x i8]* @p_str3496, [1 x i8]* @p_str3497, [1 x i8]* @p_str3498, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3499, [1 x i8]* @p_str3500)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2015" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1381  %empty_525 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_68_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3501, [1 x i8]* @p_str3501, i32 64, i32 64, i16* %layer10_out_68_V_V, i16* %layer10_out_68_V_V)

]]></Node>
<StgValue><ssdm name="empty_525"/></StgValue>
</operation>

<operation id="2016" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1382  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_68_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3502, i32 0, i32 0, [1 x i8]* @p_str3503, [1 x i8]* @p_str3504, [1 x i8]* @p_str3505, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3506, [1 x i8]* @p_str3507)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2017" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1384  %empty_526 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_69_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3508, [1 x i8]* @p_str3508, i32 64, i32 64, i16* %layer10_out_69_V_V, i16* %layer10_out_69_V_V)

]]></Node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="2018" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1385  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_69_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3509, i32 0, i32 0, [1 x i8]* @p_str3510, [1 x i8]* @p_str3511, [1 x i8]* @p_str3512, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3513, [1 x i8]* @p_str3514)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2019" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1387  %empty_527 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_70_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3515, [1 x i8]* @p_str3515, i32 64, i32 64, i16* %layer10_out_70_V_V, i16* %layer10_out_70_V_V)

]]></Node>
<StgValue><ssdm name="empty_527"/></StgValue>
</operation>

<operation id="2020" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1388  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_70_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3516, i32 0, i32 0, [1 x i8]* @p_str3517, [1 x i8]* @p_str3518, [1 x i8]* @p_str3519, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3520, [1 x i8]* @p_str3521)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2021" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1390  %empty_528 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_71_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3522, [1 x i8]* @p_str3522, i32 64, i32 64, i16* %layer10_out_71_V_V, i16* %layer10_out_71_V_V)

]]></Node>
<StgValue><ssdm name="empty_528"/></StgValue>
</operation>

<operation id="2022" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1391  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_71_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3523, i32 0, i32 0, [1 x i8]* @p_str3524, [1 x i8]* @p_str3525, [1 x i8]* @p_str3526, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3527, [1 x i8]* @p_str3528)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2023" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1393  %empty_529 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_72_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3529, [1 x i8]* @p_str3529, i32 64, i32 64, i16* %layer10_out_72_V_V, i16* %layer10_out_72_V_V)

]]></Node>
<StgValue><ssdm name="empty_529"/></StgValue>
</operation>

<operation id="2024" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1394  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_72_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3530, i32 0, i32 0, [1 x i8]* @p_str3531, [1 x i8]* @p_str3532, [1 x i8]* @p_str3533, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3534, [1 x i8]* @p_str3535)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2025" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1396  %empty_530 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_73_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3536, [1 x i8]* @p_str3536, i32 64, i32 64, i16* %layer10_out_73_V_V, i16* %layer10_out_73_V_V)

]]></Node>
<StgValue><ssdm name="empty_530"/></StgValue>
</operation>

<operation id="2026" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1397  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_73_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3537, i32 0, i32 0, [1 x i8]* @p_str3538, [1 x i8]* @p_str3539, [1 x i8]* @p_str3540, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3541, [1 x i8]* @p_str3542)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2027" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1399  %empty_531 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_74_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3543, [1 x i8]* @p_str3543, i32 64, i32 64, i16* %layer10_out_74_V_V, i16* %layer10_out_74_V_V)

]]></Node>
<StgValue><ssdm name="empty_531"/></StgValue>
</operation>

<operation id="2028" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1400  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_74_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3544, i32 0, i32 0, [1 x i8]* @p_str3545, [1 x i8]* @p_str3546, [1 x i8]* @p_str3547, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3548, [1 x i8]* @p_str3549)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2029" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1402  %empty_532 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_75_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3550, [1 x i8]* @p_str3550, i32 64, i32 64, i16* %layer10_out_75_V_V, i16* %layer10_out_75_V_V)

]]></Node>
<StgValue><ssdm name="empty_532"/></StgValue>
</operation>

<operation id="2030" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1403  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_75_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3551, i32 0, i32 0, [1 x i8]* @p_str3552, [1 x i8]* @p_str3553, [1 x i8]* @p_str3554, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3555, [1 x i8]* @p_str3556)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2031" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1405  %empty_533 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_76_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3557, [1 x i8]* @p_str3557, i32 64, i32 64, i16* %layer10_out_76_V_V, i16* %layer10_out_76_V_V)

]]></Node>
<StgValue><ssdm name="empty_533"/></StgValue>
</operation>

<operation id="2032" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1406  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_76_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3558, i32 0, i32 0, [1 x i8]* @p_str3559, [1 x i8]* @p_str3560, [1 x i8]* @p_str3561, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3562, [1 x i8]* @p_str3563)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2033" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1408  %empty_534 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_77_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3564, [1 x i8]* @p_str3564, i32 64, i32 64, i16* %layer10_out_77_V_V, i16* %layer10_out_77_V_V)

]]></Node>
<StgValue><ssdm name="empty_534"/></StgValue>
</operation>

<operation id="2034" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1409  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_77_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3565, i32 0, i32 0, [1 x i8]* @p_str3566, [1 x i8]* @p_str3567, [1 x i8]* @p_str3568, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3569, [1 x i8]* @p_str3570)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2035" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1411  %empty_535 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_78_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3571, [1 x i8]* @p_str3571, i32 64, i32 64, i16* %layer10_out_78_V_V, i16* %layer10_out_78_V_V)

]]></Node>
<StgValue><ssdm name="empty_535"/></StgValue>
</operation>

<operation id="2036" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1412  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_78_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3572, i32 0, i32 0, [1 x i8]* @p_str3573, [1 x i8]* @p_str3574, [1 x i8]* @p_str3575, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3576, [1 x i8]* @p_str3577)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2037" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1414  %empty_536 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_79_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3578, [1 x i8]* @p_str3578, i32 64, i32 64, i16* %layer10_out_79_V_V, i16* %layer10_out_79_V_V)

]]></Node>
<StgValue><ssdm name="empty_536"/></StgValue>
</operation>

<operation id="2038" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1415  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_79_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3579, i32 0, i32 0, [1 x i8]* @p_str3580, [1 x i8]* @p_str3581, [1 x i8]* @p_str3582, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3583, [1 x i8]* @p_str3584)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2039" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1417  %empty_537 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_80_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3585, [1 x i8]* @p_str3585, i32 64, i32 64, i16* %layer10_out_80_V_V, i16* %layer10_out_80_V_V)

]]></Node>
<StgValue><ssdm name="empty_537"/></StgValue>
</operation>

<operation id="2040" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1418  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_80_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3586, i32 0, i32 0, [1 x i8]* @p_str3587, [1 x i8]* @p_str3588, [1 x i8]* @p_str3589, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3590, [1 x i8]* @p_str3591)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2041" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1420  %empty_538 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_81_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3592, [1 x i8]* @p_str3592, i32 64, i32 64, i16* %layer10_out_81_V_V, i16* %layer10_out_81_V_V)

]]></Node>
<StgValue><ssdm name="empty_538"/></StgValue>
</operation>

<operation id="2042" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1421  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_81_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3593, i32 0, i32 0, [1 x i8]* @p_str3594, [1 x i8]* @p_str3595, [1 x i8]* @p_str3596, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3597, [1 x i8]* @p_str3598)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2043" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1423  %empty_539 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_82_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3599, [1 x i8]* @p_str3599, i32 64, i32 64, i16* %layer10_out_82_V_V, i16* %layer10_out_82_V_V)

]]></Node>
<StgValue><ssdm name="empty_539"/></StgValue>
</operation>

<operation id="2044" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1424  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_82_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3600, i32 0, i32 0, [1 x i8]* @p_str3601, [1 x i8]* @p_str3602, [1 x i8]* @p_str3603, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3604, [1 x i8]* @p_str3605)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2045" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1426  %empty_540 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_83_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3606, [1 x i8]* @p_str3606, i32 64, i32 64, i16* %layer10_out_83_V_V, i16* %layer10_out_83_V_V)

]]></Node>
<StgValue><ssdm name="empty_540"/></StgValue>
</operation>

<operation id="2046" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1427  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_83_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3607, i32 0, i32 0, [1 x i8]* @p_str3608, [1 x i8]* @p_str3609, [1 x i8]* @p_str3610, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3611, [1 x i8]* @p_str3612)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2047" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1429  %empty_541 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_84_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3613, [1 x i8]* @p_str3613, i32 64, i32 64, i16* %layer10_out_84_V_V, i16* %layer10_out_84_V_V)

]]></Node>
<StgValue><ssdm name="empty_541"/></StgValue>
</operation>

<operation id="2048" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1430  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_84_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3614, i32 0, i32 0, [1 x i8]* @p_str3615, [1 x i8]* @p_str3616, [1 x i8]* @p_str3617, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3618, [1 x i8]* @p_str3619)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2049" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1432  %empty_542 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_85_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3620, [1 x i8]* @p_str3620, i32 64, i32 64, i16* %layer10_out_85_V_V, i16* %layer10_out_85_V_V)

]]></Node>
<StgValue><ssdm name="empty_542"/></StgValue>
</operation>

<operation id="2050" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1433  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_85_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3621, i32 0, i32 0, [1 x i8]* @p_str3622, [1 x i8]* @p_str3623, [1 x i8]* @p_str3624, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3625, [1 x i8]* @p_str3626)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2051" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1435  %empty_543 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_86_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3627, [1 x i8]* @p_str3627, i32 64, i32 64, i16* %layer10_out_86_V_V, i16* %layer10_out_86_V_V)

]]></Node>
<StgValue><ssdm name="empty_543"/></StgValue>
</operation>

<operation id="2052" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1436  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_86_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3628, i32 0, i32 0, [1 x i8]* @p_str3629, [1 x i8]* @p_str3630, [1 x i8]* @p_str3631, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3632, [1 x i8]* @p_str3633)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2053" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1438  %empty_544 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_87_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3634, [1 x i8]* @p_str3634, i32 64, i32 64, i16* %layer10_out_87_V_V, i16* %layer10_out_87_V_V)

]]></Node>
<StgValue><ssdm name="empty_544"/></StgValue>
</operation>

<operation id="2054" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1439  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_87_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3635, i32 0, i32 0, [1 x i8]* @p_str3636, [1 x i8]* @p_str3637, [1 x i8]* @p_str3638, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3639, [1 x i8]* @p_str3640)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2055" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1441  %empty_545 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_88_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3641, [1 x i8]* @p_str3641, i32 64, i32 64, i16* %layer10_out_88_V_V, i16* %layer10_out_88_V_V)

]]></Node>
<StgValue><ssdm name="empty_545"/></StgValue>
</operation>

<operation id="2056" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1442  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_88_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3642, i32 0, i32 0, [1 x i8]* @p_str3643, [1 x i8]* @p_str3644, [1 x i8]* @p_str3645, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3646, [1 x i8]* @p_str3647)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2057" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1444  %empty_546 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_89_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3648, [1 x i8]* @p_str3648, i32 64, i32 64, i16* %layer10_out_89_V_V, i16* %layer10_out_89_V_V)

]]></Node>
<StgValue><ssdm name="empty_546"/></StgValue>
</operation>

<operation id="2058" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1445  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_89_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3649, i32 0, i32 0, [1 x i8]* @p_str3650, [1 x i8]* @p_str3651, [1 x i8]* @p_str3652, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3653, [1 x i8]* @p_str3654)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2059" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1447  %empty_547 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_90_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3655, [1 x i8]* @p_str3655, i32 64, i32 64, i16* %layer10_out_90_V_V, i16* %layer10_out_90_V_V)

]]></Node>
<StgValue><ssdm name="empty_547"/></StgValue>
</operation>

<operation id="2060" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1448  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_90_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3656, i32 0, i32 0, [1 x i8]* @p_str3657, [1 x i8]* @p_str3658, [1 x i8]* @p_str3659, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3660, [1 x i8]* @p_str3661)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2061" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1450  %empty_548 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_91_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3662, [1 x i8]* @p_str3662, i32 64, i32 64, i16* %layer10_out_91_V_V, i16* %layer10_out_91_V_V)

]]></Node>
<StgValue><ssdm name="empty_548"/></StgValue>
</operation>

<operation id="2062" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1451  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_91_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3663, i32 0, i32 0, [1 x i8]* @p_str3664, [1 x i8]* @p_str3665, [1 x i8]* @p_str3666, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3667, [1 x i8]* @p_str3668)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2063" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1453  %empty_549 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_92_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3669, [1 x i8]* @p_str3669, i32 64, i32 64, i16* %layer10_out_92_V_V, i16* %layer10_out_92_V_V)

]]></Node>
<StgValue><ssdm name="empty_549"/></StgValue>
</operation>

<operation id="2064" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1454  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_92_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3670, i32 0, i32 0, [1 x i8]* @p_str3671, [1 x i8]* @p_str3672, [1 x i8]* @p_str3673, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3674, [1 x i8]* @p_str3675)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2065" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1456  %empty_550 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_93_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3676, [1 x i8]* @p_str3676, i32 64, i32 64, i16* %layer10_out_93_V_V, i16* %layer10_out_93_V_V)

]]></Node>
<StgValue><ssdm name="empty_550"/></StgValue>
</operation>

<operation id="2066" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1457  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_93_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3677, i32 0, i32 0, [1 x i8]* @p_str3678, [1 x i8]* @p_str3679, [1 x i8]* @p_str3680, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3681, [1 x i8]* @p_str3682)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2067" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1459  %empty_551 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_94_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3683, [1 x i8]* @p_str3683, i32 64, i32 64, i16* %layer10_out_94_V_V, i16* %layer10_out_94_V_V)

]]></Node>
<StgValue><ssdm name="empty_551"/></StgValue>
</operation>

<operation id="2068" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1460  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_94_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3684, i32 0, i32 0, [1 x i8]* @p_str3685, [1 x i8]* @p_str3686, [1 x i8]* @p_str3687, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3688, [1 x i8]* @p_str3689)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2069" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1462  %empty_552 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_95_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3690, [1 x i8]* @p_str3690, i32 64, i32 64, i16* %layer10_out_95_V_V, i16* %layer10_out_95_V_V)

]]></Node>
<StgValue><ssdm name="empty_552"/></StgValue>
</operation>

<operation id="2070" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1463  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_95_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3691, i32 0, i32 0, [1 x i8]* @p_str3692, [1 x i8]* @p_str3693, [1 x i8]* @p_str3694, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3695, [1 x i8]* @p_str3696)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2071" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1465  %empty_553 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_96_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3697, [1 x i8]* @p_str3697, i32 64, i32 64, i16* %layer10_out_96_V_V, i16* %layer10_out_96_V_V)

]]></Node>
<StgValue><ssdm name="empty_553"/></StgValue>
</operation>

<operation id="2072" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1466  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_96_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3698, i32 0, i32 0, [1 x i8]* @p_str3699, [1 x i8]* @p_str3700, [1 x i8]* @p_str3701, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3702, [1 x i8]* @p_str3703)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2073" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1468  %empty_554 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_97_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3704, [1 x i8]* @p_str3704, i32 64, i32 64, i16* %layer10_out_97_V_V, i16* %layer10_out_97_V_V)

]]></Node>
<StgValue><ssdm name="empty_554"/></StgValue>
</operation>

<operation id="2074" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1469  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_97_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3705, i32 0, i32 0, [1 x i8]* @p_str3706, [1 x i8]* @p_str3707, [1 x i8]* @p_str3708, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3709, [1 x i8]* @p_str3710)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2075" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1471  %empty_555 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_98_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3711, [1 x i8]* @p_str3711, i32 64, i32 64, i16* %layer10_out_98_V_V, i16* %layer10_out_98_V_V)

]]></Node>
<StgValue><ssdm name="empty_555"/></StgValue>
</operation>

<operation id="2076" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1472  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_98_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3712, i32 0, i32 0, [1 x i8]* @p_str3713, [1 x i8]* @p_str3714, [1 x i8]* @p_str3715, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3716, [1 x i8]* @p_str3717)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2077" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1474  %empty_556 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer10_out_LF_99_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3718, [1 x i8]* @p_str3718, i32 64, i32 64, i16* %layer10_out_99_V_V, i16* %layer10_out_99_V_V)

]]></Node>
<StgValue><ssdm name="empty_556"/></StgValue>
</operation>

<operation id="2078" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1475  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_99_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3719, i32 0, i32 0, [1 x i8]* @p_str3720, [1 x i8]* @p_str3721, [1 x i8]* @p_str3722, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3723, [1 x i8]* @p_str3724)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2079" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1477  %empty_557 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_100_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3725, [1 x i8]* @p_str3725, i32 64, i32 64, i16* %layer10_out_100_V_V, i16* %layer10_out_100_V_V)

]]></Node>
<StgValue><ssdm name="empty_557"/></StgValue>
</operation>

<operation id="2080" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1478  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_100_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3726, i32 0, i32 0, [1 x i8]* @p_str3727, [1 x i8]* @p_str3728, [1 x i8]* @p_str3729, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3730, [1 x i8]* @p_str3731)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2081" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1480  %empty_558 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_101_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3732, [1 x i8]* @p_str3732, i32 64, i32 64, i16* %layer10_out_101_V_V, i16* %layer10_out_101_V_V)

]]></Node>
<StgValue><ssdm name="empty_558"/></StgValue>
</operation>

<operation id="2082" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1481  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_101_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3733, i32 0, i32 0, [1 x i8]* @p_str3734, [1 x i8]* @p_str3735, [1 x i8]* @p_str3736, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3737, [1 x i8]* @p_str3738)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2083" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1483  %empty_559 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_102_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3739, [1 x i8]* @p_str3739, i32 64, i32 64, i16* %layer10_out_102_V_V, i16* %layer10_out_102_V_V)

]]></Node>
<StgValue><ssdm name="empty_559"/></StgValue>
</operation>

<operation id="2084" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1484  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_102_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3740, i32 0, i32 0, [1 x i8]* @p_str3741, [1 x i8]* @p_str3742, [1 x i8]* @p_str3743, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3744, [1 x i8]* @p_str3745)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2085" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1486  %empty_560 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_103_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3746, [1 x i8]* @p_str3746, i32 64, i32 64, i16* %layer10_out_103_V_V, i16* %layer10_out_103_V_V)

]]></Node>
<StgValue><ssdm name="empty_560"/></StgValue>
</operation>

<operation id="2086" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1487  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_103_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3747, i32 0, i32 0, [1 x i8]* @p_str3748, [1 x i8]* @p_str3749, [1 x i8]* @p_str3750, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3751, [1 x i8]* @p_str3752)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2087" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1489  %empty_561 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_104_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3753, [1 x i8]* @p_str3753, i32 64, i32 64, i16* %layer10_out_104_V_V, i16* %layer10_out_104_V_V)

]]></Node>
<StgValue><ssdm name="empty_561"/></StgValue>
</operation>

<operation id="2088" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1490  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_104_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3754, i32 0, i32 0, [1 x i8]* @p_str3755, [1 x i8]* @p_str3756, [1 x i8]* @p_str3757, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3758, [1 x i8]* @p_str3759)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2089" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1492  %empty_562 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_105_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3760, [1 x i8]* @p_str3760, i32 64, i32 64, i16* %layer10_out_105_V_V, i16* %layer10_out_105_V_V)

]]></Node>
<StgValue><ssdm name="empty_562"/></StgValue>
</operation>

<operation id="2090" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1493  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_105_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3761, i32 0, i32 0, [1 x i8]* @p_str3762, [1 x i8]* @p_str3763, [1 x i8]* @p_str3764, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3765, [1 x i8]* @p_str3766)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2091" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1495  %empty_563 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_106_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3767, [1 x i8]* @p_str3767, i32 64, i32 64, i16* %layer10_out_106_V_V, i16* %layer10_out_106_V_V)

]]></Node>
<StgValue><ssdm name="empty_563"/></StgValue>
</operation>

<operation id="2092" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1496  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_106_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3768, i32 0, i32 0, [1 x i8]* @p_str3769, [1 x i8]* @p_str3770, [1 x i8]* @p_str3771, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3772, [1 x i8]* @p_str3773)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2093" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1498  %empty_564 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_107_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3774, [1 x i8]* @p_str3774, i32 64, i32 64, i16* %layer10_out_107_V_V, i16* %layer10_out_107_V_V)

]]></Node>
<StgValue><ssdm name="empty_564"/></StgValue>
</operation>

<operation id="2094" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1499  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_107_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3775, i32 0, i32 0, [1 x i8]* @p_str3776, [1 x i8]* @p_str3777, [1 x i8]* @p_str3778, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3779, [1 x i8]* @p_str3780)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2095" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1501  %empty_565 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_108_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3781, [1 x i8]* @p_str3781, i32 64, i32 64, i16* %layer10_out_108_V_V, i16* %layer10_out_108_V_V)

]]></Node>
<StgValue><ssdm name="empty_565"/></StgValue>
</operation>

<operation id="2096" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1502  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_108_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3782, i32 0, i32 0, [1 x i8]* @p_str3783, [1 x i8]* @p_str3784, [1 x i8]* @p_str3785, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3786, [1 x i8]* @p_str3787)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2097" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1504  %empty_566 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_109_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3788, [1 x i8]* @p_str3788, i32 64, i32 64, i16* %layer10_out_109_V_V, i16* %layer10_out_109_V_V)

]]></Node>
<StgValue><ssdm name="empty_566"/></StgValue>
</operation>

<operation id="2098" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1505  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_109_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3789, i32 0, i32 0, [1 x i8]* @p_str3790, [1 x i8]* @p_str3791, [1 x i8]* @p_str3792, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3793, [1 x i8]* @p_str3794)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2099" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1507  %empty_567 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_110_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3795, [1 x i8]* @p_str3795, i32 64, i32 64, i16* %layer10_out_110_V_V, i16* %layer10_out_110_V_V)

]]></Node>
<StgValue><ssdm name="empty_567"/></StgValue>
</operation>

<operation id="2100" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1508  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_110_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3796, i32 0, i32 0, [1 x i8]* @p_str3797, [1 x i8]* @p_str3798, [1 x i8]* @p_str3799, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3800, [1 x i8]* @p_str3801)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2101" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1510  %empty_568 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_111_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3802, [1 x i8]* @p_str3802, i32 64, i32 64, i16* %layer10_out_111_V_V, i16* %layer10_out_111_V_V)

]]></Node>
<StgValue><ssdm name="empty_568"/></StgValue>
</operation>

<operation id="2102" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1511  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_111_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3803, i32 0, i32 0, [1 x i8]* @p_str3804, [1 x i8]* @p_str3805, [1 x i8]* @p_str3806, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3807, [1 x i8]* @p_str3808)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2103" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1513  %empty_569 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_112_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3809, [1 x i8]* @p_str3809, i32 64, i32 64, i16* %layer10_out_112_V_V, i16* %layer10_out_112_V_V)

]]></Node>
<StgValue><ssdm name="empty_569"/></StgValue>
</operation>

<operation id="2104" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1514  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_112_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3810, i32 0, i32 0, [1 x i8]* @p_str3811, [1 x i8]* @p_str3812, [1 x i8]* @p_str3813, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3814, [1 x i8]* @p_str3815)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2105" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1516  %empty_570 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_113_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3816, [1 x i8]* @p_str3816, i32 64, i32 64, i16* %layer10_out_113_V_V, i16* %layer10_out_113_V_V)

]]></Node>
<StgValue><ssdm name="empty_570"/></StgValue>
</operation>

<operation id="2106" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1517  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_113_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3817, i32 0, i32 0, [1 x i8]* @p_str3818, [1 x i8]* @p_str3819, [1 x i8]* @p_str3820, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3821, [1 x i8]* @p_str3822)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2107" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1519  %empty_571 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_114_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3823, [1 x i8]* @p_str3823, i32 64, i32 64, i16* %layer10_out_114_V_V, i16* %layer10_out_114_V_V)

]]></Node>
<StgValue><ssdm name="empty_571"/></StgValue>
</operation>

<operation id="2108" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1520  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_114_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3824, i32 0, i32 0, [1 x i8]* @p_str3825, [1 x i8]* @p_str3826, [1 x i8]* @p_str3827, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3828, [1 x i8]* @p_str3829)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2109" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1522  %empty_572 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_115_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3830, [1 x i8]* @p_str3830, i32 64, i32 64, i16* %layer10_out_115_V_V, i16* %layer10_out_115_V_V)

]]></Node>
<StgValue><ssdm name="empty_572"/></StgValue>
</operation>

<operation id="2110" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1523  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_115_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3831, i32 0, i32 0, [1 x i8]* @p_str3832, [1 x i8]* @p_str3833, [1 x i8]* @p_str3834, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3835, [1 x i8]* @p_str3836)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2111" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1525  %empty_573 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_116_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3837, [1 x i8]* @p_str3837, i32 64, i32 64, i16* %layer10_out_116_V_V, i16* %layer10_out_116_V_V)

]]></Node>
<StgValue><ssdm name="empty_573"/></StgValue>
</operation>

<operation id="2112" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1526  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_116_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3838, i32 0, i32 0, [1 x i8]* @p_str3839, [1 x i8]* @p_str3840, [1 x i8]* @p_str3841, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3842, [1 x i8]* @p_str3843)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2113" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1528  %empty_574 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_117_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3844, [1 x i8]* @p_str3844, i32 64, i32 64, i16* %layer10_out_117_V_V, i16* %layer10_out_117_V_V)

]]></Node>
<StgValue><ssdm name="empty_574"/></StgValue>
</operation>

<operation id="2114" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1529  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_117_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3845, i32 0, i32 0, [1 x i8]* @p_str3846, [1 x i8]* @p_str3847, [1 x i8]* @p_str3848, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3849, [1 x i8]* @p_str3850)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2115" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1531  %empty_575 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_118_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3851, [1 x i8]* @p_str3851, i32 64, i32 64, i16* %layer10_out_118_V_V, i16* %layer10_out_118_V_V)

]]></Node>
<StgValue><ssdm name="empty_575"/></StgValue>
</operation>

<operation id="2116" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1532  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_118_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3852, i32 0, i32 0, [1 x i8]* @p_str3853, [1 x i8]* @p_str3854, [1 x i8]* @p_str3855, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3856, [1 x i8]* @p_str3857)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2117" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1534  %empty_576 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_119_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3858, [1 x i8]* @p_str3858, i32 64, i32 64, i16* %layer10_out_119_V_V, i16* %layer10_out_119_V_V)

]]></Node>
<StgValue><ssdm name="empty_576"/></StgValue>
</operation>

<operation id="2118" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1535  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_119_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3859, i32 0, i32 0, [1 x i8]* @p_str3860, [1 x i8]* @p_str3861, [1 x i8]* @p_str3862, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3863, [1 x i8]* @p_str3864)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2119" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1537  %empty_577 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_120_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3865, [1 x i8]* @p_str3865, i32 64, i32 64, i16* %layer10_out_120_V_V, i16* %layer10_out_120_V_V)

]]></Node>
<StgValue><ssdm name="empty_577"/></StgValue>
</operation>

<operation id="2120" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1538  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_120_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3866, i32 0, i32 0, [1 x i8]* @p_str3867, [1 x i8]* @p_str3868, [1 x i8]* @p_str3869, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3870, [1 x i8]* @p_str3871)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2121" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1540  %empty_578 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_121_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3872, [1 x i8]* @p_str3872, i32 64, i32 64, i16* %layer10_out_121_V_V, i16* %layer10_out_121_V_V)

]]></Node>
<StgValue><ssdm name="empty_578"/></StgValue>
</operation>

<operation id="2122" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1541  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_121_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3873, i32 0, i32 0, [1 x i8]* @p_str3874, [1 x i8]* @p_str3875, [1 x i8]* @p_str3876, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3877, [1 x i8]* @p_str3878)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2123" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1543  %empty_579 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_122_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3879, [1 x i8]* @p_str3879, i32 64, i32 64, i16* %layer10_out_122_V_V, i16* %layer10_out_122_V_V)

]]></Node>
<StgValue><ssdm name="empty_579"/></StgValue>
</operation>

<operation id="2124" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1544  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_122_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3880, i32 0, i32 0, [1 x i8]* @p_str3881, [1 x i8]* @p_str3882, [1 x i8]* @p_str3883, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3884, [1 x i8]* @p_str3885)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2125" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1546  %empty_580 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_123_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3886, [1 x i8]* @p_str3886, i32 64, i32 64, i16* %layer10_out_123_V_V, i16* %layer10_out_123_V_V)

]]></Node>
<StgValue><ssdm name="empty_580"/></StgValue>
</operation>

<operation id="2126" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1547  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_123_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3887, i32 0, i32 0, [1 x i8]* @p_str3888, [1 x i8]* @p_str3889, [1 x i8]* @p_str3890, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3891, [1 x i8]* @p_str3892)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2127" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1549  %empty_581 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_124_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3893, [1 x i8]* @p_str3893, i32 64, i32 64, i16* %layer10_out_124_V_V, i16* %layer10_out_124_V_V)

]]></Node>
<StgValue><ssdm name="empty_581"/></StgValue>
</operation>

<operation id="2128" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1550  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_124_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3894, i32 0, i32 0, [1 x i8]* @p_str3895, [1 x i8]* @p_str3896, [1 x i8]* @p_str3897, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3898, [1 x i8]* @p_str3899)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2129" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1552  %empty_582 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_125_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3900, [1 x i8]* @p_str3900, i32 64, i32 64, i16* %layer10_out_125_V_V, i16* %layer10_out_125_V_V)

]]></Node>
<StgValue><ssdm name="empty_582"/></StgValue>
</operation>

<operation id="2130" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1553  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_125_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3901, i32 0, i32 0, [1 x i8]* @p_str3902, [1 x i8]* @p_str3903, [1 x i8]* @p_str3904, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3905, [1 x i8]* @p_str3906)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2131" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1555  %empty_583 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_126_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3907, [1 x i8]* @p_str3907, i32 64, i32 64, i16* %layer10_out_126_V_V, i16* %layer10_out_126_V_V)

]]></Node>
<StgValue><ssdm name="empty_583"/></StgValue>
</operation>

<operation id="2132" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1556  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_126_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3908, i32 0, i32 0, [1 x i8]* @p_str3909, [1 x i8]* @p_str3910, [1 x i8]* @p_str3911, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3912, [1 x i8]* @p_str3913)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2133" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1558  %empty_584 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer10_out_LF_127_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3914, [1 x i8]* @p_str3914, i32 64, i32 64, i16* %layer10_out_127_V_V, i16* %layer10_out_127_V_V)

]]></Node>
<StgValue><ssdm name="empty_584"/></StgValue>
</operation>

<operation id="2134" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1559  call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_127_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3915, i32 0, i32 0, [1 x i8]* @p_str3916, [1 x i8]* @p_str3917, [1 x i8]* @p_str3918, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3919, [1 x i8]* @p_str3920)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2135" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1561  %empty_585 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer20_out_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3921, [1 x i8]* @p_str3921, i32 100, i32 100, i16* %layer20_out_0_V_V, i16* %layer20_out_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_585"/></StgValue>
</operation>

<operation id="2136" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1562  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3922, i32 0, i32 0, [1 x i8]* @p_str3923, [1 x i8]* @p_str3924, [1 x i8]* @p_str3925, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3926, [1 x i8]* @p_str3927)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2137" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1564  %empty_586 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer20_out_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3928, [1 x i8]* @p_str3928, i32 100, i32 100, i16* %layer20_out_1_V_V, i16* %layer20_out_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_586"/></StgValue>
</operation>

<operation id="2138" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1565  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3929, i32 0, i32 0, [1 x i8]* @p_str3930, [1 x i8]* @p_str3931, [1 x i8]* @p_str3932, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3933, [1 x i8]* @p_str3934)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2139" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1567  %empty_587 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer20_out_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3935, [1 x i8]* @p_str3935, i32 100, i32 100, i16* %layer20_out_2_V_V, i16* %layer20_out_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_587"/></StgValue>
</operation>

<operation id="2140" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1568  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3936, i32 0, i32 0, [1 x i8]* @p_str3937, [1 x i8]* @p_str3938, [1 x i8]* @p_str3939, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3940, [1 x i8]* @p_str3941)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1570  %empty_588 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer20_out_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3942, [1 x i8]* @p_str3942, i32 100, i32 100, i16* %layer20_out_3_V_V, i16* %layer20_out_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_588"/></StgValue>
</operation>

<operation id="2142" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1571  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3943, i32 0, i32 0, [1 x i8]* @p_str3944, [1 x i8]* @p_str3945, [1 x i8]* @p_str3946, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3947, [1 x i8]* @p_str3948)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1573  %empty_589 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer20_out_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3949, [1 x i8]* @p_str3949, i32 100, i32 100, i16* %layer20_out_4_V_V, i16* %layer20_out_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_589"/></StgValue>
</operation>

<operation id="2144" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1574  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3950, i32 0, i32 0, [1 x i8]* @p_str3951, [1 x i8]* @p_str3952, [1 x i8]* @p_str3953, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3954, [1 x i8]* @p_str3955)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2145" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1576  %empty_590 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer20_out_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3956, [1 x i8]* @p_str3956, i32 100, i32 100, i16* %layer20_out_5_V_V, i16* %layer20_out_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_590"/></StgValue>
</operation>

<operation id="2146" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1577  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3957, i32 0, i32 0, [1 x i8]* @p_str3958, [1 x i8]* @p_str3959, [1 x i8]* @p_str3960, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3961, [1 x i8]* @p_str3962)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2147" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1579  %empty_591 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer20_out_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3963, [1 x i8]* @p_str3963, i32 100, i32 100, i16* %layer20_out_6_V_V, i16* %layer20_out_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_591"/></StgValue>
</operation>

<operation id="2148" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1580  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3964, i32 0, i32 0, [1 x i8]* @p_str3965, [1 x i8]* @p_str3966, [1 x i8]* @p_str3967, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3968, [1 x i8]* @p_str3969)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2149" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1582  %empty_592 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer20_out_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3970, [1 x i8]* @p_str3970, i32 100, i32 100, i16* %layer20_out_7_V_V, i16* %layer20_out_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_592"/></StgValue>
</operation>

<operation id="2150" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1583  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3971, i32 0, i32 0, [1 x i8]* @p_str3972, [1 x i8]* @p_str3973, [1 x i8]* @p_str3974, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3975, [1 x i8]* @p_str3976)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2151" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1585  %empty_593 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer20_out_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3977, [1 x i8]* @p_str3977, i32 100, i32 100, i16* %layer20_out_8_V_V, i16* %layer20_out_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_593"/></StgValue>
</operation>

<operation id="2152" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1586  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3978, i32 0, i32 0, [1 x i8]* @p_str3979, [1 x i8]* @p_str3980, [1 x i8]* @p_str3981, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3982, [1 x i8]* @p_str3983)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2153" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1588  %empty_594 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer20_out_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3984, [1 x i8]* @p_str3984, i32 100, i32 100, i16* %layer20_out_9_V_V, i16* %layer20_out_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_594"/></StgValue>
</operation>

<operation id="2154" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1589  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3985, i32 0, i32 0, [1 x i8]* @p_str3986, [1 x i8]* @p_str3987, [1 x i8]* @p_str3988, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3989, [1 x i8]* @p_str3990)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2155" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1591  %empty_595 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3991, [1 x i8]* @p_str3991, i32 100, i32 100, i16* %layer20_out_10_V_V, i16* %layer20_out_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_595"/></StgValue>
</operation>

<operation id="2156" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1592  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3992, i32 0, i32 0, [1 x i8]* @p_str3993, [1 x i8]* @p_str3994, [1 x i8]* @p_str3995, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3996, [1 x i8]* @p_str3997)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2157" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1594  %empty_596 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3998, [1 x i8]* @p_str3998, i32 100, i32 100, i16* %layer20_out_11_V_V, i16* %layer20_out_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_596"/></StgValue>
</operation>

<operation id="2158" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1595  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3999, i32 0, i32 0, [1 x i8]* @p_str4000, [1 x i8]* @p_str4001, [1 x i8]* @p_str4002, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4003, [1 x i8]* @p_str4004)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2159" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1597  %empty_597 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4005, [1 x i8]* @p_str4005, i32 100, i32 100, i16* %layer20_out_12_V_V, i16* %layer20_out_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_597"/></StgValue>
</operation>

<operation id="2160" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1598  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4006, i32 0, i32 0, [1 x i8]* @p_str4007, [1 x i8]* @p_str4008, [1 x i8]* @p_str4009, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4010, [1 x i8]* @p_str4011)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2161" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1600  %empty_598 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4012, [1 x i8]* @p_str4012, i32 100, i32 100, i16* %layer20_out_13_V_V, i16* %layer20_out_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_598"/></StgValue>
</operation>

<operation id="2162" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1601  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4013, i32 0, i32 0, [1 x i8]* @p_str4014, [1 x i8]* @p_str4015, [1 x i8]* @p_str4016, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4017, [1 x i8]* @p_str4018)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2163" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1603  %empty_599 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4019, [1 x i8]* @p_str4019, i32 100, i32 100, i16* %layer20_out_14_V_V, i16* %layer20_out_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_599"/></StgValue>
</operation>

<operation id="2164" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1604  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4020, i32 0, i32 0, [1 x i8]* @p_str4021, [1 x i8]* @p_str4022, [1 x i8]* @p_str4023, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4024, [1 x i8]* @p_str4025)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2165" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1606  %empty_600 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4026, [1 x i8]* @p_str4026, i32 100, i32 100, i16* %layer20_out_15_V_V, i16* %layer20_out_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_600"/></StgValue>
</operation>

<operation id="2166" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1607  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4027, i32 0, i32 0, [1 x i8]* @p_str4028, [1 x i8]* @p_str4029, [1 x i8]* @p_str4030, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4031, [1 x i8]* @p_str4032)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2167" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1609  %empty_601 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4033, [1 x i8]* @p_str4033, i32 100, i32 100, i16* %layer20_out_16_V_V, i16* %layer20_out_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_601"/></StgValue>
</operation>

<operation id="2168" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1610  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4034, i32 0, i32 0, [1 x i8]* @p_str4035, [1 x i8]* @p_str4036, [1 x i8]* @p_str4037, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4038, [1 x i8]* @p_str4039)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2169" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1612  %empty_602 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4040, [1 x i8]* @p_str4040, i32 100, i32 100, i16* %layer20_out_17_V_V, i16* %layer20_out_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_602"/></StgValue>
</operation>

<operation id="2170" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1613  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4041, i32 0, i32 0, [1 x i8]* @p_str4042, [1 x i8]* @p_str4043, [1 x i8]* @p_str4044, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4045, [1 x i8]* @p_str4046)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2171" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1615  %empty_603 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4047, [1 x i8]* @p_str4047, i32 100, i32 100, i16* %layer20_out_18_V_V, i16* %layer20_out_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_603"/></StgValue>
</operation>

<operation id="2172" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1616  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4048, i32 0, i32 0, [1 x i8]* @p_str4049, [1 x i8]* @p_str4050, [1 x i8]* @p_str4051, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4052, [1 x i8]* @p_str4053)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2173" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1618  %empty_604 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4054, [1 x i8]* @p_str4054, i32 100, i32 100, i16* %layer20_out_19_V_V, i16* %layer20_out_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_604"/></StgValue>
</operation>

<operation id="2174" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1619  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4055, i32 0, i32 0, [1 x i8]* @p_str4056, [1 x i8]* @p_str4057, [1 x i8]* @p_str4058, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4059, [1 x i8]* @p_str4060)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2175" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1621  %empty_605 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4061, [1 x i8]* @p_str4061, i32 100, i32 100, i16* %layer20_out_20_V_V, i16* %layer20_out_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_605"/></StgValue>
</operation>

<operation id="2176" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1622  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4062, i32 0, i32 0, [1 x i8]* @p_str4063, [1 x i8]* @p_str4064, [1 x i8]* @p_str4065, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4066, [1 x i8]* @p_str4067)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2177" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1624  %empty_606 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4068, [1 x i8]* @p_str4068, i32 100, i32 100, i16* %layer20_out_21_V_V, i16* %layer20_out_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_606"/></StgValue>
</operation>

<operation id="2178" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1625  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4069, i32 0, i32 0, [1 x i8]* @p_str4070, [1 x i8]* @p_str4071, [1 x i8]* @p_str4072, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4073, [1 x i8]* @p_str4074)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2179" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1627  %empty_607 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4075, [1 x i8]* @p_str4075, i32 100, i32 100, i16* %layer20_out_22_V_V, i16* %layer20_out_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_607"/></StgValue>
</operation>

<operation id="2180" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1628  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4076, i32 0, i32 0, [1 x i8]* @p_str4077, [1 x i8]* @p_str4078, [1 x i8]* @p_str4079, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4080, [1 x i8]* @p_str4081)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2181" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1630  %empty_608 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4082, [1 x i8]* @p_str4082, i32 100, i32 100, i16* %layer20_out_23_V_V, i16* %layer20_out_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_608"/></StgValue>
</operation>

<operation id="2182" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1631  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4083, i32 0, i32 0, [1 x i8]* @p_str4084, [1 x i8]* @p_str4085, [1 x i8]* @p_str4086, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4087, [1 x i8]* @p_str4088)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2183" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1633  %empty_609 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4089, [1 x i8]* @p_str4089, i32 100, i32 100, i16* %layer20_out_24_V_V, i16* %layer20_out_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_609"/></StgValue>
</operation>

<operation id="2184" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1634  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4090, i32 0, i32 0, [1 x i8]* @p_str4091, [1 x i8]* @p_str4092, [1 x i8]* @p_str4093, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4094, [1 x i8]* @p_str4095)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2185" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1636  %empty_610 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4096, [1 x i8]* @p_str4096, i32 100, i32 100, i16* %layer20_out_25_V_V, i16* %layer20_out_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_610"/></StgValue>
</operation>

<operation id="2186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1637  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4097, i32 0, i32 0, [1 x i8]* @p_str4098, [1 x i8]* @p_str4099, [1 x i8]* @p_str4100, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4101, [1 x i8]* @p_str4102)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2187" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1639  %empty_611 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4103, [1 x i8]* @p_str4103, i32 100, i32 100, i16* %layer20_out_26_V_V, i16* %layer20_out_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_611"/></StgValue>
</operation>

<operation id="2188" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1640  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4104, i32 0, i32 0, [1 x i8]* @p_str4105, [1 x i8]* @p_str4106, [1 x i8]* @p_str4107, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4108, [1 x i8]* @p_str4109)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2189" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1642  %empty_612 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4110, [1 x i8]* @p_str4110, i32 100, i32 100, i16* %layer20_out_27_V_V, i16* %layer20_out_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_612"/></StgValue>
</operation>

<operation id="2190" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1643  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4111, i32 0, i32 0, [1 x i8]* @p_str4112, [1 x i8]* @p_str4113, [1 x i8]* @p_str4114, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4115, [1 x i8]* @p_str4116)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2191" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1645  %empty_613 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4117, [1 x i8]* @p_str4117, i32 100, i32 100, i16* %layer20_out_28_V_V, i16* %layer20_out_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_613"/></StgValue>
</operation>

<operation id="2192" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1646  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4118, i32 0, i32 0, [1 x i8]* @p_str4119, [1 x i8]* @p_str4120, [1 x i8]* @p_str4121, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4122, [1 x i8]* @p_str4123)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2193" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1648  %empty_614 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4124, [1 x i8]* @p_str4124, i32 100, i32 100, i16* %layer20_out_29_V_V, i16* %layer20_out_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_614"/></StgValue>
</operation>

<operation id="2194" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1649  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4125, i32 0, i32 0, [1 x i8]* @p_str4126, [1 x i8]* @p_str4127, [1 x i8]* @p_str4128, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4129, [1 x i8]* @p_str4130)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2195" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1651  %empty_615 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4131, [1 x i8]* @p_str4131, i32 100, i32 100, i16* %layer20_out_30_V_V, i16* %layer20_out_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_615"/></StgValue>
</operation>

<operation id="2196" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1652  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4132, i32 0, i32 0, [1 x i8]* @p_str4133, [1 x i8]* @p_str4134, [1 x i8]* @p_str4135, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4136, [1 x i8]* @p_str4137)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1654  %empty_616 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4138, [1 x i8]* @p_str4138, i32 100, i32 100, i16* %layer20_out_31_V_V, i16* %layer20_out_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_616"/></StgValue>
</operation>

<operation id="2198" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1655  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4139, i32 0, i32 0, [1 x i8]* @p_str4140, [1 x i8]* @p_str4141, [1 x i8]* @p_str4142, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4143, [1 x i8]* @p_str4144)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2199" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1657  %empty_617 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4145, [1 x i8]* @p_str4145, i32 100, i32 100, i16* %layer20_out_32_V_V, i16* %layer20_out_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_617"/></StgValue>
</operation>

<operation id="2200" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1658  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4146, i32 0, i32 0, [1 x i8]* @p_str4147, [1 x i8]* @p_str4148, [1 x i8]* @p_str4149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4150, [1 x i8]* @p_str4151)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2201" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1660  %empty_618 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4152, [1 x i8]* @p_str4152, i32 100, i32 100, i16* %layer20_out_33_V_V, i16* %layer20_out_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_618"/></StgValue>
</operation>

<operation id="2202" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1661  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4153, i32 0, i32 0, [1 x i8]* @p_str4154, [1 x i8]* @p_str4155, [1 x i8]* @p_str4156, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4157, [1 x i8]* @p_str4158)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2203" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1663  %empty_619 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4159, [1 x i8]* @p_str4159, i32 100, i32 100, i16* %layer20_out_34_V_V, i16* %layer20_out_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_619"/></StgValue>
</operation>

<operation id="2204" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1664  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4160, i32 0, i32 0, [1 x i8]* @p_str4161, [1 x i8]* @p_str4162, [1 x i8]* @p_str4163, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4164, [1 x i8]* @p_str4165)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2205" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1666  %empty_620 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4166, [1 x i8]* @p_str4166, i32 100, i32 100, i16* %layer20_out_35_V_V, i16* %layer20_out_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_620"/></StgValue>
</operation>

<operation id="2206" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1667  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4167, i32 0, i32 0, [1 x i8]* @p_str4168, [1 x i8]* @p_str4169, [1 x i8]* @p_str4170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4171, [1 x i8]* @p_str4172)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2207" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1669  %empty_621 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4173, [1 x i8]* @p_str4173, i32 100, i32 100, i16* %layer20_out_36_V_V, i16* %layer20_out_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_621"/></StgValue>
</operation>

<operation id="2208" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1670  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4174, i32 0, i32 0, [1 x i8]* @p_str4175, [1 x i8]* @p_str4176, [1 x i8]* @p_str4177, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4178, [1 x i8]* @p_str4179)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2209" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1672  %empty_622 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4180, [1 x i8]* @p_str4180, i32 100, i32 100, i16* %layer20_out_37_V_V, i16* %layer20_out_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_622"/></StgValue>
</operation>

<operation id="2210" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1673  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4181, i32 0, i32 0, [1 x i8]* @p_str4182, [1 x i8]* @p_str4183, [1 x i8]* @p_str4184, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4185, [1 x i8]* @p_str4186)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2211" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1675  %empty_623 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4187, [1 x i8]* @p_str4187, i32 100, i32 100, i16* %layer20_out_38_V_V, i16* %layer20_out_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_623"/></StgValue>
</operation>

<operation id="2212" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1676  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4188, i32 0, i32 0, [1 x i8]* @p_str4189, [1 x i8]* @p_str4190, [1 x i8]* @p_str4191, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4192, [1 x i8]* @p_str4193)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2213" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1678  %empty_624 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4194, [1 x i8]* @p_str4194, i32 100, i32 100, i16* %layer20_out_39_V_V, i16* %layer20_out_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_624"/></StgValue>
</operation>

<operation id="2214" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1679  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4195, i32 0, i32 0, [1 x i8]* @p_str4196, [1 x i8]* @p_str4197, [1 x i8]* @p_str4198, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4199, [1 x i8]* @p_str4200)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2215" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1681  %empty_625 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4201, [1 x i8]* @p_str4201, i32 100, i32 100, i16* %layer20_out_40_V_V, i16* %layer20_out_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_625"/></StgValue>
</operation>

<operation id="2216" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1682  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4202, i32 0, i32 0, [1 x i8]* @p_str4203, [1 x i8]* @p_str4204, [1 x i8]* @p_str4205, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4206, [1 x i8]* @p_str4207)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2217" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1684  %empty_626 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4208, [1 x i8]* @p_str4208, i32 100, i32 100, i16* %layer20_out_41_V_V, i16* %layer20_out_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_626"/></StgValue>
</operation>

<operation id="2218" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1685  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4209, i32 0, i32 0, [1 x i8]* @p_str4210, [1 x i8]* @p_str4211, [1 x i8]* @p_str4212, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4213, [1 x i8]* @p_str4214)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2219" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1687  %empty_627 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4215, [1 x i8]* @p_str4215, i32 100, i32 100, i16* %layer20_out_42_V_V, i16* %layer20_out_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_627"/></StgValue>
</operation>

<operation id="2220" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1688  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4216, i32 0, i32 0, [1 x i8]* @p_str4217, [1 x i8]* @p_str4218, [1 x i8]* @p_str4219, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4220, [1 x i8]* @p_str4221)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1690  %empty_628 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4222, [1 x i8]* @p_str4222, i32 100, i32 100, i16* %layer20_out_43_V_V, i16* %layer20_out_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_628"/></StgValue>
</operation>

<operation id="2222" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1691  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4223, i32 0, i32 0, [1 x i8]* @p_str4224, [1 x i8]* @p_str4225, [1 x i8]* @p_str4226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4227, [1 x i8]* @p_str4228)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1693  %empty_629 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4229, [1 x i8]* @p_str4229, i32 100, i32 100, i16* %layer20_out_44_V_V, i16* %layer20_out_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_629"/></StgValue>
</operation>

<operation id="2224" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1694  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4230, i32 0, i32 0, [1 x i8]* @p_str4231, [1 x i8]* @p_str4232, [1 x i8]* @p_str4233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4234, [1 x i8]* @p_str4235)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2225" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1696  %empty_630 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4236, [1 x i8]* @p_str4236, i32 100, i32 100, i16* %layer20_out_45_V_V, i16* %layer20_out_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_630"/></StgValue>
</operation>

<operation id="2226" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1697  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4237, i32 0, i32 0, [1 x i8]* @p_str4238, [1 x i8]* @p_str4239, [1 x i8]* @p_str4240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4241, [1 x i8]* @p_str4242)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1699  %empty_631 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4243, [1 x i8]* @p_str4243, i32 100, i32 100, i16* %layer20_out_46_V_V, i16* %layer20_out_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_631"/></StgValue>
</operation>

<operation id="2228" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1700  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4244, i32 0, i32 0, [1 x i8]* @p_str4245, [1 x i8]* @p_str4246, [1 x i8]* @p_str4247, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4248, [1 x i8]* @p_str4249)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2229" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1702  %empty_632 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4250, [1 x i8]* @p_str4250, i32 100, i32 100, i16* %layer20_out_47_V_V, i16* %layer20_out_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_632"/></StgValue>
</operation>

<operation id="2230" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1703  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4251, i32 0, i32 0, [1 x i8]* @p_str4252, [1 x i8]* @p_str4253, [1 x i8]* @p_str4254, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4255, [1 x i8]* @p_str4256)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2231" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1705  %empty_633 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4257, [1 x i8]* @p_str4257, i32 100, i32 100, i16* %layer20_out_48_V_V, i16* %layer20_out_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_633"/></StgValue>
</operation>

<operation id="2232" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1706  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4258, i32 0, i32 0, [1 x i8]* @p_str4259, [1 x i8]* @p_str4260, [1 x i8]* @p_str4261, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4262, [1 x i8]* @p_str4263)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1708  %empty_634 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4264, [1 x i8]* @p_str4264, i32 100, i32 100, i16* %layer20_out_49_V_V, i16* %layer20_out_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_634"/></StgValue>
</operation>

<operation id="2234" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1709  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4265, i32 0, i32 0, [1 x i8]* @p_str4266, [1 x i8]* @p_str4267, [1 x i8]* @p_str4268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4269, [1 x i8]* @p_str4270)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2235" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1711  %empty_635 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4271, [1 x i8]* @p_str4271, i32 100, i32 100, i16* %layer20_out_50_V_V, i16* %layer20_out_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_635"/></StgValue>
</operation>

<operation id="2236" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1712  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4272, i32 0, i32 0, [1 x i8]* @p_str4273, [1 x i8]* @p_str4274, [1 x i8]* @p_str4275, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4276, [1 x i8]* @p_str4277)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2237" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1714  %empty_636 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4278, [1 x i8]* @p_str4278, i32 100, i32 100, i16* %layer20_out_51_V_V, i16* %layer20_out_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_636"/></StgValue>
</operation>

<operation id="2238" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1715  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4279, i32 0, i32 0, [1 x i8]* @p_str4280, [1 x i8]* @p_str4281, [1 x i8]* @p_str4282, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4283, [1 x i8]* @p_str4284)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2239" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1717  %empty_637 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4285, [1 x i8]* @p_str4285, i32 100, i32 100, i16* %layer20_out_52_V_V, i16* %layer20_out_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_637"/></StgValue>
</operation>

<operation id="2240" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1718  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4286, i32 0, i32 0, [1 x i8]* @p_str4287, [1 x i8]* @p_str4288, [1 x i8]* @p_str4289, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4290, [1 x i8]* @p_str4291)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2241" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1720  %empty_638 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4292, [1 x i8]* @p_str4292, i32 100, i32 100, i16* %layer20_out_53_V_V, i16* %layer20_out_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_638"/></StgValue>
</operation>

<operation id="2242" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1721  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4293, i32 0, i32 0, [1 x i8]* @p_str4294, [1 x i8]* @p_str4295, [1 x i8]* @p_str4296, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4297, [1 x i8]* @p_str4298)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2243" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1723  %empty_639 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4299, [1 x i8]* @p_str4299, i32 100, i32 100, i16* %layer20_out_54_V_V, i16* %layer20_out_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_639"/></StgValue>
</operation>

<operation id="2244" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1724  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4300, i32 0, i32 0, [1 x i8]* @p_str4301, [1 x i8]* @p_str4302, [1 x i8]* @p_str4303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4304, [1 x i8]* @p_str4305)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2245" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1726  %empty_640 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4306, [1 x i8]* @p_str4306, i32 100, i32 100, i16* %layer20_out_55_V_V, i16* %layer20_out_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_640"/></StgValue>
</operation>

<operation id="2246" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1727  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4307, i32 0, i32 0, [1 x i8]* @p_str4308, [1 x i8]* @p_str4309, [1 x i8]* @p_str4310, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4311, [1 x i8]* @p_str4312)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2247" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1729  %empty_641 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4313, [1 x i8]* @p_str4313, i32 100, i32 100, i16* %layer20_out_56_V_V, i16* %layer20_out_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_641"/></StgValue>
</operation>

<operation id="2248" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1730  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4314, i32 0, i32 0, [1 x i8]* @p_str4315, [1 x i8]* @p_str4316, [1 x i8]* @p_str4317, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4318, [1 x i8]* @p_str4319)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1732  %empty_642 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4320, [1 x i8]* @p_str4320, i32 100, i32 100, i16* %layer20_out_57_V_V, i16* %layer20_out_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_642"/></StgValue>
</operation>

<operation id="2250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1733  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4321, i32 0, i32 0, [1 x i8]* @p_str4322, [1 x i8]* @p_str4323, [1 x i8]* @p_str4324, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4325, [1 x i8]* @p_str4326)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1735  %empty_643 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4327, [1 x i8]* @p_str4327, i32 100, i32 100, i16* %layer20_out_58_V_V, i16* %layer20_out_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_643"/></StgValue>
</operation>

<operation id="2252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1736  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4328, i32 0, i32 0, [1 x i8]* @p_str4329, [1 x i8]* @p_str4330, [1 x i8]* @p_str4331, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4332, [1 x i8]* @p_str4333)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2253" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1738  %empty_644 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4334, [1 x i8]* @p_str4334, i32 100, i32 100, i16* %layer20_out_59_V_V, i16* %layer20_out_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_644"/></StgValue>
</operation>

<operation id="2254" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1739  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4335, i32 0, i32 0, [1 x i8]* @p_str4336, [1 x i8]* @p_str4337, [1 x i8]* @p_str4338, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4339, [1 x i8]* @p_str4340)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2255" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1741  %empty_645 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4341, [1 x i8]* @p_str4341, i32 100, i32 100, i16* %layer20_out_60_V_V, i16* %layer20_out_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_645"/></StgValue>
</operation>

<operation id="2256" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1742  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4342, i32 0, i32 0, [1 x i8]* @p_str4343, [1 x i8]* @p_str4344, [1 x i8]* @p_str4345, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4346, [1 x i8]* @p_str4347)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2257" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1744  %empty_646 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4348, [1 x i8]* @p_str4348, i32 100, i32 100, i16* %layer20_out_61_V_V, i16* %layer20_out_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_646"/></StgValue>
</operation>

<operation id="2258" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1745  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4349, i32 0, i32 0, [1 x i8]* @p_str4350, [1 x i8]* @p_str4351, [1 x i8]* @p_str4352, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4353, [1 x i8]* @p_str4354)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2259" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1747  %empty_647 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4355, [1 x i8]* @p_str4355, i32 100, i32 100, i16* %layer20_out_62_V_V, i16* %layer20_out_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_647"/></StgValue>
</operation>

<operation id="2260" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1748  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4356, i32 0, i32 0, [1 x i8]* @p_str4357, [1 x i8]* @p_str4358, [1 x i8]* @p_str4359, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4360, [1 x i8]* @p_str4361)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2261" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1750  %empty_648 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4362, [1 x i8]* @p_str4362, i32 100, i32 100, i16* %layer20_out_63_V_V, i16* %layer20_out_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_648"/></StgValue>
</operation>

<operation id="2262" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1751  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4363, i32 0, i32 0, [1 x i8]* @p_str4364, [1 x i8]* @p_str4365, [1 x i8]* @p_str4366, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4367, [1 x i8]* @p_str4368)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2263" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1753  %empty_649 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_64_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4369, [1 x i8]* @p_str4369, i32 100, i32 100, i16* %layer20_out_64_V_V, i16* %layer20_out_64_V_V)

]]></Node>
<StgValue><ssdm name="empty_649"/></StgValue>
</operation>

<operation id="2264" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1754  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_64_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4370, i32 0, i32 0, [1 x i8]* @p_str4371, [1 x i8]* @p_str4372, [1 x i8]* @p_str4373, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4374, [1 x i8]* @p_str4375)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2265" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1756  %empty_650 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_65_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4376, [1 x i8]* @p_str4376, i32 100, i32 100, i16* %layer20_out_65_V_V, i16* %layer20_out_65_V_V)

]]></Node>
<StgValue><ssdm name="empty_650"/></StgValue>
</operation>

<operation id="2266" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1757  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_65_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4377, i32 0, i32 0, [1 x i8]* @p_str4378, [1 x i8]* @p_str4379, [1 x i8]* @p_str4380, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4381, [1 x i8]* @p_str4382)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2267" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1759  %empty_651 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_66_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4383, [1 x i8]* @p_str4383, i32 100, i32 100, i16* %layer20_out_66_V_V, i16* %layer20_out_66_V_V)

]]></Node>
<StgValue><ssdm name="empty_651"/></StgValue>
</operation>

<operation id="2268" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1760  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_66_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4384, i32 0, i32 0, [1 x i8]* @p_str4385, [1 x i8]* @p_str4386, [1 x i8]* @p_str4387, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4388, [1 x i8]* @p_str4389)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2269" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1762  %empty_652 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_67_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4390, [1 x i8]* @p_str4390, i32 100, i32 100, i16* %layer20_out_67_V_V, i16* %layer20_out_67_V_V)

]]></Node>
<StgValue><ssdm name="empty_652"/></StgValue>
</operation>

<operation id="2270" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1763  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_67_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4391, i32 0, i32 0, [1 x i8]* @p_str4392, [1 x i8]* @p_str4393, [1 x i8]* @p_str4394, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4395, [1 x i8]* @p_str4396)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2271" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1765  %empty_653 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_68_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4397, [1 x i8]* @p_str4397, i32 100, i32 100, i16* %layer20_out_68_V_V, i16* %layer20_out_68_V_V)

]]></Node>
<StgValue><ssdm name="empty_653"/></StgValue>
</operation>

<operation id="2272" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1766  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_68_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4398, i32 0, i32 0, [1 x i8]* @p_str4399, [1 x i8]* @p_str4400, [1 x i8]* @p_str4401, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4402, [1 x i8]* @p_str4403)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2273" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1768  %empty_654 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_69_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4404, [1 x i8]* @p_str4404, i32 100, i32 100, i16* %layer20_out_69_V_V, i16* %layer20_out_69_V_V)

]]></Node>
<StgValue><ssdm name="empty_654"/></StgValue>
</operation>

<operation id="2274" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1769  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_69_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4405, i32 0, i32 0, [1 x i8]* @p_str4406, [1 x i8]* @p_str4407, [1 x i8]* @p_str4408, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4409, [1 x i8]* @p_str4410)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2275" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1771  %empty_655 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_70_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4411, [1 x i8]* @p_str4411, i32 100, i32 100, i16* %layer20_out_70_V_V, i16* %layer20_out_70_V_V)

]]></Node>
<StgValue><ssdm name="empty_655"/></StgValue>
</operation>

<operation id="2276" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1772  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_70_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4412, i32 0, i32 0, [1 x i8]* @p_str4413, [1 x i8]* @p_str4414, [1 x i8]* @p_str4415, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4416, [1 x i8]* @p_str4417)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2277" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1774  %empty_656 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_71_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4418, [1 x i8]* @p_str4418, i32 100, i32 100, i16* %layer20_out_71_V_V, i16* %layer20_out_71_V_V)

]]></Node>
<StgValue><ssdm name="empty_656"/></StgValue>
</operation>

<operation id="2278" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1775  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_71_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4419, i32 0, i32 0, [1 x i8]* @p_str4420, [1 x i8]* @p_str4421, [1 x i8]* @p_str4422, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4423, [1 x i8]* @p_str4424)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2279" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1777  %empty_657 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_72_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4425, [1 x i8]* @p_str4425, i32 100, i32 100, i16* %layer20_out_72_V_V, i16* %layer20_out_72_V_V)

]]></Node>
<StgValue><ssdm name="empty_657"/></StgValue>
</operation>

<operation id="2280" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1778  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_72_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4426, i32 0, i32 0, [1 x i8]* @p_str4427, [1 x i8]* @p_str4428, [1 x i8]* @p_str4429, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4430, [1 x i8]* @p_str4431)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2281" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1780  %empty_658 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_73_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4432, [1 x i8]* @p_str4432, i32 100, i32 100, i16* %layer20_out_73_V_V, i16* %layer20_out_73_V_V)

]]></Node>
<StgValue><ssdm name="empty_658"/></StgValue>
</operation>

<operation id="2282" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1781  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_73_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4433, i32 0, i32 0, [1 x i8]* @p_str4434, [1 x i8]* @p_str4435, [1 x i8]* @p_str4436, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4437, [1 x i8]* @p_str4438)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2283" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1783  %empty_659 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_74_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4439, [1 x i8]* @p_str4439, i32 100, i32 100, i16* %layer20_out_74_V_V, i16* %layer20_out_74_V_V)

]]></Node>
<StgValue><ssdm name="empty_659"/></StgValue>
</operation>

<operation id="2284" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1784  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_74_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4440, i32 0, i32 0, [1 x i8]* @p_str4441, [1 x i8]* @p_str4442, [1 x i8]* @p_str4443, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4444, [1 x i8]* @p_str4445)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2285" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1786  %empty_660 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_75_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4446, [1 x i8]* @p_str4446, i32 100, i32 100, i16* %layer20_out_75_V_V, i16* %layer20_out_75_V_V)

]]></Node>
<StgValue><ssdm name="empty_660"/></StgValue>
</operation>

<operation id="2286" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1787  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_75_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4447, i32 0, i32 0, [1 x i8]* @p_str4448, [1 x i8]* @p_str4449, [1 x i8]* @p_str4450, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4451, [1 x i8]* @p_str4452)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1789  %empty_661 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_76_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4453, [1 x i8]* @p_str4453, i32 100, i32 100, i16* %layer20_out_76_V_V, i16* %layer20_out_76_V_V)

]]></Node>
<StgValue><ssdm name="empty_661"/></StgValue>
</operation>

<operation id="2288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1790  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_76_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4454, i32 0, i32 0, [1 x i8]* @p_str4455, [1 x i8]* @p_str4456, [1 x i8]* @p_str4457, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4458, [1 x i8]* @p_str4459)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2289" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1792  %empty_662 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_77_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4460, [1 x i8]* @p_str4460, i32 100, i32 100, i16* %layer20_out_77_V_V, i16* %layer20_out_77_V_V)

]]></Node>
<StgValue><ssdm name="empty_662"/></StgValue>
</operation>

<operation id="2290" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1793  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_77_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4461, i32 0, i32 0, [1 x i8]* @p_str4462, [1 x i8]* @p_str4463, [1 x i8]* @p_str4464, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4465, [1 x i8]* @p_str4466)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2291" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1795  %empty_663 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_78_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4467, [1 x i8]* @p_str4467, i32 100, i32 100, i16* %layer20_out_78_V_V, i16* %layer20_out_78_V_V)

]]></Node>
<StgValue><ssdm name="empty_663"/></StgValue>
</operation>

<operation id="2292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1796  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_78_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4468, i32 0, i32 0, [1 x i8]* @p_str4469, [1 x i8]* @p_str4470, [1 x i8]* @p_str4471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4472, [1 x i8]* @p_str4473)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1798  %empty_664 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_79_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4474, [1 x i8]* @p_str4474, i32 100, i32 100, i16* %layer20_out_79_V_V, i16* %layer20_out_79_V_V)

]]></Node>
<StgValue><ssdm name="empty_664"/></StgValue>
</operation>

<operation id="2294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1799  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_79_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4475, i32 0, i32 0, [1 x i8]* @p_str4476, [1 x i8]* @p_str4477, [1 x i8]* @p_str4478, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4479, [1 x i8]* @p_str4480)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2295" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1801  %empty_665 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_80_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4481, [1 x i8]* @p_str4481, i32 100, i32 100, i16* %layer20_out_80_V_V, i16* %layer20_out_80_V_V)

]]></Node>
<StgValue><ssdm name="empty_665"/></StgValue>
</operation>

<operation id="2296" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1802  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_80_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4482, i32 0, i32 0, [1 x i8]* @p_str4483, [1 x i8]* @p_str4484, [1 x i8]* @p_str4485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4486, [1 x i8]* @p_str4487)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2297" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1804  %empty_666 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_81_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4488, [1 x i8]* @p_str4488, i32 100, i32 100, i16* %layer20_out_81_V_V, i16* %layer20_out_81_V_V)

]]></Node>
<StgValue><ssdm name="empty_666"/></StgValue>
</operation>

<operation id="2298" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1805  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_81_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4489, i32 0, i32 0, [1 x i8]* @p_str4490, [1 x i8]* @p_str4491, [1 x i8]* @p_str4492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4493, [1 x i8]* @p_str4494)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2299" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1807  %empty_667 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_82_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4495, [1 x i8]* @p_str4495, i32 100, i32 100, i16* %layer20_out_82_V_V, i16* %layer20_out_82_V_V)

]]></Node>
<StgValue><ssdm name="empty_667"/></StgValue>
</operation>

<operation id="2300" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1808  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_82_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4496, i32 0, i32 0, [1 x i8]* @p_str4497, [1 x i8]* @p_str4498, [1 x i8]* @p_str4499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4500, [1 x i8]* @p_str4501)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2301" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1810  %empty_668 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_83_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4502, [1 x i8]* @p_str4502, i32 100, i32 100, i16* %layer20_out_83_V_V, i16* %layer20_out_83_V_V)

]]></Node>
<StgValue><ssdm name="empty_668"/></StgValue>
</operation>

<operation id="2302" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1811  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_83_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4503, i32 0, i32 0, [1 x i8]* @p_str4504, [1 x i8]* @p_str4505, [1 x i8]* @p_str4506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4507, [1 x i8]* @p_str4508)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2303" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1813  %empty_669 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_84_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4509, [1 x i8]* @p_str4509, i32 100, i32 100, i16* %layer20_out_84_V_V, i16* %layer20_out_84_V_V)

]]></Node>
<StgValue><ssdm name="empty_669"/></StgValue>
</operation>

<operation id="2304" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1814  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_84_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4510, i32 0, i32 0, [1 x i8]* @p_str4511, [1 x i8]* @p_str4512, [1 x i8]* @p_str4513, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4514, [1 x i8]* @p_str4515)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2305" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1816  %empty_670 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_85_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4516, [1 x i8]* @p_str4516, i32 100, i32 100, i16* %layer20_out_85_V_V, i16* %layer20_out_85_V_V)

]]></Node>
<StgValue><ssdm name="empty_670"/></StgValue>
</operation>

<operation id="2306" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1817  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_85_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4517, i32 0, i32 0, [1 x i8]* @p_str4518, [1 x i8]* @p_str4519, [1 x i8]* @p_str4520, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4521, [1 x i8]* @p_str4522)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2307" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1819  %empty_671 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_86_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4523, [1 x i8]* @p_str4523, i32 100, i32 100, i16* %layer20_out_86_V_V, i16* %layer20_out_86_V_V)

]]></Node>
<StgValue><ssdm name="empty_671"/></StgValue>
</operation>

<operation id="2308" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1820  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_86_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4524, i32 0, i32 0, [1 x i8]* @p_str4525, [1 x i8]* @p_str4526, [1 x i8]* @p_str4527, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4528, [1 x i8]* @p_str4529)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2309" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1822  %empty_672 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_87_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4530, [1 x i8]* @p_str4530, i32 100, i32 100, i16* %layer20_out_87_V_V, i16* %layer20_out_87_V_V)

]]></Node>
<StgValue><ssdm name="empty_672"/></StgValue>
</operation>

<operation id="2310" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1823  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_87_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4531, i32 0, i32 0, [1 x i8]* @p_str4532, [1 x i8]* @p_str4533, [1 x i8]* @p_str4534, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4535, [1 x i8]* @p_str4536)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2311" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1825  %empty_673 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_88_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4537, [1 x i8]* @p_str4537, i32 100, i32 100, i16* %layer20_out_88_V_V, i16* %layer20_out_88_V_V)

]]></Node>
<StgValue><ssdm name="empty_673"/></StgValue>
</operation>

<operation id="2312" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1826  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_88_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4538, i32 0, i32 0, [1 x i8]* @p_str4539, [1 x i8]* @p_str4540, [1 x i8]* @p_str4541, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4542, [1 x i8]* @p_str4543)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2313" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1828  %empty_674 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_89_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4544, [1 x i8]* @p_str4544, i32 100, i32 100, i16* %layer20_out_89_V_V, i16* %layer20_out_89_V_V)

]]></Node>
<StgValue><ssdm name="empty_674"/></StgValue>
</operation>

<operation id="2314" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1829  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_89_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4545, i32 0, i32 0, [1 x i8]* @p_str4546, [1 x i8]* @p_str4547, [1 x i8]* @p_str4548, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4549, [1 x i8]* @p_str4550)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2315" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1831  %empty_675 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_90_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4551, [1 x i8]* @p_str4551, i32 100, i32 100, i16* %layer20_out_90_V_V, i16* %layer20_out_90_V_V)

]]></Node>
<StgValue><ssdm name="empty_675"/></StgValue>
</operation>

<operation id="2316" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1832  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_90_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4552, i32 0, i32 0, [1 x i8]* @p_str4553, [1 x i8]* @p_str4554, [1 x i8]* @p_str4555, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4556, [1 x i8]* @p_str4557)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2317" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1834  %empty_676 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_91_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4558, [1 x i8]* @p_str4558, i32 100, i32 100, i16* %layer20_out_91_V_V, i16* %layer20_out_91_V_V)

]]></Node>
<StgValue><ssdm name="empty_676"/></StgValue>
</operation>

<operation id="2318" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1835  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_91_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4559, i32 0, i32 0, [1 x i8]* @p_str4560, [1 x i8]* @p_str4561, [1 x i8]* @p_str4562, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4563, [1 x i8]* @p_str4564)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1837  %empty_677 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_92_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4565, [1 x i8]* @p_str4565, i32 100, i32 100, i16* %layer20_out_92_V_V, i16* %layer20_out_92_V_V)

]]></Node>
<StgValue><ssdm name="empty_677"/></StgValue>
</operation>

<operation id="2320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1838  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_92_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4566, i32 0, i32 0, [1 x i8]* @p_str4567, [1 x i8]* @p_str4568, [1 x i8]* @p_str4569, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4570, [1 x i8]* @p_str4571)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2321" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1840  %empty_678 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_93_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4572, [1 x i8]* @p_str4572, i32 100, i32 100, i16* %layer20_out_93_V_V, i16* %layer20_out_93_V_V)

]]></Node>
<StgValue><ssdm name="empty_678"/></StgValue>
</operation>

<operation id="2322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1841  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_93_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4573, i32 0, i32 0, [1 x i8]* @p_str4574, [1 x i8]* @p_str4575, [1 x i8]* @p_str4576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4577, [1 x i8]* @p_str4578)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2323" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1843  %empty_679 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_94_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4579, [1 x i8]* @p_str4579, i32 100, i32 100, i16* %layer20_out_94_V_V, i16* %layer20_out_94_V_V)

]]></Node>
<StgValue><ssdm name="empty_679"/></StgValue>
</operation>

<operation id="2324" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1844  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_94_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4580, i32 0, i32 0, [1 x i8]* @p_str4581, [1 x i8]* @p_str4582, [1 x i8]* @p_str4583, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4584, [1 x i8]* @p_str4585)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2325" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1846  %empty_680 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_95_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4586, [1 x i8]* @p_str4586, i32 100, i32 100, i16* %layer20_out_95_V_V, i16* %layer20_out_95_V_V)

]]></Node>
<StgValue><ssdm name="empty_680"/></StgValue>
</operation>

<operation id="2326" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1847  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_95_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4587, i32 0, i32 0, [1 x i8]* @p_str4588, [1 x i8]* @p_str4589, [1 x i8]* @p_str4590, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4591, [1 x i8]* @p_str4592)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1849  %empty_681 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_96_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4593, [1 x i8]* @p_str4593, i32 100, i32 100, i16* %layer20_out_96_V_V, i16* %layer20_out_96_V_V)

]]></Node>
<StgValue><ssdm name="empty_681"/></StgValue>
</operation>

<operation id="2328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1850  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_96_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4594, i32 0, i32 0, [1 x i8]* @p_str4595, [1 x i8]* @p_str4596, [1 x i8]* @p_str4597, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4598, [1 x i8]* @p_str4599)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2329" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1852  %empty_682 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_97_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4600, [1 x i8]* @p_str4600, i32 100, i32 100, i16* %layer20_out_97_V_V, i16* %layer20_out_97_V_V)

]]></Node>
<StgValue><ssdm name="empty_682"/></StgValue>
</operation>

<operation id="2330" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1853  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_97_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4601, i32 0, i32 0, [1 x i8]* @p_str4602, [1 x i8]* @p_str4603, [1 x i8]* @p_str4604, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4605, [1 x i8]* @p_str4606)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2331" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1855  %empty_683 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_98_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4607, [1 x i8]* @p_str4607, i32 100, i32 100, i16* %layer20_out_98_V_V, i16* %layer20_out_98_V_V)

]]></Node>
<StgValue><ssdm name="empty_683"/></StgValue>
</operation>

<operation id="2332" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1856  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_98_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4608, i32 0, i32 0, [1 x i8]* @p_str4609, [1 x i8]* @p_str4610, [1 x i8]* @p_str4611, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4612, [1 x i8]* @p_str4613)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2333" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1858  %empty_684 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer20_out_LF_99_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4614, [1 x i8]* @p_str4614, i32 100, i32 100, i16* %layer20_out_99_V_V, i16* %layer20_out_99_V_V)

]]></Node>
<StgValue><ssdm name="empty_684"/></StgValue>
</operation>

<operation id="2334" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1859  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_99_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4615, i32 0, i32 0, [1 x i8]* @p_str4616, [1 x i8]* @p_str4617, [1 x i8]* @p_str4618, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4619, [1 x i8]* @p_str4620)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2335" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1861  %empty_685 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_100_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4621, [1 x i8]* @p_str4621, i32 100, i32 100, i16* %layer20_out_100_V_V, i16* %layer20_out_100_V_V)

]]></Node>
<StgValue><ssdm name="empty_685"/></StgValue>
</operation>

<operation id="2336" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1862  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_100_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4622, i32 0, i32 0, [1 x i8]* @p_str4623, [1 x i8]* @p_str4624, [1 x i8]* @p_str4625, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4626, [1 x i8]* @p_str4627)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2337" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1864  %empty_686 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_101_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4628, [1 x i8]* @p_str4628, i32 100, i32 100, i16* %layer20_out_101_V_V, i16* %layer20_out_101_V_V)

]]></Node>
<StgValue><ssdm name="empty_686"/></StgValue>
</operation>

<operation id="2338" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1865  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_101_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4629, i32 0, i32 0, [1 x i8]* @p_str4630, [1 x i8]* @p_str4631, [1 x i8]* @p_str4632, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4633, [1 x i8]* @p_str4634)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2339" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1867  %empty_687 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_102_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4635, [1 x i8]* @p_str4635, i32 100, i32 100, i16* %layer20_out_102_V_V, i16* %layer20_out_102_V_V)

]]></Node>
<StgValue><ssdm name="empty_687"/></StgValue>
</operation>

<operation id="2340" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1868  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_102_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4636, i32 0, i32 0, [1 x i8]* @p_str4637, [1 x i8]* @p_str4638, [1 x i8]* @p_str4639, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4640, [1 x i8]* @p_str4641)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2341" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1870  %empty_688 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_103_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4642, [1 x i8]* @p_str4642, i32 100, i32 100, i16* %layer20_out_103_V_V, i16* %layer20_out_103_V_V)

]]></Node>
<StgValue><ssdm name="empty_688"/></StgValue>
</operation>

<operation id="2342" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1871  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_103_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4643, i32 0, i32 0, [1 x i8]* @p_str4644, [1 x i8]* @p_str4645, [1 x i8]* @p_str4646, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4647, [1 x i8]* @p_str4648)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2343" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1873  %empty_689 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_104_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4649, [1 x i8]* @p_str4649, i32 100, i32 100, i16* %layer20_out_104_V_V, i16* %layer20_out_104_V_V)

]]></Node>
<StgValue><ssdm name="empty_689"/></StgValue>
</operation>

<operation id="2344" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1874  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_104_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4650, i32 0, i32 0, [1 x i8]* @p_str4651, [1 x i8]* @p_str4652, [1 x i8]* @p_str4653, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4654, [1 x i8]* @p_str4655)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2345" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1876  %empty_690 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_105_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4656, [1 x i8]* @p_str4656, i32 100, i32 100, i16* %layer20_out_105_V_V, i16* %layer20_out_105_V_V)

]]></Node>
<StgValue><ssdm name="empty_690"/></StgValue>
</operation>

<operation id="2346" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1877  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_105_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4657, i32 0, i32 0, [1 x i8]* @p_str4658, [1 x i8]* @p_str4659, [1 x i8]* @p_str4660, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4661, [1 x i8]* @p_str4662)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2347" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1879  %empty_691 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_106_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4663, [1 x i8]* @p_str4663, i32 100, i32 100, i16* %layer20_out_106_V_V, i16* %layer20_out_106_V_V)

]]></Node>
<StgValue><ssdm name="empty_691"/></StgValue>
</operation>

<operation id="2348" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1880  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_106_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4664, i32 0, i32 0, [1 x i8]* @p_str4665, [1 x i8]* @p_str4666, [1 x i8]* @p_str4667, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4668, [1 x i8]* @p_str4669)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2349" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1882  %empty_692 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_107_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4670, [1 x i8]* @p_str4670, i32 100, i32 100, i16* %layer20_out_107_V_V, i16* %layer20_out_107_V_V)

]]></Node>
<StgValue><ssdm name="empty_692"/></StgValue>
</operation>

<operation id="2350" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1883  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_107_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4671, i32 0, i32 0, [1 x i8]* @p_str4672, [1 x i8]* @p_str4673, [1 x i8]* @p_str4674, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4675, [1 x i8]* @p_str4676)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2351" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1885  %empty_693 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_108_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4677, [1 x i8]* @p_str4677, i32 100, i32 100, i16* %layer20_out_108_V_V, i16* %layer20_out_108_V_V)

]]></Node>
<StgValue><ssdm name="empty_693"/></StgValue>
</operation>

<operation id="2352" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1886  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_108_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4678, i32 0, i32 0, [1 x i8]* @p_str4679, [1 x i8]* @p_str4680, [1 x i8]* @p_str4681, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4682, [1 x i8]* @p_str4683)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2353" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1888  %empty_694 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_109_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4684, [1 x i8]* @p_str4684, i32 100, i32 100, i16* %layer20_out_109_V_V, i16* %layer20_out_109_V_V)

]]></Node>
<StgValue><ssdm name="empty_694"/></StgValue>
</operation>

<operation id="2354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1889  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_109_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4685, i32 0, i32 0, [1 x i8]* @p_str4686, [1 x i8]* @p_str4687, [1 x i8]* @p_str4688, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4689, [1 x i8]* @p_str4690)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2355" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1891  %empty_695 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_110_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4691, [1 x i8]* @p_str4691, i32 100, i32 100, i16* %layer20_out_110_V_V, i16* %layer20_out_110_V_V)

]]></Node>
<StgValue><ssdm name="empty_695"/></StgValue>
</operation>

<operation id="2356" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1892  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_110_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4692, i32 0, i32 0, [1 x i8]* @p_str4693, [1 x i8]* @p_str4694, [1 x i8]* @p_str4695, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4696, [1 x i8]* @p_str4697)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2357" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1894  %empty_696 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_111_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4698, [1 x i8]* @p_str4698, i32 100, i32 100, i16* %layer20_out_111_V_V, i16* %layer20_out_111_V_V)

]]></Node>
<StgValue><ssdm name="empty_696"/></StgValue>
</operation>

<operation id="2358" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1895  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_111_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4699, i32 0, i32 0, [1 x i8]* @p_str4700, [1 x i8]* @p_str4701, [1 x i8]* @p_str4702, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4703, [1 x i8]* @p_str4704)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1897  %empty_697 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_112_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4705, [1 x i8]* @p_str4705, i32 100, i32 100, i16* %layer20_out_112_V_V, i16* %layer20_out_112_V_V)

]]></Node>
<StgValue><ssdm name="empty_697"/></StgValue>
</operation>

<operation id="2360" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1898  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_112_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4706, i32 0, i32 0, [1 x i8]* @p_str4707, [1 x i8]* @p_str4708, [1 x i8]* @p_str4709, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4710, [1 x i8]* @p_str4711)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2361" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1900  %empty_698 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_113_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4712, [1 x i8]* @p_str4712, i32 100, i32 100, i16* %layer20_out_113_V_V, i16* %layer20_out_113_V_V)

]]></Node>
<StgValue><ssdm name="empty_698"/></StgValue>
</operation>

<operation id="2362" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1901  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_113_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4713, i32 0, i32 0, [1 x i8]* @p_str4714, [1 x i8]* @p_str4715, [1 x i8]* @p_str4716, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4717, [1 x i8]* @p_str4718)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2363" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1903  %empty_699 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_114_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4719, [1 x i8]* @p_str4719, i32 100, i32 100, i16* %layer20_out_114_V_V, i16* %layer20_out_114_V_V)

]]></Node>
<StgValue><ssdm name="empty_699"/></StgValue>
</operation>

<operation id="2364" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1904  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_114_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4720, i32 0, i32 0, [1 x i8]* @p_str4721, [1 x i8]* @p_str4722, [1 x i8]* @p_str4723, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4724, [1 x i8]* @p_str4725)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2365" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1906  %empty_700 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_115_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4726, [1 x i8]* @p_str4726, i32 100, i32 100, i16* %layer20_out_115_V_V, i16* %layer20_out_115_V_V)

]]></Node>
<StgValue><ssdm name="empty_700"/></StgValue>
</operation>

<operation id="2366" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1907  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_115_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4727, i32 0, i32 0, [1 x i8]* @p_str4728, [1 x i8]* @p_str4729, [1 x i8]* @p_str4730, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4731, [1 x i8]* @p_str4732)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2367" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1909  %empty_701 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_116_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4733, [1 x i8]* @p_str4733, i32 100, i32 100, i16* %layer20_out_116_V_V, i16* %layer20_out_116_V_V)

]]></Node>
<StgValue><ssdm name="empty_701"/></StgValue>
</operation>

<operation id="2368" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1910  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_116_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4734, i32 0, i32 0, [1 x i8]* @p_str4735, [1 x i8]* @p_str4736, [1 x i8]* @p_str4737, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4738, [1 x i8]* @p_str4739)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2369" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1912  %empty_702 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_117_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4740, [1 x i8]* @p_str4740, i32 100, i32 100, i16* %layer20_out_117_V_V, i16* %layer20_out_117_V_V)

]]></Node>
<StgValue><ssdm name="empty_702"/></StgValue>
</operation>

<operation id="2370" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1913  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_117_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4741, i32 0, i32 0, [1 x i8]* @p_str4742, [1 x i8]* @p_str4743, [1 x i8]* @p_str4744, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4745, [1 x i8]* @p_str4746)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2371" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1915  %empty_703 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_118_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4747, [1 x i8]* @p_str4747, i32 100, i32 100, i16* %layer20_out_118_V_V, i16* %layer20_out_118_V_V)

]]></Node>
<StgValue><ssdm name="empty_703"/></StgValue>
</operation>

<operation id="2372" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1916  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_118_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4748, i32 0, i32 0, [1 x i8]* @p_str4749, [1 x i8]* @p_str4750, [1 x i8]* @p_str4751, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4752, [1 x i8]* @p_str4753)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2373" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1918  %empty_704 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_119_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4754, [1 x i8]* @p_str4754, i32 100, i32 100, i16* %layer20_out_119_V_V, i16* %layer20_out_119_V_V)

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>

<operation id="2374" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1919  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_119_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4755, i32 0, i32 0, [1 x i8]* @p_str4756, [1 x i8]* @p_str4757, [1 x i8]* @p_str4758, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4759, [1 x i8]* @p_str4760)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2375" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1921  %empty_705 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_120_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4761, [1 x i8]* @p_str4761, i32 100, i32 100, i16* %layer20_out_120_V_V, i16* %layer20_out_120_V_V)

]]></Node>
<StgValue><ssdm name="empty_705"/></StgValue>
</operation>

<operation id="2376" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1922  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_120_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4762, i32 0, i32 0, [1 x i8]* @p_str4763, [1 x i8]* @p_str4764, [1 x i8]* @p_str4765, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4766, [1 x i8]* @p_str4767)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2377" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1924  %empty_706 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_121_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4768, [1 x i8]* @p_str4768, i32 100, i32 100, i16* %layer20_out_121_V_V, i16* %layer20_out_121_V_V)

]]></Node>
<StgValue><ssdm name="empty_706"/></StgValue>
</operation>

<operation id="2378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1925  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_121_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4769, i32 0, i32 0, [1 x i8]* @p_str4770, [1 x i8]* @p_str4771, [1 x i8]* @p_str4772, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4773, [1 x i8]* @p_str4774)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2379" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1927  %empty_707 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_122_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4775, [1 x i8]* @p_str4775, i32 100, i32 100, i16* %layer20_out_122_V_V, i16* %layer20_out_122_V_V)

]]></Node>
<StgValue><ssdm name="empty_707"/></StgValue>
</operation>

<operation id="2380" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1928  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_122_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4776, i32 0, i32 0, [1 x i8]* @p_str4777, [1 x i8]* @p_str4778, [1 x i8]* @p_str4779, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4780, [1 x i8]* @p_str4781)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2381" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1930  %empty_708 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_123_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4782, [1 x i8]* @p_str4782, i32 100, i32 100, i16* %layer20_out_123_V_V, i16* %layer20_out_123_V_V)

]]></Node>
<StgValue><ssdm name="empty_708"/></StgValue>
</operation>

<operation id="2382" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1931  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_123_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4783, i32 0, i32 0, [1 x i8]* @p_str4784, [1 x i8]* @p_str4785, [1 x i8]* @p_str4786, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4787, [1 x i8]* @p_str4788)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2383" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1933  %empty_709 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_124_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4789, [1 x i8]* @p_str4789, i32 100, i32 100, i16* %layer20_out_124_V_V, i16* %layer20_out_124_V_V)

]]></Node>
<StgValue><ssdm name="empty_709"/></StgValue>
</operation>

<operation id="2384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1934  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_124_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4790, i32 0, i32 0, [1 x i8]* @p_str4791, [1 x i8]* @p_str4792, [1 x i8]* @p_str4793, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4794, [1 x i8]* @p_str4795)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2385" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1936  %empty_710 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_125_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4796, [1 x i8]* @p_str4796, i32 100, i32 100, i16* %layer20_out_125_V_V, i16* %layer20_out_125_V_V)

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>

<operation id="2386" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1937  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_125_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4797, i32 0, i32 0, [1 x i8]* @p_str4798, [1 x i8]* @p_str4799, [1 x i8]* @p_str4800, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4801, [1 x i8]* @p_str4802)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2387" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1939  %empty_711 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_126_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4803, [1 x i8]* @p_str4803, i32 100, i32 100, i16* %layer20_out_126_V_V, i16* %layer20_out_126_V_V)

]]></Node>
<StgValue><ssdm name="empty_711"/></StgValue>
</operation>

<operation id="2388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1940  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_126_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4804, i32 0, i32 0, [1 x i8]* @p_str4805, [1 x i8]* @p_str4806, [1 x i8]* @p_str4807, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4808, [1 x i8]* @p_str4809)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1942  %empty_712 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer20_out_LF_127_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4810, [1 x i8]* @p_str4810, i32 100, i32 100, i16* %layer20_out_127_V_V, i16* %layer20_out_127_V_V)

]]></Node>
<StgValue><ssdm name="empty_712"/></StgValue>
</operation>

<operation id="2390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1943  call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_127_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4811, i32 0, i32 0, [1 x i8]* @p_str4812, [1 x i8]* @p_str4813, [1 x i8]* @p_str4814, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4815, [1 x i8]* @p_str4816)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1945  %empty_713 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer13_out_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4817, [1 x i8]* @p_str4817, i32 64, i32 64, i16* %layer13_out_0_V_V, i16* %layer13_out_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_713"/></StgValue>
</operation>

<operation id="2392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1946  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4818, i32 0, i32 0, [1 x i8]* @p_str4819, [1 x i8]* @p_str4820, [1 x i8]* @p_str4821, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4822, [1 x i8]* @p_str4823)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1948  %empty_714 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer13_out_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4824, [1 x i8]* @p_str4824, i32 64, i32 64, i16* %layer13_out_1_V_V, i16* %layer13_out_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_714"/></StgValue>
</operation>

<operation id="2394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1949  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4825, i32 0, i32 0, [1 x i8]* @p_str4826, [1 x i8]* @p_str4827, [1 x i8]* @p_str4828, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4829, [1 x i8]* @p_str4830)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1951  %empty_715 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer13_out_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4831, [1 x i8]* @p_str4831, i32 64, i32 64, i16* %layer13_out_2_V_V, i16* %layer13_out_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_715"/></StgValue>
</operation>

<operation id="2396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1952  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4832, i32 0, i32 0, [1 x i8]* @p_str4833, [1 x i8]* @p_str4834, [1 x i8]* @p_str4835, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4836, [1 x i8]* @p_str4837)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1954  %empty_716 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer13_out_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4838, [1 x i8]* @p_str4838, i32 64, i32 64, i16* %layer13_out_3_V_V, i16* %layer13_out_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_716"/></StgValue>
</operation>

<operation id="2398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1955  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4839, i32 0, i32 0, [1 x i8]* @p_str4840, [1 x i8]* @p_str4841, [1 x i8]* @p_str4842, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4843, [1 x i8]* @p_str4844)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2399" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1957  %empty_717 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer13_out_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4845, [1 x i8]* @p_str4845, i32 64, i32 64, i16* %layer13_out_4_V_V, i16* %layer13_out_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>

<operation id="2400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1958  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4846, i32 0, i32 0, [1 x i8]* @p_str4847, [1 x i8]* @p_str4848, [1 x i8]* @p_str4849, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4850, [1 x i8]* @p_str4851)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2401" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1960  %empty_718 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer13_out_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4852, [1 x i8]* @p_str4852, i32 64, i32 64, i16* %layer13_out_5_V_V, i16* %layer13_out_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_718"/></StgValue>
</operation>

<operation id="2402" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1961  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4853, i32 0, i32 0, [1 x i8]* @p_str4854, [1 x i8]* @p_str4855, [1 x i8]* @p_str4856, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4857, [1 x i8]* @p_str4858)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1963  %empty_719 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer13_out_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4859, [1 x i8]* @p_str4859, i32 64, i32 64, i16* %layer13_out_6_V_V, i16* %layer13_out_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_719"/></StgValue>
</operation>

<operation id="2404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1964  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4860, i32 0, i32 0, [1 x i8]* @p_str4861, [1 x i8]* @p_str4862, [1 x i8]* @p_str4863, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4864, [1 x i8]* @p_str4865)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1966  %empty_720 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer13_out_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4866, [1 x i8]* @p_str4866, i32 64, i32 64, i16* %layer13_out_7_V_V, i16* %layer13_out_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_720"/></StgValue>
</operation>

<operation id="2406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1967  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4867, i32 0, i32 0, [1 x i8]* @p_str4868, [1 x i8]* @p_str4869, [1 x i8]* @p_str4870, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4871, [1 x i8]* @p_str4872)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2407" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1969  %empty_721 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer13_out_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4873, [1 x i8]* @p_str4873, i32 64, i32 64, i16* %layer13_out_8_V_V, i16* %layer13_out_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_721"/></StgValue>
</operation>

<operation id="2408" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1970  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4874, i32 0, i32 0, [1 x i8]* @p_str4875, [1 x i8]* @p_str4876, [1 x i8]* @p_str4877, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4878, [1 x i8]* @p_str4879)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1972  %empty_722 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer13_out_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4880, [1 x i8]* @p_str4880, i32 64, i32 64, i16* %layer13_out_9_V_V, i16* %layer13_out_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_722"/></StgValue>
</operation>

<operation id="2410" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1973  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4881, i32 0, i32 0, [1 x i8]* @p_str4882, [1 x i8]* @p_str4883, [1 x i8]* @p_str4884, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4885, [1 x i8]* @p_str4886)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1975  %empty_723 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4887, [1 x i8]* @p_str4887, i32 64, i32 64, i16* %layer13_out_10_V_V, i16* %layer13_out_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_723"/></StgValue>
</operation>

<operation id="2412" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1976  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4888, i32 0, i32 0, [1 x i8]* @p_str4889, [1 x i8]* @p_str4890, [1 x i8]* @p_str4891, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4892, [1 x i8]* @p_str4893)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2413" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1978  %empty_724 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4894, [1 x i8]* @p_str4894, i32 64, i32 64, i16* %layer13_out_11_V_V, i16* %layer13_out_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_724"/></StgValue>
</operation>

<operation id="2414" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1979  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4895, i32 0, i32 0, [1 x i8]* @p_str4896, [1 x i8]* @p_str4897, [1 x i8]* @p_str4898, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4899, [1 x i8]* @p_str4900)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2415" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1981  %empty_725 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4901, [1 x i8]* @p_str4901, i32 64, i32 64, i16* %layer13_out_12_V_V, i16* %layer13_out_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>

<operation id="2416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1982  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4902, i32 0, i32 0, [1 x i8]* @p_str4903, [1 x i8]* @p_str4904, [1 x i8]* @p_str4905, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4906, [1 x i8]* @p_str4907)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2417" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1984  %empty_726 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4908, [1 x i8]* @p_str4908, i32 64, i32 64, i16* %layer13_out_13_V_V, i16* %layer13_out_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_726"/></StgValue>
</operation>

<operation id="2418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1985  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4909, i32 0, i32 0, [1 x i8]* @p_str4910, [1 x i8]* @p_str4911, [1 x i8]* @p_str4912, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4913, [1 x i8]* @p_str4914)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2419" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1987  %empty_727 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4915, [1 x i8]* @p_str4915, i32 64, i32 64, i16* %layer13_out_14_V_V, i16* %layer13_out_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_727"/></StgValue>
</operation>

<operation id="2420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1988  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4916, i32 0, i32 0, [1 x i8]* @p_str4917, [1 x i8]* @p_str4918, [1 x i8]* @p_str4919, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4920, [1 x i8]* @p_str4921)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2421" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1990  %empty_728 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4922, [1 x i8]* @p_str4922, i32 64, i32 64, i16* %layer13_out_15_V_V, i16* %layer13_out_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_728"/></StgValue>
</operation>

<operation id="2422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1991  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4923, i32 0, i32 0, [1 x i8]* @p_str4924, [1 x i8]* @p_str4925, [1 x i8]* @p_str4926, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4927, [1 x i8]* @p_str4928)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2423" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1993  %empty_729 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4929, [1 x i8]* @p_str4929, i32 64, i32 64, i16* %layer13_out_16_V_V, i16* %layer13_out_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_729"/></StgValue>
</operation>

<operation id="2424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1994  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4930, i32 0, i32 0, [1 x i8]* @p_str4931, [1 x i8]* @p_str4932, [1 x i8]* @p_str4933, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4934, [1 x i8]* @p_str4935)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2425" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1996  %empty_730 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4936, [1 x i8]* @p_str4936, i32 64, i32 64, i16* %layer13_out_17_V_V, i16* %layer13_out_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_730"/></StgValue>
</operation>

<operation id="2426" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:1997  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4937, i32 0, i32 0, [1 x i8]* @p_str4938, [1 x i8]* @p_str4939, [1 x i8]* @p_str4940, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4941, [1 x i8]* @p_str4942)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2427" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:1999  %empty_731 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4943, [1 x i8]* @p_str4943, i32 64, i32 64, i16* %layer13_out_18_V_V, i16* %layer13_out_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_731"/></StgValue>
</operation>

<operation id="2428" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2000  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4944, i32 0, i32 0, [1 x i8]* @p_str4945, [1 x i8]* @p_str4946, [1 x i8]* @p_str4947, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4948, [1 x i8]* @p_str4949)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2429" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2002  %empty_732 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4950, [1 x i8]* @p_str4950, i32 64, i32 64, i16* %layer13_out_19_V_V, i16* %layer13_out_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_732"/></StgValue>
</operation>

<operation id="2430" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2003  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4951, i32 0, i32 0, [1 x i8]* @p_str4952, [1 x i8]* @p_str4953, [1 x i8]* @p_str4954, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4955, [1 x i8]* @p_str4956)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2431" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2005  %empty_733 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4957, [1 x i8]* @p_str4957, i32 64, i32 64, i16* %layer13_out_20_V_V, i16* %layer13_out_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_733"/></StgValue>
</operation>

<operation id="2432" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2006  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4958, i32 0, i32 0, [1 x i8]* @p_str4959, [1 x i8]* @p_str4960, [1 x i8]* @p_str4961, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4962, [1 x i8]* @p_str4963)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2433" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2008  %empty_734 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4964, [1 x i8]* @p_str4964, i32 64, i32 64, i16* %layer13_out_21_V_V, i16* %layer13_out_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_734"/></StgValue>
</operation>

<operation id="2434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2009  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4965, i32 0, i32 0, [1 x i8]* @p_str4966, [1 x i8]* @p_str4967, [1 x i8]* @p_str4968, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4969, [1 x i8]* @p_str4970)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2435" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2011  %empty_735 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4971, [1 x i8]* @p_str4971, i32 64, i32 64, i16* %layer13_out_22_V_V, i16* %layer13_out_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_735"/></StgValue>
</operation>

<operation id="2436" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2012  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4972, i32 0, i32 0, [1 x i8]* @p_str4973, [1 x i8]* @p_str4974, [1 x i8]* @p_str4975, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4976, [1 x i8]* @p_str4977)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2437" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2014  %empty_736 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4978, [1 x i8]* @p_str4978, i32 64, i32 64, i16* %layer13_out_23_V_V, i16* %layer13_out_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_736"/></StgValue>
</operation>

<operation id="2438" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2015  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4979, i32 0, i32 0, [1 x i8]* @p_str4980, [1 x i8]* @p_str4981, [1 x i8]* @p_str4982, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4983, [1 x i8]* @p_str4984)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2439" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2017  %empty_737 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4985, [1 x i8]* @p_str4985, i32 64, i32 64, i16* %layer13_out_24_V_V, i16* %layer13_out_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_737"/></StgValue>
</operation>

<operation id="2440" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2018  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4986, i32 0, i32 0, [1 x i8]* @p_str4987, [1 x i8]* @p_str4988, [1 x i8]* @p_str4989, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4990, [1 x i8]* @p_str4991)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2441" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2020  %empty_738 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4992, [1 x i8]* @p_str4992, i32 64, i32 64, i16* %layer13_out_25_V_V, i16* %layer13_out_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_738"/></StgValue>
</operation>

<operation id="2442" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2021  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4993, i32 0, i32 0, [1 x i8]* @p_str4994, [1 x i8]* @p_str4995, [1 x i8]* @p_str4996, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4997, [1 x i8]* @p_str4998)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2443" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2023  %empty_739 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str4999, [1 x i8]* @p_str4999, i32 64, i32 64, i16* %layer13_out_26_V_V, i16* %layer13_out_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>

<operation id="2444" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2024  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5000, i32 0, i32 0, [1 x i8]* @p_str5001, [1 x i8]* @p_str5002, [1 x i8]* @p_str5003, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5004, [1 x i8]* @p_str5005)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2445" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2026  %empty_740 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5006, [1 x i8]* @p_str5006, i32 64, i32 64, i16* %layer13_out_27_V_V, i16* %layer13_out_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_740"/></StgValue>
</operation>

<operation id="2446" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2027  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5007, i32 0, i32 0, [1 x i8]* @p_str5008, [1 x i8]* @p_str5009, [1 x i8]* @p_str5010, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5011, [1 x i8]* @p_str5012)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2447" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2029  %empty_741 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5013, [1 x i8]* @p_str5013, i32 64, i32 64, i16* %layer13_out_28_V_V, i16* %layer13_out_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_741"/></StgValue>
</operation>

<operation id="2448" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2030  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5014, i32 0, i32 0, [1 x i8]* @p_str5015, [1 x i8]* @p_str5016, [1 x i8]* @p_str5017, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5018, [1 x i8]* @p_str5019)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2449" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2032  %empty_742 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5020, [1 x i8]* @p_str5020, i32 64, i32 64, i16* %layer13_out_29_V_V, i16* %layer13_out_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_742"/></StgValue>
</operation>

<operation id="2450" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2033  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5021, i32 0, i32 0, [1 x i8]* @p_str5022, [1 x i8]* @p_str5023, [1 x i8]* @p_str5024, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5025, [1 x i8]* @p_str5026)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2451" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2035  %empty_743 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5027, [1 x i8]* @p_str5027, i32 64, i32 64, i16* %layer13_out_30_V_V, i16* %layer13_out_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_743"/></StgValue>
</operation>

<operation id="2452" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2036  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5028, i32 0, i32 0, [1 x i8]* @p_str5029, [1 x i8]* @p_str5030, [1 x i8]* @p_str5031, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5032, [1 x i8]* @p_str5033)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2453" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2038  %empty_744 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5034, [1 x i8]* @p_str5034, i32 64, i32 64, i16* %layer13_out_31_V_V, i16* %layer13_out_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_744"/></StgValue>
</operation>

<operation id="2454" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2039  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5035, i32 0, i32 0, [1 x i8]* @p_str5036, [1 x i8]* @p_str5037, [1 x i8]* @p_str5038, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5039, [1 x i8]* @p_str5040)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2455" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2041  %empty_745 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5041, [1 x i8]* @p_str5041, i32 64, i32 64, i16* %layer13_out_32_V_V, i16* %layer13_out_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_745"/></StgValue>
</operation>

<operation id="2456" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2042  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5042, i32 0, i32 0, [1 x i8]* @p_str5043, [1 x i8]* @p_str5044, [1 x i8]* @p_str5045, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5046, [1 x i8]* @p_str5047)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2457" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2044  %empty_746 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5048, [1 x i8]* @p_str5048, i32 64, i32 64, i16* %layer13_out_33_V_V, i16* %layer13_out_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_746"/></StgValue>
</operation>

<operation id="2458" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2045  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5049, i32 0, i32 0, [1 x i8]* @p_str5050, [1 x i8]* @p_str5051, [1 x i8]* @p_str5052, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5053, [1 x i8]* @p_str5054)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2459" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2047  %empty_747 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5055, [1 x i8]* @p_str5055, i32 64, i32 64, i16* %layer13_out_34_V_V, i16* %layer13_out_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_747"/></StgValue>
</operation>

<operation id="2460" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2048  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5056, i32 0, i32 0, [1 x i8]* @p_str5057, [1 x i8]* @p_str5058, [1 x i8]* @p_str5059, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5060, [1 x i8]* @p_str5061)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2461" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2050  %empty_748 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5062, [1 x i8]* @p_str5062, i32 64, i32 64, i16* %layer13_out_35_V_V, i16* %layer13_out_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_748"/></StgValue>
</operation>

<operation id="2462" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2051  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5063, i32 0, i32 0, [1 x i8]* @p_str5064, [1 x i8]* @p_str5065, [1 x i8]* @p_str5066, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5067, [1 x i8]* @p_str5068)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2463" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2053  %empty_749 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5069, [1 x i8]* @p_str5069, i32 64, i32 64, i16* %layer13_out_36_V_V, i16* %layer13_out_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_749"/></StgValue>
</operation>

<operation id="2464" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2054  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5070, i32 0, i32 0, [1 x i8]* @p_str5071, [1 x i8]* @p_str5072, [1 x i8]* @p_str5073, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5074, [1 x i8]* @p_str5075)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2465" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2056  %empty_750 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5076, [1 x i8]* @p_str5076, i32 64, i32 64, i16* %layer13_out_37_V_V, i16* %layer13_out_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_750"/></StgValue>
</operation>

<operation id="2466" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2057  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5077, i32 0, i32 0, [1 x i8]* @p_str5078, [1 x i8]* @p_str5079, [1 x i8]* @p_str5080, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5081, [1 x i8]* @p_str5082)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2467" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2059  %empty_751 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5083, [1 x i8]* @p_str5083, i32 64, i32 64, i16* %layer13_out_38_V_V, i16* %layer13_out_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_751"/></StgValue>
</operation>

<operation id="2468" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2060  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5084, i32 0, i32 0, [1 x i8]* @p_str5085, [1 x i8]* @p_str5086, [1 x i8]* @p_str5087, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5088, [1 x i8]* @p_str5089)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2469" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2062  %empty_752 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5090, [1 x i8]* @p_str5090, i32 64, i32 64, i16* %layer13_out_39_V_V, i16* %layer13_out_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_752"/></StgValue>
</operation>

<operation id="2470" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2063  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5091, i32 0, i32 0, [1 x i8]* @p_str5092, [1 x i8]* @p_str5093, [1 x i8]* @p_str5094, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5095, [1 x i8]* @p_str5096)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2471" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2065  %empty_753 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5097, [1 x i8]* @p_str5097, i32 64, i32 64, i16* %layer13_out_40_V_V, i16* %layer13_out_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_753"/></StgValue>
</operation>

<operation id="2472" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2066  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5098, i32 0, i32 0, [1 x i8]* @p_str5099, [1 x i8]* @p_str5100, [1 x i8]* @p_str5101, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5102, [1 x i8]* @p_str5103)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2473" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2068  %empty_754 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5104, [1 x i8]* @p_str5104, i32 64, i32 64, i16* %layer13_out_41_V_V, i16* %layer13_out_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_754"/></StgValue>
</operation>

<operation id="2474" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2069  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5105, i32 0, i32 0, [1 x i8]* @p_str5106, [1 x i8]* @p_str5107, [1 x i8]* @p_str5108, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5109, [1 x i8]* @p_str5110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2475" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2071  %empty_755 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5111, [1 x i8]* @p_str5111, i32 64, i32 64, i16* %layer13_out_42_V_V, i16* %layer13_out_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_755"/></StgValue>
</operation>

<operation id="2476" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2072  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5112, i32 0, i32 0, [1 x i8]* @p_str5113, [1 x i8]* @p_str5114, [1 x i8]* @p_str5115, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5116, [1 x i8]* @p_str5117)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2477" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2074  %empty_756 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5118, [1 x i8]* @p_str5118, i32 64, i32 64, i16* %layer13_out_43_V_V, i16* %layer13_out_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_756"/></StgValue>
</operation>

<operation id="2478" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2075  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5119, i32 0, i32 0, [1 x i8]* @p_str5120, [1 x i8]* @p_str5121, [1 x i8]* @p_str5122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5123, [1 x i8]* @p_str5124)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2479" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2077  %empty_757 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5125, [1 x i8]* @p_str5125, i32 64, i32 64, i16* %layer13_out_44_V_V, i16* %layer13_out_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_757"/></StgValue>
</operation>

<operation id="2480" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2078  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5126, i32 0, i32 0, [1 x i8]* @p_str5127, [1 x i8]* @p_str5128, [1 x i8]* @p_str5129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5130, [1 x i8]* @p_str5131)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2481" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2080  %empty_758 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5132, [1 x i8]* @p_str5132, i32 64, i32 64, i16* %layer13_out_45_V_V, i16* %layer13_out_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_758"/></StgValue>
</operation>

<operation id="2482" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2081  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5133, i32 0, i32 0, [1 x i8]* @p_str5134, [1 x i8]* @p_str5135, [1 x i8]* @p_str5136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5137, [1 x i8]* @p_str5138)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2483" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2083  %empty_759 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5139, [1 x i8]* @p_str5139, i32 64, i32 64, i16* %layer13_out_46_V_V, i16* %layer13_out_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_759"/></StgValue>
</operation>

<operation id="2484" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2084  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5140, i32 0, i32 0, [1 x i8]* @p_str5141, [1 x i8]* @p_str5142, [1 x i8]* @p_str5143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5144, [1 x i8]* @p_str5145)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2485" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2086  %empty_760 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5146, [1 x i8]* @p_str5146, i32 64, i32 64, i16* %layer13_out_47_V_V, i16* %layer13_out_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_760"/></StgValue>
</operation>

<operation id="2486" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2087  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5147, i32 0, i32 0, [1 x i8]* @p_str5148, [1 x i8]* @p_str5149, [1 x i8]* @p_str5150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5151, [1 x i8]* @p_str5152)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2487" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2089  %empty_761 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5153, [1 x i8]* @p_str5153, i32 64, i32 64, i16* %layer13_out_48_V_V, i16* %layer13_out_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_761"/></StgValue>
</operation>

<operation id="2488" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2090  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5154, i32 0, i32 0, [1 x i8]* @p_str5155, [1 x i8]* @p_str5156, [1 x i8]* @p_str5157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5158, [1 x i8]* @p_str5159)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2489" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2092  %empty_762 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5160, [1 x i8]* @p_str5160, i32 64, i32 64, i16* %layer13_out_49_V_V, i16* %layer13_out_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_762"/></StgValue>
</operation>

<operation id="2490" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2093  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5161, i32 0, i32 0, [1 x i8]* @p_str5162, [1 x i8]* @p_str5163, [1 x i8]* @p_str5164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5165, [1 x i8]* @p_str5166)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2491" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2095  %empty_763 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5167, [1 x i8]* @p_str5167, i32 64, i32 64, i16* %layer13_out_50_V_V, i16* %layer13_out_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_763"/></StgValue>
</operation>

<operation id="2492" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2096  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5168, i32 0, i32 0, [1 x i8]* @p_str5169, [1 x i8]* @p_str5170, [1 x i8]* @p_str5171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5172, [1 x i8]* @p_str5173)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2493" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2098  %empty_764 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5174, [1 x i8]* @p_str5174, i32 64, i32 64, i16* %layer13_out_51_V_V, i16* %layer13_out_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_764"/></StgValue>
</operation>

<operation id="2494" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2099  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5175, i32 0, i32 0, [1 x i8]* @p_str5176, [1 x i8]* @p_str5177, [1 x i8]* @p_str5178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5179, [1 x i8]* @p_str5180)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2495" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2101  %empty_765 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5181, [1 x i8]* @p_str5181, i32 64, i32 64, i16* %layer13_out_52_V_V, i16* %layer13_out_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_765"/></StgValue>
</operation>

<operation id="2496" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2102  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5182, i32 0, i32 0, [1 x i8]* @p_str5183, [1 x i8]* @p_str5184, [1 x i8]* @p_str5185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5186, [1 x i8]* @p_str5187)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2497" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2104  %empty_766 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5188, [1 x i8]* @p_str5188, i32 64, i32 64, i16* %layer13_out_53_V_V, i16* %layer13_out_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_766"/></StgValue>
</operation>

<operation id="2498" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2105  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5189, i32 0, i32 0, [1 x i8]* @p_str5190, [1 x i8]* @p_str5191, [1 x i8]* @p_str5192, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5193, [1 x i8]* @p_str5194)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2499" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2107  %empty_767 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5195, [1 x i8]* @p_str5195, i32 64, i32 64, i16* %layer13_out_54_V_V, i16* %layer13_out_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_767"/></StgValue>
</operation>

<operation id="2500" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2108  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5196, i32 0, i32 0, [1 x i8]* @p_str5197, [1 x i8]* @p_str5198, [1 x i8]* @p_str5199, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5200, [1 x i8]* @p_str5201)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2501" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2110  %empty_768 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5202, [1 x i8]* @p_str5202, i32 64, i32 64, i16* %layer13_out_55_V_V, i16* %layer13_out_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_768"/></StgValue>
</operation>

<operation id="2502" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2111  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5203, i32 0, i32 0, [1 x i8]* @p_str5204, [1 x i8]* @p_str5205, [1 x i8]* @p_str5206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5207, [1 x i8]* @p_str5208)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2503" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2113  %empty_769 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5209, [1 x i8]* @p_str5209, i32 64, i32 64, i16* %layer13_out_56_V_V, i16* %layer13_out_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_769"/></StgValue>
</operation>

<operation id="2504" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2114  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5210, i32 0, i32 0, [1 x i8]* @p_str5211, [1 x i8]* @p_str5212, [1 x i8]* @p_str5213, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5214, [1 x i8]* @p_str5215)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2505" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2116  %empty_770 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5216, [1 x i8]* @p_str5216, i32 64, i32 64, i16* %layer13_out_57_V_V, i16* %layer13_out_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_770"/></StgValue>
</operation>

<operation id="2506" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2117  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5217, i32 0, i32 0, [1 x i8]* @p_str5218, [1 x i8]* @p_str5219, [1 x i8]* @p_str5220, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5221, [1 x i8]* @p_str5222)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2507" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2119  %empty_771 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5223, [1 x i8]* @p_str5223, i32 64, i32 64, i16* %layer13_out_58_V_V, i16* %layer13_out_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_771"/></StgValue>
</operation>

<operation id="2508" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2120  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5224, i32 0, i32 0, [1 x i8]* @p_str5225, [1 x i8]* @p_str5226, [1 x i8]* @p_str5227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5228, [1 x i8]* @p_str5229)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2509" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2122  %empty_772 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5230, [1 x i8]* @p_str5230, i32 64, i32 64, i16* %layer13_out_59_V_V, i16* %layer13_out_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_772"/></StgValue>
</operation>

<operation id="2510" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2123  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5231, i32 0, i32 0, [1 x i8]* @p_str5232, [1 x i8]* @p_str5233, [1 x i8]* @p_str5234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5235, [1 x i8]* @p_str5236)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2511" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2125  %empty_773 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5237, [1 x i8]* @p_str5237, i32 64, i32 64, i16* %layer13_out_60_V_V, i16* %layer13_out_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_773"/></StgValue>
</operation>

<operation id="2512" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2126  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5238, i32 0, i32 0, [1 x i8]* @p_str5239, [1 x i8]* @p_str5240, [1 x i8]* @p_str5241, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5242, [1 x i8]* @p_str5243)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2513" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2128  %empty_774 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5244, [1 x i8]* @p_str5244, i32 64, i32 64, i16* %layer13_out_61_V_V, i16* %layer13_out_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_774"/></StgValue>
</operation>

<operation id="2514" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2129  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5245, i32 0, i32 0, [1 x i8]* @p_str5246, [1 x i8]* @p_str5247, [1 x i8]* @p_str5248, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5249, [1 x i8]* @p_str5250)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2515" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2131  %empty_775 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5251, [1 x i8]* @p_str5251, i32 64, i32 64, i16* %layer13_out_62_V_V, i16* %layer13_out_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_775"/></StgValue>
</operation>

<operation id="2516" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2132  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5252, i32 0, i32 0, [1 x i8]* @p_str5253, [1 x i8]* @p_str5254, [1 x i8]* @p_str5255, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5256, [1 x i8]* @p_str5257)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2517" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2134  %empty_776 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5258, [1 x i8]* @p_str5258, i32 64, i32 64, i16* %layer13_out_63_V_V, i16* %layer13_out_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_776"/></StgValue>
</operation>

<operation id="2518" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2135  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5259, i32 0, i32 0, [1 x i8]* @p_str5260, [1 x i8]* @p_str5261, [1 x i8]* @p_str5262, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5263, [1 x i8]* @p_str5264)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2519" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2137  %empty_777 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_64_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5265, [1 x i8]* @p_str5265, i32 64, i32 64, i16* %layer13_out_64_V_V, i16* %layer13_out_64_V_V)

]]></Node>
<StgValue><ssdm name="empty_777"/></StgValue>
</operation>

<operation id="2520" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2138  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_64_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5266, i32 0, i32 0, [1 x i8]* @p_str5267, [1 x i8]* @p_str5268, [1 x i8]* @p_str5269, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5270, [1 x i8]* @p_str5271)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2521" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2140  %empty_778 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_65_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5272, [1 x i8]* @p_str5272, i32 64, i32 64, i16* %layer13_out_65_V_V, i16* %layer13_out_65_V_V)

]]></Node>
<StgValue><ssdm name="empty_778"/></StgValue>
</operation>

<operation id="2522" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2141  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_65_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5273, i32 0, i32 0, [1 x i8]* @p_str5274, [1 x i8]* @p_str5275, [1 x i8]* @p_str5276, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5277, [1 x i8]* @p_str5278)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2523" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2143  %empty_779 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_66_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5279, [1 x i8]* @p_str5279, i32 64, i32 64, i16* %layer13_out_66_V_V, i16* %layer13_out_66_V_V)

]]></Node>
<StgValue><ssdm name="empty_779"/></StgValue>
</operation>

<operation id="2524" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2144  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_66_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5280, i32 0, i32 0, [1 x i8]* @p_str5281, [1 x i8]* @p_str5282, [1 x i8]* @p_str5283, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5284, [1 x i8]* @p_str5285)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2525" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2146  %empty_780 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_67_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5286, [1 x i8]* @p_str5286, i32 64, i32 64, i16* %layer13_out_67_V_V, i16* %layer13_out_67_V_V)

]]></Node>
<StgValue><ssdm name="empty_780"/></StgValue>
</operation>

<operation id="2526" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2147  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_67_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5287, i32 0, i32 0, [1 x i8]* @p_str5288, [1 x i8]* @p_str5289, [1 x i8]* @p_str5290, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5291, [1 x i8]* @p_str5292)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2527" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2149  %empty_781 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_68_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5293, [1 x i8]* @p_str5293, i32 64, i32 64, i16* %layer13_out_68_V_V, i16* %layer13_out_68_V_V)

]]></Node>
<StgValue><ssdm name="empty_781"/></StgValue>
</operation>

<operation id="2528" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2150  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_68_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5294, i32 0, i32 0, [1 x i8]* @p_str5295, [1 x i8]* @p_str5296, [1 x i8]* @p_str5297, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5298, [1 x i8]* @p_str5299)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2529" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2152  %empty_782 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_69_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5300, [1 x i8]* @p_str5300, i32 64, i32 64, i16* %layer13_out_69_V_V, i16* %layer13_out_69_V_V)

]]></Node>
<StgValue><ssdm name="empty_782"/></StgValue>
</operation>

<operation id="2530" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2153  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_69_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5301, i32 0, i32 0, [1 x i8]* @p_str5302, [1 x i8]* @p_str5303, [1 x i8]* @p_str5304, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5305, [1 x i8]* @p_str5306)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2531" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2155  %empty_783 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_70_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5307, [1 x i8]* @p_str5307, i32 64, i32 64, i16* %layer13_out_70_V_V, i16* %layer13_out_70_V_V)

]]></Node>
<StgValue><ssdm name="empty_783"/></StgValue>
</operation>

<operation id="2532" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2156  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_70_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5308, i32 0, i32 0, [1 x i8]* @p_str5309, [1 x i8]* @p_str5310, [1 x i8]* @p_str5311, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5312, [1 x i8]* @p_str5313)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2533" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2158  %empty_784 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_71_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5314, [1 x i8]* @p_str5314, i32 64, i32 64, i16* %layer13_out_71_V_V, i16* %layer13_out_71_V_V)

]]></Node>
<StgValue><ssdm name="empty_784"/></StgValue>
</operation>

<operation id="2534" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2159  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_71_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5315, i32 0, i32 0, [1 x i8]* @p_str5316, [1 x i8]* @p_str5317, [1 x i8]* @p_str5318, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5319, [1 x i8]* @p_str5320)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2535" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2161  %empty_785 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_72_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5321, [1 x i8]* @p_str5321, i32 64, i32 64, i16* %layer13_out_72_V_V, i16* %layer13_out_72_V_V)

]]></Node>
<StgValue><ssdm name="empty_785"/></StgValue>
</operation>

<operation id="2536" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2162  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_72_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5322, i32 0, i32 0, [1 x i8]* @p_str5323, [1 x i8]* @p_str5324, [1 x i8]* @p_str5325, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5326, [1 x i8]* @p_str5327)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2537" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2164  %empty_786 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_73_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5328, [1 x i8]* @p_str5328, i32 64, i32 64, i16* %layer13_out_73_V_V, i16* %layer13_out_73_V_V)

]]></Node>
<StgValue><ssdm name="empty_786"/></StgValue>
</operation>

<operation id="2538" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2165  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_73_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5329, i32 0, i32 0, [1 x i8]* @p_str5330, [1 x i8]* @p_str5331, [1 x i8]* @p_str5332, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5333, [1 x i8]* @p_str5334)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2539" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2167  %empty_787 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_74_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5335, [1 x i8]* @p_str5335, i32 64, i32 64, i16* %layer13_out_74_V_V, i16* %layer13_out_74_V_V)

]]></Node>
<StgValue><ssdm name="empty_787"/></StgValue>
</operation>

<operation id="2540" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2168  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_74_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5336, i32 0, i32 0, [1 x i8]* @p_str5337, [1 x i8]* @p_str5338, [1 x i8]* @p_str5339, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5340, [1 x i8]* @p_str5341)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2541" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2170  %empty_788 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_75_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5342, [1 x i8]* @p_str5342, i32 64, i32 64, i16* %layer13_out_75_V_V, i16* %layer13_out_75_V_V)

]]></Node>
<StgValue><ssdm name="empty_788"/></StgValue>
</operation>

<operation id="2542" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2171  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_75_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5343, i32 0, i32 0, [1 x i8]* @p_str5344, [1 x i8]* @p_str5345, [1 x i8]* @p_str5346, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5347, [1 x i8]* @p_str5348)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2543" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4861" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2173  %empty_789 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_76_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5349, [1 x i8]* @p_str5349, i32 64, i32 64, i16* %layer13_out_76_V_V, i16* %layer13_out_76_V_V)

]]></Node>
<StgValue><ssdm name="empty_789"/></StgValue>
</operation>

<operation id="2544" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2174  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_76_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5350, i32 0, i32 0, [1 x i8]* @p_str5351, [1 x i8]* @p_str5352, [1 x i8]* @p_str5353, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5354, [1 x i8]* @p_str5355)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2545" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2176  %empty_790 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_77_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5356, [1 x i8]* @p_str5356, i32 64, i32 64, i16* %layer13_out_77_V_V, i16* %layer13_out_77_V_V)

]]></Node>
<StgValue><ssdm name="empty_790"/></StgValue>
</operation>

<operation id="2546" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2177  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_77_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5357, i32 0, i32 0, [1 x i8]* @p_str5358, [1 x i8]* @p_str5359, [1 x i8]* @p_str5360, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5361, [1 x i8]* @p_str5362)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2547" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2179  %empty_791 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_78_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5363, [1 x i8]* @p_str5363, i32 64, i32 64, i16* %layer13_out_78_V_V, i16* %layer13_out_78_V_V)

]]></Node>
<StgValue><ssdm name="empty_791"/></StgValue>
</operation>

<operation id="2548" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2180  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_78_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5364, i32 0, i32 0, [1 x i8]* @p_str5365, [1 x i8]* @p_str5366, [1 x i8]* @p_str5367, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5368, [1 x i8]* @p_str5369)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2549" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2182  %empty_792 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_79_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5370, [1 x i8]* @p_str5370, i32 64, i32 64, i16* %layer13_out_79_V_V, i16* %layer13_out_79_V_V)

]]></Node>
<StgValue><ssdm name="empty_792"/></StgValue>
</operation>

<operation id="2550" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2183  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_79_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5371, i32 0, i32 0, [1 x i8]* @p_str5372, [1 x i8]* @p_str5373, [1 x i8]* @p_str5374, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5375, [1 x i8]* @p_str5376)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2551" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2185  %empty_793 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_80_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5377, [1 x i8]* @p_str5377, i32 64, i32 64, i16* %layer13_out_80_V_V, i16* %layer13_out_80_V_V)

]]></Node>
<StgValue><ssdm name="empty_793"/></StgValue>
</operation>

<operation id="2552" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2186  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_80_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5378, i32 0, i32 0, [1 x i8]* @p_str5379, [1 x i8]* @p_str5380, [1 x i8]* @p_str5381, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5382, [1 x i8]* @p_str5383)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2553" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2188  %empty_794 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_81_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5384, [1 x i8]* @p_str5384, i32 64, i32 64, i16* %layer13_out_81_V_V, i16* %layer13_out_81_V_V)

]]></Node>
<StgValue><ssdm name="empty_794"/></StgValue>
</operation>

<operation id="2554" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2189  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_81_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5385, i32 0, i32 0, [1 x i8]* @p_str5386, [1 x i8]* @p_str5387, [1 x i8]* @p_str5388, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5389, [1 x i8]* @p_str5390)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2555" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2191  %empty_795 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_82_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5391, [1 x i8]* @p_str5391, i32 64, i32 64, i16* %layer13_out_82_V_V, i16* %layer13_out_82_V_V)

]]></Node>
<StgValue><ssdm name="empty_795"/></StgValue>
</operation>

<operation id="2556" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4880" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2192  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_82_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5392, i32 0, i32 0, [1 x i8]* @p_str5393, [1 x i8]* @p_str5394, [1 x i8]* @p_str5395, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5396, [1 x i8]* @p_str5397)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2557" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4882" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2194  %empty_796 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_83_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5398, [1 x i8]* @p_str5398, i32 64, i32 64, i16* %layer13_out_83_V_V, i16* %layer13_out_83_V_V)

]]></Node>
<StgValue><ssdm name="empty_796"/></StgValue>
</operation>

<operation id="2558" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2195  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_83_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5399, i32 0, i32 0, [1 x i8]* @p_str5400, [1 x i8]* @p_str5401, [1 x i8]* @p_str5402, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5403, [1 x i8]* @p_str5404)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2559" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4885" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2197  %empty_797 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_84_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5405, [1 x i8]* @p_str5405, i32 64, i32 64, i16* %layer13_out_84_V_V, i16* %layer13_out_84_V_V)

]]></Node>
<StgValue><ssdm name="empty_797"/></StgValue>
</operation>

<operation id="2560" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2198  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_84_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5406, i32 0, i32 0, [1 x i8]* @p_str5407, [1 x i8]* @p_str5408, [1 x i8]* @p_str5409, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5410, [1 x i8]* @p_str5411)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2561" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2200  %empty_798 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_85_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5412, [1 x i8]* @p_str5412, i32 64, i32 64, i16* %layer13_out_85_V_V, i16* %layer13_out_85_V_V)

]]></Node>
<StgValue><ssdm name="empty_798"/></StgValue>
</operation>

<operation id="2562" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4889" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2201  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_85_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5413, i32 0, i32 0, [1 x i8]* @p_str5414, [1 x i8]* @p_str5415, [1 x i8]* @p_str5416, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5417, [1 x i8]* @p_str5418)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2563" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2203  %empty_799 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_86_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5419, [1 x i8]* @p_str5419, i32 64, i32 64, i16* %layer13_out_86_V_V, i16* %layer13_out_86_V_V)

]]></Node>
<StgValue><ssdm name="empty_799"/></StgValue>
</operation>

<operation id="2564" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2204  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_86_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5420, i32 0, i32 0, [1 x i8]* @p_str5421, [1 x i8]* @p_str5422, [1 x i8]* @p_str5423, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5424, [1 x i8]* @p_str5425)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2565" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2206  %empty_800 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_87_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5426, [1 x i8]* @p_str5426, i32 64, i32 64, i16* %layer13_out_87_V_V, i16* %layer13_out_87_V_V)

]]></Node>
<StgValue><ssdm name="empty_800"/></StgValue>
</operation>

<operation id="2566" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2207  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_87_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5427, i32 0, i32 0, [1 x i8]* @p_str5428, [1 x i8]* @p_str5429, [1 x i8]* @p_str5430, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5431, [1 x i8]* @p_str5432)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2567" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4897" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2209  %empty_801 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_88_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5433, [1 x i8]* @p_str5433, i32 64, i32 64, i16* %layer13_out_88_V_V, i16* %layer13_out_88_V_V)

]]></Node>
<StgValue><ssdm name="empty_801"/></StgValue>
</operation>

<operation id="2568" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2210  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_88_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5434, i32 0, i32 0, [1 x i8]* @p_str5435, [1 x i8]* @p_str5436, [1 x i8]* @p_str5437, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5438, [1 x i8]* @p_str5439)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2569" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2212  %empty_802 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_89_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5440, [1 x i8]* @p_str5440, i32 64, i32 64, i16* %layer13_out_89_V_V, i16* %layer13_out_89_V_V)

]]></Node>
<StgValue><ssdm name="empty_802"/></StgValue>
</operation>

<operation id="2570" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4901" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2213  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_89_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5441, i32 0, i32 0, [1 x i8]* @p_str5442, [1 x i8]* @p_str5443, [1 x i8]* @p_str5444, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5445, [1 x i8]* @p_str5446)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2571" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2215  %empty_803 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_90_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5447, [1 x i8]* @p_str5447, i32 64, i32 64, i16* %layer13_out_90_V_V, i16* %layer13_out_90_V_V)

]]></Node>
<StgValue><ssdm name="empty_803"/></StgValue>
</operation>

<operation id="2572" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4904" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2216  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_90_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5448, i32 0, i32 0, [1 x i8]* @p_str5449, [1 x i8]* @p_str5450, [1 x i8]* @p_str5451, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5452, [1 x i8]* @p_str5453)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2573" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2218  %empty_804 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_91_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5454, [1 x i8]* @p_str5454, i32 64, i32 64, i16* %layer13_out_91_V_V, i16* %layer13_out_91_V_V)

]]></Node>
<StgValue><ssdm name="empty_804"/></StgValue>
</operation>

<operation id="2574" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2219  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_91_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5455, i32 0, i32 0, [1 x i8]* @p_str5456, [1 x i8]* @p_str5457, [1 x i8]* @p_str5458, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5459, [1 x i8]* @p_str5460)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2575" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2221  %empty_805 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_92_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5461, [1 x i8]* @p_str5461, i32 64, i32 64, i16* %layer13_out_92_V_V, i16* %layer13_out_92_V_V)

]]></Node>
<StgValue><ssdm name="empty_805"/></StgValue>
</operation>

<operation id="2576" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2222  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_92_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5462, i32 0, i32 0, [1 x i8]* @p_str5463, [1 x i8]* @p_str5464, [1 x i8]* @p_str5465, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5466, [1 x i8]* @p_str5467)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2577" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2224  %empty_806 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_93_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5468, [1 x i8]* @p_str5468, i32 64, i32 64, i16* %layer13_out_93_V_V, i16* %layer13_out_93_V_V)

]]></Node>
<StgValue><ssdm name="empty_806"/></StgValue>
</operation>

<operation id="2578" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2225  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_93_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5469, i32 0, i32 0, [1 x i8]* @p_str5470, [1 x i8]* @p_str5471, [1 x i8]* @p_str5472, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5473, [1 x i8]* @p_str5474)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2579" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4915" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2227  %empty_807 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_94_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5475, [1 x i8]* @p_str5475, i32 64, i32 64, i16* %layer13_out_94_V_V, i16* %layer13_out_94_V_V)

]]></Node>
<StgValue><ssdm name="empty_807"/></StgValue>
</operation>

<operation id="2580" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4916" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2228  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_94_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5476, i32 0, i32 0, [1 x i8]* @p_str5477, [1 x i8]* @p_str5478, [1 x i8]* @p_str5479, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5480, [1 x i8]* @p_str5481)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2581" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4918" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2230  %empty_808 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_95_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5482, [1 x i8]* @p_str5482, i32 64, i32 64, i16* %layer13_out_95_V_V, i16* %layer13_out_95_V_V)

]]></Node>
<StgValue><ssdm name="empty_808"/></StgValue>
</operation>

<operation id="2582" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4919" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2231  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_95_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5483, i32 0, i32 0, [1 x i8]* @p_str5484, [1 x i8]* @p_str5485, [1 x i8]* @p_str5486, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5487, [1 x i8]* @p_str5488)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2583" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4921" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2233  %empty_809 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_96_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5489, [1 x i8]* @p_str5489, i32 64, i32 64, i16* %layer13_out_96_V_V, i16* %layer13_out_96_V_V)

]]></Node>
<StgValue><ssdm name="empty_809"/></StgValue>
</operation>

<operation id="2584" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4922" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2234  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_96_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5490, i32 0, i32 0, [1 x i8]* @p_str5491, [1 x i8]* @p_str5492, [1 x i8]* @p_str5493, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5494, [1 x i8]* @p_str5495)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2585" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4924" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2236  %empty_810 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_97_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5496, [1 x i8]* @p_str5496, i32 64, i32 64, i16* %layer13_out_97_V_V, i16* %layer13_out_97_V_V)

]]></Node>
<StgValue><ssdm name="empty_810"/></StgValue>
</operation>

<operation id="2586" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4925" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2237  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_97_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5497, i32 0, i32 0, [1 x i8]* @p_str5498, [1 x i8]* @p_str5499, [1 x i8]* @p_str5500, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5501, [1 x i8]* @p_str5502)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2587" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2239  %empty_811 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_98_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5503, [1 x i8]* @p_str5503, i32 64, i32 64, i16* %layer13_out_98_V_V, i16* %layer13_out_98_V_V)

]]></Node>
<StgValue><ssdm name="empty_811"/></StgValue>
</operation>

<operation id="2588" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4928" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2240  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_98_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5504, i32 0, i32 0, [1 x i8]* @p_str5505, [1 x i8]* @p_str5506, [1 x i8]* @p_str5507, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5508, [1 x i8]* @p_str5509)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2589" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4930" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2242  %empty_812 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer13_out_LF_99_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5510, [1 x i8]* @p_str5510, i32 64, i32 64, i16* %layer13_out_99_V_V, i16* %layer13_out_99_V_V)

]]></Node>
<StgValue><ssdm name="empty_812"/></StgValue>
</operation>

<operation id="2590" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2243  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_99_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5511, i32 0, i32 0, [1 x i8]* @p_str5512, [1 x i8]* @p_str5513, [1 x i8]* @p_str5514, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5515, [1 x i8]* @p_str5516)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2591" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4933" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2245  %empty_813 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_100_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5517, [1 x i8]* @p_str5517, i32 64, i32 64, i16* %layer13_out_100_V_V, i16* %layer13_out_100_V_V)

]]></Node>
<StgValue><ssdm name="empty_813"/></StgValue>
</operation>

<operation id="2592" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2246  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_100_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5518, i32 0, i32 0, [1 x i8]* @p_str5519, [1 x i8]* @p_str5520, [1 x i8]* @p_str5521, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5522, [1 x i8]* @p_str5523)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2593" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2248  %empty_814 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_101_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5524, [1 x i8]* @p_str5524, i32 64, i32 64, i16* %layer13_out_101_V_V, i16* %layer13_out_101_V_V)

]]></Node>
<StgValue><ssdm name="empty_814"/></StgValue>
</operation>

<operation id="2594" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4937" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2249  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_101_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5525, i32 0, i32 0, [1 x i8]* @p_str5526, [1 x i8]* @p_str5527, [1 x i8]* @p_str5528, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5529, [1 x i8]* @p_str5530)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2595" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2251  %empty_815 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_102_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5531, [1 x i8]* @p_str5531, i32 64, i32 64, i16* %layer13_out_102_V_V, i16* %layer13_out_102_V_V)

]]></Node>
<StgValue><ssdm name="empty_815"/></StgValue>
</operation>

<operation id="2596" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4940" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2252  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_102_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5532, i32 0, i32 0, [1 x i8]* @p_str5533, [1 x i8]* @p_str5534, [1 x i8]* @p_str5535, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5536, [1 x i8]* @p_str5537)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2597" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4942" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2254  %empty_816 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_103_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5538, [1 x i8]* @p_str5538, i32 64, i32 64, i16* %layer13_out_103_V_V, i16* %layer13_out_103_V_V)

]]></Node>
<StgValue><ssdm name="empty_816"/></StgValue>
</operation>

<operation id="2598" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4943" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2255  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_103_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5539, i32 0, i32 0, [1 x i8]* @p_str5540, [1 x i8]* @p_str5541, [1 x i8]* @p_str5542, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5543, [1 x i8]* @p_str5544)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2599" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2257  %empty_817 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_104_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5545, [1 x i8]* @p_str5545, i32 64, i32 64, i16* %layer13_out_104_V_V, i16* %layer13_out_104_V_V)

]]></Node>
<StgValue><ssdm name="empty_817"/></StgValue>
</operation>

<operation id="2600" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2258  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_104_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5546, i32 0, i32 0, [1 x i8]* @p_str5547, [1 x i8]* @p_str5548, [1 x i8]* @p_str5549, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5550, [1 x i8]* @p_str5551)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2601" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2260  %empty_818 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_105_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5552, [1 x i8]* @p_str5552, i32 64, i32 64, i16* %layer13_out_105_V_V, i16* %layer13_out_105_V_V)

]]></Node>
<StgValue><ssdm name="empty_818"/></StgValue>
</operation>

<operation id="2602" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2261  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_105_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5553, i32 0, i32 0, [1 x i8]* @p_str5554, [1 x i8]* @p_str5555, [1 x i8]* @p_str5556, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5557, [1 x i8]* @p_str5558)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2603" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4951" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2263  %empty_819 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_106_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5559, [1 x i8]* @p_str5559, i32 64, i32 64, i16* %layer13_out_106_V_V, i16* %layer13_out_106_V_V)

]]></Node>
<StgValue><ssdm name="empty_819"/></StgValue>
</operation>

<operation id="2604" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4952" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2264  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_106_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5560, i32 0, i32 0, [1 x i8]* @p_str5561, [1 x i8]* @p_str5562, [1 x i8]* @p_str5563, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5564, [1 x i8]* @p_str5565)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2605" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2266  %empty_820 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_107_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5566, [1 x i8]* @p_str5566, i32 64, i32 64, i16* %layer13_out_107_V_V, i16* %layer13_out_107_V_V)

]]></Node>
<StgValue><ssdm name="empty_820"/></StgValue>
</operation>

<operation id="2606" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2267  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_107_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5567, i32 0, i32 0, [1 x i8]* @p_str5568, [1 x i8]* @p_str5569, [1 x i8]* @p_str5570, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5571, [1 x i8]* @p_str5572)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2607" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2269  %empty_821 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_108_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5573, [1 x i8]* @p_str5573, i32 64, i32 64, i16* %layer13_out_108_V_V, i16* %layer13_out_108_V_V)

]]></Node>
<StgValue><ssdm name="empty_821"/></StgValue>
</operation>

<operation id="2608" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2270  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_108_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5574, i32 0, i32 0, [1 x i8]* @p_str5575, [1 x i8]* @p_str5576, [1 x i8]* @p_str5577, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5578, [1 x i8]* @p_str5579)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2609" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2272  %empty_822 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_109_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5580, [1 x i8]* @p_str5580, i32 64, i32 64, i16* %layer13_out_109_V_V, i16* %layer13_out_109_V_V)

]]></Node>
<StgValue><ssdm name="empty_822"/></StgValue>
</operation>

<operation id="2610" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2273  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_109_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5581, i32 0, i32 0, [1 x i8]* @p_str5582, [1 x i8]* @p_str5583, [1 x i8]* @p_str5584, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5585, [1 x i8]* @p_str5586)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2611" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2275  %empty_823 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_110_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5587, [1 x i8]* @p_str5587, i32 64, i32 64, i16* %layer13_out_110_V_V, i16* %layer13_out_110_V_V)

]]></Node>
<StgValue><ssdm name="empty_823"/></StgValue>
</operation>

<operation id="2612" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4964" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2276  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_110_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5588, i32 0, i32 0, [1 x i8]* @p_str5589, [1 x i8]* @p_str5590, [1 x i8]* @p_str5591, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5592, [1 x i8]* @p_str5593)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2613" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2278  %empty_824 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_111_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5594, [1 x i8]* @p_str5594, i32 64, i32 64, i16* %layer13_out_111_V_V, i16* %layer13_out_111_V_V)

]]></Node>
<StgValue><ssdm name="empty_824"/></StgValue>
</operation>

<operation id="2614" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4967" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2279  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_111_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5595, i32 0, i32 0, [1 x i8]* @p_str5596, [1 x i8]* @p_str5597, [1 x i8]* @p_str5598, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5599, [1 x i8]* @p_str5600)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2615" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4969" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2281  %empty_825 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_112_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5601, [1 x i8]* @p_str5601, i32 64, i32 64, i16* %layer13_out_112_V_V, i16* %layer13_out_112_V_V)

]]></Node>
<StgValue><ssdm name="empty_825"/></StgValue>
</operation>

<operation id="2616" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4970" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2282  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_112_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5602, i32 0, i32 0, [1 x i8]* @p_str5603, [1 x i8]* @p_str5604, [1 x i8]* @p_str5605, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5606, [1 x i8]* @p_str5607)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2617" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2284  %empty_826 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_113_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5608, [1 x i8]* @p_str5608, i32 64, i32 64, i16* %layer13_out_113_V_V, i16* %layer13_out_113_V_V)

]]></Node>
<StgValue><ssdm name="empty_826"/></StgValue>
</operation>

<operation id="2618" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2285  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_113_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5609, i32 0, i32 0, [1 x i8]* @p_str5610, [1 x i8]* @p_str5611, [1 x i8]* @p_str5612, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5613, [1 x i8]* @p_str5614)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2619" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2287  %empty_827 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_114_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5615, [1 x i8]* @p_str5615, i32 64, i32 64, i16* %layer13_out_114_V_V, i16* %layer13_out_114_V_V)

]]></Node>
<StgValue><ssdm name="empty_827"/></StgValue>
</operation>

<operation id="2620" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2288  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_114_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5616, i32 0, i32 0, [1 x i8]* @p_str5617, [1 x i8]* @p_str5618, [1 x i8]* @p_str5619, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5620, [1 x i8]* @p_str5621)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2621" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4978" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2290  %empty_828 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_115_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5622, [1 x i8]* @p_str5622, i32 64, i32 64, i16* %layer13_out_115_V_V, i16* %layer13_out_115_V_V)

]]></Node>
<StgValue><ssdm name="empty_828"/></StgValue>
</operation>

<operation id="2622" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2291  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_115_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5623, i32 0, i32 0, [1 x i8]* @p_str5624, [1 x i8]* @p_str5625, [1 x i8]* @p_str5626, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5627, [1 x i8]* @p_str5628)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2623" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2293  %empty_829 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_116_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5629, [1 x i8]* @p_str5629, i32 64, i32 64, i16* %layer13_out_116_V_V, i16* %layer13_out_116_V_V)

]]></Node>
<StgValue><ssdm name="empty_829"/></StgValue>
</operation>

<operation id="2624" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4982" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2294  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_116_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5630, i32 0, i32 0, [1 x i8]* @p_str5631, [1 x i8]* @p_str5632, [1 x i8]* @p_str5633, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5634, [1 x i8]* @p_str5635)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2625" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2296  %empty_830 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_117_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5636, [1 x i8]* @p_str5636, i32 64, i32 64, i16* %layer13_out_117_V_V, i16* %layer13_out_117_V_V)

]]></Node>
<StgValue><ssdm name="empty_830"/></StgValue>
</operation>

<operation id="2626" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2297  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_117_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5637, i32 0, i32 0, [1 x i8]* @p_str5638, [1 x i8]* @p_str5639, [1 x i8]* @p_str5640, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5641, [1 x i8]* @p_str5642)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2627" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2299  %empty_831 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_118_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5643, [1 x i8]* @p_str5643, i32 64, i32 64, i16* %layer13_out_118_V_V, i16* %layer13_out_118_V_V)

]]></Node>
<StgValue><ssdm name="empty_831"/></StgValue>
</operation>

<operation id="2628" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2300  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_118_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5644, i32 0, i32 0, [1 x i8]* @p_str5645, [1 x i8]* @p_str5646, [1 x i8]* @p_str5647, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5648, [1 x i8]* @p_str5649)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2629" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2302  %empty_832 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_119_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5650, [1 x i8]* @p_str5650, i32 64, i32 64, i16* %layer13_out_119_V_V, i16* %layer13_out_119_V_V)

]]></Node>
<StgValue><ssdm name="empty_832"/></StgValue>
</operation>

<operation id="2630" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2303  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_119_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5651, i32 0, i32 0, [1 x i8]* @p_str5652, [1 x i8]* @p_str5653, [1 x i8]* @p_str5654, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5655, [1 x i8]* @p_str5656)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2631" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2305  %empty_833 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_120_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5657, [1 x i8]* @p_str5657, i32 64, i32 64, i16* %layer13_out_120_V_V, i16* %layer13_out_120_V_V)

]]></Node>
<StgValue><ssdm name="empty_833"/></StgValue>
</operation>

<operation id="2632" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4994" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2306  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_120_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5658, i32 0, i32 0, [1 x i8]* @p_str5659, [1 x i8]* @p_str5660, [1 x i8]* @p_str5661, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5662, [1 x i8]* @p_str5663)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2633" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4996" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2308  %empty_834 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_121_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5664, [1 x i8]* @p_str5664, i32 64, i32 64, i16* %layer13_out_121_V_V, i16* %layer13_out_121_V_V)

]]></Node>
<StgValue><ssdm name="empty_834"/></StgValue>
</operation>

<operation id="2634" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4997" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2309  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_121_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5665, i32 0, i32 0, [1 x i8]* @p_str5666, [1 x i8]* @p_str5667, [1 x i8]* @p_str5668, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5669, [1 x i8]* @p_str5670)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2635" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4999" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2311  %empty_835 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_122_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5671, [1 x i8]* @p_str5671, i32 64, i32 64, i16* %layer13_out_122_V_V, i16* %layer13_out_122_V_V)

]]></Node>
<StgValue><ssdm name="empty_835"/></StgValue>
</operation>

<operation id="2636" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2312  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_122_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5672, i32 0, i32 0, [1 x i8]* @p_str5673, [1 x i8]* @p_str5674, [1 x i8]* @p_str5675, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5676, [1 x i8]* @p_str5677)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2637" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2314  %empty_836 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_123_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5678, [1 x i8]* @p_str5678, i32 64, i32 64, i16* %layer13_out_123_V_V, i16* %layer13_out_123_V_V)

]]></Node>
<StgValue><ssdm name="empty_836"/></StgValue>
</operation>

<operation id="2638" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2315  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_123_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5679, i32 0, i32 0, [1 x i8]* @p_str5680, [1 x i8]* @p_str5681, [1 x i8]* @p_str5682, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5683, [1 x i8]* @p_str5684)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2639" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5005" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2317  %empty_837 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_124_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5685, [1 x i8]* @p_str5685, i32 64, i32 64, i16* %layer13_out_124_V_V, i16* %layer13_out_124_V_V)

]]></Node>
<StgValue><ssdm name="empty_837"/></StgValue>
</operation>

<operation id="2640" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5006" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2318  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_124_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5686, i32 0, i32 0, [1 x i8]* @p_str5687, [1 x i8]* @p_str5688, [1 x i8]* @p_str5689, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5690, [1 x i8]* @p_str5691)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2641" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5008" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2320  %empty_838 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_125_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5692, [1 x i8]* @p_str5692, i32 64, i32 64, i16* %layer13_out_125_V_V, i16* %layer13_out_125_V_V)

]]></Node>
<StgValue><ssdm name="empty_838"/></StgValue>
</operation>

<operation id="2642" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5009" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2321  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_125_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5693, i32 0, i32 0, [1 x i8]* @p_str5694, [1 x i8]* @p_str5695, [1 x i8]* @p_str5696, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5697, [1 x i8]* @p_str5698)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2643" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5011" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2323  %empty_839 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_126_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5699, [1 x i8]* @p_str5699, i32 64, i32 64, i16* %layer13_out_126_V_V, i16* %layer13_out_126_V_V)

]]></Node>
<StgValue><ssdm name="empty_839"/></StgValue>
</operation>

<operation id="2644" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5012" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2324  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_126_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5700, i32 0, i32 0, [1 x i8]* @p_str5701, [1 x i8]* @p_str5702, [1 x i8]* @p_str5703, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5704, [1 x i8]* @p_str5705)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2645" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5014" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2326  %empty_840 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer13_out_LF_127_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5706, [1 x i8]* @p_str5706, i32 64, i32 64, i16* %layer13_out_127_V_V, i16* %layer13_out_127_V_V)

]]></Node>
<StgValue><ssdm name="empty_840"/></StgValue>
</operation>

<operation id="2646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2327  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_127_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5707, i32 0, i32 0, [1 x i8]* @p_str5708, [1 x i8]* @p_str5709, [1 x i8]* @p_str5710, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5711, [1 x i8]* @p_str5712)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2647" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2329  %empty_841 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer14_out_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5713, [1 x i8]* @p_str5713, i32 64, i32 64, i16* %layer14_out_0_V_V, i16* %layer14_out_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_841"/></StgValue>
</operation>

<operation id="2648" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2330  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5714, i32 0, i32 0, [1 x i8]* @p_str5715, [1 x i8]* @p_str5716, [1 x i8]* @p_str5717, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5718, [1 x i8]* @p_str5719)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2649" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2332  %empty_842 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer14_out_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5720, [1 x i8]* @p_str5720, i32 64, i32 64, i16* %layer14_out_1_V_V, i16* %layer14_out_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_842"/></StgValue>
</operation>

<operation id="2650" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2333  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5721, i32 0, i32 0, [1 x i8]* @p_str5722, [1 x i8]* @p_str5723, [1 x i8]* @p_str5724, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5725, [1 x i8]* @p_str5726)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2651" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2335  %empty_843 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer14_out_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5727, [1 x i8]* @p_str5727, i32 64, i32 64, i16* %layer14_out_2_V_V, i16* %layer14_out_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_843"/></StgValue>
</operation>

<operation id="2652" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2336  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5728, i32 0, i32 0, [1 x i8]* @p_str5729, [1 x i8]* @p_str5730, [1 x i8]* @p_str5731, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5732, [1 x i8]* @p_str5733)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2653" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2338  %empty_844 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer14_out_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5734, [1 x i8]* @p_str5734, i32 64, i32 64, i16* %layer14_out_3_V_V, i16* %layer14_out_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_844"/></StgValue>
</operation>

<operation id="2654" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5027" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2339  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5735, i32 0, i32 0, [1 x i8]* @p_str5736, [1 x i8]* @p_str5737, [1 x i8]* @p_str5738, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5739, [1 x i8]* @p_str5740)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2655" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5029" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2341  %empty_845 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer14_out_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5741, [1 x i8]* @p_str5741, i32 64, i32 64, i16* %layer14_out_4_V_V, i16* %layer14_out_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_845"/></StgValue>
</operation>

<operation id="2656" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5030" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2342  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5742, i32 0, i32 0, [1 x i8]* @p_str5743, [1 x i8]* @p_str5744, [1 x i8]* @p_str5745, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5746, [1 x i8]* @p_str5747)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2657" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5032" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2344  %empty_846 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer14_out_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5748, [1 x i8]* @p_str5748, i32 64, i32 64, i16* %layer14_out_5_V_V, i16* %layer14_out_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_846"/></StgValue>
</operation>

<operation id="2658" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5033" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2345  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5749, i32 0, i32 0, [1 x i8]* @p_str5750, [1 x i8]* @p_str5751, [1 x i8]* @p_str5752, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5753, [1 x i8]* @p_str5754)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2659" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2347  %empty_847 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer14_out_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5755, [1 x i8]* @p_str5755, i32 64, i32 64, i16* %layer14_out_6_V_V, i16* %layer14_out_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_847"/></StgValue>
</operation>

<operation id="2660" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2348  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5756, i32 0, i32 0, [1 x i8]* @p_str5757, [1 x i8]* @p_str5758, [1 x i8]* @p_str5759, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5760, [1 x i8]* @p_str5761)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2661" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2350  %empty_848 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer14_out_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5762, [1 x i8]* @p_str5762, i32 64, i32 64, i16* %layer14_out_7_V_V, i16* %layer14_out_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_848"/></StgValue>
</operation>

<operation id="2662" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2351  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5763, i32 0, i32 0, [1 x i8]* @p_str5764, [1 x i8]* @p_str5765, [1 x i8]* @p_str5766, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5767, [1 x i8]* @p_str5768)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2663" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2353  %empty_849 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer14_out_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5769, [1 x i8]* @p_str5769, i32 64, i32 64, i16* %layer14_out_8_V_V, i16* %layer14_out_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_849"/></StgValue>
</operation>

<operation id="2664" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5042" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2354  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5770, i32 0, i32 0, [1 x i8]* @p_str5771, [1 x i8]* @p_str5772, [1 x i8]* @p_str5773, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5774, [1 x i8]* @p_str5775)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2665" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2356  %empty_850 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer14_out_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5776, [1 x i8]* @p_str5776, i32 64, i32 64, i16* %layer14_out_9_V_V, i16* %layer14_out_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_850"/></StgValue>
</operation>

<operation id="2666" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5045" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2357  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5777, i32 0, i32 0, [1 x i8]* @p_str5778, [1 x i8]* @p_str5779, [1 x i8]* @p_str5780, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5781, [1 x i8]* @p_str5782)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2667" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5047" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2359  %empty_851 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5783, [1 x i8]* @p_str5783, i32 64, i32 64, i16* %layer14_out_10_V_V, i16* %layer14_out_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_851"/></StgValue>
</operation>

<operation id="2668" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5048" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2360  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5784, i32 0, i32 0, [1 x i8]* @p_str5785, [1 x i8]* @p_str5786, [1 x i8]* @p_str5787, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5788, [1 x i8]* @p_str5789)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2669" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5050" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2362  %empty_852 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5790, [1 x i8]* @p_str5790, i32 64, i32 64, i16* %layer14_out_11_V_V, i16* %layer14_out_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_852"/></StgValue>
</operation>

<operation id="2670" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5051" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2363  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5791, i32 0, i32 0, [1 x i8]* @p_str5792, [1 x i8]* @p_str5793, [1 x i8]* @p_str5794, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5795, [1 x i8]* @p_str5796)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2671" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5053" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2365  %empty_853 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5797, [1 x i8]* @p_str5797, i32 64, i32 64, i16* %layer14_out_12_V_V, i16* %layer14_out_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_853"/></StgValue>
</operation>

<operation id="2672" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2366  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5798, i32 0, i32 0, [1 x i8]* @p_str5799, [1 x i8]* @p_str5800, [1 x i8]* @p_str5801, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5802, [1 x i8]* @p_str5803)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2673" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2368  %empty_854 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5804, [1 x i8]* @p_str5804, i32 64, i32 64, i16* %layer14_out_13_V_V, i16* %layer14_out_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_854"/></StgValue>
</operation>

<operation id="2674" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5057" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2369  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5805, i32 0, i32 0, [1 x i8]* @p_str5806, [1 x i8]* @p_str5807, [1 x i8]* @p_str5808, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5809, [1 x i8]* @p_str5810)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2675" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5059" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2371  %empty_855 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5811, [1 x i8]* @p_str5811, i32 64, i32 64, i16* %layer14_out_14_V_V, i16* %layer14_out_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_855"/></StgValue>
</operation>

<operation id="2676" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5060" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2372  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5812, i32 0, i32 0, [1 x i8]* @p_str5813, [1 x i8]* @p_str5814, [1 x i8]* @p_str5815, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5816, [1 x i8]* @p_str5817)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2677" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5062" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2374  %empty_856 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5818, [1 x i8]* @p_str5818, i32 64, i32 64, i16* %layer14_out_15_V_V, i16* %layer14_out_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_856"/></StgValue>
</operation>

<operation id="2678" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5063" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2375  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5819, i32 0, i32 0, [1 x i8]* @p_str5820, [1 x i8]* @p_str5821, [1 x i8]* @p_str5822, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5823, [1 x i8]* @p_str5824)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2679" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5065" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2377  %empty_857 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5825, [1 x i8]* @p_str5825, i32 64, i32 64, i16* %layer14_out_16_V_V, i16* %layer14_out_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_857"/></StgValue>
</operation>

<operation id="2680" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5066" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2378  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5826, i32 0, i32 0, [1 x i8]* @p_str5827, [1 x i8]* @p_str5828, [1 x i8]* @p_str5829, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5830, [1 x i8]* @p_str5831)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2681" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5068" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2380  %empty_858 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5832, [1 x i8]* @p_str5832, i32 64, i32 64, i16* %layer14_out_17_V_V, i16* %layer14_out_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_858"/></StgValue>
</operation>

<operation id="2682" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5069" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2381  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5833, i32 0, i32 0, [1 x i8]* @p_str5834, [1 x i8]* @p_str5835, [1 x i8]* @p_str5836, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5837, [1 x i8]* @p_str5838)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2683" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5071" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2383  %empty_859 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5839, [1 x i8]* @p_str5839, i32 64, i32 64, i16* %layer14_out_18_V_V, i16* %layer14_out_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_859"/></StgValue>
</operation>

<operation id="2684" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5072" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2384  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5840, i32 0, i32 0, [1 x i8]* @p_str5841, [1 x i8]* @p_str5842, [1 x i8]* @p_str5843, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5844, [1 x i8]* @p_str5845)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2685" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5074" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2386  %empty_860 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5846, [1 x i8]* @p_str5846, i32 64, i32 64, i16* %layer14_out_19_V_V, i16* %layer14_out_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_860"/></StgValue>
</operation>

<operation id="2686" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2387  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5847, i32 0, i32 0, [1 x i8]* @p_str5848, [1 x i8]* @p_str5849, [1 x i8]* @p_str5850, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5851, [1 x i8]* @p_str5852)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2687" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5077" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2389  %empty_861 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5853, [1 x i8]* @p_str5853, i32 64, i32 64, i16* %layer14_out_20_V_V, i16* %layer14_out_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_861"/></StgValue>
</operation>

<operation id="2688" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5078" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2390  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5854, i32 0, i32 0, [1 x i8]* @p_str5855, [1 x i8]* @p_str5856, [1 x i8]* @p_str5857, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5858, [1 x i8]* @p_str5859)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2689" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2392  %empty_862 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5860, [1 x i8]* @p_str5860, i32 64, i32 64, i16* %layer14_out_21_V_V, i16* %layer14_out_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_862"/></StgValue>
</operation>

<operation id="2690" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5081" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2393  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5861, i32 0, i32 0, [1 x i8]* @p_str5862, [1 x i8]* @p_str5863, [1 x i8]* @p_str5864, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5865, [1 x i8]* @p_str5866)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2691" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5083" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2395  %empty_863 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5867, [1 x i8]* @p_str5867, i32 64, i32 64, i16* %layer14_out_22_V_V, i16* %layer14_out_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_863"/></StgValue>
</operation>

<operation id="2692" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5084" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2396  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5868, i32 0, i32 0, [1 x i8]* @p_str5869, [1 x i8]* @p_str5870, [1 x i8]* @p_str5871, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5872, [1 x i8]* @p_str5873)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2693" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5086" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2398  %empty_864 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5874, [1 x i8]* @p_str5874, i32 64, i32 64, i16* %layer14_out_23_V_V, i16* %layer14_out_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_864"/></StgValue>
</operation>

<operation id="2694" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2399  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5875, i32 0, i32 0, [1 x i8]* @p_str5876, [1 x i8]* @p_str5877, [1 x i8]* @p_str5878, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5879, [1 x i8]* @p_str5880)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2695" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5089" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2401  %empty_865 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5881, [1 x i8]* @p_str5881, i32 64, i32 64, i16* %layer14_out_24_V_V, i16* %layer14_out_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_865"/></StgValue>
</operation>

<operation id="2696" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5090" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2402  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5882, i32 0, i32 0, [1 x i8]* @p_str5883, [1 x i8]* @p_str5884, [1 x i8]* @p_str5885, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5886, [1 x i8]* @p_str5887)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2697" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5092" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2404  %empty_866 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5888, [1 x i8]* @p_str5888, i32 64, i32 64, i16* %layer14_out_25_V_V, i16* %layer14_out_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_866"/></StgValue>
</operation>

<operation id="2698" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2405  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5889, i32 0, i32 0, [1 x i8]* @p_str5890, [1 x i8]* @p_str5891, [1 x i8]* @p_str5892, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5893, [1 x i8]* @p_str5894)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2699" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5095" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2407  %empty_867 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5895, [1 x i8]* @p_str5895, i32 64, i32 64, i16* %layer14_out_26_V_V, i16* %layer14_out_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_867"/></StgValue>
</operation>

<operation id="2700" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5096" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2408  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5896, i32 0, i32 0, [1 x i8]* @p_str5897, [1 x i8]* @p_str5898, [1 x i8]* @p_str5899, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5900, [1 x i8]* @p_str5901)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2701" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5098" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2410  %empty_868 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5902, [1 x i8]* @p_str5902, i32 64, i32 64, i16* %layer14_out_27_V_V, i16* %layer14_out_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_868"/></StgValue>
</operation>

<operation id="2702" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5099" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2411  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5903, i32 0, i32 0, [1 x i8]* @p_str5904, [1 x i8]* @p_str5905, [1 x i8]* @p_str5906, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5907, [1 x i8]* @p_str5908)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2703" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2413  %empty_869 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5909, [1 x i8]* @p_str5909, i32 64, i32 64, i16* %layer14_out_28_V_V, i16* %layer14_out_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_869"/></StgValue>
</operation>

<operation id="2704" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2414  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5910, i32 0, i32 0, [1 x i8]* @p_str5911, [1 x i8]* @p_str5912, [1 x i8]* @p_str5913, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5914, [1 x i8]* @p_str5915)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2705" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2416  %empty_870 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5916, [1 x i8]* @p_str5916, i32 64, i32 64, i16* %layer14_out_29_V_V, i16* %layer14_out_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_870"/></StgValue>
</operation>

<operation id="2706" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2417  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5917, i32 0, i32 0, [1 x i8]* @p_str5918, [1 x i8]* @p_str5919, [1 x i8]* @p_str5920, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5921, [1 x i8]* @p_str5922)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2707" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2419  %empty_871 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5923, [1 x i8]* @p_str5923, i32 64, i32 64, i16* %layer14_out_30_V_V, i16* %layer14_out_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_871"/></StgValue>
</operation>

<operation id="2708" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2420  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5924, i32 0, i32 0, [1 x i8]* @p_str5925, [1 x i8]* @p_str5926, [1 x i8]* @p_str5927, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5928, [1 x i8]* @p_str5929)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2709" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2422  %empty_872 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5930, [1 x i8]* @p_str5930, i32 64, i32 64, i16* %layer14_out_31_V_V, i16* %layer14_out_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_872"/></StgValue>
</operation>

<operation id="2710" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2423  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5931, i32 0, i32 0, [1 x i8]* @p_str5932, [1 x i8]* @p_str5933, [1 x i8]* @p_str5934, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5935, [1 x i8]* @p_str5936)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2711" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2425  %empty_873 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5937, [1 x i8]* @p_str5937, i32 64, i32 64, i16* %layer14_out_32_V_V, i16* %layer14_out_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_873"/></StgValue>
</operation>

<operation id="2712" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2426  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5938, i32 0, i32 0, [1 x i8]* @p_str5939, [1 x i8]* @p_str5940, [1 x i8]* @p_str5941, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5942, [1 x i8]* @p_str5943)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2713" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2428  %empty_874 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5944, [1 x i8]* @p_str5944, i32 64, i32 64, i16* %layer14_out_33_V_V, i16* %layer14_out_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_874"/></StgValue>
</operation>

<operation id="2714" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2429  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5945, i32 0, i32 0, [1 x i8]* @p_str5946, [1 x i8]* @p_str5947, [1 x i8]* @p_str5948, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5949, [1 x i8]* @p_str5950)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2715" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2431  %empty_875 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5951, [1 x i8]* @p_str5951, i32 64, i32 64, i16* %layer14_out_34_V_V, i16* %layer14_out_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_875"/></StgValue>
</operation>

<operation id="2716" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2432  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5952, i32 0, i32 0, [1 x i8]* @p_str5953, [1 x i8]* @p_str5954, [1 x i8]* @p_str5955, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5956, [1 x i8]* @p_str5957)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2717" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2434  %empty_876 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5958, [1 x i8]* @p_str5958, i32 64, i32 64, i16* %layer14_out_35_V_V, i16* %layer14_out_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_876"/></StgValue>
</operation>

<operation id="2718" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2435  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5959, i32 0, i32 0, [1 x i8]* @p_str5960, [1 x i8]* @p_str5961, [1 x i8]* @p_str5962, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5963, [1 x i8]* @p_str5964)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2719" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2437  %empty_877 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5965, [1 x i8]* @p_str5965, i32 64, i32 64, i16* %layer14_out_36_V_V, i16* %layer14_out_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_877"/></StgValue>
</operation>

<operation id="2720" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2438  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5966, i32 0, i32 0, [1 x i8]* @p_str5967, [1 x i8]* @p_str5968, [1 x i8]* @p_str5969, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5970, [1 x i8]* @p_str5971)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2721" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2440  %empty_878 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5972, [1 x i8]* @p_str5972, i32 64, i32 64, i16* %layer14_out_37_V_V, i16* %layer14_out_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_878"/></StgValue>
</operation>

<operation id="2722" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2441  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5973, i32 0, i32 0, [1 x i8]* @p_str5974, [1 x i8]* @p_str5975, [1 x i8]* @p_str5976, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5977, [1 x i8]* @p_str5978)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2723" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2443  %empty_879 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5979, [1 x i8]* @p_str5979, i32 64, i32 64, i16* %layer14_out_38_V_V, i16* %layer14_out_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_879"/></StgValue>
</operation>

<operation id="2724" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2444  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5980, i32 0, i32 0, [1 x i8]* @p_str5981, [1 x i8]* @p_str5982, [1 x i8]* @p_str5983, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5984, [1 x i8]* @p_str5985)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2725" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2446  %empty_880 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5986, [1 x i8]* @p_str5986, i32 64, i32 64, i16* %layer14_out_39_V_V, i16* %layer14_out_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_880"/></StgValue>
</operation>

<operation id="2726" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2447  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5987, i32 0, i32 0, [1 x i8]* @p_str5988, [1 x i8]* @p_str5989, [1 x i8]* @p_str5990, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5991, [1 x i8]* @p_str5992)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2727" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2449  %empty_881 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str5993, [1 x i8]* @p_str5993, i32 64, i32 64, i16* %layer14_out_40_V_V, i16* %layer14_out_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_881"/></StgValue>
</operation>

<operation id="2728" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2450  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5994, i32 0, i32 0, [1 x i8]* @p_str5995, [1 x i8]* @p_str5996, [1 x i8]* @p_str5997, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5998, [1 x i8]* @p_str5999)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2729" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2452  %empty_882 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6000, [1 x i8]* @p_str6000, i32 64, i32 64, i16* %layer14_out_41_V_V, i16* %layer14_out_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_882"/></StgValue>
</operation>

<operation id="2730" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2453  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6001, i32 0, i32 0, [1 x i8]* @p_str6002, [1 x i8]* @p_str6003, [1 x i8]* @p_str6004, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6005, [1 x i8]* @p_str6006)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2731" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2455  %empty_883 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6007, [1 x i8]* @p_str6007, i32 64, i32 64, i16* %layer14_out_42_V_V, i16* %layer14_out_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_883"/></StgValue>
</operation>

<operation id="2732" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2456  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6008, i32 0, i32 0, [1 x i8]* @p_str6009, [1 x i8]* @p_str6010, [1 x i8]* @p_str6011, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6012, [1 x i8]* @p_str6013)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2733" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2458  %empty_884 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6014, [1 x i8]* @p_str6014, i32 64, i32 64, i16* %layer14_out_43_V_V, i16* %layer14_out_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_884"/></StgValue>
</operation>

<operation id="2734" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2459  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6015, i32 0, i32 0, [1 x i8]* @p_str6016, [1 x i8]* @p_str6017, [1 x i8]* @p_str6018, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6019, [1 x i8]* @p_str6020)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2735" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2461  %empty_885 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6021, [1 x i8]* @p_str6021, i32 64, i32 64, i16* %layer14_out_44_V_V, i16* %layer14_out_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_885"/></StgValue>
</operation>

<operation id="2736" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2462  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6022, i32 0, i32 0, [1 x i8]* @p_str6023, [1 x i8]* @p_str6024, [1 x i8]* @p_str6025, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6026, [1 x i8]* @p_str6027)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2737" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2464  %empty_886 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6028, [1 x i8]* @p_str6028, i32 64, i32 64, i16* %layer14_out_45_V_V, i16* %layer14_out_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_886"/></StgValue>
</operation>

<operation id="2738" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2465  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6029, i32 0, i32 0, [1 x i8]* @p_str6030, [1 x i8]* @p_str6031, [1 x i8]* @p_str6032, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6033, [1 x i8]* @p_str6034)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2739" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2467  %empty_887 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6035, [1 x i8]* @p_str6035, i32 64, i32 64, i16* %layer14_out_46_V_V, i16* %layer14_out_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_887"/></StgValue>
</operation>

<operation id="2740" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2468  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6036, i32 0, i32 0, [1 x i8]* @p_str6037, [1 x i8]* @p_str6038, [1 x i8]* @p_str6039, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6040, [1 x i8]* @p_str6041)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2741" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2470  %empty_888 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6042, [1 x i8]* @p_str6042, i32 64, i32 64, i16* %layer14_out_47_V_V, i16* %layer14_out_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_888"/></StgValue>
</operation>

<operation id="2742" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2471  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6043, i32 0, i32 0, [1 x i8]* @p_str6044, [1 x i8]* @p_str6045, [1 x i8]* @p_str6046, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6047, [1 x i8]* @p_str6048)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2743" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2473  %empty_889 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6049, [1 x i8]* @p_str6049, i32 64, i32 64, i16* %layer14_out_48_V_V, i16* %layer14_out_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_889"/></StgValue>
</operation>

<operation id="2744" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2474  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6050, i32 0, i32 0, [1 x i8]* @p_str6051, [1 x i8]* @p_str6052, [1 x i8]* @p_str6053, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6054, [1 x i8]* @p_str6055)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2745" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2476  %empty_890 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6056, [1 x i8]* @p_str6056, i32 64, i32 64, i16* %layer14_out_49_V_V, i16* %layer14_out_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_890"/></StgValue>
</operation>

<operation id="2746" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2477  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6057, i32 0, i32 0, [1 x i8]* @p_str6058, [1 x i8]* @p_str6059, [1 x i8]* @p_str6060, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6061, [1 x i8]* @p_str6062)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2747" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2479  %empty_891 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6063, [1 x i8]* @p_str6063, i32 64, i32 64, i16* %layer14_out_50_V_V, i16* %layer14_out_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_891"/></StgValue>
</operation>

<operation id="2748" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2480  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6064, i32 0, i32 0, [1 x i8]* @p_str6065, [1 x i8]* @p_str6066, [1 x i8]* @p_str6067, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6068, [1 x i8]* @p_str6069)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2749" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2482  %empty_892 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6070, [1 x i8]* @p_str6070, i32 64, i32 64, i16* %layer14_out_51_V_V, i16* %layer14_out_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_892"/></StgValue>
</operation>

<operation id="2750" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2483  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6071, i32 0, i32 0, [1 x i8]* @p_str6072, [1 x i8]* @p_str6073, [1 x i8]* @p_str6074, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6075, [1 x i8]* @p_str6076)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2751" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2485  %empty_893 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6077, [1 x i8]* @p_str6077, i32 64, i32 64, i16* %layer14_out_52_V_V, i16* %layer14_out_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_893"/></StgValue>
</operation>

<operation id="2752" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5174" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2486  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6078, i32 0, i32 0, [1 x i8]* @p_str6079, [1 x i8]* @p_str6080, [1 x i8]* @p_str6081, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6082, [1 x i8]* @p_str6083)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2753" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2488  %empty_894 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6084, [1 x i8]* @p_str6084, i32 64, i32 64, i16* %layer14_out_53_V_V, i16* %layer14_out_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_894"/></StgValue>
</operation>

<operation id="2754" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5177" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2489  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6085, i32 0, i32 0, [1 x i8]* @p_str6086, [1 x i8]* @p_str6087, [1 x i8]* @p_str6088, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6089, [1 x i8]* @p_str6090)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2755" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2491  %empty_895 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6091, [1 x i8]* @p_str6091, i32 64, i32 64, i16* %layer14_out_54_V_V, i16* %layer14_out_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_895"/></StgValue>
</operation>

<operation id="2756" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2492  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6092, i32 0, i32 0, [1 x i8]* @p_str6093, [1 x i8]* @p_str6094, [1 x i8]* @p_str6095, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6096, [1 x i8]* @p_str6097)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2757" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2494  %empty_896 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6098, [1 x i8]* @p_str6098, i32 64, i32 64, i16* %layer14_out_55_V_V, i16* %layer14_out_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_896"/></StgValue>
</operation>

<operation id="2758" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5183" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2495  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6099, i32 0, i32 0, [1 x i8]* @p_str6100, [1 x i8]* @p_str6101, [1 x i8]* @p_str6102, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6103, [1 x i8]* @p_str6104)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2759" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2497  %empty_897 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6105, [1 x i8]* @p_str6105, i32 64, i32 64, i16* %layer14_out_56_V_V, i16* %layer14_out_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_897"/></StgValue>
</operation>

<operation id="2760" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2498  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6106, i32 0, i32 0, [1 x i8]* @p_str6107, [1 x i8]* @p_str6108, [1 x i8]* @p_str6109, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6110, [1 x i8]* @p_str6111)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2761" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2500  %empty_898 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6112, [1 x i8]* @p_str6112, i32 64, i32 64, i16* %layer14_out_57_V_V, i16* %layer14_out_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_898"/></StgValue>
</operation>

<operation id="2762" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5189" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2501  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6113, i32 0, i32 0, [1 x i8]* @p_str6114, [1 x i8]* @p_str6115, [1 x i8]* @p_str6116, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6117, [1 x i8]* @p_str6118)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2763" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2503  %empty_899 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6119, [1 x i8]* @p_str6119, i32 64, i32 64, i16* %layer14_out_58_V_V, i16* %layer14_out_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_899"/></StgValue>
</operation>

<operation id="2764" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2504  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6120, i32 0, i32 0, [1 x i8]* @p_str6121, [1 x i8]* @p_str6122, [1 x i8]* @p_str6123, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6124, [1 x i8]* @p_str6125)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2765" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2506  %empty_900 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6126, [1 x i8]* @p_str6126, i32 64, i32 64, i16* %layer14_out_59_V_V, i16* %layer14_out_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_900"/></StgValue>
</operation>

<operation id="2766" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5195" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2507  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6127, i32 0, i32 0, [1 x i8]* @p_str6128, [1 x i8]* @p_str6129, [1 x i8]* @p_str6130, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6131, [1 x i8]* @p_str6132)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2767" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2509  %empty_901 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6133, [1 x i8]* @p_str6133, i32 64, i32 64, i16* %layer14_out_60_V_V, i16* %layer14_out_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_901"/></StgValue>
</operation>

<operation id="2768" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2510  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6134, i32 0, i32 0, [1 x i8]* @p_str6135, [1 x i8]* @p_str6136, [1 x i8]* @p_str6137, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6138, [1 x i8]* @p_str6139)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2769" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2512  %empty_902 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6140, [1 x i8]* @p_str6140, i32 64, i32 64, i16* %layer14_out_61_V_V, i16* %layer14_out_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_902"/></StgValue>
</operation>

<operation id="2770" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5201" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2513  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6141, i32 0, i32 0, [1 x i8]* @p_str6142, [1 x i8]* @p_str6143, [1 x i8]* @p_str6144, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6145, [1 x i8]* @p_str6146)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2771" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2515  %empty_903 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6147, [1 x i8]* @p_str6147, i32 64, i32 64, i16* %layer14_out_62_V_V, i16* %layer14_out_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_903"/></StgValue>
</operation>

<operation id="2772" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5204" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2516  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6148, i32 0, i32 0, [1 x i8]* @p_str6149, [1 x i8]* @p_str6150, [1 x i8]* @p_str6151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6152, [1 x i8]* @p_str6153)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2773" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2518  %empty_904 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6154, [1 x i8]* @p_str6154, i32 64, i32 64, i16* %layer14_out_63_V_V, i16* %layer14_out_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_904"/></StgValue>
</operation>

<operation id="2774" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5207" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2519  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6155, i32 0, i32 0, [1 x i8]* @p_str6156, [1 x i8]* @p_str6157, [1 x i8]* @p_str6158, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6159, [1 x i8]* @p_str6160)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2775" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2521  %empty_905 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_64_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6161, [1 x i8]* @p_str6161, i32 64, i32 64, i16* %layer14_out_64_V_V, i16* %layer14_out_64_V_V)

]]></Node>
<StgValue><ssdm name="empty_905"/></StgValue>
</operation>

<operation id="2776" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5210" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2522  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_64_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6162, i32 0, i32 0, [1 x i8]* @p_str6163, [1 x i8]* @p_str6164, [1 x i8]* @p_str6165, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6166, [1 x i8]* @p_str6167)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2777" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2524  %empty_906 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_65_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6168, [1 x i8]* @p_str6168, i32 64, i32 64, i16* %layer14_out_65_V_V, i16* %layer14_out_65_V_V)

]]></Node>
<StgValue><ssdm name="empty_906"/></StgValue>
</operation>

<operation id="2778" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2525  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_65_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6169, i32 0, i32 0, [1 x i8]* @p_str6170, [1 x i8]* @p_str6171, [1 x i8]* @p_str6172, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6173, [1 x i8]* @p_str6174)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2779" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2527  %empty_907 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_66_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6175, [1 x i8]* @p_str6175, i32 64, i32 64, i16* %layer14_out_66_V_V, i16* %layer14_out_66_V_V)

]]></Node>
<StgValue><ssdm name="empty_907"/></StgValue>
</operation>

<operation id="2780" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2528  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_66_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6176, i32 0, i32 0, [1 x i8]* @p_str6177, [1 x i8]* @p_str6178, [1 x i8]* @p_str6179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6180, [1 x i8]* @p_str6181)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2781" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2530  %empty_908 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_67_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6182, [1 x i8]* @p_str6182, i32 64, i32 64, i16* %layer14_out_67_V_V, i16* %layer14_out_67_V_V)

]]></Node>
<StgValue><ssdm name="empty_908"/></StgValue>
</operation>

<operation id="2782" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5219" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2531  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_67_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6183, i32 0, i32 0, [1 x i8]* @p_str6184, [1 x i8]* @p_str6185, [1 x i8]* @p_str6186, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6187, [1 x i8]* @p_str6188)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2783" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2533  %empty_909 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_68_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6189, [1 x i8]* @p_str6189, i32 64, i32 64, i16* %layer14_out_68_V_V, i16* %layer14_out_68_V_V)

]]></Node>
<StgValue><ssdm name="empty_909"/></StgValue>
</operation>

<operation id="2784" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5222" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2534  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_68_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6190, i32 0, i32 0, [1 x i8]* @p_str6191, [1 x i8]* @p_str6192, [1 x i8]* @p_str6193, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6194, [1 x i8]* @p_str6195)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2785" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2536  %empty_910 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_69_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6196, [1 x i8]* @p_str6196, i32 64, i32 64, i16* %layer14_out_69_V_V, i16* %layer14_out_69_V_V)

]]></Node>
<StgValue><ssdm name="empty_910"/></StgValue>
</operation>

<operation id="2786" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5225" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2537  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_69_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6197, i32 0, i32 0, [1 x i8]* @p_str6198, [1 x i8]* @p_str6199, [1 x i8]* @p_str6200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6201, [1 x i8]* @p_str6202)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2787" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2539  %empty_911 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_70_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6203, [1 x i8]* @p_str6203, i32 64, i32 64, i16* %layer14_out_70_V_V, i16* %layer14_out_70_V_V)

]]></Node>
<StgValue><ssdm name="empty_911"/></StgValue>
</operation>

<operation id="2788" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5228" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2540  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_70_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6204, i32 0, i32 0, [1 x i8]* @p_str6205, [1 x i8]* @p_str6206, [1 x i8]* @p_str6207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6208, [1 x i8]* @p_str6209)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2789" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2542  %empty_912 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_71_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6210, [1 x i8]* @p_str6210, i32 64, i32 64, i16* %layer14_out_71_V_V, i16* %layer14_out_71_V_V)

]]></Node>
<StgValue><ssdm name="empty_912"/></StgValue>
</operation>

<operation id="2790" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5231" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2543  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_71_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6211, i32 0, i32 0, [1 x i8]* @p_str6212, [1 x i8]* @p_str6213, [1 x i8]* @p_str6214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6215, [1 x i8]* @p_str6216)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2791" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2545  %empty_913 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_72_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6217, [1 x i8]* @p_str6217, i32 64, i32 64, i16* %layer14_out_72_V_V, i16* %layer14_out_72_V_V)

]]></Node>
<StgValue><ssdm name="empty_913"/></StgValue>
</operation>

<operation id="2792" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2546  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_72_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6218, i32 0, i32 0, [1 x i8]* @p_str6219, [1 x i8]* @p_str6220, [1 x i8]* @p_str6221, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6222, [1 x i8]* @p_str6223)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2793" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2548  %empty_914 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_73_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6224, [1 x i8]* @p_str6224, i32 64, i32 64, i16* %layer14_out_73_V_V, i16* %layer14_out_73_V_V)

]]></Node>
<StgValue><ssdm name="empty_914"/></StgValue>
</operation>

<operation id="2794" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5237" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2549  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_73_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6225, i32 0, i32 0, [1 x i8]* @p_str6226, [1 x i8]* @p_str6227, [1 x i8]* @p_str6228, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6229, [1 x i8]* @p_str6230)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2795" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2551  %empty_915 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_74_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6231, [1 x i8]* @p_str6231, i32 64, i32 64, i16* %layer14_out_74_V_V, i16* %layer14_out_74_V_V)

]]></Node>
<StgValue><ssdm name="empty_915"/></StgValue>
</operation>

<operation id="2796" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2552  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_74_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6232, i32 0, i32 0, [1 x i8]* @p_str6233, [1 x i8]* @p_str6234, [1 x i8]* @p_str6235, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6236, [1 x i8]* @p_str6237)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2797" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2554  %empty_916 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_75_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6238, [1 x i8]* @p_str6238, i32 64, i32 64, i16* %layer14_out_75_V_V, i16* %layer14_out_75_V_V)

]]></Node>
<StgValue><ssdm name="empty_916"/></StgValue>
</operation>

<operation id="2798" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5243" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2555  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_75_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6239, i32 0, i32 0, [1 x i8]* @p_str6240, [1 x i8]* @p_str6241, [1 x i8]* @p_str6242, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6243, [1 x i8]* @p_str6244)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2799" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2557  %empty_917 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_76_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6245, [1 x i8]* @p_str6245, i32 64, i32 64, i16* %layer14_out_76_V_V, i16* %layer14_out_76_V_V)

]]></Node>
<StgValue><ssdm name="empty_917"/></StgValue>
</operation>

<operation id="2800" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5246" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2558  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_76_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6246, i32 0, i32 0, [1 x i8]* @p_str6247, [1 x i8]* @p_str6248, [1 x i8]* @p_str6249, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6250, [1 x i8]* @p_str6251)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2801" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2560  %empty_918 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_77_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6252, [1 x i8]* @p_str6252, i32 64, i32 64, i16* %layer14_out_77_V_V, i16* %layer14_out_77_V_V)

]]></Node>
<StgValue><ssdm name="empty_918"/></StgValue>
</operation>

<operation id="2802" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5249" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2561  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_77_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6253, i32 0, i32 0, [1 x i8]* @p_str6254, [1 x i8]* @p_str6255, [1 x i8]* @p_str6256, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6257, [1 x i8]* @p_str6258)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2803" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2563  %empty_919 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_78_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6259, [1 x i8]* @p_str6259, i32 64, i32 64, i16* %layer14_out_78_V_V, i16* %layer14_out_78_V_V)

]]></Node>
<StgValue><ssdm name="empty_919"/></StgValue>
</operation>

<operation id="2804" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5252" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2564  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_78_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6260, i32 0, i32 0, [1 x i8]* @p_str6261, [1 x i8]* @p_str6262, [1 x i8]* @p_str6263, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6264, [1 x i8]* @p_str6265)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2805" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2566  %empty_920 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_79_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6266, [1 x i8]* @p_str6266, i32 64, i32 64, i16* %layer14_out_79_V_V, i16* %layer14_out_79_V_V)

]]></Node>
<StgValue><ssdm name="empty_920"/></StgValue>
</operation>

<operation id="2806" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5255" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2567  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_79_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6267, i32 0, i32 0, [1 x i8]* @p_str6268, [1 x i8]* @p_str6269, [1 x i8]* @p_str6270, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6271, [1 x i8]* @p_str6272)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2807" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2569  %empty_921 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_80_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6273, [1 x i8]* @p_str6273, i32 64, i32 64, i16* %layer14_out_80_V_V, i16* %layer14_out_80_V_V)

]]></Node>
<StgValue><ssdm name="empty_921"/></StgValue>
</operation>

<operation id="2808" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5258" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2570  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_80_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6274, i32 0, i32 0, [1 x i8]* @p_str6275, [1 x i8]* @p_str6276, [1 x i8]* @p_str6277, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6278, [1 x i8]* @p_str6279)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2809" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2572  %empty_922 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_81_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6280, [1 x i8]* @p_str6280, i32 64, i32 64, i16* %layer14_out_81_V_V, i16* %layer14_out_81_V_V)

]]></Node>
<StgValue><ssdm name="empty_922"/></StgValue>
</operation>

<operation id="2810" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5261" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2573  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_81_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6281, i32 0, i32 0, [1 x i8]* @p_str6282, [1 x i8]* @p_str6283, [1 x i8]* @p_str6284, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6285, [1 x i8]* @p_str6286)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2811" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2575  %empty_923 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_82_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6287, [1 x i8]* @p_str6287, i32 64, i32 64, i16* %layer14_out_82_V_V, i16* %layer14_out_82_V_V)

]]></Node>
<StgValue><ssdm name="empty_923"/></StgValue>
</operation>

<operation id="2812" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5264" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2576  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_82_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6288, i32 0, i32 0, [1 x i8]* @p_str6289, [1 x i8]* @p_str6290, [1 x i8]* @p_str6291, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6292, [1 x i8]* @p_str6293)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2813" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2578  %empty_924 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_83_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6294, [1 x i8]* @p_str6294, i32 64, i32 64, i16* %layer14_out_83_V_V, i16* %layer14_out_83_V_V)

]]></Node>
<StgValue><ssdm name="empty_924"/></StgValue>
</operation>

<operation id="2814" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5267" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2579  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_83_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6295, i32 0, i32 0, [1 x i8]* @p_str6296, [1 x i8]* @p_str6297, [1 x i8]* @p_str6298, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6299, [1 x i8]* @p_str6300)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2815" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2581  %empty_925 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_84_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6301, [1 x i8]* @p_str6301, i32 64, i32 64, i16* %layer14_out_84_V_V, i16* %layer14_out_84_V_V)

]]></Node>
<StgValue><ssdm name="empty_925"/></StgValue>
</operation>

<operation id="2816" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5270" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2582  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_84_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6302, i32 0, i32 0, [1 x i8]* @p_str6303, [1 x i8]* @p_str6304, [1 x i8]* @p_str6305, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6306, [1 x i8]* @p_str6307)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2817" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2584  %empty_926 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_85_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6308, [1 x i8]* @p_str6308, i32 64, i32 64, i16* %layer14_out_85_V_V, i16* %layer14_out_85_V_V)

]]></Node>
<StgValue><ssdm name="empty_926"/></StgValue>
</operation>

<operation id="2818" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5273" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2585  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_85_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6309, i32 0, i32 0, [1 x i8]* @p_str6310, [1 x i8]* @p_str6311, [1 x i8]* @p_str6312, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6313, [1 x i8]* @p_str6314)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2819" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2587  %empty_927 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_86_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6315, [1 x i8]* @p_str6315, i32 64, i32 64, i16* %layer14_out_86_V_V, i16* %layer14_out_86_V_V)

]]></Node>
<StgValue><ssdm name="empty_927"/></StgValue>
</operation>

<operation id="2820" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5276" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2588  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_86_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6316, i32 0, i32 0, [1 x i8]* @p_str6317, [1 x i8]* @p_str6318, [1 x i8]* @p_str6319, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6320, [1 x i8]* @p_str6321)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2821" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2590  %empty_928 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_87_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6322, [1 x i8]* @p_str6322, i32 64, i32 64, i16* %layer14_out_87_V_V, i16* %layer14_out_87_V_V)

]]></Node>
<StgValue><ssdm name="empty_928"/></StgValue>
</operation>

<operation id="2822" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5279" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2591  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_87_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6323, i32 0, i32 0, [1 x i8]* @p_str6324, [1 x i8]* @p_str6325, [1 x i8]* @p_str6326, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6327, [1 x i8]* @p_str6328)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2823" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2593  %empty_929 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_88_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6329, [1 x i8]* @p_str6329, i32 64, i32 64, i16* %layer14_out_88_V_V, i16* %layer14_out_88_V_V)

]]></Node>
<StgValue><ssdm name="empty_929"/></StgValue>
</operation>

<operation id="2824" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5282" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2594  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_88_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6330, i32 0, i32 0, [1 x i8]* @p_str6331, [1 x i8]* @p_str6332, [1 x i8]* @p_str6333, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6334, [1 x i8]* @p_str6335)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2825" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2596  %empty_930 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_89_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6336, [1 x i8]* @p_str6336, i32 64, i32 64, i16* %layer14_out_89_V_V, i16* %layer14_out_89_V_V)

]]></Node>
<StgValue><ssdm name="empty_930"/></StgValue>
</operation>

<operation id="2826" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5285" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2597  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_89_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6337, i32 0, i32 0, [1 x i8]* @p_str6338, [1 x i8]* @p_str6339, [1 x i8]* @p_str6340, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6341, [1 x i8]* @p_str6342)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2827" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2599  %empty_931 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_90_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6343, [1 x i8]* @p_str6343, i32 64, i32 64, i16* %layer14_out_90_V_V, i16* %layer14_out_90_V_V)

]]></Node>
<StgValue><ssdm name="empty_931"/></StgValue>
</operation>

<operation id="2828" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5288" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2600  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_90_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6344, i32 0, i32 0, [1 x i8]* @p_str6345, [1 x i8]* @p_str6346, [1 x i8]* @p_str6347, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6348, [1 x i8]* @p_str6349)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2829" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2602  %empty_932 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_91_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6350, [1 x i8]* @p_str6350, i32 64, i32 64, i16* %layer14_out_91_V_V, i16* %layer14_out_91_V_V)

]]></Node>
<StgValue><ssdm name="empty_932"/></StgValue>
</operation>

<operation id="2830" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5291" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2603  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_91_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6351, i32 0, i32 0, [1 x i8]* @p_str6352, [1 x i8]* @p_str6353, [1 x i8]* @p_str6354, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6355, [1 x i8]* @p_str6356)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2831" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2605  %empty_933 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_92_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6357, [1 x i8]* @p_str6357, i32 64, i32 64, i16* %layer14_out_92_V_V, i16* %layer14_out_92_V_V)

]]></Node>
<StgValue><ssdm name="empty_933"/></StgValue>
</operation>

<operation id="2832" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5294" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2606  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_92_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6358, i32 0, i32 0, [1 x i8]* @p_str6359, [1 x i8]* @p_str6360, [1 x i8]* @p_str6361, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6362, [1 x i8]* @p_str6363)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2833" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2608  %empty_934 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_93_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6364, [1 x i8]* @p_str6364, i32 64, i32 64, i16* %layer14_out_93_V_V, i16* %layer14_out_93_V_V)

]]></Node>
<StgValue><ssdm name="empty_934"/></StgValue>
</operation>

<operation id="2834" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5297" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2609  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_93_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6365, i32 0, i32 0, [1 x i8]* @p_str6366, [1 x i8]* @p_str6367, [1 x i8]* @p_str6368, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6369, [1 x i8]* @p_str6370)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2835" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2611  %empty_935 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_94_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6371, [1 x i8]* @p_str6371, i32 64, i32 64, i16* %layer14_out_94_V_V, i16* %layer14_out_94_V_V)

]]></Node>
<StgValue><ssdm name="empty_935"/></StgValue>
</operation>

<operation id="2836" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5300" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2612  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_94_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6372, i32 0, i32 0, [1 x i8]* @p_str6373, [1 x i8]* @p_str6374, [1 x i8]* @p_str6375, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6376, [1 x i8]* @p_str6377)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2837" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2614  %empty_936 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_95_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6378, [1 x i8]* @p_str6378, i32 64, i32 64, i16* %layer14_out_95_V_V, i16* %layer14_out_95_V_V)

]]></Node>
<StgValue><ssdm name="empty_936"/></StgValue>
</operation>

<operation id="2838" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5303" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2615  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_95_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6379, i32 0, i32 0, [1 x i8]* @p_str6380, [1 x i8]* @p_str6381, [1 x i8]* @p_str6382, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6383, [1 x i8]* @p_str6384)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2839" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2617  %empty_937 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_96_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6385, [1 x i8]* @p_str6385, i32 64, i32 64, i16* %layer14_out_96_V_V, i16* %layer14_out_96_V_V)

]]></Node>
<StgValue><ssdm name="empty_937"/></StgValue>
</operation>

<operation id="2840" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5306" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2618  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_96_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6386, i32 0, i32 0, [1 x i8]* @p_str6387, [1 x i8]* @p_str6388, [1 x i8]* @p_str6389, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6390, [1 x i8]* @p_str6391)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2841" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2620  %empty_938 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_97_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6392, [1 x i8]* @p_str6392, i32 64, i32 64, i16* %layer14_out_97_V_V, i16* %layer14_out_97_V_V)

]]></Node>
<StgValue><ssdm name="empty_938"/></StgValue>
</operation>

<operation id="2842" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2621  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_97_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6393, i32 0, i32 0, [1 x i8]* @p_str6394, [1 x i8]* @p_str6395, [1 x i8]* @p_str6396, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6397, [1 x i8]* @p_str6398)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2843" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2623  %empty_939 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_98_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6399, [1 x i8]* @p_str6399, i32 64, i32 64, i16* %layer14_out_98_V_V, i16* %layer14_out_98_V_V)

]]></Node>
<StgValue><ssdm name="empty_939"/></StgValue>
</operation>

<operation id="2844" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2624  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_98_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6400, i32 0, i32 0, [1 x i8]* @p_str6401, [1 x i8]* @p_str6402, [1 x i8]* @p_str6403, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6404, [1 x i8]* @p_str6405)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2845" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2626  %empty_940 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer14_out_LF_99_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6406, [1 x i8]* @p_str6406, i32 64, i32 64, i16* %layer14_out_99_V_V, i16* %layer14_out_99_V_V)

]]></Node>
<StgValue><ssdm name="empty_940"/></StgValue>
</operation>

<operation id="2846" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5315" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2627  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_99_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6407, i32 0, i32 0, [1 x i8]* @p_str6408, [1 x i8]* @p_str6409, [1 x i8]* @p_str6410, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6411, [1 x i8]* @p_str6412)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2847" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2629  %empty_941 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_100_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6413, [1 x i8]* @p_str6413, i32 64, i32 64, i16* %layer14_out_100_V_V, i16* %layer14_out_100_V_V)

]]></Node>
<StgValue><ssdm name="empty_941"/></StgValue>
</operation>

<operation id="2848" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5318" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2630  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_100_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6414, i32 0, i32 0, [1 x i8]* @p_str6415, [1 x i8]* @p_str6416, [1 x i8]* @p_str6417, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6418, [1 x i8]* @p_str6419)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2849" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2632  %empty_942 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_101_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6420, [1 x i8]* @p_str6420, i32 64, i32 64, i16* %layer14_out_101_V_V, i16* %layer14_out_101_V_V)

]]></Node>
<StgValue><ssdm name="empty_942"/></StgValue>
</operation>

<operation id="2850" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5321" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2633  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_101_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6421, i32 0, i32 0, [1 x i8]* @p_str6422, [1 x i8]* @p_str6423, [1 x i8]* @p_str6424, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6425, [1 x i8]* @p_str6426)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2851" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2635  %empty_943 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_102_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6427, [1 x i8]* @p_str6427, i32 64, i32 64, i16* %layer14_out_102_V_V, i16* %layer14_out_102_V_V)

]]></Node>
<StgValue><ssdm name="empty_943"/></StgValue>
</operation>

<operation id="2852" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2636  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_102_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6428, i32 0, i32 0, [1 x i8]* @p_str6429, [1 x i8]* @p_str6430, [1 x i8]* @p_str6431, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6432, [1 x i8]* @p_str6433)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2853" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2638  %empty_944 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_103_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6434, [1 x i8]* @p_str6434, i32 64, i32 64, i16* %layer14_out_103_V_V, i16* %layer14_out_103_V_V)

]]></Node>
<StgValue><ssdm name="empty_944"/></StgValue>
</operation>

<operation id="2854" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5327" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2639  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_103_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6435, i32 0, i32 0, [1 x i8]* @p_str6436, [1 x i8]* @p_str6437, [1 x i8]* @p_str6438, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6439, [1 x i8]* @p_str6440)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2855" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2641  %empty_945 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_104_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6441, [1 x i8]* @p_str6441, i32 64, i32 64, i16* %layer14_out_104_V_V, i16* %layer14_out_104_V_V)

]]></Node>
<StgValue><ssdm name="empty_945"/></StgValue>
</operation>

<operation id="2856" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2642  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_104_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6442, i32 0, i32 0, [1 x i8]* @p_str6443, [1 x i8]* @p_str6444, [1 x i8]* @p_str6445, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6446, [1 x i8]* @p_str6447)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2857" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2644  %empty_946 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_105_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6448, [1 x i8]* @p_str6448, i32 64, i32 64, i16* %layer14_out_105_V_V, i16* %layer14_out_105_V_V)

]]></Node>
<StgValue><ssdm name="empty_946"/></StgValue>
</operation>

<operation id="2858" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5333" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2645  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_105_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6449, i32 0, i32 0, [1 x i8]* @p_str6450, [1 x i8]* @p_str6451, [1 x i8]* @p_str6452, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6453, [1 x i8]* @p_str6454)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2859" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2647  %empty_947 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_106_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6455, [1 x i8]* @p_str6455, i32 64, i32 64, i16* %layer14_out_106_V_V, i16* %layer14_out_106_V_V)

]]></Node>
<StgValue><ssdm name="empty_947"/></StgValue>
</operation>

<operation id="2860" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5336" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2648  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_106_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6456, i32 0, i32 0, [1 x i8]* @p_str6457, [1 x i8]* @p_str6458, [1 x i8]* @p_str6459, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6460, [1 x i8]* @p_str6461)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2861" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2650  %empty_948 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_107_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6462, [1 x i8]* @p_str6462, i32 64, i32 64, i16* %layer14_out_107_V_V, i16* %layer14_out_107_V_V)

]]></Node>
<StgValue><ssdm name="empty_948"/></StgValue>
</operation>

<operation id="2862" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5339" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2651  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_107_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6463, i32 0, i32 0, [1 x i8]* @p_str6464, [1 x i8]* @p_str6465, [1 x i8]* @p_str6466, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6467, [1 x i8]* @p_str6468)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2863" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2653  %empty_949 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_108_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6469, [1 x i8]* @p_str6469, i32 64, i32 64, i16* %layer14_out_108_V_V, i16* %layer14_out_108_V_V)

]]></Node>
<StgValue><ssdm name="empty_949"/></StgValue>
</operation>

<operation id="2864" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5342" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2654  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_108_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6470, i32 0, i32 0, [1 x i8]* @p_str6471, [1 x i8]* @p_str6472, [1 x i8]* @p_str6473, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6474, [1 x i8]* @p_str6475)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2865" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2656  %empty_950 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_109_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6476, [1 x i8]* @p_str6476, i32 64, i32 64, i16* %layer14_out_109_V_V, i16* %layer14_out_109_V_V)

]]></Node>
<StgValue><ssdm name="empty_950"/></StgValue>
</operation>

<operation id="2866" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5345" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2657  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_109_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6477, i32 0, i32 0, [1 x i8]* @p_str6478, [1 x i8]* @p_str6479, [1 x i8]* @p_str6480, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6481, [1 x i8]* @p_str6482)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2867" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2659  %empty_951 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_110_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6483, [1 x i8]* @p_str6483, i32 64, i32 64, i16* %layer14_out_110_V_V, i16* %layer14_out_110_V_V)

]]></Node>
<StgValue><ssdm name="empty_951"/></StgValue>
</operation>

<operation id="2868" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5348" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2660  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_110_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6484, i32 0, i32 0, [1 x i8]* @p_str6485, [1 x i8]* @p_str6486, [1 x i8]* @p_str6487, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6488, [1 x i8]* @p_str6489)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2869" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2662  %empty_952 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_111_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6490, [1 x i8]* @p_str6490, i32 64, i32 64, i16* %layer14_out_111_V_V, i16* %layer14_out_111_V_V)

]]></Node>
<StgValue><ssdm name="empty_952"/></StgValue>
</operation>

<operation id="2870" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5351" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2663  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_111_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6491, i32 0, i32 0, [1 x i8]* @p_str6492, [1 x i8]* @p_str6493, [1 x i8]* @p_str6494, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6495, [1 x i8]* @p_str6496)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2871" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2665  %empty_953 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_112_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6497, [1 x i8]* @p_str6497, i32 64, i32 64, i16* %layer14_out_112_V_V, i16* %layer14_out_112_V_V)

]]></Node>
<StgValue><ssdm name="empty_953"/></StgValue>
</operation>

<operation id="2872" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5354" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2666  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_112_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6498, i32 0, i32 0, [1 x i8]* @p_str6499, [1 x i8]* @p_str6500, [1 x i8]* @p_str6501, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6502, [1 x i8]* @p_str6503)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2873" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2668  %empty_954 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_113_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6504, [1 x i8]* @p_str6504, i32 64, i32 64, i16* %layer14_out_113_V_V, i16* %layer14_out_113_V_V)

]]></Node>
<StgValue><ssdm name="empty_954"/></StgValue>
</operation>

<operation id="2874" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5357" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2669  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_113_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6505, i32 0, i32 0, [1 x i8]* @p_str6506, [1 x i8]* @p_str6507, [1 x i8]* @p_str6508, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6509, [1 x i8]* @p_str6510)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2875" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2671  %empty_955 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_114_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6511, [1 x i8]* @p_str6511, i32 64, i32 64, i16* %layer14_out_114_V_V, i16* %layer14_out_114_V_V)

]]></Node>
<StgValue><ssdm name="empty_955"/></StgValue>
</operation>

<operation id="2876" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5360" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2672  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_114_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6512, i32 0, i32 0, [1 x i8]* @p_str6513, [1 x i8]* @p_str6514, [1 x i8]* @p_str6515, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6516, [1 x i8]* @p_str6517)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2877" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2674  %empty_956 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_115_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6518, [1 x i8]* @p_str6518, i32 64, i32 64, i16* %layer14_out_115_V_V, i16* %layer14_out_115_V_V)

]]></Node>
<StgValue><ssdm name="empty_956"/></StgValue>
</operation>

<operation id="2878" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5363" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2675  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_115_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6519, i32 0, i32 0, [1 x i8]* @p_str6520, [1 x i8]* @p_str6521, [1 x i8]* @p_str6522, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6523, [1 x i8]* @p_str6524)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2879" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2677  %empty_957 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_116_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6525, [1 x i8]* @p_str6525, i32 64, i32 64, i16* %layer14_out_116_V_V, i16* %layer14_out_116_V_V)

]]></Node>
<StgValue><ssdm name="empty_957"/></StgValue>
</operation>

<operation id="2880" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5366" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2678  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_116_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6526, i32 0, i32 0, [1 x i8]* @p_str6527, [1 x i8]* @p_str6528, [1 x i8]* @p_str6529, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6530, [1 x i8]* @p_str6531)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2881" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2680  %empty_958 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_117_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6532, [1 x i8]* @p_str6532, i32 64, i32 64, i16* %layer14_out_117_V_V, i16* %layer14_out_117_V_V)

]]></Node>
<StgValue><ssdm name="empty_958"/></StgValue>
</operation>

<operation id="2882" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5369" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2681  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_117_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6533, i32 0, i32 0, [1 x i8]* @p_str6534, [1 x i8]* @p_str6535, [1 x i8]* @p_str6536, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6537, [1 x i8]* @p_str6538)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2883" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2683  %empty_959 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_118_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6539, [1 x i8]* @p_str6539, i32 64, i32 64, i16* %layer14_out_118_V_V, i16* %layer14_out_118_V_V)

]]></Node>
<StgValue><ssdm name="empty_959"/></StgValue>
</operation>

<operation id="2884" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5372" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2684  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_118_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6540, i32 0, i32 0, [1 x i8]* @p_str6541, [1 x i8]* @p_str6542, [1 x i8]* @p_str6543, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6544, [1 x i8]* @p_str6545)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2885" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2686  %empty_960 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_119_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6546, [1 x i8]* @p_str6546, i32 64, i32 64, i16* %layer14_out_119_V_V, i16* %layer14_out_119_V_V)

]]></Node>
<StgValue><ssdm name="empty_960"/></StgValue>
</operation>

<operation id="2886" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5375" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2687  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_119_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6547, i32 0, i32 0, [1 x i8]* @p_str6548, [1 x i8]* @p_str6549, [1 x i8]* @p_str6550, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6551, [1 x i8]* @p_str6552)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2887" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2689  %empty_961 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_120_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6553, [1 x i8]* @p_str6553, i32 64, i32 64, i16* %layer14_out_120_V_V, i16* %layer14_out_120_V_V)

]]></Node>
<StgValue><ssdm name="empty_961"/></StgValue>
</operation>

<operation id="2888" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5378" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2690  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_120_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6554, i32 0, i32 0, [1 x i8]* @p_str6555, [1 x i8]* @p_str6556, [1 x i8]* @p_str6557, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6558, [1 x i8]* @p_str6559)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2889" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2692  %empty_962 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_121_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6560, [1 x i8]* @p_str6560, i32 64, i32 64, i16* %layer14_out_121_V_V, i16* %layer14_out_121_V_V)

]]></Node>
<StgValue><ssdm name="empty_962"/></StgValue>
</operation>

<operation id="2890" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5381" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2693  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_121_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6561, i32 0, i32 0, [1 x i8]* @p_str6562, [1 x i8]* @p_str6563, [1 x i8]* @p_str6564, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6565, [1 x i8]* @p_str6566)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2891" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2695  %empty_963 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_122_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6567, [1 x i8]* @p_str6567, i32 64, i32 64, i16* %layer14_out_122_V_V, i16* %layer14_out_122_V_V)

]]></Node>
<StgValue><ssdm name="empty_963"/></StgValue>
</operation>

<operation id="2892" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5384" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2696  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_122_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6568, i32 0, i32 0, [1 x i8]* @p_str6569, [1 x i8]* @p_str6570, [1 x i8]* @p_str6571, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6572, [1 x i8]* @p_str6573)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2893" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2698  %empty_964 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_123_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6574, [1 x i8]* @p_str6574, i32 64, i32 64, i16* %layer14_out_123_V_V, i16* %layer14_out_123_V_V)

]]></Node>
<StgValue><ssdm name="empty_964"/></StgValue>
</operation>

<operation id="2894" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5387" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2699  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_123_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6575, i32 0, i32 0, [1 x i8]* @p_str6576, [1 x i8]* @p_str6577, [1 x i8]* @p_str6578, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6579, [1 x i8]* @p_str6580)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2895" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2701  %empty_965 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_124_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6581, [1 x i8]* @p_str6581, i32 64, i32 64, i16* %layer14_out_124_V_V, i16* %layer14_out_124_V_V)

]]></Node>
<StgValue><ssdm name="empty_965"/></StgValue>
</operation>

<operation id="2896" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5390" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2702  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_124_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6582, i32 0, i32 0, [1 x i8]* @p_str6583, [1 x i8]* @p_str6584, [1 x i8]* @p_str6585, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6586, [1 x i8]* @p_str6587)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2897" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2704  %empty_966 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_125_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6588, [1 x i8]* @p_str6588, i32 64, i32 64, i16* %layer14_out_125_V_V, i16* %layer14_out_125_V_V)

]]></Node>
<StgValue><ssdm name="empty_966"/></StgValue>
</operation>

<operation id="2898" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5393" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2705  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_125_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6589, i32 0, i32 0, [1 x i8]* @p_str6590, [1 x i8]* @p_str6591, [1 x i8]* @p_str6592, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6593, [1 x i8]* @p_str6594)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2899" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2707  %empty_967 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_126_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6595, [1 x i8]* @p_str6595, i32 64, i32 64, i16* %layer14_out_126_V_V, i16* %layer14_out_126_V_V)

]]></Node>
<StgValue><ssdm name="empty_967"/></StgValue>
</operation>

<operation id="2900" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5396" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2708  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_126_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6596, i32 0, i32 0, [1 x i8]* @p_str6597, [1 x i8]* @p_str6598, [1 x i8]* @p_str6599, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6600, [1 x i8]* @p_str6601)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2901" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2710  %empty_968 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer14_out_LF_127_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6602, [1 x i8]* @p_str6602, i32 64, i32 64, i16* %layer14_out_127_V_V, i16* %layer14_out_127_V_V)

]]></Node>
<StgValue><ssdm name="empty_968"/></StgValue>
</operation>

<operation id="2902" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5399" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2711  call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_127_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6603, i32 0, i32 0, [1 x i8]* @p_str6604, [1 x i8]* @p_str6605, [1 x i8]* @p_str6606, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6607, [1 x i8]* @p_str6608)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2903" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2713  %empty_969 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer15_out_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6609, [1 x i8]* @p_str6609, i32 16, i32 16, i16* %layer15_out_0_V_V, i16* %layer15_out_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_969"/></StgValue>
</operation>

<operation id="2904" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5402" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2714  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6610, i32 0, i32 0, [1 x i8]* @p_str6611, [1 x i8]* @p_str6612, [1 x i8]* @p_str6613, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6614, [1 x i8]* @p_str6615)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2905" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2716  %empty_970 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer15_out_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6616, [1 x i8]* @p_str6616, i32 16, i32 16, i16* %layer15_out_1_V_V, i16* %layer15_out_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_970"/></StgValue>
</operation>

<operation id="2906" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5405" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2717  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6617, i32 0, i32 0, [1 x i8]* @p_str6618, [1 x i8]* @p_str6619, [1 x i8]* @p_str6620, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6621, [1 x i8]* @p_str6622)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2907" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2719  %empty_971 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer15_out_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6623, [1 x i8]* @p_str6623, i32 16, i32 16, i16* %layer15_out_2_V_V, i16* %layer15_out_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_971"/></StgValue>
</operation>

<operation id="2908" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5408" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2720  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6624, i32 0, i32 0, [1 x i8]* @p_str6625, [1 x i8]* @p_str6626, [1 x i8]* @p_str6627, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6628, [1 x i8]* @p_str6629)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2909" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2722  %empty_972 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer15_out_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6630, [1 x i8]* @p_str6630, i32 16, i32 16, i16* %layer15_out_3_V_V, i16* %layer15_out_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_972"/></StgValue>
</operation>

<operation id="2910" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5411" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2723  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6631, i32 0, i32 0, [1 x i8]* @p_str6632, [1 x i8]* @p_str6633, [1 x i8]* @p_str6634, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6635, [1 x i8]* @p_str6636)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2911" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2725  %empty_973 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer15_out_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6637, [1 x i8]* @p_str6637, i32 16, i32 16, i16* %layer15_out_4_V_V, i16* %layer15_out_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_973"/></StgValue>
</operation>

<operation id="2912" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5414" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2726  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6638, i32 0, i32 0, [1 x i8]* @p_str6639, [1 x i8]* @p_str6640, [1 x i8]* @p_str6641, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6642, [1 x i8]* @p_str6643)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2913" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2728  %empty_974 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer15_out_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6644, [1 x i8]* @p_str6644, i32 16, i32 16, i16* %layer15_out_5_V_V, i16* %layer15_out_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_974"/></StgValue>
</operation>

<operation id="2914" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5417" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2729  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6645, i32 0, i32 0, [1 x i8]* @p_str6646, [1 x i8]* @p_str6647, [1 x i8]* @p_str6648, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6649, [1 x i8]* @p_str6650)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2915" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2731  %empty_975 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer15_out_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6651, [1 x i8]* @p_str6651, i32 16, i32 16, i16* %layer15_out_6_V_V, i16* %layer15_out_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_975"/></StgValue>
</operation>

<operation id="2916" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5420" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2732  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6652, i32 0, i32 0, [1 x i8]* @p_str6653, [1 x i8]* @p_str6654, [1 x i8]* @p_str6655, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6656, [1 x i8]* @p_str6657)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2917" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2734  %empty_976 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer15_out_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6658, [1 x i8]* @p_str6658, i32 16, i32 16, i16* %layer15_out_7_V_V, i16* %layer15_out_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_976"/></StgValue>
</operation>

<operation id="2918" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5423" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2735  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6659, i32 0, i32 0, [1 x i8]* @p_str6660, [1 x i8]* @p_str6661, [1 x i8]* @p_str6662, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6663, [1 x i8]* @p_str6664)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2919" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2737  %empty_977 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer15_out_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6665, [1 x i8]* @p_str6665, i32 16, i32 16, i16* %layer15_out_8_V_V, i16* %layer15_out_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_977"/></StgValue>
</operation>

<operation id="2920" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5426" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2738  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6666, i32 0, i32 0, [1 x i8]* @p_str6667, [1 x i8]* @p_str6668, [1 x i8]* @p_str6669, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6670, [1 x i8]* @p_str6671)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2921" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2740  %empty_978 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer15_out_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6672, [1 x i8]* @p_str6672, i32 16, i32 16, i16* %layer15_out_9_V_V, i16* %layer15_out_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_978"/></StgValue>
</operation>

<operation id="2922" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5429" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2741  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6673, i32 0, i32 0, [1 x i8]* @p_str6674, [1 x i8]* @p_str6675, [1 x i8]* @p_str6676, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6677, [1 x i8]* @p_str6678)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2923" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2743  %empty_979 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6679, [1 x i8]* @p_str6679, i32 16, i32 16, i16* %layer15_out_10_V_V, i16* %layer15_out_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_979"/></StgValue>
</operation>

<operation id="2924" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2744  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6680, i32 0, i32 0, [1 x i8]* @p_str6681, [1 x i8]* @p_str6682, [1 x i8]* @p_str6683, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6684, [1 x i8]* @p_str6685)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2925" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2746  %empty_980 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6686, [1 x i8]* @p_str6686, i32 16, i32 16, i16* %layer15_out_11_V_V, i16* %layer15_out_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_980"/></StgValue>
</operation>

<operation id="2926" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2747  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6687, i32 0, i32 0, [1 x i8]* @p_str6688, [1 x i8]* @p_str6689, [1 x i8]* @p_str6690, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6691, [1 x i8]* @p_str6692)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2927" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2749  %empty_981 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6693, [1 x i8]* @p_str6693, i32 16, i32 16, i16* %layer15_out_12_V_V, i16* %layer15_out_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_981"/></StgValue>
</operation>

<operation id="2928" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5438" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2750  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6694, i32 0, i32 0, [1 x i8]* @p_str6695, [1 x i8]* @p_str6696, [1 x i8]* @p_str6697, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6698, [1 x i8]* @p_str6699)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2929" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2752  %empty_982 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6700, [1 x i8]* @p_str6700, i32 16, i32 16, i16* %layer15_out_13_V_V, i16* %layer15_out_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_982"/></StgValue>
</operation>

<operation id="2930" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2753  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6701, i32 0, i32 0, [1 x i8]* @p_str6702, [1 x i8]* @p_str6703, [1 x i8]* @p_str6704, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6705, [1 x i8]* @p_str6706)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2931" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2755  %empty_983 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6707, [1 x i8]* @p_str6707, i32 16, i32 16, i16* %layer15_out_14_V_V, i16* %layer15_out_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_983"/></StgValue>
</operation>

<operation id="2932" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5444" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2756  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6708, i32 0, i32 0, [1 x i8]* @p_str6709, [1 x i8]* @p_str6710, [1 x i8]* @p_str6711, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6712, [1 x i8]* @p_str6713)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2933" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2758  %empty_984 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6714, [1 x i8]* @p_str6714, i32 16, i32 16, i16* %layer15_out_15_V_V, i16* %layer15_out_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_984"/></StgValue>
</operation>

<operation id="2934" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5447" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2759  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6715, i32 0, i32 0, [1 x i8]* @p_str6716, [1 x i8]* @p_str6717, [1 x i8]* @p_str6718, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6719, [1 x i8]* @p_str6720)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2935" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2761  %empty_985 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6721, [1 x i8]* @p_str6721, i32 16, i32 16, i16* %layer15_out_16_V_V, i16* %layer15_out_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_985"/></StgValue>
</operation>

<operation id="2936" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2762  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6722, i32 0, i32 0, [1 x i8]* @p_str6723, [1 x i8]* @p_str6724, [1 x i8]* @p_str6725, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6726, [1 x i8]* @p_str6727)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2937" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2764  %empty_986 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6728, [1 x i8]* @p_str6728, i32 16, i32 16, i16* %layer15_out_17_V_V, i16* %layer15_out_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_986"/></StgValue>
</operation>

<operation id="2938" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5453" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2765  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6729, i32 0, i32 0, [1 x i8]* @p_str6730, [1 x i8]* @p_str6731, [1 x i8]* @p_str6732, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6733, [1 x i8]* @p_str6734)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2939" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2767  %empty_987 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6735, [1 x i8]* @p_str6735, i32 16, i32 16, i16* %layer15_out_18_V_V, i16* %layer15_out_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_987"/></StgValue>
</operation>

<operation id="2940" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5456" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2768  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6736, i32 0, i32 0, [1 x i8]* @p_str6737, [1 x i8]* @p_str6738, [1 x i8]* @p_str6739, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6740, [1 x i8]* @p_str6741)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2941" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2770  %empty_988 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6742, [1 x i8]* @p_str6742, i32 16, i32 16, i16* %layer15_out_19_V_V, i16* %layer15_out_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_988"/></StgValue>
</operation>

<operation id="2942" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5459" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2771  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6743, i32 0, i32 0, [1 x i8]* @p_str6744, [1 x i8]* @p_str6745, [1 x i8]* @p_str6746, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6747, [1 x i8]* @p_str6748)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2943" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2773  %empty_989 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6749, [1 x i8]* @p_str6749, i32 16, i32 16, i16* %layer15_out_20_V_V, i16* %layer15_out_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_989"/></StgValue>
</operation>

<operation id="2944" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5462" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2774  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6750, i32 0, i32 0, [1 x i8]* @p_str6751, [1 x i8]* @p_str6752, [1 x i8]* @p_str6753, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6754, [1 x i8]* @p_str6755)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2945" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2776  %empty_990 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6756, [1 x i8]* @p_str6756, i32 16, i32 16, i16* %layer15_out_21_V_V, i16* %layer15_out_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_990"/></StgValue>
</operation>

<operation id="2946" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5465" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2777  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6757, i32 0, i32 0, [1 x i8]* @p_str6758, [1 x i8]* @p_str6759, [1 x i8]* @p_str6760, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6761, [1 x i8]* @p_str6762)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2947" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2779  %empty_991 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6763, [1 x i8]* @p_str6763, i32 16, i32 16, i16* %layer15_out_22_V_V, i16* %layer15_out_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_991"/></StgValue>
</operation>

<operation id="2948" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5468" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2780  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6764, i32 0, i32 0, [1 x i8]* @p_str6765, [1 x i8]* @p_str6766, [1 x i8]* @p_str6767, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6768, [1 x i8]* @p_str6769)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2949" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2782  %empty_992 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6770, [1 x i8]* @p_str6770, i32 16, i32 16, i16* %layer15_out_23_V_V, i16* %layer15_out_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_992"/></StgValue>
</operation>

<operation id="2950" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5471" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2783  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6771, i32 0, i32 0, [1 x i8]* @p_str6772, [1 x i8]* @p_str6773, [1 x i8]* @p_str6774, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6775, [1 x i8]* @p_str6776)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2951" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2785  %empty_993 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6777, [1 x i8]* @p_str6777, i32 16, i32 16, i16* %layer15_out_24_V_V, i16* %layer15_out_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_993"/></StgValue>
</operation>

<operation id="2952" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5474" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2786  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6778, i32 0, i32 0, [1 x i8]* @p_str6779, [1 x i8]* @p_str6780, [1 x i8]* @p_str6781, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6782, [1 x i8]* @p_str6783)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2953" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2788  %empty_994 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6784, [1 x i8]* @p_str6784, i32 16, i32 16, i16* %layer15_out_25_V_V, i16* %layer15_out_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_994"/></StgValue>
</operation>

<operation id="2954" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5477" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2789  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6785, i32 0, i32 0, [1 x i8]* @p_str6786, [1 x i8]* @p_str6787, [1 x i8]* @p_str6788, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6789, [1 x i8]* @p_str6790)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2955" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2791  %empty_995 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6791, [1 x i8]* @p_str6791, i32 16, i32 16, i16* %layer15_out_26_V_V, i16* %layer15_out_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_995"/></StgValue>
</operation>

<operation id="2956" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5480" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2792  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6792, i32 0, i32 0, [1 x i8]* @p_str6793, [1 x i8]* @p_str6794, [1 x i8]* @p_str6795, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6796, [1 x i8]* @p_str6797)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2957" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2794  %empty_996 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6798, [1 x i8]* @p_str6798, i32 16, i32 16, i16* %layer15_out_27_V_V, i16* %layer15_out_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_996"/></StgValue>
</operation>

<operation id="2958" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5483" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2795  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6799, i32 0, i32 0, [1 x i8]* @p_str6800, [1 x i8]* @p_str6801, [1 x i8]* @p_str6802, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6803, [1 x i8]* @p_str6804)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2959" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2797  %empty_997 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6805, [1 x i8]* @p_str6805, i32 16, i32 16, i16* %layer15_out_28_V_V, i16* %layer15_out_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_997"/></StgValue>
</operation>

<operation id="2960" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5486" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2798  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6806, i32 0, i32 0, [1 x i8]* @p_str6807, [1 x i8]* @p_str6808, [1 x i8]* @p_str6809, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6810, [1 x i8]* @p_str6811)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2961" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2800  %empty_998 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6812, [1 x i8]* @p_str6812, i32 16, i32 16, i16* %layer15_out_29_V_V, i16* %layer15_out_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_998"/></StgValue>
</operation>

<operation id="2962" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5489" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2801  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6813, i32 0, i32 0, [1 x i8]* @p_str6814, [1 x i8]* @p_str6815, [1 x i8]* @p_str6816, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6817, [1 x i8]* @p_str6818)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2963" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2803  %empty_999 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6819, [1 x i8]* @p_str6819, i32 16, i32 16, i16* %layer15_out_30_V_V, i16* %layer15_out_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_999"/></StgValue>
</operation>

<operation id="2964" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5492" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2804  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6820, i32 0, i32 0, [1 x i8]* @p_str6821, [1 x i8]* @p_str6822, [1 x i8]* @p_str6823, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6824, [1 x i8]* @p_str6825)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2965" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2806  %empty_1000 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6826, [1 x i8]* @p_str6826, i32 16, i32 16, i16* %layer15_out_31_V_V, i16* %layer15_out_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_1000"/></StgValue>
</operation>

<operation id="2966" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5495" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2807  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6827, i32 0, i32 0, [1 x i8]* @p_str6828, [1 x i8]* @p_str6829, [1 x i8]* @p_str6830, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6831, [1 x i8]* @p_str6832)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2967" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2809  %empty_1001 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6833, [1 x i8]* @p_str6833, i32 16, i32 16, i16* %layer15_out_32_V_V, i16* %layer15_out_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_1001"/></StgValue>
</operation>

<operation id="2968" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5498" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2810  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6834, i32 0, i32 0, [1 x i8]* @p_str6835, [1 x i8]* @p_str6836, [1 x i8]* @p_str6837, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6838, [1 x i8]* @p_str6839)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2969" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2812  %empty_1002 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6840, [1 x i8]* @p_str6840, i32 16, i32 16, i16* %layer15_out_33_V_V, i16* %layer15_out_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_1002"/></StgValue>
</operation>

<operation id="2970" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5501" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2813  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6841, i32 0, i32 0, [1 x i8]* @p_str6842, [1 x i8]* @p_str6843, [1 x i8]* @p_str6844, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6845, [1 x i8]* @p_str6846)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2971" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2815  %empty_1003 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6847, [1 x i8]* @p_str6847, i32 16, i32 16, i16* %layer15_out_34_V_V, i16* %layer15_out_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_1003"/></StgValue>
</operation>

<operation id="2972" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5504" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2816  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6848, i32 0, i32 0, [1 x i8]* @p_str6849, [1 x i8]* @p_str6850, [1 x i8]* @p_str6851, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6852, [1 x i8]* @p_str6853)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2973" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5506" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2818  %empty_1004 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6854, [1 x i8]* @p_str6854, i32 16, i32 16, i16* %layer15_out_35_V_V, i16* %layer15_out_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_1004"/></StgValue>
</operation>

<operation id="2974" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5507" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2819  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6855, i32 0, i32 0, [1 x i8]* @p_str6856, [1 x i8]* @p_str6857, [1 x i8]* @p_str6858, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6859, [1 x i8]* @p_str6860)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2975" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5509" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2821  %empty_1005 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6861, [1 x i8]* @p_str6861, i32 16, i32 16, i16* %layer15_out_36_V_V, i16* %layer15_out_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_1005"/></StgValue>
</operation>

<operation id="2976" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5510" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2822  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6862, i32 0, i32 0, [1 x i8]* @p_str6863, [1 x i8]* @p_str6864, [1 x i8]* @p_str6865, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6866, [1 x i8]* @p_str6867)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2977" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5512" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2824  %empty_1006 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6868, [1 x i8]* @p_str6868, i32 16, i32 16, i16* %layer15_out_37_V_V, i16* %layer15_out_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_1006"/></StgValue>
</operation>

<operation id="2978" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5513" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2825  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6869, i32 0, i32 0, [1 x i8]* @p_str6870, [1 x i8]* @p_str6871, [1 x i8]* @p_str6872, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6873, [1 x i8]* @p_str6874)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2979" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2827  %empty_1007 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6875, [1 x i8]* @p_str6875, i32 16, i32 16, i16* %layer15_out_38_V_V, i16* %layer15_out_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_1007"/></StgValue>
</operation>

<operation id="2980" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5516" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2828  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6876, i32 0, i32 0, [1 x i8]* @p_str6877, [1 x i8]* @p_str6878, [1 x i8]* @p_str6879, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6880, [1 x i8]* @p_str6881)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2981" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5518" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2830  %empty_1008 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6882, [1 x i8]* @p_str6882, i32 16, i32 16, i16* %layer15_out_39_V_V, i16* %layer15_out_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_1008"/></StgValue>
</operation>

<operation id="2982" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5519" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2831  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6883, i32 0, i32 0, [1 x i8]* @p_str6884, [1 x i8]* @p_str6885, [1 x i8]* @p_str6886, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6887, [1 x i8]* @p_str6888)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2983" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2833  %empty_1009 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6889, [1 x i8]* @p_str6889, i32 16, i32 16, i16* %layer15_out_40_V_V, i16* %layer15_out_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_1009"/></StgValue>
</operation>

<operation id="2984" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5522" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2834  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6890, i32 0, i32 0, [1 x i8]* @p_str6891, [1 x i8]* @p_str6892, [1 x i8]* @p_str6893, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6894, [1 x i8]* @p_str6895)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2985" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2836  %empty_1010 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6896, [1 x i8]* @p_str6896, i32 16, i32 16, i16* %layer15_out_41_V_V, i16* %layer15_out_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_1010"/></StgValue>
</operation>

<operation id="2986" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5525" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2837  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6897, i32 0, i32 0, [1 x i8]* @p_str6898, [1 x i8]* @p_str6899, [1 x i8]* @p_str6900, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6901, [1 x i8]* @p_str6902)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2987" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2839  %empty_1011 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6903, [1 x i8]* @p_str6903, i32 16, i32 16, i16* %layer15_out_42_V_V, i16* %layer15_out_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_1011"/></StgValue>
</operation>

<operation id="2988" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5528" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2840  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6904, i32 0, i32 0, [1 x i8]* @p_str6905, [1 x i8]* @p_str6906, [1 x i8]* @p_str6907, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6908, [1 x i8]* @p_str6909)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2989" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2842  %empty_1012 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6910, [1 x i8]* @p_str6910, i32 16, i32 16, i16* %layer15_out_43_V_V, i16* %layer15_out_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_1012"/></StgValue>
</operation>

<operation id="2990" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5531" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2843  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6911, i32 0, i32 0, [1 x i8]* @p_str6912, [1 x i8]* @p_str6913, [1 x i8]* @p_str6914, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6915, [1 x i8]* @p_str6916)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2991" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2845  %empty_1013 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6917, [1 x i8]* @p_str6917, i32 16, i32 16, i16* %layer15_out_44_V_V, i16* %layer15_out_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_1013"/></StgValue>
</operation>

<operation id="2992" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5534" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2846  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6918, i32 0, i32 0, [1 x i8]* @p_str6919, [1 x i8]* @p_str6920, [1 x i8]* @p_str6921, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6922, [1 x i8]* @p_str6923)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2993" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5536" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2848  %empty_1014 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6924, [1 x i8]* @p_str6924, i32 16, i32 16, i16* %layer15_out_45_V_V, i16* %layer15_out_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_1014"/></StgValue>
</operation>

<operation id="2994" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5537" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2849  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6925, i32 0, i32 0, [1 x i8]* @p_str6926, [1 x i8]* @p_str6927, [1 x i8]* @p_str6928, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6929, [1 x i8]* @p_str6930)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2995" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2851  %empty_1015 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6931, [1 x i8]* @p_str6931, i32 16, i32 16, i16* %layer15_out_46_V_V, i16* %layer15_out_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_1015"/></StgValue>
</operation>

<operation id="2996" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5540" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2852  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6932, i32 0, i32 0, [1 x i8]* @p_str6933, [1 x i8]* @p_str6934, [1 x i8]* @p_str6935, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6936, [1 x i8]* @p_str6937)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2997" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2854  %empty_1016 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6938, [1 x i8]* @p_str6938, i32 16, i32 16, i16* %layer15_out_47_V_V, i16* %layer15_out_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_1016"/></StgValue>
</operation>

<operation id="2998" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5543" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2855  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6939, i32 0, i32 0, [1 x i8]* @p_str6940, [1 x i8]* @p_str6941, [1 x i8]* @p_str6942, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6943, [1 x i8]* @p_str6944)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2999" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2857  %empty_1017 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6945, [1 x i8]* @p_str6945, i32 16, i32 16, i16* %layer15_out_48_V_V, i16* %layer15_out_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_1017"/></StgValue>
</operation>

<operation id="3000" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5546" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2858  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6946, i32 0, i32 0, [1 x i8]* @p_str6947, [1 x i8]* @p_str6948, [1 x i8]* @p_str6949, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6950, [1 x i8]* @p_str6951)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3001" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5548" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2860  %empty_1018 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6952, [1 x i8]* @p_str6952, i32 16, i32 16, i16* %layer15_out_49_V_V, i16* %layer15_out_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_1018"/></StgValue>
</operation>

<operation id="3002" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5549" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2861  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6953, i32 0, i32 0, [1 x i8]* @p_str6954, [1 x i8]* @p_str6955, [1 x i8]* @p_str6956, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6957, [1 x i8]* @p_str6958)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3003" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2863  %empty_1019 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6959, [1 x i8]* @p_str6959, i32 16, i32 16, i16* %layer15_out_50_V_V, i16* %layer15_out_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_1019"/></StgValue>
</operation>

<operation id="3004" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5552" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2864  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6960, i32 0, i32 0, [1 x i8]* @p_str6961, [1 x i8]* @p_str6962, [1 x i8]* @p_str6963, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6964, [1 x i8]* @p_str6965)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3005" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5554" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2866  %empty_1020 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6966, [1 x i8]* @p_str6966, i32 16, i32 16, i16* %layer15_out_51_V_V, i16* %layer15_out_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_1020"/></StgValue>
</operation>

<operation id="3006" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5555" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2867  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6967, i32 0, i32 0, [1 x i8]* @p_str6968, [1 x i8]* @p_str6969, [1 x i8]* @p_str6970, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6971, [1 x i8]* @p_str6972)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3007" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2869  %empty_1021 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6973, [1 x i8]* @p_str6973, i32 16, i32 16, i16* %layer15_out_52_V_V, i16* %layer15_out_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_1021"/></StgValue>
</operation>

<operation id="3008" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5558" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2870  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6974, i32 0, i32 0, [1 x i8]* @p_str6975, [1 x i8]* @p_str6976, [1 x i8]* @p_str6977, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6978, [1 x i8]* @p_str6979)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3009" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2872  %empty_1022 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6980, [1 x i8]* @p_str6980, i32 16, i32 16, i16* %layer15_out_53_V_V, i16* %layer15_out_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_1022"/></StgValue>
</operation>

<operation id="3010" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5561" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2873  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6981, i32 0, i32 0, [1 x i8]* @p_str6982, [1 x i8]* @p_str6983, [1 x i8]* @p_str6984, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6985, [1 x i8]* @p_str6986)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3011" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2875  %empty_1023 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6987, [1 x i8]* @p_str6987, i32 16, i32 16, i16* %layer15_out_54_V_V, i16* %layer15_out_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_1023"/></StgValue>
</operation>

<operation id="3012" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5564" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2876  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6988, i32 0, i32 0, [1 x i8]* @p_str6989, [1 x i8]* @p_str6990, [1 x i8]* @p_str6991, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6992, [1 x i8]* @p_str6993)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3013" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2878  %empty_1024 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str6994, [1 x i8]* @p_str6994, i32 16, i32 16, i16* %layer15_out_55_V_V, i16* %layer15_out_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_1024"/></StgValue>
</operation>

<operation id="3014" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5567" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2879  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6995, i32 0, i32 0, [1 x i8]* @p_str6996, [1 x i8]* @p_str6997, [1 x i8]* @p_str6998, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str6999, [1 x i8]* @p_str7000)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3015" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2881  %empty_1025 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7001, [1 x i8]* @p_str7001, i32 16, i32 16, i16* %layer15_out_56_V_V, i16* %layer15_out_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_1025"/></StgValue>
</operation>

<operation id="3016" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5570" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2882  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7002, i32 0, i32 0, [1 x i8]* @p_str7003, [1 x i8]* @p_str7004, [1 x i8]* @p_str7005, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7006, [1 x i8]* @p_str7007)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3017" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2884  %empty_1026 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7008, [1 x i8]* @p_str7008, i32 16, i32 16, i16* %layer15_out_57_V_V, i16* %layer15_out_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_1026"/></StgValue>
</operation>

<operation id="3018" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5573" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2885  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7009, i32 0, i32 0, [1 x i8]* @p_str7010, [1 x i8]* @p_str7011, [1 x i8]* @p_str7012, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7013, [1 x i8]* @p_str7014)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3019" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2887  %empty_1027 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7015, [1 x i8]* @p_str7015, i32 16, i32 16, i16* %layer15_out_58_V_V, i16* %layer15_out_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_1027"/></StgValue>
</operation>

<operation id="3020" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5576" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2888  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7016, i32 0, i32 0, [1 x i8]* @p_str7017, [1 x i8]* @p_str7018, [1 x i8]* @p_str7019, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7020, [1 x i8]* @p_str7021)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3021" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2890  %empty_1028 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7022, [1 x i8]* @p_str7022, i32 16, i32 16, i16* %layer15_out_59_V_V, i16* %layer15_out_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_1028"/></StgValue>
</operation>

<operation id="3022" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5579" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2891  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7023, i32 0, i32 0, [1 x i8]* @p_str7024, [1 x i8]* @p_str7025, [1 x i8]* @p_str7026, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7027, [1 x i8]* @p_str7028)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3023" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2893  %empty_1029 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7029, [1 x i8]* @p_str7029, i32 16, i32 16, i16* %layer15_out_60_V_V, i16* %layer15_out_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_1029"/></StgValue>
</operation>

<operation id="3024" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5582" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2894  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7030, i32 0, i32 0, [1 x i8]* @p_str7031, [1 x i8]* @p_str7032, [1 x i8]* @p_str7033, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7034, [1 x i8]* @p_str7035)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3025" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2896  %empty_1030 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7036, [1 x i8]* @p_str7036, i32 16, i32 16, i16* %layer15_out_61_V_V, i16* %layer15_out_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_1030"/></StgValue>
</operation>

<operation id="3026" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5585" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2897  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7037, i32 0, i32 0, [1 x i8]* @p_str7038, [1 x i8]* @p_str7039, [1 x i8]* @p_str7040, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7041, [1 x i8]* @p_str7042)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3027" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2899  %empty_1031 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7043, [1 x i8]* @p_str7043, i32 16, i32 16, i16* %layer15_out_62_V_V, i16* %layer15_out_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_1031"/></StgValue>
</operation>

<operation id="3028" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5588" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2900  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7044, i32 0, i32 0, [1 x i8]* @p_str7045, [1 x i8]* @p_str7046, [1 x i8]* @p_str7047, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7048, [1 x i8]* @p_str7049)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3029" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5590" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2902  %empty_1032 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7050, [1 x i8]* @p_str7050, i32 16, i32 16, i16* %layer15_out_63_V_V, i16* %layer15_out_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_1032"/></StgValue>
</operation>

<operation id="3030" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2903  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7051, i32 0, i32 0, [1 x i8]* @p_str7052, [1 x i8]* @p_str7053, [1 x i8]* @p_str7054, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7055, [1 x i8]* @p_str7056)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3031" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2905  %empty_1033 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_64_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7057, [1 x i8]* @p_str7057, i32 16, i32 16, i16* %layer15_out_64_V_V, i16* %layer15_out_64_V_V)

]]></Node>
<StgValue><ssdm name="empty_1033"/></StgValue>
</operation>

<operation id="3032" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5594" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2906  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_64_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7058, i32 0, i32 0, [1 x i8]* @p_str7059, [1 x i8]* @p_str7060, [1 x i8]* @p_str7061, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7062, [1 x i8]* @p_str7063)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3033" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2908  %empty_1034 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_65_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7064, [1 x i8]* @p_str7064, i32 16, i32 16, i16* %layer15_out_65_V_V, i16* %layer15_out_65_V_V)

]]></Node>
<StgValue><ssdm name="empty_1034"/></StgValue>
</operation>

<operation id="3034" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5597" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2909  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_65_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7065, i32 0, i32 0, [1 x i8]* @p_str7066, [1 x i8]* @p_str7067, [1 x i8]* @p_str7068, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7069, [1 x i8]* @p_str7070)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3035" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2911  %empty_1035 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_66_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7071, [1 x i8]* @p_str7071, i32 16, i32 16, i16* %layer15_out_66_V_V, i16* %layer15_out_66_V_V)

]]></Node>
<StgValue><ssdm name="empty_1035"/></StgValue>
</operation>

<operation id="3036" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5600" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2912  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_66_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7072, i32 0, i32 0, [1 x i8]* @p_str7073, [1 x i8]* @p_str7074, [1 x i8]* @p_str7075, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7076, [1 x i8]* @p_str7077)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3037" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2914  %empty_1036 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_67_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7078, [1 x i8]* @p_str7078, i32 16, i32 16, i16* %layer15_out_67_V_V, i16* %layer15_out_67_V_V)

]]></Node>
<StgValue><ssdm name="empty_1036"/></StgValue>
</operation>

<operation id="3038" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5603" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2915  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_67_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7079, i32 0, i32 0, [1 x i8]* @p_str7080, [1 x i8]* @p_str7081, [1 x i8]* @p_str7082, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7083, [1 x i8]* @p_str7084)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3039" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2917  %empty_1037 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_68_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7085, [1 x i8]* @p_str7085, i32 16, i32 16, i16* %layer15_out_68_V_V, i16* %layer15_out_68_V_V)

]]></Node>
<StgValue><ssdm name="empty_1037"/></StgValue>
</operation>

<operation id="3040" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5606" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2918  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_68_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7086, i32 0, i32 0, [1 x i8]* @p_str7087, [1 x i8]* @p_str7088, [1 x i8]* @p_str7089, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7090, [1 x i8]* @p_str7091)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3041" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2920  %empty_1038 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_69_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7092, [1 x i8]* @p_str7092, i32 16, i32 16, i16* %layer15_out_69_V_V, i16* %layer15_out_69_V_V)

]]></Node>
<StgValue><ssdm name="empty_1038"/></StgValue>
</operation>

<operation id="3042" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5609" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2921  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_69_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7093, i32 0, i32 0, [1 x i8]* @p_str7094, [1 x i8]* @p_str7095, [1 x i8]* @p_str7096, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7097, [1 x i8]* @p_str7098)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3043" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2923  %empty_1039 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_70_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7099, [1 x i8]* @p_str7099, i32 16, i32 16, i16* %layer15_out_70_V_V, i16* %layer15_out_70_V_V)

]]></Node>
<StgValue><ssdm name="empty_1039"/></StgValue>
</operation>

<operation id="3044" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5612" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2924  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_70_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7100, i32 0, i32 0, [1 x i8]* @p_str7101, [1 x i8]* @p_str7102, [1 x i8]* @p_str7103, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7104, [1 x i8]* @p_str7105)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3045" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2926  %empty_1040 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_71_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7106, [1 x i8]* @p_str7106, i32 16, i32 16, i16* %layer15_out_71_V_V, i16* %layer15_out_71_V_V)

]]></Node>
<StgValue><ssdm name="empty_1040"/></StgValue>
</operation>

<operation id="3046" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5615" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2927  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_71_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7107, i32 0, i32 0, [1 x i8]* @p_str7108, [1 x i8]* @p_str7109, [1 x i8]* @p_str7110, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7111, [1 x i8]* @p_str7112)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3047" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2929  %empty_1041 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_72_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7113, [1 x i8]* @p_str7113, i32 16, i32 16, i16* %layer15_out_72_V_V, i16* %layer15_out_72_V_V)

]]></Node>
<StgValue><ssdm name="empty_1041"/></StgValue>
</operation>

<operation id="3048" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5618" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2930  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_72_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7114, i32 0, i32 0, [1 x i8]* @p_str7115, [1 x i8]* @p_str7116, [1 x i8]* @p_str7117, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7118, [1 x i8]* @p_str7119)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3049" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2932  %empty_1042 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_73_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7120, [1 x i8]* @p_str7120, i32 16, i32 16, i16* %layer15_out_73_V_V, i16* %layer15_out_73_V_V)

]]></Node>
<StgValue><ssdm name="empty_1042"/></StgValue>
</operation>

<operation id="3050" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5621" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2933  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_73_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7121, i32 0, i32 0, [1 x i8]* @p_str7122, [1 x i8]* @p_str7123, [1 x i8]* @p_str7124, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7125, [1 x i8]* @p_str7126)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3051" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2935  %empty_1043 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_74_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7127, [1 x i8]* @p_str7127, i32 16, i32 16, i16* %layer15_out_74_V_V, i16* %layer15_out_74_V_V)

]]></Node>
<StgValue><ssdm name="empty_1043"/></StgValue>
</operation>

<operation id="3052" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5624" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2936  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_74_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7128, i32 0, i32 0, [1 x i8]* @p_str7129, [1 x i8]* @p_str7130, [1 x i8]* @p_str7131, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7132, [1 x i8]* @p_str7133)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3053" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5626" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2938  %empty_1044 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_75_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7134, [1 x i8]* @p_str7134, i32 16, i32 16, i16* %layer15_out_75_V_V, i16* %layer15_out_75_V_V)

]]></Node>
<StgValue><ssdm name="empty_1044"/></StgValue>
</operation>

<operation id="3054" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5627" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2939  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_75_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7135, i32 0, i32 0, [1 x i8]* @p_str7136, [1 x i8]* @p_str7137, [1 x i8]* @p_str7138, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7139, [1 x i8]* @p_str7140)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3055" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2941  %empty_1045 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_76_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7141, [1 x i8]* @p_str7141, i32 16, i32 16, i16* %layer15_out_76_V_V, i16* %layer15_out_76_V_V)

]]></Node>
<StgValue><ssdm name="empty_1045"/></StgValue>
</operation>

<operation id="3056" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5630" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2942  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_76_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7142, i32 0, i32 0, [1 x i8]* @p_str7143, [1 x i8]* @p_str7144, [1 x i8]* @p_str7145, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7146, [1 x i8]* @p_str7147)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3057" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2944  %empty_1046 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_77_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7148, [1 x i8]* @p_str7148, i32 16, i32 16, i16* %layer15_out_77_V_V, i16* %layer15_out_77_V_V)

]]></Node>
<StgValue><ssdm name="empty_1046"/></StgValue>
</operation>

<operation id="3058" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5633" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2945  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_77_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7149, i32 0, i32 0, [1 x i8]* @p_str7150, [1 x i8]* @p_str7151, [1 x i8]* @p_str7152, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7153, [1 x i8]* @p_str7154)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3059" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2947  %empty_1047 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_78_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7155, [1 x i8]* @p_str7155, i32 16, i32 16, i16* %layer15_out_78_V_V, i16* %layer15_out_78_V_V)

]]></Node>
<StgValue><ssdm name="empty_1047"/></StgValue>
</operation>

<operation id="3060" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5636" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2948  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_78_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7156, i32 0, i32 0, [1 x i8]* @p_str7157, [1 x i8]* @p_str7158, [1 x i8]* @p_str7159, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7160, [1 x i8]* @p_str7161)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3061" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2950  %empty_1048 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_79_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7162, [1 x i8]* @p_str7162, i32 16, i32 16, i16* %layer15_out_79_V_V, i16* %layer15_out_79_V_V)

]]></Node>
<StgValue><ssdm name="empty_1048"/></StgValue>
</operation>

<operation id="3062" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5639" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2951  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_79_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7163, i32 0, i32 0, [1 x i8]* @p_str7164, [1 x i8]* @p_str7165, [1 x i8]* @p_str7166, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7167, [1 x i8]* @p_str7168)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3063" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2953  %empty_1049 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_80_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7169, [1 x i8]* @p_str7169, i32 16, i32 16, i16* %layer15_out_80_V_V, i16* %layer15_out_80_V_V)

]]></Node>
<StgValue><ssdm name="empty_1049"/></StgValue>
</operation>

<operation id="3064" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5642" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2954  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_80_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7170, i32 0, i32 0, [1 x i8]* @p_str7171, [1 x i8]* @p_str7172, [1 x i8]* @p_str7173, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7174, [1 x i8]* @p_str7175)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3065" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2956  %empty_1050 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_81_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7176, [1 x i8]* @p_str7176, i32 16, i32 16, i16* %layer15_out_81_V_V, i16* %layer15_out_81_V_V)

]]></Node>
<StgValue><ssdm name="empty_1050"/></StgValue>
</operation>

<operation id="3066" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5645" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2957  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_81_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7177, i32 0, i32 0, [1 x i8]* @p_str7178, [1 x i8]* @p_str7179, [1 x i8]* @p_str7180, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7181, [1 x i8]* @p_str7182)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3067" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2959  %empty_1051 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_82_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7183, [1 x i8]* @p_str7183, i32 16, i32 16, i16* %layer15_out_82_V_V, i16* %layer15_out_82_V_V)

]]></Node>
<StgValue><ssdm name="empty_1051"/></StgValue>
</operation>

<operation id="3068" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5648" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2960  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_82_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7184, i32 0, i32 0, [1 x i8]* @p_str7185, [1 x i8]* @p_str7186, [1 x i8]* @p_str7187, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7188, [1 x i8]* @p_str7189)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3069" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2962  %empty_1052 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_83_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7190, [1 x i8]* @p_str7190, i32 16, i32 16, i16* %layer15_out_83_V_V, i16* %layer15_out_83_V_V)

]]></Node>
<StgValue><ssdm name="empty_1052"/></StgValue>
</operation>

<operation id="3070" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5651" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2963  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_83_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7191, i32 0, i32 0, [1 x i8]* @p_str7192, [1 x i8]* @p_str7193, [1 x i8]* @p_str7194, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7195, [1 x i8]* @p_str7196)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3071" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2965  %empty_1053 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_84_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7197, [1 x i8]* @p_str7197, i32 16, i32 16, i16* %layer15_out_84_V_V, i16* %layer15_out_84_V_V)

]]></Node>
<StgValue><ssdm name="empty_1053"/></StgValue>
</operation>

<operation id="3072" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5654" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2966  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_84_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7198, i32 0, i32 0, [1 x i8]* @p_str7199, [1 x i8]* @p_str7200, [1 x i8]* @p_str7201, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7202, [1 x i8]* @p_str7203)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3073" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2968  %empty_1054 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_85_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7204, [1 x i8]* @p_str7204, i32 16, i32 16, i16* %layer15_out_85_V_V, i16* %layer15_out_85_V_V)

]]></Node>
<StgValue><ssdm name="empty_1054"/></StgValue>
</operation>

<operation id="3074" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5657" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2969  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_85_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7205, i32 0, i32 0, [1 x i8]* @p_str7206, [1 x i8]* @p_str7207, [1 x i8]* @p_str7208, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7209, [1 x i8]* @p_str7210)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3075" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2971  %empty_1055 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_86_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7211, [1 x i8]* @p_str7211, i32 16, i32 16, i16* %layer15_out_86_V_V, i16* %layer15_out_86_V_V)

]]></Node>
<StgValue><ssdm name="empty_1055"/></StgValue>
</operation>

<operation id="3076" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5660" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2972  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_86_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7212, i32 0, i32 0, [1 x i8]* @p_str7213, [1 x i8]* @p_str7214, [1 x i8]* @p_str7215, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7216, [1 x i8]* @p_str7217)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3077" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2974  %empty_1056 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_87_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7218, [1 x i8]* @p_str7218, i32 16, i32 16, i16* %layer15_out_87_V_V, i16* %layer15_out_87_V_V)

]]></Node>
<StgValue><ssdm name="empty_1056"/></StgValue>
</operation>

<operation id="3078" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5663" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2975  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_87_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7219, i32 0, i32 0, [1 x i8]* @p_str7220, [1 x i8]* @p_str7221, [1 x i8]* @p_str7222, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7223, [1 x i8]* @p_str7224)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3079" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2977  %empty_1057 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_88_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7225, [1 x i8]* @p_str7225, i32 16, i32 16, i16* %layer15_out_88_V_V, i16* %layer15_out_88_V_V)

]]></Node>
<StgValue><ssdm name="empty_1057"/></StgValue>
</operation>

<operation id="3080" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5666" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2978  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_88_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7226, i32 0, i32 0, [1 x i8]* @p_str7227, [1 x i8]* @p_str7228, [1 x i8]* @p_str7229, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7230, [1 x i8]* @p_str7231)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3081" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2980  %empty_1058 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_89_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7232, [1 x i8]* @p_str7232, i32 16, i32 16, i16* %layer15_out_89_V_V, i16* %layer15_out_89_V_V)

]]></Node>
<StgValue><ssdm name="empty_1058"/></StgValue>
</operation>

<operation id="3082" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5669" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2981  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_89_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7233, i32 0, i32 0, [1 x i8]* @p_str7234, [1 x i8]* @p_str7235, [1 x i8]* @p_str7236, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7237, [1 x i8]* @p_str7238)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3083" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2983  %empty_1059 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_90_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7239, [1 x i8]* @p_str7239, i32 16, i32 16, i16* %layer15_out_90_V_V, i16* %layer15_out_90_V_V)

]]></Node>
<StgValue><ssdm name="empty_1059"/></StgValue>
</operation>

<operation id="3084" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5672" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2984  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_90_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7240, i32 0, i32 0, [1 x i8]* @p_str7241, [1 x i8]* @p_str7242, [1 x i8]* @p_str7243, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7244, [1 x i8]* @p_str7245)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3085" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2986  %empty_1060 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_91_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7246, [1 x i8]* @p_str7246, i32 16, i32 16, i16* %layer15_out_91_V_V, i16* %layer15_out_91_V_V)

]]></Node>
<StgValue><ssdm name="empty_1060"/></StgValue>
</operation>

<operation id="3086" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5675" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2987  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_91_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7247, i32 0, i32 0, [1 x i8]* @p_str7248, [1 x i8]* @p_str7249, [1 x i8]* @p_str7250, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7251, [1 x i8]* @p_str7252)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3087" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2989  %empty_1061 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_92_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7253, [1 x i8]* @p_str7253, i32 16, i32 16, i16* %layer15_out_92_V_V, i16* %layer15_out_92_V_V)

]]></Node>
<StgValue><ssdm name="empty_1061"/></StgValue>
</operation>

<operation id="3088" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5678" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2990  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_92_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7254, i32 0, i32 0, [1 x i8]* @p_str7255, [1 x i8]* @p_str7256, [1 x i8]* @p_str7257, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7258, [1 x i8]* @p_str7259)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3089" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2992  %empty_1062 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_93_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7260, [1 x i8]* @p_str7260, i32 16, i32 16, i16* %layer15_out_93_V_V, i16* %layer15_out_93_V_V)

]]></Node>
<StgValue><ssdm name="empty_1062"/></StgValue>
</operation>

<operation id="3090" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2993  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_93_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7261, i32 0, i32 0, [1 x i8]* @p_str7262, [1 x i8]* @p_str7263, [1 x i8]* @p_str7264, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7265, [1 x i8]* @p_str7266)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3091" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2995  %empty_1063 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_94_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7267, [1 x i8]* @p_str7267, i32 16, i32 16, i16* %layer15_out_94_V_V, i16* %layer15_out_94_V_V)

]]></Node>
<StgValue><ssdm name="empty_1063"/></StgValue>
</operation>

<operation id="3092" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5684" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2996  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_94_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7268, i32 0, i32 0, [1 x i8]* @p_str7269, [1 x i8]* @p_str7270, [1 x i8]* @p_str7271, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7272, [1 x i8]* @p_str7273)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3093" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5686" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:2998  %empty_1064 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_95_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7274, [1 x i8]* @p_str7274, i32 16, i32 16, i16* %layer15_out_95_V_V, i16* %layer15_out_95_V_V)

]]></Node>
<StgValue><ssdm name="empty_1064"/></StgValue>
</operation>

<operation id="3094" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5687" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:2999  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_95_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7275, i32 0, i32 0, [1 x i8]* @p_str7276, [1 x i8]* @p_str7277, [1 x i8]* @p_str7278, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7279, [1 x i8]* @p_str7280)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3095" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3001  %empty_1065 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_96_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7281, [1 x i8]* @p_str7281, i32 16, i32 16, i16* %layer15_out_96_V_V, i16* %layer15_out_96_V_V)

]]></Node>
<StgValue><ssdm name="empty_1065"/></StgValue>
</operation>

<operation id="3096" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5690" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3002  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_96_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7282, i32 0, i32 0, [1 x i8]* @p_str7283, [1 x i8]* @p_str7284, [1 x i8]* @p_str7285, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7286, [1 x i8]* @p_str7287)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3097" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3004  %empty_1066 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_97_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7288, [1 x i8]* @p_str7288, i32 16, i32 16, i16* %layer15_out_97_V_V, i16* %layer15_out_97_V_V)

]]></Node>
<StgValue><ssdm name="empty_1066"/></StgValue>
</operation>

<operation id="3098" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5693" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3005  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_97_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7289, i32 0, i32 0, [1 x i8]* @p_str7290, [1 x i8]* @p_str7291, [1 x i8]* @p_str7292, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7293, [1 x i8]* @p_str7294)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3099" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3007  %empty_1067 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_98_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7295, [1 x i8]* @p_str7295, i32 16, i32 16, i16* %layer15_out_98_V_V, i16* %layer15_out_98_V_V)

]]></Node>
<StgValue><ssdm name="empty_1067"/></StgValue>
</operation>

<operation id="3100" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5696" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3008  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_98_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7296, i32 0, i32 0, [1 x i8]* @p_str7297, [1 x i8]* @p_str7298, [1 x i8]* @p_str7299, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7300, [1 x i8]* @p_str7301)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3101" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5698" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3010  %empty_1068 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @layer15_out_LF_99_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7302, [1 x i8]* @p_str7302, i32 16, i32 16, i16* %layer15_out_99_V_V, i16* %layer15_out_99_V_V)

]]></Node>
<StgValue><ssdm name="empty_1068"/></StgValue>
</operation>

<operation id="3102" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5699" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3011  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_99_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7303, i32 0, i32 0, [1 x i8]* @p_str7304, [1 x i8]* @p_str7305, [1 x i8]* @p_str7306, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7307, [1 x i8]* @p_str7308)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3103" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3013  %empty_1069 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_100_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7309, [1 x i8]* @p_str7309, i32 16, i32 16, i16* %layer15_out_100_V_V, i16* %layer15_out_100_V_V)

]]></Node>
<StgValue><ssdm name="empty_1069"/></StgValue>
</operation>

<operation id="3104" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5702" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3014  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_100_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7310, i32 0, i32 0, [1 x i8]* @p_str7311, [1 x i8]* @p_str7312, [1 x i8]* @p_str7313, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7314, [1 x i8]* @p_str7315)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3105" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5704" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3016  %empty_1070 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_101_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7316, [1 x i8]* @p_str7316, i32 16, i32 16, i16* %layer15_out_101_V_V, i16* %layer15_out_101_V_V)

]]></Node>
<StgValue><ssdm name="empty_1070"/></StgValue>
</operation>

<operation id="3106" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5705" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3017  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_101_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7317, i32 0, i32 0, [1 x i8]* @p_str7318, [1 x i8]* @p_str7319, [1 x i8]* @p_str7320, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7321, [1 x i8]* @p_str7322)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3107" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3019  %empty_1071 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_102_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7323, [1 x i8]* @p_str7323, i32 16, i32 16, i16* %layer15_out_102_V_V, i16* %layer15_out_102_V_V)

]]></Node>
<StgValue><ssdm name="empty_1071"/></StgValue>
</operation>

<operation id="3108" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5708" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3020  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_102_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7324, i32 0, i32 0, [1 x i8]* @p_str7325, [1 x i8]* @p_str7326, [1 x i8]* @p_str7327, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7328, [1 x i8]* @p_str7329)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3109" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3022  %empty_1072 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_103_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7330, [1 x i8]* @p_str7330, i32 16, i32 16, i16* %layer15_out_103_V_V, i16* %layer15_out_103_V_V)

]]></Node>
<StgValue><ssdm name="empty_1072"/></StgValue>
</operation>

<operation id="3110" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5711" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3023  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_103_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7331, i32 0, i32 0, [1 x i8]* @p_str7332, [1 x i8]* @p_str7333, [1 x i8]* @p_str7334, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7335, [1 x i8]* @p_str7336)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3111" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3025  %empty_1073 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_104_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7337, [1 x i8]* @p_str7337, i32 16, i32 16, i16* %layer15_out_104_V_V, i16* %layer15_out_104_V_V)

]]></Node>
<StgValue><ssdm name="empty_1073"/></StgValue>
</operation>

<operation id="3112" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5714" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3026  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_104_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7338, i32 0, i32 0, [1 x i8]* @p_str7339, [1 x i8]* @p_str7340, [1 x i8]* @p_str7341, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7342, [1 x i8]* @p_str7343)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3113" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3028  %empty_1074 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_105_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7344, [1 x i8]* @p_str7344, i32 16, i32 16, i16* %layer15_out_105_V_V, i16* %layer15_out_105_V_V)

]]></Node>
<StgValue><ssdm name="empty_1074"/></StgValue>
</operation>

<operation id="3114" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5717" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3029  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_105_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7345, i32 0, i32 0, [1 x i8]* @p_str7346, [1 x i8]* @p_str7347, [1 x i8]* @p_str7348, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7349, [1 x i8]* @p_str7350)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3115" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3031  %empty_1075 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_106_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7351, [1 x i8]* @p_str7351, i32 16, i32 16, i16* %layer15_out_106_V_V, i16* %layer15_out_106_V_V)

]]></Node>
<StgValue><ssdm name="empty_1075"/></StgValue>
</operation>

<operation id="3116" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5720" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3032  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_106_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7352, i32 0, i32 0, [1 x i8]* @p_str7353, [1 x i8]* @p_str7354, [1 x i8]* @p_str7355, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7356, [1 x i8]* @p_str7357)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3117" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3034  %empty_1076 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_107_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7358, [1 x i8]* @p_str7358, i32 16, i32 16, i16* %layer15_out_107_V_V, i16* %layer15_out_107_V_V)

]]></Node>
<StgValue><ssdm name="empty_1076"/></StgValue>
</operation>

<operation id="3118" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5723" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3035  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_107_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7359, i32 0, i32 0, [1 x i8]* @p_str7360, [1 x i8]* @p_str7361, [1 x i8]* @p_str7362, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7363, [1 x i8]* @p_str7364)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3119" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3037  %empty_1077 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_108_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7365, [1 x i8]* @p_str7365, i32 16, i32 16, i16* %layer15_out_108_V_V, i16* %layer15_out_108_V_V)

]]></Node>
<StgValue><ssdm name="empty_1077"/></StgValue>
</operation>

<operation id="3120" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5726" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3038  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_108_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7366, i32 0, i32 0, [1 x i8]* @p_str7367, [1 x i8]* @p_str7368, [1 x i8]* @p_str7369, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7370, [1 x i8]* @p_str7371)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3121" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5728" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3040  %empty_1078 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_109_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7372, [1 x i8]* @p_str7372, i32 16, i32 16, i16* %layer15_out_109_V_V, i16* %layer15_out_109_V_V)

]]></Node>
<StgValue><ssdm name="empty_1078"/></StgValue>
</operation>

<operation id="3122" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5729" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3041  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_109_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7373, i32 0, i32 0, [1 x i8]* @p_str7374, [1 x i8]* @p_str7375, [1 x i8]* @p_str7376, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7377, [1 x i8]* @p_str7378)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3123" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3043  %empty_1079 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_110_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7379, [1 x i8]* @p_str7379, i32 16, i32 16, i16* %layer15_out_110_V_V, i16* %layer15_out_110_V_V)

]]></Node>
<StgValue><ssdm name="empty_1079"/></StgValue>
</operation>

<operation id="3124" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5732" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3044  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_110_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7380, i32 0, i32 0, [1 x i8]* @p_str7381, [1 x i8]* @p_str7382, [1 x i8]* @p_str7383, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7384, [1 x i8]* @p_str7385)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3125" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3046  %empty_1080 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_111_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7386, [1 x i8]* @p_str7386, i32 16, i32 16, i16* %layer15_out_111_V_V, i16* %layer15_out_111_V_V)

]]></Node>
<StgValue><ssdm name="empty_1080"/></StgValue>
</operation>

<operation id="3126" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5735" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3047  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_111_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7387, i32 0, i32 0, [1 x i8]* @p_str7388, [1 x i8]* @p_str7389, [1 x i8]* @p_str7390, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7391, [1 x i8]* @p_str7392)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3127" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3049  %empty_1081 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_112_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7393, [1 x i8]* @p_str7393, i32 16, i32 16, i16* %layer15_out_112_V_V, i16* %layer15_out_112_V_V)

]]></Node>
<StgValue><ssdm name="empty_1081"/></StgValue>
</operation>

<operation id="3128" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5738" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3050  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_112_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7394, i32 0, i32 0, [1 x i8]* @p_str7395, [1 x i8]* @p_str7396, [1 x i8]* @p_str7397, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7398, [1 x i8]* @p_str7399)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3129" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3052  %empty_1082 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_113_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7400, [1 x i8]* @p_str7400, i32 16, i32 16, i16* %layer15_out_113_V_V, i16* %layer15_out_113_V_V)

]]></Node>
<StgValue><ssdm name="empty_1082"/></StgValue>
</operation>

<operation id="3130" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5741" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3053  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_113_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7401, i32 0, i32 0, [1 x i8]* @p_str7402, [1 x i8]* @p_str7403, [1 x i8]* @p_str7404, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7405, [1 x i8]* @p_str7406)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3131" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3055  %empty_1083 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_114_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7407, [1 x i8]* @p_str7407, i32 16, i32 16, i16* %layer15_out_114_V_V, i16* %layer15_out_114_V_V)

]]></Node>
<StgValue><ssdm name="empty_1083"/></StgValue>
</operation>

<operation id="3132" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5744" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3056  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_114_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7408, i32 0, i32 0, [1 x i8]* @p_str7409, [1 x i8]* @p_str7410, [1 x i8]* @p_str7411, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7412, [1 x i8]* @p_str7413)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3133" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3058  %empty_1084 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_115_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7414, [1 x i8]* @p_str7414, i32 16, i32 16, i16* %layer15_out_115_V_V, i16* %layer15_out_115_V_V)

]]></Node>
<StgValue><ssdm name="empty_1084"/></StgValue>
</operation>

<operation id="3134" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5747" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3059  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_115_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7415, i32 0, i32 0, [1 x i8]* @p_str7416, [1 x i8]* @p_str7417, [1 x i8]* @p_str7418, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7419, [1 x i8]* @p_str7420)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3135" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3061  %empty_1085 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_116_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7421, [1 x i8]* @p_str7421, i32 16, i32 16, i16* %layer15_out_116_V_V, i16* %layer15_out_116_V_V)

]]></Node>
<StgValue><ssdm name="empty_1085"/></StgValue>
</operation>

<operation id="3136" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5750" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3062  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_116_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7422, i32 0, i32 0, [1 x i8]* @p_str7423, [1 x i8]* @p_str7424, [1 x i8]* @p_str7425, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7426, [1 x i8]* @p_str7427)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3137" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3064  %empty_1086 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_117_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7428, [1 x i8]* @p_str7428, i32 16, i32 16, i16* %layer15_out_117_V_V, i16* %layer15_out_117_V_V)

]]></Node>
<StgValue><ssdm name="empty_1086"/></StgValue>
</operation>

<operation id="3138" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5753" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3065  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_117_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7429, i32 0, i32 0, [1 x i8]* @p_str7430, [1 x i8]* @p_str7431, [1 x i8]* @p_str7432, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7433, [1 x i8]* @p_str7434)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3139" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3067  %empty_1087 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_118_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7435, [1 x i8]* @p_str7435, i32 16, i32 16, i16* %layer15_out_118_V_V, i16* %layer15_out_118_V_V)

]]></Node>
<StgValue><ssdm name="empty_1087"/></StgValue>
</operation>

<operation id="3140" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5756" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3068  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_118_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7436, i32 0, i32 0, [1 x i8]* @p_str7437, [1 x i8]* @p_str7438, [1 x i8]* @p_str7439, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7440, [1 x i8]* @p_str7441)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3070  %empty_1088 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_119_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7442, [1 x i8]* @p_str7442, i32 16, i32 16, i16* %layer15_out_119_V_V, i16* %layer15_out_119_V_V)

]]></Node>
<StgValue><ssdm name="empty_1088"/></StgValue>
</operation>

<operation id="3142" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5759" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3071  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_119_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7443, i32 0, i32 0, [1 x i8]* @p_str7444, [1 x i8]* @p_str7445, [1 x i8]* @p_str7446, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7447, [1 x i8]* @p_str7448)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3073  %empty_1089 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_120_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7449, [1 x i8]* @p_str7449, i32 16, i32 16, i16* %layer15_out_120_V_V, i16* %layer15_out_120_V_V)

]]></Node>
<StgValue><ssdm name="empty_1089"/></StgValue>
</operation>

<operation id="3144" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5762" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3074  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_120_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7450, i32 0, i32 0, [1 x i8]* @p_str7451, [1 x i8]* @p_str7452, [1 x i8]* @p_str7453, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7454, [1 x i8]* @p_str7455)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3145" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3076  %empty_1090 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_121_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7456, [1 x i8]* @p_str7456, i32 16, i32 16, i16* %layer15_out_121_V_V, i16* %layer15_out_121_V_V)

]]></Node>
<StgValue><ssdm name="empty_1090"/></StgValue>
</operation>

<operation id="3146" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5765" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3077  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_121_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7457, i32 0, i32 0, [1 x i8]* @p_str7458, [1 x i8]* @p_str7459, [1 x i8]* @p_str7460, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7461, [1 x i8]* @p_str7462)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3147" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3079  %empty_1091 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_122_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7463, [1 x i8]* @p_str7463, i32 16, i32 16, i16* %layer15_out_122_V_V, i16* %layer15_out_122_V_V)

]]></Node>
<StgValue><ssdm name="empty_1091"/></StgValue>
</operation>

<operation id="3148" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5768" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3080  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_122_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7464, i32 0, i32 0, [1 x i8]* @p_str7465, [1 x i8]* @p_str7466, [1 x i8]* @p_str7467, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7468, [1 x i8]* @p_str7469)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3149" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3082  %empty_1092 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_123_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7470, [1 x i8]* @p_str7470, i32 16, i32 16, i16* %layer15_out_123_V_V, i16* %layer15_out_123_V_V)

]]></Node>
<StgValue><ssdm name="empty_1092"/></StgValue>
</operation>

<operation id="3150" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5771" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3083  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_123_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7471, i32 0, i32 0, [1 x i8]* @p_str7472, [1 x i8]* @p_str7473, [1 x i8]* @p_str7474, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7475, [1 x i8]* @p_str7476)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3151" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3085  %empty_1093 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_124_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7477, [1 x i8]* @p_str7477, i32 16, i32 16, i16* %layer15_out_124_V_V, i16* %layer15_out_124_V_V)

]]></Node>
<StgValue><ssdm name="empty_1093"/></StgValue>
</operation>

<operation id="3152" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5774" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3086  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_124_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7478, i32 0, i32 0, [1 x i8]* @p_str7479, [1 x i8]* @p_str7480, [1 x i8]* @p_str7481, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7482, [1 x i8]* @p_str7483)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3153" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3088  %empty_1094 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_125_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7484, [1 x i8]* @p_str7484, i32 16, i32 16, i16* %layer15_out_125_V_V, i16* %layer15_out_125_V_V)

]]></Node>
<StgValue><ssdm name="empty_1094"/></StgValue>
</operation>

<operation id="3154" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5777" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3089  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_125_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7485, i32 0, i32 0, [1 x i8]* @p_str7486, [1 x i8]* @p_str7487, [1 x i8]* @p_str7488, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7489, [1 x i8]* @p_str7490)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3155" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3091  %empty_1095 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_126_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7491, [1 x i8]* @p_str7491, i32 16, i32 16, i16* %layer15_out_126_V_V, i16* %layer15_out_126_V_V)

]]></Node>
<StgValue><ssdm name="empty_1095"/></StgValue>
</operation>

<operation id="3156" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5780" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3092  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_126_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7492, i32 0, i32 0, [1 x i8]* @p_str7493, [1 x i8]* @p_str7494, [1 x i8]* @p_str7495, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7496, [1 x i8]* @p_str7497)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3157" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3094  %empty_1096 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @layer15_out_LF_127_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7498, [1 x i8]* @p_str7498, i32 16, i32 16, i16* %layer15_out_127_V_V, i16* %layer15_out_127_V_V)

]]></Node>
<StgValue><ssdm name="empty_1096"/></StgValue>
</operation>

<operation id="3158" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5783" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3095  call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_127_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7499, i32 0, i32 0, [1 x i8]* @p_str7500, [1 x i8]* @p_str7501, [1 x i8]* @p_str7502, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7503, [1 x i8]* @p_str7504)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3159" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3097  %empty_1097 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer16_out_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7505, [1 x i8]* @p_str7505, i32 1, i32 1, i16* %layer16_out_0_V_V, i16* %layer16_out_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_1097"/></StgValue>
</operation>

<operation id="3160" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5786" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3098  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7506, i32 0, i32 0, [1 x i8]* @p_str7507, [1 x i8]* @p_str7508, [1 x i8]* @p_str7509, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7510, [1 x i8]* @p_str7511)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3161" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3100  %empty_1098 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer16_out_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7512, [1 x i8]* @p_str7512, i32 1, i32 1, i16* %layer16_out_1_V_V, i16* %layer16_out_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_1098"/></StgValue>
</operation>

<operation id="3162" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5789" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3101  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7513, i32 0, i32 0, [1 x i8]* @p_str7514, [1 x i8]* @p_str7515, [1 x i8]* @p_str7516, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7517, [1 x i8]* @p_str7518)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3163" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3103  %empty_1099 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer16_out_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7519, [1 x i8]* @p_str7519, i32 1, i32 1, i16* %layer16_out_2_V_V, i16* %layer16_out_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_1099"/></StgValue>
</operation>

<operation id="3164" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5792" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3104  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7520, i32 0, i32 0, [1 x i8]* @p_str7521, [1 x i8]* @p_str7522, [1 x i8]* @p_str7523, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7524, [1 x i8]* @p_str7525)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3165" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5794" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3106  %empty_1100 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer16_out_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7526, [1 x i8]* @p_str7526, i32 1, i32 1, i16* %layer16_out_3_V_V, i16* %layer16_out_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_1100"/></StgValue>
</operation>

<operation id="3166" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5795" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3107  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7527, i32 0, i32 0, [1 x i8]* @p_str7528, [1 x i8]* @p_str7529, [1 x i8]* @p_str7530, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7531, [1 x i8]* @p_str7532)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3167" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5797" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3109  %empty_1101 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer16_out_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7533, [1 x i8]* @p_str7533, i32 1, i32 1, i16* %layer16_out_4_V_V, i16* %layer16_out_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_1101"/></StgValue>
</operation>

<operation id="3168" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5798" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3110  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7534, i32 0, i32 0, [1 x i8]* @p_str7535, [1 x i8]* @p_str7536, [1 x i8]* @p_str7537, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7538, [1 x i8]* @p_str7539)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3169" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3112  %empty_1102 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer16_out_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7540, [1 x i8]* @p_str7540, i32 1, i32 1, i16* %layer16_out_5_V_V, i16* %layer16_out_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_1102"/></StgValue>
</operation>

<operation id="3170" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5801" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3113  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7541, i32 0, i32 0, [1 x i8]* @p_str7542, [1 x i8]* @p_str7543, [1 x i8]* @p_str7544, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7545, [1 x i8]* @p_str7546)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3171" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3115  %empty_1103 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer16_out_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7547, [1 x i8]* @p_str7547, i32 1, i32 1, i16* %layer16_out_6_V_V, i16* %layer16_out_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_1103"/></StgValue>
</operation>

<operation id="3172" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5804" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3116  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7548, i32 0, i32 0, [1 x i8]* @p_str7549, [1 x i8]* @p_str7550, [1 x i8]* @p_str7551, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7552, [1 x i8]* @p_str7553)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3173" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3118  %empty_1104 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @layer16_out_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str7554, [1 x i8]* @p_str7554, i32 1, i32 1, i16* %layer16_out_7_V_V, i16* %layer16_out_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_1104"/></StgValue>
</operation>

<operation id="3174" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5807" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3119  call void (...)* @_ssdm_op_SpecInterface(i16* %layer16_out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str7555, i32 0, i32 0, [1 x i8]* @p_str7556, [1 x i8]* @p_str7557, [1 x i8]* @p_str7558, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str7559, [1 x i8]* @p_str7560)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3175" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5808" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3120  call void (...)* @_ssdm_op_SpecInterface(i16* %input_6_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3176" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5809" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3121  call void (...)* @_ssdm_op_SpecInterface(i16* %input_6_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3177" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5810" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3122  call void (...)* @_ssdm_op_SpecInterface(i16* %input_6_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3178" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5811" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3123  call void (...)* @_ssdm_op_SpecInterface(i16* %layer17_out_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3179" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5812" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3124  call void (...)* @_ssdm_op_SpecInterface(i16* %layer17_out_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3180" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5813" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3125  call void (...)* @_ssdm_op_SpecInterface(i16* %layer17_out_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3181" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5814" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3126  call void (...)* @_ssdm_op_SpecInterface(i16* %layer17_out_3_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3182" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5815" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3127  call void (...)* @_ssdm_op_SpecInterface(i16* %layer17_out_4_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3183" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5816" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3128  call void (...)* @_ssdm_op_SpecInterface(i16* %layer17_out_5_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3184" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5817" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3129  call void (...)* @_ssdm_op_SpecInterface(i16* %layer17_out_6_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3185" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5818" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit91:3130  call void (...)* @_ssdm_op_SpecInterface(i16* %layer17_out_7_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5819" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
ap_fixed_base.exit91:3131  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer18_out_0_V_V, i16* %layer18_out_1_V_V, i16* %layer18_out_2_V_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln71"/></StgValue>
</operation>

<operation id="3187" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5820" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
ap_fixed_base.exit91:3132  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer4_out_0_V_V, i16* %layer4_out_1_V_V, i16* %layer4_out_2_V_V, i16* %layer4_out_3_V_V, i16* %layer4_out_4_V_V, i16* %layer4_out_5_V_V, i16* %layer4_out_6_V_V, i16* %layer4_out_7_V_V, i16* %layer4_out_8_V_V, i16* %layer4_out_9_V_V, i16* %layer4_out_10_V_V, i16* %layer4_out_11_V_V, i16* %layer4_out_12_V_V, i16* %layer4_out_13_V_V, i16* %layer4_out_14_V_V, i16* %layer4_out_15_V_V, i16* %layer4_out_16_V_V, i16* %layer4_out_17_V_V, i16* %layer4_out_18_V_V, i16* %layer4_out_19_V_V, i16* %layer4_out_20_V_V, i16* %layer4_out_21_V_V, i16* %layer4_out_22_V_V, i16* %layer4_out_23_V_V, i16* %layer4_out_24_V_V, i16* %layer4_out_25_V_V, i16* %layer4_out_26_V_V, i16* %layer4_out_27_V_V, i16* %layer4_out_28_V_V, i16* %layer4_out_29_V_V, i16* %layer4_out_30_V_V, i16* %layer4_out_31_V_V, i16* %layer4_out_32_V_V, i16* %layer4_out_33_V_V, i16* %layer4_out_34_V_V, i16* %layer4_out_35_V_V, i16* %layer4_out_36_V_V, i16* %layer4_out_37_V_V, i16* %layer4_out_38_V_V, i16* %layer4_out_39_V_V, i16* %layer4_out_40_V_V, i16* %layer4_out_41_V_V, i16* %layer4_out_42_V_V, i16* %layer4_out_43_V_V, i16* %layer4_out_44_V_V, i16* %layer4_out_45_V_V, i16* %layer4_out_46_V_V, i16* %layer4_out_47_V_V, i16* %layer4_out_48_V_V, i16* %layer4_out_49_V_V, i16* %layer4_out_50_V_V, i16* %layer4_out_51_V_V, i16* %layer4_out_52_V_V, i16* %layer4_out_53_V_V, i16* %layer4_out_54_V_V, i16* %layer4_out_55_V_V, i16* %layer4_out_56_V_V, i16* %layer4_out_57_V_V, i16* %layer4_out_58_V_V, i16* %layer4_out_59_V_V, i16* %layer4_out_60_V_V, i16* %layer4_out_61_V_V, i16* %layer4_out_62_V_V, i16* %layer4_out_63_V_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln76"/></StgValue>
</operation>

<operation id="3188" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
ap_fixed_base.exit91:3133  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer5_out_0_V_V, i16* %layer5_out_1_V_V, i16* %layer5_out_2_V_V, i16* %layer5_out_3_V_V, i16* %layer5_out_4_V_V, i16* %layer5_out_5_V_V, i16* %layer5_out_6_V_V, i16* %layer5_out_7_V_V, i16* %layer5_out_8_V_V, i16* %layer5_out_9_V_V, i16* %layer5_out_10_V_V, i16* %layer5_out_11_V_V, i16* %layer5_out_12_V_V, i16* %layer5_out_13_V_V, i16* %layer5_out_14_V_V, i16* %layer5_out_15_V_V, i16* %layer5_out_16_V_V, i16* %layer5_out_17_V_V, i16* %layer5_out_18_V_V, i16* %layer5_out_19_V_V, i16* %layer5_out_20_V_V, i16* %layer5_out_21_V_V, i16* %layer5_out_22_V_V, i16* %layer5_out_23_V_V, i16* %layer5_out_24_V_V, i16* %layer5_out_25_V_V, i16* %layer5_out_26_V_V, i16* %layer5_out_27_V_V, i16* %layer5_out_28_V_V, i16* %layer5_out_29_V_V, i16* %layer5_out_30_V_V, i16* %layer5_out_31_V_V, i16* %layer5_out_32_V_V, i16* %layer5_out_33_V_V, i16* %layer5_out_34_V_V, i16* %layer5_out_35_V_V, i16* %layer5_out_36_V_V, i16* %layer5_out_37_V_V, i16* %layer5_out_38_V_V, i16* %layer5_out_39_V_V, i16* %layer5_out_40_V_V, i16* %layer5_out_41_V_V, i16* %layer5_out_42_V_V, i16* %layer5_out_43_V_V, i16* %layer5_out_44_V_V, i16* %layer5_out_45_V_V, i16* %layer5_out_46_V_V, i16* %layer5_out_47_V_V, i16* %layer5_out_48_V_V, i16* %layer5_out_49_V_V, i16* %layer5_out_50_V_V, i16* %layer5_out_51_V_V, i16* %layer5_out_52_V_V, i16* %layer5_out_53_V_V, i16* %layer5_out_54_V_V, i16* %layer5_out_55_V_V, i16* %layer5_out_56_V_V, i16* %layer5_out_57_V_V, i16* %layer5_out_58_V_V, i16* %layer5_out_59_V_V, i16* %layer5_out_60_V_V, i16* %layer5_out_61_V_V, i16* %layer5_out_62_V_V, i16* %layer5_out_63_V_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln81"/></StgValue>
</operation>

<operation id="3189" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5822" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
ap_fixed_base.exit91:3134  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer6_out_0_V_V, i16* %layer6_out_1_V_V, i16* %layer6_out_2_V_V, i16* %layer6_out_3_V_V, i16* %layer6_out_4_V_V, i16* %layer6_out_5_V_V, i16* %layer6_out_6_V_V, i16* %layer6_out_7_V_V, i16* %layer6_out_8_V_V, i16* %layer6_out_9_V_V, i16* %layer6_out_10_V_V, i16* %layer6_out_11_V_V, i16* %layer6_out_12_V_V, i16* %layer6_out_13_V_V, i16* %layer6_out_14_V_V, i16* %layer6_out_15_V_V, i16* %layer6_out_16_V_V, i16* %layer6_out_17_V_V, i16* %layer6_out_18_V_V, i16* %layer6_out_19_V_V, i16* %layer6_out_20_V_V, i16* %layer6_out_21_V_V, i16* %layer6_out_22_V_V, i16* %layer6_out_23_V_V, i16* %layer6_out_24_V_V, i16* %layer6_out_25_V_V, i16* %layer6_out_26_V_V, i16* %layer6_out_27_V_V, i16* %layer6_out_28_V_V, i16* %layer6_out_29_V_V, i16* %layer6_out_30_V_V, i16* %layer6_out_31_V_V, i16* %layer6_out_32_V_V, i16* %layer6_out_33_V_V, i16* %layer6_out_34_V_V, i16* %layer6_out_35_V_V, i16* %layer6_out_36_V_V, i16* %layer6_out_37_V_V, i16* %layer6_out_38_V_V, i16* %layer6_out_39_V_V, i16* %layer6_out_40_V_V, i16* %layer6_out_41_V_V, i16* %layer6_out_42_V_V, i16* %layer6_out_43_V_V, i16* %layer6_out_44_V_V, i16* %layer6_out_45_V_V, i16* %layer6_out_46_V_V, i16* %layer6_out_47_V_V, i16* %layer6_out_48_V_V, i16* %layer6_out_49_V_V, i16* %layer6_out_50_V_V, i16* %layer6_out_51_V_V, i16* %layer6_out_52_V_V, i16* %layer6_out_53_V_V, i16* %layer6_out_54_V_V, i16* %layer6_out_55_V_V, i16* %layer6_out_56_V_V, i16* %layer6_out_57_V_V, i16* %layer6_out_58_V_V, i16* %layer6_out_59_V_V, i16* %layer6_out_60_V_V, i16* %layer6_out_61_V_V, i16* %layer6_out_62_V_V, i16* %layer6_out_63_V_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln86"/></StgValue>
</operation>

<operation id="3190" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5823" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
ap_fixed_base.exit91:3135  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer19_out_0_V_V, i16* %layer19_out_1_V_V, i16* %layer19_out_2_V_V, i16* %layer19_out_3_V_V, i16* %layer19_out_4_V_V, i16* %layer19_out_5_V_V, i16* %layer19_out_6_V_V, i16* %layer19_out_7_V_V, i16* %layer19_out_8_V_V, i16* %layer19_out_9_V_V, i16* %layer19_out_10_V_V, i16* %layer19_out_11_V_V, i16* %layer19_out_12_V_V, i16* %layer19_out_13_V_V, i16* %layer19_out_14_V_V, i16* %layer19_out_15_V_V, i16* %layer19_out_16_V_V, i16* %layer19_out_17_V_V, i16* %layer19_out_18_V_V, i16* %layer19_out_19_V_V, i16* %layer19_out_20_V_V, i16* %layer19_out_21_V_V, i16* %layer19_out_22_V_V, i16* %layer19_out_23_V_V, i16* %layer19_out_24_V_V, i16* %layer19_out_25_V_V, i16* %layer19_out_26_V_V, i16* %layer19_out_27_V_V, i16* %layer19_out_28_V_V, i16* %layer19_out_29_V_V, i16* %layer19_out_30_V_V, i16* %layer19_out_31_V_V, i16* %layer19_out_32_V_V, i16* %layer19_out_33_V_V, i16* %layer19_out_34_V_V, i16* %layer19_out_35_V_V, i16* %layer19_out_36_V_V, i16* %layer19_out_37_V_V, i16* %layer19_out_38_V_V, i16* %layer19_out_39_V_V, i16* %layer19_out_40_V_V, i16* %layer19_out_41_V_V, i16* %layer19_out_42_V_V, i16* %layer19_out_43_V_V, i16* %layer19_out_44_V_V, i16* %layer19_out_45_V_V, i16* %layer19_out_46_V_V, i16* %layer19_out_47_V_V, i16* %layer19_out_48_V_V, i16* %layer19_out_49_V_V, i16* %layer19_out_50_V_V, i16* %layer19_out_51_V_V, i16* %layer19_out_52_V_V, i16* %layer19_out_53_V_V, i16* %layer19_out_54_V_V, i16* %layer19_out_55_V_V, i16* %layer19_out_56_V_V, i16* %layer19_out_57_V_V, i16* %layer19_out_58_V_V, i16* %layer19_out_59_V_V, i16* %layer19_out_60_V_V, i16* %layer19_out_61_V_V, i16* %layer19_out_62_V_V, i16* %layer19_out_63_V_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln91"/></StgValue>
</operation>

<operation id="3191" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5824" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16">
<![CDATA[
ap_fixed_base.exit91:3136  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer9_out_0_V_V, i16* %layer9_out_1_V_V, i16* %layer9_out_2_V_V, i16* %layer9_out_3_V_V, i16* %layer9_out_4_V_V, i16* %layer9_out_5_V_V, i16* %layer9_out_6_V_V, i16* %layer9_out_7_V_V, i16* %layer9_out_8_V_V, i16* %layer9_out_9_V_V, i16* %layer9_out_10_V_V, i16* %layer9_out_11_V_V, i16* %layer9_out_12_V_V, i16* %layer9_out_13_V_V, i16* %layer9_out_14_V_V, i16* %layer9_out_15_V_V, i16* %layer9_out_16_V_V, i16* %layer9_out_17_V_V, i16* %layer9_out_18_V_V, i16* %layer9_out_19_V_V, i16* %layer9_out_20_V_V, i16* %layer9_out_21_V_V, i16* %layer9_out_22_V_V, i16* %layer9_out_23_V_V, i16* %layer9_out_24_V_V, i16* %layer9_out_25_V_V, i16* %layer9_out_26_V_V, i16* %layer9_out_27_V_V, i16* %layer9_out_28_V_V, i16* %layer9_out_29_V_V, i16* %layer9_out_30_V_V, i16* %layer9_out_31_V_V, i16* %layer9_out_32_V_V, i16* %layer9_out_33_V_V, i16* %layer9_out_34_V_V, i16* %layer9_out_35_V_V, i16* %layer9_out_36_V_V, i16* %layer9_out_37_V_V, i16* %layer9_out_38_V_V, i16* %layer9_out_39_V_V, i16* %layer9_out_40_V_V, i16* %layer9_out_41_V_V, i16* %layer9_out_42_V_V, i16* %layer9_out_43_V_V, i16* %layer9_out_44_V_V, i16* %layer9_out_45_V_V, i16* %layer9_out_46_V_V, i16* %layer9_out_47_V_V, i16* %layer9_out_48_V_V, i16* %layer9_out_49_V_V, i16* %layer9_out_50_V_V, i16* %layer9_out_51_V_V, i16* %layer9_out_52_V_V, i16* %layer9_out_53_V_V, i16* %layer9_out_54_V_V, i16* %layer9_out_55_V_V, i16* %layer9_out_56_V_V, i16* %layer9_out_57_V_V, i16* %layer9_out_58_V_V, i16* %layer9_out_59_V_V, i16* %layer9_out_60_V_V, i16* %layer9_out_61_V_V, i16* %layer9_out_62_V_V, i16* %layer9_out_63_V_V, i16* %layer9_out_64_V_V, i16* %layer9_out_65_V_V, i16* %layer9_out_66_V_V, i16* %layer9_out_67_V_V, i16* %layer9_out_68_V_V, i16* %layer9_out_69_V_V, i16* %layer9_out_70_V_V, i16* %layer9_out_71_V_V, i16* %layer9_out_72_V_V, i16* %layer9_out_73_V_V, i16* %layer9_out_74_V_V, i16* %layer9_out_75_V_V, i16* %layer9_out_76_V_V, i16* %layer9_out_77_V_V, i16* %layer9_out_78_V_V, i16* %layer9_out_79_V_V, i16* %layer9_out_80_V_V, i16* %layer9_out_81_V_V, i16* %layer9_out_82_V_V, i16* %layer9_out_83_V_V, i16* %layer9_out_84_V_V, i16* %layer9_out_85_V_V, i16* %layer9_out_86_V_V, i16* %layer9_out_87_V_V, i16* %layer9_out_88_V_V, i16* %layer9_out_89_V_V, i16* %layer9_out_90_V_V, i16* %layer9_out_91_V_V, i16* %layer9_out_92_V_V, i16* %layer9_out_93_V_V, i16* %layer9_out_94_V_V, i16* %layer9_out_95_V_V, i16* %layer9_out_96_V_V, i16* %layer9_out_97_V_V, i16* %layer9_out_98_V_V, i16* %layer9_out_99_V_V, i16* %layer9_out_100_V_V, i16* %layer9_out_101_V_V, i16* %layer9_out_102_V_V, i16* %layer9_out_103_V_V, i16* %layer9_out_104_V_V, i16* %layer9_out_105_V_V, i16* %layer9_out_106_V_V, i16* %layer9_out_107_V_V, i16* %layer9_out_108_V_V, i16* %layer9_out_109_V_V, i16* %layer9_out_110_V_V, i16* %layer9_out_111_V_V, i16* %layer9_out_112_V_V, i16* %layer9_out_113_V_V, i16* %layer9_out_114_V_V, i16* %layer9_out_115_V_V, i16* %layer9_out_116_V_V, i16* %layer9_out_117_V_V, i16* %layer9_out_118_V_V, i16* %layer9_out_119_V_V, i16* %layer9_out_120_V_V, i16* %layer9_out_121_V_V, i16* %layer9_out_122_V_V, i16* %layer9_out_123_V_V, i16* %layer9_out_124_V_V, i16* %layer9_out_125_V_V, i16* %layer9_out_126_V_V, i16* %layer9_out_127_V_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln96"/></StgValue>
</operation>

<operation id="3192" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5825" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16">
<![CDATA[
ap_fixed_base.exit91:3137  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer10_out_0_V_V, i16* %layer10_out_1_V_V, i16* %layer10_out_2_V_V, i16* %layer10_out_3_V_V, i16* %layer10_out_4_V_V, i16* %layer10_out_5_V_V, i16* %layer10_out_6_V_V, i16* %layer10_out_7_V_V, i16* %layer10_out_8_V_V, i16* %layer10_out_9_V_V, i16* %layer10_out_10_V_V, i16* %layer10_out_11_V_V, i16* %layer10_out_12_V_V, i16* %layer10_out_13_V_V, i16* %layer10_out_14_V_V, i16* %layer10_out_15_V_V, i16* %layer10_out_16_V_V, i16* %layer10_out_17_V_V, i16* %layer10_out_18_V_V, i16* %layer10_out_19_V_V, i16* %layer10_out_20_V_V, i16* %layer10_out_21_V_V, i16* %layer10_out_22_V_V, i16* %layer10_out_23_V_V, i16* %layer10_out_24_V_V, i16* %layer10_out_25_V_V, i16* %layer10_out_26_V_V, i16* %layer10_out_27_V_V, i16* %layer10_out_28_V_V, i16* %layer10_out_29_V_V, i16* %layer10_out_30_V_V, i16* %layer10_out_31_V_V, i16* %layer10_out_32_V_V, i16* %layer10_out_33_V_V, i16* %layer10_out_34_V_V, i16* %layer10_out_35_V_V, i16* %layer10_out_36_V_V, i16* %layer10_out_37_V_V, i16* %layer10_out_38_V_V, i16* %layer10_out_39_V_V, i16* %layer10_out_40_V_V, i16* %layer10_out_41_V_V, i16* %layer10_out_42_V_V, i16* %layer10_out_43_V_V, i16* %layer10_out_44_V_V, i16* %layer10_out_45_V_V, i16* %layer10_out_46_V_V, i16* %layer10_out_47_V_V, i16* %layer10_out_48_V_V, i16* %layer10_out_49_V_V, i16* %layer10_out_50_V_V, i16* %layer10_out_51_V_V, i16* %layer10_out_52_V_V, i16* %layer10_out_53_V_V, i16* %layer10_out_54_V_V, i16* %layer10_out_55_V_V, i16* %layer10_out_56_V_V, i16* %layer10_out_57_V_V, i16* %layer10_out_58_V_V, i16* %layer10_out_59_V_V, i16* %layer10_out_60_V_V, i16* %layer10_out_61_V_V, i16* %layer10_out_62_V_V, i16* %layer10_out_63_V_V, i16* %layer10_out_64_V_V, i16* %layer10_out_65_V_V, i16* %layer10_out_66_V_V, i16* %layer10_out_67_V_V, i16* %layer10_out_68_V_V, i16* %layer10_out_69_V_V, i16* %layer10_out_70_V_V, i16* %layer10_out_71_V_V, i16* %layer10_out_72_V_V, i16* %layer10_out_73_V_V, i16* %layer10_out_74_V_V, i16* %layer10_out_75_V_V, i16* %layer10_out_76_V_V, i16* %layer10_out_77_V_V, i16* %layer10_out_78_V_V, i16* %layer10_out_79_V_V, i16* %layer10_out_80_V_V, i16* %layer10_out_81_V_V, i16* %layer10_out_82_V_V, i16* %layer10_out_83_V_V, i16* %layer10_out_84_V_V, i16* %layer10_out_85_V_V, i16* %layer10_out_86_V_V, i16* %layer10_out_87_V_V, i16* %layer10_out_88_V_V, i16* %layer10_out_89_V_V, i16* %layer10_out_90_V_V, i16* %layer10_out_91_V_V, i16* %layer10_out_92_V_V, i16* %layer10_out_93_V_V, i16* %layer10_out_94_V_V, i16* %layer10_out_95_V_V, i16* %layer10_out_96_V_V, i16* %layer10_out_97_V_V, i16* %layer10_out_98_V_V, i16* %layer10_out_99_V_V, i16* %layer10_out_100_V_V, i16* %layer10_out_101_V_V, i16* %layer10_out_102_V_V, i16* %layer10_out_103_V_V, i16* %layer10_out_104_V_V, i16* %layer10_out_105_V_V, i16* %layer10_out_106_V_V, i16* %layer10_out_107_V_V, i16* %layer10_out_108_V_V, i16* %layer10_out_109_V_V, i16* %layer10_out_110_V_V, i16* %layer10_out_111_V_V, i16* %layer10_out_112_V_V, i16* %layer10_out_113_V_V, i16* %layer10_out_114_V_V, i16* %layer10_out_115_V_V, i16* %layer10_out_116_V_V, i16* %layer10_out_117_V_V, i16* %layer10_out_118_V_V, i16* %layer10_out_119_V_V, i16* %layer10_out_120_V_V, i16* %layer10_out_121_V_V, i16* %layer10_out_122_V_V, i16* %layer10_out_123_V_V, i16* %layer10_out_124_V_V, i16* %layer10_out_125_V_V, i16* %layer10_out_126_V_V, i16* %layer10_out_127_V_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln101"/></StgValue>
</operation>

<operation id="3193" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5826" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16">
<![CDATA[
ap_fixed_base.exit91:3138  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer20_out_0_V_V, i16* %layer20_out_1_V_V, i16* %layer20_out_2_V_V, i16* %layer20_out_3_V_V, i16* %layer20_out_4_V_V, i16* %layer20_out_5_V_V, i16* %layer20_out_6_V_V, i16* %layer20_out_7_V_V, i16* %layer20_out_8_V_V, i16* %layer20_out_9_V_V, i16* %layer20_out_10_V_V, i16* %layer20_out_11_V_V, i16* %layer20_out_12_V_V, i16* %layer20_out_13_V_V, i16* %layer20_out_14_V_V, i16* %layer20_out_15_V_V, i16* %layer20_out_16_V_V, i16* %layer20_out_17_V_V, i16* %layer20_out_18_V_V, i16* %layer20_out_19_V_V, i16* %layer20_out_20_V_V, i16* %layer20_out_21_V_V, i16* %layer20_out_22_V_V, i16* %layer20_out_23_V_V, i16* %layer20_out_24_V_V, i16* %layer20_out_25_V_V, i16* %layer20_out_26_V_V, i16* %layer20_out_27_V_V, i16* %layer20_out_28_V_V, i16* %layer20_out_29_V_V, i16* %layer20_out_30_V_V, i16* %layer20_out_31_V_V, i16* %layer20_out_32_V_V, i16* %layer20_out_33_V_V, i16* %layer20_out_34_V_V, i16* %layer20_out_35_V_V, i16* %layer20_out_36_V_V, i16* %layer20_out_37_V_V, i16* %layer20_out_38_V_V, i16* %layer20_out_39_V_V, i16* %layer20_out_40_V_V, i16* %layer20_out_41_V_V, i16* %layer20_out_42_V_V, i16* %layer20_out_43_V_V, i16* %layer20_out_44_V_V, i16* %layer20_out_45_V_V, i16* %layer20_out_46_V_V, i16* %layer20_out_47_V_V, i16* %layer20_out_48_V_V, i16* %layer20_out_49_V_V, i16* %layer20_out_50_V_V, i16* %layer20_out_51_V_V, i16* %layer20_out_52_V_V, i16* %layer20_out_53_V_V, i16* %layer20_out_54_V_V, i16* %layer20_out_55_V_V, i16* %layer20_out_56_V_V, i16* %layer20_out_57_V_V, i16* %layer20_out_58_V_V, i16* %layer20_out_59_V_V, i16* %layer20_out_60_V_V, i16* %layer20_out_61_V_V, i16* %layer20_out_62_V_V, i16* %layer20_out_63_V_V, i16* %layer20_out_64_V_V, i16* %layer20_out_65_V_V, i16* %layer20_out_66_V_V, i16* %layer20_out_67_V_V, i16* %layer20_out_68_V_V, i16* %layer20_out_69_V_V, i16* %layer20_out_70_V_V, i16* %layer20_out_71_V_V, i16* %layer20_out_72_V_V, i16* %layer20_out_73_V_V, i16* %layer20_out_74_V_V, i16* %layer20_out_75_V_V, i16* %layer20_out_76_V_V, i16* %layer20_out_77_V_V, i16* %layer20_out_78_V_V, i16* %layer20_out_79_V_V, i16* %layer20_out_80_V_V, i16* %layer20_out_81_V_V, i16* %layer20_out_82_V_V, i16* %layer20_out_83_V_V, i16* %layer20_out_84_V_V, i16* %layer20_out_85_V_V, i16* %layer20_out_86_V_V, i16* %layer20_out_87_V_V, i16* %layer20_out_88_V_V, i16* %layer20_out_89_V_V, i16* %layer20_out_90_V_V, i16* %layer20_out_91_V_V, i16* %layer20_out_92_V_V, i16* %layer20_out_93_V_V, i16* %layer20_out_94_V_V, i16* %layer20_out_95_V_V, i16* %layer20_out_96_V_V, i16* %layer20_out_97_V_V, i16* %layer20_out_98_V_V, i16* %layer20_out_99_V_V, i16* %layer20_out_100_V_V, i16* %layer20_out_101_V_V, i16* %layer20_out_102_V_V, i16* %layer20_out_103_V_V, i16* %layer20_out_104_V_V, i16* %layer20_out_105_V_V, i16* %layer20_out_106_V_V, i16* %layer20_out_107_V_V, i16* %layer20_out_108_V_V, i16* %layer20_out_109_V_V, i16* %layer20_out_110_V_V, i16* %layer20_out_111_V_V, i16* %layer20_out_112_V_V, i16* %layer20_out_113_V_V, i16* %layer20_out_114_V_V, i16* %layer20_out_115_V_V, i16* %layer20_out_116_V_V, i16* %layer20_out_117_V_V, i16* %layer20_out_118_V_V, i16* %layer20_out_119_V_V, i16* %layer20_out_120_V_V, i16* %layer20_out_121_V_V, i16* %layer20_out_122_V_V, i16* %layer20_out_123_V_V, i16* %layer20_out_124_V_V, i16* %layer20_out_125_V_V, i16* %layer20_out_126_V_V, i16* %layer20_out_127_V_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln106"/></StgValue>
</operation>

<operation id="3194" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5827" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16">
<![CDATA[
ap_fixed_base.exit91:3139  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer13_out_0_V_V, i16* %layer13_out_1_V_V, i16* %layer13_out_2_V_V, i16* %layer13_out_3_V_V, i16* %layer13_out_4_V_V, i16* %layer13_out_5_V_V, i16* %layer13_out_6_V_V, i16* %layer13_out_7_V_V, i16* %layer13_out_8_V_V, i16* %layer13_out_9_V_V, i16* %layer13_out_10_V_V, i16* %layer13_out_11_V_V, i16* %layer13_out_12_V_V, i16* %layer13_out_13_V_V, i16* %layer13_out_14_V_V, i16* %layer13_out_15_V_V, i16* %layer13_out_16_V_V, i16* %layer13_out_17_V_V, i16* %layer13_out_18_V_V, i16* %layer13_out_19_V_V, i16* %layer13_out_20_V_V, i16* %layer13_out_21_V_V, i16* %layer13_out_22_V_V, i16* %layer13_out_23_V_V, i16* %layer13_out_24_V_V, i16* %layer13_out_25_V_V, i16* %layer13_out_26_V_V, i16* %layer13_out_27_V_V, i16* %layer13_out_28_V_V, i16* %layer13_out_29_V_V, i16* %layer13_out_30_V_V, i16* %layer13_out_31_V_V, i16* %layer13_out_32_V_V, i16* %layer13_out_33_V_V, i16* %layer13_out_34_V_V, i16* %layer13_out_35_V_V, i16* %layer13_out_36_V_V, i16* %layer13_out_37_V_V, i16* %layer13_out_38_V_V, i16* %layer13_out_39_V_V, i16* %layer13_out_40_V_V, i16* %layer13_out_41_V_V, i16* %layer13_out_42_V_V, i16* %layer13_out_43_V_V, i16* %layer13_out_44_V_V, i16* %layer13_out_45_V_V, i16* %layer13_out_46_V_V, i16* %layer13_out_47_V_V, i16* %layer13_out_48_V_V, i16* %layer13_out_49_V_V, i16* %layer13_out_50_V_V, i16* %layer13_out_51_V_V, i16* %layer13_out_52_V_V, i16* %layer13_out_53_V_V, i16* %layer13_out_54_V_V, i16* %layer13_out_55_V_V, i16* %layer13_out_56_V_V, i16* %layer13_out_57_V_V, i16* %layer13_out_58_V_V, i16* %layer13_out_59_V_V, i16* %layer13_out_60_V_V, i16* %layer13_out_61_V_V, i16* %layer13_out_62_V_V, i16* %layer13_out_63_V_V, i16* %layer13_out_64_V_V, i16* %layer13_out_65_V_V, i16* %layer13_out_66_V_V, i16* %layer13_out_67_V_V, i16* %layer13_out_68_V_V, i16* %layer13_out_69_V_V, i16* %layer13_out_70_V_V, i16* %layer13_out_71_V_V, i16* %layer13_out_72_V_V, i16* %layer13_out_73_V_V, i16* %layer13_out_74_V_V, i16* %layer13_out_75_V_V, i16* %layer13_out_76_V_V, i16* %layer13_out_77_V_V, i16* %layer13_out_78_V_V, i16* %layer13_out_79_V_V, i16* %layer13_out_80_V_V, i16* %layer13_out_81_V_V, i16* %layer13_out_82_V_V, i16* %layer13_out_83_V_V, i16* %layer13_out_84_V_V, i16* %layer13_out_85_V_V, i16* %layer13_out_86_V_V, i16* %layer13_out_87_V_V, i16* %layer13_out_88_V_V, i16* %layer13_out_89_V_V, i16* %layer13_out_90_V_V, i16* %layer13_out_91_V_V, i16* %layer13_out_92_V_V, i16* %layer13_out_93_V_V, i16* %layer13_out_94_V_V, i16* %layer13_out_95_V_V, i16* %layer13_out_96_V_V, i16* %layer13_out_97_V_V, i16* %layer13_out_98_V_V, i16* %layer13_out_99_V_V, i16* %layer13_out_100_V_V, i16* %layer13_out_101_V_V, i16* %layer13_out_102_V_V, i16* %layer13_out_103_V_V, i16* %layer13_out_104_V_V, i16* %layer13_out_105_V_V, i16* %layer13_out_106_V_V, i16* %layer13_out_107_V_V, i16* %layer13_out_108_V_V, i16* %layer13_out_109_V_V, i16* %layer13_out_110_V_V, i16* %layer13_out_111_V_V, i16* %layer13_out_112_V_V, i16* %layer13_out_113_V_V, i16* %layer13_out_114_V_V, i16* %layer13_out_115_V_V, i16* %layer13_out_116_V_V, i16* %layer13_out_117_V_V, i16* %layer13_out_118_V_V, i16* %layer13_out_119_V_V, i16* %layer13_out_120_V_V, i16* %layer13_out_121_V_V, i16* %layer13_out_122_V_V, i16* %layer13_out_123_V_V, i16* %layer13_out_124_V_V, i16* %layer13_out_125_V_V, i16* %layer13_out_126_V_V, i16* %layer13_out_127_V_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln111"/></StgValue>
</operation>

<operation id="3195" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5828" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16">
<![CDATA[
ap_fixed_base.exit91:3140  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer14_out_0_V_V, i16* %layer14_out_1_V_V, i16* %layer14_out_2_V_V, i16* %layer14_out_3_V_V, i16* %layer14_out_4_V_V, i16* %layer14_out_5_V_V, i16* %layer14_out_6_V_V, i16* %layer14_out_7_V_V, i16* %layer14_out_8_V_V, i16* %layer14_out_9_V_V, i16* %layer14_out_10_V_V, i16* %layer14_out_11_V_V, i16* %layer14_out_12_V_V, i16* %layer14_out_13_V_V, i16* %layer14_out_14_V_V, i16* %layer14_out_15_V_V, i16* %layer14_out_16_V_V, i16* %layer14_out_17_V_V, i16* %layer14_out_18_V_V, i16* %layer14_out_19_V_V, i16* %layer14_out_20_V_V, i16* %layer14_out_21_V_V, i16* %layer14_out_22_V_V, i16* %layer14_out_23_V_V, i16* %layer14_out_24_V_V, i16* %layer14_out_25_V_V, i16* %layer14_out_26_V_V, i16* %layer14_out_27_V_V, i16* %layer14_out_28_V_V, i16* %layer14_out_29_V_V, i16* %layer14_out_30_V_V, i16* %layer14_out_31_V_V, i16* %layer14_out_32_V_V, i16* %layer14_out_33_V_V, i16* %layer14_out_34_V_V, i16* %layer14_out_35_V_V, i16* %layer14_out_36_V_V, i16* %layer14_out_37_V_V, i16* %layer14_out_38_V_V, i16* %layer14_out_39_V_V, i16* %layer14_out_40_V_V, i16* %layer14_out_41_V_V, i16* %layer14_out_42_V_V, i16* %layer14_out_43_V_V, i16* %layer14_out_44_V_V, i16* %layer14_out_45_V_V, i16* %layer14_out_46_V_V, i16* %layer14_out_47_V_V, i16* %layer14_out_48_V_V, i16* %layer14_out_49_V_V, i16* %layer14_out_50_V_V, i16* %layer14_out_51_V_V, i16* %layer14_out_52_V_V, i16* %layer14_out_53_V_V, i16* %layer14_out_54_V_V, i16* %layer14_out_55_V_V, i16* %layer14_out_56_V_V, i16* %layer14_out_57_V_V, i16* %layer14_out_58_V_V, i16* %layer14_out_59_V_V, i16* %layer14_out_60_V_V, i16* %layer14_out_61_V_V, i16* %layer14_out_62_V_V, i16* %layer14_out_63_V_V, i16* %layer14_out_64_V_V, i16* %layer14_out_65_V_V, i16* %layer14_out_66_V_V, i16* %layer14_out_67_V_V, i16* %layer14_out_68_V_V, i16* %layer14_out_69_V_V, i16* %layer14_out_70_V_V, i16* %layer14_out_71_V_V, i16* %layer14_out_72_V_V, i16* %layer14_out_73_V_V, i16* %layer14_out_74_V_V, i16* %layer14_out_75_V_V, i16* %layer14_out_76_V_V, i16* %layer14_out_77_V_V, i16* %layer14_out_78_V_V, i16* %layer14_out_79_V_V, i16* %layer14_out_80_V_V, i16* %layer14_out_81_V_V, i16* %layer14_out_82_V_V, i16* %layer14_out_83_V_V, i16* %layer14_out_84_V_V, i16* %layer14_out_85_V_V, i16* %layer14_out_86_V_V, i16* %layer14_out_87_V_V, i16* %layer14_out_88_V_V, i16* %layer14_out_89_V_V, i16* %layer14_out_90_V_V, i16* %layer14_out_91_V_V, i16* %layer14_out_92_V_V, i16* %layer14_out_93_V_V, i16* %layer14_out_94_V_V, i16* %layer14_out_95_V_V, i16* %layer14_out_96_V_V, i16* %layer14_out_97_V_V, i16* %layer14_out_98_V_V, i16* %layer14_out_99_V_V, i16* %layer14_out_100_V_V, i16* %layer14_out_101_V_V, i16* %layer14_out_102_V_V, i16* %layer14_out_103_V_V, i16* %layer14_out_104_V_V, i16* %layer14_out_105_V_V, i16* %layer14_out_106_V_V, i16* %layer14_out_107_V_V, i16* %layer14_out_108_V_V, i16* %layer14_out_109_V_V, i16* %layer14_out_110_V_V, i16* %layer14_out_111_V_V, i16* %layer14_out_112_V_V, i16* %layer14_out_113_V_V, i16* %layer14_out_114_V_V, i16* %layer14_out_115_V_V, i16* %layer14_out_116_V_V, i16* %layer14_out_117_V_V, i16* %layer14_out_118_V_V, i16* %layer14_out_119_V_V, i16* %layer14_out_120_V_V, i16* %layer14_out_121_V_V, i16* %layer14_out_122_V_V, i16* %layer14_out_123_V_V, i16* %layer14_out_124_V_V, i16* %layer14_out_125_V_V, i16* %layer14_out_126_V_V, i16* %layer14_out_127_V_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln116"/></StgValue>
</operation>

<operation id="3196" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5829" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16">
<![CDATA[
ap_fixed_base.exit91:3141  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer15_out_0_V_V, i16* %layer15_out_1_V_V, i16* %layer15_out_2_V_V, i16* %layer15_out_3_V_V, i16* %layer15_out_4_V_V, i16* %layer15_out_5_V_V, i16* %layer15_out_6_V_V, i16* %layer15_out_7_V_V, i16* %layer15_out_8_V_V, i16* %layer15_out_9_V_V, i16* %layer15_out_10_V_V, i16* %layer15_out_11_V_V, i16* %layer15_out_12_V_V, i16* %layer15_out_13_V_V, i16* %layer15_out_14_V_V, i16* %layer15_out_15_V_V, i16* %layer15_out_16_V_V, i16* %layer15_out_17_V_V, i16* %layer15_out_18_V_V, i16* %layer15_out_19_V_V, i16* %layer15_out_20_V_V, i16* %layer15_out_21_V_V, i16* %layer15_out_22_V_V, i16* %layer15_out_23_V_V, i16* %layer15_out_24_V_V, i16* %layer15_out_25_V_V, i16* %layer15_out_26_V_V, i16* %layer15_out_27_V_V, i16* %layer15_out_28_V_V, i16* %layer15_out_29_V_V, i16* %layer15_out_30_V_V, i16* %layer15_out_31_V_V, i16* %layer15_out_32_V_V, i16* %layer15_out_33_V_V, i16* %layer15_out_34_V_V, i16* %layer15_out_35_V_V, i16* %layer15_out_36_V_V, i16* %layer15_out_37_V_V, i16* %layer15_out_38_V_V, i16* %layer15_out_39_V_V, i16* %layer15_out_40_V_V, i16* %layer15_out_41_V_V, i16* %layer15_out_42_V_V, i16* %layer15_out_43_V_V, i16* %layer15_out_44_V_V, i16* %layer15_out_45_V_V, i16* %layer15_out_46_V_V, i16* %layer15_out_47_V_V, i16* %layer15_out_48_V_V, i16* %layer15_out_49_V_V, i16* %layer15_out_50_V_V, i16* %layer15_out_51_V_V, i16* %layer15_out_52_V_V, i16* %layer15_out_53_V_V, i16* %layer15_out_54_V_V, i16* %layer15_out_55_V_V, i16* %layer15_out_56_V_V, i16* %layer15_out_57_V_V, i16* %layer15_out_58_V_V, i16* %layer15_out_59_V_V, i16* %layer15_out_60_V_V, i16* %layer15_out_61_V_V, i16* %layer15_out_62_V_V, i16* %layer15_out_63_V_V, i16* %layer15_out_64_V_V, i16* %layer15_out_65_V_V, i16* %layer15_out_66_V_V, i16* %layer15_out_67_V_V, i16* %layer15_out_68_V_V, i16* %layer15_out_69_V_V, i16* %layer15_out_70_V_V, i16* %layer15_out_71_V_V, i16* %layer15_out_72_V_V, i16* %layer15_out_73_V_V, i16* %layer15_out_74_V_V, i16* %layer15_out_75_V_V, i16* %layer15_out_76_V_V, i16* %layer15_out_77_V_V, i16* %layer15_out_78_V_V, i16* %layer15_out_79_V_V, i16* %layer15_out_80_V_V, i16* %layer15_out_81_V_V, i16* %layer15_out_82_V_V, i16* %layer15_out_83_V_V, i16* %layer15_out_84_V_V, i16* %layer15_out_85_V_V, i16* %layer15_out_86_V_V, i16* %layer15_out_87_V_V, i16* %layer15_out_88_V_V, i16* %layer15_out_89_V_V, i16* %layer15_out_90_V_V, i16* %layer15_out_91_V_V, i16* %layer15_out_92_V_V, i16* %layer15_out_93_V_V, i16* %layer15_out_94_V_V, i16* %layer15_out_95_V_V, i16* %layer15_out_96_V_V, i16* %layer15_out_97_V_V, i16* %layer15_out_98_V_V, i16* %layer15_out_99_V_V, i16* %layer15_out_100_V_V, i16* %layer15_out_101_V_V, i16* %layer15_out_102_V_V, i16* %layer15_out_103_V_V, i16* %layer15_out_104_V_V, i16* %layer15_out_105_V_V, i16* %layer15_out_106_V_V, i16* %layer15_out_107_V_V, i16* %layer15_out_108_V_V, i16* %layer15_out_109_V_V, i16* %layer15_out_110_V_V, i16* %layer15_out_111_V_V, i16* %layer15_out_112_V_V, i16* %layer15_out_113_V_V, i16* %layer15_out_114_V_V, i16* %layer15_out_115_V_V, i16* %layer15_out_116_V_V, i16* %layer15_out_117_V_V, i16* %layer15_out_118_V_V, i16* %layer15_out_119_V_V, i16* %layer15_out_120_V_V, i16* %layer15_out_121_V_V, i16* %layer15_out_122_V_V, i16* %layer15_out_123_V_V, i16* %layer15_out_124_V_V, i16* %layer15_out_125_V_V, i16* %layer15_out_126_V_V, i16* %layer15_out_127_V_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln121"/></StgValue>
</operation>

<operation id="3197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5830" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
ap_fixed_base.exit91:3142  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer16_out_0_V_V, i16* %layer16_out_1_V_V, i16* %layer16_out_2_V_V, i16* %layer16_out_3_V_V, i16* %layer16_out_4_V_V, i16* %layer16_out_5_V_V, i16* %layer16_out_6_V_V, i16* %layer16_out_7_V_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln126"/></StgValue>
</operation>

<operation id="3198" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5831" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
ap_fixed_base.exit91:3143  call fastcc void @Block_ap_fixed_base.exit913_proc(i16* %const_size_in_1, i16* %const_size_out_1)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="3199" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5845" bw="0">
<![CDATA[
ap_fixed_base.exit91:3157  ret void

]]></Node>
<StgValue><ssdm name="ret_ln131"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
