{
 "Device" : "GW2AR-18C",
 "Files" : [
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/BRAMS/gowin_dpb_program/gowin_dpb_program.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Buses/bus.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CLINT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/ALUCPU.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/CSRFile.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/RegFile.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/SignExtendSelector.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/constants.vh",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/control_alu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/control_branch.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/control_bypass_ex.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/control_main.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/control_stall_id.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/cpu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/mem_read_selector.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/mem_write_selector.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/signExtend.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/GPIO/PPU.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/GPIO/buttonModule.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/GPIO/cpuTimer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/GPIO/seven_segment.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/GPIO/uart.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/GPIO/uartController.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/DPBRAM.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/flash.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/flashController.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/memory.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/programMemory.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/ramMemory.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/config.vh",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/fifo_hs/fifo_hs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/fifo_sc_video.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/fifo_sc_videoAddress.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/gowin_rpll/gowin_rpll_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/gowin_rpll_800vga/gowin_rpll_800vga.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/gowin_rpll_ppu/gowin_rpll_ppu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/psram_memory_interface_hs_2ch/psram_memory_interface_hs_2ch.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenI2C/i2c.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenI2C/i2capi.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenI2C/screen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenI2C/textEngine.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenVGA/VGAMod.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenVGA/gowin_dpb/gowin_dpb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenVGA/gowin_osc/gowin_osc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenVGA/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenVGA/gowin_sp/gowin_sp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/soc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/word_bram.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}