# 2016-fall-CA-project
> CA project team work

## Project 1
- MIPS ISA with pipeline stage, data forwarding, stall and flush.
- How to run ?

``` iverilog testbench.v CPU.v ```

- Debugging

``` gtkwave <vcd file> ```
