		##### now the define parts
            	'ota_bias'	,[[32, 0],[33,0]],
		'ladder_fg[0]',[[31,15],[29,16],[32,16],[28,17]],
		'ota_bias[0]'	,[[32, 0]],#62-17 ota_bias col-ota_out[0]col value
		'ota_bias[1]'	,[[32, 0]],
		'ramp_ota_biasfb[0]',[[32,-1],[28,17-63]],
		'sd_ota_bias[0]',[[32,0-62+58]], #sigma delta fgota0 bias
		'sd_ota_bias[1]',[[32,63-62]], #sigma delta ota_fb bias
		'sd_ota_bias[2]',[[32, 0-62+60]], #sigma delta second fgota bias
		'sd_ota_bias[3]',[[32,62-62]], #sigma delta comparator ota
		'ota_biasfb[0]'	,[[32, 0],[28,-45]],#62-17 ota_bias col-ota_out[0]col value
		'fgota_biasfb[0]',[[32, 0]],#62-17 ota_bias col-ota_out[0]col value[32,-47]  may not need and can use ota_bias instead
		'fgota_biasfb[1]',[[32, 0]],
		'h_rect_bias[0]',[32,62], # HALF WAVE RECTIFIER
		'switch_cap_fg[0]',[[25,27],[18,27],[27,24],[10,19],[20,19],[27,23],[26,28],[26,20],[26,29],[8,18],[24,18],[13,21],[21,21],[11,22],[19,22],[28,59],[29,62],[29,61],[29,60]], #
		'switch_cap_bias[0]',[32,63], # HALF WAVE RECTIFIER
            	'gnd_out_c[0]', [[33, 0]],
            	'vdd_out_c[0]', [[33, 1]],
            	'nmirror_bias[0]', [[5, 1]],
            	'nmirror_bias[1]', [[4, 1]],
                'mux4_1_fg[0]',[[25,27],[25,28],[25,29],[25,30]],  # ,[0, range(27, 31)],#y
                'common_source1_fg[0]',[[18,0],[25,24]],
                'common_drain_fg[0]',[[18,1],[25,24],[20,0],[25,23]],
		'ichar_nfet_fg[0]' , [[17,16-62],[16,24-62],[31,24-62],[18,0-62],[31,2-62+58],[31,3-62+58]],
	        'cs_bias[0]'   ,[[25,1]],
            	'ota_p_bias[0]', [[33, 1]],
           	'ota_n_bias[0]', [[33, 0]],
		'ota_p_bias[1]', [[33, 1]],
           	'ota_n_bias[1]', [[33, 0]],
           	'c4_ota_p_bias[0]', [[33, 1-62+58]],
           	'c4_ota_n_bias[0]', [[33, 0-62+58]],
		'c4_ota_p_bias[1]', [[33, 1-62+60]],
           	'c4_ota_n_bias[1]', [[33, 0-62+60]],
           	'TIA_ota_p_bias[0]', [[33, 59]],
           	'TIA_ota_n_bias[0]', [[33, 58]],
			'TIA_ota_p_bias[1]', [[33, 61]],
           	'TIA_ota_n_bias[1]', [[33, 60]],
           	'Nagating_ota_p_bias[0]', [[33, 1-62+58]],
           	'Nagating_ota_n_bias[0]', [[33, 0-62+58]],
           	'Nagating_fbpfetbias' , [[32, 15-62]],
           	'peak_ota_p_bias[0]', [[33, 1-62+58]],
           	'peak_ota_n_bias[0]', [[33, 0-62+58]],
           	'sd_ota_p_bias[0]', [[33, 1-62+58]],
           	'sd_ota_n_bias[0]', [[33, 0-62+58]],
           	'sd_ota_p_bias[1]', [[33, 1-62+60]],
           	'sd_ota_n_bias[1]', [[33, 0-62+60]],
           	'ladder_fg_fb[0]', [[30,16-62]],
           	'ladder_filter_fg[0]', [[32,16-62],[27,16-62],[26,18-62],[31,15-62],[31,1-62+58],[31,0-62+58],[31,1-62+60],[31,0-62+60]],
           	'hh_neuron_b_local[0]', [[32,0-62],[31,0-62+58],[31,0-62+59],[29,0-62+15],[28,0-62+17],[29,0-62+26],[29,0-62+24],[31,0-62+15],[25,0-62+15],[26,0-62+19],[28,0-62+59],[15,0-62+18],[19,0-62+16],[30,0-62+16]],
           	'hh_neuron_b_bias_1[0]', [[32,0-62+58]], # fgota_Vin bias.
           	'hh_neuron_b_bias_2[0]', [[33,0-62+59]], # fgota_Vin pbias.
           	'hh_neuron_b_bias_3[0]', [[33,0-62+58]], # fgota_Vin nbias.
           	'hh_neuron_b_bias_4[0]', [[32,0-62+62]], # ota_Vout bias.
           	'HOP_bif_fg[0]',[[32,15-62],[31,15-62],[31,18-62],[27,18-62],[26,16-62],[30,16-62],[31,1-62+58],[31,0-62+58],[31,1-62+60],[31,0-62+60]], 
             	'speech_fg[0]',[[32,19-62],[32,20-62],[24,15-62],[28,62-62],[32,16-62],[30,16-62],[31,15-62],[31,1-62+58],[31,0-62+58],[31,1-62+60],[31,0-62+60],[28,2-62+57],[28,1-62+57],[28,0-62+57],[26,25-62],[27,15-62],[17,18-62],[16,0-62],[29,25-62],[28,17-62],[15,17-62]], #[16,0-62],[21,26-62],,[15,25-62],[14,1-62],pfet[15,17],[0,26]
		        'speech_pfetbias[0]' ,[[29,1-62]], #[26,1-62]
		         'speech_pfetbias[1]' ,[[29,0-62]], #[26,1-62]
		         'speech_peakotabias[0]' ,[[32,63-62]],
		         'speech_peakotabias[1]' ,[[32,62-62]], 
		    'cap_sense_fg[0]'            ,[[27,17],[25,17],[28,19],[28,2+57],[28,1+57],[28,0+57],[26,18]],
		    'cap_sense_pfet[0]',[28,17],		
		    'cap_sense_ota[0]',  [32,62],
		    'cap_sense_ota[1]',  [32,63], 
		    'bias_gen_fg[0]',  [[4,19],[25,32]],   #[4,19],[25,32]],  
		    'bias_gen_current1',  [[24,19]], 
		    'bias_gen_current2',  [[25,1]], 
		'lpf_2_otabias[0]',  [32,62],
		'lpf_2_otabias[1]',  [32,63],   
		'lpf_2_fg[0]',  [[28,18], [27,17],[26,18]],
		'hhneuron_fg[0]', [[32,19],[25,20],[24,19],[31,58],[31,59],[28,2+60],[28,1+60],[28,0+60],[28,2+57],[28,1+57],[28,0+57],[17,15],[25,25],[25,24],[31,24],[30,16],[19,16],[25,18],[31,60],[31,61],[26,27],[18,27]],
		'nfet_i2v_fg[0]', [[28,17],[29,24],[19,24],[18,0]],
		'nfet_i2v_otabias[0]', [32,62],
		'pfet_i2v_fg[0]', [[28,17],[29,26],[15,0],[14,0]],
		'pfet_i2v_otabias[0]', [32,62],
		'hh_nabias', [32,58],
		'hh_kbias', [32,60],
		'hh_fbpfetbias', [32,15],
		'hh_vinbias', [32,63],
		'hh_ota_p_bias[0]', [[33, 59]],
        	'hh_ota_n_bias[0]', [[33, 58]],
		'hh_ota_p_bias[1]', [[33, 61]],
        	'hh_ota_n_bias[1]', [[33, 60]],
		'hh_leak', [31,1],
		'ota_small_cap[0]', [[31,1],[31,0]],
		'ota_small_cap[1]', [[31,1],[31,0]],
		'ladder_fb[0]' , [[28,0],[27,-1]],
		'INF_bias[0]'  ,[[26,-61]],
		'INF_fg[0]'	,[[19,-45],[18,-62],[28,-44],[20,-38],[26,-39]],
		'c4_ota_bias[0]',[[32, 0-62+58]],#62-17 ota_bias col-ota_out[0]col value
		'c4_ota_bias[1]',[[32, 0-62+60]],
		'TIA_fgota_bias[0]',[[32, 58]],
		'TIA_fgota_bias[1]',[[32, 60]],
		'TIA_ota_bias[0]',[[32, 63]],
         'TIA_ota_buf_out[0]',[32, 62],
		'Nagating_ota_bias[0]',[[32, 0-62+58]],
		'Nagating_ota_bias[1]',[[32, 62-62]],
		'peak_ota_bias[0]',[[32, 0-62+58]],
		'dendiff_synapse[0]',[26,3],'dendiff_synapse[1]',[25,5],'dendiff_synapse[2]',[24,7],'dendiff_synapse[3]',[23,9],'dendiff_synapse[4]',[22,11],
		'dendiff_axial[0]',[26,4],'dendiff_axial[1]',[25,6],'dendiff_axial[2]',[24,8],'dendiff_axial[3]',[23,10],'dendiff_axial[4]',[22,12],
		'dendiff_leak[0]',[25,2],'dendiff_leak[1]',[24,2],'dendiff_leak[2]',[23,2],'dendiff_leak[3]',[22,2],'dendiff_leak[4]',[27,12],
		'dendiff_vmem[0]', [26,1],
		'c4_fg[0]'	,[[32,-43],[32,-46],[30,-46],[31,-47]],#[ota_bias0|ota0neg->cap0|cap0.in->ota0out|ota_bias1|ota1_fb] |c2 and c3 conections
		'TIA_fg[0]'	,[[26,15],[33,18],[32,15],[31,1+58],[31,0+58],[27,16],[30,16],[31,1],[31,1+60],[31,0+60],[29,18],[30,19],[25,0],[28,57],[28,17],[29,20],[24,0],[29,57]],
		'Nagating_fg[0]'	,[[32,19-62],[25,20-62],[24,19-62],[28,2-62+60],[28,1-62+60],[28,0-62+60],[28,2-62+57],[28,1-62+57],[28,0-62+57]],
		'c4_cap_3x[0]',[28,2-62+57],
		'c4_cap_2x[0]',[28,1-62+57],
		'c4_cap_1x[0]',[28,0-62+57],
		'c4_ota_small_cap[0]', [[31,1-62+58],[31,0-62+58]],
		'c4_ota_small_cap[1]', [[31,1-62+60],[31,0-62+60]],
		'peak_ota_small_cap[0]', [[31,1-62+58],[31,0-62+58]],
		'lpf_fg[0]'	,[[26,-43],[26,-42],[26,-41],[26,-40],[25,-61],[24,-61],[23,-61],[22,-61]],
		'h_rect_fg[0]',[[16,1],[17,25],[14,1],[17,17],[15,17]],
		'peak_detector_fg[0]',[[32,25-62],[15,15-62],[14,25-62],[16,1-62],[30,26-62],[30,0-62]],
		 #'ramp_fe_fg[0]' ,[[32,27-62],[25,27-62],[12,19-62],[12,15-62],[29,15-62],[28,17-62],[26,17-62],[28,0-62+57],[28,1-62+57],[28,2-62+57],[31,1-62+58],[31,0-62+58],[33,1-62],[13,16-62],[31,18-62],[30,16-62],[31,1-62+60],[31,0-62+60],[15,18-62],[19,18-62],[18,0-62],[24,26-62],[24,24-62]], #w/tgate and no fb
		'ramp_fe_fg[0]' ,[[32,27-62],[25,27-62],[12,19-62],[12,15-62],[30,15-62],[28,2-62+57],[31,1-62+58],[31,0-62+58],[33,1-62],[31,1-62+60],[31,0-62+60],[15,16-62],[19,16-62],[18,0-62],[17,26-62],[17,24-62],[21,24-62],[16,1-62],[20,0-62],[13,25-62],[13,23-62],[31,1-62+60],[31,0-62+60],[26,18-62],[27,25-62]], #w/tgate and no fb, also needs buffer for GPIO
		'ramp_pfetinput[0]' ,[[32,1-62]], #w/tgate and no fb
		'ramp_pfetinput[1]' ,[[14,1-62]], #w/tgate and no fb
		'sigma_delta_fe_fg[0]',[[32,31-62],[27,31-62],[30,31-62],[28,31-62],[31,18-62],[31,15-62],[12,16-62],[29,27-62],[26,17-62],[31,1-62+58],[31,0-62+58],[31,1-62+60],[31,0-62+60]],
                'volt_div_fg[0]' ,[[33,19-58]],
		'volt_div_fg[1]',[[31,20-58]],
                'integrator_fg[0]',[[28,19-57],[28,27-57],[12,17-57],[25,17-57],[27,17-57],[26,18-57]],
                'integrator_nmirror_fg[0]',[[28,19-57],[28,27-57],[12,17-57],[25,17-57],[27,17-57],[26,18-57],[28,31-57]],
             	'integrator_ota0[0]'   ,[[32,62-57]],
	        'integrator_ota1[0]'   ,[[32,63-57]],
             	'integrator_nmirror_ota0[0]'   ,[[32,62-57]],
	        'integrator_nmirror_ota1[0]'   ,[[32,63-57]],
	        'integrator_nmirror_ota2[0]'   ,[[5,1-57]],
                'lpf_cap_3x[0:1]',[28,[-5,-2]],
		'lpf_cap_2x[0:1]',[28,[-4,-1]],
		'lpf_cap_1x[0:1]',[28,[-3, 0]],
		'lpf_cap_3x[2:3]',[29,[-5,-2]],# cap2 and 3
		'lpf_cap_2x[2:3]',[29,[-4,-1]],
		'lpf_cap_1x[2:3]',[29,[-3, 0]],
		'fgota_small_cap[0]',[[31,0],[31,1]],# switch for both n and p
		'fgota_small_cap[1]',[[31,0],[31,1]],#switches for both n and p
		'cap_1x_vd[0]'	,[28, 1], #cap0 for voltage divider[0] 58
		'cap_2x_vd[0]'	,[28, 0], #cap0 for voltage divider[0]
		'cap_3x_vd[0]'	,[28, -1], #cap0 for voltage divider[0]
		'cap_1x_vd[1]'	,[29,2], #cap0 for voltage divider[1]
		'cap_2x_vd[1]'	,[29,1], #cap0 for voltage divider[1]
		'cap_3x_vd[1]'	,[29,0], #cap0 for voltage divider[1]
                'vd_target[0:1]',[[33,31],13-58],
                'cap_1x[0:3]'	,[[28,29,28,29], 2],
		'cap_2x[0:3]'	,[[28,29,28,29], 1],
		'inv_mcab_ls[0]',[[25,23],[25,25],[21,19],[20,0],[17,19],[16,1]],
		'macrocab_ex2_ls[0]',[[21,22],[20,23],[31,61],[31,60],[31,59],[31,58]],
		'macrocab_ex2_cap0_4x_cs[0]',[28,57],
		'macrocab_ex2_cap0_2x_cs[0]',[28,58],
		'macrocab_ex2_cap0_1x_cs[0]',[28,59],
		'macrocab_ex2_cap1_4x_cs[0]',[28,57],
		'macrocab_ex2_cap1_2x_cs[0]',[28,58],
		'macrocab_ex2_cap1_1x_cs[0]',[28,59],
		'macrocab_ex2_fgota1_ibias[0]',[32,60],
		'macrocab_ex2_fgota1_pbias[0]',[33,61],
		'macrocab_ex2_fgota1_nbias[0]',[33,60],
		'macrocab_ex2_fgota0_ibias[0]',[32,58],
		'macrocab_ex2_fgota0_pbias[0]',[33,59],
		'macrocab_ex2_fgota0_nbias[0]',[33,58],
		'macrocab_ex2_ota0_ibias[0]',[32,62],
		'macrocab_ex2_ota1_ibias[0]',[32,63],
		'macrocab_ex2_fgswc_ibias1[0]',[21,25],
		'macrocab_ex2_fgswc_ibias2[0]',[20,26],
