{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721650500836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721650500837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 09:15:00 2024 " "Processing started: Mon Jul 22 09:15:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721650500837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721650500837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721650500837 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1721650501831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica2 " "Found entity 1: pratica2" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721650502060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721650502060 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1721650502066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721650502066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721650502066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.v" "" { Text "C:/Verilog/pratica2desenv/extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721650502072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721650502072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Found entity 1: addSub" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721650502076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721650502076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/Verilog/pratica2desenv/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721650502080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721650502080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controle.v(22) " "Verilog HDL information at controle.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1721650502086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721650502088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721650502088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Verilog/pratica2desenv/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721650502093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721650502093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2tol.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2tol.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721650502096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721650502096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.v" "" { Text "C:/Verilog/pratica2desenv/test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721650502102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721650502102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_controle " "Found entity 1: test_bench_controle" {  } { { "test_bench_controle.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721650502107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721650502107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_mux " "Found entity 1: test_bench_mux" {  } { { "test_bench_mux.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721650502113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721650502113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_registrador " "Found entity 1: test_bench_registrador" {  } { { "test_bench_registrador.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721650502121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721650502121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_addSub " "Found entity 1: test_bench_addSub" {  } { { "test_bench_addSub.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_addSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721650502126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721650502126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica2 " "Elaborating entity \"pratica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1721650502242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:reg0 " "Elaborating entity \"registrador\" for hierarchy \"registrador:reg0\"" {  } { { "pratica2.v" "reg0" { Text "C:/Verilog/pratica2desenv/pratica2.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721650502261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"mux:mux_inst\"" {  } { { "pratica2.v" "mux_inst" { Text "C:/Verilog/pratica2desenv/pratica2.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721650502302 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "mux.v(12) " "Verilog HDL warning at mux.v(12): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1721650502308 "|pratica2|mux:mux_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(12) " "Verilog HDL Case Statement warning at mux.v(12): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1721650502308 "|pratica2|mux:mux_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buswires mux.v(12) " "Verilog HDL Always Construct warning at mux.v(12): inferring latch(es) for variable \"buswires\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1721650502308 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[0\] mux.v(12) " "Inferred latch for \"buswires\[0\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502310 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[1\] mux.v(12) " "Inferred latch for \"buswires\[1\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502310 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[2\] mux.v(12) " "Inferred latch for \"buswires\[2\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502310 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[3\] mux.v(12) " "Inferred latch for \"buswires\[3\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502310 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[4\] mux.v(12) " "Inferred latch for \"buswires\[4\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502310 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[5\] mux.v(12) " "Inferred latch for \"buswires\[5\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502310 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[6\] mux.v(12) " "Inferred latch for \"buswires\[6\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502310 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[7\] mux.v(12) " "Inferred latch for \"buswires\[7\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502310 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[8\] mux.v(12) " "Inferred latch for \"buswires\[8\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502310 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[9\] mux.v(12) " "Inferred latch for \"buswires\[9\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502311 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[10\] mux.v(12) " "Inferred latch for \"buswires\[10\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502311 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[11\] mux.v(12) " "Inferred latch for \"buswires\[11\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502311 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[12\] mux.v(12) " "Inferred latch for \"buswires\[12\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502311 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[13\] mux.v(12) " "Inferred latch for \"buswires\[13\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502311 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[14\] mux.v(12) " "Inferred latch for \"buswires\[14\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502311 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[15\] mux.v(12) " "Inferred latch for \"buswires\[15\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1721650502311 "|pratica2|mux:mux_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub addSub:addSub " "Elaborating entity \"addSub\" for hierarchy \"addSub:addSub\"" {  } { { "pratica2.v" "addSub" { Text "C:/Verilog/pratica2desenv/pratica2.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721650502317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:ctrl " "Elaborating entity \"controle\" for hierarchy \"controle:ctrl\"" {  } { { "pratica2.v" "ctrl" { Text "C:/Verilog/pratica2desenv/pratica2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721650502322 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Instrucion controle.v(13) " "Verilog HDL or VHDL warning at controle.v(13): object \"Instrucion\" assigned a value but never read" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1721650502328 "|pratica2|controle:ctrl"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Instrucion controle.v(15) " "Verilog HDL warning at controle.v(15): initial value for variable Instrucion should be constant" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 15 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1721650502328 "|pratica2|controle:ctrl"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[0\] " "Latch mux:mux_inst\|buswires\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503975 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[1\] " "Latch mux:mux_inst\|buswires\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503975 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[2\] " "Latch mux:mux_inst\|buswires\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503976 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[3\] " "Latch mux:mux_inst\|buswires\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503976 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[4\] " "Latch mux:mux_inst\|buswires\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503976 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[5\] " "Latch mux:mux_inst\|buswires\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503976 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[6\] " "Latch mux:mux_inst\|buswires\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503976 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[7\] " "Latch mux:mux_inst\|buswires\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503977 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[8\] " "Latch mux:mux_inst\|buswires\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503977 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[9\] " "Latch mux:mux_inst\|buswires\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503977 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[10\] " "Latch mux:mux_inst\|buswires\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503977 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[11\] " "Latch mux:mux_inst\|buswires\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503977 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[12\] " "Latch mux:mux_inst\|buswires\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503978 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[13\] " "Latch mux:mux_inst\|buswires\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503978 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[14\] " "Latch mux:mux_inst\|buswires\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503978 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[15\] " "Latch mux:mux_inst\|buswires\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|g_out " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1721650503978 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1721650503978 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[0\] GND " "Pin \"r7t\[0\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[1\] GND " "Pin \"r7t\[1\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[2\] GND " "Pin \"r7t\[2\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[3\] GND " "Pin \"r7t\[3\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[4\] GND " "Pin \"r7t\[4\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[5\] GND " "Pin \"r7t\[5\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[6\] GND " "Pin \"r7t\[6\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[7\] GND " "Pin \"r7t\[7\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[8\] GND " "Pin \"r7t\[8\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[9\] GND " "Pin \"r7t\[9\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[10\] GND " "Pin \"r7t\[10\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[11\] GND " "Pin \"r7t\[11\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[12\] GND " "Pin \"r7t\[12\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[13\] GND " "Pin \"r7t\[13\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[14\] GND " "Pin \"r7t\[14\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7t\[15\] GND " "Pin \"r7t\[15\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7t[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7_int GND " "Pin \"r7_int\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7_outt GND " "Pin \"r7_outt\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721650504095 "|pratica2|r7_outt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1721650504095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1721650504874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/pratica2desenv/output_files/pratica2.map.smsg " "Generated suppressed messages file C:/Verilog/pratica2desenv/output_files/pratica2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1721650505052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1721650505551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721650505551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "644 " "Implemented 644 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1721650505754 ""} { "Info" "ICUT_CUT_TM_OPINS" "230 " "Implemented 230 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1721650505754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "386 " "Implemented 386 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1721650505754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1721650505754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721650505804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 22 09:15:05 2024 " "Processing ended: Mon Jul 22 09:15:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721650505804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721650505804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721650505804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721650505804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721650507810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721650507811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 09:15:06 2024 " "Processing started: Mon Jul 22 09:15:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721650507811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721650507811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721650507812 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721650508056 ""}
{ "Info" "0" "" "Project  = pratica2" {  } {  } 0 0 "Project  = pratica2" 0 0 "Fitter" 0 0 1721650508058 ""}
{ "Info" "0" "" "Revision = pratica2" {  } {  } 0 0 "Revision = pratica2" 0 0 "Fitter" 0 0 1721650508058 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1721650508296 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pratica2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"pratica2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721650508324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721650508410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721650508411 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721650508655 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721650508688 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1721650509914 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1721650509914 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721650509914 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1721650509940 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 771 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1721650509940 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 772 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1721650509940 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1721650509940 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "258 258 " "No exact pin location assignment(s) for 258 pins of 258 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Pin q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Pin q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Pin q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Pin q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[8\] " "Pin q\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[9\] " "Pin q\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[10\] " "Pin q\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[11\] " "Pin q\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[12\] " "Pin q\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[13\] " "Pin q\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[14\] " "Pin q\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[15\] " "Pin q\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[0\] " "Pin r0t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[1\] " "Pin r0t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[2\] " "Pin r0t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[3\] " "Pin r0t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[4\] " "Pin r0t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[5\] " "Pin r0t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[6\] " "Pin r0t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[7\] " "Pin r0t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[8\] " "Pin r0t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[9\] " "Pin r0t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[10\] " "Pin r0t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[11\] " "Pin r0t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[12\] " "Pin r0t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[13\] " "Pin r0t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[14\] " "Pin r0t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0t\[15\] " "Pin r0t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0t[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[0\] " "Pin r1t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[1\] " "Pin r1t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[2\] " "Pin r1t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[3\] " "Pin r1t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[4\] " "Pin r1t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[5\] " "Pin r1t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[6\] " "Pin r1t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[7\] " "Pin r1t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[8\] " "Pin r1t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[9\] " "Pin r1t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[10\] " "Pin r1t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[11\] " "Pin r1t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[12\] " "Pin r1t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[13\] " "Pin r1t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[14\] " "Pin r1t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1t\[15\] " "Pin r1t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1t[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[0\] " "Pin r2t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[1\] " "Pin r2t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[2\] " "Pin r2t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[3\] " "Pin r2t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[4\] " "Pin r2t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[5\] " "Pin r2t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[6\] " "Pin r2t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[7\] " "Pin r2t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[8\] " "Pin r2t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[9\] " "Pin r2t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[10\] " "Pin r2t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[11\] " "Pin r2t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[12\] " "Pin r2t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[13\] " "Pin r2t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[14\] " "Pin r2t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2t\[15\] " "Pin r2t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2t[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[0\] " "Pin r3t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[1\] " "Pin r3t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[2\] " "Pin r3t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[3\] " "Pin r3t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[4\] " "Pin r3t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[5\] " "Pin r3t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[6\] " "Pin r3t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[7\] " "Pin r3t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[8\] " "Pin r3t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[9\] " "Pin r3t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[10\] " "Pin r3t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[11\] " "Pin r3t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[12\] " "Pin r3t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[13\] " "Pin r3t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[14\] " "Pin r3t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3t\[15\] " "Pin r3t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3t[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[0\] " "Pin r4t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[1\] " "Pin r4t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[2\] " "Pin r4t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[3\] " "Pin r4t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[4\] " "Pin r4t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[5\] " "Pin r4t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[6\] " "Pin r4t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[7\] " "Pin r4t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[8\] " "Pin r4t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[9\] " "Pin r4t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[10\] " "Pin r4t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[11\] " "Pin r4t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[12\] " "Pin r4t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[13\] " "Pin r4t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[14\] " "Pin r4t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4t\[15\] " "Pin r4t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4t[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[0\] " "Pin r5t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[1\] " "Pin r5t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[2\] " "Pin r5t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[3\] " "Pin r5t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[4\] " "Pin r5t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[5\] " "Pin r5t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[6\] " "Pin r5t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[7\] " "Pin r5t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[8\] " "Pin r5t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[9\] " "Pin r5t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[10\] " "Pin r5t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[11\] " "Pin r5t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[12\] " "Pin r5t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[13\] " "Pin r5t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[14\] " "Pin r5t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5t\[15\] " "Pin r5t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5t[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[0\] " "Pin r6t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[1\] " "Pin r6t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[2\] " "Pin r6t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[3\] " "Pin r6t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[4\] " "Pin r6t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[5\] " "Pin r6t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[6\] " "Pin r6t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[7\] " "Pin r6t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[8\] " "Pin r6t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[9\] " "Pin r6t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[10\] " "Pin r6t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[11\] " "Pin r6t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[12\] " "Pin r6t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[13\] " "Pin r6t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[14\] " "Pin r6t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6t\[15\] " "Pin r6t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6t[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[0\] " "Pin r7t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[1\] " "Pin r7t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[2\] " "Pin r7t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[3\] " "Pin r7t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[4\] " "Pin r7t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[5\] " "Pin r7t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[6\] " "Pin r7t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[7\] " "Pin r7t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[8\] " "Pin r7t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[9\] " "Pin r7t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[10\] " "Pin r7t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[11\] " "Pin r7t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[12\] " "Pin r7t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[13\] " "Pin r7t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[14\] " "Pin r7t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7t\[15\] " "Pin r7t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7t[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[0\] " "Pin At\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[1\] " "Pin At\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[2\] " "Pin At\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[3\] " "Pin At\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[4\] " "Pin At\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[5\] " "Pin At\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[6\] " "Pin At\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[7\] " "Pin At\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[8\] " "Pin At\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[9\] " "Pin At\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[10\] " "Pin At\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[11\] " "Pin At\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[12\] " "Pin At\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[13\] " "Pin At\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[14\] " "Pin At\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "At\[15\] " "Pin At\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { At[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { At[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[0\] " "Pin Gt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[1\] " "Pin Gt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[2\] " "Pin Gt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[3\] " "Pin Gt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[4\] " "Pin Gt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[5\] " "Pin Gt\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[6\] " "Pin Gt\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[7\] " "Pin Gt\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[8\] " "Pin Gt\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[9\] " "Pin Gt\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[10\] " "Pin Gt\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[11\] " "Pin Gt\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[12\] " "Pin Gt\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[13\] " "Pin Gt\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[14\] " "Pin Gt\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Gt\[15\] " "Pin Gt\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Gt[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Gt[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0_int " "Pin r0_int not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0_int } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1_int " "Pin r1_int not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1_int } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2_int " "Pin r2_int not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2_int } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3_int " "Pin r3_int not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3_int } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4_int " "Pin r4_int not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4_int } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5_int " "Pin r5_int not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5_int } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6_int " "Pin r6_int not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6_int } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7_int " "Pin r7_int not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7_int } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r0_outt " "Pin r0_outt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r0_outt } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r0_outt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1_outt " "Pin r1_outt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r1_outt } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1_outt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2_outt " "Pin r2_outt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r2_outt } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2_outt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3_outt " "Pin r3_outt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r3_outt } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3_outt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4_outt " "Pin r4_outt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r4_outt } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4_outt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5_outt " "Pin r5_outt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r5_outt } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5_outt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6_outt " "Pin r6_outt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r6_outt } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6_outt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7_outt " "Pin r7_outt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r7_outt } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7_outt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g_outt " "Pin g_outt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { g_outt } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_outt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dinoutt " "Pin dinoutt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dinoutt } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dinoutt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_int " "Pin a_int not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a_int } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g_int " "Pin g_int not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { g_int } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_subt " "Pin add_subt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { add_subt } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_subt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "donet " "Pin donet not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { donet } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { donet } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[0\] " "Pin addsub_outt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[1\] " "Pin addsub_outt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[2\] " "Pin addsub_outt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[3\] " "Pin addsub_outt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[4\] " "Pin addsub_outt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[5\] " "Pin addsub_outt\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[6\] " "Pin addsub_outt\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[7\] " "Pin addsub_outt\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[8\] " "Pin addsub_outt\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[9\] " "Pin addsub_outt\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[10\] " "Pin addsub_outt\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[11\] " "Pin addsub_outt\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[12\] " "Pin addsub_outt\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[13\] " "Pin addsub_outt\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[14\] " "Pin addsub_outt\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addsub_outt\[15\] " "Pin addsub_outt\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addsub_outt[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addsub_outt[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[0\] " "Pin buswiret\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[1\] " "Pin buswiret\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[2\] " "Pin buswiret\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[3\] " "Pin buswiret\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[4\] " "Pin buswiret\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[5\] " "Pin buswiret\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[6\] " "Pin buswiret\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[7\] " "Pin buswiret\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[8\] " "Pin buswiret\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[9\] " "Pin buswiret\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[10\] " "Pin buswiret\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[11\] " "Pin buswiret\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[12\] " "Pin buswiret\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[13\] " "Pin buswiret\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[14\] " "Pin buswiret\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buswiret\[15\] " "Pin buswiret\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { buswiret[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buswiret[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[0\] " "Pin din\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[1\] " "Pin din\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[2\] " "Pin din\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[3\] " "Pin din\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[4\] " "Pin din\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[5\] " "Pin din\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[6\] " "Pin din\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[7\] " "Pin din\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[8\] " "Pin din\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[9\] " "Pin din\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[9] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[10\] " "Pin din\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[10] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[11\] " "Pin din\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[11] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[12\] " "Pin din\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[12] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[13\] " "Pin din\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[13] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[14\] " "Pin din\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[14] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[15\] " "Pin din\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[15] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "run " "Pin run not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { run } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[8\] " "Pin ir\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[8] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[7\] " "Pin ir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[7] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[4\] " "Pin ir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[4] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[5\] " "Pin ir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[5] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[3\] " "Pin ir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[3] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resetn " "Pin resetn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { resetn } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[0\] " "Pin ir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[0] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[1\] " "Pin ir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[1] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[2\] " "Pin ir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[2] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[6\] " "Pin ir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir[6] } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1721650510261 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1721650510261 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1721650510587 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pratica2.sdc " "Synopsys Design Constraints File file not found: 'pratica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721650510599 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1721650510606 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1721650510645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1721650510723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r6_out " "Destination node controle:ctrl\|r6_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r6_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721650510723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r5_out " "Destination node controle:ctrl\|r5_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r5_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721650510723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r4_out " "Destination node controle:ctrl\|r4_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r4_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721650510723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r3_out " "Destination node controle:ctrl\|r3_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r3_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721650510723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r2_out " "Destination node controle:ctrl\|r2_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r2_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721650510723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r1_out " "Destination node controle:ctrl\|r1_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r1_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721650510723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|r0_out " "Destination node controle:ctrl\|r0_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|r0_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721650510723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:ctrl\|g_out " "Destination node controle:ctrl\|g_out" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:ctrl|g_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721650510723 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1721650510723 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721650510723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux:mux_inst\|always0~6  " "Automatically promoted node mux:mux_inst\|always0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1721650510725 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:mux_inst|always0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 0 { 0 ""} 0 588 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721650510725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1721650510949 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721650510954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721650510954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721650510955 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721650510955 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1721650510955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1721650510955 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1721650510967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1721650510968 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1721650510974 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721650510974 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "257 unused 3.3V 27 230 0 " "Number of I/O pins in group: 257 (unused VREF, 3.3V VCCIO, 27 input, 230 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1721650510976 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1721650510976 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1721650510976 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721650510976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721650510976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721650510976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721650510976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721650510976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721650510976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721650510976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1721650510976 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1721650510976 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1721650510976 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721650511161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721650515188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721650515519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721650515529 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721650519210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721650519210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721650519380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "C:/Verilog/pratica2desenv/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1721650521747 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721650521747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721650523646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1721650523652 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721650523652 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1721650523684 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721650523697 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "230 " "Found 230 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[8\] 0 " "Pin \"q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[9\] 0 " "Pin \"q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[10\] 0 " "Pin \"q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[11\] 0 " "Pin \"q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[12\] 0 " "Pin \"q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[13\] 0 " "Pin \"q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[14\] 0 " "Pin \"q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[15\] 0 " "Pin \"q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[0\] 0 " "Pin \"r0t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[1\] 0 " "Pin \"r0t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[2\] 0 " "Pin \"r0t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[3\] 0 " "Pin \"r0t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[4\] 0 " "Pin \"r0t\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[5\] 0 " "Pin \"r0t\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[6\] 0 " "Pin \"r0t\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[7\] 0 " "Pin \"r0t\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[8\] 0 " "Pin \"r0t\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[9\] 0 " "Pin \"r0t\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[10\] 0 " "Pin \"r0t\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[11\] 0 " "Pin \"r0t\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[12\] 0 " "Pin \"r0t\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[13\] 0 " "Pin \"r0t\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[14\] 0 " "Pin \"r0t\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0t\[15\] 0 " "Pin \"r0t\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[0\] 0 " "Pin \"r1t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[1\] 0 " "Pin \"r1t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[2\] 0 " "Pin \"r1t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[3\] 0 " "Pin \"r1t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[4\] 0 " "Pin \"r1t\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[5\] 0 " "Pin \"r1t\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[6\] 0 " "Pin \"r1t\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[7\] 0 " "Pin \"r1t\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[8\] 0 " "Pin \"r1t\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[9\] 0 " "Pin \"r1t\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[10\] 0 " "Pin \"r1t\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[11\] 0 " "Pin \"r1t\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[12\] 0 " "Pin \"r1t\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[13\] 0 " "Pin \"r1t\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[14\] 0 " "Pin \"r1t\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1t\[15\] 0 " "Pin \"r1t\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[0\] 0 " "Pin \"r2t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[1\] 0 " "Pin \"r2t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[2\] 0 " "Pin \"r2t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[3\] 0 " "Pin \"r2t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[4\] 0 " "Pin \"r2t\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[5\] 0 " "Pin \"r2t\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[6\] 0 " "Pin \"r2t\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[7\] 0 " "Pin \"r2t\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[8\] 0 " "Pin \"r2t\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[9\] 0 " "Pin \"r2t\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[10\] 0 " "Pin \"r2t\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[11\] 0 " "Pin \"r2t\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[12\] 0 " "Pin \"r2t\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[13\] 0 " "Pin \"r2t\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[14\] 0 " "Pin \"r2t\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2t\[15\] 0 " "Pin \"r2t\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[0\] 0 " "Pin \"r3t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[1\] 0 " "Pin \"r3t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[2\] 0 " "Pin \"r3t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[3\] 0 " "Pin \"r3t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[4\] 0 " "Pin \"r3t\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[5\] 0 " "Pin \"r3t\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[6\] 0 " "Pin \"r3t\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[7\] 0 " "Pin \"r3t\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[8\] 0 " "Pin \"r3t\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[9\] 0 " "Pin \"r3t\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[10\] 0 " "Pin \"r3t\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[11\] 0 " "Pin \"r3t\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[12\] 0 " "Pin \"r3t\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[13\] 0 " "Pin \"r3t\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[14\] 0 " "Pin \"r3t\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3t\[15\] 0 " "Pin \"r3t\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[0\] 0 " "Pin \"r4t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[1\] 0 " "Pin \"r4t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[2\] 0 " "Pin \"r4t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[3\] 0 " "Pin \"r4t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[4\] 0 " "Pin \"r4t\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[5\] 0 " "Pin \"r4t\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[6\] 0 " "Pin \"r4t\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[7\] 0 " "Pin \"r4t\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[8\] 0 " "Pin \"r4t\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[9\] 0 " "Pin \"r4t\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[10\] 0 " "Pin \"r4t\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[11\] 0 " "Pin \"r4t\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[12\] 0 " "Pin \"r4t\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[13\] 0 " "Pin \"r4t\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[14\] 0 " "Pin \"r4t\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4t\[15\] 0 " "Pin \"r4t\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[0\] 0 " "Pin \"r5t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[1\] 0 " "Pin \"r5t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[2\] 0 " "Pin \"r5t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[3\] 0 " "Pin \"r5t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[4\] 0 " "Pin \"r5t\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[5\] 0 " "Pin \"r5t\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[6\] 0 " "Pin \"r5t\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[7\] 0 " "Pin \"r5t\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[8\] 0 " "Pin \"r5t\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[9\] 0 " "Pin \"r5t\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[10\] 0 " "Pin \"r5t\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[11\] 0 " "Pin \"r5t\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[12\] 0 " "Pin \"r5t\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[13\] 0 " "Pin \"r5t\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[14\] 0 " "Pin \"r5t\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5t\[15\] 0 " "Pin \"r5t\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[0\] 0 " "Pin \"r6t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[1\] 0 " "Pin \"r6t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[2\] 0 " "Pin \"r6t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[3\] 0 " "Pin \"r6t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[4\] 0 " "Pin \"r6t\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[5\] 0 " "Pin \"r6t\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[6\] 0 " "Pin \"r6t\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[7\] 0 " "Pin \"r6t\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[8\] 0 " "Pin \"r6t\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[9\] 0 " "Pin \"r6t\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[10\] 0 " "Pin \"r6t\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[11\] 0 " "Pin \"r6t\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[12\] 0 " "Pin \"r6t\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[13\] 0 " "Pin \"r6t\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[14\] 0 " "Pin \"r6t\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6t\[15\] 0 " "Pin \"r6t\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[0\] 0 " "Pin \"r7t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[1\] 0 " "Pin \"r7t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[2\] 0 " "Pin \"r7t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[3\] 0 " "Pin \"r7t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[4\] 0 " "Pin \"r7t\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[5\] 0 " "Pin \"r7t\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[6\] 0 " "Pin \"r7t\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[7\] 0 " "Pin \"r7t\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[8\] 0 " "Pin \"r7t\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[9\] 0 " "Pin \"r7t\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[10\] 0 " "Pin \"r7t\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[11\] 0 " "Pin \"r7t\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[12\] 0 " "Pin \"r7t\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[13\] 0 " "Pin \"r7t\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[14\] 0 " "Pin \"r7t\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7t\[15\] 0 " "Pin \"r7t\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[0\] 0 " "Pin \"At\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[1\] 0 " "Pin \"At\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[2\] 0 " "Pin \"At\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[3\] 0 " "Pin \"At\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[4\] 0 " "Pin \"At\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[5\] 0 " "Pin \"At\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[6\] 0 " "Pin \"At\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[7\] 0 " "Pin \"At\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[8\] 0 " "Pin \"At\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[9\] 0 " "Pin \"At\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[10\] 0 " "Pin \"At\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[11\] 0 " "Pin \"At\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[12\] 0 " "Pin \"At\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[13\] 0 " "Pin \"At\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[14\] 0 " "Pin \"At\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "At\[15\] 0 " "Pin \"At\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[0\] 0 " "Pin \"Gt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[1\] 0 " "Pin \"Gt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[2\] 0 " "Pin \"Gt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[3\] 0 " "Pin \"Gt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[4\] 0 " "Pin \"Gt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[5\] 0 " "Pin \"Gt\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[6\] 0 " "Pin \"Gt\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[7\] 0 " "Pin \"Gt\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[8\] 0 " "Pin \"Gt\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[9\] 0 " "Pin \"Gt\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[10\] 0 " "Pin \"Gt\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[11\] 0 " "Pin \"Gt\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[12\] 0 " "Pin \"Gt\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[13\] 0 " "Pin \"Gt\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[14\] 0 " "Pin \"Gt\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Gt\[15\] 0 " "Pin \"Gt\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0_int 0 " "Pin \"r0_int\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1_int 0 " "Pin \"r1_int\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2_int 0 " "Pin \"r2_int\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3_int 0 " "Pin \"r3_int\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4_int 0 " "Pin \"r4_int\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5_int 0 " "Pin \"r5_int\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6_int 0 " "Pin \"r6_int\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7_int 0 " "Pin \"r7_int\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r0_outt 0 " "Pin \"r0_outt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1_outt 0 " "Pin \"r1_outt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2_outt 0 " "Pin \"r2_outt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3_outt 0 " "Pin \"r3_outt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4_outt 0 " "Pin \"r4_outt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5_outt 0 " "Pin \"r5_outt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6_outt 0 " "Pin \"r6_outt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7_outt 0 " "Pin \"r7_outt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_outt 0 " "Pin \"g_outt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dinoutt 0 " "Pin \"dinoutt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a_int 0 " "Pin \"a_int\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_int 0 " "Pin \"g_int\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_subt 0 " "Pin \"add_subt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "donet 0 " "Pin \"donet\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[0\] 0 " "Pin \"addsub_outt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[1\] 0 " "Pin \"addsub_outt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[2\] 0 " "Pin \"addsub_outt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[3\] 0 " "Pin \"addsub_outt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[4\] 0 " "Pin \"addsub_outt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[5\] 0 " "Pin \"addsub_outt\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[6\] 0 " "Pin \"addsub_outt\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[7\] 0 " "Pin \"addsub_outt\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[8\] 0 " "Pin \"addsub_outt\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[9\] 0 " "Pin \"addsub_outt\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[10\] 0 " "Pin \"addsub_outt\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[11\] 0 " "Pin \"addsub_outt\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[12\] 0 " "Pin \"addsub_outt\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[13\] 0 " "Pin \"addsub_outt\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[14\] 0 " "Pin \"addsub_outt\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addsub_outt\[15\] 0 " "Pin \"addsub_outt\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[0\] 0 " "Pin \"buswiret\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[1\] 0 " "Pin \"buswiret\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[2\] 0 " "Pin \"buswiret\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[3\] 0 " "Pin \"buswiret\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[4\] 0 " "Pin \"buswiret\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[5\] 0 " "Pin \"buswiret\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[6\] 0 " "Pin \"buswiret\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[7\] 0 " "Pin \"buswiret\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[8\] 0 " "Pin \"buswiret\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[9\] 0 " "Pin \"buswiret\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[10\] 0 " "Pin \"buswiret\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[11\] 0 " "Pin \"buswiret\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[12\] 0 " "Pin \"buswiret\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[13\] 0 " "Pin \"buswiret\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[14\] 0 " "Pin \"buswiret\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buswiret\[15\] 0 " "Pin \"buswiret\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1721650523725 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1721650523725 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721650524201 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721650524265 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721650524872 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721650525728 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1721650526111 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/pratica2desenv/output_files/pratica2.fit.smsg " "Generated suppressed messages file C:/Verilog/pratica2desenv/output_files/pratica2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721650526727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721650527417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 22 09:15:27 2024 " "Processing ended: Mon Jul 22 09:15:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721650527417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721650527417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721650527417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721650527417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721650529098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721650529107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 09:15:28 2024 " "Processing started: Mon Jul 22 09:15:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721650529107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721650529107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721650529107 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721650531517 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721650531647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721650532819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 22 09:15:32 2024 " "Processing ended: Mon Jul 22 09:15:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721650532819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721650532819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721650532819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721650532819 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721650533503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721650534644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721650534650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 09:15:33 2024 " "Processing started: Mon Jul 22 09:15:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721650534650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721650534650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pratica2 -c pratica2 " "Command: quartus_sta pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721650534650 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1721650534835 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1721650535175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1721650535290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1721650535291 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1721650535424 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pratica2.sdc " "Synopsys Design Constraints File file not found: 'pratica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1721650535448 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1721650535448 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:ctrl\|dinout controle:ctrl\|dinout " "create_clock -period 1.000 -name controle:ctrl\|dinout controle:ctrl\|dinout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535450 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535450 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1721650535450 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1721650535474 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1721650535487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.547 " "Worst-case setup slack is -5.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.547      -486.415 clock  " "   -5.547      -486.415 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.795       -51.766 controle:ctrl\|dinout  " "   -3.795       -51.766 controle:ctrl\|dinout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721650535494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.824 " "Worst-case hold slack is -2.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.824       -36.689 controle:ctrl\|dinout  " "   -2.824       -36.689 controle:ctrl\|dinout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 clock  " "    0.203         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721650535504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1721650535509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1721650535513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -168.380 clock  " "   -1.380      -168.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:ctrl\|dinout  " "    0.500         0.000 controle:ctrl\|dinout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721650535518 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1721650535719 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1721650535719 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1721650535748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.794 " "Worst-case setup slack is -1.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.794      -117.249 clock  " "   -1.794      -117.249 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.409       -18.796 controle:ctrl\|dinout  " "   -1.409       -18.796 controle:ctrl\|dinout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721650535767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.588 " "Worst-case hold slack is -1.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588       -22.263 controle:ctrl\|dinout  " "   -1.588       -22.263 controle:ctrl\|dinout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721650535777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1721650535789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1721650535800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -168.380 clock  " "   -1.380      -168.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:ctrl\|dinout  " "    0.500         0.000 controle:ctrl\|dinout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721650535804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721650535804 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1721650535992 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1721650536076 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1721650536076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721650536369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 22 09:15:36 2024 " "Processing ended: Mon Jul 22 09:15:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721650536369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721650536369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721650536369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721650536369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721650537971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721650537980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 09:15:37 2024 " "Processing started: Mon Jul 22 09:15:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721650537980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721650537980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721650537980 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "pratica2.vo\", \"pratica2_fast.vo pratica2_v.sdo pratica2_v_fast.sdo C:/Verilog/pratica2desenv/simulation/modelsim/ simulation " "Generated files \"pratica2.vo\", \"pratica2_fast.vo\", \"pratica2_v.sdo\" and \"pratica2_v_fast.sdo\" in directory \"C:/Verilog/pratica2desenv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1721650539208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721650539318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 22 09:15:39 2024 " "Processing ended: Mon Jul 22 09:15:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721650539318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721650539318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721650539318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721650539318 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus II Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721650540116 ""}
