Release 9.1i - xst J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 1.84 s | Elapsed : 0.00 / 2.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.84 s | Elapsed : 0.00 / 2.00 s
 
--> Reading design: ctrl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ctrl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ctrl"
Output Format                      : NGC
Target Device                      : xc3s500e-4-pq208

---- Source Options
Top Module Name                    : ctrl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : ctrl.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/receive/ctrl.vhd" in Library work.
Architecture behavioral of Entity ctrl is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ctrl> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/receive/ctrl.vhd" line 52: The following signals are missing in the process sensitivity list:
   addr.
WARNING:Xst:819 - "E:/receive/ctrl.vhd" line 70: The following signals are missing in the process sensitivity list:
   addr.
Entity <ctrl> analyzed. Unit <ctrl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ctrl>.
    Related source file is "E:/receive/ctrl.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <rint>.
WARNING:Xst:737 - Found 1-bit latch for signal <rbuff>.
WARNING:Xst:737 - Found 1-bit latch for signal <clrint1>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <clrint2>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <clrint3>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <clrn>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <start>.
    Found 8-bit tristate buffer for signal <data>.
    Found 1-bit register for signal <buff>.
    Found 1-bit xor9 for signal <odd>.
    Found 1-bit register for signal <oerr>.
    Found 1-bit register for signal <perr>.
    Found 1-bit register for signal <startm>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Xor(s).
	inferred   8 Tristate(s).
Unit <ctrl> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 1-bit register                                        : 5
# Latches                                              : 6
 1-bit latch                                           : 6
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx91i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5
# Latches                                              : 6
 1-bit latch                                           : 6
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl, actual ratio is 0.
Latch clrn has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ctrl.ngr
Top Level Output File Name         : ctrl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 30
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 11
#      LUT3                        : 5
#      LUT4                        : 7
#      VCC                         : 1
# FlipFlops/Latches                : 12
#      FDC                         : 5
#      LD                          : 5
#      LDP                         : 1
#      LDP_1                       : 1
# Clock Buffers                    : 3
#      BUFGP                       : 3
# IO Buffers                       : 27
#      IBUF                        : 16
#      OBUF                        : 3
#      OBUFT                       : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-4 

 Number of Slices:                      15  out of   4656     0%  
 Number of Slice Flip Flops:            10  out of   9312     0%  
 Number of 4 input LUTs:                28  out of   9312     0%  
 Number of IOs:                         30
 Number of bonded IOBs:                 30  out of    158    18%  
    IOB Flip Flops:                      2
 Number of GCLKs:                        3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
d9                                 | BUFGP                  | 1     |
d11                                | BUFGP                  | 1     |
clk                                | BUFGP                  | 1     |
startm                             | NONE(start)            | 2     |
clrn_not0001(clrn_not00011:O)      | NONE(*)(clrn)          | 2     |
clrint3_not0001(clrint3_not00011:O)| NONE(*)(clrint3)       | 1     |
clrint2_not0001(clrint2_not00011:O)| NONE(*)(clrint2)       | 1     |
clrint1_not0001(clrint1_not00011:O)| NONE(*)(clrint1)       | 1     |
rbuff_not0001(rbuff_not00011:O)    | NONE(*)(rbuff)         | 1     |
rint_cmp_eq0000(rint_cmp_eq00001:O)| NONE(*)(rint)          | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clrint2_inv(clrint2_inv1_INV_0:O)  | NONE(perr)             | 1     |
clrint1_inv(clrint1_inv1_INV_0:O)  | NONE(buff)             | 1     |
clrn_inv(clrn_inv1_INV_0:O)        | NONE(startm)           | 1     |
start_not0001_inv(start_or00001:O) | NONE(start)            | 1     |
clrint3_inv(clrint3_inv1_INV_0:O)  | NONE(oerr)             | 1     |
rint_not0001(rint_not00011:O)      | NONE(rbuff)            | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 4.151ns
   Maximum output required time after clock: 6.308ns
   Maximum combinational path delay: 6.236ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'd9'
  Total number of paths / destination ports: 9 / 1
-------------------------------------------------------------------------
Offset:              4.151ns (Levels of Logic = 3)
  Source:            rq<2> (PAD)
  Destination:       perr (FF)
  Destination Clock: d9 rising

  Data Path: rq<2> to perr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  rq_2_IBUF (rq_2_IBUF)
     LUT4:I0->O            1   0.704   0.595  Mxor_odd_xo<4>1 (Mxor_odd_xo<4>)
     LUT3:I0->O            1   0.704   0.000  Mxor_odd_xo<7>1 (odd)
     FDC:D                     0.308          perr
    ----------------------------------------
    Total                      4.151ns (2.934ns logic, 1.217ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'd11'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              2.852ns (Levels of Logic = 2)
  Source:            sq7 (PAD)
  Destination:       buff (FF)
  Destination Clock: d11 rising

  Data Path: sq7 to buff
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  sq7_IBUF (sq7_IBUF)
     LUT2:I0->O            1   0.704   0.000  endd1 (endd)
     FDC:D                     0.308          buff
    ----------------------------------------
    Total                      2.852ns (2.230ns logic, 0.622ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.070ns (Levels of Logic = 2)
  Source:            serial (PAD)
  Destination:       startm (FF)
  Destination Clock: clk rising

  Data Path: serial to startm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  serial_IBUF (serial_IBUF)
     INV:I->O              1   0.704   0.420  startm_not00011_INV_0 (startm_not0001)
     FDC:D                     0.308          startm
    ----------------------------------------
    Total                      3.070ns (2.230ns logic, 0.840ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clrn_not0001'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              3.074ns (Levels of Logic = 2)
  Source:            csn (PAD)
  Destination:       clrn (LATCH)
  Destination Clock: clrn_not0001 falling

  Data Path: csn to clrn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  csn_IBUF (csn_IBUF)
     LUT2:I0->O            5   0.704   0.000  clrint1_mux00011 (clrint1_mux0001)
     LD:D                      0.308          clrn
    ----------------------------------------
    Total                      3.074ns (2.230ns logic, 0.844ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clrint3_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.074ns (Levels of Logic = 2)
  Source:            csn (PAD)
  Destination:       clrint3 (LATCH)
  Destination Clock: clrint3_not0001 falling

  Data Path: csn to clrint3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  csn_IBUF (csn_IBUF)
     LUT2:I0->O            5   0.704   0.000  clrint1_mux00011 (clrint1_mux0001)
     LD:D                      0.308          clrint3
    ----------------------------------------
    Total                      3.074ns (2.230ns logic, 0.844ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clrint2_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.074ns (Levels of Logic = 2)
  Source:            csn (PAD)
  Destination:       clrint2 (LATCH)
  Destination Clock: clrint2_not0001 falling

  Data Path: csn to clrint2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  csn_IBUF (csn_IBUF)
     LUT2:I0->O            5   0.704   0.000  clrint1_mux00011 (clrint1_mux0001)
     LD:D                      0.308          clrint2
    ----------------------------------------
    Total                      3.074ns (2.230ns logic, 0.844ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clrint1_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.074ns (Levels of Logic = 2)
  Source:            csn (PAD)
  Destination:       clrint1 (LATCH)
  Destination Clock: clrint1_not0001 falling

  Data Path: csn to clrint1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  csn_IBUF (csn_IBUF)
     LUT2:I0->O            5   0.704   0.000  clrint1_mux00011 (clrint1_mux0001)
     LD:D                      0.308          clrint1
    ----------------------------------------
    Total                      3.074ns (2.230ns logic, 0.844ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clrn_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            clrn_1 (LATCH)
  Destination:       clrn (PAD)
  Source Clock:      clrn_not0001 falling

  Data Path: clrn_1 to clrn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  clrn_1 (clrn_1)
     OBUF:I->O                 3.272          clrn_OBUF (clrn)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'startm'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.513ns (Levels of Logic = 2)
  Source:            oerr (FF)
  Destination:       intn (PAD)
  Source Clock:      startm rising

  Data Path: oerr to intn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.526  oerr (oerr)
     LUT3:I1->O            1   0.704   0.420  intn1 (intn_OBUF)
     OBUF:I->O                 3.272          intn_OBUF (intn)
    ----------------------------------------
    Total                      5.513ns (4.567ns logic, 0.946ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd9'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.609ns (Levels of Logic = 2)
  Source:            perr (FF)
  Destination:       intn (PAD)
  Source Clock:      d9 rising

  Data Path: perr to intn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  perr (perr)
     LUT3:I0->O            1   0.704   0.420  intn1 (intn_OBUF)
     OBUF:I->O                 3.272          intn_OBUF (intn)
    ----------------------------------------
    Total                      5.609ns (4.567ns logic, 1.042ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd11'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.597ns (Levels of Logic = 2)
  Source:            buff (FF)
  Destination:       data<0> (PAD)
  Source Clock:      d11 rising

  Data Path: buff to data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.610  buff (buff)
     LUT3:I1->O            1   0.704   0.420  data_0_mux00001 (data_0_mux0000)
     OBUFT:I->O                3.272          data_0_OBUFT (data<0>)
    ----------------------------------------
    Total                      5.597ns (4.567ns logic, 1.030ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rbuff_not0001'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              6.308ns (Levels of Logic = 2)
  Source:            rbuff (LATCH)
  Destination:       data<7> (PAD)
  Source Clock:      rbuff_not0001 rising

  Data Path: rbuff to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP_1:G->Q            9   0.676   0.899  rbuff (rbuff)
     LUT2:I1->O            8   0.704   0.757  data_0_and00001 (data<0>_not0000_inv)
     OBUFT:T->O                3.272          data_7_OBUFT (data<7>)
    ----------------------------------------
    Total                      6.308ns (4.652ns logic, 1.656ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rint_cmp_eq0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.004ns (Levels of Logic = 2)
  Source:            rint (LATCH)
  Destination:       data<7> (PAD)
  Source Clock:      rint_cmp_eq0000 falling

  Data Path: rint to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              1   0.676   0.595  rint (rint)
     LUT2:I0->O            8   0.704   0.757  data_0_and00001 (data<0>_not0000_inv)
     OBUFT:T->O                3.272          data_7_OBUFT (data<7>)
    ----------------------------------------
    Total                      6.004ns (4.652ns logic, 1.352ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               6.236ns (Levels of Logic = 3)
  Source:            rq<7> (PAD)
  Destination:       data<7> (PAD)

  Data Path: rq<7> to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  rq_7_IBUF (rq_7_IBUF)
     LUT2:I0->O            1   0.704   0.420  data_7_mux00001 (data_7_mux0000)
     OBUFT:I->O                3.272          data_7_OBUFT (data<7>)
    ----------------------------------------
    Total                      6.236ns (5.194ns logic, 1.042ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
CPU : 26.55 / 28.47 s | Elapsed : 27.00 / 29.00 s
 
--> 

Total memory usage is 154728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    5 (   0 filtered)

