<RTL_SPEC>
  <!-- 'name' is how this function will be called from an OpenCL kernel.
                     'module' is the top-level HDL module name that implements the function. -->
  
  <FUNCTION name="LJ_Force_hdl" module="RL_LJ_Evaluation_1st_Order">
    <ATTRIBUTES>
      <IS_STALL_FREE value="yes"/>
      <IS_FIXED_LATENCY value="yes"/>
      <EXPECTED_LATENCY value="24"/>
      <CAPACITY value="1"/>
      <HAS_SIDE_EFFECTS value="no"/>
      <ALLOW_MERGING value="yes"/>      
    </ATTRIBUTES>
    <INTERFACE>
      <AVALON port="clock" type="clock"/>
      <AVALON port="resetn" type="resetn"/>
      <AVALON port="ivalid" type="ivalid"/>
      <AVALON port="iready" type="iready"/>
      <AVALON port="ovalid" type="ovalid"/>
      <AVALON port="oready" type="oready"/>
      <INPUT  port="ref_x" width="32"/>
      <INPUT  port="ref_y" width="32"/>
      <INPUT  port="ref_z" width="32"/>
      <INPUT  port="neighbor_x" width="32"/>
      <INPUT  port="neighbor_y" width="32"/>
	  <INPUT  port="neighbor_z" width="32"/>
      <OUTPUT port="forceoutput" width="128"/>

    </INTERFACE>
    <C_MODEL>
      <FILE name="LJ_Force_hdl_c_model.cl" />
    </C_MODEL>
    <REQUIREMENTS>
      <FILE name="RL_LJ_Evaluation_1st_Order.v" />
      <FILE name="RL_Evaluate_Pairs_LJ_1st_Order.v" />
	  <FILE name="r2_compute.v" />
	  <FILE name="FP_ADD.v" />
	  <FILE name="FP_SUB.v" />
	  <FILE name="FP_MUL.v" />
	  <FILE name="FP_MUL_ADD.v" />
	  <FILE name="lut0_8.v" />
	  <FILE name="lut1_8.v" />
	  <FILE name="lut0_14.v" />
	  <FILE name="lut1_14.v" />
	  <FILE name="c0_8.hex" />
	  <FILE name="c1_8.hex" />
	  <FILE name="c0_14.hex" />
	  <FILE name="c1_14.hex" />
    </REQUIREMENTS>
  </FUNCTION>
</RTL_SPEC>
