
SMART_HOME_TEST2_2022.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000050be  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001a0  00800060  000050be  00005152  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000006  00800200  00800200  000052f2  2**0
                  ALLOC
  3 .stab         00006060  00000000  00000000  000052f4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002808  00000000  00000000  0000b354  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000db5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  0000dcfc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000deee  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  000102f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0001167f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  00012858  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  00012a18  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  00012d0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0001367c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 b2 1f 	jmp	0x3f64	; 0x3f64 <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	12 e0       	ldi	r17, 0x02	; 2
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee eb       	ldi	r30, 0xBE	; 190
      68:	f0 e5       	ldi	r31, 0x50	; 80
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 30       	cpi	r26, 0x00	; 0
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a0 e0       	ldi	r26, 0x00	; 0
      7a:	b2 e0       	ldi	r27, 0x02	; 2
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a6 30       	cpi	r26, 0x06	; 6
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 17 07 	call	0xe2e	; 0xe2e <main>
      8a:	0c 94 5d 28 	jmp	0x50ba	; 0x50ba <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 26 28 	jmp	0x504c	; 0x504c <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	ae ee       	ldi	r26, 0xEE	; 238
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 42 28 	jmp	0x5084	; 0x5084 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 32 28 	jmp	0x5064	; 0x5064 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 4e 28 	jmp	0x509c	; 0x509c <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 32 28 	jmp	0x5064	; 0x5064 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 4e 28 	jmp	0x509c	; 0x509c <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 26 28 	jmp	0x504c	; 0x504c <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8e ee       	ldi	r24, 0xEE	; 238
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 42 28 	jmp	0x5084	; 0x5084 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 2e 28 	jmp	0x505c	; 0x505c <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6e ee       	ldi	r22, 0xEE	; 238
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 4a 28 	jmp	0x5094	; 0x5094 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 32 28 	jmp	0x5064	; 0x5064 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 4e 28 	jmp	0x509c	; 0x509c <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 32 28 	jmp	0x5064	; 0x5064 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 4e 28 	jmp	0x509c	; 0x509c <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 32 28 	jmp	0x5064	; 0x5064 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 4e 28 	jmp	0x509c	; 0x509c <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 36 28 	jmp	0x506c	; 0x506c <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 52 28 	jmp	0x50a4	; 0x50a4 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 2e 28 	jmp	0x505c	; 0x505c <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 4a 28 	jmp	0x5094	; 0x5094 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	ea 50       	subi	r30, 0x0A	; 10
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <main>:
 * @breaf
 * @return
 */

int main()
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
	 project();
     e36:	0e 94 ea 1e 	call	0x3dd4	; 0x3dd4 <project>
     e3a:	80 e0       	ldi	r24, 0x00	; 0
     e3c:	90 e0       	ldi	r25, 0x00	; 0
}
     e3e:	cf 91       	pop	r28
     e40:	df 91       	pop	r29
     e42:	08 95       	ret

00000e44 <WDT_voidEnable>:
#include "WDT_interface.h"

#define WDT_u8_WDTCR_REG             *((volatile uint8 *)0x41)

void WDT_voidEnable(void)
{
     e44:	df 93       	push	r29
     e46:	cf 93       	push	r28
     e48:	cd b7       	in	r28, 0x3d	; 61
     e4a:	de b7       	in	r29, 0x3e	; 62
	/* Select Prescaler => 2.1 Sec */
	WDT_u8_WDTCR_REG = 0b00001111;
     e4c:	e1 e4       	ldi	r30, 0x41	; 65
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	8f e0       	ldi	r24, 0x0F	; 15
     e52:	80 83       	st	Z, r24
}
     e54:	cf 91       	pop	r28
     e56:	df 91       	pop	r29
     e58:	08 95       	ret

00000e5a <WDT_voidDisable>:

void WDT_voidDisable(void)
{
     e5a:	df 93       	push	r29
     e5c:	cf 93       	push	r28
     e5e:	cd b7       	in	r28, 0x3d	; 61
     e60:	de b7       	in	r29, 0x3e	; 62
	/* Turn OFF Enable */
	WDT_u8_WDTCR_REG |= (1<<4)|(1<<3);
     e62:	a1 e4       	ldi	r26, 0x41	; 65
     e64:	b0 e0       	ldi	r27, 0x00	; 0
     e66:	e1 e4       	ldi	r30, 0x41	; 65
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
     e6c:	88 61       	ori	r24, 0x18	; 24
     e6e:	8c 93       	st	X, r24
	
	WDT_u8_WDTCR_REG = 0x00;
     e70:	e1 e4       	ldi	r30, 0x41	; 65
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	10 82       	st	Z, r1
}
     e76:	cf 91       	pop	r28
     e78:	df 91       	pop	r29
     e7a:	08 95       	ret

00000e7c <TIMER1_INIT>:
////////////////////////////////////////////////////
/*******************************************************************************************************/

/*******************************************************************************************************/
void TIMER1_INIT(void)
{
     e7c:	df 93       	push	r29
     e7e:	cf 93       	push	r28
     e80:	cd b7       	in	r28, 0x3d	; 61
     e82:	de b7       	in	r29, 0x3e	; 62
#elif Timer1_Mode==PWM_Phase_Correct_1_Timer_1
#elif Timer1_Mode==CTC_2_Timer_1

#elif Timer1_Mode==Reserved_Timer_1
#elif Timer1_Mode==Fast_PWM_ICR1_Timer_1
	ICR1=625;		// For 50 Hz for servo motor
     e84:	e6 e4       	ldi	r30, 0x46	; 70
     e86:	f0 e0       	ldi	r31, 0x00	; 0
     e88:	81 e7       	ldi	r24, 0x71	; 113
     e8a:	92 e0       	ldi	r25, 0x02	; 2
     e8c:	91 83       	std	Z+1, r25	; 0x01
     e8e:	80 83       	st	Z, r24
	prescaler_clk_256_1;
     e90:	ae e4       	ldi	r26, 0x4E	; 78
     e92:	b0 e0       	ldi	r27, 0x00	; 0
     e94:	ee e4       	ldi	r30, 0x4E	; 78
     e96:	f0 e0       	ldi	r31, 0x00	; 0
     e98:	80 81       	ld	r24, Z
     e9a:	84 60       	ori	r24, 0x04	; 4
     e9c:	8c 93       	st	X, r24
     e9e:	ae e4       	ldi	r26, 0x4E	; 78
     ea0:	b0 e0       	ldi	r27, 0x00	; 0
     ea2:	ee e4       	ldi	r30, 0x4E	; 78
     ea4:	f0 e0       	ldi	r31, 0x00	; 0
     ea6:	80 81       	ld	r24, Z
     ea8:	8d 7f       	andi	r24, 0xFD	; 253
     eaa:	8c 93       	st	X, r24
     eac:	ae e4       	ldi	r26, 0x4E	; 78
     eae:	b0 e0       	ldi	r27, 0x00	; 0
     eb0:	ee e4       	ldi	r30, 0x4E	; 78
     eb2:	f0 e0       	ldi	r31, 0x00	; 0
     eb4:	80 81       	ld	r24, Z
     eb6:	8e 7f       	andi	r24, 0xFE	; 254
     eb8:	8c 93       	st	X, r24
	Fast_PWM_ICR1;
     eba:	af e4       	ldi	r26, 0x4F	; 79
     ebc:	b0 e0       	ldi	r27, 0x00	; 0
     ebe:	ef e4       	ldi	r30, 0x4F	; 79
     ec0:	f0 e0       	ldi	r31, 0x00	; 0
     ec2:	80 81       	ld	r24, Z
     ec4:	8e 7f       	andi	r24, 0xFE	; 254
     ec6:	8c 93       	st	X, r24
     ec8:	af e4       	ldi	r26, 0x4F	; 79
     eca:	b0 e0       	ldi	r27, 0x00	; 0
     ecc:	ef e4       	ldi	r30, 0x4F	; 79
     ece:	f0 e0       	ldi	r31, 0x00	; 0
     ed0:	80 81       	ld	r24, Z
     ed2:	82 60       	ori	r24, 0x02	; 2
     ed4:	8c 93       	st	X, r24
     ed6:	ae e4       	ldi	r26, 0x4E	; 78
     ed8:	b0 e0       	ldi	r27, 0x00	; 0
     eda:	ee e4       	ldi	r30, 0x4E	; 78
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	88 60       	ori	r24, 0x08	; 8
     ee2:	8c 93       	st	X, r24
     ee4:	ae e4       	ldi	r26, 0x4E	; 78
     ee6:	b0 e0       	ldi	r27, 0x00	; 0
     ee8:	ee e4       	ldi	r30, 0x4E	; 78
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	80 61       	ori	r24, 0x10	; 16
     ef0:	8c 93       	st	X, r24
	PWM_Non_Inverted_1;
     ef2:	af e4       	ldi	r26, 0x4F	; 79
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	ef e4       	ldi	r30, 0x4F	; 79
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	8f 7b       	andi	r24, 0xBF	; 191
     efe:	8c 93       	st	X, r24
     f00:	af e4       	ldi	r26, 0x4F	; 79
     f02:	b0 e0       	ldi	r27, 0x00	; 0
     f04:	ef e4       	ldi	r30, 0x4F	; 79
     f06:	f0 e0       	ldi	r31, 0x00	; 0
     f08:	80 81       	ld	r24, Z
     f0a:	80 68       	ori	r24, 0x80	; 128
     f0c:	8c 93       	st	X, r24
     f0e:	af e4       	ldi	r26, 0x4F	; 79
     f10:	b0 e0       	ldi	r27, 0x00	; 0
     f12:	ef e4       	ldi	r30, 0x4F	; 79
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	8f 7e       	andi	r24, 0xEF	; 239
     f1a:	8c 93       	st	X, r24
     f1c:	af e4       	ldi	r26, 0x4F	; 79
     f1e:	b0 e0       	ldi	r27, 0x00	; 0
     f20:	ef e4       	ldi	r30, 0x4F	; 79
     f22:	f0 e0       	ldi	r31, 0x00	; 0
     f24:	80 81       	ld	r24, Z
     f26:	80 62       	ori	r24, 0x20	; 32
     f28:	8c 93       	st	X, r24
#elif Timer1_Mode==Fast_PWM_OCR1A_Timer_1
#else
#error "WRONG CHOOSE"
#endif

}
     f2a:	cf 91       	pop	r28
     f2c:	df 91       	pop	r29
     f2e:	08 95       	ret

00000f30 <Set_Duty_Cycle_TIMER_1_A>:
/*******************************************************************************************************/

void Set_Duty_Cycle_TIMER_1_A(float32 percentage_Value)
{
     f30:	0f 93       	push	r16
     f32:	1f 93       	push	r17
     f34:	df 93       	push	r29
     f36:	cf 93       	push	r28
     f38:	00 d0       	rcall	.+0      	; 0xf3a <Set_Duty_Cycle_TIMER_1_A+0xa>
     f3a:	00 d0       	rcall	.+0      	; 0xf3c <Set_Duty_Cycle_TIMER_1_A+0xc>
     f3c:	cd b7       	in	r28, 0x3d	; 61
     f3e:	de b7       	in	r29, 0x3e	; 62
     f40:	69 83       	std	Y+1, r22	; 0x01
     f42:	7a 83       	std	Y+2, r23	; 0x02
     f44:	8b 83       	std	Y+3, r24	; 0x03
     f46:	9c 83       	std	Y+4, r25	; 0x04
	OCR1A=(percentage_Value*512)-1;
#elif Timer1_Mode==Fast_PWM_10_bit_Timer_1
	percentage_Value=percentage_Value/100;
	OCR1A=(percentage_Value*1024)-1;
#elif Timer1_Mode==Fast_PWM_ICR1_Timer_1
	percentage_Value=percentage_Value/100;
     f48:	69 81       	ldd	r22, Y+1	; 0x01
     f4a:	7a 81       	ldd	r23, Y+2	; 0x02
     f4c:	8b 81       	ldd	r24, Y+3	; 0x03
     f4e:	9c 81       	ldd	r25, Y+4	; 0x04
     f50:	20 e0       	ldi	r18, 0x00	; 0
     f52:	30 e0       	ldi	r19, 0x00	; 0
     f54:	48 ec       	ldi	r20, 0xC8	; 200
     f56:	52 e4       	ldi	r21, 0x42	; 66
     f58:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
     f5c:	dc 01       	movw	r26, r24
     f5e:	cb 01       	movw	r24, r22
     f60:	89 83       	std	Y+1, r24	; 0x01
     f62:	9a 83       	std	Y+2, r25	; 0x02
     f64:	ab 83       	std	Y+3, r26	; 0x03
     f66:	bc 83       	std	Y+4, r27	; 0x04
	OCR1A=(percentage_Value*ICR1)-1;
     f68:	0a e4       	ldi	r16, 0x4A	; 74
     f6a:	10 e0       	ldi	r17, 0x00	; 0
     f6c:	e6 e4       	ldi	r30, 0x46	; 70
     f6e:	f0 e0       	ldi	r31, 0x00	; 0
     f70:	80 81       	ld	r24, Z
     f72:	91 81       	ldd	r25, Z+1	; 0x01
     f74:	cc 01       	movw	r24, r24
     f76:	a0 e0       	ldi	r26, 0x00	; 0
     f78:	b0 e0       	ldi	r27, 0x00	; 0
     f7a:	bc 01       	movw	r22, r24
     f7c:	cd 01       	movw	r24, r26
     f7e:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
     f82:	dc 01       	movw	r26, r24
     f84:	cb 01       	movw	r24, r22
     f86:	bc 01       	movw	r22, r24
     f88:	cd 01       	movw	r24, r26
     f8a:	29 81       	ldd	r18, Y+1	; 0x01
     f8c:	3a 81       	ldd	r19, Y+2	; 0x02
     f8e:	4b 81       	ldd	r20, Y+3	; 0x03
     f90:	5c 81       	ldd	r21, Y+4	; 0x04
     f92:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f96:	dc 01       	movw	r26, r24
     f98:	cb 01       	movw	r24, r22
     f9a:	bc 01       	movw	r22, r24
     f9c:	cd 01       	movw	r24, r26
     f9e:	20 e0       	ldi	r18, 0x00	; 0
     fa0:	30 e0       	ldi	r19, 0x00	; 0
     fa2:	40 e8       	ldi	r20, 0x80	; 128
     fa4:	5f e3       	ldi	r21, 0x3F	; 63
     fa6:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
     faa:	dc 01       	movw	r26, r24
     fac:	cb 01       	movw	r24, r22
     fae:	bc 01       	movw	r22, r24
     fb0:	cd 01       	movw	r24, r26
     fb2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fb6:	dc 01       	movw	r26, r24
     fb8:	cb 01       	movw	r24, r22
     fba:	f8 01       	movw	r30, r16
     fbc:	91 83       	std	Z+1, r25	; 0x01
     fbe:	80 83       	st	Z, r24
#else
#error "WRONG CHOOSE"

#endif

}
     fc0:	0f 90       	pop	r0
     fc2:	0f 90       	pop	r0
     fc4:	0f 90       	pop	r0
     fc6:	0f 90       	pop	r0
     fc8:	cf 91       	pop	r28
     fca:	df 91       	pop	r29
     fcc:	1f 91       	pop	r17
     fce:	0f 91       	pop	r16
     fd0:	08 95       	ret

00000fd2 <Set_Duty_Cycle_TIMER_1_B>:
void Set_Duty_Cycle_TIMER_1_B(float32 percentage_Value)
{
     fd2:	0f 93       	push	r16
     fd4:	1f 93       	push	r17
     fd6:	df 93       	push	r29
     fd8:	cf 93       	push	r28
     fda:	00 d0       	rcall	.+0      	; 0xfdc <Set_Duty_Cycle_TIMER_1_B+0xa>
     fdc:	00 d0       	rcall	.+0      	; 0xfde <Set_Duty_Cycle_TIMER_1_B+0xc>
     fde:	cd b7       	in	r28, 0x3d	; 61
     fe0:	de b7       	in	r29, 0x3e	; 62
     fe2:	69 83       	std	Y+1, r22	; 0x01
     fe4:	7a 83       	std	Y+2, r23	; 0x02
     fe6:	8b 83       	std	Y+3, r24	; 0x03
     fe8:	9c 83       	std	Y+4, r25	; 0x04
	OCR1B=(percentage_Value*512)-1;
#elif Timer1_Mode==Fast_PWM_10_bit_Timer_1
	percentage_Value=percentage_Value/100;
	OCR1B=(percentage_Value*1024)-1;
#elif Timer1_Mode==Fast_PWM_ICR1_Timer_1
	percentage_Value=percentage_Value/100;
     fea:	69 81       	ldd	r22, Y+1	; 0x01
     fec:	7a 81       	ldd	r23, Y+2	; 0x02
     fee:	8b 81       	ldd	r24, Y+3	; 0x03
     ff0:	9c 81       	ldd	r25, Y+4	; 0x04
     ff2:	20 e0       	ldi	r18, 0x00	; 0
     ff4:	30 e0       	ldi	r19, 0x00	; 0
     ff6:	48 ec       	ldi	r20, 0xC8	; 200
     ff8:	52 e4       	ldi	r21, 0x42	; 66
     ffa:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
     ffe:	dc 01       	movw	r26, r24
    1000:	cb 01       	movw	r24, r22
    1002:	89 83       	std	Y+1, r24	; 0x01
    1004:	9a 83       	std	Y+2, r25	; 0x02
    1006:	ab 83       	std	Y+3, r26	; 0x03
    1008:	bc 83       	std	Y+4, r27	; 0x04
	OCR1B=(percentage_Value*ICR1)-1;
    100a:	08 e4       	ldi	r16, 0x48	; 72
    100c:	10 e0       	ldi	r17, 0x00	; 0
    100e:	e6 e4       	ldi	r30, 0x46	; 70
    1010:	f0 e0       	ldi	r31, 0x00	; 0
    1012:	80 81       	ld	r24, Z
    1014:	91 81       	ldd	r25, Z+1	; 0x01
    1016:	cc 01       	movw	r24, r24
    1018:	a0 e0       	ldi	r26, 0x00	; 0
    101a:	b0 e0       	ldi	r27, 0x00	; 0
    101c:	bc 01       	movw	r22, r24
    101e:	cd 01       	movw	r24, r26
    1020:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1024:	dc 01       	movw	r26, r24
    1026:	cb 01       	movw	r24, r22
    1028:	bc 01       	movw	r22, r24
    102a:	cd 01       	movw	r24, r26
    102c:	29 81       	ldd	r18, Y+1	; 0x01
    102e:	3a 81       	ldd	r19, Y+2	; 0x02
    1030:	4b 81       	ldd	r20, Y+3	; 0x03
    1032:	5c 81       	ldd	r21, Y+4	; 0x04
    1034:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1038:	dc 01       	movw	r26, r24
    103a:	cb 01       	movw	r24, r22
    103c:	bc 01       	movw	r22, r24
    103e:	cd 01       	movw	r24, r26
    1040:	20 e0       	ldi	r18, 0x00	; 0
    1042:	30 e0       	ldi	r19, 0x00	; 0
    1044:	40 e8       	ldi	r20, 0x80	; 128
    1046:	5f e3       	ldi	r21, 0x3F	; 63
    1048:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    104c:	dc 01       	movw	r26, r24
    104e:	cb 01       	movw	r24, r22
    1050:	bc 01       	movw	r22, r24
    1052:	cd 01       	movw	r24, r26
    1054:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1058:	dc 01       	movw	r26, r24
    105a:	cb 01       	movw	r24, r22
    105c:	f8 01       	movw	r30, r16
    105e:	91 83       	std	Z+1, r25	; 0x01
    1060:	80 83       	st	Z, r24
#else
#error "WRONG CHOOSE"

#endif

}
    1062:	0f 90       	pop	r0
    1064:	0f 90       	pop	r0
    1066:	0f 90       	pop	r0
    1068:	0f 90       	pop	r0
    106a:	cf 91       	pop	r28
    106c:	df 91       	pop	r29
    106e:	1f 91       	pop	r17
    1070:	0f 91       	pop	r16
    1072:	08 95       	ret

00001074 <TWI_voidInitMaster>:
#include "../include/TWI_interface.h"


/*Set master address to 0 if master will not be addressed*/
void TWI_voidInitMaster(uint8 Copy_u8Address)
{
    1074:	df 93       	push	r29
    1076:	cf 93       	push	r28
    1078:	0f 92       	push	r0
    107a:	cd b7       	in	r28, 0x3d	; 61
    107c:	de b7       	in	r29, 0x3e	; 62
    107e:	89 83       	std	Y+1, r24	; 0x01
	/*Enable Acknowledge bit*/
	 Set_Bit(TWCR_REG,TWCR_REG_TWEA);
    1080:	a6 e5       	ldi	r26, 0x56	; 86
    1082:	b0 e0       	ldi	r27, 0x00	; 0
    1084:	e6 e5       	ldi	r30, 0x56	; 86
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	80 81       	ld	r24, Z
    108a:	80 64       	ori	r24, 0x40	; 64
    108c:	8c 93       	st	X, r24
	/*Set SCL frequency to x kHz, with 8Mhz clock frequency*/
	/*1- Set TWBR to x*/ // see page 173 TWBR should be 10 or higher
	// /*Set SCL frequency to 400kHz, with 8Mhz system frequency*/
	/*1- Set TWBR to 2*/
	 TWBR_REG = SCL_EQN_TWBR;
    108e:	e0 e2       	ldi	r30, 0x20	; 32
    1090:	f0 e0       	ldi	r31, 0x00	; 0
    1092:	82 e0       	ldi	r24, 0x02	; 2
    1094:	80 83       	st	Z, r24
	/*2- Clear the prescaler bits (TWPS)*/
	 #if TWI_PRE_SCALER	    ==	TWI_1_PRESCALER
	     Clr_Bit(TWSR_REG,TWSR_REG_TWPS0);
    1096:	a1 e2       	ldi	r26, 0x21	; 33
    1098:	b0 e0       	ldi	r27, 0x00	; 0
    109a:	e1 e2       	ldi	r30, 0x21	; 33
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	80 81       	ld	r24, Z
    10a0:	8e 7f       	andi	r24, 0xFE	; 254
    10a2:	8c 93       	st	X, r24
	     Clr_Bit(TWSR_REG,TWSR_REG_TWPS1);
    10a4:	a1 e2       	ldi	r26, 0x21	; 33
    10a6:	b0 e0       	ldi	r27, 0x00	; 0
    10a8:	e1 e2       	ldi	r30, 0x21	; 33
    10aa:	f0 e0       	ldi	r31, 0x00	; 0
    10ac:	80 81       	ld	r24, Z
    10ae:	8d 7f       	andi	r24, 0xFD	; 253
    10b0:	8c 93       	st	X, r24
	 #if   MSTR_NODE_ADDRESSING	 ==  MSTR_NODE_NOT_ADDRESSABLE
		
	 #elif MSTR_NODE_ADDRESSING	 ==  MSTR_NODE_ADDRESSABLE
		/*Set the required address in the 7 MSB of TWAR*/
		 //TWAR_REG = (TWAR_REG & 0x01)|(Copy_u8Address);
		 TWAR_REG = Copy_u8Address<<1;
    10b2:	e2 e2       	ldi	r30, 0x22	; 34
    10b4:	f0 e0       	ldi	r31, 0x00	; 0
    10b6:	89 81       	ldd	r24, Y+1	; 0x01
    10b8:	88 0f       	add	r24, r24
    10ba:	80 83       	st	Z, r24
	 #endif
	/*Enable TWI*/
	Set_Bit(TWCR_REG,TWCR_REG_TWEN);
    10bc:	a6 e5       	ldi	r26, 0x56	; 86
    10be:	b0 e0       	ldi	r27, 0x00	; 0
    10c0:	e6 e5       	ldi	r30, 0x56	; 86
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	80 81       	ld	r24, Z
    10c6:	84 60       	ori	r24, 0x04	; 4
    10c8:	8c 93       	st	X, r24
}
    10ca:	0f 90       	pop	r0
    10cc:	cf 91       	pop	r28
    10ce:	df 91       	pop	r29
    10d0:	08 95       	ret

000010d2 <TWI_voidInitSlave>:

void TWI_voidInitSlave(uint8 Copy_u8Address)
{
    10d2:	df 93       	push	r29
    10d4:	cf 93       	push	r28
    10d6:	0f 92       	push	r0
    10d8:	cd b7       	in	r28, 0x3d	; 61
    10da:	de b7       	in	r29, 0x3e	; 62
    10dc:	89 83       	std	Y+1, r24	; 0x01
	/*Set the slave address*/
	//TWAR_REG = (TWAR_REG & 0x01)|(Copy_u8Address);
	TWAR_REG = Copy_u8Address<<1;
    10de:	e2 e2       	ldi	r30, 0x22	; 34
    10e0:	f0 e0       	ldi	r31, 0x00	; 0
    10e2:	89 81       	ldd	r24, Y+1	; 0x01
    10e4:	88 0f       	add	r24, r24
    10e6:	80 83       	st	Z, r24
	/*Enable Acknowledge bit*/
	Set_Bit(TWCR_REG,TWCR_REG_TWEA);
    10e8:	a6 e5       	ldi	r26, 0x56	; 86
    10ea:	b0 e0       	ldi	r27, 0x00	; 0
    10ec:	e6 e5       	ldi	r30, 0x56	; 86
    10ee:	f0 e0       	ldi	r31, 0x00	; 0
    10f0:	80 81       	ld	r24, Z
    10f2:	80 64       	ori	r24, 0x40	; 64
    10f4:	8c 93       	st	X, r24
	/*Enable TWI*/
	Set_Bit(TWCR_REG,TWCR_REG_TWEN);
    10f6:	a6 e5       	ldi	r26, 0x56	; 86
    10f8:	b0 e0       	ldi	r27, 0x00	; 0
    10fa:	e6 e5       	ldi	r30, 0x56	; 86
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
    1100:	84 60       	ori	r24, 0x04	; 4
    1102:	8c 93       	st	X, r24
}
    1104:	0f 90       	pop	r0
    1106:	cf 91       	pop	r28
    1108:	df 91       	pop	r29
    110a:	08 95       	ret

0000110c <TWI_SendStartCondition>:

TWI_ErrorStatus TWI_SendStartCondition(void)
{
    110c:	df 93       	push	r29
    110e:	cf 93       	push	r28
    1110:	0f 92       	push	r0
    1112:	cd b7       	in	r28, 0x3d	; 61
    1114:	de b7       	in	r29, 0x3e	; 62
	TWI_ErrorStatus Local_Error= NoError;
    1116:	19 82       	std	Y+1, r1	; 0x01
	/*set Send start condition bit*/
	 Set_Bit(TWCR_REG,TWCR_REG_TWSTA);
    1118:	a6 e5       	ldi	r26, 0x56	; 86
    111a:	b0 e0       	ldi	r27, 0x00	; 0
    111c:	e6 e5       	ldi	r30, 0x56	; 86
    111e:	f0 e0       	ldi	r31, 0x00	; 0
    1120:	80 81       	ld	r24, Z
    1122:	80 62       	ori	r24, 0x20	; 32
    1124:	8c 93       	st	X, r24
	/*Clear the interrupt flag that is was set to start the previous operation*/
	  Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    1126:	a6 e5       	ldi	r26, 0x56	; 86
    1128:	b0 e0       	ldi	r27, 0x00	; 0
    112a:	e6 e5       	ldi	r30, 0x56	; 86
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	80 81       	ld	r24, Z
    1130:	80 68       	ori	r24, 0x80	; 128
    1132:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	 while(Get_Bit(TWCR_REG,TWCR_REG_TWINT)==0);
    1134:	e6 e5       	ldi	r30, 0x56	; 86
    1136:	f0 e0       	ldi	r31, 0x00	; 0
    1138:	80 81       	ld	r24, Z
    113a:	88 23       	and	r24, r24
    113c:	dc f7       	brge	.-10     	; 0x1134 <TWI_SendStartCondition+0x28>
	/*Check the operation status*/
	if((TWSR_REG & 0xF8) != START_ACK )
    113e:	e1 e2       	ldi	r30, 0x21	; 33
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	80 81       	ld	r24, Z
    1144:	88 2f       	mov	r24, r24
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	88 7f       	andi	r24, 0xF8	; 248
    114a:	90 70       	andi	r25, 0x00	; 0
    114c:	88 30       	cpi	r24, 0x08	; 8
    114e:	91 05       	cpc	r25, r1
    1150:	11 f0       	breq	.+4      	; 0x1156 <TWI_SendStartCondition+0x4a>
	{
		Local_Error = StartConditionError;
    1152:	81 e0       	ldi	r24, 0x01	; 1
    1154:	89 83       	std	Y+1, r24	; 0x01
	{
		/*Do nothing*/
		/* start has been sent */
	}
	 //Clr_Bit(TWCR_REG,TWCR_REG_TWSTA);
	return Local_Error;
    1156:	89 81       	ldd	r24, Y+1	; 0x01
}
    1158:	0f 90       	pop	r0
    115a:	cf 91       	pop	r28
    115c:	df 91       	pop	r29
    115e:	08 95       	ret

00001160 <TWI_SendRepeatedStart>:

TWI_ErrorStatus TWI_SendRepeatedStart(void)
{
    1160:	df 93       	push	r29
    1162:	cf 93       	push	r28
    1164:	0f 92       	push	r0
    1166:	cd b7       	in	r28, 0x3d	; 61
    1168:	de b7       	in	r29, 0x3e	; 62
	TWI_ErrorStatus Local_Error= NoError;
    116a:	19 82       	std	Y+1, r1	; 0x01
	/*Send start condition*/
	 Set_Bit(TWCR_REG,TWCR_REG_TWSTA);
    116c:	a6 e5       	ldi	r26, 0x56	; 86
    116e:	b0 e0       	ldi	r27, 0x00	; 0
    1170:	e6 e5       	ldi	r30, 0x56	; 86
    1172:	f0 e0       	ldi	r31, 0x00	; 0
    1174:	80 81       	ld	r24, Z
    1176:	80 62       	ori	r24, 0x20	; 32
    1178:	8c 93       	st	X, r24
	/*Clear the interrupt flag to start the previous operation*/
	Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    117a:	a6 e5       	ldi	r26, 0x56	; 86
    117c:	b0 e0       	ldi	r27, 0x00	; 0
    117e:	e6 e5       	ldi	r30, 0x56	; 86
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	80 81       	ld	r24, Z
    1184:	80 68       	ori	r24, 0x80	; 128
    1186:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	while(Get_Bit(TWCR_REG,TWCR_REG_TWINT)==0);
    1188:	e6 e5       	ldi	r30, 0x56	; 86
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	80 81       	ld	r24, Z
    118e:	88 23       	and	r24, r24
    1190:	dc f7       	brge	.-10     	; 0x1188 <TWI_SendRepeatedStart+0x28>
	/*Check the operation status*/
	if((TWSR_REG & 0xF8) != REP_START_ACK )
    1192:	e1 e2       	ldi	r30, 0x21	; 33
    1194:	f0 e0       	ldi	r31, 0x00	; 0
    1196:	80 81       	ld	r24, Z
    1198:	88 2f       	mov	r24, r24
    119a:	90 e0       	ldi	r25, 0x00	; 0
    119c:	88 7f       	andi	r24, 0xF8	; 248
    119e:	90 70       	andi	r25, 0x00	; 0
    11a0:	80 31       	cpi	r24, 0x10	; 16
    11a2:	91 05       	cpc	r25, r1
    11a4:	11 f0       	breq	.+4      	; 0x11aa <TWI_SendRepeatedStart+0x4a>
	{
		Local_Error = RepeatedStartError;
    11a6:	82 e0       	ldi	r24, 0x02	; 2
    11a8:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		/*Do nothing*/
	}

	return Local_Error;
    11aa:	89 81       	ldd	r24, Y+1	; 0x01
}
    11ac:	0f 90       	pop	r0
    11ae:	cf 91       	pop	r28
    11b0:	df 91       	pop	r29
    11b2:	08 95       	ret

000011b4 <TWI_SendSlaveAddressWithWrite>:

TWI_ErrorStatus TWI_SendSlaveAddressWithWrite(uint8 Copy_u8SlaveAddress)
{
    11b4:	df 93       	push	r29
    11b6:	cf 93       	push	r28
    11b8:	00 d0       	rcall	.+0      	; 0x11ba <TWI_SendSlaveAddressWithWrite+0x6>
    11ba:	cd b7       	in	r28, 0x3d	; 61
    11bc:	de b7       	in	r29, 0x3e	; 62
    11be:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus Local_Error= NoError;
    11c0:	19 82       	std	Y+1, r1	; 0x01
	/*send the 7bit slave address to the bus*/
	//TWDR_REG = Copy_u8SlaveAddress | 0x00;
	TWDR_REG = Copy_u8SlaveAddress <<1 ;
    11c2:	e3 e2       	ldi	r30, 0x23	; 35
    11c4:	f0 e0       	ldi	r31, 0x00	; 0
    11c6:	8a 81       	ldd	r24, Y+2	; 0x02
    11c8:	88 0f       	add	r24, r24
    11ca:	80 83       	st	Z, r24

	/*set the write request in the LSB in the data register*/
	  Clr_Bit(TWDR_REG,0);/* Master transmit ( slave address + Write request ) ACK */
    11cc:	a3 e2       	ldi	r26, 0x23	; 35
    11ce:	b0 e0       	ldi	r27, 0x00	; 0
    11d0:	e3 e2       	ldi	r30, 0x23	; 35
    11d2:	f0 e0       	ldi	r31, 0x00	; 0
    11d4:	80 81       	ld	r24, Z
    11d6:	8e 7f       	andi	r24, 0xFE	; 254
    11d8:	8c 93       	st	X, r24
	/*Clear the start condition bit*/
	  Clr_Bit(TWCR_REG,TWCR_REG_TWSTA);
    11da:	a6 e5       	ldi	r26, 0x56	; 86
    11dc:	b0 e0       	ldi	r27, 0x00	; 0
    11de:	e6 e5       	ldi	r30, 0x56	; 86
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	80 81       	ld	r24, Z
    11e4:	8f 7d       	andi	r24, 0xDF	; 223
    11e6:	8c 93       	st	X, r24
	/*Clear the interrupt flag to start the previous operation*/
	  Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    11e8:	a6 e5       	ldi	r26, 0x56	; 86
    11ea:	b0 e0       	ldi	r27, 0x00	; 0
    11ec:	e6 e5       	ldi	r30, 0x56	; 86
    11ee:	f0 e0       	ldi	r31, 0x00	; 0
    11f0:	80 81       	ld	r24, Z
    11f2:	80 68       	ori	r24, 0x80	; 128
    11f4:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	  while(Get_Bit(TWCR_REG,TWCR_REG_TWINT) ==0);
    11f6:	e6 e5       	ldi	r30, 0x56	; 86
    11f8:	f0 e0       	ldi	r31, 0x00	; 0
    11fa:	80 81       	ld	r24, Z
    11fc:	88 23       	and	r24, r24
    11fe:	dc f7       	brge	.-10     	; 0x11f6 <TWI_SendSlaveAddressWithWrite+0x42>
	/*Check the operation status*/
		  

	if((TWSR_REG & 0xF8) != SLAVE_ADD_AND_WR_ACK )
    1200:	e1 e2       	ldi	r30, 0x21	; 33
    1202:	f0 e0       	ldi	r31, 0x00	; 0
    1204:	80 81       	ld	r24, Z
    1206:	88 2f       	mov	r24, r24
    1208:	90 e0       	ldi	r25, 0x00	; 0
    120a:	88 7f       	andi	r24, 0xF8	; 248
    120c:	90 70       	andi	r25, 0x00	; 0
    120e:	88 31       	cpi	r24, 0x18	; 24
    1210:	91 05       	cpc	r25, r1
    1212:	11 f0       	breq	.+4      	; 0x1218 <TWI_SendSlaveAddressWithWrite+0x64>
	{
		Local_Error = SlaveAddressWithWriteError;
    1214:	83 e0       	ldi	r24, 0x03	; 3
    1216:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{
		/*Do nothing*/
	}
	return Local_Error;
    1218:	89 81       	ldd	r24, Y+1	; 0x01
}
    121a:	0f 90       	pop	r0
    121c:	0f 90       	pop	r0
    121e:	cf 91       	pop	r28
    1220:	df 91       	pop	r29
    1222:	08 95       	ret

00001224 <TWI_SendSlaveAddressWithRead>:

TWI_ErrorStatus TWI_SendSlaveAddressWithRead(uint8 Copy_u8SlaveAddress)
{
    1224:	df 93       	push	r29
    1226:	cf 93       	push	r28
    1228:	00 d0       	rcall	.+0      	; 0x122a <TWI_SendSlaveAddressWithRead+0x6>
    122a:	cd b7       	in	r28, 0x3d	; 61
    122c:	de b7       	in	r29, 0x3e	; 62
    122e:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus Local_Error= NoError;
    1230:	19 82       	std	Y+1, r1	; 0x01
	/*send the 7bit slave address to the bus*/
	TWDR_REG = Copy_u8SlaveAddress <<1;
    1232:	e3 e2       	ldi	r30, 0x23	; 35
    1234:	f0 e0       	ldi	r31, 0x00	; 0
    1236:	8a 81       	ldd	r24, Y+2	; 0x02
    1238:	88 0f       	add	r24, r24
    123a:	80 83       	st	Z, r24

	/*set the write request in the LSB in the data register*/
	Set_Bit(TWDR_REG,0);/* Master transmit ( slave address + Write request ) ACK */
    123c:	a3 e2       	ldi	r26, 0x23	; 35
    123e:	b0 e0       	ldi	r27, 0x00	; 0
    1240:	e3 e2       	ldi	r30, 0x23	; 35
    1242:	f0 e0       	ldi	r31, 0x00	; 0
    1244:	80 81       	ld	r24, Z
    1246:	81 60       	ori	r24, 0x01	; 1
    1248:	8c 93       	st	X, r24
	/*Clear the start condition bit*/
	  Clr_Bit(TWCR_REG,TWCR_REG_TWSTA);
    124a:	a6 e5       	ldi	r26, 0x56	; 86
    124c:	b0 e0       	ldi	r27, 0x00	; 0
    124e:	e6 e5       	ldi	r30, 0x56	; 86
    1250:	f0 e0       	ldi	r31, 0x00	; 0
    1252:	80 81       	ld	r24, Z
    1254:	8f 7d       	andi	r24, 0xDF	; 223
    1256:	8c 93       	st	X, r24
	/*Clear the interrupt flag to start the previous operation*/
	  Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    1258:	a6 e5       	ldi	r26, 0x56	; 86
    125a:	b0 e0       	ldi	r27, 0x00	; 0
    125c:	e6 e5       	ldi	r30, 0x56	; 86
    125e:	f0 e0       	ldi	r31, 0x00	; 0
    1260:	80 81       	ld	r24, Z
    1262:	80 68       	ori	r24, 0x80	; 128
    1264:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	  while(Get_Bit(TWCR_REG,TWCR_REG_TWINT)==0);
    1266:	e6 e5       	ldi	r30, 0x56	; 86
    1268:	f0 e0       	ldi	r31, 0x00	; 0
    126a:	80 81       	ld	r24, Z
    126c:	88 23       	and	r24, r24
    126e:	dc f7       	brge	.-10     	; 0x1266 <TWI_SendSlaveAddressWithRead+0x42>
	/*Check the operation status*/
	if((TWSR_REG & 0xF8) != SLAVE_ADD_AND_RD_ACK )
    1270:	e1 e2       	ldi	r30, 0x21	; 33
    1272:	f0 e0       	ldi	r31, 0x00	; 0
    1274:	80 81       	ld	r24, Z
    1276:	88 2f       	mov	r24, r24
    1278:	90 e0       	ldi	r25, 0x00	; 0
    127a:	88 7f       	andi	r24, 0xF8	; 248
    127c:	90 70       	andi	r25, 0x00	; 0
    127e:	80 34       	cpi	r24, 0x40	; 64
    1280:	91 05       	cpc	r25, r1
    1282:	11 f0       	breq	.+4      	; 0x1288 <TWI_SendSlaveAddressWithRead+0x64>
	{
		Local_Error = SlaveAddressWithReadError;
    1284:	84 e0       	ldi	r24, 0x04	; 4
    1286:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		/*Do nothing*/
	}

	return Local_Error;
    1288:	89 81       	ldd	r24, Y+1	; 0x01
}
    128a:	0f 90       	pop	r0
    128c:	0f 90       	pop	r0
    128e:	cf 91       	pop	r28
    1290:	df 91       	pop	r29
    1292:	08 95       	ret

00001294 <TWI_MasterWriteDataByte>:

TWI_ErrorStatus TWI_MasterWriteDataByte(uint8 Copy_u8DataByte)
{
    1294:	df 93       	push	r29
    1296:	cf 93       	push	r28
    1298:	00 d0       	rcall	.+0      	; 0x129a <TWI_MasterWriteDataByte+0x6>
    129a:	cd b7       	in	r28, 0x3d	; 61
    129c:	de b7       	in	r29, 0x3e	; 62
    129e:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus Local_Error= NoError;
    12a0:	19 82       	std	Y+1, r1	; 0x01
	/*Write the data byte on the bus*/
	  TWDR_REG = Copy_u8DataByte;
    12a2:	e3 e2       	ldi	r30, 0x23	; 35
    12a4:	f0 e0       	ldi	r31, 0x00	; 0
    12a6:	8a 81       	ldd	r24, Y+2	; 0x02
    12a8:	80 83       	st	Z, r24
	/*Clear the interrupt flag to start the previous operation*/
	  Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    12aa:	a6 e5       	ldi	r26, 0x56	; 86
    12ac:	b0 e0       	ldi	r27, 0x00	; 0
    12ae:	e6 e5       	ldi	r30, 0x56	; 86
    12b0:	f0 e0       	ldi	r31, 0x00	; 0
    12b2:	80 81       	ld	r24, Z
    12b4:	80 68       	ori	r24, 0x80	; 128
    12b6:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	  while(Get_Bit(TWCR_REG,TWCR_REG_TWINT)==0);
    12b8:	e6 e5       	ldi	r30, 0x56	; 86
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	80 81       	ld	r24, Z
    12be:	88 23       	and	r24, r24
    12c0:	dc f7       	brge	.-10     	; 0x12b8 <TWI_MasterWriteDataByte+0x24>
	  
	/*Check the operation status*/
	if((TWSR_REG & 0xF8) !=  MSTR_WR_BYTE_ACK)
    12c2:	e1 e2       	ldi	r30, 0x21	; 33
    12c4:	f0 e0       	ldi	r31, 0x00	; 0
    12c6:	80 81       	ld	r24, Z
    12c8:	88 2f       	mov	r24, r24
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	88 7f       	andi	r24, 0xF8	; 248
    12ce:	90 70       	andi	r25, 0x00	; 0
    12d0:	88 32       	cpi	r24, 0x28	; 40
    12d2:	91 05       	cpc	r25, r1
    12d4:	11 f0       	breq	.+4      	; 0x12da <TWI_MasterWriteDataByte+0x46>
	{
		Local_Error = MasterWriteByteError;
    12d6:	85 e0       	ldi	r24, 0x05	; 5
    12d8:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		/*Do nothing*/
	}

	return Local_Error;
    12da:	89 81       	ldd	r24, Y+1	; 0x01
}
    12dc:	0f 90       	pop	r0
    12de:	0f 90       	pop	r0
    12e0:	cf 91       	pop	r28
    12e2:	df 91       	pop	r29
    12e4:	08 95       	ret

000012e6 <TWI_MasterReadDataByte>:

TWI_ErrorStatus TWI_MasterReadDataByte(uint8* Copy_pu8DataByte)
{
    12e6:	df 93       	push	r29
    12e8:	cf 93       	push	r28
    12ea:	00 d0       	rcall	.+0      	; 0x12ec <TWI_MasterReadDataByte+0x6>
    12ec:	0f 92       	push	r0
    12ee:	cd b7       	in	r28, 0x3d	; 61
    12f0:	de b7       	in	r29, 0x3e	; 62
    12f2:	9b 83       	std	Y+3, r25	; 0x03
    12f4:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus Local_Error= NoError;
    12f6:	19 82       	std	Y+1, r1	; 0x01
	/*Clear the interrupt flag to allow the slave send the data*/
	  Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    12f8:	a6 e5       	ldi	r26, 0x56	; 86
    12fa:	b0 e0       	ldi	r27, 0x00	; 0
    12fc:	e6 e5       	ldi	r30, 0x56	; 86
    12fe:	f0 e0       	ldi	r31, 0x00	; 0
    1300:	80 81       	ld	r24, Z
    1302:	80 68       	ori	r24, 0x80	; 128
    1304:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	  while(Get_Bit(TWCR_REG,TWCR_REG_TWINT)==0);
    1306:	e6 e5       	ldi	r30, 0x56	; 86
    1308:	f0 e0       	ldi	r31, 0x00	; 0
    130a:	80 81       	ld	r24, Z
    130c:	88 23       	and	r24, r24
    130e:	dc f7       	brge	.-10     	; 0x1306 <TWI_MasterReadDataByte+0x20>
	/*Check the operation status*/
	if((TWSR_REG & 0xF8) !=  MSTR_RD_BYTE_WITH_ACK)
    1310:	e1 e2       	ldi	r30, 0x21	; 33
    1312:	f0 e0       	ldi	r31, 0x00	; 0
    1314:	80 81       	ld	r24, Z
    1316:	88 2f       	mov	r24, r24
    1318:	90 e0       	ldi	r25, 0x00	; 0
    131a:	88 7f       	andi	r24, 0xF8	; 248
    131c:	90 70       	andi	r25, 0x00	; 0
    131e:	80 35       	cpi	r24, 0x50	; 80
    1320:	91 05       	cpc	r25, r1
    1322:	19 f0       	breq	.+6      	; 0x132a <TWI_MasterReadDataByte+0x44>
	{
		Local_Error = MasterReadByteError;
    1324:	86 e0       	ldi	r24, 0x06	; 6
    1326:	89 83       	std	Y+1, r24	; 0x01
    1328:	06 c0       	rjmp	.+12     	; 0x1336 <TWI_MasterReadDataByte+0x50>
	}
	else
	{
		/*Read the received data*/
		*Copy_pu8DataByte = TWDR_REG;
    132a:	e3 e2       	ldi	r30, 0x23	; 35
    132c:	f0 e0       	ldi	r31, 0x00	; 0
    132e:	80 81       	ld	r24, Z
    1330:	ea 81       	ldd	r30, Y+2	; 0x02
    1332:	fb 81       	ldd	r31, Y+3	; 0x03
    1334:	80 83       	st	Z, r24
	}

	return Local_Error;
    1336:	89 81       	ldd	r24, Y+1	; 0x01
}
    1338:	0f 90       	pop	r0
    133a:	0f 90       	pop	r0
    133c:	0f 90       	pop	r0
    133e:	cf 91       	pop	r28
    1340:	df 91       	pop	r29
    1342:	08 95       	ret

00001344 <TWI_SlaveReadDataByte>:
TWI_ErrorStatus TWI_SlaveReadDataByte(uint8* Copy_pu8DataByte)
{
    1344:	df 93       	push	r29
    1346:	cf 93       	push	r28
    1348:	00 d0       	rcall	.+0      	; 0x134a <TWI_SlaveReadDataByte+0x6>
    134a:	0f 92       	push	r0
    134c:	cd b7       	in	r28, 0x3d	; 61
    134e:	de b7       	in	r29, 0x3e	; 62
    1350:	9b 83       	std	Y+3, r25	; 0x03
    1352:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus Local_Error= NoError;
    1354:	19 82       	std	Y+1, r1	; 0x01
	/*Clear the interrupt flag to allow the slave send the data*/
	Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    1356:	a6 e5       	ldi	r26, 0x56	; 86
    1358:	b0 e0       	ldi	r27, 0x00	; 0
    135a:	e6 e5       	ldi	r30, 0x56	; 86
    135c:	f0 e0       	ldi	r31, 0x00	; 0
    135e:	80 81       	ld	r24, Z
    1360:	80 68       	ori	r24, 0x80	; 128
    1362:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	while(!Get_Bit(TWCR_REG,TWCR_REG_TWINT));
    1364:	e6 e5       	ldi	r30, 0x56	; 86
    1366:	f0 e0       	ldi	r31, 0x00	; 0
    1368:	80 81       	ld	r24, Z
    136a:	88 23       	and	r24, r24
    136c:	dc f7       	brge	.-10     	; 0x1364 <TWI_SlaveReadDataByte+0x20>
	/*Check the operation status*/
	if((TWSR_REG & 0xF8) !=  MSTR_RD_BYTE_WITH_ACK)
    136e:	e1 e2       	ldi	r30, 0x21	; 33
    1370:	f0 e0       	ldi	r31, 0x00	; 0
    1372:	80 81       	ld	r24, Z
    1374:	88 2f       	mov	r24, r24
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	88 7f       	andi	r24, 0xF8	; 248
    137a:	90 70       	andi	r25, 0x00	; 0
    137c:	80 35       	cpi	r24, 0x50	; 80
    137e:	91 05       	cpc	r25, r1
    1380:	19 f0       	breq	.+6      	; 0x1388 <TWI_SlaveReadDataByte+0x44>
	{
		Local_Error = MasterReadByteError;
    1382:	86 e0       	ldi	r24, 0x06	; 6
    1384:	89 83       	std	Y+1, r24	; 0x01
    1386:	06 c0       	rjmp	.+12     	; 0x1394 <TWI_SlaveReadDataByte+0x50>
	}
	else
	{
		/*Read the received data*/
		*Copy_pu8DataByte = TWDR_REG;
    1388:	e3 e2       	ldi	r30, 0x23	; 35
    138a:	f0 e0       	ldi	r31, 0x00	; 0
    138c:	80 81       	ld	r24, Z
    138e:	ea 81       	ldd	r30, Y+2	; 0x02
    1390:	fb 81       	ldd	r31, Y+3	; 0x03
    1392:	80 83       	st	Z, r24
	}

	return Local_Error;
    1394:	89 81       	ldd	r24, Y+1	; 0x01
}
    1396:	0f 90       	pop	r0
    1398:	0f 90       	pop	r0
    139a:	0f 90       	pop	r0
    139c:	cf 91       	pop	r28
    139e:	df 91       	pop	r29
    13a0:	08 95       	ret

000013a2 <TWI_SendStopCondition>:
void TWI_SendStopCondition(void)
{	 
    13a2:	df 93       	push	r29
    13a4:	cf 93       	push	r28
    13a6:	cd b7       	in	r28, 0x3d	; 61
    13a8:	de b7       	in	r29, 0x3e	; 62
	/*Send a stop condition on the bus*/
	 Set_Bit(TWCR_REG,TWCR_REG_TWSTO);
    13aa:	a6 e5       	ldi	r26, 0x56	; 86
    13ac:	b0 e0       	ldi	r27, 0x00	; 0
    13ae:	e6 e5       	ldi	r30, 0x56	; 86
    13b0:	f0 e0       	ldi	r31, 0x00	; 0
    13b2:	80 81       	ld	r24, Z
    13b4:	80 61       	ori	r24, 0x10	; 16
    13b6:	8c 93       	st	X, r24
	/*Clear the interrupt flag to start the previous operation*/
	  Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    13b8:	a6 e5       	ldi	r26, 0x56	; 86
    13ba:	b0 e0       	ldi	r27, 0x00	; 0
    13bc:	e6 e5       	ldi	r30, 0x56	; 86
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	80 81       	ld	r24, Z
    13c2:	80 68       	ori	r24, 0x80	; 128
    13c4:	8c 93       	st	X, r24
}
    13c6:	cf 91       	pop	r28
    13c8:	df 91       	pop	r29
    13ca:	08 95       	ret

000013cc <GIE_VoidEnable>:
#include "../../../MCAL/DIO/Header/Dio_Interface.h"
#include "../Header/GIE_Interface.h"
#include "../Header/GIE_Private.h"

void GIE_VoidEnable()
{
    13cc:	df 93       	push	r29
    13ce:	cf 93       	push	r28
    13d0:	cd b7       	in	r28, 0x3d	; 61
    13d2:	de b7       	in	r29, 0x3e	; 62
	GIE_SREG |=  (1<<GIE_SREG_I) ;
    13d4:	af e5       	ldi	r26, 0x5F	; 95
    13d6:	b0 e0       	ldi	r27, 0x00	; 0
    13d8:	ef e5       	ldi	r30, 0x5F	; 95
    13da:	f0 e0       	ldi	r31, 0x00	; 0
    13dc:	80 81       	ld	r24, Z
    13de:	80 68       	ori	r24, 0x80	; 128
    13e0:	8c 93       	st	X, r24

}
    13e2:	cf 91       	pop	r28
    13e4:	df 91       	pop	r29
    13e6:	08 95       	ret

000013e8 <GIE_VoidDisable>:
void GIE_VoidDisable()
{
    13e8:	df 93       	push	r29
    13ea:	cf 93       	push	r28
    13ec:	cd b7       	in	r28, 0x3d	; 61
    13ee:	de b7       	in	r29, 0x3e	; 62
	GIE_SREG &=~ (1<<GIE_SREG_I) ;
    13f0:	af e5       	ldi	r26, 0x5F	; 95
    13f2:	b0 e0       	ldi	r27, 0x00	; 0
    13f4:	ef e5       	ldi	r30, 0x5F	; 95
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	80 81       	ld	r24, Z
    13fa:	8f 77       	andi	r24, 0x7F	; 127
    13fc:	8c 93       	st	X, r24
}
    13fe:	cf 91       	pop	r28
    1400:	df 91       	pop	r29
    1402:	08 95       	ret

00001404 <EXT_INT_Void_INT0_Init>:
#include "../include/INTERRUPTS_interface.h"
#include "../../GIE/Header/GIE_Interface.h"
#include "../../../SERVICE/Bit_Math.h"

void EXT_INT_Void_INT0_Init(void)
{					  
    1404:	df 93       	push	r29
    1406:	cf 93       	push	r28
    1408:	cd b7       	in	r28, 0x3d	; 61
    140a:	de b7       	in	r29, 0x3e	; 62
	/*1* SELECTING SENSE CONTROL MODE***/
	#if   INT0_SENSE_MODE == LOW_LEVEL     
	    Clr_Bit(EXT_MCUCR_REG,MCUCR_ISC00);
    140c:	a5 e5       	ldi	r26, 0x55	; 85
    140e:	b0 e0       	ldi	r27, 0x00	; 0
    1410:	e5 e5       	ldi	r30, 0x55	; 85
    1412:	f0 e0       	ldi	r31, 0x00	; 0
    1414:	80 81       	ld	r24, Z
    1416:	8e 7f       	andi	r24, 0xFE	; 254
    1418:	8c 93       	st	X, r24
	    Clr_Bit(EXT_MCUCR_REG,MCUCR_ISC01);
    141a:	a5 e5       	ldi	r26, 0x55	; 85
    141c:	b0 e0       	ldi	r27, 0x00	; 0
    141e:	e5 e5       	ldi	r30, 0x55	; 85
    1420:	f0 e0       	ldi	r31, 0x00	; 0
    1422:	80 81       	ld	r24, Z
    1424:	8d 7f       	andi	r24, 0xFD	; 253
    1426:	8c 93       	st	X, r24
	#else
		#error "Error: WRONG INT0_SENSE_MODE Configuration option"
	#endif
	/*2*Check peripheral  interrupt enable initial state*/
	#if   EXT_INT0_STATE == EXT_ENABLED			// Enable external interrupt pin INT0
		Set_Bit(EXT_GICR_REG, GICR_INT0 );
    1428:	ab e5       	ldi	r26, 0x5B	; 91
    142a:	b0 e0       	ldi	r27, 0x00	; 0
    142c:	eb e5       	ldi	r30, 0x5B	; 91
    142e:	f0 e0       	ldi	r31, 0x00	; 0
    1430:	80 81       	ld	r24, Z
    1432:	80 64       	ori	r24, 0x40	; 64
    1434:	8c 93       	st	X, r24
	#elif EXT_INT0_STATE == EXT_DISABLED		// Disable external interrupt pin INT0
		Clr_Bit(EXT_GICR_REG, GICR_INT0 );
	#else
		#error "Error: WRONG EXT_INT0_STATE Configuration option"
	#endif
}
    1436:	cf 91       	pop	r28
    1438:	df 91       	pop	r29
    143a:	08 95       	ret

0000143c <EXT_INT_Void_INT1_Init>:

void EXT_INT_Void_INT1_Init(void)
{
    143c:	df 93       	push	r29
    143e:	cf 93       	push	r28
    1440:	cd b7       	in	r28, 0x3d	; 61
    1442:	de b7       	in	r29, 0x3e	; 62
	/*1* SELECTING SENSE CONTROL MODE***/
	#if   INT1_SENSE_MODE == LOW_LEVEL
	Clr_Bit(EXT_MCUCR_REG,MCUCR_ISC10);
    1444:	a5 e5       	ldi	r26, 0x55	; 85
    1446:	b0 e0       	ldi	r27, 0x00	; 0
    1448:	e5 e5       	ldi	r30, 0x55	; 85
    144a:	f0 e0       	ldi	r31, 0x00	; 0
    144c:	80 81       	ld	r24, Z
    144e:	8b 7f       	andi	r24, 0xFB	; 251
    1450:	8c 93       	st	X, r24
	Clr_Bit(EXT_MCUCR_REG,MCUCR_ISC11);
    1452:	a5 e5       	ldi	r26, 0x55	; 85
    1454:	b0 e0       	ldi	r27, 0x00	; 0
    1456:	e5 e5       	ldi	r30, 0x55	; 85
    1458:	f0 e0       	ldi	r31, 0x00	; 0
    145a:	80 81       	ld	r24, Z
    145c:	87 7f       	andi	r24, 0xF7	; 247
    145e:	8c 93       	st	X, r24
		#error "Error: WRONG INT1_SENSE_MODE Configuration option"
	#endif
	
	/*2*Check peripheral  interrupt enable initial state*/
	#if   EXT_INT1_STATE == EXT_ENABLED
	Set_Bit(EXT_GICR_REG, GICR_INT1 );		// Enable external interrupt pin INT1
    1460:	ab e5       	ldi	r26, 0x5B	; 91
    1462:	b0 e0       	ldi	r27, 0x00	; 0
    1464:	eb e5       	ldi	r30, 0x5B	; 91
    1466:	f0 e0       	ldi	r31, 0x00	; 0
    1468:	80 81       	ld	r24, Z
    146a:	80 68       	ori	r24, 0x80	; 128
    146c:	8c 93       	st	X, r24
	#elif EXT_INT1_STATE == EXT_DISABLED
	Clr_Bit(EXT_GICR_REG, GICR_INT1 );		// Disable external interrupt pin INT1
	#else
		#error "Error: WRONG EXT_INT1_STATE Configuration option"
	#endif
}
    146e:	cf 91       	pop	r28
    1470:	df 91       	pop	r29
    1472:	08 95       	ret

00001474 <EXT_INT_Void_INT2_Init>:

void EXT_INT_Void_INT2_Init(void)
{
    1474:	df 93       	push	r29
    1476:	cf 93       	push	r28
    1478:	cd b7       	in	r28, 0x3d	; 61
    147a:	de b7       	in	r29, 0x3e	; 62
	/*1* SELECTING SENSE CONTROL MODE***/
	#if INT2_SENSE_MODE   == FALING_EDGE
	Clr_Bit(EXT_MCUCR_REG,MCUCSR_ISC_2);
    147c:	a5 e5       	ldi	r26, 0x55	; 85
    147e:	b0 e0       	ldi	r27, 0x00	; 0
    1480:	e5 e5       	ldi	r30, 0x55	; 85
    1482:	f0 e0       	ldi	r31, 0x00	; 0
    1484:	80 81       	ld	r24, Z
    1486:	8f 7b       	andi	r24, 0xBF	; 191
    1488:	8c 93       	st	X, r24
		//#error "Error: WRONG INT2_SENSE_MODE Configuration option"
	#endif
	
	/*2*Check peripheral  interrupt enable initial state*/
	#if   EXT_INT2_STATE == EXT_ENABLED
	Set_Bit(EXT_GICR_REG, GICR_INT2 );		// Enable external interrupt pin INT2
    148a:	ab e5       	ldi	r26, 0x5B	; 91
    148c:	b0 e0       	ldi	r27, 0x00	; 0
    148e:	eb e5       	ldi	r30, 0x5B	; 91
    1490:	f0 e0       	ldi	r31, 0x00	; 0
    1492:	80 81       	ld	r24, Z
    1494:	80 62       	ori	r24, 0x20	; 32
    1496:	8c 93       	st	X, r24
	Clr_Bit(EXT_GICR_REG, GICR_INT2 );		// Disable external interrupt pin INT2
	#else
		#error "Error: WRONG EXT_INT2_STATE Configuration option"
	#endif
	
}
    1498:	cf 91       	pop	r28
    149a:	df 91       	pop	r29
    149c:	08 95       	ret

0000149e <EEPROM_INIT>:
#include "../../../MCAL/DIO/Header/Dio_Interface.h"
#include "../../../SERVICE/Bit_Math.h"
#include "../../../SERVICE/Std_Types.h"

void EEPROM_INIT(void)
{
    149e:	df 93       	push	r29
    14a0:	cf 93       	push	r28
    14a2:	cd b7       	in	r28, 0x3d	; 61
    14a4:	de b7       	in	r29, 0x3e	; 62
    #if ACTION_MODE   ==   POLLING
	Clr_Bit( EECR_REG , EECR_REG_EERIE ) ;
    14a6:	ac e3       	ldi	r26, 0x3C	; 60
    14a8:	b0 e0       	ldi	r27, 0x00	; 0
    14aa:	ec e3       	ldi	r30, 0x3C	; 60
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	80 81       	ld	r24, Z
    14b0:	87 7f       	andi	r24, 0xF7	; 247
    14b2:	8c 93       	st	X, r24

	#elif  CTION_MODE   ==   ISR
	Set_Bit( EECR_REG , EECR_REG_EERIE ) ;

	#endif
}
    14b4:	cf 91       	pop	r28
    14b6:	df 91       	pop	r29
    14b8:	08 95       	ret

000014ba <EEPROM_READ>:

uint8 EEPROM_READ(uint32 Addres)
{
    14ba:	df 93       	push	r29
    14bc:	cf 93       	push	r28
    14be:	00 d0       	rcall	.+0      	; 0x14c0 <EEPROM_READ+0x6>
    14c0:	00 d0       	rcall	.+0      	; 0x14c2 <EEPROM_READ+0x8>
    14c2:	cd b7       	in	r28, 0x3d	; 61
    14c4:	de b7       	in	r29, 0x3e	; 62
    14c6:	69 83       	std	Y+1, r22	; 0x01
    14c8:	7a 83       	std	Y+2, r23	; 0x02
    14ca:	8b 83       	std	Y+3, r24	; 0x03
    14cc:	9c 83       	std	Y+4, r25	; 0x04
	while( Get_Bit(EECR_REG,EECR_REG_EEWE)  ==1);
    14ce:	ec e3       	ldi	r30, 0x3C	; 60
    14d0:	f0 e0       	ldi	r31, 0x00	; 0
    14d2:	80 81       	ld	r24, Z
    14d4:	86 95       	lsr	r24
    14d6:	88 2f       	mov	r24, r24
    14d8:	90 e0       	ldi	r25, 0x00	; 0
    14da:	81 70       	andi	r24, 0x01	; 1
    14dc:	90 70       	andi	r25, 0x00	; 0
    14de:	88 23       	and	r24, r24
    14e0:	b1 f7       	brne	.-20     	; 0x14ce <EEPROM_READ+0x14>
	EEARL_LOW_HIGH = Addres  ; // ADDERS
    14e2:	ee e3       	ldi	r30, 0x3E	; 62
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	89 81       	ldd	r24, Y+1	; 0x01
    14e8:	9a 81       	ldd	r25, Y+2	; 0x02
    14ea:	91 83       	std	Z+1, r25	; 0x01
    14ec:	80 83       	st	Z, r24

	Set_Bit( EECR_REG , EECR_REG_EERE ) ;// READ  ENABLE
    14ee:	ac e3       	ldi	r26, 0x3C	; 60
    14f0:	b0 e0       	ldi	r27, 0x00	; 0
    14f2:	ec e3       	ldi	r30, 0x3C	; 60
    14f4:	f0 e0       	ldi	r31, 0x00	; 0
    14f6:	80 81       	ld	r24, Z
    14f8:	81 60       	ori	r24, 0x01	; 1
    14fa:	8c 93       	st	X, r24
	return EEDR_REG ;   // return data
    14fc:	ed e3       	ldi	r30, 0x3D	; 61
    14fe:	f0 e0       	ldi	r31, 0x00	; 0
    1500:	80 81       	ld	r24, Z
}
    1502:	0f 90       	pop	r0
    1504:	0f 90       	pop	r0
    1506:	0f 90       	pop	r0
    1508:	0f 90       	pop	r0
    150a:	cf 91       	pop	r28
    150c:	df 91       	pop	r29
    150e:	08 95       	ret

00001510 <EEPROM_WRITE>:

               // ADDRES 255 LOCATION
void EEPROM_WRITE(uint32 Addres, uint8 Data)
{
    1510:	df 93       	push	r29
    1512:	cf 93       	push	r28
    1514:	00 d0       	rcall	.+0      	; 0x1516 <EEPROM_WRITE+0x6>
    1516:	00 d0       	rcall	.+0      	; 0x1518 <EEPROM_WRITE+0x8>
    1518:	0f 92       	push	r0
    151a:	cd b7       	in	r28, 0x3d	; 61
    151c:	de b7       	in	r29, 0x3e	; 62
    151e:	69 83       	std	Y+1, r22	; 0x01
    1520:	7a 83       	std	Y+2, r23	; 0x02
    1522:	8b 83       	std	Y+3, r24	; 0x03
    1524:	9c 83       	std	Y+4, r25	; 0x04
    1526:	4d 83       	std	Y+5, r20	; 0x05
	while(Get_Bit(EECR_REG,EECR_REG_EEWE)  ==1);
    1528:	ec e3       	ldi	r30, 0x3C	; 60
    152a:	f0 e0       	ldi	r31, 0x00	; 0
    152c:	80 81       	ld	r24, Z
    152e:	86 95       	lsr	r24
    1530:	88 2f       	mov	r24, r24
    1532:	90 e0       	ldi	r25, 0x00	; 0
    1534:	81 70       	andi	r24, 0x01	; 1
    1536:	90 70       	andi	r25, 0x00	; 0
    1538:	88 23       	and	r24, r24
    153a:	b1 f7       	brne	.-20     	; 0x1528 <EEPROM_WRITE+0x18>
	EEARL_LOW_HIGH = Addres  ;
    153c:	ee e3       	ldi	r30, 0x3E	; 62
    153e:	f0 e0       	ldi	r31, 0x00	; 0
    1540:	89 81       	ldd	r24, Y+1	; 0x01
    1542:	9a 81       	ldd	r25, Y+2	; 0x02
    1544:	91 83       	std	Z+1, r25	; 0x01
    1546:	80 83       	st	Z, r24
	EEDR_REG       = Data    ;
    1548:	ed e3       	ldi	r30, 0x3D	; 61
    154a:	f0 e0       	ldi	r31, 0x00	; 0
    154c:	8d 81       	ldd	r24, Y+5	; 0x05
    154e:	80 83       	st	Z, r24

	Set_Bit( EECR_REG , EECR_REG_EEMWE ) ; //MASTER WRIT ENABLE
    1550:	ac e3       	ldi	r26, 0x3C	; 60
    1552:	b0 e0       	ldi	r27, 0x00	; 0
    1554:	ec e3       	ldi	r30, 0x3C	; 60
    1556:	f0 e0       	ldi	r31, 0x00	; 0
    1558:	80 81       	ld	r24, Z
    155a:	84 60       	ori	r24, 0x04	; 4
    155c:	8c 93       	st	X, r24
	Set_Bit( EECR_REG , EECR_REG_EEWE  ) ; // WRITE ENABLE
    155e:	ac e3       	ldi	r26, 0x3C	; 60
    1560:	b0 e0       	ldi	r27, 0x00	; 0
    1562:	ec e3       	ldi	r30, 0x3C	; 60
    1564:	f0 e0       	ldi	r31, 0x00	; 0
    1566:	80 81       	ld	r24, Z
    1568:	82 60       	ori	r24, 0x02	; 2
    156a:	8c 93       	st	X, r24

}
    156c:	0f 90       	pop	r0
    156e:	0f 90       	pop	r0
    1570:	0f 90       	pop	r0
    1572:	0f 90       	pop	r0
    1574:	0f 90       	pop	r0
    1576:	cf 91       	pop	r28
    1578:	df 91       	pop	r29
    157a:	08 95       	ret

0000157c <DIO_VoidSetPinDir>:
/******************************************************************************************************/
/*******************************This Function Shall set the direction pin******************************/
/******************************************************************************************************/

void DIO_VoidSetPinDir(uint8 DIO_uint8CopyPort ,uint8 DIO_uint8CopyPin_Id , uint8 DIO_uint8CopyPinDir)
{
    157c:	df 93       	push	r29
    157e:	cf 93       	push	r28
    1580:	00 d0       	rcall	.+0      	; 0x1582 <DIO_VoidSetPinDir+0x6>
    1582:	00 d0       	rcall	.+0      	; 0x1584 <DIO_VoidSetPinDir+0x8>
    1584:	0f 92       	push	r0
    1586:	cd b7       	in	r28, 0x3d	; 61
    1588:	de b7       	in	r29, 0x3e	; 62
    158a:	89 83       	std	Y+1, r24	; 0x01
    158c:	6a 83       	std	Y+2, r22	; 0x02
    158e:	4b 83       	std	Y+3, r20	; 0x03
	switch(DIO_uint8CopyPort)
    1590:	89 81       	ldd	r24, Y+1	; 0x01
    1592:	28 2f       	mov	r18, r24
    1594:	30 e0       	ldi	r19, 0x00	; 0
    1596:	3d 83       	std	Y+5, r19	; 0x05
    1598:	2c 83       	std	Y+4, r18	; 0x04
    159a:	8c 81       	ldd	r24, Y+4	; 0x04
    159c:	9d 81       	ldd	r25, Y+5	; 0x05
    159e:	81 30       	cpi	r24, 0x01	; 1
    15a0:	91 05       	cpc	r25, r1
    15a2:	09 f4       	brne	.+2      	; 0x15a6 <DIO_VoidSetPinDir+0x2a>
    15a4:	47 c0       	rjmp	.+142    	; 0x1634 <DIO_VoidSetPinDir+0xb8>
    15a6:	2c 81       	ldd	r18, Y+4	; 0x04
    15a8:	3d 81       	ldd	r19, Y+5	; 0x05
    15aa:	22 30       	cpi	r18, 0x02	; 2
    15ac:	31 05       	cpc	r19, r1
    15ae:	2c f4       	brge	.+10     	; 0x15ba <DIO_VoidSetPinDir+0x3e>
    15b0:	8c 81       	ldd	r24, Y+4	; 0x04
    15b2:	9d 81       	ldd	r25, Y+5	; 0x05
    15b4:	00 97       	sbiw	r24, 0x00	; 0
    15b6:	71 f0       	breq	.+28     	; 0x15d4 <DIO_VoidSetPinDir+0x58>
    15b8:	cb c0       	rjmp	.+406    	; 0x1750 <DIO_VoidSetPinDir+0x1d4>
    15ba:	2c 81       	ldd	r18, Y+4	; 0x04
    15bc:	3d 81       	ldd	r19, Y+5	; 0x05
    15be:	22 30       	cpi	r18, 0x02	; 2
    15c0:	31 05       	cpc	r19, r1
    15c2:	09 f4       	brne	.+2      	; 0x15c6 <DIO_VoidSetPinDir+0x4a>
    15c4:	67 c0       	rjmp	.+206    	; 0x1694 <DIO_VoidSetPinDir+0x118>
    15c6:	8c 81       	ldd	r24, Y+4	; 0x04
    15c8:	9d 81       	ldd	r25, Y+5	; 0x05
    15ca:	83 30       	cpi	r24, 0x03	; 3
    15cc:	91 05       	cpc	r25, r1
    15ce:	09 f4       	brne	.+2      	; 0x15d2 <DIO_VoidSetPinDir+0x56>
    15d0:	91 c0       	rjmp	.+290    	; 0x16f4 <DIO_VoidSetPinDir+0x178>
    15d2:	be c0       	rjmp	.+380    	; 0x1750 <DIO_VoidSetPinDir+0x1d4>
	{
	case 0 :
		if(DIO_uint8CopyPinDir==OUTPUT)
    15d4:	8b 81       	ldd	r24, Y+3	; 0x03
    15d6:	81 30       	cpi	r24, 0x01	; 1
    15d8:	a1 f4       	brne	.+40     	; 0x1602 <DIO_VoidSetPinDir+0x86>
		{
			Set_Bit(DDRA_REG,DIO_uint8CopyPin_Id);
    15da:	aa e3       	ldi	r26, 0x3A	; 58
    15dc:	b0 e0       	ldi	r27, 0x00	; 0
    15de:	ea e3       	ldi	r30, 0x3A	; 58
    15e0:	f0 e0       	ldi	r31, 0x00	; 0
    15e2:	80 81       	ld	r24, Z
    15e4:	48 2f       	mov	r20, r24
    15e6:	8a 81       	ldd	r24, Y+2	; 0x02
    15e8:	28 2f       	mov	r18, r24
    15ea:	30 e0       	ldi	r19, 0x00	; 0
    15ec:	81 e0       	ldi	r24, 0x01	; 1
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	02 2e       	mov	r0, r18
    15f2:	02 c0       	rjmp	.+4      	; 0x15f8 <DIO_VoidSetPinDir+0x7c>
    15f4:	88 0f       	add	r24, r24
    15f6:	99 1f       	adc	r25, r25
    15f8:	0a 94       	dec	r0
    15fa:	e2 f7       	brpl	.-8      	; 0x15f4 <DIO_VoidSetPinDir+0x78>
    15fc:	84 2b       	or	r24, r20
    15fe:	8c 93       	st	X, r24
    1600:	a7 c0       	rjmp	.+334    	; 0x1750 <DIO_VoidSetPinDir+0x1d4>
		}
		else if(DIO_uint8CopyPinDir==INPUT)
    1602:	8b 81       	ldd	r24, Y+3	; 0x03
    1604:	88 23       	and	r24, r24
    1606:	09 f0       	breq	.+2      	; 0x160a <DIO_VoidSetPinDir+0x8e>
    1608:	a3 c0       	rjmp	.+326    	; 0x1750 <DIO_VoidSetPinDir+0x1d4>
		{
			Clr_Bit(DDRA_REG,DIO_uint8CopyPin_Id);
    160a:	aa e3       	ldi	r26, 0x3A	; 58
    160c:	b0 e0       	ldi	r27, 0x00	; 0
    160e:	ea e3       	ldi	r30, 0x3A	; 58
    1610:	f0 e0       	ldi	r31, 0x00	; 0
    1612:	80 81       	ld	r24, Z
    1614:	48 2f       	mov	r20, r24
    1616:	8a 81       	ldd	r24, Y+2	; 0x02
    1618:	28 2f       	mov	r18, r24
    161a:	30 e0       	ldi	r19, 0x00	; 0
    161c:	81 e0       	ldi	r24, 0x01	; 1
    161e:	90 e0       	ldi	r25, 0x00	; 0
    1620:	02 2e       	mov	r0, r18
    1622:	02 c0       	rjmp	.+4      	; 0x1628 <DIO_VoidSetPinDir+0xac>
    1624:	88 0f       	add	r24, r24
    1626:	99 1f       	adc	r25, r25
    1628:	0a 94       	dec	r0
    162a:	e2 f7       	brpl	.-8      	; 0x1624 <DIO_VoidSetPinDir+0xa8>
    162c:	80 95       	com	r24
    162e:	84 23       	and	r24, r20
    1630:	8c 93       	st	X, r24
    1632:	8e c0       	rjmp	.+284    	; 0x1750 <DIO_VoidSetPinDir+0x1d4>
		}

		break;
	case 1 :
		if(DIO_uint8CopyPinDir==OUTPUT)
    1634:	8b 81       	ldd	r24, Y+3	; 0x03
    1636:	81 30       	cpi	r24, 0x01	; 1
    1638:	a1 f4       	brne	.+40     	; 0x1662 <DIO_VoidSetPinDir+0xe6>
		{
			Set_Bit(DDRB_REG,DIO_uint8CopyPin_Id);
    163a:	a7 e3       	ldi	r26, 0x37	; 55
    163c:	b0 e0       	ldi	r27, 0x00	; 0
    163e:	e7 e3       	ldi	r30, 0x37	; 55
    1640:	f0 e0       	ldi	r31, 0x00	; 0
    1642:	80 81       	ld	r24, Z
    1644:	48 2f       	mov	r20, r24
    1646:	8a 81       	ldd	r24, Y+2	; 0x02
    1648:	28 2f       	mov	r18, r24
    164a:	30 e0       	ldi	r19, 0x00	; 0
    164c:	81 e0       	ldi	r24, 0x01	; 1
    164e:	90 e0       	ldi	r25, 0x00	; 0
    1650:	02 2e       	mov	r0, r18
    1652:	02 c0       	rjmp	.+4      	; 0x1658 <DIO_VoidSetPinDir+0xdc>
    1654:	88 0f       	add	r24, r24
    1656:	99 1f       	adc	r25, r25
    1658:	0a 94       	dec	r0
    165a:	e2 f7       	brpl	.-8      	; 0x1654 <DIO_VoidSetPinDir+0xd8>
    165c:	84 2b       	or	r24, r20
    165e:	8c 93       	st	X, r24
    1660:	77 c0       	rjmp	.+238    	; 0x1750 <DIO_VoidSetPinDir+0x1d4>
		}
		else if(DIO_uint8CopyPinDir==INPUT)
    1662:	8b 81       	ldd	r24, Y+3	; 0x03
    1664:	88 23       	and	r24, r24
    1666:	09 f0       	breq	.+2      	; 0x166a <DIO_VoidSetPinDir+0xee>
    1668:	73 c0       	rjmp	.+230    	; 0x1750 <DIO_VoidSetPinDir+0x1d4>
		{
			Clr_Bit(DDRB_REG,DIO_uint8CopyPin_Id);
    166a:	a7 e3       	ldi	r26, 0x37	; 55
    166c:	b0 e0       	ldi	r27, 0x00	; 0
    166e:	e7 e3       	ldi	r30, 0x37	; 55
    1670:	f0 e0       	ldi	r31, 0x00	; 0
    1672:	80 81       	ld	r24, Z
    1674:	48 2f       	mov	r20, r24
    1676:	8a 81       	ldd	r24, Y+2	; 0x02
    1678:	28 2f       	mov	r18, r24
    167a:	30 e0       	ldi	r19, 0x00	; 0
    167c:	81 e0       	ldi	r24, 0x01	; 1
    167e:	90 e0       	ldi	r25, 0x00	; 0
    1680:	02 2e       	mov	r0, r18
    1682:	02 c0       	rjmp	.+4      	; 0x1688 <DIO_VoidSetPinDir+0x10c>
    1684:	88 0f       	add	r24, r24
    1686:	99 1f       	adc	r25, r25
    1688:	0a 94       	dec	r0
    168a:	e2 f7       	brpl	.-8      	; 0x1684 <DIO_VoidSetPinDir+0x108>
    168c:	80 95       	com	r24
    168e:	84 23       	and	r24, r20
    1690:	8c 93       	st	X, r24
    1692:	5e c0       	rjmp	.+188    	; 0x1750 <DIO_VoidSetPinDir+0x1d4>
		}

		break;
	case 2 :
		if(DIO_uint8CopyPinDir==OUTPUT)
    1694:	8b 81       	ldd	r24, Y+3	; 0x03
    1696:	81 30       	cpi	r24, 0x01	; 1
    1698:	a1 f4       	brne	.+40     	; 0x16c2 <DIO_VoidSetPinDir+0x146>
		{
			Set_Bit(DDRC_REG,DIO_uint8CopyPin_Id);
    169a:	a4 e3       	ldi	r26, 0x34	; 52
    169c:	b0 e0       	ldi	r27, 0x00	; 0
    169e:	e4 e3       	ldi	r30, 0x34	; 52
    16a0:	f0 e0       	ldi	r31, 0x00	; 0
    16a2:	80 81       	ld	r24, Z
    16a4:	48 2f       	mov	r20, r24
    16a6:	8a 81       	ldd	r24, Y+2	; 0x02
    16a8:	28 2f       	mov	r18, r24
    16aa:	30 e0       	ldi	r19, 0x00	; 0
    16ac:	81 e0       	ldi	r24, 0x01	; 1
    16ae:	90 e0       	ldi	r25, 0x00	; 0
    16b0:	02 2e       	mov	r0, r18
    16b2:	02 c0       	rjmp	.+4      	; 0x16b8 <DIO_VoidSetPinDir+0x13c>
    16b4:	88 0f       	add	r24, r24
    16b6:	99 1f       	adc	r25, r25
    16b8:	0a 94       	dec	r0
    16ba:	e2 f7       	brpl	.-8      	; 0x16b4 <DIO_VoidSetPinDir+0x138>
    16bc:	84 2b       	or	r24, r20
    16be:	8c 93       	st	X, r24
    16c0:	47 c0       	rjmp	.+142    	; 0x1750 <DIO_VoidSetPinDir+0x1d4>
		}
		else if(DIO_uint8CopyPinDir==INPUT)
    16c2:	8b 81       	ldd	r24, Y+3	; 0x03
    16c4:	88 23       	and	r24, r24
    16c6:	09 f0       	breq	.+2      	; 0x16ca <DIO_VoidSetPinDir+0x14e>
    16c8:	43 c0       	rjmp	.+134    	; 0x1750 <DIO_VoidSetPinDir+0x1d4>
		{
			Clr_Bit(DDRC_REG,DIO_uint8CopyPin_Id);
    16ca:	a4 e3       	ldi	r26, 0x34	; 52
    16cc:	b0 e0       	ldi	r27, 0x00	; 0
    16ce:	e4 e3       	ldi	r30, 0x34	; 52
    16d0:	f0 e0       	ldi	r31, 0x00	; 0
    16d2:	80 81       	ld	r24, Z
    16d4:	48 2f       	mov	r20, r24
    16d6:	8a 81       	ldd	r24, Y+2	; 0x02
    16d8:	28 2f       	mov	r18, r24
    16da:	30 e0       	ldi	r19, 0x00	; 0
    16dc:	81 e0       	ldi	r24, 0x01	; 1
    16de:	90 e0       	ldi	r25, 0x00	; 0
    16e0:	02 2e       	mov	r0, r18
    16e2:	02 c0       	rjmp	.+4      	; 0x16e8 <DIO_VoidSetPinDir+0x16c>
    16e4:	88 0f       	add	r24, r24
    16e6:	99 1f       	adc	r25, r25
    16e8:	0a 94       	dec	r0
    16ea:	e2 f7       	brpl	.-8      	; 0x16e4 <DIO_VoidSetPinDir+0x168>
    16ec:	80 95       	com	r24
    16ee:	84 23       	and	r24, r20
    16f0:	8c 93       	st	X, r24
    16f2:	2e c0       	rjmp	.+92     	; 0x1750 <DIO_VoidSetPinDir+0x1d4>
		}

		break;
	case 3 :
		if(DIO_uint8CopyPinDir==OUTPUT)
    16f4:	8b 81       	ldd	r24, Y+3	; 0x03
    16f6:	81 30       	cpi	r24, 0x01	; 1
    16f8:	a1 f4       	brne	.+40     	; 0x1722 <DIO_VoidSetPinDir+0x1a6>
		{
			Set_Bit(DDRD_REG,DIO_uint8CopyPin_Id);
    16fa:	a1 e3       	ldi	r26, 0x31	; 49
    16fc:	b0 e0       	ldi	r27, 0x00	; 0
    16fe:	e1 e3       	ldi	r30, 0x31	; 49
    1700:	f0 e0       	ldi	r31, 0x00	; 0
    1702:	80 81       	ld	r24, Z
    1704:	48 2f       	mov	r20, r24
    1706:	8a 81       	ldd	r24, Y+2	; 0x02
    1708:	28 2f       	mov	r18, r24
    170a:	30 e0       	ldi	r19, 0x00	; 0
    170c:	81 e0       	ldi	r24, 0x01	; 1
    170e:	90 e0       	ldi	r25, 0x00	; 0
    1710:	02 2e       	mov	r0, r18
    1712:	02 c0       	rjmp	.+4      	; 0x1718 <DIO_VoidSetPinDir+0x19c>
    1714:	88 0f       	add	r24, r24
    1716:	99 1f       	adc	r25, r25
    1718:	0a 94       	dec	r0
    171a:	e2 f7       	brpl	.-8      	; 0x1714 <DIO_VoidSetPinDir+0x198>
    171c:	84 2b       	or	r24, r20
    171e:	8c 93       	st	X, r24
    1720:	17 c0       	rjmp	.+46     	; 0x1750 <DIO_VoidSetPinDir+0x1d4>
		}
		else if(DIO_uint8CopyPinDir==INPUT)
    1722:	8b 81       	ldd	r24, Y+3	; 0x03
    1724:	88 23       	and	r24, r24
    1726:	a1 f4       	brne	.+40     	; 0x1750 <DIO_VoidSetPinDir+0x1d4>
		{
			Clr_Bit(DDRD_REG,DIO_uint8CopyPin_Id);
    1728:	a1 e3       	ldi	r26, 0x31	; 49
    172a:	b0 e0       	ldi	r27, 0x00	; 0
    172c:	e1 e3       	ldi	r30, 0x31	; 49
    172e:	f0 e0       	ldi	r31, 0x00	; 0
    1730:	80 81       	ld	r24, Z
    1732:	48 2f       	mov	r20, r24
    1734:	8a 81       	ldd	r24, Y+2	; 0x02
    1736:	28 2f       	mov	r18, r24
    1738:	30 e0       	ldi	r19, 0x00	; 0
    173a:	81 e0       	ldi	r24, 0x01	; 1
    173c:	90 e0       	ldi	r25, 0x00	; 0
    173e:	02 2e       	mov	r0, r18
    1740:	02 c0       	rjmp	.+4      	; 0x1746 <DIO_VoidSetPinDir+0x1ca>
    1742:	88 0f       	add	r24, r24
    1744:	99 1f       	adc	r25, r25
    1746:	0a 94       	dec	r0
    1748:	e2 f7       	brpl	.-8      	; 0x1742 <DIO_VoidSetPinDir+0x1c6>
    174a:	80 95       	com	r24
    174c:	84 23       	and	r24, r20
    174e:	8c 93       	st	X, r24
		}

		break;
	}

}
    1750:	0f 90       	pop	r0
    1752:	0f 90       	pop	r0
    1754:	0f 90       	pop	r0
    1756:	0f 90       	pop	r0
    1758:	0f 90       	pop	r0
    175a:	cf 91       	pop	r28
    175c:	df 91       	pop	r29
    175e:	08 95       	ret

00001760 <DIO_VoidSetPinValue>:
/******************************************************************************************************/
/*******************************This Function Shall set the Value pin**********************************/
/******************************************************************************************************/

void DIO_VoidSetPinValue(uint8 DIO_uint8SetPort, uint8 DIO_uint8SetPin_Id,uint8 DIO_uint8SetPinValue)
{
    1760:	df 93       	push	r29
    1762:	cf 93       	push	r28
    1764:	00 d0       	rcall	.+0      	; 0x1766 <DIO_VoidSetPinValue+0x6>
    1766:	00 d0       	rcall	.+0      	; 0x1768 <DIO_VoidSetPinValue+0x8>
    1768:	0f 92       	push	r0
    176a:	cd b7       	in	r28, 0x3d	; 61
    176c:	de b7       	in	r29, 0x3e	; 62
    176e:	89 83       	std	Y+1, r24	; 0x01
    1770:	6a 83       	std	Y+2, r22	; 0x02
    1772:	4b 83       	std	Y+3, r20	; 0x03
	switch(DIO_uint8SetPort)
    1774:	89 81       	ldd	r24, Y+1	; 0x01
    1776:	28 2f       	mov	r18, r24
    1778:	30 e0       	ldi	r19, 0x00	; 0
    177a:	3d 83       	std	Y+5, r19	; 0x05
    177c:	2c 83       	std	Y+4, r18	; 0x04
    177e:	8c 81       	ldd	r24, Y+4	; 0x04
    1780:	9d 81       	ldd	r25, Y+5	; 0x05
    1782:	81 30       	cpi	r24, 0x01	; 1
    1784:	91 05       	cpc	r25, r1
    1786:	09 f4       	brne	.+2      	; 0x178a <DIO_VoidSetPinValue+0x2a>
    1788:	47 c0       	rjmp	.+142    	; 0x1818 <DIO_VoidSetPinValue+0xb8>
    178a:	2c 81       	ldd	r18, Y+4	; 0x04
    178c:	3d 81       	ldd	r19, Y+5	; 0x05
    178e:	22 30       	cpi	r18, 0x02	; 2
    1790:	31 05       	cpc	r19, r1
    1792:	2c f4       	brge	.+10     	; 0x179e <DIO_VoidSetPinValue+0x3e>
    1794:	8c 81       	ldd	r24, Y+4	; 0x04
    1796:	9d 81       	ldd	r25, Y+5	; 0x05
    1798:	00 97       	sbiw	r24, 0x00	; 0
    179a:	71 f0       	breq	.+28     	; 0x17b8 <DIO_VoidSetPinValue+0x58>
    179c:	cb c0       	rjmp	.+406    	; 0x1934 <DIO_VoidSetPinValue+0x1d4>
    179e:	2c 81       	ldd	r18, Y+4	; 0x04
    17a0:	3d 81       	ldd	r19, Y+5	; 0x05
    17a2:	22 30       	cpi	r18, 0x02	; 2
    17a4:	31 05       	cpc	r19, r1
    17a6:	09 f4       	brne	.+2      	; 0x17aa <DIO_VoidSetPinValue+0x4a>
    17a8:	67 c0       	rjmp	.+206    	; 0x1878 <DIO_VoidSetPinValue+0x118>
    17aa:	8c 81       	ldd	r24, Y+4	; 0x04
    17ac:	9d 81       	ldd	r25, Y+5	; 0x05
    17ae:	83 30       	cpi	r24, 0x03	; 3
    17b0:	91 05       	cpc	r25, r1
    17b2:	09 f4       	brne	.+2      	; 0x17b6 <DIO_VoidSetPinValue+0x56>
    17b4:	91 c0       	rjmp	.+290    	; 0x18d8 <DIO_VoidSetPinValue+0x178>
    17b6:	be c0       	rjmp	.+380    	; 0x1934 <DIO_VoidSetPinValue+0x1d4>
	{
	case 0 :
		if(DIO_uint8SetPinValue==HIGH)
    17b8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ba:	81 30       	cpi	r24, 0x01	; 1
    17bc:	a1 f4       	brne	.+40     	; 0x17e6 <DIO_VoidSetPinValue+0x86>
		{
			Set_Bit(PORTA_REG,DIO_uint8SetPin_Id);
    17be:	ab e3       	ldi	r26, 0x3B	; 59
    17c0:	b0 e0       	ldi	r27, 0x00	; 0
    17c2:	eb e3       	ldi	r30, 0x3B	; 59
    17c4:	f0 e0       	ldi	r31, 0x00	; 0
    17c6:	80 81       	ld	r24, Z
    17c8:	48 2f       	mov	r20, r24
    17ca:	8a 81       	ldd	r24, Y+2	; 0x02
    17cc:	28 2f       	mov	r18, r24
    17ce:	30 e0       	ldi	r19, 0x00	; 0
    17d0:	81 e0       	ldi	r24, 0x01	; 1
    17d2:	90 e0       	ldi	r25, 0x00	; 0
    17d4:	02 2e       	mov	r0, r18
    17d6:	02 c0       	rjmp	.+4      	; 0x17dc <DIO_VoidSetPinValue+0x7c>
    17d8:	88 0f       	add	r24, r24
    17da:	99 1f       	adc	r25, r25
    17dc:	0a 94       	dec	r0
    17de:	e2 f7       	brpl	.-8      	; 0x17d8 <DIO_VoidSetPinValue+0x78>
    17e0:	84 2b       	or	r24, r20
    17e2:	8c 93       	st	X, r24
    17e4:	a7 c0       	rjmp	.+334    	; 0x1934 <DIO_VoidSetPinValue+0x1d4>
		}
		else if(DIO_uint8SetPinValue==LOW)
    17e6:	8b 81       	ldd	r24, Y+3	; 0x03
    17e8:	88 23       	and	r24, r24
    17ea:	09 f0       	breq	.+2      	; 0x17ee <DIO_VoidSetPinValue+0x8e>
    17ec:	a3 c0       	rjmp	.+326    	; 0x1934 <DIO_VoidSetPinValue+0x1d4>
		{
			Clr_Bit(PORTA_REG,DIO_uint8SetPin_Id);
    17ee:	ab e3       	ldi	r26, 0x3B	; 59
    17f0:	b0 e0       	ldi	r27, 0x00	; 0
    17f2:	eb e3       	ldi	r30, 0x3B	; 59
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	80 81       	ld	r24, Z
    17f8:	48 2f       	mov	r20, r24
    17fa:	8a 81       	ldd	r24, Y+2	; 0x02
    17fc:	28 2f       	mov	r18, r24
    17fe:	30 e0       	ldi	r19, 0x00	; 0
    1800:	81 e0       	ldi	r24, 0x01	; 1
    1802:	90 e0       	ldi	r25, 0x00	; 0
    1804:	02 2e       	mov	r0, r18
    1806:	02 c0       	rjmp	.+4      	; 0x180c <DIO_VoidSetPinValue+0xac>
    1808:	88 0f       	add	r24, r24
    180a:	99 1f       	adc	r25, r25
    180c:	0a 94       	dec	r0
    180e:	e2 f7       	brpl	.-8      	; 0x1808 <DIO_VoidSetPinValue+0xa8>
    1810:	80 95       	com	r24
    1812:	84 23       	and	r24, r20
    1814:	8c 93       	st	X, r24
    1816:	8e c0       	rjmp	.+284    	; 0x1934 <DIO_VoidSetPinValue+0x1d4>
		}

		break;
	case 1 :
		if(DIO_uint8SetPinValue==HIGH)
    1818:	8b 81       	ldd	r24, Y+3	; 0x03
    181a:	81 30       	cpi	r24, 0x01	; 1
    181c:	a1 f4       	brne	.+40     	; 0x1846 <DIO_VoidSetPinValue+0xe6>
		{
			Set_Bit(PORTB_REG,DIO_uint8SetPin_Id);
    181e:	a8 e3       	ldi	r26, 0x38	; 56
    1820:	b0 e0       	ldi	r27, 0x00	; 0
    1822:	e8 e3       	ldi	r30, 0x38	; 56
    1824:	f0 e0       	ldi	r31, 0x00	; 0
    1826:	80 81       	ld	r24, Z
    1828:	48 2f       	mov	r20, r24
    182a:	8a 81       	ldd	r24, Y+2	; 0x02
    182c:	28 2f       	mov	r18, r24
    182e:	30 e0       	ldi	r19, 0x00	; 0
    1830:	81 e0       	ldi	r24, 0x01	; 1
    1832:	90 e0       	ldi	r25, 0x00	; 0
    1834:	02 2e       	mov	r0, r18
    1836:	02 c0       	rjmp	.+4      	; 0x183c <DIO_VoidSetPinValue+0xdc>
    1838:	88 0f       	add	r24, r24
    183a:	99 1f       	adc	r25, r25
    183c:	0a 94       	dec	r0
    183e:	e2 f7       	brpl	.-8      	; 0x1838 <DIO_VoidSetPinValue+0xd8>
    1840:	84 2b       	or	r24, r20
    1842:	8c 93       	st	X, r24
    1844:	77 c0       	rjmp	.+238    	; 0x1934 <DIO_VoidSetPinValue+0x1d4>
		}
		else if(DIO_uint8SetPinValue==LOW)
    1846:	8b 81       	ldd	r24, Y+3	; 0x03
    1848:	88 23       	and	r24, r24
    184a:	09 f0       	breq	.+2      	; 0x184e <DIO_VoidSetPinValue+0xee>
    184c:	73 c0       	rjmp	.+230    	; 0x1934 <DIO_VoidSetPinValue+0x1d4>
		{
			Clr_Bit(PORTB_REG,DIO_uint8SetPin_Id);
    184e:	a8 e3       	ldi	r26, 0x38	; 56
    1850:	b0 e0       	ldi	r27, 0x00	; 0
    1852:	e8 e3       	ldi	r30, 0x38	; 56
    1854:	f0 e0       	ldi	r31, 0x00	; 0
    1856:	80 81       	ld	r24, Z
    1858:	48 2f       	mov	r20, r24
    185a:	8a 81       	ldd	r24, Y+2	; 0x02
    185c:	28 2f       	mov	r18, r24
    185e:	30 e0       	ldi	r19, 0x00	; 0
    1860:	81 e0       	ldi	r24, 0x01	; 1
    1862:	90 e0       	ldi	r25, 0x00	; 0
    1864:	02 2e       	mov	r0, r18
    1866:	02 c0       	rjmp	.+4      	; 0x186c <DIO_VoidSetPinValue+0x10c>
    1868:	88 0f       	add	r24, r24
    186a:	99 1f       	adc	r25, r25
    186c:	0a 94       	dec	r0
    186e:	e2 f7       	brpl	.-8      	; 0x1868 <DIO_VoidSetPinValue+0x108>
    1870:	80 95       	com	r24
    1872:	84 23       	and	r24, r20
    1874:	8c 93       	st	X, r24
    1876:	5e c0       	rjmp	.+188    	; 0x1934 <DIO_VoidSetPinValue+0x1d4>
		}

		break;
	case 2 :
		if(DIO_uint8SetPinValue==HIGH)
    1878:	8b 81       	ldd	r24, Y+3	; 0x03
    187a:	81 30       	cpi	r24, 0x01	; 1
    187c:	a1 f4       	brne	.+40     	; 0x18a6 <DIO_VoidSetPinValue+0x146>
		{
			Set_Bit(PORTC_REG,DIO_uint8SetPin_Id);
    187e:	a5 e3       	ldi	r26, 0x35	; 53
    1880:	b0 e0       	ldi	r27, 0x00	; 0
    1882:	e5 e3       	ldi	r30, 0x35	; 53
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	80 81       	ld	r24, Z
    1888:	48 2f       	mov	r20, r24
    188a:	8a 81       	ldd	r24, Y+2	; 0x02
    188c:	28 2f       	mov	r18, r24
    188e:	30 e0       	ldi	r19, 0x00	; 0
    1890:	81 e0       	ldi	r24, 0x01	; 1
    1892:	90 e0       	ldi	r25, 0x00	; 0
    1894:	02 2e       	mov	r0, r18
    1896:	02 c0       	rjmp	.+4      	; 0x189c <DIO_VoidSetPinValue+0x13c>
    1898:	88 0f       	add	r24, r24
    189a:	99 1f       	adc	r25, r25
    189c:	0a 94       	dec	r0
    189e:	e2 f7       	brpl	.-8      	; 0x1898 <DIO_VoidSetPinValue+0x138>
    18a0:	84 2b       	or	r24, r20
    18a2:	8c 93       	st	X, r24
    18a4:	47 c0       	rjmp	.+142    	; 0x1934 <DIO_VoidSetPinValue+0x1d4>
		}
		else if(DIO_uint8SetPinValue==LOW)
    18a6:	8b 81       	ldd	r24, Y+3	; 0x03
    18a8:	88 23       	and	r24, r24
    18aa:	09 f0       	breq	.+2      	; 0x18ae <DIO_VoidSetPinValue+0x14e>
    18ac:	43 c0       	rjmp	.+134    	; 0x1934 <DIO_VoidSetPinValue+0x1d4>
		{
			Clr_Bit(PORTC_REG,DIO_uint8SetPin_Id);
    18ae:	a5 e3       	ldi	r26, 0x35	; 53
    18b0:	b0 e0       	ldi	r27, 0x00	; 0
    18b2:	e5 e3       	ldi	r30, 0x35	; 53
    18b4:	f0 e0       	ldi	r31, 0x00	; 0
    18b6:	80 81       	ld	r24, Z
    18b8:	48 2f       	mov	r20, r24
    18ba:	8a 81       	ldd	r24, Y+2	; 0x02
    18bc:	28 2f       	mov	r18, r24
    18be:	30 e0       	ldi	r19, 0x00	; 0
    18c0:	81 e0       	ldi	r24, 0x01	; 1
    18c2:	90 e0       	ldi	r25, 0x00	; 0
    18c4:	02 2e       	mov	r0, r18
    18c6:	02 c0       	rjmp	.+4      	; 0x18cc <DIO_VoidSetPinValue+0x16c>
    18c8:	88 0f       	add	r24, r24
    18ca:	99 1f       	adc	r25, r25
    18cc:	0a 94       	dec	r0
    18ce:	e2 f7       	brpl	.-8      	; 0x18c8 <DIO_VoidSetPinValue+0x168>
    18d0:	80 95       	com	r24
    18d2:	84 23       	and	r24, r20
    18d4:	8c 93       	st	X, r24
    18d6:	2e c0       	rjmp	.+92     	; 0x1934 <DIO_VoidSetPinValue+0x1d4>
		}

		break;
	case 3 :
		if(DIO_uint8SetPinValue==HIGH)
    18d8:	8b 81       	ldd	r24, Y+3	; 0x03
    18da:	81 30       	cpi	r24, 0x01	; 1
    18dc:	a1 f4       	brne	.+40     	; 0x1906 <DIO_VoidSetPinValue+0x1a6>
		{
			Set_Bit(PORTD_REG,DIO_uint8SetPin_Id);
    18de:	a2 e3       	ldi	r26, 0x32	; 50
    18e0:	b0 e0       	ldi	r27, 0x00	; 0
    18e2:	e2 e3       	ldi	r30, 0x32	; 50
    18e4:	f0 e0       	ldi	r31, 0x00	; 0
    18e6:	80 81       	ld	r24, Z
    18e8:	48 2f       	mov	r20, r24
    18ea:	8a 81       	ldd	r24, Y+2	; 0x02
    18ec:	28 2f       	mov	r18, r24
    18ee:	30 e0       	ldi	r19, 0x00	; 0
    18f0:	81 e0       	ldi	r24, 0x01	; 1
    18f2:	90 e0       	ldi	r25, 0x00	; 0
    18f4:	02 2e       	mov	r0, r18
    18f6:	02 c0       	rjmp	.+4      	; 0x18fc <DIO_VoidSetPinValue+0x19c>
    18f8:	88 0f       	add	r24, r24
    18fa:	99 1f       	adc	r25, r25
    18fc:	0a 94       	dec	r0
    18fe:	e2 f7       	brpl	.-8      	; 0x18f8 <DIO_VoidSetPinValue+0x198>
    1900:	84 2b       	or	r24, r20
    1902:	8c 93       	st	X, r24
    1904:	17 c0       	rjmp	.+46     	; 0x1934 <DIO_VoidSetPinValue+0x1d4>
		}
		else if(DIO_uint8SetPinValue==LOW)
    1906:	8b 81       	ldd	r24, Y+3	; 0x03
    1908:	88 23       	and	r24, r24
    190a:	a1 f4       	brne	.+40     	; 0x1934 <DIO_VoidSetPinValue+0x1d4>
		{
			Clr_Bit(PORTD_REG,DIO_uint8SetPin_Id);
    190c:	a2 e3       	ldi	r26, 0x32	; 50
    190e:	b0 e0       	ldi	r27, 0x00	; 0
    1910:	e2 e3       	ldi	r30, 0x32	; 50
    1912:	f0 e0       	ldi	r31, 0x00	; 0
    1914:	80 81       	ld	r24, Z
    1916:	48 2f       	mov	r20, r24
    1918:	8a 81       	ldd	r24, Y+2	; 0x02
    191a:	28 2f       	mov	r18, r24
    191c:	30 e0       	ldi	r19, 0x00	; 0
    191e:	81 e0       	ldi	r24, 0x01	; 1
    1920:	90 e0       	ldi	r25, 0x00	; 0
    1922:	02 2e       	mov	r0, r18
    1924:	02 c0       	rjmp	.+4      	; 0x192a <DIO_VoidSetPinValue+0x1ca>
    1926:	88 0f       	add	r24, r24
    1928:	99 1f       	adc	r25, r25
    192a:	0a 94       	dec	r0
    192c:	e2 f7       	brpl	.-8      	; 0x1926 <DIO_VoidSetPinValue+0x1c6>
    192e:	80 95       	com	r24
    1930:	84 23       	and	r24, r20
    1932:	8c 93       	st	X, r24

		break;
	}


}
    1934:	0f 90       	pop	r0
    1936:	0f 90       	pop	r0
    1938:	0f 90       	pop	r0
    193a:	0f 90       	pop	r0
    193c:	0f 90       	pop	r0
    193e:	cf 91       	pop	r28
    1940:	df 91       	pop	r29
    1942:	08 95       	ret

00001944 <DIO_ReadPinValue>:
/******************************************************************************************************/
/*******************************This Function Shall Read the Value pin**********************************/
/******************************************************************************************************/

uint8 DIO_ReadPinValue(uint8 DIO_uint8ReadPort ,uint8 DIO_uint8ReadPin_Id )
{
    1944:	df 93       	push	r29
    1946:	cf 93       	push	r28
    1948:	00 d0       	rcall	.+0      	; 0x194a <DIO_ReadPinValue+0x6>
    194a:	00 d0       	rcall	.+0      	; 0x194c <DIO_ReadPinValue+0x8>
    194c:	00 d0       	rcall	.+0      	; 0x194e <DIO_ReadPinValue+0xa>
    194e:	cd b7       	in	r28, 0x3d	; 61
    1950:	de b7       	in	r29, 0x3e	; 62
    1952:	89 83       	std	Y+1, r24	; 0x01
    1954:	6a 83       	std	Y+2, r22	; 0x02

	switch(DIO_uint8ReadPort)
    1956:	89 81       	ldd	r24, Y+1	; 0x01
    1958:	28 2f       	mov	r18, r24
    195a:	30 e0       	ldi	r19, 0x00	; 0
    195c:	3d 83       	std	Y+5, r19	; 0x05
    195e:	2c 83       	std	Y+4, r18	; 0x04
    1960:	4c 81       	ldd	r20, Y+4	; 0x04
    1962:	5d 81       	ldd	r21, Y+5	; 0x05
    1964:	41 30       	cpi	r20, 0x01	; 1
    1966:	51 05       	cpc	r21, r1
    1968:	49 f1       	breq	.+82     	; 0x19bc <DIO_ReadPinValue+0x78>
    196a:	8c 81       	ldd	r24, Y+4	; 0x04
    196c:	9d 81       	ldd	r25, Y+5	; 0x05
    196e:	82 30       	cpi	r24, 0x02	; 2
    1970:	91 05       	cpc	r25, r1
    1972:	34 f4       	brge	.+12     	; 0x1980 <DIO_ReadPinValue+0x3c>
    1974:	2c 81       	ldd	r18, Y+4	; 0x04
    1976:	3d 81       	ldd	r19, Y+5	; 0x05
    1978:	21 15       	cp	r18, r1
    197a:	31 05       	cpc	r19, r1
    197c:	61 f0       	breq	.+24     	; 0x1996 <DIO_ReadPinValue+0x52>
    197e:	57 c0       	rjmp	.+174    	; 0x1a2e <DIO_ReadPinValue+0xea>
    1980:	4c 81       	ldd	r20, Y+4	; 0x04
    1982:	5d 81       	ldd	r21, Y+5	; 0x05
    1984:	42 30       	cpi	r20, 0x02	; 2
    1986:	51 05       	cpc	r21, r1
    1988:	61 f1       	breq	.+88     	; 0x19e2 <DIO_ReadPinValue+0x9e>
    198a:	8c 81       	ldd	r24, Y+4	; 0x04
    198c:	9d 81       	ldd	r25, Y+5	; 0x05
    198e:	83 30       	cpi	r24, 0x03	; 3
    1990:	91 05       	cpc	r25, r1
    1992:	d1 f1       	breq	.+116    	; 0x1a08 <DIO_ReadPinValue+0xc4>
    1994:	4c c0       	rjmp	.+152    	; 0x1a2e <DIO_ReadPinValue+0xea>
	{
	case 0 :
		return Get_Bit(PINA_REG,DIO_uint8ReadPin_Id);
    1996:	e9 e3       	ldi	r30, 0x39	; 57
    1998:	f0 e0       	ldi	r31, 0x00	; 0
    199a:	80 81       	ld	r24, Z
    199c:	28 2f       	mov	r18, r24
    199e:	30 e0       	ldi	r19, 0x00	; 0
    19a0:	8a 81       	ldd	r24, Y+2	; 0x02
    19a2:	88 2f       	mov	r24, r24
    19a4:	90 e0       	ldi	r25, 0x00	; 0
    19a6:	a9 01       	movw	r20, r18
    19a8:	02 c0       	rjmp	.+4      	; 0x19ae <DIO_ReadPinValue+0x6a>
    19aa:	55 95       	asr	r21
    19ac:	47 95       	ror	r20
    19ae:	8a 95       	dec	r24
    19b0:	e2 f7       	brpl	.-8      	; 0x19aa <DIO_ReadPinValue+0x66>
    19b2:	ca 01       	movw	r24, r20
    19b4:	58 2f       	mov	r21, r24
    19b6:	51 70       	andi	r21, 0x01	; 1
    19b8:	5b 83       	std	Y+3, r21	; 0x03
    19ba:	3a c0       	rjmp	.+116    	; 0x1a30 <DIO_ReadPinValue+0xec>

		break;
	case 1 :

		return Get_Bit(PINB_REG,DIO_uint8ReadPin_Id);
    19bc:	e6 e3       	ldi	r30, 0x36	; 54
    19be:	f0 e0       	ldi	r31, 0x00	; 0
    19c0:	80 81       	ld	r24, Z
    19c2:	28 2f       	mov	r18, r24
    19c4:	30 e0       	ldi	r19, 0x00	; 0
    19c6:	8a 81       	ldd	r24, Y+2	; 0x02
    19c8:	88 2f       	mov	r24, r24
    19ca:	90 e0       	ldi	r25, 0x00	; 0
    19cc:	a9 01       	movw	r20, r18
    19ce:	02 c0       	rjmp	.+4      	; 0x19d4 <DIO_ReadPinValue+0x90>
    19d0:	55 95       	asr	r21
    19d2:	47 95       	ror	r20
    19d4:	8a 95       	dec	r24
    19d6:	e2 f7       	brpl	.-8      	; 0x19d0 <DIO_ReadPinValue+0x8c>
    19d8:	ca 01       	movw	r24, r20
    19da:	58 2f       	mov	r21, r24
    19dc:	51 70       	andi	r21, 0x01	; 1
    19de:	5b 83       	std	Y+3, r21	; 0x03
    19e0:	27 c0       	rjmp	.+78     	; 0x1a30 <DIO_ReadPinValue+0xec>


		break;
	case 2 :
		return Get_Bit(PINC_REG,DIO_uint8ReadPin_Id);
    19e2:	e3 e3       	ldi	r30, 0x33	; 51
    19e4:	f0 e0       	ldi	r31, 0x00	; 0
    19e6:	80 81       	ld	r24, Z
    19e8:	28 2f       	mov	r18, r24
    19ea:	30 e0       	ldi	r19, 0x00	; 0
    19ec:	8a 81       	ldd	r24, Y+2	; 0x02
    19ee:	88 2f       	mov	r24, r24
    19f0:	90 e0       	ldi	r25, 0x00	; 0
    19f2:	a9 01       	movw	r20, r18
    19f4:	02 c0       	rjmp	.+4      	; 0x19fa <DIO_ReadPinValue+0xb6>
    19f6:	55 95       	asr	r21
    19f8:	47 95       	ror	r20
    19fa:	8a 95       	dec	r24
    19fc:	e2 f7       	brpl	.-8      	; 0x19f6 <DIO_ReadPinValue+0xb2>
    19fe:	ca 01       	movw	r24, r20
    1a00:	58 2f       	mov	r21, r24
    1a02:	51 70       	andi	r21, 0x01	; 1
    1a04:	5b 83       	std	Y+3, r21	; 0x03
    1a06:	14 c0       	rjmp	.+40     	; 0x1a30 <DIO_ReadPinValue+0xec>


		break;
	case 3 :
		return Get_Bit(PIND_REG,DIO_uint8ReadPin_Id);
    1a08:	e0 e3       	ldi	r30, 0x30	; 48
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	80 81       	ld	r24, Z
    1a0e:	28 2f       	mov	r18, r24
    1a10:	30 e0       	ldi	r19, 0x00	; 0
    1a12:	8a 81       	ldd	r24, Y+2	; 0x02
    1a14:	88 2f       	mov	r24, r24
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	a9 01       	movw	r20, r18
    1a1a:	02 c0       	rjmp	.+4      	; 0x1a20 <DIO_ReadPinValue+0xdc>
    1a1c:	55 95       	asr	r21
    1a1e:	47 95       	ror	r20
    1a20:	8a 95       	dec	r24
    1a22:	e2 f7       	brpl	.-8      	; 0x1a1c <DIO_ReadPinValue+0xd8>
    1a24:	ca 01       	movw	r24, r20
    1a26:	58 2f       	mov	r21, r24
    1a28:	51 70       	andi	r21, 0x01	; 1
    1a2a:	5b 83       	std	Y+3, r21	; 0x03
    1a2c:	01 c0       	rjmp	.+2      	; 0x1a30 <DIO_ReadPinValue+0xec>
    1a2e:	02 c0       	rjmp	.+4      	; 0x1a34 <DIO_ReadPinValue+0xf0>

		break;
	}

}
    1a30:	8b 81       	ldd	r24, Y+3	; 0x03
    1a32:	8e 83       	std	Y+6, r24	; 0x06
    1a34:	8e 81       	ldd	r24, Y+6	; 0x06
    1a36:	26 96       	adiw	r28, 0x06	; 6
    1a38:	0f b6       	in	r0, 0x3f	; 63
    1a3a:	f8 94       	cli
    1a3c:	de bf       	out	0x3e, r29	; 62
    1a3e:	0f be       	out	0x3f, r0	; 63
    1a40:	cd bf       	out	0x3d, r28	; 61
    1a42:	cf 91       	pop	r28
    1a44:	df 91       	pop	r29
    1a46:	08 95       	ret

00001a48 <DIO_VoidSetAllPortDir>:



/*****This Function Shall set the direction Port ******/
void DIO_VoidSetAllPortDir(uint8 DIO_uint8CopyPort ,  uint8 DIO_uint8CopyPortDir)
{
    1a48:	df 93       	push	r29
    1a4a:	cf 93       	push	r28
    1a4c:	00 d0       	rcall	.+0      	; 0x1a4e <DIO_VoidSetAllPortDir+0x6>
    1a4e:	00 d0       	rcall	.+0      	; 0x1a50 <DIO_VoidSetAllPortDir+0x8>
    1a50:	cd b7       	in	r28, 0x3d	; 61
    1a52:	de b7       	in	r29, 0x3e	; 62
    1a54:	89 83       	std	Y+1, r24	; 0x01
    1a56:	6a 83       	std	Y+2, r22	; 0x02
	switch(DIO_uint8CopyPort)
    1a58:	89 81       	ldd	r24, Y+1	; 0x01
    1a5a:	28 2f       	mov	r18, r24
    1a5c:	30 e0       	ldi	r19, 0x00	; 0
    1a5e:	3c 83       	std	Y+4, r19	; 0x04
    1a60:	2b 83       	std	Y+3, r18	; 0x03
    1a62:	8b 81       	ldd	r24, Y+3	; 0x03
    1a64:	9c 81       	ldd	r25, Y+4	; 0x04
    1a66:	81 30       	cpi	r24, 0x01	; 1
    1a68:	91 05       	cpc	r25, r1
    1a6a:	21 f1       	breq	.+72     	; 0x1ab4 <DIO_VoidSetAllPortDir+0x6c>
    1a6c:	2b 81       	ldd	r18, Y+3	; 0x03
    1a6e:	3c 81       	ldd	r19, Y+4	; 0x04
    1a70:	22 30       	cpi	r18, 0x02	; 2
    1a72:	31 05       	cpc	r19, r1
    1a74:	2c f4       	brge	.+10     	; 0x1a80 <DIO_VoidSetAllPortDir+0x38>
    1a76:	8b 81       	ldd	r24, Y+3	; 0x03
    1a78:	9c 81       	ldd	r25, Y+4	; 0x04
    1a7a:	00 97       	sbiw	r24, 0x00	; 0
    1a7c:	61 f0       	breq	.+24     	; 0x1a96 <DIO_VoidSetAllPortDir+0x4e>
    1a7e:	46 c0       	rjmp	.+140    	; 0x1b0c <DIO_VoidSetAllPortDir+0xc4>
    1a80:	2b 81       	ldd	r18, Y+3	; 0x03
    1a82:	3c 81       	ldd	r19, Y+4	; 0x04
    1a84:	22 30       	cpi	r18, 0x02	; 2
    1a86:	31 05       	cpc	r19, r1
    1a88:	21 f1       	breq	.+72     	; 0x1ad2 <DIO_VoidSetAllPortDir+0x8a>
    1a8a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a8c:	9c 81       	ldd	r25, Y+4	; 0x04
    1a8e:	83 30       	cpi	r24, 0x03	; 3
    1a90:	91 05       	cpc	r25, r1
    1a92:	71 f1       	breq	.+92     	; 0x1af0 <DIO_VoidSetAllPortDir+0xa8>
    1a94:	3b c0       	rjmp	.+118    	; 0x1b0c <DIO_VoidSetAllPortDir+0xc4>
	{
	case 0 :
		if(DIO_uint8CopyPortDir==OUTPUT)
    1a96:	8a 81       	ldd	r24, Y+2	; 0x02
    1a98:	81 30       	cpi	r24, 0x01	; 1
    1a9a:	29 f4       	brne	.+10     	; 0x1aa6 <DIO_VoidSetAllPortDir+0x5e>
		{
			DDRA_REG = 0xFF ;
    1a9c:	ea e3       	ldi	r30, 0x3A	; 58
    1a9e:	f0 e0       	ldi	r31, 0x00	; 0
    1aa0:	8f ef       	ldi	r24, 0xFF	; 255
    1aa2:	80 83       	st	Z, r24
    1aa4:	33 c0       	rjmp	.+102    	; 0x1b0c <DIO_VoidSetAllPortDir+0xc4>
		}
		else if(DIO_uint8CopyPortDir==INPUT)
    1aa6:	8a 81       	ldd	r24, Y+2	; 0x02
    1aa8:	88 23       	and	r24, r24
    1aaa:	81 f5       	brne	.+96     	; 0x1b0c <DIO_VoidSetAllPortDir+0xc4>
		{
			DDRA_REG = 0x00 ;
    1aac:	ea e3       	ldi	r30, 0x3A	; 58
    1aae:	f0 e0       	ldi	r31, 0x00	; 0
    1ab0:	10 82       	st	Z, r1
    1ab2:	2c c0       	rjmp	.+88     	; 0x1b0c <DIO_VoidSetAllPortDir+0xc4>
		}

		break;
	case 1 :
		if(DIO_uint8CopyPortDir==OUTPUT)
    1ab4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab6:	81 30       	cpi	r24, 0x01	; 1
    1ab8:	29 f4       	brne	.+10     	; 0x1ac4 <DIO_VoidSetAllPortDir+0x7c>
		{
			DDRB_REG = 0XFF ;
    1aba:	e7 e3       	ldi	r30, 0x37	; 55
    1abc:	f0 e0       	ldi	r31, 0x00	; 0
    1abe:	8f ef       	ldi	r24, 0xFF	; 255
    1ac0:	80 83       	st	Z, r24
    1ac2:	24 c0       	rjmp	.+72     	; 0x1b0c <DIO_VoidSetAllPortDir+0xc4>
		}
		else if(DIO_uint8CopyPortDir==INPUT)
    1ac4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac6:	88 23       	and	r24, r24
    1ac8:	09 f5       	brne	.+66     	; 0x1b0c <DIO_VoidSetAllPortDir+0xc4>
		{
			DDRB_REG = 0X00 ;
    1aca:	e7 e3       	ldi	r30, 0x37	; 55
    1acc:	f0 e0       	ldi	r31, 0x00	; 0
    1ace:	10 82       	st	Z, r1
    1ad0:	1d c0       	rjmp	.+58     	; 0x1b0c <DIO_VoidSetAllPortDir+0xc4>
		}

		break;
	case 2 :
		if(DIO_uint8CopyPortDir==OUTPUT)
    1ad2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad4:	81 30       	cpi	r24, 0x01	; 1
    1ad6:	29 f4       	brne	.+10     	; 0x1ae2 <DIO_VoidSetAllPortDir+0x9a>
		{
			DDRC_REG = 0XFF ;
    1ad8:	e4 e3       	ldi	r30, 0x34	; 52
    1ada:	f0 e0       	ldi	r31, 0x00	; 0
    1adc:	8f ef       	ldi	r24, 0xFF	; 255
    1ade:	80 83       	st	Z, r24
    1ae0:	15 c0       	rjmp	.+42     	; 0x1b0c <DIO_VoidSetAllPortDir+0xc4>
		}
		else if(DIO_uint8CopyPortDir==INPUT)
    1ae2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae4:	88 23       	and	r24, r24
    1ae6:	91 f4       	brne	.+36     	; 0x1b0c <DIO_VoidSetAllPortDir+0xc4>
		{
			DDRC_REG = 0X00 ;
    1ae8:	e4 e3       	ldi	r30, 0x34	; 52
    1aea:	f0 e0       	ldi	r31, 0x00	; 0
    1aec:	10 82       	st	Z, r1
    1aee:	0e c0       	rjmp	.+28     	; 0x1b0c <DIO_VoidSetAllPortDir+0xc4>
		}

		break;
	case 3 :
		if(DIO_uint8CopyPortDir==OUTPUT)
    1af0:	8a 81       	ldd	r24, Y+2	; 0x02
    1af2:	81 30       	cpi	r24, 0x01	; 1
    1af4:	29 f4       	brne	.+10     	; 0x1b00 <DIO_VoidSetAllPortDir+0xb8>
		{
			DDRD_REG = 0XFF ;
    1af6:	e1 e3       	ldi	r30, 0x31	; 49
    1af8:	f0 e0       	ldi	r31, 0x00	; 0
    1afa:	8f ef       	ldi	r24, 0xFF	; 255
    1afc:	80 83       	st	Z, r24
    1afe:	06 c0       	rjmp	.+12     	; 0x1b0c <DIO_VoidSetAllPortDir+0xc4>
		}
		else if(DIO_uint8CopyPortDir==INPUT)
    1b00:	8a 81       	ldd	r24, Y+2	; 0x02
    1b02:	88 23       	and	r24, r24
    1b04:	19 f4       	brne	.+6      	; 0x1b0c <DIO_VoidSetAllPortDir+0xc4>
		{
			DDRD_REG = 0X00 ;
    1b06:	e1 e3       	ldi	r30, 0x31	; 49
    1b08:	f0 e0       	ldi	r31, 0x00	; 0
    1b0a:	10 82       	st	Z, r1
		}

		break;
	}

}
    1b0c:	0f 90       	pop	r0
    1b0e:	0f 90       	pop	r0
    1b10:	0f 90       	pop	r0
    1b12:	0f 90       	pop	r0
    1b14:	cf 91       	pop	r28
    1b16:	df 91       	pop	r29
    1b18:	08 95       	ret

00001b1a <DIO_VoidSetAllPortValue>:

/*****This Function Shall set the Value Port ******/
void DIO_VoidSetAllPortValue(uint8 DIO_uint8SetPort , uint8 DIO_uint8SetPortValue)
{
    1b1a:	df 93       	push	r29
    1b1c:	cf 93       	push	r28
    1b1e:	00 d0       	rcall	.+0      	; 0x1b20 <DIO_VoidSetAllPortValue+0x6>
    1b20:	00 d0       	rcall	.+0      	; 0x1b22 <DIO_VoidSetAllPortValue+0x8>
    1b22:	cd b7       	in	r28, 0x3d	; 61
    1b24:	de b7       	in	r29, 0x3e	; 62
    1b26:	89 83       	std	Y+1, r24	; 0x01
    1b28:	6a 83       	std	Y+2, r22	; 0x02
	switch(DIO_uint8SetPort)
    1b2a:	89 81       	ldd	r24, Y+1	; 0x01
    1b2c:	28 2f       	mov	r18, r24
    1b2e:	30 e0       	ldi	r19, 0x00	; 0
    1b30:	3c 83       	std	Y+4, r19	; 0x04
    1b32:	2b 83       	std	Y+3, r18	; 0x03
    1b34:	8b 81       	ldd	r24, Y+3	; 0x03
    1b36:	9c 81       	ldd	r25, Y+4	; 0x04
    1b38:	81 30       	cpi	r24, 0x01	; 1
    1b3a:	91 05       	cpc	r25, r1
    1b3c:	21 f1       	breq	.+72     	; 0x1b86 <DIO_VoidSetAllPortValue+0x6c>
    1b3e:	2b 81       	ldd	r18, Y+3	; 0x03
    1b40:	3c 81       	ldd	r19, Y+4	; 0x04
    1b42:	22 30       	cpi	r18, 0x02	; 2
    1b44:	31 05       	cpc	r19, r1
    1b46:	2c f4       	brge	.+10     	; 0x1b52 <DIO_VoidSetAllPortValue+0x38>
    1b48:	8b 81       	ldd	r24, Y+3	; 0x03
    1b4a:	9c 81       	ldd	r25, Y+4	; 0x04
    1b4c:	00 97       	sbiw	r24, 0x00	; 0
    1b4e:	61 f0       	breq	.+24     	; 0x1b68 <DIO_VoidSetAllPortValue+0x4e>
    1b50:	46 c0       	rjmp	.+140    	; 0x1bde <DIO_VoidSetAllPortValue+0xc4>
    1b52:	2b 81       	ldd	r18, Y+3	; 0x03
    1b54:	3c 81       	ldd	r19, Y+4	; 0x04
    1b56:	22 30       	cpi	r18, 0x02	; 2
    1b58:	31 05       	cpc	r19, r1
    1b5a:	21 f1       	breq	.+72     	; 0x1ba4 <DIO_VoidSetAllPortValue+0x8a>
    1b5c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b5e:	9c 81       	ldd	r25, Y+4	; 0x04
    1b60:	83 30       	cpi	r24, 0x03	; 3
    1b62:	91 05       	cpc	r25, r1
    1b64:	71 f1       	breq	.+92     	; 0x1bc2 <DIO_VoidSetAllPortValue+0xa8>
    1b66:	3b c0       	rjmp	.+118    	; 0x1bde <DIO_VoidSetAllPortValue+0xc4>
	{
	case 0 :
		if(DIO_uint8SetPortValue==HIGH)
    1b68:	8a 81       	ldd	r24, Y+2	; 0x02
    1b6a:	81 30       	cpi	r24, 0x01	; 1
    1b6c:	29 f4       	brne	.+10     	; 0x1b78 <DIO_VoidSetAllPortValue+0x5e>
		{
			PORTA_REG = 0XFF ;
    1b6e:	eb e3       	ldi	r30, 0x3B	; 59
    1b70:	f0 e0       	ldi	r31, 0x00	; 0
    1b72:	8f ef       	ldi	r24, 0xFF	; 255
    1b74:	80 83       	st	Z, r24
    1b76:	33 c0       	rjmp	.+102    	; 0x1bde <DIO_VoidSetAllPortValue+0xc4>
		}
		else if(DIO_uint8SetPortValue==LOW)
    1b78:	8a 81       	ldd	r24, Y+2	; 0x02
    1b7a:	88 23       	and	r24, r24
    1b7c:	81 f5       	brne	.+96     	; 0x1bde <DIO_VoidSetAllPortValue+0xc4>
		{
			PORTA_REG = 0X00 ;
    1b7e:	eb e3       	ldi	r30, 0x3B	; 59
    1b80:	f0 e0       	ldi	r31, 0x00	; 0
    1b82:	10 82       	st	Z, r1
    1b84:	2c c0       	rjmp	.+88     	; 0x1bde <DIO_VoidSetAllPortValue+0xc4>
		}

		break;
	case 1 :
		if(DIO_uint8SetPortValue==HIGH)
    1b86:	8a 81       	ldd	r24, Y+2	; 0x02
    1b88:	81 30       	cpi	r24, 0x01	; 1
    1b8a:	29 f4       	brne	.+10     	; 0x1b96 <DIO_VoidSetAllPortValue+0x7c>
		{
			PORTB_REG = 0XFF ;
    1b8c:	e8 e3       	ldi	r30, 0x38	; 56
    1b8e:	f0 e0       	ldi	r31, 0x00	; 0
    1b90:	8f ef       	ldi	r24, 0xFF	; 255
    1b92:	80 83       	st	Z, r24
    1b94:	24 c0       	rjmp	.+72     	; 0x1bde <DIO_VoidSetAllPortValue+0xc4>
		}
		else if(DIO_uint8SetPortValue==LOW)
    1b96:	8a 81       	ldd	r24, Y+2	; 0x02
    1b98:	88 23       	and	r24, r24
    1b9a:	09 f5       	brne	.+66     	; 0x1bde <DIO_VoidSetAllPortValue+0xc4>
		{
			PORTB_REG = 0X00 ;
    1b9c:	e8 e3       	ldi	r30, 0x38	; 56
    1b9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ba0:	10 82       	st	Z, r1
    1ba2:	1d c0       	rjmp	.+58     	; 0x1bde <DIO_VoidSetAllPortValue+0xc4>
		}

		break;
	case 2 :
		if(DIO_uint8SetPortValue==HIGH)
    1ba4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ba6:	81 30       	cpi	r24, 0x01	; 1
    1ba8:	29 f4       	brne	.+10     	; 0x1bb4 <DIO_VoidSetAllPortValue+0x9a>
		{
			PORTC_REG = 0XFF ;
    1baa:	e5 e3       	ldi	r30, 0x35	; 53
    1bac:	f0 e0       	ldi	r31, 0x00	; 0
    1bae:	8f ef       	ldi	r24, 0xFF	; 255
    1bb0:	80 83       	st	Z, r24
    1bb2:	15 c0       	rjmp	.+42     	; 0x1bde <DIO_VoidSetAllPortValue+0xc4>
		}
		else if(DIO_uint8SetPortValue==LOW)
    1bb4:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb6:	88 23       	and	r24, r24
    1bb8:	91 f4       	brne	.+36     	; 0x1bde <DIO_VoidSetAllPortValue+0xc4>
		{
			PORTC_REG = 0X00 ;
    1bba:	e5 e3       	ldi	r30, 0x35	; 53
    1bbc:	f0 e0       	ldi	r31, 0x00	; 0
    1bbe:	10 82       	st	Z, r1
    1bc0:	0e c0       	rjmp	.+28     	; 0x1bde <DIO_VoidSetAllPortValue+0xc4>
		}

		break;
	case 3 :
		if(DIO_uint8SetPortValue==HIGH)
    1bc2:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc4:	81 30       	cpi	r24, 0x01	; 1
    1bc6:	29 f4       	brne	.+10     	; 0x1bd2 <DIO_VoidSetAllPortValue+0xb8>
		{
			PORTD_REG = 0XFF ;
    1bc8:	e2 e3       	ldi	r30, 0x32	; 50
    1bca:	f0 e0       	ldi	r31, 0x00	; 0
    1bcc:	8f ef       	ldi	r24, 0xFF	; 255
    1bce:	80 83       	st	Z, r24
    1bd0:	06 c0       	rjmp	.+12     	; 0x1bde <DIO_VoidSetAllPortValue+0xc4>
		}
		else if(DIO_uint8SetPortValue==LOW)
    1bd2:	8a 81       	ldd	r24, Y+2	; 0x02
    1bd4:	88 23       	and	r24, r24
    1bd6:	19 f4       	brne	.+6      	; 0x1bde <DIO_VoidSetAllPortValue+0xc4>
		{
			PORTD_REG = 0X00 ;
    1bd8:	e2 e3       	ldi	r30, 0x32	; 50
    1bda:	f0 e0       	ldi	r31, 0x00	; 0
    1bdc:	10 82       	st	Z, r1
		}

		break;
	}

}
    1bde:	0f 90       	pop	r0
    1be0:	0f 90       	pop	r0
    1be2:	0f 90       	pop	r0
    1be4:	0f 90       	pop	r0
    1be6:	cf 91       	pop	r28
    1be8:	df 91       	pop	r29
    1bea:	08 95       	ret

00001bec <DIO_ReadPortValue>:

/*****This Function Shall Read the Value Port ******/
uint8 DIO_ReadPortValue(uint8 DIO_uint8ReadPort)
{
    1bec:	df 93       	push	r29
    1bee:	cf 93       	push	r28
    1bf0:	00 d0       	rcall	.+0      	; 0x1bf2 <DIO_ReadPortValue+0x6>
    1bf2:	00 d0       	rcall	.+0      	; 0x1bf4 <DIO_ReadPortValue+0x8>
    1bf4:	0f 92       	push	r0
    1bf6:	cd b7       	in	r28, 0x3d	; 61
    1bf8:	de b7       	in	r29, 0x3e	; 62
    1bfa:	89 83       	std	Y+1, r24	; 0x01
	switch(DIO_uint8ReadPort)
    1bfc:	89 81       	ldd	r24, Y+1	; 0x01
    1bfe:	28 2f       	mov	r18, r24
    1c00:	30 e0       	ldi	r19, 0x00	; 0
    1c02:	3c 83       	std	Y+4, r19	; 0x04
    1c04:	2b 83       	std	Y+3, r18	; 0x03
    1c06:	8b 81       	ldd	r24, Y+3	; 0x03
    1c08:	9c 81       	ldd	r25, Y+4	; 0x04
    1c0a:	81 30       	cpi	r24, 0x01	; 1
    1c0c:	91 05       	cpc	r25, r1
    1c0e:	d1 f0       	breq	.+52     	; 0x1c44 <DIO_ReadPortValue+0x58>
    1c10:	2b 81       	ldd	r18, Y+3	; 0x03
    1c12:	3c 81       	ldd	r19, Y+4	; 0x04
    1c14:	22 30       	cpi	r18, 0x02	; 2
    1c16:	31 05       	cpc	r19, r1
    1c18:	2c f4       	brge	.+10     	; 0x1c24 <DIO_ReadPortValue+0x38>
    1c1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c1c:	9c 81       	ldd	r25, Y+4	; 0x04
    1c1e:	00 97       	sbiw	r24, 0x00	; 0
    1c20:	61 f0       	breq	.+24     	; 0x1c3a <DIO_ReadPortValue+0x4e>
    1c22:	1f c0       	rjmp	.+62     	; 0x1c62 <DIO_ReadPortValue+0x76>
    1c24:	2b 81       	ldd	r18, Y+3	; 0x03
    1c26:	3c 81       	ldd	r19, Y+4	; 0x04
    1c28:	22 30       	cpi	r18, 0x02	; 2
    1c2a:	31 05       	cpc	r19, r1
    1c2c:	81 f0       	breq	.+32     	; 0x1c4e <DIO_ReadPortValue+0x62>
    1c2e:	8b 81       	ldd	r24, Y+3	; 0x03
    1c30:	9c 81       	ldd	r25, Y+4	; 0x04
    1c32:	83 30       	cpi	r24, 0x03	; 3
    1c34:	91 05       	cpc	r25, r1
    1c36:	81 f0       	breq	.+32     	; 0x1c58 <DIO_ReadPortValue+0x6c>
    1c38:	14 c0       	rjmp	.+40     	; 0x1c62 <DIO_ReadPortValue+0x76>
	{
	case 0 :
		return PORTA_REG ;
    1c3a:	eb e3       	ldi	r30, 0x3B	; 59
    1c3c:	f0 e0       	ldi	r31, 0x00	; 0
    1c3e:	90 81       	ld	r25, Z
    1c40:	9a 83       	std	Y+2, r25	; 0x02
    1c42:	10 c0       	rjmp	.+32     	; 0x1c64 <DIO_ReadPortValue+0x78>

		break;
	case 1 :

		return PORTB_REG ;
    1c44:	e8 e3       	ldi	r30, 0x38	; 56
    1c46:	f0 e0       	ldi	r31, 0x00	; 0
    1c48:	20 81       	ld	r18, Z
    1c4a:	2a 83       	std	Y+2, r18	; 0x02
    1c4c:	0b c0       	rjmp	.+22     	; 0x1c64 <DIO_ReadPortValue+0x78>


		break;
	case 2 :
		return PORTC_REG ;
    1c4e:	e5 e3       	ldi	r30, 0x35	; 53
    1c50:	f0 e0       	ldi	r31, 0x00	; 0
    1c52:	30 81       	ld	r19, Z
    1c54:	3a 83       	std	Y+2, r19	; 0x02
    1c56:	06 c0       	rjmp	.+12     	; 0x1c64 <DIO_ReadPortValue+0x78>


		break;
	case 3 :
		return PORTD_REG ;
    1c58:	e2 e3       	ldi	r30, 0x32	; 50
    1c5a:	f0 e0       	ldi	r31, 0x00	; 0
    1c5c:	80 81       	ld	r24, Z
    1c5e:	8a 83       	std	Y+2, r24	; 0x02
    1c60:	01 c0       	rjmp	.+2      	; 0x1c64 <DIO_ReadPortValue+0x78>
    1c62:	02 c0       	rjmp	.+4      	; 0x1c68 <DIO_ReadPortValue+0x7c>

		break;
	}
}
    1c64:	9a 81       	ldd	r25, Y+2	; 0x02
    1c66:	9d 83       	std	Y+5, r25	; 0x05
    1c68:	8d 81       	ldd	r24, Y+5	; 0x05
    1c6a:	0f 90       	pop	r0
    1c6c:	0f 90       	pop	r0
    1c6e:	0f 90       	pop	r0
    1c70:	0f 90       	pop	r0
    1c72:	0f 90       	pop	r0
    1c74:	cf 91       	pop	r28
    1c76:	df 91       	pop	r29
    1c78:	08 95       	ret

00001c7a <DIO_VoidControlPinPullUp>:



/*****This Function Shall Control Pin Pull Up the Value pin ******/
void DIO_VoidControlPinPullUp(uint8 DIO_uint8SetPort , uint8 DIO_uint8SetPin_Id , uint8 Dio_uint8PullUpState)
{
    1c7a:	df 93       	push	r29
    1c7c:	cf 93       	push	r28
    1c7e:	00 d0       	rcall	.+0      	; 0x1c80 <DIO_VoidControlPinPullUp+0x6>
    1c80:	00 d0       	rcall	.+0      	; 0x1c82 <DIO_VoidControlPinPullUp+0x8>
    1c82:	0f 92       	push	r0
    1c84:	cd b7       	in	r28, 0x3d	; 61
    1c86:	de b7       	in	r29, 0x3e	; 62
    1c88:	89 83       	std	Y+1, r24	; 0x01
    1c8a:	6a 83       	std	Y+2, r22	; 0x02
    1c8c:	4b 83       	std	Y+3, r20	; 0x03
	switch(DIO_uint8SetPort)
    1c8e:	89 81       	ldd	r24, Y+1	; 0x01
    1c90:	28 2f       	mov	r18, r24
    1c92:	30 e0       	ldi	r19, 0x00	; 0
    1c94:	3d 83       	std	Y+5, r19	; 0x05
    1c96:	2c 83       	std	Y+4, r18	; 0x04
    1c98:	8c 81       	ldd	r24, Y+4	; 0x04
    1c9a:	9d 81       	ldd	r25, Y+5	; 0x05
    1c9c:	81 30       	cpi	r24, 0x01	; 1
    1c9e:	91 05       	cpc	r25, r1
    1ca0:	09 f4       	brne	.+2      	; 0x1ca4 <DIO_VoidControlPinPullUp+0x2a>
    1ca2:	47 c0       	rjmp	.+142    	; 0x1d32 <DIO_VoidControlPinPullUp+0xb8>
    1ca4:	2c 81       	ldd	r18, Y+4	; 0x04
    1ca6:	3d 81       	ldd	r19, Y+5	; 0x05
    1ca8:	22 30       	cpi	r18, 0x02	; 2
    1caa:	31 05       	cpc	r19, r1
    1cac:	2c f4       	brge	.+10     	; 0x1cb8 <DIO_VoidControlPinPullUp+0x3e>
    1cae:	8c 81       	ldd	r24, Y+4	; 0x04
    1cb0:	9d 81       	ldd	r25, Y+5	; 0x05
    1cb2:	00 97       	sbiw	r24, 0x00	; 0
    1cb4:	71 f0       	breq	.+28     	; 0x1cd2 <DIO_VoidControlPinPullUp+0x58>
    1cb6:	cb c0       	rjmp	.+406    	; 0x1e4e <DIO_VoidControlPinPullUp+0x1d4>
    1cb8:	2c 81       	ldd	r18, Y+4	; 0x04
    1cba:	3d 81       	ldd	r19, Y+5	; 0x05
    1cbc:	22 30       	cpi	r18, 0x02	; 2
    1cbe:	31 05       	cpc	r19, r1
    1cc0:	09 f4       	brne	.+2      	; 0x1cc4 <DIO_VoidControlPinPullUp+0x4a>
    1cc2:	67 c0       	rjmp	.+206    	; 0x1d92 <DIO_VoidControlPinPullUp+0x118>
    1cc4:	8c 81       	ldd	r24, Y+4	; 0x04
    1cc6:	9d 81       	ldd	r25, Y+5	; 0x05
    1cc8:	83 30       	cpi	r24, 0x03	; 3
    1cca:	91 05       	cpc	r25, r1
    1ccc:	09 f4       	brne	.+2      	; 0x1cd0 <DIO_VoidControlPinPullUp+0x56>
    1cce:	91 c0       	rjmp	.+290    	; 0x1df2 <DIO_VoidControlPinPullUp+0x178>
    1cd0:	be c0       	rjmp	.+380    	; 0x1e4e <DIO_VoidControlPinPullUp+0x1d4>
	{
	case 0 :
		if(Dio_uint8PullUpState==ENABLE_PULLUP)
    1cd2:	8b 81       	ldd	r24, Y+3	; 0x03
    1cd4:	81 30       	cpi	r24, 0x01	; 1
    1cd6:	a1 f4       	brne	.+40     	; 0x1d00 <DIO_VoidControlPinPullUp+0x86>
		{
			Set_Bit(PORTA_REG,DIO_uint8SetPin_Id);
    1cd8:	ab e3       	ldi	r26, 0x3B	; 59
    1cda:	b0 e0       	ldi	r27, 0x00	; 0
    1cdc:	eb e3       	ldi	r30, 0x3B	; 59
    1cde:	f0 e0       	ldi	r31, 0x00	; 0
    1ce0:	80 81       	ld	r24, Z
    1ce2:	48 2f       	mov	r20, r24
    1ce4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ce6:	28 2f       	mov	r18, r24
    1ce8:	30 e0       	ldi	r19, 0x00	; 0
    1cea:	81 e0       	ldi	r24, 0x01	; 1
    1cec:	90 e0       	ldi	r25, 0x00	; 0
    1cee:	02 2e       	mov	r0, r18
    1cf0:	02 c0       	rjmp	.+4      	; 0x1cf6 <DIO_VoidControlPinPullUp+0x7c>
    1cf2:	88 0f       	add	r24, r24
    1cf4:	99 1f       	adc	r25, r25
    1cf6:	0a 94       	dec	r0
    1cf8:	e2 f7       	brpl	.-8      	; 0x1cf2 <DIO_VoidControlPinPullUp+0x78>
    1cfa:	84 2b       	or	r24, r20
    1cfc:	8c 93       	st	X, r24
    1cfe:	a7 c0       	rjmp	.+334    	; 0x1e4e <DIO_VoidControlPinPullUp+0x1d4>
		}
		else if(Dio_uint8PullUpState==DISABLE_PULLUP)
    1d00:	8b 81       	ldd	r24, Y+3	; 0x03
    1d02:	88 23       	and	r24, r24
    1d04:	09 f0       	breq	.+2      	; 0x1d08 <DIO_VoidControlPinPullUp+0x8e>
    1d06:	a3 c0       	rjmp	.+326    	; 0x1e4e <DIO_VoidControlPinPullUp+0x1d4>
		{
			Clr_Bit(PORTA_REG,DIO_uint8SetPin_Id);
    1d08:	ab e3       	ldi	r26, 0x3B	; 59
    1d0a:	b0 e0       	ldi	r27, 0x00	; 0
    1d0c:	eb e3       	ldi	r30, 0x3B	; 59
    1d0e:	f0 e0       	ldi	r31, 0x00	; 0
    1d10:	80 81       	ld	r24, Z
    1d12:	48 2f       	mov	r20, r24
    1d14:	8a 81       	ldd	r24, Y+2	; 0x02
    1d16:	28 2f       	mov	r18, r24
    1d18:	30 e0       	ldi	r19, 0x00	; 0
    1d1a:	81 e0       	ldi	r24, 0x01	; 1
    1d1c:	90 e0       	ldi	r25, 0x00	; 0
    1d1e:	02 2e       	mov	r0, r18
    1d20:	02 c0       	rjmp	.+4      	; 0x1d26 <DIO_VoidControlPinPullUp+0xac>
    1d22:	88 0f       	add	r24, r24
    1d24:	99 1f       	adc	r25, r25
    1d26:	0a 94       	dec	r0
    1d28:	e2 f7       	brpl	.-8      	; 0x1d22 <DIO_VoidControlPinPullUp+0xa8>
    1d2a:	80 95       	com	r24
    1d2c:	84 23       	and	r24, r20
    1d2e:	8c 93       	st	X, r24
    1d30:	8e c0       	rjmp	.+284    	; 0x1e4e <DIO_VoidControlPinPullUp+0x1d4>
		}

		break;
	case 1 :
		if(Dio_uint8PullUpState==ENABLE_PULLUP)
    1d32:	8b 81       	ldd	r24, Y+3	; 0x03
    1d34:	81 30       	cpi	r24, 0x01	; 1
    1d36:	a1 f4       	brne	.+40     	; 0x1d60 <DIO_VoidControlPinPullUp+0xe6>
		{
			Set_Bit(PORTB_REG,DIO_uint8SetPin_Id);
    1d38:	a8 e3       	ldi	r26, 0x38	; 56
    1d3a:	b0 e0       	ldi	r27, 0x00	; 0
    1d3c:	e8 e3       	ldi	r30, 0x38	; 56
    1d3e:	f0 e0       	ldi	r31, 0x00	; 0
    1d40:	80 81       	ld	r24, Z
    1d42:	48 2f       	mov	r20, r24
    1d44:	8a 81       	ldd	r24, Y+2	; 0x02
    1d46:	28 2f       	mov	r18, r24
    1d48:	30 e0       	ldi	r19, 0x00	; 0
    1d4a:	81 e0       	ldi	r24, 0x01	; 1
    1d4c:	90 e0       	ldi	r25, 0x00	; 0
    1d4e:	02 2e       	mov	r0, r18
    1d50:	02 c0       	rjmp	.+4      	; 0x1d56 <DIO_VoidControlPinPullUp+0xdc>
    1d52:	88 0f       	add	r24, r24
    1d54:	99 1f       	adc	r25, r25
    1d56:	0a 94       	dec	r0
    1d58:	e2 f7       	brpl	.-8      	; 0x1d52 <DIO_VoidControlPinPullUp+0xd8>
    1d5a:	84 2b       	or	r24, r20
    1d5c:	8c 93       	st	X, r24
    1d5e:	77 c0       	rjmp	.+238    	; 0x1e4e <DIO_VoidControlPinPullUp+0x1d4>
		}
		else if(Dio_uint8PullUpState==DISABLE_PULLUP)
    1d60:	8b 81       	ldd	r24, Y+3	; 0x03
    1d62:	88 23       	and	r24, r24
    1d64:	09 f0       	breq	.+2      	; 0x1d68 <DIO_VoidControlPinPullUp+0xee>
    1d66:	73 c0       	rjmp	.+230    	; 0x1e4e <DIO_VoidControlPinPullUp+0x1d4>
		{
			Clr_Bit(PORTB_REG,DIO_uint8SetPin_Id);
    1d68:	a8 e3       	ldi	r26, 0x38	; 56
    1d6a:	b0 e0       	ldi	r27, 0x00	; 0
    1d6c:	e8 e3       	ldi	r30, 0x38	; 56
    1d6e:	f0 e0       	ldi	r31, 0x00	; 0
    1d70:	80 81       	ld	r24, Z
    1d72:	48 2f       	mov	r20, r24
    1d74:	8a 81       	ldd	r24, Y+2	; 0x02
    1d76:	28 2f       	mov	r18, r24
    1d78:	30 e0       	ldi	r19, 0x00	; 0
    1d7a:	81 e0       	ldi	r24, 0x01	; 1
    1d7c:	90 e0       	ldi	r25, 0x00	; 0
    1d7e:	02 2e       	mov	r0, r18
    1d80:	02 c0       	rjmp	.+4      	; 0x1d86 <DIO_VoidControlPinPullUp+0x10c>
    1d82:	88 0f       	add	r24, r24
    1d84:	99 1f       	adc	r25, r25
    1d86:	0a 94       	dec	r0
    1d88:	e2 f7       	brpl	.-8      	; 0x1d82 <DIO_VoidControlPinPullUp+0x108>
    1d8a:	80 95       	com	r24
    1d8c:	84 23       	and	r24, r20
    1d8e:	8c 93       	st	X, r24
    1d90:	5e c0       	rjmp	.+188    	; 0x1e4e <DIO_VoidControlPinPullUp+0x1d4>
		}

		break;
	case 2 :
		if(Dio_uint8PullUpState==ENABLE_PULLUP)
    1d92:	8b 81       	ldd	r24, Y+3	; 0x03
    1d94:	81 30       	cpi	r24, 0x01	; 1
    1d96:	a1 f4       	brne	.+40     	; 0x1dc0 <DIO_VoidControlPinPullUp+0x146>
		{
			Set_Bit(PORTC_REG,DIO_uint8SetPin_Id);
    1d98:	a5 e3       	ldi	r26, 0x35	; 53
    1d9a:	b0 e0       	ldi	r27, 0x00	; 0
    1d9c:	e5 e3       	ldi	r30, 0x35	; 53
    1d9e:	f0 e0       	ldi	r31, 0x00	; 0
    1da0:	80 81       	ld	r24, Z
    1da2:	48 2f       	mov	r20, r24
    1da4:	8a 81       	ldd	r24, Y+2	; 0x02
    1da6:	28 2f       	mov	r18, r24
    1da8:	30 e0       	ldi	r19, 0x00	; 0
    1daa:	81 e0       	ldi	r24, 0x01	; 1
    1dac:	90 e0       	ldi	r25, 0x00	; 0
    1dae:	02 2e       	mov	r0, r18
    1db0:	02 c0       	rjmp	.+4      	; 0x1db6 <DIO_VoidControlPinPullUp+0x13c>
    1db2:	88 0f       	add	r24, r24
    1db4:	99 1f       	adc	r25, r25
    1db6:	0a 94       	dec	r0
    1db8:	e2 f7       	brpl	.-8      	; 0x1db2 <DIO_VoidControlPinPullUp+0x138>
    1dba:	84 2b       	or	r24, r20
    1dbc:	8c 93       	st	X, r24
    1dbe:	47 c0       	rjmp	.+142    	; 0x1e4e <DIO_VoidControlPinPullUp+0x1d4>
		}
		else if(Dio_uint8PullUpState==DISABLE_PULLUP)
    1dc0:	8b 81       	ldd	r24, Y+3	; 0x03
    1dc2:	88 23       	and	r24, r24
    1dc4:	09 f0       	breq	.+2      	; 0x1dc8 <DIO_VoidControlPinPullUp+0x14e>
    1dc6:	43 c0       	rjmp	.+134    	; 0x1e4e <DIO_VoidControlPinPullUp+0x1d4>
		{
			Clr_Bit(PORTC_REG,DIO_uint8SetPin_Id);
    1dc8:	a5 e3       	ldi	r26, 0x35	; 53
    1dca:	b0 e0       	ldi	r27, 0x00	; 0
    1dcc:	e5 e3       	ldi	r30, 0x35	; 53
    1dce:	f0 e0       	ldi	r31, 0x00	; 0
    1dd0:	80 81       	ld	r24, Z
    1dd2:	48 2f       	mov	r20, r24
    1dd4:	8a 81       	ldd	r24, Y+2	; 0x02
    1dd6:	28 2f       	mov	r18, r24
    1dd8:	30 e0       	ldi	r19, 0x00	; 0
    1dda:	81 e0       	ldi	r24, 0x01	; 1
    1ddc:	90 e0       	ldi	r25, 0x00	; 0
    1dde:	02 2e       	mov	r0, r18
    1de0:	02 c0       	rjmp	.+4      	; 0x1de6 <DIO_VoidControlPinPullUp+0x16c>
    1de2:	88 0f       	add	r24, r24
    1de4:	99 1f       	adc	r25, r25
    1de6:	0a 94       	dec	r0
    1de8:	e2 f7       	brpl	.-8      	; 0x1de2 <DIO_VoidControlPinPullUp+0x168>
    1dea:	80 95       	com	r24
    1dec:	84 23       	and	r24, r20
    1dee:	8c 93       	st	X, r24
    1df0:	2e c0       	rjmp	.+92     	; 0x1e4e <DIO_VoidControlPinPullUp+0x1d4>
		}

		break;
	case 3 :
		if(Dio_uint8PullUpState==ENABLE_PULLUP)
    1df2:	8b 81       	ldd	r24, Y+3	; 0x03
    1df4:	81 30       	cpi	r24, 0x01	; 1
    1df6:	a1 f4       	brne	.+40     	; 0x1e20 <DIO_VoidControlPinPullUp+0x1a6>
		{
			Set_Bit(PORTD_REG,DIO_uint8SetPin_Id);
    1df8:	a2 e3       	ldi	r26, 0x32	; 50
    1dfa:	b0 e0       	ldi	r27, 0x00	; 0
    1dfc:	e2 e3       	ldi	r30, 0x32	; 50
    1dfe:	f0 e0       	ldi	r31, 0x00	; 0
    1e00:	80 81       	ld	r24, Z
    1e02:	48 2f       	mov	r20, r24
    1e04:	8a 81       	ldd	r24, Y+2	; 0x02
    1e06:	28 2f       	mov	r18, r24
    1e08:	30 e0       	ldi	r19, 0x00	; 0
    1e0a:	81 e0       	ldi	r24, 0x01	; 1
    1e0c:	90 e0       	ldi	r25, 0x00	; 0
    1e0e:	02 2e       	mov	r0, r18
    1e10:	02 c0       	rjmp	.+4      	; 0x1e16 <DIO_VoidControlPinPullUp+0x19c>
    1e12:	88 0f       	add	r24, r24
    1e14:	99 1f       	adc	r25, r25
    1e16:	0a 94       	dec	r0
    1e18:	e2 f7       	brpl	.-8      	; 0x1e12 <DIO_VoidControlPinPullUp+0x198>
    1e1a:	84 2b       	or	r24, r20
    1e1c:	8c 93       	st	X, r24
    1e1e:	17 c0       	rjmp	.+46     	; 0x1e4e <DIO_VoidControlPinPullUp+0x1d4>
		}
		else if(Dio_uint8PullUpState==DISABLE_PULLUP)
    1e20:	8b 81       	ldd	r24, Y+3	; 0x03
    1e22:	88 23       	and	r24, r24
    1e24:	a1 f4       	brne	.+40     	; 0x1e4e <DIO_VoidControlPinPullUp+0x1d4>
		{
			Clr_Bit(PORTD_REG,DIO_uint8SetPin_Id);
    1e26:	a2 e3       	ldi	r26, 0x32	; 50
    1e28:	b0 e0       	ldi	r27, 0x00	; 0
    1e2a:	e2 e3       	ldi	r30, 0x32	; 50
    1e2c:	f0 e0       	ldi	r31, 0x00	; 0
    1e2e:	80 81       	ld	r24, Z
    1e30:	48 2f       	mov	r20, r24
    1e32:	8a 81       	ldd	r24, Y+2	; 0x02
    1e34:	28 2f       	mov	r18, r24
    1e36:	30 e0       	ldi	r19, 0x00	; 0
    1e38:	81 e0       	ldi	r24, 0x01	; 1
    1e3a:	90 e0       	ldi	r25, 0x00	; 0
    1e3c:	02 2e       	mov	r0, r18
    1e3e:	02 c0       	rjmp	.+4      	; 0x1e44 <DIO_VoidControlPinPullUp+0x1ca>
    1e40:	88 0f       	add	r24, r24
    1e42:	99 1f       	adc	r25, r25
    1e44:	0a 94       	dec	r0
    1e46:	e2 f7       	brpl	.-8      	; 0x1e40 <DIO_VoidControlPinPullUp+0x1c6>
    1e48:	80 95       	com	r24
    1e4a:	84 23       	and	r24, r20
    1e4c:	8c 93       	st	X, r24
		}

		break;
	}

}
    1e4e:	0f 90       	pop	r0
    1e50:	0f 90       	pop	r0
    1e52:	0f 90       	pop	r0
    1e54:	0f 90       	pop	r0
    1e56:	0f 90       	pop	r0
    1e58:	cf 91       	pop	r28
    1e5a:	df 91       	pop	r29
    1e5c:	08 95       	ret

00001e5e <DIO_VoidSetSpecialPortDir>:




void DIO_VoidSetSpecialPortDir(uint8 DIO_uint8CopyPort   ,  uint8 DIO_uint8CopyPortDir)
{
    1e5e:	df 93       	push	r29
    1e60:	cf 93       	push	r28
    1e62:	00 d0       	rcall	.+0      	; 0x1e64 <DIO_VoidSetSpecialPortDir+0x6>
    1e64:	00 d0       	rcall	.+0      	; 0x1e66 <DIO_VoidSetSpecialPortDir+0x8>
    1e66:	cd b7       	in	r28, 0x3d	; 61
    1e68:	de b7       	in	r29, 0x3e	; 62
    1e6a:	89 83       	std	Y+1, r24	; 0x01
    1e6c:	6a 83       	std	Y+2, r22	; 0x02
	switch(DIO_uint8CopyPort)
    1e6e:	89 81       	ldd	r24, Y+1	; 0x01
    1e70:	28 2f       	mov	r18, r24
    1e72:	30 e0       	ldi	r19, 0x00	; 0
    1e74:	3c 83       	std	Y+4, r19	; 0x04
    1e76:	2b 83       	std	Y+3, r18	; 0x03
    1e78:	8b 81       	ldd	r24, Y+3	; 0x03
    1e7a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e7c:	81 30       	cpi	r24, 0x01	; 1
    1e7e:	91 05       	cpc	r25, r1
    1e80:	d1 f0       	breq	.+52     	; 0x1eb6 <DIO_VoidSetSpecialPortDir+0x58>
    1e82:	2b 81       	ldd	r18, Y+3	; 0x03
    1e84:	3c 81       	ldd	r19, Y+4	; 0x04
    1e86:	22 30       	cpi	r18, 0x02	; 2
    1e88:	31 05       	cpc	r19, r1
    1e8a:	2c f4       	brge	.+10     	; 0x1e96 <DIO_VoidSetSpecialPortDir+0x38>
    1e8c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e8e:	9c 81       	ldd	r25, Y+4	; 0x04
    1e90:	00 97       	sbiw	r24, 0x00	; 0
    1e92:	61 f0       	breq	.+24     	; 0x1eac <DIO_VoidSetSpecialPortDir+0x4e>
    1e94:	1e c0       	rjmp	.+60     	; 0x1ed2 <DIO_VoidSetSpecialPortDir+0x74>
    1e96:	2b 81       	ldd	r18, Y+3	; 0x03
    1e98:	3c 81       	ldd	r19, Y+4	; 0x04
    1e9a:	22 30       	cpi	r18, 0x02	; 2
    1e9c:	31 05       	cpc	r19, r1
    1e9e:	81 f0       	breq	.+32     	; 0x1ec0 <DIO_VoidSetSpecialPortDir+0x62>
    1ea0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea2:	9c 81       	ldd	r25, Y+4	; 0x04
    1ea4:	83 30       	cpi	r24, 0x03	; 3
    1ea6:	91 05       	cpc	r25, r1
    1ea8:	81 f0       	breq	.+32     	; 0x1eca <DIO_VoidSetSpecialPortDir+0x6c>
    1eaa:	13 c0       	rjmp	.+38     	; 0x1ed2 <DIO_VoidSetSpecialPortDir+0x74>
	{
	case 0:   DDRA_REG=DIO_uint8CopyPortDir; break;
    1eac:	ea e3       	ldi	r30, 0x3A	; 58
    1eae:	f0 e0       	ldi	r31, 0x00	; 0
    1eb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb2:	80 83       	st	Z, r24
    1eb4:	0e c0       	rjmp	.+28     	; 0x1ed2 <DIO_VoidSetSpecialPortDir+0x74>
	case 1:   DDRB_REG=DIO_uint8CopyPortDir; break;
    1eb6:	e7 e3       	ldi	r30, 0x37	; 55
    1eb8:	f0 e0       	ldi	r31, 0x00	; 0
    1eba:	8a 81       	ldd	r24, Y+2	; 0x02
    1ebc:	80 83       	st	Z, r24
    1ebe:	09 c0       	rjmp	.+18     	; 0x1ed2 <DIO_VoidSetSpecialPortDir+0x74>
	case 2:   DDRC_REG=DIO_uint8CopyPortDir; break;
    1ec0:	e4 e3       	ldi	r30, 0x34	; 52
    1ec2:	f0 e0       	ldi	r31, 0x00	; 0
    1ec4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec6:	80 83       	st	Z, r24
    1ec8:	04 c0       	rjmp	.+8      	; 0x1ed2 <DIO_VoidSetSpecialPortDir+0x74>
	case 3:   DDRD_REG=DIO_uint8CopyPortDir; break;
    1eca:	e1 e3       	ldi	r30, 0x31	; 49
    1ecc:	f0 e0       	ldi	r31, 0x00	; 0
    1ece:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed0:	80 83       	st	Z, r24

	}

}
    1ed2:	0f 90       	pop	r0
    1ed4:	0f 90       	pop	r0
    1ed6:	0f 90       	pop	r0
    1ed8:	0f 90       	pop	r0
    1eda:	cf 91       	pop	r28
    1edc:	df 91       	pop	r29
    1ede:	08 95       	ret

00001ee0 <DIO_VoidSetSpecialPortValue>:


void DIO_VoidSetSpecialPortValue(uint8 DIO_uint8SetPort , uint8 DIO_uint8SetPortValue)
{
    1ee0:	df 93       	push	r29
    1ee2:	cf 93       	push	r28
    1ee4:	00 d0       	rcall	.+0      	; 0x1ee6 <DIO_VoidSetSpecialPortValue+0x6>
    1ee6:	00 d0       	rcall	.+0      	; 0x1ee8 <DIO_VoidSetSpecialPortValue+0x8>
    1ee8:	cd b7       	in	r28, 0x3d	; 61
    1eea:	de b7       	in	r29, 0x3e	; 62
    1eec:	89 83       	std	Y+1, r24	; 0x01
    1eee:	6a 83       	std	Y+2, r22	; 0x02

	switch(DIO_uint8SetPort)
    1ef0:	89 81       	ldd	r24, Y+1	; 0x01
    1ef2:	28 2f       	mov	r18, r24
    1ef4:	30 e0       	ldi	r19, 0x00	; 0
    1ef6:	3c 83       	std	Y+4, r19	; 0x04
    1ef8:	2b 83       	std	Y+3, r18	; 0x03
    1efa:	8b 81       	ldd	r24, Y+3	; 0x03
    1efc:	9c 81       	ldd	r25, Y+4	; 0x04
    1efe:	81 30       	cpi	r24, 0x01	; 1
    1f00:	91 05       	cpc	r25, r1
    1f02:	d1 f0       	breq	.+52     	; 0x1f38 <DIO_VoidSetSpecialPortValue+0x58>
    1f04:	2b 81       	ldd	r18, Y+3	; 0x03
    1f06:	3c 81       	ldd	r19, Y+4	; 0x04
    1f08:	22 30       	cpi	r18, 0x02	; 2
    1f0a:	31 05       	cpc	r19, r1
    1f0c:	2c f4       	brge	.+10     	; 0x1f18 <DIO_VoidSetSpecialPortValue+0x38>
    1f0e:	8b 81       	ldd	r24, Y+3	; 0x03
    1f10:	9c 81       	ldd	r25, Y+4	; 0x04
    1f12:	00 97       	sbiw	r24, 0x00	; 0
    1f14:	61 f0       	breq	.+24     	; 0x1f2e <DIO_VoidSetSpecialPortValue+0x4e>
    1f16:	1e c0       	rjmp	.+60     	; 0x1f54 <DIO_VoidSetSpecialPortValue+0x74>
    1f18:	2b 81       	ldd	r18, Y+3	; 0x03
    1f1a:	3c 81       	ldd	r19, Y+4	; 0x04
    1f1c:	22 30       	cpi	r18, 0x02	; 2
    1f1e:	31 05       	cpc	r19, r1
    1f20:	81 f0       	breq	.+32     	; 0x1f42 <DIO_VoidSetSpecialPortValue+0x62>
    1f22:	8b 81       	ldd	r24, Y+3	; 0x03
    1f24:	9c 81       	ldd	r25, Y+4	; 0x04
    1f26:	83 30       	cpi	r24, 0x03	; 3
    1f28:	91 05       	cpc	r25, r1
    1f2a:	81 f0       	breq	.+32     	; 0x1f4c <DIO_VoidSetSpecialPortValue+0x6c>
    1f2c:	13 c0       	rjmp	.+38     	; 0x1f54 <DIO_VoidSetSpecialPortValue+0x74>
	{
	case 0:   PORTA_REG=DIO_uint8SetPortValue; break;
    1f2e:	eb e3       	ldi	r30, 0x3B	; 59
    1f30:	f0 e0       	ldi	r31, 0x00	; 0
    1f32:	8a 81       	ldd	r24, Y+2	; 0x02
    1f34:	80 83       	st	Z, r24
    1f36:	0e c0       	rjmp	.+28     	; 0x1f54 <DIO_VoidSetSpecialPortValue+0x74>
	case 1:   PORTB_REG=DIO_uint8SetPortValue; break;
    1f38:	e8 e3       	ldi	r30, 0x38	; 56
    1f3a:	f0 e0       	ldi	r31, 0x00	; 0
    1f3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f3e:	80 83       	st	Z, r24
    1f40:	09 c0       	rjmp	.+18     	; 0x1f54 <DIO_VoidSetSpecialPortValue+0x74>
	case 2:   PORTC_REG=DIO_uint8SetPortValue; break;
    1f42:	e5 e3       	ldi	r30, 0x35	; 53
    1f44:	f0 e0       	ldi	r31, 0x00	; 0
    1f46:	8a 81       	ldd	r24, Y+2	; 0x02
    1f48:	80 83       	st	Z, r24
    1f4a:	04 c0       	rjmp	.+8      	; 0x1f54 <DIO_VoidSetSpecialPortValue+0x74>
	case 3:   PORTD_REG=DIO_uint8SetPortValue; break;
    1f4c:	e2 e3       	ldi	r30, 0x32	; 50
    1f4e:	f0 e0       	ldi	r31, 0x00	; 0
    1f50:	8a 81       	ldd	r24, Y+2	; 0x02
    1f52:	80 83       	st	Z, r24
	default:								   break;
	}


}
    1f54:	0f 90       	pop	r0
    1f56:	0f 90       	pop	r0
    1f58:	0f 90       	pop	r0
    1f5a:	0f 90       	pop	r0
    1f5c:	cf 91       	pop	r28
    1f5e:	df 91       	pop	r29
    1f60:	08 95       	ret

00001f62 <DIO_VoidSetToggelValue>:



void DIO_VoidSetToggelValue(uint8 DIO_uint8SetPort , uint8 DIO_uint8Setpin_Id)
{
    1f62:	df 93       	push	r29
    1f64:	cf 93       	push	r28
    1f66:	00 d0       	rcall	.+0      	; 0x1f68 <DIO_VoidSetToggelValue+0x6>
    1f68:	00 d0       	rcall	.+0      	; 0x1f6a <DIO_VoidSetToggelValue+0x8>
    1f6a:	cd b7       	in	r28, 0x3d	; 61
    1f6c:	de b7       	in	r29, 0x3e	; 62
    1f6e:	89 83       	std	Y+1, r24	; 0x01
    1f70:	6a 83       	std	Y+2, r22	; 0x02

	switch(DIO_uint8SetPort)
    1f72:	89 81       	ldd	r24, Y+1	; 0x01
    1f74:	28 2f       	mov	r18, r24
    1f76:	30 e0       	ldi	r19, 0x00	; 0
    1f78:	3c 83       	std	Y+4, r19	; 0x04
    1f7a:	2b 83       	std	Y+3, r18	; 0x03
    1f7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f7e:	9c 81       	ldd	r25, Y+4	; 0x04
    1f80:	81 30       	cpi	r24, 0x01	; 1
    1f82:	91 05       	cpc	r25, r1
    1f84:	49 f1       	breq	.+82     	; 0x1fd8 <DIO_VoidSetToggelValue+0x76>
    1f86:	2b 81       	ldd	r18, Y+3	; 0x03
    1f88:	3c 81       	ldd	r19, Y+4	; 0x04
    1f8a:	22 30       	cpi	r18, 0x02	; 2
    1f8c:	31 05       	cpc	r19, r1
    1f8e:	2c f4       	brge	.+10     	; 0x1f9a <DIO_VoidSetToggelValue+0x38>
    1f90:	8b 81       	ldd	r24, Y+3	; 0x03
    1f92:	9c 81       	ldd	r25, Y+4	; 0x04
    1f94:	00 97       	sbiw	r24, 0x00	; 0
    1f96:	61 f0       	breq	.+24     	; 0x1fb0 <DIO_VoidSetToggelValue+0x4e>
    1f98:	5a c0       	rjmp	.+180    	; 0x204e <DIO_VoidSetToggelValue+0xec>
    1f9a:	2b 81       	ldd	r18, Y+3	; 0x03
    1f9c:	3c 81       	ldd	r19, Y+4	; 0x04
    1f9e:	22 30       	cpi	r18, 0x02	; 2
    1fa0:	31 05       	cpc	r19, r1
    1fa2:	71 f1       	breq	.+92     	; 0x2000 <DIO_VoidSetToggelValue+0x9e>
    1fa4:	8b 81       	ldd	r24, Y+3	; 0x03
    1fa6:	9c 81       	ldd	r25, Y+4	; 0x04
    1fa8:	83 30       	cpi	r24, 0x03	; 3
    1faa:	91 05       	cpc	r25, r1
    1fac:	e9 f1       	breq	.+122    	; 0x2028 <DIO_VoidSetToggelValue+0xc6>
    1fae:	4f c0       	rjmp	.+158    	; 0x204e <DIO_VoidSetToggelValue+0xec>
	{
	case 0 :
		Toggle_Bit(PORTA_REG,DIO_uint8Setpin_Id);
    1fb0:	ab e3       	ldi	r26, 0x3B	; 59
    1fb2:	b0 e0       	ldi	r27, 0x00	; 0
    1fb4:	eb e3       	ldi	r30, 0x3B	; 59
    1fb6:	f0 e0       	ldi	r31, 0x00	; 0
    1fb8:	80 81       	ld	r24, Z
    1fba:	48 2f       	mov	r20, r24
    1fbc:	8a 81       	ldd	r24, Y+2	; 0x02
    1fbe:	28 2f       	mov	r18, r24
    1fc0:	30 e0       	ldi	r19, 0x00	; 0
    1fc2:	81 e0       	ldi	r24, 0x01	; 1
    1fc4:	90 e0       	ldi	r25, 0x00	; 0
    1fc6:	02 2e       	mov	r0, r18
    1fc8:	02 c0       	rjmp	.+4      	; 0x1fce <DIO_VoidSetToggelValue+0x6c>
    1fca:	88 0f       	add	r24, r24
    1fcc:	99 1f       	adc	r25, r25
    1fce:	0a 94       	dec	r0
    1fd0:	e2 f7       	brpl	.-8      	; 0x1fca <DIO_VoidSetToggelValue+0x68>
    1fd2:	84 27       	eor	r24, r20
    1fd4:	8c 93       	st	X, r24
    1fd6:	3b c0       	rjmp	.+118    	; 0x204e <DIO_VoidSetToggelValue+0xec>
		break;
	case 1 :
		Toggle_Bit(PORTB_REG,DIO_uint8Setpin_Id);
    1fd8:	a8 e3       	ldi	r26, 0x38	; 56
    1fda:	b0 e0       	ldi	r27, 0x00	; 0
    1fdc:	e8 e3       	ldi	r30, 0x38	; 56
    1fde:	f0 e0       	ldi	r31, 0x00	; 0
    1fe0:	80 81       	ld	r24, Z
    1fe2:	48 2f       	mov	r20, r24
    1fe4:	8a 81       	ldd	r24, Y+2	; 0x02
    1fe6:	28 2f       	mov	r18, r24
    1fe8:	30 e0       	ldi	r19, 0x00	; 0
    1fea:	81 e0       	ldi	r24, 0x01	; 1
    1fec:	90 e0       	ldi	r25, 0x00	; 0
    1fee:	02 2e       	mov	r0, r18
    1ff0:	02 c0       	rjmp	.+4      	; 0x1ff6 <DIO_VoidSetToggelValue+0x94>
    1ff2:	88 0f       	add	r24, r24
    1ff4:	99 1f       	adc	r25, r25
    1ff6:	0a 94       	dec	r0
    1ff8:	e2 f7       	brpl	.-8      	; 0x1ff2 <DIO_VoidSetToggelValue+0x90>
    1ffa:	84 27       	eor	r24, r20
    1ffc:	8c 93       	st	X, r24
    1ffe:	27 c0       	rjmp	.+78     	; 0x204e <DIO_VoidSetToggelValue+0xec>
		break;
	case 2 :
		Toggle_Bit(PORTC_REG,DIO_uint8Setpin_Id);
    2000:	a5 e3       	ldi	r26, 0x35	; 53
    2002:	b0 e0       	ldi	r27, 0x00	; 0
    2004:	e5 e3       	ldi	r30, 0x35	; 53
    2006:	f0 e0       	ldi	r31, 0x00	; 0
    2008:	80 81       	ld	r24, Z
    200a:	48 2f       	mov	r20, r24
    200c:	8a 81       	ldd	r24, Y+2	; 0x02
    200e:	28 2f       	mov	r18, r24
    2010:	30 e0       	ldi	r19, 0x00	; 0
    2012:	81 e0       	ldi	r24, 0x01	; 1
    2014:	90 e0       	ldi	r25, 0x00	; 0
    2016:	02 2e       	mov	r0, r18
    2018:	02 c0       	rjmp	.+4      	; 0x201e <DIO_VoidSetToggelValue+0xbc>
    201a:	88 0f       	add	r24, r24
    201c:	99 1f       	adc	r25, r25
    201e:	0a 94       	dec	r0
    2020:	e2 f7       	brpl	.-8      	; 0x201a <DIO_VoidSetToggelValue+0xb8>
    2022:	84 27       	eor	r24, r20
    2024:	8c 93       	st	X, r24
    2026:	13 c0       	rjmp	.+38     	; 0x204e <DIO_VoidSetToggelValue+0xec>

		break;
	case 3 :
		Toggle_Bit(PORTD_REG,DIO_uint8Setpin_Id);
    2028:	a2 e3       	ldi	r26, 0x32	; 50
    202a:	b0 e0       	ldi	r27, 0x00	; 0
    202c:	e2 e3       	ldi	r30, 0x32	; 50
    202e:	f0 e0       	ldi	r31, 0x00	; 0
    2030:	80 81       	ld	r24, Z
    2032:	48 2f       	mov	r20, r24
    2034:	8a 81       	ldd	r24, Y+2	; 0x02
    2036:	28 2f       	mov	r18, r24
    2038:	30 e0       	ldi	r19, 0x00	; 0
    203a:	81 e0       	ldi	r24, 0x01	; 1
    203c:	90 e0       	ldi	r25, 0x00	; 0
    203e:	02 2e       	mov	r0, r18
    2040:	02 c0       	rjmp	.+4      	; 0x2046 <DIO_VoidSetToggelValue+0xe4>
    2042:	88 0f       	add	r24, r24
    2044:	99 1f       	adc	r25, r25
    2046:	0a 94       	dec	r0
    2048:	e2 f7       	brpl	.-8      	; 0x2042 <DIO_VoidSetToggelValue+0xe0>
    204a:	84 27       	eor	r24, r20
    204c:	8c 93       	st	X, r24
		break;
	}


}
    204e:	0f 90       	pop	r0
    2050:	0f 90       	pop	r0
    2052:	0f 90       	pop	r0
    2054:	0f 90       	pop	r0
    2056:	cf 91       	pop	r28
    2058:	df 91       	pop	r29
    205a:	08 95       	ret

0000205c <DIO_ReadSegmentOfAddress>:


uint8 DIO_ReadSegmentOfAddress(uint8 Address ,uint8 Segment )
{
    205c:	df 93       	push	r29
    205e:	cf 93       	push	r28
    2060:	00 d0       	rcall	.+0      	; 0x2062 <DIO_ReadSegmentOfAddress+0x6>
    2062:	cd b7       	in	r28, 0x3d	; 61
    2064:	de b7       	in	r29, 0x3e	; 62
    2066:	89 83       	std	Y+1, r24	; 0x01
    2068:	6a 83       	std	Y+2, r22	; 0x02
	return Get_Bit(Address,Segment);
    206a:	89 81       	ldd	r24, Y+1	; 0x01
    206c:	28 2f       	mov	r18, r24
    206e:	30 e0       	ldi	r19, 0x00	; 0
    2070:	8a 81       	ldd	r24, Y+2	; 0x02
    2072:	88 2f       	mov	r24, r24
    2074:	90 e0       	ldi	r25, 0x00	; 0
    2076:	a9 01       	movw	r20, r18
    2078:	02 c0       	rjmp	.+4      	; 0x207e <DIO_ReadSegmentOfAddress+0x22>
    207a:	55 95       	asr	r21
    207c:	47 95       	ror	r20
    207e:	8a 95       	dec	r24
    2080:	e2 f7       	brpl	.-8      	; 0x207a <DIO_ReadSegmentOfAddress+0x1e>
    2082:	ca 01       	movw	r24, r20
    2084:	81 70       	andi	r24, 0x01	; 1
}
    2086:	0f 90       	pop	r0
    2088:	0f 90       	pop	r0
    208a:	cf 91       	pop	r28
    208c:	df 91       	pop	r29
    208e:	08 95       	ret

00002090 <ADC_VidINIT>:
#include"ADC_Config.h"
#include"ADC_Reg.h"


void ADC_VidINIT(void)
{
    2090:	df 93       	push	r29
    2092:	cf 93       	push	r28
    2094:	cd b7       	in	r28, 0x3d	; 61
    2096:	de b7       	in	r29, 0x3e	; 62
	/***********ADC VOLTAGE REFFRANCE ***********/
	#if 	ADC_Vref==Vref_turned_off
		Clr_Bit(ADMUX,REFS0);
		Clr_Bit(ADMUX,REFS1);
	#elif	ADC_Vref==Vref_AVCC
		Set_Bit(ADMUX,REFS0);
    2098:	a7 e2       	ldi	r26, 0x27	; 39
    209a:	b0 e0       	ldi	r27, 0x00	; 0
    209c:	e7 e2       	ldi	r30, 0x27	; 39
    209e:	f0 e0       	ldi	r31, 0x00	; 0
    20a0:	80 81       	ld	r24, Z
    20a2:	80 64       	ori	r24, 0x40	; 64
    20a4:	8c 93       	st	X, r24
		Clr_Bit(ADMUX,REFS1);
    20a6:	a7 e2       	ldi	r26, 0x27	; 39
    20a8:	b0 e0       	ldi	r27, 0x00	; 0
    20aa:	e7 e2       	ldi	r30, 0x27	; 39
    20ac:	f0 e0       	ldi	r31, 0x00	; 0
    20ae:	80 81       	ld	r24, Z
    20b0:	8f 77       	andi	r24, 0x7F	; 127
    20b2:	8c 93       	st	X, r24
	#elif     ADC_Prescaler==ADC_Prescaler_32
			 Set_Bit(ADCSRA,ADPS0);\
			 Clr_Bit(ADCSRA,ADPS1);\
			 Set_Bit(ADCSRA,ADPS2);
	#elif     ADC_Prescaler==ADC_Prescaler_64
			 Clr_Bit(ADCSRA,ADPS0);
    20b4:	a6 e2       	ldi	r26, 0x26	; 38
    20b6:	b0 e0       	ldi	r27, 0x00	; 0
    20b8:	e6 e2       	ldi	r30, 0x26	; 38
    20ba:	f0 e0       	ldi	r31, 0x00	; 0
    20bc:	80 81       	ld	r24, Z
    20be:	8e 7f       	andi	r24, 0xFE	; 254
    20c0:	8c 93       	st	X, r24
			 Set_Bit(ADCSRA,ADPS1);
    20c2:	a6 e2       	ldi	r26, 0x26	; 38
    20c4:	b0 e0       	ldi	r27, 0x00	; 0
    20c6:	e6 e2       	ldi	r30, 0x26	; 38
    20c8:	f0 e0       	ldi	r31, 0x00	; 0
    20ca:	80 81       	ld	r24, Z
    20cc:	82 60       	ori	r24, 0x02	; 2
    20ce:	8c 93       	st	X, r24
			 Set_Bit(ADCSRA,ADPS2);
    20d0:	a6 e2       	ldi	r26, 0x26	; 38
    20d2:	b0 e0       	ldi	r27, 0x00	; 0
    20d4:	e6 e2       	ldi	r30, 0x26	; 38
    20d6:	f0 e0       	ldi	r31, 0x00	; 0
    20d8:	80 81       	ld	r24, Z
    20da:	84 60       	ori	r24, 0x04	; 4
    20dc:	8c 93       	st	X, r24
			 Set_Bit(ADCSRA,ADPS2);
	#endif

	/************ ADC SAVE FROM **************/
	#if  	ADC_SAVE_FROM==Right_Adjust
		Clr_Bit(ADMUX,ADLAR);
    20de:	a7 e2       	ldi	r26, 0x27	; 39
    20e0:	b0 e0       	ldi	r27, 0x00	; 0
    20e2:	e7 e2       	ldi	r30, 0x27	; 39
    20e4:	f0 e0       	ldi	r31, 0x00	; 0
    20e6:	80 81       	ld	r24, Z
    20e8:	8f 7d       	andi	r24, 0xDF	; 223
    20ea:	8c 93       	st	X, r24
	#endif
	/***************ADC MODE******************/
	#if	ADC_Mode==ADC_Single_Conversion
		Clr_Bit(ADCSRA,ADATE);
	#elif	ADC_Mode==ADC_Free_Running
		Set_Bit(ADCSRA,ADATE);
    20ec:	a6 e2       	ldi	r26, 0x26	; 38
    20ee:	b0 e0       	ldi	r27, 0x00	; 0
    20f0:	e6 e2       	ldi	r30, 0x26	; 38
    20f2:	f0 e0       	ldi	r31, 0x00	; 0
    20f4:	80 81       	ld	r24, Z
    20f6:	80 62       	ori	r24, 0x20	; 32
    20f8:	8c 93       	st	X, r24
		Clr_Bit(SFIOR,ADTS0);
    20fa:	a0 e5       	ldi	r26, 0x50	; 80
    20fc:	b0 e0       	ldi	r27, 0x00	; 0
    20fe:	e0 e5       	ldi	r30, 0x50	; 80
    2100:	f0 e0       	ldi	r31, 0x00	; 0
    2102:	80 81       	ld	r24, Z
    2104:	8f 7d       	andi	r24, 0xDF	; 223
    2106:	8c 93       	st	X, r24
		Clr_Bit(SFIOR,ADTS1);
    2108:	a0 e5       	ldi	r26, 0x50	; 80
    210a:	b0 e0       	ldi	r27, 0x00	; 0
    210c:	e0 e5       	ldi	r30, 0x50	; 80
    210e:	f0 e0       	ldi	r31, 0x00	; 0
    2110:	80 81       	ld	r24, Z
    2112:	8f 7b       	andi	r24, 0xBF	; 191
    2114:	8c 93       	st	X, r24
		Clr_Bit(SFIOR,ADTS2);
    2116:	a0 e5       	ldi	r26, 0x50	; 80
    2118:	b0 e0       	ldi	r27, 0x00	; 0
    211a:	e0 e5       	ldi	r30, 0x50	; 80
    211c:	f0 e0       	ldi	r31, 0x00	; 0
    211e:	80 81       	ld	r24, Z
    2120:	8f 77       	andi	r24, 0x7F	; 127
    2122:	8c 93       	st	X, r24
		Set_Bit(SFIOR,ADTS1);
		Clr_Bit(SFIOR,ADTS2);
	
	#endif
		/************ADC ENABLE ******************/
		Set_Bit(ADCSRA,ADEN);
    2124:	a6 e2       	ldi	r26, 0x26	; 38
    2126:	b0 e0       	ldi	r27, 0x00	; 0
    2128:	e6 e2       	ldi	r30, 0x26	; 38
    212a:	f0 e0       	ldi	r31, 0x00	; 0
    212c:	80 81       	ld	r24, Z
    212e:	80 68       	ori	r24, 0x80	; 128
    2130:	8c 93       	st	X, r24
}
    2132:	cf 91       	pop	r28
    2134:	df 91       	pop	r29
    2136:	08 95       	ret

00002138 <ADC_Start_Conversion>:
void ADC_Start_Conversion(void)
{
    2138:	df 93       	push	r29
    213a:	cf 93       	push	r28
    213c:	cd b7       	in	r28, 0x3d	; 61
    213e:	de b7       	in	r29, 0x3e	; 62
	Set_Bit(ADCSRA,ADSC);
    2140:	a6 e2       	ldi	r26, 0x26	; 38
    2142:	b0 e0       	ldi	r27, 0x00	; 0
    2144:	e6 e2       	ldi	r30, 0x26	; 38
    2146:	f0 e0       	ldi	r31, 0x00	; 0
    2148:	80 81       	ld	r24, Z
    214a:	80 64       	ori	r24, 0x40	; 64
    214c:	8c 93       	st	X, r24
}
    214e:	cf 91       	pop	r28
    2150:	df 91       	pop	r29
    2152:	08 95       	ret

00002154 <ADC_Select_Channal>:
void ADC_Select_Channal(uint8 Channal)
{
    2154:	df 93       	push	r29
    2156:	cf 93       	push	r28
    2158:	0f 92       	push	r0
    215a:	cd b7       	in	r28, 0x3d	; 61
    215c:	de b7       	in	r29, 0x3e	; 62
    215e:	89 83       	std	Y+1, r24	; 0x01
	ADMUX&=0B11100000;
    2160:	a7 e2       	ldi	r26, 0x27	; 39
    2162:	b0 e0       	ldi	r27, 0x00	; 0
    2164:	e7 e2       	ldi	r30, 0x27	; 39
    2166:	f0 e0       	ldi	r31, 0x00	; 0
    2168:	80 81       	ld	r24, Z
    216a:	80 7e       	andi	r24, 0xE0	; 224
    216c:	8c 93       	st	X, r24
	ADMUX|=Channal;
    216e:	a7 e2       	ldi	r26, 0x27	; 39
    2170:	b0 e0       	ldi	r27, 0x00	; 0
    2172:	e7 e2       	ldi	r30, 0x27	; 39
    2174:	f0 e0       	ldi	r31, 0x00	; 0
    2176:	90 81       	ld	r25, Z
    2178:	89 81       	ldd	r24, Y+1	; 0x01
    217a:	89 2b       	or	r24, r25
    217c:	8c 93       	st	X, r24
}
    217e:	0f 90       	pop	r0
    2180:	cf 91       	pop	r28
    2182:	df 91       	pop	r29
    2184:	08 95       	ret

00002186 <ADC_Interrupt_Enable>:
void ADC_Interrupt_Enable(void)
{
    2186:	df 93       	push	r29
    2188:	cf 93       	push	r28
    218a:	cd b7       	in	r28, 0x3d	; 61
    218c:	de b7       	in	r29, 0x3e	; 62
	Set_Bit(ADCSRA,ADIE);
    218e:	a6 e2       	ldi	r26, 0x26	; 38
    2190:	b0 e0       	ldi	r27, 0x00	; 0
    2192:	e6 e2       	ldi	r30, 0x26	; 38
    2194:	f0 e0       	ldi	r31, 0x00	; 0
    2196:	80 81       	ld	r24, Z
    2198:	88 60       	ori	r24, 0x08	; 8
    219a:	8c 93       	st	X, r24
}
    219c:	cf 91       	pop	r28
    219e:	df 91       	pop	r29
    21a0:	08 95       	ret

000021a2 <ADC_Wait_Flag>:
void ADC_Wait_Flag(void)
{
    21a2:	df 93       	push	r29
    21a4:	cf 93       	push	r28
    21a6:	cd b7       	in	r28, 0x3d	; 61
    21a8:	de b7       	in	r29, 0x3e	; 62
	while(Get_Bit(ADCSRA,ADIF)!=1); //WAIT UNTILL FLAG=1
    21aa:	e6 e2       	ldi	r30, 0x26	; 38
    21ac:	f0 e0       	ldi	r31, 0x00	; 0
    21ae:	80 81       	ld	r24, Z
    21b0:	82 95       	swap	r24
    21b2:	8f 70       	andi	r24, 0x0F	; 15
    21b4:	88 2f       	mov	r24, r24
    21b6:	90 e0       	ldi	r25, 0x00	; 0
    21b8:	81 70       	andi	r24, 0x01	; 1
    21ba:	90 70       	andi	r25, 0x00	; 0
    21bc:	00 97       	sbiw	r24, 0x00	; 0
    21be:	a9 f3       	breq	.-22     	; 0x21aa <ADC_Wait_Flag+0x8>
	Set_Bit(ADCSRA,ADIF);	  //CLEAR FLAG
    21c0:	a6 e2       	ldi	r26, 0x26	; 38
    21c2:	b0 e0       	ldi	r27, 0x00	; 0
    21c4:	e6 e2       	ldi	r30, 0x26	; 38
    21c6:	f0 e0       	ldi	r31, 0x00	; 0
    21c8:	80 81       	ld	r24, Z
    21ca:	80 61       	ori	r24, 0x10	; 16
    21cc:	8c 93       	st	X, r24
}
    21ce:	cf 91       	pop	r28
    21d0:	df 91       	pop	r29
    21d2:	08 95       	ret

000021d4 <ADC_Get_Result>:
void ADC_Get_Result(uint16 *ptr)
{
    21d4:	df 93       	push	r29
    21d6:	cf 93       	push	r28
    21d8:	00 d0       	rcall	.+0      	; 0x21da <ADC_Get_Result+0x6>
    21da:	cd b7       	in	r28, 0x3d	; 61
    21dc:	de b7       	in	r29, 0x3e	; 62
    21de:	9a 83       	std	Y+2, r25	; 0x02
    21e0:	89 83       	std	Y+1, r24	; 0x01
	*ptr=ADC;
    21e2:	e4 e2       	ldi	r30, 0x24	; 36
    21e4:	f0 e0       	ldi	r31, 0x00	; 0
    21e6:	80 81       	ld	r24, Z
    21e8:	91 81       	ldd	r25, Z+1	; 0x01
    21ea:	e9 81       	ldd	r30, Y+1	; 0x01
    21ec:	fa 81       	ldd	r31, Y+2	; 0x02
    21ee:	91 83       	std	Z+1, r25	; 0x01
    21f0:	80 83       	st	Z, r24
}
    21f2:	0f 90       	pop	r0
    21f4:	0f 90       	pop	r0
    21f6:	cf 91       	pop	r28
    21f8:	df 91       	pop	r29
    21fa:	08 95       	ret

000021fc <TempSensor_Range>:




uint8 TempSensor_Range(uint16 ADC_Value)
{
    21fc:	df 93       	push	r29
    21fe:	cf 93       	push	r28
    2200:	00 d0       	rcall	.+0      	; 0x2202 <TempSensor_Range+0x6>
    2202:	00 d0       	rcall	.+0      	; 0x2204 <TempSensor_Range+0x8>
    2204:	cd b7       	in	r28, 0x3d	; 61
    2206:	de b7       	in	r29, 0x3e	; 62
    2208:	9c 83       	std	Y+4, r25	; 0x04
    220a:	8b 83       	std	Y+3, r24	; 0x03
	uint16 Temperature       = (uint16)(((uint32)ADC_Value*256UL)/1023);;
    220c:	8b 81       	ldd	r24, Y+3	; 0x03
    220e:	9c 81       	ldd	r25, Y+4	; 0x04
    2210:	cc 01       	movw	r24, r24
    2212:	a0 e0       	ldi	r26, 0x00	; 0
    2214:	b0 e0       	ldi	r27, 0x00	; 0
    2216:	ba 2f       	mov	r27, r26
    2218:	a9 2f       	mov	r26, r25
    221a:	98 2f       	mov	r25, r24
    221c:	88 27       	eor	r24, r24
    221e:	2f ef       	ldi	r18, 0xFF	; 255
    2220:	33 e0       	ldi	r19, 0x03	; 3
    2222:	40 e0       	ldi	r20, 0x00	; 0
    2224:	50 e0       	ldi	r21, 0x00	; 0
    2226:	bc 01       	movw	r22, r24
    2228:	cd 01       	movw	r24, r26
    222a:	0e 94 04 28 	call	0x5008	; 0x5008 <__udivmodsi4>
    222e:	da 01       	movw	r26, r20
    2230:	c9 01       	movw	r24, r18
    2232:	9a 83       	std	Y+2, r25	; 0x02
    2234:	89 83       	std	Y+1, r24	; 0x01

	   if(ADC_Value< (Temperature/2) )
    2236:	89 81       	ldd	r24, Y+1	; 0x01
    2238:	9a 81       	ldd	r25, Y+2	; 0x02
    223a:	9c 01       	movw	r18, r24
    223c:	36 95       	lsr	r19
    223e:	27 95       	ror	r18
    2240:	8b 81       	ldd	r24, Y+3	; 0x03
    2242:	9c 81       	ldd	r25, Y+4	; 0x04
    2244:	82 17       	cp	r24, r18
    2246:	93 07       	cpc	r25, r19
    2248:	18 f4       	brcc	.+6      	; 0x2250 <TempSensor_Range+0x54>
		{
		Temperature = LOW;
    224a:	1a 82       	std	Y+2, r1	; 0x02
    224c:	19 82       	std	Y+1, r1	; 0x01
    224e:	04 c0       	rjmp	.+8      	; 0x2258 <TempSensor_Range+0x5c>
		}
		else
		{
			Temperature = HIGH;
    2250:	81 e0       	ldi	r24, 0x01	; 1
    2252:	90 e0       	ldi	r25, 0x00	; 0
    2254:	9a 83       	std	Y+2, r25	; 0x02
    2256:	89 83       	std	Y+1, r24	; 0x01
		}

	return Temperature ;
    2258:	89 81       	ldd	r24, Y+1	; 0x01
}
    225a:	0f 90       	pop	r0
    225c:	0f 90       	pop	r0
    225e:	0f 90       	pop	r0
    2260:	0f 90       	pop	r0
    2262:	cf 91       	pop	r28
    2264:	df 91       	pop	r29
    2266:	08 95       	ret

00002268 <SevenSeg_VoidSetOffOrON>:

/****************************************************************************************************************/
/*************************************SEVEN SEGMENT INIT*********************************************************/
/****************************************************************************************************************/
void SevenSeg_VoidSetOffOrON(uint8 SevenSeg_VoidSetState)
{
    2268:	df 93       	push	r29
    226a:	cf 93       	push	r28
    226c:	0f 92       	push	r0
    226e:	cd b7       	in	r28, 0x3d	; 61
    2270:	de b7       	in	r29, 0x3e	; 62
    2272:	89 83       	std	Y+1, r24	; 0x01
	DIO_VoidSetPinDir(ENABLE_PORT,ENABLE_ONES , OUTPUT);
    2274:	83 e0       	ldi	r24, 0x03	; 3
    2276:	60 e0       	ldi	r22, 0x00	; 0
    2278:	41 e0       	ldi	r20, 0x01	; 1
    227a:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
	DIO_VoidSetPinDir(ENABLE_PORT,ENABLE_TENS , OUTPUT);
    227e:	83 e0       	ldi	r24, 0x03	; 3
    2280:	61 e0       	ldi	r22, 0x01	; 1
    2282:	41 e0       	ldi	r20, 0x01	; 1
    2284:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
	DDRC_REG = 0xFF;
    2288:	e4 e3       	ldi	r30, 0x34	; 52
    228a:	f0 e0       	ldi	r31, 0x00	; 0
    228c:	8f ef       	ldi	r24, 0xFF	; 255
    228e:	80 83       	st	Z, r24
	if (SevenSeg_VoidSetState == ON )
    2290:	89 81       	ldd	r24, Y+1	; 0x01
    2292:	82 30       	cpi	r24, 0x02	; 2
    2294:	29 f4       	brne	.+10     	; 0x22a0 <SevenSeg_VoidSetOffOrON+0x38>
		case 1:
			DIO_VoidSetAllPortDir(PORTB ,OUTPUT);
			break;

		case 2:
			DIO_VoidSetAllPortDir(PORTC ,OUTPUT);
    2296:	82 e0       	ldi	r24, 0x02	; 2
    2298:	61 e0       	ldi	r22, 0x01	; 1
    229a:	0e 94 24 0d 	call	0x1a48	; 0x1a48 <DIO_VoidSetAllPortDir>
    229e:	07 c0       	rjmp	.+14     	; 0x22ae <SevenSeg_VoidSetOffOrON+0x46>
		default:

			break;
		}
	}
	else if (SevenSeg_VoidSetState == OFF)
    22a0:	89 81       	ldd	r24, Y+1	; 0x01
    22a2:	81 30       	cpi	r24, 0x01	; 1
    22a4:	21 f4       	brne	.+8      	; 0x22ae <SevenSeg_VoidSetOffOrON+0x46>
		case 1:
			DIO_VoidSetAllPortDir(PORTB ,INPUT);
			break;

		case 2:
			DIO_VoidSetAllPortDir(PORTC ,INPUT);
    22a6:	82 e0       	ldi	r24, 0x02	; 2
    22a8:	60 e0       	ldi	r22, 0x00	; 0
    22aa:	0e 94 24 0d 	call	0x1a48	; 0x1a48 <DIO_VoidSetAllPortDir>

			break;
		}
	}

}
    22ae:	0f 90       	pop	r0
    22b0:	cf 91       	pop	r28
    22b2:	df 91       	pop	r29
    22b4:	08 95       	ret

000022b6 <SevenSeg_VoidDisplyNumber>:


void SevenSeg_VoidDisplyNumber(uint8 SevenSeg_uint8SetNumber)
{
    22b6:	df 93       	push	r29
    22b8:	cf 93       	push	r28
    22ba:	0f 92       	push	r0
    22bc:	cd b7       	in	r28, 0x3d	; 61
    22be:	de b7       	in	r29, 0x3e	; 62
    22c0:	89 83       	std	Y+1, r24	; 0x01
	//DIO_VoidSetAllPortValue(Port_Used , array[SevenSeg_uint8SetNumber]) ;
	DIO_VoidSetSpecialPortValue(Port_Used,array[SevenSeg_uint8SetNumber]);
    22c2:	89 81       	ldd	r24, Y+1	; 0x01
    22c4:	88 2f       	mov	r24, r24
    22c6:	90 e0       	ldi	r25, 0x00	; 0
    22c8:	fc 01       	movw	r30, r24
    22ca:	ea 50       	subi	r30, 0x0A	; 10
    22cc:	fe 4f       	sbci	r31, 0xFE	; 254
    22ce:	90 81       	ld	r25, Z
    22d0:	82 e0       	ldi	r24, 0x02	; 2
    22d2:	69 2f       	mov	r22, r25
    22d4:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <DIO_VoidSetSpecialPortValue>
	}

	 */


}
    22d8:	0f 90       	pop	r0
    22da:	cf 91       	pop	r28
    22dc:	df 91       	pop	r29
    22de:	08 95       	ret

000022e0 <Seven_Segment_Pin_0>:


void Seven_Segment_Pin_0(uint8 state)
{
    22e0:	df 93       	push	r29
    22e2:	cf 93       	push	r28
    22e4:	0f 92       	push	r0
    22e6:	cd b7       	in	r28, 0x3d	; 61
    22e8:	de b7       	in	r29, 0x3e	; 62
    22ea:	89 83       	std	Y+1, r24	; 0x01
	if(state == OFF)
    22ec:	89 81       	ldd	r24, Y+1	; 0x01
    22ee:	81 30       	cpi	r24, 0x01	; 1
    22f0:	31 f4       	brne	.+12     	; 0x22fe <Seven_Segment_Pin_0+0x1e>
	{
		//DIO_VoidSetPinDir(PORTD,PIN_0,INPUT);
		DIO_VoidSetPinValue(PORTD,PIN_0,LOW);
    22f2:	83 e0       	ldi	r24, 0x03	; 3
    22f4:	60 e0       	ldi	r22, 0x00	; 0
    22f6:	40 e0       	ldi	r20, 0x00	; 0
    22f8:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
    22fc:	08 c0       	rjmp	.+16     	; 0x230e <Seven_Segment_Pin_0+0x2e>
	}
	else if(state == ON)
    22fe:	89 81       	ldd	r24, Y+1	; 0x01
    2300:	82 30       	cpi	r24, 0x02	; 2
    2302:	29 f4       	brne	.+10     	; 0x230e <Seven_Segment_Pin_0+0x2e>
	{
		//DIO_VoidSetPinDir(PORTD,PIN_0,OUTPUT);
		DIO_VoidSetPinValue(PORTD,PIN_0,HIGH);
    2304:	83 e0       	ldi	r24, 0x03	; 3
    2306:	60 e0       	ldi	r22, 0x00	; 0
    2308:	41 e0       	ldi	r20, 0x01	; 1
    230a:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
	}
}
    230e:	0f 90       	pop	r0
    2310:	cf 91       	pop	r28
    2312:	df 91       	pop	r29
    2314:	08 95       	ret

00002316 <Seven_Segment_Pin_1>:

void Seven_Segment_Pin_1(uint8 state)
{
    2316:	df 93       	push	r29
    2318:	cf 93       	push	r28
    231a:	0f 92       	push	r0
    231c:	cd b7       	in	r28, 0x3d	; 61
    231e:	de b7       	in	r29, 0x3e	; 62
    2320:	89 83       	std	Y+1, r24	; 0x01

	if(state == OFF)
    2322:	89 81       	ldd	r24, Y+1	; 0x01
    2324:	81 30       	cpi	r24, 0x01	; 1
    2326:	31 f4       	brne	.+12     	; 0x2334 <Seven_Segment_Pin_1+0x1e>
	{
		//DIO_VoidSetPinDir(PORTD,PIN_1,INPUT);
		DIO_VoidSetPinValue(PORTD,PIN_1,LOW);
    2328:	83 e0       	ldi	r24, 0x03	; 3
    232a:	61 e0       	ldi	r22, 0x01	; 1
    232c:	40 e0       	ldi	r20, 0x00	; 0
    232e:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
    2332:	08 c0       	rjmp	.+16     	; 0x2344 <Seven_Segment_Pin_1+0x2e>
	}
	else if(state == ON)
    2334:	89 81       	ldd	r24, Y+1	; 0x01
    2336:	82 30       	cpi	r24, 0x02	; 2
    2338:	29 f4       	brne	.+10     	; 0x2344 <Seven_Segment_Pin_1+0x2e>
	{
		//DIO_VoidSetPinDir(PORTD,PIN_1,OUTPUT);
		DIO_VoidSetPinValue(PORTD,PIN_1,HIGH);
    233a:	83 e0       	ldi	r24, 0x03	; 3
    233c:	61 e0       	ldi	r22, 0x01	; 1
    233e:	41 e0       	ldi	r20, 0x01	; 1
    2340:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
	}

}
    2344:	0f 90       	pop	r0
    2346:	cf 91       	pop	r28
    2348:	df 91       	pop	r29
    234a:	08 95       	ret

0000234c <Seven_Segment_Pin_00>:


void Seven_Segment_Pin_00(uint8 state)
{
    234c:	df 93       	push	r29
    234e:	cf 93       	push	r28
    2350:	0f 92       	push	r0
    2352:	cd b7       	in	r28, 0x3d	; 61
    2354:	de b7       	in	r29, 0x3e	; 62
    2356:	89 83       	std	Y+1, r24	; 0x01

	if(state == ON)
    2358:	89 81       	ldd	r24, Y+1	; 0x01
    235a:	82 30       	cpi	r24, 0x02	; 2
    235c:	31 f4       	brne	.+12     	; 0x236a <Seven_Segment_Pin_00+0x1e>
	{
		DIO_VoidSetPinDir(PORTD,PIN_0,OUTPUT);
    235e:	83 e0       	ldi	r24, 0x03	; 3
    2360:	60 e0       	ldi	r22, 0x00	; 0
    2362:	41 e0       	ldi	r20, 0x01	; 1
    2364:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
    2368:	08 c0       	rjmp	.+16     	; 0x237a <Seven_Segment_Pin_00+0x2e>
		//DIO_VoidSetPinValue(PORTD,PIN_0,HIGH);
	}
	else if(state == OFF)
    236a:	89 81       	ldd	r24, Y+1	; 0x01
    236c:	81 30       	cpi	r24, 0x01	; 1
    236e:	29 f4       	brne	.+10     	; 0x237a <Seven_Segment_Pin_00+0x2e>
	{
		DIO_VoidSetPinDir(PORTD,PIN_0,INPUT);
    2370:	83 e0       	ldi	r24, 0x03	; 3
    2372:	60 e0       	ldi	r22, 0x00	; 0
    2374:	40 e0       	ldi	r20, 0x00	; 0
    2376:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		//DIO_VoidSetPinValue(PORTD,PIN_0,LOW);
	}


}
    237a:	0f 90       	pop	r0
    237c:	cf 91       	pop	r28
    237e:	df 91       	pop	r29
    2380:	08 95       	ret

00002382 <Seven_Segment_Pin_11>:

void Seven_Segment_Pin_11(uint8 state)
{
    2382:	df 93       	push	r29
    2384:	cf 93       	push	r28
    2386:	0f 92       	push	r0
    2388:	cd b7       	in	r28, 0x3d	; 61
    238a:	de b7       	in	r29, 0x3e	; 62
    238c:	89 83       	std	Y+1, r24	; 0x01



	if(state == ON)
    238e:	89 81       	ldd	r24, Y+1	; 0x01
    2390:	82 30       	cpi	r24, 0x02	; 2
    2392:	31 f4       	brne	.+12     	; 0x23a0 <Seven_Segment_Pin_11+0x1e>
	{
		DIO_VoidSetPinDir(PORTD,PIN_1,OUTPUT);
    2394:	83 e0       	ldi	r24, 0x03	; 3
    2396:	61 e0       	ldi	r22, 0x01	; 1
    2398:	41 e0       	ldi	r20, 0x01	; 1
    239a:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
    239e:	08 c0       	rjmp	.+16     	; 0x23b0 <Seven_Segment_Pin_11+0x2e>
		//DIO_VoidSetPinValue(PORTD,PIN_1,HIGH);
	}
	else if(state == OFF)
    23a0:	89 81       	ldd	r24, Y+1	; 0x01
    23a2:	81 30       	cpi	r24, 0x01	; 1
    23a4:	29 f4       	brne	.+10     	; 0x23b0 <Seven_Segment_Pin_11+0x2e>
	{
		DIO_VoidSetPinDir(PORTD,PIN_1,INPUT);
    23a6:	83 e0       	ldi	r24, 0x03	; 3
    23a8:	61 e0       	ldi	r22, 0x01	; 1
    23aa:	40 e0       	ldi	r20, 0x00	; 0
    23ac:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		//DIO_VoidSetPinValue(PORTD,PIN_1,LOW);
	}

}
    23b0:	0f 90       	pop	r0
    23b2:	cf 91       	pop	r28
    23b4:	df 91       	pop	r29
    23b6:	08 95       	ret

000023b8 <SevenSeg_VoidDisplyNumberByBCD>:




void SevenSeg_VoidDisplyNumberByBCD(uint8 SevenSeg_uint8SetNumber)
{
    23b8:	df 93       	push	r29
    23ba:	cf 93       	push	r28
    23bc:	00 d0       	rcall	.+0      	; 0x23be <SevenSeg_VoidDisplyNumberByBCD+0x6>
    23be:	0f 92       	push	r0
    23c0:	cd b7       	in	r28, 0x3d	; 61
    23c2:	de b7       	in	r29, 0x3e	; 62
    23c4:	8b 83       	std	Y+3, r24	; 0x03


	uint8 Size = sizeof(array)/sizeof(array[0]);
    23c6:	8a e0       	ldi	r24, 0x0A	; 10
    23c8:	8a 83       	std	Y+2, r24	; 0x02

	for(uint8 i=0 ; i<Size ; i++)
    23ca:	19 82       	std	Y+1, r1	; 0x01
    23cc:	03 c0       	rjmp	.+6      	; 0x23d4 <SevenSeg_VoidDisplyNumberByBCD+0x1c>
    23ce:	89 81       	ldd	r24, Y+1	; 0x01
    23d0:	8f 5f       	subi	r24, 0xFF	; 255
    23d2:	89 83       	std	Y+1, r24	; 0x01
    23d4:	99 81       	ldd	r25, Y+1	; 0x01
    23d6:	8a 81       	ldd	r24, Y+2	; 0x02
    23d8:	98 17       	cp	r25, r24
    23da:	c8 f3       	brcs	.-14     	; 0x23ce <SevenSeg_VoidDisplyNumberByBCD+0x16>
		{
			//Port_Used_Reg = array[i] ;
		}
	}

}
    23dc:	0f 90       	pop	r0
    23de:	0f 90       	pop	r0
    23e0:	0f 90       	pop	r0
    23e2:	cf 91       	pop	r28
    23e4:	df 91       	pop	r29
    23e6:	08 95       	ret

000023e8 <print_seven_seg_2_digit>:


void print_seven_seg_2_digit(uint8 Number)
{
    23e8:	df 93       	push	r29
    23ea:	cf 93       	push	r28
    23ec:	cd b7       	in	r28, 0x3d	; 61
    23ee:	de b7       	in	r29, 0x3e	; 62
    23f0:	6f 97       	sbiw	r28, 0x1f	; 31
    23f2:	0f b6       	in	r0, 0x3f	; 63
    23f4:	f8 94       	cli
    23f6:	de bf       	out	0x3e, r29	; 62
    23f8:	0f be       	out	0x3f, r0	; 63
    23fa:	cd bf       	out	0x3d, r28	; 61
    23fc:	8f 8f       	std	Y+31, r24	; 0x1f
	uint8 index1 = Number%10 ;
    23fe:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2400:	9a e0       	ldi	r25, 0x0A	; 10
    2402:	69 2f       	mov	r22, r25
    2404:	0e 94 f8 27 	call	0x4ff0	; 0x4ff0 <__udivmodqi4>
    2408:	89 2f       	mov	r24, r25
    240a:	8e 8f       	std	Y+30, r24	; 0x1e
	DIO_VoidSetPinValue(PORTD,PIN_1,LOW);
    240c:	83 e0       	ldi	r24, 0x03	; 3
    240e:	61 e0       	ldi	r22, 0x01	; 1
    2410:	40 e0       	ldi	r20, 0x00	; 0
    2412:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
	DIO_VoidSetPinValue(PORTD,PIN_0,HIGH);
    2416:	83 e0       	ldi	r24, 0x03	; 3
    2418:	60 e0       	ldi	r22, 0x00	; 0
    241a:	41 e0       	ldi	r20, 0x01	; 1
    241c:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
	DIO_VoidSetSpecialPortValue(PORTC , array[index1]);
    2420:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2422:	88 2f       	mov	r24, r24
    2424:	90 e0       	ldi	r25, 0x00	; 0
    2426:	fc 01       	movw	r30, r24
    2428:	ea 50       	subi	r30, 0x0A	; 10
    242a:	fe 4f       	sbci	r31, 0xFE	; 254
    242c:	90 81       	ld	r25, Z
    242e:	82 e0       	ldi	r24, 0x02	; 2
    2430:	69 2f       	mov	r22, r25
    2432:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <DIO_VoidSetSpecialPortValue>
    2436:	80 e0       	ldi	r24, 0x00	; 0
    2438:	90 e0       	ldi	r25, 0x00	; 0
    243a:	a8 e4       	ldi	r26, 0x48	; 72
    243c:	b2 e4       	ldi	r27, 0x42	; 66
    243e:	89 8f       	std	Y+25, r24	; 0x19
    2440:	9a 8f       	std	Y+26, r25	; 0x1a
    2442:	ab 8f       	std	Y+27, r26	; 0x1b
    2444:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2446:	69 8d       	ldd	r22, Y+25	; 0x19
    2448:	7a 8d       	ldd	r23, Y+26	; 0x1a
    244a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    244c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    244e:	20 e0       	ldi	r18, 0x00	; 0
    2450:	30 e0       	ldi	r19, 0x00	; 0
    2452:	4a ef       	ldi	r20, 0xFA	; 250
    2454:	54 e4       	ldi	r21, 0x44	; 68
    2456:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    245a:	dc 01       	movw	r26, r24
    245c:	cb 01       	movw	r24, r22
    245e:	8d 8b       	std	Y+21, r24	; 0x15
    2460:	9e 8b       	std	Y+22, r25	; 0x16
    2462:	af 8b       	std	Y+23, r26	; 0x17
    2464:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2466:	6d 89       	ldd	r22, Y+21	; 0x15
    2468:	7e 89       	ldd	r23, Y+22	; 0x16
    246a:	8f 89       	ldd	r24, Y+23	; 0x17
    246c:	98 8d       	ldd	r25, Y+24	; 0x18
    246e:	20 e0       	ldi	r18, 0x00	; 0
    2470:	30 e0       	ldi	r19, 0x00	; 0
    2472:	40 e8       	ldi	r20, 0x80	; 128
    2474:	5f e3       	ldi	r21, 0x3F	; 63
    2476:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    247a:	88 23       	and	r24, r24
    247c:	2c f4       	brge	.+10     	; 0x2488 <print_seven_seg_2_digit+0xa0>
		__ticks = 1;
    247e:	81 e0       	ldi	r24, 0x01	; 1
    2480:	90 e0       	ldi	r25, 0x00	; 0
    2482:	9c 8b       	std	Y+20, r25	; 0x14
    2484:	8b 8b       	std	Y+19, r24	; 0x13
    2486:	3f c0       	rjmp	.+126    	; 0x2506 <print_seven_seg_2_digit+0x11e>
	else if (__tmp > 65535)
    2488:	6d 89       	ldd	r22, Y+21	; 0x15
    248a:	7e 89       	ldd	r23, Y+22	; 0x16
    248c:	8f 89       	ldd	r24, Y+23	; 0x17
    248e:	98 8d       	ldd	r25, Y+24	; 0x18
    2490:	20 e0       	ldi	r18, 0x00	; 0
    2492:	3f ef       	ldi	r19, 0xFF	; 255
    2494:	4f e7       	ldi	r20, 0x7F	; 127
    2496:	57 e4       	ldi	r21, 0x47	; 71
    2498:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    249c:	18 16       	cp	r1, r24
    249e:	4c f5       	brge	.+82     	; 0x24f2 <print_seven_seg_2_digit+0x10a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24a0:	69 8d       	ldd	r22, Y+25	; 0x19
    24a2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    24a4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    24a6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    24a8:	20 e0       	ldi	r18, 0x00	; 0
    24aa:	30 e0       	ldi	r19, 0x00	; 0
    24ac:	40 e2       	ldi	r20, 0x20	; 32
    24ae:	51 e4       	ldi	r21, 0x41	; 65
    24b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24b4:	dc 01       	movw	r26, r24
    24b6:	cb 01       	movw	r24, r22
    24b8:	bc 01       	movw	r22, r24
    24ba:	cd 01       	movw	r24, r26
    24bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24c0:	dc 01       	movw	r26, r24
    24c2:	cb 01       	movw	r24, r22
    24c4:	9c 8b       	std	Y+20, r25	; 0x14
    24c6:	8b 8b       	std	Y+19, r24	; 0x13
    24c8:	0f c0       	rjmp	.+30     	; 0x24e8 <print_seven_seg_2_digit+0x100>
    24ca:	88 ec       	ldi	r24, 0xC8	; 200
    24cc:	90 e0       	ldi	r25, 0x00	; 0
    24ce:	9a 8b       	std	Y+18, r25	; 0x12
    24d0:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    24d2:	89 89       	ldd	r24, Y+17	; 0x11
    24d4:	9a 89       	ldd	r25, Y+18	; 0x12
    24d6:	01 97       	sbiw	r24, 0x01	; 1
    24d8:	f1 f7       	brne	.-4      	; 0x24d6 <print_seven_seg_2_digit+0xee>
    24da:	9a 8b       	std	Y+18, r25	; 0x12
    24dc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    24de:	8b 89       	ldd	r24, Y+19	; 0x13
    24e0:	9c 89       	ldd	r25, Y+20	; 0x14
    24e2:	01 97       	sbiw	r24, 0x01	; 1
    24e4:	9c 8b       	std	Y+20, r25	; 0x14
    24e6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    24e8:	8b 89       	ldd	r24, Y+19	; 0x13
    24ea:	9c 89       	ldd	r25, Y+20	; 0x14
    24ec:	00 97       	sbiw	r24, 0x00	; 0
    24ee:	69 f7       	brne	.-38     	; 0x24ca <print_seven_seg_2_digit+0xe2>
    24f0:	14 c0       	rjmp	.+40     	; 0x251a <print_seven_seg_2_digit+0x132>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    24f2:	6d 89       	ldd	r22, Y+21	; 0x15
    24f4:	7e 89       	ldd	r23, Y+22	; 0x16
    24f6:	8f 89       	ldd	r24, Y+23	; 0x17
    24f8:	98 8d       	ldd	r25, Y+24	; 0x18
    24fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24fe:	dc 01       	movw	r26, r24
    2500:	cb 01       	movw	r24, r22
    2502:	9c 8b       	std	Y+20, r25	; 0x14
    2504:	8b 8b       	std	Y+19, r24	; 0x13
    2506:	8b 89       	ldd	r24, Y+19	; 0x13
    2508:	9c 89       	ldd	r25, Y+20	; 0x14
    250a:	98 8b       	std	Y+16, r25	; 0x10
    250c:	8f 87       	std	Y+15, r24	; 0x0f
    250e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2510:	98 89       	ldd	r25, Y+16	; 0x10
    2512:	01 97       	sbiw	r24, 0x01	; 1
    2514:	f1 f7       	brne	.-4      	; 0x2512 <print_seven_seg_2_digit+0x12a>
    2516:	98 8b       	std	Y+16, r25	; 0x10
    2518:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(50);

	uint8 index2 = Number/10 ;
    251a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    251c:	9a e0       	ldi	r25, 0x0A	; 10
    251e:	69 2f       	mov	r22, r25
    2520:	0e 94 f8 27 	call	0x4ff0	; 0x4ff0 <__udivmodqi4>
    2524:	8d 8f       	std	Y+29, r24	; 0x1d
	DIO_VoidSetPinValue(PORTD,PIN_0,LOW);
    2526:	83 e0       	ldi	r24, 0x03	; 3
    2528:	60 e0       	ldi	r22, 0x00	; 0
    252a:	40 e0       	ldi	r20, 0x00	; 0
    252c:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
	DIO_VoidSetPinValue(PORTD,PIN_1,HIGH);
    2530:	83 e0       	ldi	r24, 0x03	; 3
    2532:	61 e0       	ldi	r22, 0x01	; 1
    2534:	41 e0       	ldi	r20, 0x01	; 1
    2536:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
	DIO_VoidSetSpecialPortValue(PORTC , array[index2]);
    253a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    253c:	88 2f       	mov	r24, r24
    253e:	90 e0       	ldi	r25, 0x00	; 0
    2540:	fc 01       	movw	r30, r24
    2542:	ea 50       	subi	r30, 0x0A	; 10
    2544:	fe 4f       	sbci	r31, 0xFE	; 254
    2546:	90 81       	ld	r25, Z
    2548:	82 e0       	ldi	r24, 0x02	; 2
    254a:	69 2f       	mov	r22, r25
    254c:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <DIO_VoidSetSpecialPortValue>
    2550:	80 e0       	ldi	r24, 0x00	; 0
    2552:	90 e0       	ldi	r25, 0x00	; 0
    2554:	a8 e4       	ldi	r26, 0x48	; 72
    2556:	b2 e4       	ldi	r27, 0x42	; 66
    2558:	8b 87       	std	Y+11, r24	; 0x0b
    255a:	9c 87       	std	Y+12, r25	; 0x0c
    255c:	ad 87       	std	Y+13, r26	; 0x0d
    255e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2560:	6b 85       	ldd	r22, Y+11	; 0x0b
    2562:	7c 85       	ldd	r23, Y+12	; 0x0c
    2564:	8d 85       	ldd	r24, Y+13	; 0x0d
    2566:	9e 85       	ldd	r25, Y+14	; 0x0e
    2568:	20 e0       	ldi	r18, 0x00	; 0
    256a:	30 e0       	ldi	r19, 0x00	; 0
    256c:	4a ef       	ldi	r20, 0xFA	; 250
    256e:	54 e4       	ldi	r21, 0x44	; 68
    2570:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2574:	dc 01       	movw	r26, r24
    2576:	cb 01       	movw	r24, r22
    2578:	8f 83       	std	Y+7, r24	; 0x07
    257a:	98 87       	std	Y+8, r25	; 0x08
    257c:	a9 87       	std	Y+9, r26	; 0x09
    257e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2580:	6f 81       	ldd	r22, Y+7	; 0x07
    2582:	78 85       	ldd	r23, Y+8	; 0x08
    2584:	89 85       	ldd	r24, Y+9	; 0x09
    2586:	9a 85       	ldd	r25, Y+10	; 0x0a
    2588:	20 e0       	ldi	r18, 0x00	; 0
    258a:	30 e0       	ldi	r19, 0x00	; 0
    258c:	40 e8       	ldi	r20, 0x80	; 128
    258e:	5f e3       	ldi	r21, 0x3F	; 63
    2590:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2594:	88 23       	and	r24, r24
    2596:	2c f4       	brge	.+10     	; 0x25a2 <print_seven_seg_2_digit+0x1ba>
		__ticks = 1;
    2598:	81 e0       	ldi	r24, 0x01	; 1
    259a:	90 e0       	ldi	r25, 0x00	; 0
    259c:	9e 83       	std	Y+6, r25	; 0x06
    259e:	8d 83       	std	Y+5, r24	; 0x05
    25a0:	3f c0       	rjmp	.+126    	; 0x2620 <print_seven_seg_2_digit+0x238>
	else if (__tmp > 65535)
    25a2:	6f 81       	ldd	r22, Y+7	; 0x07
    25a4:	78 85       	ldd	r23, Y+8	; 0x08
    25a6:	89 85       	ldd	r24, Y+9	; 0x09
    25a8:	9a 85       	ldd	r25, Y+10	; 0x0a
    25aa:	20 e0       	ldi	r18, 0x00	; 0
    25ac:	3f ef       	ldi	r19, 0xFF	; 255
    25ae:	4f e7       	ldi	r20, 0x7F	; 127
    25b0:	57 e4       	ldi	r21, 0x47	; 71
    25b2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    25b6:	18 16       	cp	r1, r24
    25b8:	4c f5       	brge	.+82     	; 0x260c <print_seven_seg_2_digit+0x224>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    25ba:	6b 85       	ldd	r22, Y+11	; 0x0b
    25bc:	7c 85       	ldd	r23, Y+12	; 0x0c
    25be:	8d 85       	ldd	r24, Y+13	; 0x0d
    25c0:	9e 85       	ldd	r25, Y+14	; 0x0e
    25c2:	20 e0       	ldi	r18, 0x00	; 0
    25c4:	30 e0       	ldi	r19, 0x00	; 0
    25c6:	40 e2       	ldi	r20, 0x20	; 32
    25c8:	51 e4       	ldi	r21, 0x41	; 65
    25ca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25ce:	dc 01       	movw	r26, r24
    25d0:	cb 01       	movw	r24, r22
    25d2:	bc 01       	movw	r22, r24
    25d4:	cd 01       	movw	r24, r26
    25d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25da:	dc 01       	movw	r26, r24
    25dc:	cb 01       	movw	r24, r22
    25de:	9e 83       	std	Y+6, r25	; 0x06
    25e0:	8d 83       	std	Y+5, r24	; 0x05
    25e2:	0f c0       	rjmp	.+30     	; 0x2602 <print_seven_seg_2_digit+0x21a>
    25e4:	88 ec       	ldi	r24, 0xC8	; 200
    25e6:	90 e0       	ldi	r25, 0x00	; 0
    25e8:	9c 83       	std	Y+4, r25	; 0x04
    25ea:	8b 83       	std	Y+3, r24	; 0x03
    25ec:	8b 81       	ldd	r24, Y+3	; 0x03
    25ee:	9c 81       	ldd	r25, Y+4	; 0x04
    25f0:	01 97       	sbiw	r24, 0x01	; 1
    25f2:	f1 f7       	brne	.-4      	; 0x25f0 <print_seven_seg_2_digit+0x208>
    25f4:	9c 83       	std	Y+4, r25	; 0x04
    25f6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    25f8:	8d 81       	ldd	r24, Y+5	; 0x05
    25fa:	9e 81       	ldd	r25, Y+6	; 0x06
    25fc:	01 97       	sbiw	r24, 0x01	; 1
    25fe:	9e 83       	std	Y+6, r25	; 0x06
    2600:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2602:	8d 81       	ldd	r24, Y+5	; 0x05
    2604:	9e 81       	ldd	r25, Y+6	; 0x06
    2606:	00 97       	sbiw	r24, 0x00	; 0
    2608:	69 f7       	brne	.-38     	; 0x25e4 <print_seven_seg_2_digit+0x1fc>
    260a:	14 c0       	rjmp	.+40     	; 0x2634 <print_seven_seg_2_digit+0x24c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    260c:	6f 81       	ldd	r22, Y+7	; 0x07
    260e:	78 85       	ldd	r23, Y+8	; 0x08
    2610:	89 85       	ldd	r24, Y+9	; 0x09
    2612:	9a 85       	ldd	r25, Y+10	; 0x0a
    2614:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2618:	dc 01       	movw	r26, r24
    261a:	cb 01       	movw	r24, r22
    261c:	9e 83       	std	Y+6, r25	; 0x06
    261e:	8d 83       	std	Y+5, r24	; 0x05
    2620:	8d 81       	ldd	r24, Y+5	; 0x05
    2622:	9e 81       	ldd	r25, Y+6	; 0x06
    2624:	9a 83       	std	Y+2, r25	; 0x02
    2626:	89 83       	std	Y+1, r24	; 0x01
    2628:	89 81       	ldd	r24, Y+1	; 0x01
    262a:	9a 81       	ldd	r25, Y+2	; 0x02
    262c:	01 97       	sbiw	r24, 0x01	; 1
    262e:	f1 f7       	brne	.-4      	; 0x262c <print_seven_seg_2_digit+0x244>
    2630:	9a 83       	std	Y+2, r25	; 0x02
    2632:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(50);


}
    2634:	6f 96       	adiw	r28, 0x1f	; 31
    2636:	0f b6       	in	r0, 0x3f	; 63
    2638:	f8 94       	cli
    263a:	de bf       	out	0x3e, r29	; 62
    263c:	0f be       	out	0x3f, r0	; 63
    263e:	cd bf       	out	0x3d, r28	; 61
    2640:	cf 91       	pop	r28
    2642:	df 91       	pop	r29
    2644:	08 95       	ret

00002646 <SpetialSeven7>:



void SpetialSeven7(uint8 number)
{
    2646:	df 93       	push	r29
    2648:	cf 93       	push	r28
    264a:	0f 92       	push	r0
    264c:	cd b7       	in	r28, 0x3d	; 61
    264e:	de b7       	in	r29, 0x3e	; 62
    2650:	89 83       	std	Y+1, r24	; 0x01

	DIO_VoidSetPinDir(ENABLE_PORT,ENABLE_ONES , OUTPUT);
    2652:	83 e0       	ldi	r24, 0x03	; 3
    2654:	60 e0       	ldi	r22, 0x00	; 0
    2656:	41 e0       	ldi	r20, 0x01	; 1
    2658:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>


	if(number==0)
    265c:	89 81       	ldd	r24, Y+1	; 0x01
    265e:	88 23       	and	r24, r24
    2660:	09 f0       	breq	.+2      	; 0x2664 <SpetialSeven7+0x1e>
    2662:	41 c0       	rjmp	.+130    	; 0x26e6 <SpetialSeven7+0xa0>
	{

		DIO_VoidSetPinDir(PORTD,PIN_0,OUTPUT);
    2664:	83 e0       	ldi	r24, 0x03	; 3
    2666:	60 e0       	ldi	r22, 0x00	; 0
    2668:	41 e0       	ldi	r20, 0x01	; 1
    266a:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_3,OUTPUT);
    266e:	82 e0       	ldi	r24, 0x02	; 2
    2670:	63 e0       	ldi	r22, 0x03	; 3
    2672:	41 e0       	ldi	r20, 0x01	; 1
    2674:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_4,OUTPUT);
    2678:	82 e0       	ldi	r24, 0x02	; 2
    267a:	64 e0       	ldi	r22, 0x04	; 4
    267c:	41 e0       	ldi	r20, 0x01	; 1
    267e:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_5,OUTPUT);
    2682:	82 e0       	ldi	r24, 0x02	; 2
    2684:	65 e0       	ldi	r22, 0x05	; 5
    2686:	41 e0       	ldi	r20, 0x01	; 1
    2688:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_6,OUTPUT);
    268c:	82 e0       	ldi	r24, 0x02	; 2
    268e:	66 e0       	ldi	r22, 0x06	; 6
    2690:	41 e0       	ldi	r20, 0x01	; 1
    2692:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_7,OUTPUT);
    2696:	82 e0       	ldi	r24, 0x02	; 2
    2698:	67 e0       	ldi	r22, 0x07	; 7
    269a:	41 e0       	ldi	r20, 0x01	; 1
    269c:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>


		DIO_VoidSetPinValue(PORTD,PIN_0,OUTPUT);
    26a0:	83 e0       	ldi	r24, 0x03	; 3
    26a2:	60 e0       	ldi	r22, 0x00	; 0
    26a4:	41 e0       	ldi	r20, 0x01	; 1
    26a6:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_3,OUTPUT);
    26aa:	82 e0       	ldi	r24, 0x02	; 2
    26ac:	63 e0       	ldi	r22, 0x03	; 3
    26ae:	41 e0       	ldi	r20, 0x01	; 1
    26b0:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_4,OUTPUT);
    26b4:	82 e0       	ldi	r24, 0x02	; 2
    26b6:	64 e0       	ldi	r22, 0x04	; 4
    26b8:	41 e0       	ldi	r20, 0x01	; 1
    26ba:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_2,OUTPUT);
    26be:	82 e0       	ldi	r24, 0x02	; 2
    26c0:	62 e0       	ldi	r22, 0x02	; 2
    26c2:	41 e0       	ldi	r20, 0x01	; 1
    26c4:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_5,OUTPUT);
    26c8:	82 e0       	ldi	r24, 0x02	; 2
    26ca:	65 e0       	ldi	r22, 0x05	; 5
    26cc:	41 e0       	ldi	r20, 0x01	; 1
    26ce:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_6,OUTPUT);
    26d2:	82 e0       	ldi	r24, 0x02	; 2
    26d4:	66 e0       	ldi	r22, 0x06	; 6
    26d6:	41 e0       	ldi	r20, 0x01	; 1
    26d8:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_7,OUTPUT);
    26dc:	82 e0       	ldi	r24, 0x02	; 2
    26de:	67 e0       	ldi	r22, 0x07	; 7
    26e0:	41 e0       	ldi	r20, 0x01	; 1
    26e2:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>

	}
	if(number==1)
    26e6:	89 81       	ldd	r24, Y+1	; 0x01
    26e8:	81 30       	cpi	r24, 0x01	; 1
    26ea:	71 f5       	brne	.+92     	; 0x2748 <SpetialSeven7+0x102>
	{

		DIO_VoidSetPinDir(PORTC,PIN_3,OUTPUT);
    26ec:	82 e0       	ldi	r24, 0x02	; 2
    26ee:	63 e0       	ldi	r22, 0x03	; 3
    26f0:	41 e0       	ldi	r20, 0x01	; 1
    26f2:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_4,OUTPUT);
    26f6:	82 e0       	ldi	r24, 0x02	; 2
    26f8:	64 e0       	ldi	r22, 0x04	; 4
    26fa:	41 e0       	ldi	r20, 0x01	; 1
    26fc:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>

		DIO_VoidSetPinValue(PORTC,PIN_3,INPUT);
    2700:	82 e0       	ldi	r24, 0x02	; 2
    2702:	63 e0       	ldi	r22, 0x03	; 3
    2704:	40 e0       	ldi	r20, 0x00	; 0
    2706:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_4,INPUT);
    270a:	82 e0       	ldi	r24, 0x02	; 2
    270c:	64 e0       	ldi	r22, 0x04	; 4
    270e:	40 e0       	ldi	r20, 0x00	; 0
    2710:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>

		DIO_VoidSetPinValue(PORTD,PIN_0,OUTPUT);
    2714:	83 e0       	ldi	r24, 0x03	; 3
    2716:	60 e0       	ldi	r22, 0x00	; 0
    2718:	41 e0       	ldi	r20, 0x01	; 1
    271a:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_2,OUTPUT);
    271e:	82 e0       	ldi	r24, 0x02	; 2
    2720:	62 e0       	ldi	r22, 0x02	; 2
    2722:	41 e0       	ldi	r20, 0x01	; 1
    2724:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_5,OUTPUT);
    2728:	82 e0       	ldi	r24, 0x02	; 2
    272a:	65 e0       	ldi	r22, 0x05	; 5
    272c:	41 e0       	ldi	r20, 0x01	; 1
    272e:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_6,OUTPUT);
    2732:	82 e0       	ldi	r24, 0x02	; 2
    2734:	66 e0       	ldi	r22, 0x06	; 6
    2736:	41 e0       	ldi	r20, 0x01	; 1
    2738:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_7,OUTPUT);
    273c:	82 e0       	ldi	r24, 0x02	; 2
    273e:	67 e0       	ldi	r22, 0x07	; 7
    2740:	41 e0       	ldi	r20, 0x01	; 1
    2742:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
    2746:	85 c0       	rjmp	.+266    	; 0x2852 <SpetialSeven7+0x20c>

	}
	else if (number==2)
    2748:	89 81       	ldd	r24, Y+1	; 0x01
    274a:	82 30       	cpi	r24, 0x02	; 2
    274c:	09 f0       	breq	.+2      	; 0x2750 <SpetialSeven7+0x10a>
    274e:	42 c0       	rjmp	.+132    	; 0x27d4 <SpetialSeven7+0x18e>
	{
		DIO_VoidSetPinDir(PORTC,PIN_2,OUTPUT);
    2750:	82 e0       	ldi	r24, 0x02	; 2
    2752:	62 e0       	ldi	r22, 0x02	; 2
    2754:	41 e0       	ldi	r20, 0x01	; 1
    2756:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_3,OUTPUT);
    275a:	82 e0       	ldi	r24, 0x02	; 2
    275c:	63 e0       	ldi	r22, 0x03	; 3
    275e:	41 e0       	ldi	r20, 0x01	; 1
    2760:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		//DIO_VoidSetPinDir(PORTC,PIN_4,OUTPUT);
		DIO_VoidSetPinDir(PORTC,PIN_5,OUTPUT);
    2764:	82 e0       	ldi	r24, 0x02	; 2
    2766:	65 e0       	ldi	r22, 0x05	; 5
    2768:	41 e0       	ldi	r20, 0x01	; 1
    276a:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_6,OUTPUT);
    276e:	82 e0       	ldi	r24, 0x02	; 2
    2770:	66 e0       	ldi	r22, 0x06	; 6
    2772:	41 e0       	ldi	r20, 0x01	; 1
    2774:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_7,OUTPUT);
    2778:	82 e0       	ldi	r24, 0x02	; 2
    277a:	67 e0       	ldi	r22, 0x07	; 7
    277c:	41 e0       	ldi	r20, 0x01	; 1
    277e:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTD,PIN_0,OUTPUT);
    2782:	83 e0       	ldi	r24, 0x03	; 3
    2784:	60 e0       	ldi	r22, 0x00	; 0
    2786:	41 e0       	ldi	r20, 0x01	; 1
    2788:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>




		DIO_VoidSetPinValue(PORTC,PIN_2,INPUT);
    278c:	82 e0       	ldi	r24, 0x02	; 2
    278e:	62 e0       	ldi	r22, 0x02	; 2
    2790:	40 e0       	ldi	r20, 0x00	; 0
    2792:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_3,INPUT);
    2796:	82 e0       	ldi	r24, 0x02	; 2
    2798:	63 e0       	ldi	r22, 0x03	; 3
    279a:	40 e0       	ldi	r20, 0x00	; 0
    279c:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_4,OUTPUT);
    27a0:	82 e0       	ldi	r24, 0x02	; 2
    27a2:	64 e0       	ldi	r22, 0x04	; 4
    27a4:	41 e0       	ldi	r20, 0x01	; 1
    27a6:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_5,INPUT);
    27aa:	82 e0       	ldi	r24, 0x02	; 2
    27ac:	65 e0       	ldi	r22, 0x05	; 5
    27ae:	40 e0       	ldi	r20, 0x00	; 0
    27b0:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_6,OUTPUT);
    27b4:	82 e0       	ldi	r24, 0x02	; 2
    27b6:	66 e0       	ldi	r22, 0x06	; 6
    27b8:	41 e0       	ldi	r20, 0x01	; 1
    27ba:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_7,INPUT);
    27be:	82 e0       	ldi	r24, 0x02	; 2
    27c0:	67 e0       	ldi	r22, 0x07	; 7
    27c2:	40 e0       	ldi	r20, 0x00	; 0
    27c4:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTD,PIN_0,INPUT);
    27c8:	83 e0       	ldi	r24, 0x03	; 3
    27ca:	60 e0       	ldi	r22, 0x00	; 0
    27cc:	40 e0       	ldi	r20, 0x00	; 0
    27ce:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
    27d2:	3f c0       	rjmp	.+126    	; 0x2852 <SpetialSeven7+0x20c>
	}
	else if (number==3)
    27d4:	89 81       	ldd	r24, Y+1	; 0x01
    27d6:	83 30       	cpi	r24, 0x03	; 3
    27d8:	e1 f5       	brne	.+120    	; 0x2852 <SpetialSeven7+0x20c>
	{
		DIO_VoidSetPinDir(PORTC,PIN_2,OUTPUT);
    27da:	82 e0       	ldi	r24, 0x02	; 2
    27dc:	62 e0       	ldi	r22, 0x02	; 2
    27de:	41 e0       	ldi	r20, 0x01	; 1
    27e0:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_3,OUTPUT);
    27e4:	82 e0       	ldi	r24, 0x02	; 2
    27e6:	63 e0       	ldi	r22, 0x03	; 3
    27e8:	41 e0       	ldi	r20, 0x01	; 1
    27ea:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_4,OUTPUT);
    27ee:	82 e0       	ldi	r24, 0x02	; 2
    27f0:	64 e0       	ldi	r22, 0x04	; 4
    27f2:	41 e0       	ldi	r20, 0x01	; 1
    27f4:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_5,OUTPUT);
    27f8:	82 e0       	ldi	r24, 0x02	; 2
    27fa:	65 e0       	ldi	r22, 0x05	; 5
    27fc:	41 e0       	ldi	r20, 0x01	; 1
    27fe:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_7,OUTPUT);
    2802:	82 e0       	ldi	r24, 0x02	; 2
    2804:	67 e0       	ldi	r22, 0x07	; 7
    2806:	41 e0       	ldi	r20, 0x01	; 1
    2808:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>


		DIO_VoidSetPinValue(PORTC,PIN_2,INPUT);
    280c:	82 e0       	ldi	r24, 0x02	; 2
    280e:	62 e0       	ldi	r22, 0x02	; 2
    2810:	40 e0       	ldi	r20, 0x00	; 0
    2812:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_3,INPUT);
    2816:	82 e0       	ldi	r24, 0x02	; 2
    2818:	63 e0       	ldi	r22, 0x03	; 3
    281a:	40 e0       	ldi	r20, 0x00	; 0
    281c:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_4,INPUT);
    2820:	82 e0       	ldi	r24, 0x02	; 2
    2822:	64 e0       	ldi	r22, 0x04	; 4
    2824:	40 e0       	ldi	r20, 0x00	; 0
    2826:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_5,INPUT);
    282a:	82 e0       	ldi	r24, 0x02	; 2
    282c:	65 e0       	ldi	r22, 0x05	; 5
    282e:	40 e0       	ldi	r20, 0x00	; 0
    2830:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>

		DIO_VoidSetPinValue(PORTD,PIN_0,OUTPUT);
    2834:	83 e0       	ldi	r24, 0x03	; 3
    2836:	60 e0       	ldi	r22, 0x00	; 0
    2838:	41 e0       	ldi	r20, 0x01	; 1
    283a:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_6,OUTPUT);
    283e:	82 e0       	ldi	r24, 0x02	; 2
    2840:	66 e0       	ldi	r22, 0x06	; 6
    2842:	41 e0       	ldi	r20, 0x01	; 1
    2844:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>

		DIO_VoidSetPinValue(PORTC,PIN_7,INPUT);
    2848:	82 e0       	ldi	r24, 0x02	; 2
    284a:	67 e0       	ldi	r22, 0x07	; 7
    284c:	40 e0       	ldi	r20, 0x00	; 0
    284e:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
	}
}
    2852:	0f 90       	pop	r0
    2854:	cf 91       	pop	r28
    2856:	df 91       	pop	r29
    2858:	08 95       	ret

0000285a <Servo_Init>:
#include "../../MCAL/DIO/Header/Dio_Config.h"

#include "../../MCAL/TIMER1/TIMER_Interface.h"

void Servo_Init(void)
{
    285a:	df 93       	push	r29
    285c:	cf 93       	push	r28
    285e:	cd b7       	in	r28, 0x3d	; 61
    2860:	de b7       	in	r29, 0x3e	; 62
	DDRD_REG |= (1<<PIN_5);	/* Make OC1A pin as output */
    2862:	a1 e3       	ldi	r26, 0x31	; 49
    2864:	b0 e0       	ldi	r27, 0x00	; 0
    2866:	e1 e3       	ldi	r30, 0x31	; 49
    2868:	f0 e0       	ldi	r31, 0x00	; 0
    286a:	80 81       	ld	r24, Z
    286c:	80 62       	ori	r24, 0x20	; 32
    286e:	8c 93       	st	X, r24
}
    2870:	cf 91       	pop	r28
    2872:	df 91       	pop	r29
    2874:	08 95       	ret

00002876 <Sevro_Degre>:
void Sevro_Degre(uint8 Position)
{
    2876:	df 93       	push	r29
    2878:	cf 93       	push	r28
    287a:	0f 92       	push	r0
    287c:	cd b7       	in	r28, 0x3d	; 61
    287e:	de b7       	in	r29, 0x3e	; 62
    2880:	89 83       	std	Y+1, r24	; 0x01
	if(Position==0)
    2882:	89 81       	ldd	r24, Y+1	; 0x01
    2884:	88 23       	and	r24, r24
    2886:	39 f4       	brne	.+14     	; 0x2896 <Sevro_Degre+0x20>
	{
		Set_Duty_Cycle_TIMER_1_A(3);	/* Set Servo shaft at 0 position by 1 ms pulse */
    2888:	60 e0       	ldi	r22, 0x00	; 0
    288a:	70 e0       	ldi	r23, 0x00	; 0
    288c:	80 e4       	ldi	r24, 0x40	; 64
    288e:	90 e4       	ldi	r25, 0x40	; 64
    2890:	0e 94 98 07 	call	0xf30	; 0xf30 <Set_Duty_Cycle_TIMER_1_A>
    2894:	13 c0       	rjmp	.+38     	; 0x28bc <Sevro_Degre+0x46>
	}
	else if(Position==90)
    2896:	89 81       	ldd	r24, Y+1	; 0x01
    2898:	8a 35       	cpi	r24, 0x5A	; 90
    289a:	39 f4       	brne	.+14     	; 0x28aa <Sevro_Degre+0x34>
	{
		Set_Duty_Cycle_TIMER_1_A(7.5);	/* Set Servo shaft at 90 position by 1.5 ms pulse */
    289c:	60 e0       	ldi	r22, 0x00	; 0
    289e:	70 e0       	ldi	r23, 0x00	; 0
    28a0:	80 ef       	ldi	r24, 0xF0	; 240
    28a2:	90 e4       	ldi	r25, 0x40	; 64
    28a4:	0e 94 98 07 	call	0xf30	; 0xf30 <Set_Duty_Cycle_TIMER_1_A>
    28a8:	09 c0       	rjmp	.+18     	; 0x28bc <Sevro_Degre+0x46>
	}
	else if(Position==180)
    28aa:	89 81       	ldd	r24, Y+1	; 0x01
    28ac:	84 3b       	cpi	r24, 0xB4	; 180
    28ae:	31 f4       	brne	.+12     	; 0x28bc <Sevro_Degre+0x46>
	{
		Set_Duty_Cycle_TIMER_1_A(12.5);	/* Set Servo shaft at 180 position by 2 ms pulse */
    28b0:	60 e0       	ldi	r22, 0x00	; 0
    28b2:	70 e0       	ldi	r23, 0x00	; 0
    28b4:	88 e4       	ldi	r24, 0x48	; 72
    28b6:	91 e4       	ldi	r25, 0x41	; 65
    28b8:	0e 94 98 07 	call	0xf30	; 0xf30 <Set_Duty_Cycle_TIMER_1_A>
	}
}
    28bc:	0f 90       	pop	r0
    28be:	cf 91       	pop	r28
    28c0:	df 91       	pop	r29
    28c2:	08 95       	ret

000028c4 <LED_VoidInit>:



/*******************SET DIERCTION OF PIN SHELL PORT , AND VALUE***************/
void LED_VoidInit(void)
{
    28c4:	df 93       	push	r29
    28c6:	cf 93       	push	r28
    28c8:	cd b7       	in	r28, 0x3d	; 61
    28ca:	de b7       	in	r29, 0x3e	; 62
	//DIO_VoidSetSpecialPortDir(LED_PORT,LED_Value);
	DIO_VoidSetPinDir(PORTA,PIN_2,OUTPUT);
    28cc:	80 e0       	ldi	r24, 0x00	; 0
    28ce:	62 e0       	ldi	r22, 0x02	; 2
    28d0:	41 e0       	ldi	r20, 0x01	; 1
    28d2:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>
	DIO_VoidSetPinDir(PORTA,PIN_3,OUTPUT);
    28d6:	80 e0       	ldi	r24, 0x00	; 0
    28d8:	63 e0       	ldi	r22, 0x03	; 3
    28da:	41 e0       	ldi	r20, 0x01	; 1
    28dc:	0e 94 be 0a 	call	0x157c	; 0x157c <DIO_VoidSetPinDir>

}
    28e0:	cf 91       	pop	r28
    28e2:	df 91       	pop	r29
    28e4:	08 95       	ret

000028e6 <LED_VoidOnLed>:

/******************SET PIN VALUE HIGH TAKE LED COLLER**************************/
void LED_VoidOnLed(uint8 LED_VoidOnLed_Coller)
{
    28e6:	df 93       	push	r29
    28e8:	cf 93       	push	r28
    28ea:	0f 92       	push	r0
    28ec:	cd b7       	in	r28, 0x3d	; 61
    28ee:	de b7       	in	r29, 0x3e	; 62
    28f0:	89 83       	std	Y+1, r24	; 0x01
	DIO_VoidSetPinValue(LED_PORT,LED_VoidOnLed_Coller,HIGH) ;
    28f2:	80 e0       	ldi	r24, 0x00	; 0
    28f4:	69 81       	ldd	r22, Y+1	; 0x01
    28f6:	41 e0       	ldi	r20, 0x01	; 1
    28f8:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
}
    28fc:	0f 90       	pop	r0
    28fe:	cf 91       	pop	r28
    2900:	df 91       	pop	r29
    2902:	08 95       	ret

00002904 <LED_VoidOffLed>:



/*****************SET PIN VALUE LOW TAKE LED COLLER**************************/
void LED_VoidOffLed(uint8 LED_VoidOffLed_Coller)
{
    2904:	df 93       	push	r29
    2906:	cf 93       	push	r28
    2908:	0f 92       	push	r0
    290a:	cd b7       	in	r28, 0x3d	; 61
    290c:	de b7       	in	r29, 0x3e	; 62
    290e:	89 83       	std	Y+1, r24	; 0x01
	DIO_VoidSetPinValue(LED_PORT,LED_VoidOffLed_Coller,LOW) ;
    2910:	80 e0       	ldi	r24, 0x00	; 0
    2912:	69 81       	ldd	r22, Y+1	; 0x01
    2914:	40 e0       	ldi	r20, 0x00	; 0
    2916:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
}
    291a:	0f 90       	pop	r0
    291c:	cf 91       	pop	r28
    291e:	df 91       	pop	r29
    2920:	08 95       	ret

00002922 <LED_VoidToggelLed>:


/*****************SET PIN VALUE ToggeL TAKE LED COLLER**************************/
void LED_VoidToggelLed(uint8 LED_VoidToggeLed_Coller)
{
    2922:	df 93       	push	r29
    2924:	cf 93       	push	r28
    2926:	0f 92       	push	r0
    2928:	cd b7       	in	r28, 0x3d	; 61
    292a:	de b7       	in	r29, 0x3e	; 62
    292c:	89 83       	std	Y+1, r24	; 0x01
	DIO_VoidSetToggelValue(LED_PORT ,LED_VoidToggeLed_Coller);
    292e:	80 e0       	ldi	r24, 0x00	; 0
    2930:	69 81       	ldd	r22, Y+1	; 0x01
    2932:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <DIO_VoidSetToggelValue>
}
    2936:	0f 90       	pop	r0
    2938:	cf 91       	pop	r28
    293a:	df 91       	pop	r29
    293c:	08 95       	ret

0000293e <LED_VoidFlashLed>:


/*****************SET PIN VALUE Flash TAKE LED COLLER**************************/
void LED_VoidFlashLed(uint8 LED_VoidFlashLed_Coller)
{
    293e:	df 93       	push	r29
    2940:	cf 93       	push	r28
    2942:	cd b7       	in	r28, 0x3d	; 61
    2944:	de b7       	in	r29, 0x3e	; 62
    2946:	6d 97       	sbiw	r28, 0x1d	; 29
    2948:	0f b6       	in	r0, 0x3f	; 63
    294a:	f8 94       	cli
    294c:	de bf       	out	0x3e, r29	; 62
    294e:	0f be       	out	0x3f, r0	; 63
    2950:	cd bf       	out	0x3d, r28	; 61
    2952:	8d 8f       	std	Y+29, r24	; 0x1d
	DIO_VoidSetPinValue(LED_PORT,LED_VoidFlashLed_Coller,HIGH) ;
    2954:	80 e0       	ldi	r24, 0x00	; 0
    2956:	6d 8d       	ldd	r22, Y+29	; 0x1d
    2958:	41 e0       	ldi	r20, 0x01	; 1
    295a:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
    295e:	80 e0       	ldi	r24, 0x00	; 0
    2960:	90 e0       	ldi	r25, 0x00	; 0
    2962:	aa ef       	ldi	r26, 0xFA	; 250
    2964:	b3 e4       	ldi	r27, 0x43	; 67
    2966:	89 8f       	std	Y+25, r24	; 0x19
    2968:	9a 8f       	std	Y+26, r25	; 0x1a
    296a:	ab 8f       	std	Y+27, r26	; 0x1b
    296c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    296e:	69 8d       	ldd	r22, Y+25	; 0x19
    2970:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2972:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2974:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2976:	20 e0       	ldi	r18, 0x00	; 0
    2978:	30 e0       	ldi	r19, 0x00	; 0
    297a:	4a ef       	ldi	r20, 0xFA	; 250
    297c:	54 e4       	ldi	r21, 0x44	; 68
    297e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2982:	dc 01       	movw	r26, r24
    2984:	cb 01       	movw	r24, r22
    2986:	8d 8b       	std	Y+21, r24	; 0x15
    2988:	9e 8b       	std	Y+22, r25	; 0x16
    298a:	af 8b       	std	Y+23, r26	; 0x17
    298c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    298e:	6d 89       	ldd	r22, Y+21	; 0x15
    2990:	7e 89       	ldd	r23, Y+22	; 0x16
    2992:	8f 89       	ldd	r24, Y+23	; 0x17
    2994:	98 8d       	ldd	r25, Y+24	; 0x18
    2996:	20 e0       	ldi	r18, 0x00	; 0
    2998:	30 e0       	ldi	r19, 0x00	; 0
    299a:	40 e8       	ldi	r20, 0x80	; 128
    299c:	5f e3       	ldi	r21, 0x3F	; 63
    299e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    29a2:	88 23       	and	r24, r24
    29a4:	2c f4       	brge	.+10     	; 0x29b0 <LED_VoidFlashLed+0x72>
		__ticks = 1;
    29a6:	81 e0       	ldi	r24, 0x01	; 1
    29a8:	90 e0       	ldi	r25, 0x00	; 0
    29aa:	9c 8b       	std	Y+20, r25	; 0x14
    29ac:	8b 8b       	std	Y+19, r24	; 0x13
    29ae:	3f c0       	rjmp	.+126    	; 0x2a2e <LED_VoidFlashLed+0xf0>
	else if (__tmp > 65535)
    29b0:	6d 89       	ldd	r22, Y+21	; 0x15
    29b2:	7e 89       	ldd	r23, Y+22	; 0x16
    29b4:	8f 89       	ldd	r24, Y+23	; 0x17
    29b6:	98 8d       	ldd	r25, Y+24	; 0x18
    29b8:	20 e0       	ldi	r18, 0x00	; 0
    29ba:	3f ef       	ldi	r19, 0xFF	; 255
    29bc:	4f e7       	ldi	r20, 0x7F	; 127
    29be:	57 e4       	ldi	r21, 0x47	; 71
    29c0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    29c4:	18 16       	cp	r1, r24
    29c6:	4c f5       	brge	.+82     	; 0x2a1a <LED_VoidFlashLed+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29c8:	69 8d       	ldd	r22, Y+25	; 0x19
    29ca:	7a 8d       	ldd	r23, Y+26	; 0x1a
    29cc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    29ce:	9c 8d       	ldd	r25, Y+28	; 0x1c
    29d0:	20 e0       	ldi	r18, 0x00	; 0
    29d2:	30 e0       	ldi	r19, 0x00	; 0
    29d4:	40 e2       	ldi	r20, 0x20	; 32
    29d6:	51 e4       	ldi	r21, 0x41	; 65
    29d8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29dc:	dc 01       	movw	r26, r24
    29de:	cb 01       	movw	r24, r22
    29e0:	bc 01       	movw	r22, r24
    29e2:	cd 01       	movw	r24, r26
    29e4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29e8:	dc 01       	movw	r26, r24
    29ea:	cb 01       	movw	r24, r22
    29ec:	9c 8b       	std	Y+20, r25	; 0x14
    29ee:	8b 8b       	std	Y+19, r24	; 0x13
    29f0:	0f c0       	rjmp	.+30     	; 0x2a10 <LED_VoidFlashLed+0xd2>
    29f2:	88 ec       	ldi	r24, 0xC8	; 200
    29f4:	90 e0       	ldi	r25, 0x00	; 0
    29f6:	9a 8b       	std	Y+18, r25	; 0x12
    29f8:	89 8b       	std	Y+17, r24	; 0x11
    29fa:	89 89       	ldd	r24, Y+17	; 0x11
    29fc:	9a 89       	ldd	r25, Y+18	; 0x12
    29fe:	01 97       	sbiw	r24, 0x01	; 1
    2a00:	f1 f7       	brne	.-4      	; 0x29fe <LED_VoidFlashLed+0xc0>
    2a02:	9a 8b       	std	Y+18, r25	; 0x12
    2a04:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a06:	8b 89       	ldd	r24, Y+19	; 0x13
    2a08:	9c 89       	ldd	r25, Y+20	; 0x14
    2a0a:	01 97       	sbiw	r24, 0x01	; 1
    2a0c:	9c 8b       	std	Y+20, r25	; 0x14
    2a0e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a10:	8b 89       	ldd	r24, Y+19	; 0x13
    2a12:	9c 89       	ldd	r25, Y+20	; 0x14
    2a14:	00 97       	sbiw	r24, 0x00	; 0
    2a16:	69 f7       	brne	.-38     	; 0x29f2 <LED_VoidFlashLed+0xb4>
    2a18:	14 c0       	rjmp	.+40     	; 0x2a42 <LED_VoidFlashLed+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a1a:	6d 89       	ldd	r22, Y+21	; 0x15
    2a1c:	7e 89       	ldd	r23, Y+22	; 0x16
    2a1e:	8f 89       	ldd	r24, Y+23	; 0x17
    2a20:	98 8d       	ldd	r25, Y+24	; 0x18
    2a22:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a26:	dc 01       	movw	r26, r24
    2a28:	cb 01       	movw	r24, r22
    2a2a:	9c 8b       	std	Y+20, r25	; 0x14
    2a2c:	8b 8b       	std	Y+19, r24	; 0x13
    2a2e:	8b 89       	ldd	r24, Y+19	; 0x13
    2a30:	9c 89       	ldd	r25, Y+20	; 0x14
    2a32:	98 8b       	std	Y+16, r25	; 0x10
    2a34:	8f 87       	std	Y+15, r24	; 0x0f
    2a36:	8f 85       	ldd	r24, Y+15	; 0x0f
    2a38:	98 89       	ldd	r25, Y+16	; 0x10
    2a3a:	01 97       	sbiw	r24, 0x01	; 1
    2a3c:	f1 f7       	brne	.-4      	; 0x2a3a <LED_VoidFlashLed+0xfc>
    2a3e:	98 8b       	std	Y+16, r25	; 0x10
    2a40:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms (500);
	DIO_VoidSetPinValue(LED_PORT,LED_VoidFlashLed_Coller,LOW) ;
    2a42:	80 e0       	ldi	r24, 0x00	; 0
    2a44:	6d 8d       	ldd	r22, Y+29	; 0x1d
    2a46:	40 e0       	ldi	r20, 0x00	; 0
    2a48:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
    2a4c:	80 e0       	ldi	r24, 0x00	; 0
    2a4e:	90 e0       	ldi	r25, 0x00	; 0
    2a50:	aa ef       	ldi	r26, 0xFA	; 250
    2a52:	b3 e4       	ldi	r27, 0x43	; 67
    2a54:	8b 87       	std	Y+11, r24	; 0x0b
    2a56:	9c 87       	std	Y+12, r25	; 0x0c
    2a58:	ad 87       	std	Y+13, r26	; 0x0d
    2a5a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a5c:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a5e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a60:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a62:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a64:	20 e0       	ldi	r18, 0x00	; 0
    2a66:	30 e0       	ldi	r19, 0x00	; 0
    2a68:	4a ef       	ldi	r20, 0xFA	; 250
    2a6a:	54 e4       	ldi	r21, 0x44	; 68
    2a6c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a70:	dc 01       	movw	r26, r24
    2a72:	cb 01       	movw	r24, r22
    2a74:	8f 83       	std	Y+7, r24	; 0x07
    2a76:	98 87       	std	Y+8, r25	; 0x08
    2a78:	a9 87       	std	Y+9, r26	; 0x09
    2a7a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2a7c:	6f 81       	ldd	r22, Y+7	; 0x07
    2a7e:	78 85       	ldd	r23, Y+8	; 0x08
    2a80:	89 85       	ldd	r24, Y+9	; 0x09
    2a82:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a84:	20 e0       	ldi	r18, 0x00	; 0
    2a86:	30 e0       	ldi	r19, 0x00	; 0
    2a88:	40 e8       	ldi	r20, 0x80	; 128
    2a8a:	5f e3       	ldi	r21, 0x3F	; 63
    2a8c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2a90:	88 23       	and	r24, r24
    2a92:	2c f4       	brge	.+10     	; 0x2a9e <LED_VoidFlashLed+0x160>
		__ticks = 1;
    2a94:	81 e0       	ldi	r24, 0x01	; 1
    2a96:	90 e0       	ldi	r25, 0x00	; 0
    2a98:	9e 83       	std	Y+6, r25	; 0x06
    2a9a:	8d 83       	std	Y+5, r24	; 0x05
    2a9c:	3f c0       	rjmp	.+126    	; 0x2b1c <LED_VoidFlashLed+0x1de>
	else if (__tmp > 65535)
    2a9e:	6f 81       	ldd	r22, Y+7	; 0x07
    2aa0:	78 85       	ldd	r23, Y+8	; 0x08
    2aa2:	89 85       	ldd	r24, Y+9	; 0x09
    2aa4:	9a 85       	ldd	r25, Y+10	; 0x0a
    2aa6:	20 e0       	ldi	r18, 0x00	; 0
    2aa8:	3f ef       	ldi	r19, 0xFF	; 255
    2aaa:	4f e7       	ldi	r20, 0x7F	; 127
    2aac:	57 e4       	ldi	r21, 0x47	; 71
    2aae:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2ab2:	18 16       	cp	r1, r24
    2ab4:	4c f5       	brge	.+82     	; 0x2b08 <LED_VoidFlashLed+0x1ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ab6:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ab8:	7c 85       	ldd	r23, Y+12	; 0x0c
    2aba:	8d 85       	ldd	r24, Y+13	; 0x0d
    2abc:	9e 85       	ldd	r25, Y+14	; 0x0e
    2abe:	20 e0       	ldi	r18, 0x00	; 0
    2ac0:	30 e0       	ldi	r19, 0x00	; 0
    2ac2:	40 e2       	ldi	r20, 0x20	; 32
    2ac4:	51 e4       	ldi	r21, 0x41	; 65
    2ac6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2aca:	dc 01       	movw	r26, r24
    2acc:	cb 01       	movw	r24, r22
    2ace:	bc 01       	movw	r22, r24
    2ad0:	cd 01       	movw	r24, r26
    2ad2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ad6:	dc 01       	movw	r26, r24
    2ad8:	cb 01       	movw	r24, r22
    2ada:	9e 83       	std	Y+6, r25	; 0x06
    2adc:	8d 83       	std	Y+5, r24	; 0x05
    2ade:	0f c0       	rjmp	.+30     	; 0x2afe <LED_VoidFlashLed+0x1c0>
    2ae0:	88 ec       	ldi	r24, 0xC8	; 200
    2ae2:	90 e0       	ldi	r25, 0x00	; 0
    2ae4:	9c 83       	std	Y+4, r25	; 0x04
    2ae6:	8b 83       	std	Y+3, r24	; 0x03
    2ae8:	8b 81       	ldd	r24, Y+3	; 0x03
    2aea:	9c 81       	ldd	r25, Y+4	; 0x04
    2aec:	01 97       	sbiw	r24, 0x01	; 1
    2aee:	f1 f7       	brne	.-4      	; 0x2aec <LED_VoidFlashLed+0x1ae>
    2af0:	9c 83       	std	Y+4, r25	; 0x04
    2af2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2af4:	8d 81       	ldd	r24, Y+5	; 0x05
    2af6:	9e 81       	ldd	r25, Y+6	; 0x06
    2af8:	01 97       	sbiw	r24, 0x01	; 1
    2afa:	9e 83       	std	Y+6, r25	; 0x06
    2afc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2afe:	8d 81       	ldd	r24, Y+5	; 0x05
    2b00:	9e 81       	ldd	r25, Y+6	; 0x06
    2b02:	00 97       	sbiw	r24, 0x00	; 0
    2b04:	69 f7       	brne	.-38     	; 0x2ae0 <LED_VoidFlashLed+0x1a2>
    2b06:	14 c0       	rjmp	.+40     	; 0x2b30 <LED_VoidFlashLed+0x1f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b08:	6f 81       	ldd	r22, Y+7	; 0x07
    2b0a:	78 85       	ldd	r23, Y+8	; 0x08
    2b0c:	89 85       	ldd	r24, Y+9	; 0x09
    2b0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b10:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b14:	dc 01       	movw	r26, r24
    2b16:	cb 01       	movw	r24, r22
    2b18:	9e 83       	std	Y+6, r25	; 0x06
    2b1a:	8d 83       	std	Y+5, r24	; 0x05
    2b1c:	8d 81       	ldd	r24, Y+5	; 0x05
    2b1e:	9e 81       	ldd	r25, Y+6	; 0x06
    2b20:	9a 83       	std	Y+2, r25	; 0x02
    2b22:	89 83       	std	Y+1, r24	; 0x01
    2b24:	89 81       	ldd	r24, Y+1	; 0x01
    2b26:	9a 81       	ldd	r25, Y+2	; 0x02
    2b28:	01 97       	sbiw	r24, 0x01	; 1
    2b2a:	f1 f7       	brne	.-4      	; 0x2b28 <LED_VoidFlashLed+0x1ea>
    2b2c:	9a 83       	std	Y+2, r25	; 0x02
    2b2e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms (500);
}
    2b30:	6d 96       	adiw	r28, 0x1d	; 29
    2b32:	0f b6       	in	r0, 0x3f	; 63
    2b34:	f8 94       	cli
    2b36:	de bf       	out	0x3e, r29	; 62
    2b38:	0f be       	out	0x3f, r0	; 63
    2b3a:	cd bf       	out	0x3d, r28	; 61
    2b3c:	cf 91       	pop	r28
    2b3e:	df 91       	pop	r29
    2b40:	08 95       	ret

00002b42 <LDR_Range>:

#include "LDR.h"


uint16 LDR_Range(uint16 ADC_Value)
{
    2b42:	df 93       	push	r29
    2b44:	cf 93       	push	r28
    2b46:	00 d0       	rcall	.+0      	; 0x2b48 <LDR_Range+0x6>
    2b48:	00 d0       	rcall	.+0      	; 0x2b4a <LDR_Range+0x8>
    2b4a:	cd b7       	in	r28, 0x3d	; 61
    2b4c:	de b7       	in	r29, 0x3e	; 62
    2b4e:	9c 83       	std	Y+4, r25	; 0x04
    2b50:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ReturnValue ;
	if(ADC_Value< (325) )
    2b52:	8b 81       	ldd	r24, Y+3	; 0x03
    2b54:	9c 81       	ldd	r25, Y+4	; 0x04
    2b56:	21 e0       	ldi	r18, 0x01	; 1
    2b58:	85 34       	cpi	r24, 0x45	; 69
    2b5a:	92 07       	cpc	r25, r18
    2b5c:	18 f4       	brcc	.+6      	; 0x2b64 <LDR_Range+0x22>
	{
		ReturnValue = LOW;
    2b5e:	1a 82       	std	Y+2, r1	; 0x02
    2b60:	19 82       	std	Y+1, r1	; 0x01
    2b62:	15 c0       	rjmp	.+42     	; 0x2b8e <LDR_Range+0x4c>
	}
	else if(ADC_Value>(325) && (ADC_Value< (650) ))
    2b64:	8b 81       	ldd	r24, Y+3	; 0x03
    2b66:	9c 81       	ldd	r25, Y+4	; 0x04
    2b68:	21 e0       	ldi	r18, 0x01	; 1
    2b6a:	86 34       	cpi	r24, 0x46	; 70
    2b6c:	92 07       	cpc	r25, r18
    2b6e:	58 f0       	brcs	.+22     	; 0x2b86 <LDR_Range+0x44>
    2b70:	8b 81       	ldd	r24, Y+3	; 0x03
    2b72:	9c 81       	ldd	r25, Y+4	; 0x04
    2b74:	22 e0       	ldi	r18, 0x02	; 2
    2b76:	8a 38       	cpi	r24, 0x8A	; 138
    2b78:	92 07       	cpc	r25, r18
    2b7a:	28 f4       	brcc	.+10     	; 0x2b86 <LDR_Range+0x44>
	{
		ReturnValue = HIGH;
    2b7c:	81 e0       	ldi	r24, 0x01	; 1
    2b7e:	90 e0       	ldi	r25, 0x00	; 0
    2b80:	9a 83       	std	Y+2, r25	; 0x02
    2b82:	89 83       	std	Y+1, r24	; 0x01
    2b84:	04 c0       	rjmp	.+8      	; 0x2b8e <LDR_Range+0x4c>
	}
	else
	{
		ReturnValue = HIGHHIGH;
    2b86:	82 e0       	ldi	r24, 0x02	; 2
    2b88:	90 e0       	ldi	r25, 0x00	; 0
    2b8a:	9a 83       	std	Y+2, r25	; 0x02
    2b8c:	89 83       	std	Y+1, r24	; 0x01
	}

	return ReturnValue ;
    2b8e:	89 81       	ldd	r24, Y+1	; 0x01
    2b90:	9a 81       	ldd	r25, Y+2	; 0x02
}
    2b92:	0f 90       	pop	r0
    2b94:	0f 90       	pop	r0
    2b96:	0f 90       	pop	r0
    2b98:	0f 90       	pop	r0
    2b9a:	cf 91       	pop	r28
    2b9c:	df 91       	pop	r29
    2b9e:	08 95       	ret

00002ba0 <LCD_Init>:

/************************************************************************************/
/************************LCD INITALICATION DDIRECTION OF PIN*************************/
/************************************************************************************/
void LCD_Init(void)
{
    2ba0:	df 93       	push	r29
    2ba2:	cf 93       	push	r28
    2ba4:	cd b7       	in	r28, 0x3d	; 61
    2ba6:	de b7       	in	r29, 0x3e	; 62
    2ba8:	2e 97       	sbiw	r28, 0x0e	; 14
    2baa:	0f b6       	in	r0, 0x3f	; 63
    2bac:	f8 94       	cli
    2bae:	de bf       	out	0x3e, r29	; 62
    2bb0:	0f be       	out	0x3f, r0	; 63
    2bb2:	cd bf       	out	0x3d, r28	; 61

#endif


#elif(LCD_TYPE == FOUR_BIT)
	DIO_VoidSetSpecialPortDir(PORT_USED1,PIN_USED_IN_PORT1);
    2bb4:	80 e0       	ldi	r24, 0x00	; 0
    2bb6:	60 ef       	ldi	r22, 0xF0	; 240
    2bb8:	0e 94 2f 0f 	call	0x1e5e	; 0x1e5e <DIO_VoidSetSpecialPortDir>
	DIO_VoidSetSpecialPortDir(PORT_USED2,PIN_USED_IN_PORT2);
    2bbc:	83 e0       	ldi	r24, 0x03	; 3
    2bbe:	6a e1       	ldi	r22, 0x1A	; 26
    2bc0:	0e 94 2f 0f 	call	0x1e5e	; 0x1e5e <DIO_VoidSetSpecialPortDir>
	LCD_Commands(0x3);
    2bc4:	83 e0       	ldi	r24, 0x03	; 3
    2bc6:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
	LCD_Commands(0x2);
    2bca:	82 e0       	ldi	r24, 0x02	; 2
    2bcc:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
	LCD_Commands(DISPLY_OFF_CURSOR_OFF);
    2bd0:	88 e0       	ldi	r24, 0x08	; 8
    2bd2:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
	LCD_Commands(LINE_2_4BIT);
    2bd6:	88 e2       	ldi	r24, 0x28	; 40
    2bd8:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
	LCD_Commands(CLEAR);
    2bdc:	81 e0       	ldi	r24, 0x01	; 1
    2bde:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
	LCD_Commands(CURSOR_OFF);
    2be2:	8c e0       	ldi	r24, 0x0C	; 12
    2be4:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
    2be8:	80 e0       	ldi	r24, 0x00	; 0
    2bea:	90 e0       	ldi	r25, 0x00	; 0
    2bec:	a0 ea       	ldi	r26, 0xA0	; 160
    2bee:	b1 e4       	ldi	r27, 0x41	; 65
    2bf0:	8b 87       	std	Y+11, r24	; 0x0b
    2bf2:	9c 87       	std	Y+12, r25	; 0x0c
    2bf4:	ad 87       	std	Y+13, r26	; 0x0d
    2bf6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2bf8:	6b 85       	ldd	r22, Y+11	; 0x0b
    2bfa:	7c 85       	ldd	r23, Y+12	; 0x0c
    2bfc:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bfe:	9e 85       	ldd	r25, Y+14	; 0x0e
    2c00:	20 e0       	ldi	r18, 0x00	; 0
    2c02:	30 e0       	ldi	r19, 0x00	; 0
    2c04:	4a ef       	ldi	r20, 0xFA	; 250
    2c06:	54 e4       	ldi	r21, 0x44	; 68
    2c08:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c0c:	dc 01       	movw	r26, r24
    2c0e:	cb 01       	movw	r24, r22
    2c10:	8f 83       	std	Y+7, r24	; 0x07
    2c12:	98 87       	std	Y+8, r25	; 0x08
    2c14:	a9 87       	std	Y+9, r26	; 0x09
    2c16:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2c18:	6f 81       	ldd	r22, Y+7	; 0x07
    2c1a:	78 85       	ldd	r23, Y+8	; 0x08
    2c1c:	89 85       	ldd	r24, Y+9	; 0x09
    2c1e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c20:	20 e0       	ldi	r18, 0x00	; 0
    2c22:	30 e0       	ldi	r19, 0x00	; 0
    2c24:	40 e8       	ldi	r20, 0x80	; 128
    2c26:	5f e3       	ldi	r21, 0x3F	; 63
    2c28:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2c2c:	88 23       	and	r24, r24
    2c2e:	2c f4       	brge	.+10     	; 0x2c3a <LCD_Init+0x9a>
		__ticks = 1;
    2c30:	81 e0       	ldi	r24, 0x01	; 1
    2c32:	90 e0       	ldi	r25, 0x00	; 0
    2c34:	9e 83       	std	Y+6, r25	; 0x06
    2c36:	8d 83       	std	Y+5, r24	; 0x05
    2c38:	3f c0       	rjmp	.+126    	; 0x2cb8 <LCD_Init+0x118>
	else if (__tmp > 65535)
    2c3a:	6f 81       	ldd	r22, Y+7	; 0x07
    2c3c:	78 85       	ldd	r23, Y+8	; 0x08
    2c3e:	89 85       	ldd	r24, Y+9	; 0x09
    2c40:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c42:	20 e0       	ldi	r18, 0x00	; 0
    2c44:	3f ef       	ldi	r19, 0xFF	; 255
    2c46:	4f e7       	ldi	r20, 0x7F	; 127
    2c48:	57 e4       	ldi	r21, 0x47	; 71
    2c4a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2c4e:	18 16       	cp	r1, r24
    2c50:	4c f5       	brge	.+82     	; 0x2ca4 <LCD_Init+0x104>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2c52:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c54:	7c 85       	ldd	r23, Y+12	; 0x0c
    2c56:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c58:	9e 85       	ldd	r25, Y+14	; 0x0e
    2c5a:	20 e0       	ldi	r18, 0x00	; 0
    2c5c:	30 e0       	ldi	r19, 0x00	; 0
    2c5e:	40 e2       	ldi	r20, 0x20	; 32
    2c60:	51 e4       	ldi	r21, 0x41	; 65
    2c62:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c66:	dc 01       	movw	r26, r24
    2c68:	cb 01       	movw	r24, r22
    2c6a:	bc 01       	movw	r22, r24
    2c6c:	cd 01       	movw	r24, r26
    2c6e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c72:	dc 01       	movw	r26, r24
    2c74:	cb 01       	movw	r24, r22
    2c76:	9e 83       	std	Y+6, r25	; 0x06
    2c78:	8d 83       	std	Y+5, r24	; 0x05
    2c7a:	0f c0       	rjmp	.+30     	; 0x2c9a <LCD_Init+0xfa>
    2c7c:	88 ec       	ldi	r24, 0xC8	; 200
    2c7e:	90 e0       	ldi	r25, 0x00	; 0
    2c80:	9c 83       	std	Y+4, r25	; 0x04
    2c82:	8b 83       	std	Y+3, r24	; 0x03
    2c84:	8b 81       	ldd	r24, Y+3	; 0x03
    2c86:	9c 81       	ldd	r25, Y+4	; 0x04
    2c88:	01 97       	sbiw	r24, 0x01	; 1
    2c8a:	f1 f7       	brne	.-4      	; 0x2c88 <LCD_Init+0xe8>
    2c8c:	9c 83       	std	Y+4, r25	; 0x04
    2c8e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c90:	8d 81       	ldd	r24, Y+5	; 0x05
    2c92:	9e 81       	ldd	r25, Y+6	; 0x06
    2c94:	01 97       	sbiw	r24, 0x01	; 1
    2c96:	9e 83       	std	Y+6, r25	; 0x06
    2c98:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c9a:	8d 81       	ldd	r24, Y+5	; 0x05
    2c9c:	9e 81       	ldd	r25, Y+6	; 0x06
    2c9e:	00 97       	sbiw	r24, 0x00	; 0
    2ca0:	69 f7       	brne	.-38     	; 0x2c7c <LCD_Init+0xdc>
    2ca2:	14 c0       	rjmp	.+40     	; 0x2ccc <LCD_Init+0x12c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ca4:	6f 81       	ldd	r22, Y+7	; 0x07
    2ca6:	78 85       	ldd	r23, Y+8	; 0x08
    2ca8:	89 85       	ldd	r24, Y+9	; 0x09
    2caa:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2cb0:	dc 01       	movw	r26, r24
    2cb2:	cb 01       	movw	r24, r22
    2cb4:	9e 83       	std	Y+6, r25	; 0x06
    2cb6:	8d 83       	std	Y+5, r24	; 0x05
    2cb8:	8d 81       	ldd	r24, Y+5	; 0x05
    2cba:	9e 81       	ldd	r25, Y+6	; 0x06
    2cbc:	9a 83       	std	Y+2, r25	; 0x02
    2cbe:	89 83       	std	Y+1, r24	; 0x01
    2cc0:	89 81       	ldd	r24, Y+1	; 0x01
    2cc2:	9a 81       	ldd	r25, Y+2	; 0x02
    2cc4:	01 97       	sbiw	r24, 0x01	; 1
    2cc6:	f1 f7       	brne	.-4      	; 0x2cc4 <LCD_Init+0x124>
    2cc8:	9a 83       	std	Y+2, r25	; 0x02
    2cca:	89 83       	std	Y+1, r24	; 0x01
#endif
	_delay_ms(20);

#endif

}
    2ccc:	2e 96       	adiw	r28, 0x0e	; 14
    2cce:	0f b6       	in	r0, 0x3f	; 63
    2cd0:	f8 94       	cli
    2cd2:	de bf       	out	0x3e, r29	; 62
    2cd4:	0f be       	out	0x3f, r0	; 63
    2cd6:	cd bf       	out	0x3d, r28	; 61
    2cd8:	cf 91       	pop	r28
    2cda:	df 91       	pop	r29
    2cdc:	08 95       	ret

00002cde <LCD_LOCATION_ROW_COLuM>:
/************************************************************************************/
/************************SLECT LOCATION BY ROW AND COLUM*****************************/
/************************************************************************************/

void LCD_LOCATION_ROW_COLuM(uint8 Row , uint8 Colum)  // ROW 1 OR 2 ********* 16 COLUME ********
{
    2cde:	df 93       	push	r29
    2ce0:	cf 93       	push	r28
    2ce2:	00 d0       	rcall	.+0      	; 0x2ce4 <LCD_LOCATION_ROW_COLuM+0x6>
    2ce4:	00 d0       	rcall	.+0      	; 0x2ce6 <LCD_LOCATION_ROW_COLuM+0x8>
    2ce6:	cd b7       	in	r28, 0x3d	; 61
    2ce8:	de b7       	in	r29, 0x3e	; 62
    2cea:	89 83       	std	Y+1, r24	; 0x01
    2cec:	6a 83       	std	Y+2, r22	; 0x02
	switch(Row)
    2cee:	89 81       	ldd	r24, Y+1	; 0x01
    2cf0:	28 2f       	mov	r18, r24
    2cf2:	30 e0       	ldi	r19, 0x00	; 0
    2cf4:	3c 83       	std	Y+4, r19	; 0x04
    2cf6:	2b 83       	std	Y+3, r18	; 0x03
    2cf8:	8b 81       	ldd	r24, Y+3	; 0x03
    2cfa:	9c 81       	ldd	r25, Y+4	; 0x04
    2cfc:	81 30       	cpi	r24, 0x01	; 1
    2cfe:	91 05       	cpc	r25, r1
    2d00:	31 f0       	breq	.+12     	; 0x2d0e <LCD_LOCATION_ROW_COLuM+0x30>
    2d02:	2b 81       	ldd	r18, Y+3	; 0x03
    2d04:	3c 81       	ldd	r19, Y+4	; 0x04
    2d06:	22 30       	cpi	r18, 0x02	; 2
    2d08:	31 05       	cpc	r19, r1
    2d0a:	31 f0       	breq	.+12     	; 0x2d18 <LCD_LOCATION_ROW_COLuM+0x3a>
    2d0c:	09 c0       	rjmp	.+18     	; 0x2d20 <LCD_LOCATION_ROW_COLuM+0x42>
	{
	case 1:
		LCD_Commands(ROW_ONE + Colum); //0x82
    2d0e:	8a 81       	ldd	r24, Y+2	; 0x02
    2d10:	80 58       	subi	r24, 0x80	; 128
    2d12:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
    2d16:	04 c0       	rjmp	.+8      	; 0x2d20 <LCD_LOCATION_ROW_COLuM+0x42>
		break;
	case 2:
		LCD_Commands(ROW_TWO + Colum);
    2d18:	8a 81       	ldd	r24, Y+2	; 0x02
    2d1a:	80 54       	subi	r24, 0x40	; 64
    2d1c:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
		break;
	default:
		break;
	}
}
    2d20:	0f 90       	pop	r0
    2d22:	0f 90       	pop	r0
    2d24:	0f 90       	pop	r0
    2d26:	0f 90       	pop	r0
    2d28:	cf 91       	pop	r28
    2d2a:	df 91       	pop	r29
    2d2c:	08 95       	ret

00002d2e <LCD_Commands>:
/************************************************************************************/
/************************SPECAL COMMAND USE WITH LCD*********************************/
/************************************************************************************/

void LCD_Commands(uint8 Command)
{
    2d2e:	df 93       	push	r29
    2d30:	cf 93       	push	r28
    2d32:	cd b7       	in	r28, 0x3d	; 61
    2d34:	de b7       	in	r29, 0x3e	; 62
    2d36:	6d 97       	sbiw	r28, 0x1d	; 29
    2d38:	0f b6       	in	r0, 0x3f	; 63
    2d3a:	f8 94       	cli
    2d3c:	de bf       	out	0x3e, r29	; 62
    2d3e:	0f be       	out	0x3f, r0	; 63
    2d40:	cd bf       	out	0x3d, r28	; 61
    2d42:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);



#elif(LCD_TYPE == FOUR_BIT)
	REGISTER_SELECT(COMMAND_MODE);         // Command mode
    2d44:	a2 e3       	ldi	r26, 0x32	; 50
    2d46:	b0 e0       	ldi	r27, 0x00	; 0
    2d48:	e2 e3       	ldi	r30, 0x32	; 50
    2d4a:	f0 e0       	ldi	r31, 0x00	; 0
    2d4c:	80 81       	ld	r24, Z
    2d4e:	8d 7f       	andi	r24, 0xFD	; 253
    2d50:	8c 93       	st	X, r24

	PIN44(DIO_ReadSegmentOfAddress(Command ,PIN_4 ));
    2d52:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2d54:	64 e0       	ldi	r22, 0x04	; 4
    2d56:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    2d5a:	88 23       	and	r24, r24
    2d5c:	41 f4       	brne	.+16     	; 0x2d6e <LCD_Commands+0x40>
    2d5e:	ab e3       	ldi	r26, 0x3B	; 59
    2d60:	b0 e0       	ldi	r27, 0x00	; 0
    2d62:	eb e3       	ldi	r30, 0x3B	; 59
    2d64:	f0 e0       	ldi	r31, 0x00	; 0
    2d66:	80 81       	ld	r24, Z
    2d68:	8f 7e       	andi	r24, 0xEF	; 239
    2d6a:	8c 93       	st	X, r24
    2d6c:	07 c0       	rjmp	.+14     	; 0x2d7c <LCD_Commands+0x4e>
    2d6e:	ab e3       	ldi	r26, 0x3B	; 59
    2d70:	b0 e0       	ldi	r27, 0x00	; 0
    2d72:	eb e3       	ldi	r30, 0x3B	; 59
    2d74:	f0 e0       	ldi	r31, 0x00	; 0
    2d76:	80 81       	ld	r24, Z
    2d78:	80 61       	ori	r24, 0x10	; 16
    2d7a:	8c 93       	st	X, r24
	PIN55(DIO_ReadSegmentOfAddress(Command ,PIN_5 ));
    2d7c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2d7e:	65 e0       	ldi	r22, 0x05	; 5
    2d80:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    2d84:	88 23       	and	r24, r24
    2d86:	41 f4       	brne	.+16     	; 0x2d98 <LCD_Commands+0x6a>
    2d88:	ab e3       	ldi	r26, 0x3B	; 59
    2d8a:	b0 e0       	ldi	r27, 0x00	; 0
    2d8c:	eb e3       	ldi	r30, 0x3B	; 59
    2d8e:	f0 e0       	ldi	r31, 0x00	; 0
    2d90:	80 81       	ld	r24, Z
    2d92:	8f 7d       	andi	r24, 0xDF	; 223
    2d94:	8c 93       	st	X, r24
    2d96:	07 c0       	rjmp	.+14     	; 0x2da6 <LCD_Commands+0x78>
    2d98:	ab e3       	ldi	r26, 0x3B	; 59
    2d9a:	b0 e0       	ldi	r27, 0x00	; 0
    2d9c:	eb e3       	ldi	r30, 0x3B	; 59
    2d9e:	f0 e0       	ldi	r31, 0x00	; 0
    2da0:	80 81       	ld	r24, Z
    2da2:	80 62       	ori	r24, 0x20	; 32
    2da4:	8c 93       	st	X, r24
	PIN66(DIO_ReadSegmentOfAddress(Command ,PIN_6 ));
    2da6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2da8:	66 e0       	ldi	r22, 0x06	; 6
    2daa:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    2dae:	88 23       	and	r24, r24
    2db0:	41 f4       	brne	.+16     	; 0x2dc2 <LCD_Commands+0x94>
    2db2:	ab e3       	ldi	r26, 0x3B	; 59
    2db4:	b0 e0       	ldi	r27, 0x00	; 0
    2db6:	eb e3       	ldi	r30, 0x3B	; 59
    2db8:	f0 e0       	ldi	r31, 0x00	; 0
    2dba:	80 81       	ld	r24, Z
    2dbc:	8f 7b       	andi	r24, 0xBF	; 191
    2dbe:	8c 93       	st	X, r24
    2dc0:	07 c0       	rjmp	.+14     	; 0x2dd0 <LCD_Commands+0xa2>
    2dc2:	ab e3       	ldi	r26, 0x3B	; 59
    2dc4:	b0 e0       	ldi	r27, 0x00	; 0
    2dc6:	eb e3       	ldi	r30, 0x3B	; 59
    2dc8:	f0 e0       	ldi	r31, 0x00	; 0
    2dca:	80 81       	ld	r24, Z
    2dcc:	80 64       	ori	r24, 0x40	; 64
    2dce:	8c 93       	st	X, r24
	PIN77(DIO_ReadSegmentOfAddress(Command ,PIN_7 ));
    2dd0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2dd2:	67 e0       	ldi	r22, 0x07	; 7
    2dd4:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    2dd8:	88 23       	and	r24, r24
    2dda:	41 f4       	brne	.+16     	; 0x2dec <LCD_Commands+0xbe>
    2ddc:	ab e3       	ldi	r26, 0x3B	; 59
    2dde:	b0 e0       	ldi	r27, 0x00	; 0
    2de0:	eb e3       	ldi	r30, 0x3B	; 59
    2de2:	f0 e0       	ldi	r31, 0x00	; 0
    2de4:	80 81       	ld	r24, Z
    2de6:	8f 77       	andi	r24, 0x7F	; 127
    2de8:	8c 93       	st	X, r24
    2dea:	07 c0       	rjmp	.+14     	; 0x2dfa <LCD_Commands+0xcc>
    2dec:	ab e3       	ldi	r26, 0x3B	; 59
    2dee:	b0 e0       	ldi	r27, 0x00	; 0
    2df0:	eb e3       	ldi	r30, 0x3B	; 59
    2df2:	f0 e0       	ldi	r31, 0x00	; 0
    2df4:	80 81       	ld	r24, Z
    2df6:	80 68       	ori	r24, 0x80	; 128
    2df8:	8c 93       	st	X, r24

	ENABLEMODE(ENABLE_LCD);                // ENABLE_LCD
    2dfa:	a2 e3       	ldi	r26, 0x32	; 50
    2dfc:	b0 e0       	ldi	r27, 0x00	; 0
    2dfe:	e2 e3       	ldi	r30, 0x32	; 50
    2e00:	f0 e0       	ldi	r31, 0x00	; 0
    2e02:	80 81       	ld	r24, Z
    2e04:	80 61       	ori	r24, 0x10	; 16
    2e06:	8c 93       	st	X, r24
    2e08:	80 e0       	ldi	r24, 0x00	; 0
    2e0a:	90 e0       	ldi	r25, 0x00	; 0
    2e0c:	a0 e0       	ldi	r26, 0x00	; 0
    2e0e:	b0 e4       	ldi	r27, 0x40	; 64
    2e10:	89 8f       	std	Y+25, r24	; 0x19
    2e12:	9a 8f       	std	Y+26, r25	; 0x1a
    2e14:	ab 8f       	std	Y+27, r26	; 0x1b
    2e16:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e18:	69 8d       	ldd	r22, Y+25	; 0x19
    2e1a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2e1c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2e1e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2e20:	20 e0       	ldi	r18, 0x00	; 0
    2e22:	30 e0       	ldi	r19, 0x00	; 0
    2e24:	4a ef       	ldi	r20, 0xFA	; 250
    2e26:	54 e4       	ldi	r21, 0x44	; 68
    2e28:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e2c:	dc 01       	movw	r26, r24
    2e2e:	cb 01       	movw	r24, r22
    2e30:	8d 8b       	std	Y+21, r24	; 0x15
    2e32:	9e 8b       	std	Y+22, r25	; 0x16
    2e34:	af 8b       	std	Y+23, r26	; 0x17
    2e36:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2e38:	6d 89       	ldd	r22, Y+21	; 0x15
    2e3a:	7e 89       	ldd	r23, Y+22	; 0x16
    2e3c:	8f 89       	ldd	r24, Y+23	; 0x17
    2e3e:	98 8d       	ldd	r25, Y+24	; 0x18
    2e40:	20 e0       	ldi	r18, 0x00	; 0
    2e42:	30 e0       	ldi	r19, 0x00	; 0
    2e44:	40 e8       	ldi	r20, 0x80	; 128
    2e46:	5f e3       	ldi	r21, 0x3F	; 63
    2e48:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e4c:	88 23       	and	r24, r24
    2e4e:	2c f4       	brge	.+10     	; 0x2e5a <LCD_Commands+0x12c>
		__ticks = 1;
    2e50:	81 e0       	ldi	r24, 0x01	; 1
    2e52:	90 e0       	ldi	r25, 0x00	; 0
    2e54:	9c 8b       	std	Y+20, r25	; 0x14
    2e56:	8b 8b       	std	Y+19, r24	; 0x13
    2e58:	3f c0       	rjmp	.+126    	; 0x2ed8 <LCD_Commands+0x1aa>
	else if (__tmp > 65535)
    2e5a:	6d 89       	ldd	r22, Y+21	; 0x15
    2e5c:	7e 89       	ldd	r23, Y+22	; 0x16
    2e5e:	8f 89       	ldd	r24, Y+23	; 0x17
    2e60:	98 8d       	ldd	r25, Y+24	; 0x18
    2e62:	20 e0       	ldi	r18, 0x00	; 0
    2e64:	3f ef       	ldi	r19, 0xFF	; 255
    2e66:	4f e7       	ldi	r20, 0x7F	; 127
    2e68:	57 e4       	ldi	r21, 0x47	; 71
    2e6a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2e6e:	18 16       	cp	r1, r24
    2e70:	4c f5       	brge	.+82     	; 0x2ec4 <LCD_Commands+0x196>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e72:	69 8d       	ldd	r22, Y+25	; 0x19
    2e74:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2e76:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2e78:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2e7a:	20 e0       	ldi	r18, 0x00	; 0
    2e7c:	30 e0       	ldi	r19, 0x00	; 0
    2e7e:	40 e2       	ldi	r20, 0x20	; 32
    2e80:	51 e4       	ldi	r21, 0x41	; 65
    2e82:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e86:	dc 01       	movw	r26, r24
    2e88:	cb 01       	movw	r24, r22
    2e8a:	bc 01       	movw	r22, r24
    2e8c:	cd 01       	movw	r24, r26
    2e8e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e92:	dc 01       	movw	r26, r24
    2e94:	cb 01       	movw	r24, r22
    2e96:	9c 8b       	std	Y+20, r25	; 0x14
    2e98:	8b 8b       	std	Y+19, r24	; 0x13
    2e9a:	0f c0       	rjmp	.+30     	; 0x2eba <LCD_Commands+0x18c>
    2e9c:	88 ec       	ldi	r24, 0xC8	; 200
    2e9e:	90 e0       	ldi	r25, 0x00	; 0
    2ea0:	9a 8b       	std	Y+18, r25	; 0x12
    2ea2:	89 8b       	std	Y+17, r24	; 0x11
    2ea4:	89 89       	ldd	r24, Y+17	; 0x11
    2ea6:	9a 89       	ldd	r25, Y+18	; 0x12
    2ea8:	01 97       	sbiw	r24, 0x01	; 1
    2eaa:	f1 f7       	brne	.-4      	; 0x2ea8 <LCD_Commands+0x17a>
    2eac:	9a 8b       	std	Y+18, r25	; 0x12
    2eae:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2eb0:	8b 89       	ldd	r24, Y+19	; 0x13
    2eb2:	9c 89       	ldd	r25, Y+20	; 0x14
    2eb4:	01 97       	sbiw	r24, 0x01	; 1
    2eb6:	9c 8b       	std	Y+20, r25	; 0x14
    2eb8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2eba:	8b 89       	ldd	r24, Y+19	; 0x13
    2ebc:	9c 89       	ldd	r25, Y+20	; 0x14
    2ebe:	00 97       	sbiw	r24, 0x00	; 0
    2ec0:	69 f7       	brne	.-38     	; 0x2e9c <LCD_Commands+0x16e>
    2ec2:	14 c0       	rjmp	.+40     	; 0x2eec <LCD_Commands+0x1be>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ec4:	6d 89       	ldd	r22, Y+21	; 0x15
    2ec6:	7e 89       	ldd	r23, Y+22	; 0x16
    2ec8:	8f 89       	ldd	r24, Y+23	; 0x17
    2eca:	98 8d       	ldd	r25, Y+24	; 0x18
    2ecc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ed0:	dc 01       	movw	r26, r24
    2ed2:	cb 01       	movw	r24, r22
    2ed4:	9c 8b       	std	Y+20, r25	; 0x14
    2ed6:	8b 8b       	std	Y+19, r24	; 0x13
    2ed8:	8b 89       	ldd	r24, Y+19	; 0x13
    2eda:	9c 89       	ldd	r25, Y+20	; 0x14
    2edc:	98 8b       	std	Y+16, r25	; 0x10
    2ede:	8f 87       	std	Y+15, r24	; 0x0f
    2ee0:	8f 85       	ldd	r24, Y+15	; 0x0f
    2ee2:	98 89       	ldd	r25, Y+16	; 0x10
    2ee4:	01 97       	sbiw	r24, 0x01	; 1
    2ee6:	f1 f7       	brne	.-4      	; 0x2ee4 <LCD_Commands+0x1b6>
    2ee8:	98 8b       	std	Y+16, r25	; 0x10
    2eea:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	ENABLEMODE(DISABLE_LCD);               // DISABLE_LCD
    2eec:	a2 e3       	ldi	r26, 0x32	; 50
    2eee:	b0 e0       	ldi	r27, 0x00	; 0
    2ef0:	e2 e3       	ldi	r30, 0x32	; 50
    2ef2:	f0 e0       	ldi	r31, 0x00	; 0
    2ef4:	80 81       	ld	r24, Z
    2ef6:	8f 7e       	andi	r24, 0xEF	; 239
    2ef8:	8c 93       	st	X, r24

	PIN44(DIO_ReadSegmentOfAddress(Command ,PIN_0 ));
    2efa:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2efc:	60 e0       	ldi	r22, 0x00	; 0
    2efe:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    2f02:	88 23       	and	r24, r24
    2f04:	41 f4       	brne	.+16     	; 0x2f16 <LCD_Commands+0x1e8>
    2f06:	ab e3       	ldi	r26, 0x3B	; 59
    2f08:	b0 e0       	ldi	r27, 0x00	; 0
    2f0a:	eb e3       	ldi	r30, 0x3B	; 59
    2f0c:	f0 e0       	ldi	r31, 0x00	; 0
    2f0e:	80 81       	ld	r24, Z
    2f10:	8f 7e       	andi	r24, 0xEF	; 239
    2f12:	8c 93       	st	X, r24
    2f14:	07 c0       	rjmp	.+14     	; 0x2f24 <LCD_Commands+0x1f6>
    2f16:	ab e3       	ldi	r26, 0x3B	; 59
    2f18:	b0 e0       	ldi	r27, 0x00	; 0
    2f1a:	eb e3       	ldi	r30, 0x3B	; 59
    2f1c:	f0 e0       	ldi	r31, 0x00	; 0
    2f1e:	80 81       	ld	r24, Z
    2f20:	80 61       	ori	r24, 0x10	; 16
    2f22:	8c 93       	st	X, r24
	PIN55(DIO_ReadSegmentOfAddress(Command ,PIN_1 ));
    2f24:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2f26:	61 e0       	ldi	r22, 0x01	; 1
    2f28:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    2f2c:	88 23       	and	r24, r24
    2f2e:	41 f4       	brne	.+16     	; 0x2f40 <LCD_Commands+0x212>
    2f30:	ab e3       	ldi	r26, 0x3B	; 59
    2f32:	b0 e0       	ldi	r27, 0x00	; 0
    2f34:	eb e3       	ldi	r30, 0x3B	; 59
    2f36:	f0 e0       	ldi	r31, 0x00	; 0
    2f38:	80 81       	ld	r24, Z
    2f3a:	8f 7d       	andi	r24, 0xDF	; 223
    2f3c:	8c 93       	st	X, r24
    2f3e:	07 c0       	rjmp	.+14     	; 0x2f4e <LCD_Commands+0x220>
    2f40:	ab e3       	ldi	r26, 0x3B	; 59
    2f42:	b0 e0       	ldi	r27, 0x00	; 0
    2f44:	eb e3       	ldi	r30, 0x3B	; 59
    2f46:	f0 e0       	ldi	r31, 0x00	; 0
    2f48:	80 81       	ld	r24, Z
    2f4a:	80 62       	ori	r24, 0x20	; 32
    2f4c:	8c 93       	st	X, r24
	PIN66(DIO_ReadSegmentOfAddress(Command ,PIN_2 ));
    2f4e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2f50:	62 e0       	ldi	r22, 0x02	; 2
    2f52:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    2f56:	88 23       	and	r24, r24
    2f58:	41 f4       	brne	.+16     	; 0x2f6a <LCD_Commands+0x23c>
    2f5a:	ab e3       	ldi	r26, 0x3B	; 59
    2f5c:	b0 e0       	ldi	r27, 0x00	; 0
    2f5e:	eb e3       	ldi	r30, 0x3B	; 59
    2f60:	f0 e0       	ldi	r31, 0x00	; 0
    2f62:	80 81       	ld	r24, Z
    2f64:	8f 7b       	andi	r24, 0xBF	; 191
    2f66:	8c 93       	st	X, r24
    2f68:	07 c0       	rjmp	.+14     	; 0x2f78 <LCD_Commands+0x24a>
    2f6a:	ab e3       	ldi	r26, 0x3B	; 59
    2f6c:	b0 e0       	ldi	r27, 0x00	; 0
    2f6e:	eb e3       	ldi	r30, 0x3B	; 59
    2f70:	f0 e0       	ldi	r31, 0x00	; 0
    2f72:	80 81       	ld	r24, Z
    2f74:	80 64       	ori	r24, 0x40	; 64
    2f76:	8c 93       	st	X, r24
	PIN77(DIO_ReadSegmentOfAddress(Command ,PIN_3 ));
    2f78:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2f7a:	63 e0       	ldi	r22, 0x03	; 3
    2f7c:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    2f80:	88 23       	and	r24, r24
    2f82:	41 f4       	brne	.+16     	; 0x2f94 <LCD_Commands+0x266>
    2f84:	ab e3       	ldi	r26, 0x3B	; 59
    2f86:	b0 e0       	ldi	r27, 0x00	; 0
    2f88:	eb e3       	ldi	r30, 0x3B	; 59
    2f8a:	f0 e0       	ldi	r31, 0x00	; 0
    2f8c:	80 81       	ld	r24, Z
    2f8e:	8f 77       	andi	r24, 0x7F	; 127
    2f90:	8c 93       	st	X, r24
    2f92:	07 c0       	rjmp	.+14     	; 0x2fa2 <LCD_Commands+0x274>
    2f94:	ab e3       	ldi	r26, 0x3B	; 59
    2f96:	b0 e0       	ldi	r27, 0x00	; 0
    2f98:	eb e3       	ldi	r30, 0x3B	; 59
    2f9a:	f0 e0       	ldi	r31, 0x00	; 0
    2f9c:	80 81       	ld	r24, Z
    2f9e:	80 68       	ori	r24, 0x80	; 128
    2fa0:	8c 93       	st	X, r24

	ENABLEMODE(ENABLE_LCD);					// ENABLE_LCD
    2fa2:	a2 e3       	ldi	r26, 0x32	; 50
    2fa4:	b0 e0       	ldi	r27, 0x00	; 0
    2fa6:	e2 e3       	ldi	r30, 0x32	; 50
    2fa8:	f0 e0       	ldi	r31, 0x00	; 0
    2faa:	80 81       	ld	r24, Z
    2fac:	80 61       	ori	r24, 0x10	; 16
    2fae:	8c 93       	st	X, r24
    2fb0:	80 e0       	ldi	r24, 0x00	; 0
    2fb2:	90 e0       	ldi	r25, 0x00	; 0
    2fb4:	a0 e0       	ldi	r26, 0x00	; 0
    2fb6:	b0 e4       	ldi	r27, 0x40	; 64
    2fb8:	8b 87       	std	Y+11, r24	; 0x0b
    2fba:	9c 87       	std	Y+12, r25	; 0x0c
    2fbc:	ad 87       	std	Y+13, r26	; 0x0d
    2fbe:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2fc0:	6b 85       	ldd	r22, Y+11	; 0x0b
    2fc2:	7c 85       	ldd	r23, Y+12	; 0x0c
    2fc4:	8d 85       	ldd	r24, Y+13	; 0x0d
    2fc6:	9e 85       	ldd	r25, Y+14	; 0x0e
    2fc8:	20 e0       	ldi	r18, 0x00	; 0
    2fca:	30 e0       	ldi	r19, 0x00	; 0
    2fcc:	4a ef       	ldi	r20, 0xFA	; 250
    2fce:	54 e4       	ldi	r21, 0x44	; 68
    2fd0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fd4:	dc 01       	movw	r26, r24
    2fd6:	cb 01       	movw	r24, r22
    2fd8:	8f 83       	std	Y+7, r24	; 0x07
    2fda:	98 87       	std	Y+8, r25	; 0x08
    2fdc:	a9 87       	std	Y+9, r26	; 0x09
    2fde:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2fe0:	6f 81       	ldd	r22, Y+7	; 0x07
    2fe2:	78 85       	ldd	r23, Y+8	; 0x08
    2fe4:	89 85       	ldd	r24, Y+9	; 0x09
    2fe6:	9a 85       	ldd	r25, Y+10	; 0x0a
    2fe8:	20 e0       	ldi	r18, 0x00	; 0
    2fea:	30 e0       	ldi	r19, 0x00	; 0
    2fec:	40 e8       	ldi	r20, 0x80	; 128
    2fee:	5f e3       	ldi	r21, 0x3F	; 63
    2ff0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2ff4:	88 23       	and	r24, r24
    2ff6:	2c f4       	brge	.+10     	; 0x3002 <LCD_Commands+0x2d4>
		__ticks = 1;
    2ff8:	81 e0       	ldi	r24, 0x01	; 1
    2ffa:	90 e0       	ldi	r25, 0x00	; 0
    2ffc:	9e 83       	std	Y+6, r25	; 0x06
    2ffe:	8d 83       	std	Y+5, r24	; 0x05
    3000:	3f c0       	rjmp	.+126    	; 0x3080 <LCD_Commands+0x352>
	else if (__tmp > 65535)
    3002:	6f 81       	ldd	r22, Y+7	; 0x07
    3004:	78 85       	ldd	r23, Y+8	; 0x08
    3006:	89 85       	ldd	r24, Y+9	; 0x09
    3008:	9a 85       	ldd	r25, Y+10	; 0x0a
    300a:	20 e0       	ldi	r18, 0x00	; 0
    300c:	3f ef       	ldi	r19, 0xFF	; 255
    300e:	4f e7       	ldi	r20, 0x7F	; 127
    3010:	57 e4       	ldi	r21, 0x47	; 71
    3012:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3016:	18 16       	cp	r1, r24
    3018:	4c f5       	brge	.+82     	; 0x306c <LCD_Commands+0x33e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    301a:	6b 85       	ldd	r22, Y+11	; 0x0b
    301c:	7c 85       	ldd	r23, Y+12	; 0x0c
    301e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3020:	9e 85       	ldd	r25, Y+14	; 0x0e
    3022:	20 e0       	ldi	r18, 0x00	; 0
    3024:	30 e0       	ldi	r19, 0x00	; 0
    3026:	40 e2       	ldi	r20, 0x20	; 32
    3028:	51 e4       	ldi	r21, 0x41	; 65
    302a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    302e:	dc 01       	movw	r26, r24
    3030:	cb 01       	movw	r24, r22
    3032:	bc 01       	movw	r22, r24
    3034:	cd 01       	movw	r24, r26
    3036:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    303a:	dc 01       	movw	r26, r24
    303c:	cb 01       	movw	r24, r22
    303e:	9e 83       	std	Y+6, r25	; 0x06
    3040:	8d 83       	std	Y+5, r24	; 0x05
    3042:	0f c0       	rjmp	.+30     	; 0x3062 <LCD_Commands+0x334>
    3044:	88 ec       	ldi	r24, 0xC8	; 200
    3046:	90 e0       	ldi	r25, 0x00	; 0
    3048:	9c 83       	std	Y+4, r25	; 0x04
    304a:	8b 83       	std	Y+3, r24	; 0x03
    304c:	8b 81       	ldd	r24, Y+3	; 0x03
    304e:	9c 81       	ldd	r25, Y+4	; 0x04
    3050:	01 97       	sbiw	r24, 0x01	; 1
    3052:	f1 f7       	brne	.-4      	; 0x3050 <LCD_Commands+0x322>
    3054:	9c 83       	std	Y+4, r25	; 0x04
    3056:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3058:	8d 81       	ldd	r24, Y+5	; 0x05
    305a:	9e 81       	ldd	r25, Y+6	; 0x06
    305c:	01 97       	sbiw	r24, 0x01	; 1
    305e:	9e 83       	std	Y+6, r25	; 0x06
    3060:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3062:	8d 81       	ldd	r24, Y+5	; 0x05
    3064:	9e 81       	ldd	r25, Y+6	; 0x06
    3066:	00 97       	sbiw	r24, 0x00	; 0
    3068:	69 f7       	brne	.-38     	; 0x3044 <LCD_Commands+0x316>
    306a:	14 c0       	rjmp	.+40     	; 0x3094 <LCD_Commands+0x366>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    306c:	6f 81       	ldd	r22, Y+7	; 0x07
    306e:	78 85       	ldd	r23, Y+8	; 0x08
    3070:	89 85       	ldd	r24, Y+9	; 0x09
    3072:	9a 85       	ldd	r25, Y+10	; 0x0a
    3074:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3078:	dc 01       	movw	r26, r24
    307a:	cb 01       	movw	r24, r22
    307c:	9e 83       	std	Y+6, r25	; 0x06
    307e:	8d 83       	std	Y+5, r24	; 0x05
    3080:	8d 81       	ldd	r24, Y+5	; 0x05
    3082:	9e 81       	ldd	r25, Y+6	; 0x06
    3084:	9a 83       	std	Y+2, r25	; 0x02
    3086:	89 83       	std	Y+1, r24	; 0x01
    3088:	89 81       	ldd	r24, Y+1	; 0x01
    308a:	9a 81       	ldd	r25, Y+2	; 0x02
    308c:	01 97       	sbiw	r24, 0x01	; 1
    308e:	f1 f7       	brne	.-4      	; 0x308c <LCD_Commands+0x35e>
    3090:	9a 83       	std	Y+2, r25	; 0x02
    3092:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	ENABLEMODE(DISABLE_LCD);  				// DISABLE_LCD
    3094:	a2 e3       	ldi	r26, 0x32	; 50
    3096:	b0 e0       	ldi	r27, 0x00	; 0
    3098:	e2 e3       	ldi	r30, 0x32	; 50
    309a:	f0 e0       	ldi	r31, 0x00	; 0
    309c:	80 81       	ld	r24, Z
    309e:	8f 7e       	andi	r24, 0xEF	; 239
    30a0:	8c 93       	st	X, r24
#endif

}
    30a2:	6d 96       	adiw	r28, 0x1d	; 29
    30a4:	0f b6       	in	r0, 0x3f	; 63
    30a6:	f8 94       	cli
    30a8:	de bf       	out	0x3e, r29	; 62
    30aa:	0f be       	out	0x3f, r0	; 63
    30ac:	cd bf       	out	0x3d, r28	; 61
    30ae:	cf 91       	pop	r28
    30b0:	df 91       	pop	r29
    30b2:	08 95       	ret

000030b4 <LCD_Write_Caracter>:
/************************************************************************************/
/************************DISPLY CARACTER ON LCD**************************************/
/************************************************************************************/

void LCD_Write_Caracter(uint8 Caracter)
{
    30b4:	df 93       	push	r29
    30b6:	cf 93       	push	r28
    30b8:	cd b7       	in	r28, 0x3d	; 61
    30ba:	de b7       	in	r29, 0x3e	; 62
    30bc:	6d 97       	sbiw	r28, 0x1d	; 29
    30be:	0f b6       	in	r0, 0x3f	; 63
    30c0:	f8 94       	cli
    30c2:	de bf       	out	0x3e, r29	; 62
    30c4:	0f be       	out	0x3f, r0	; 63
    30c6:	cd bf       	out	0x3d, r28	; 61
    30c8:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(1);


#elif(LCD_TYPE == FOUR_BIT)

	REGISTER_SELECT(DATA_MODE);           // DATA_MODE
    30ca:	a2 e3       	ldi	r26, 0x32	; 50
    30cc:	b0 e0       	ldi	r27, 0x00	; 0
    30ce:	e2 e3       	ldi	r30, 0x32	; 50
    30d0:	f0 e0       	ldi	r31, 0x00	; 0
    30d2:	80 81       	ld	r24, Z
    30d4:	82 60       	ori	r24, 0x02	; 2
    30d6:	8c 93       	st	X, r24

	PIN44(DIO_ReadSegmentOfAddress(Caracter ,PIN_4 ));
    30d8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    30da:	64 e0       	ldi	r22, 0x04	; 4
    30dc:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    30e0:	88 23       	and	r24, r24
    30e2:	41 f4       	brne	.+16     	; 0x30f4 <LCD_Write_Caracter+0x40>
    30e4:	ab e3       	ldi	r26, 0x3B	; 59
    30e6:	b0 e0       	ldi	r27, 0x00	; 0
    30e8:	eb e3       	ldi	r30, 0x3B	; 59
    30ea:	f0 e0       	ldi	r31, 0x00	; 0
    30ec:	80 81       	ld	r24, Z
    30ee:	8f 7e       	andi	r24, 0xEF	; 239
    30f0:	8c 93       	st	X, r24
    30f2:	07 c0       	rjmp	.+14     	; 0x3102 <LCD_Write_Caracter+0x4e>
    30f4:	ab e3       	ldi	r26, 0x3B	; 59
    30f6:	b0 e0       	ldi	r27, 0x00	; 0
    30f8:	eb e3       	ldi	r30, 0x3B	; 59
    30fa:	f0 e0       	ldi	r31, 0x00	; 0
    30fc:	80 81       	ld	r24, Z
    30fe:	80 61       	ori	r24, 0x10	; 16
    3100:	8c 93       	st	X, r24
	PIN55(DIO_ReadSegmentOfAddress(Caracter ,PIN_5 ));
    3102:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3104:	65 e0       	ldi	r22, 0x05	; 5
    3106:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    310a:	88 23       	and	r24, r24
    310c:	41 f4       	brne	.+16     	; 0x311e <LCD_Write_Caracter+0x6a>
    310e:	ab e3       	ldi	r26, 0x3B	; 59
    3110:	b0 e0       	ldi	r27, 0x00	; 0
    3112:	eb e3       	ldi	r30, 0x3B	; 59
    3114:	f0 e0       	ldi	r31, 0x00	; 0
    3116:	80 81       	ld	r24, Z
    3118:	8f 7d       	andi	r24, 0xDF	; 223
    311a:	8c 93       	st	X, r24
    311c:	07 c0       	rjmp	.+14     	; 0x312c <LCD_Write_Caracter+0x78>
    311e:	ab e3       	ldi	r26, 0x3B	; 59
    3120:	b0 e0       	ldi	r27, 0x00	; 0
    3122:	eb e3       	ldi	r30, 0x3B	; 59
    3124:	f0 e0       	ldi	r31, 0x00	; 0
    3126:	80 81       	ld	r24, Z
    3128:	80 62       	ori	r24, 0x20	; 32
    312a:	8c 93       	st	X, r24
	PIN66(DIO_ReadSegmentOfAddress(Caracter ,PIN_6 ));
    312c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    312e:	66 e0       	ldi	r22, 0x06	; 6
    3130:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    3134:	88 23       	and	r24, r24
    3136:	41 f4       	brne	.+16     	; 0x3148 <LCD_Write_Caracter+0x94>
    3138:	ab e3       	ldi	r26, 0x3B	; 59
    313a:	b0 e0       	ldi	r27, 0x00	; 0
    313c:	eb e3       	ldi	r30, 0x3B	; 59
    313e:	f0 e0       	ldi	r31, 0x00	; 0
    3140:	80 81       	ld	r24, Z
    3142:	8f 7b       	andi	r24, 0xBF	; 191
    3144:	8c 93       	st	X, r24
    3146:	07 c0       	rjmp	.+14     	; 0x3156 <LCD_Write_Caracter+0xa2>
    3148:	ab e3       	ldi	r26, 0x3B	; 59
    314a:	b0 e0       	ldi	r27, 0x00	; 0
    314c:	eb e3       	ldi	r30, 0x3B	; 59
    314e:	f0 e0       	ldi	r31, 0x00	; 0
    3150:	80 81       	ld	r24, Z
    3152:	80 64       	ori	r24, 0x40	; 64
    3154:	8c 93       	st	X, r24
	PIN77(DIO_ReadSegmentOfAddress(Caracter ,PIN_7 ));
    3156:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3158:	67 e0       	ldi	r22, 0x07	; 7
    315a:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    315e:	88 23       	and	r24, r24
    3160:	41 f4       	brne	.+16     	; 0x3172 <LCD_Write_Caracter+0xbe>
    3162:	ab e3       	ldi	r26, 0x3B	; 59
    3164:	b0 e0       	ldi	r27, 0x00	; 0
    3166:	eb e3       	ldi	r30, 0x3B	; 59
    3168:	f0 e0       	ldi	r31, 0x00	; 0
    316a:	80 81       	ld	r24, Z
    316c:	8f 77       	andi	r24, 0x7F	; 127
    316e:	8c 93       	st	X, r24
    3170:	07 c0       	rjmp	.+14     	; 0x3180 <LCD_Write_Caracter+0xcc>
    3172:	ab e3       	ldi	r26, 0x3B	; 59
    3174:	b0 e0       	ldi	r27, 0x00	; 0
    3176:	eb e3       	ldi	r30, 0x3B	; 59
    3178:	f0 e0       	ldi	r31, 0x00	; 0
    317a:	80 81       	ld	r24, Z
    317c:	80 68       	ori	r24, 0x80	; 128
    317e:	8c 93       	st	X, r24

	ENABLEMODE(ENABLE_LCD);                // ENABLE_LCD
    3180:	a2 e3       	ldi	r26, 0x32	; 50
    3182:	b0 e0       	ldi	r27, 0x00	; 0
    3184:	e2 e3       	ldi	r30, 0x32	; 50
    3186:	f0 e0       	ldi	r31, 0x00	; 0
    3188:	80 81       	ld	r24, Z
    318a:	80 61       	ori	r24, 0x10	; 16
    318c:	8c 93       	st	X, r24
    318e:	80 e0       	ldi	r24, 0x00	; 0
    3190:	90 e0       	ldi	r25, 0x00	; 0
    3192:	a0 e0       	ldi	r26, 0x00	; 0
    3194:	b0 e4       	ldi	r27, 0x40	; 64
    3196:	89 8f       	std	Y+25, r24	; 0x19
    3198:	9a 8f       	std	Y+26, r25	; 0x1a
    319a:	ab 8f       	std	Y+27, r26	; 0x1b
    319c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    319e:	69 8d       	ldd	r22, Y+25	; 0x19
    31a0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    31a2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    31a4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    31a6:	20 e0       	ldi	r18, 0x00	; 0
    31a8:	30 e0       	ldi	r19, 0x00	; 0
    31aa:	4a ef       	ldi	r20, 0xFA	; 250
    31ac:	54 e4       	ldi	r21, 0x44	; 68
    31ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31b2:	dc 01       	movw	r26, r24
    31b4:	cb 01       	movw	r24, r22
    31b6:	8d 8b       	std	Y+21, r24	; 0x15
    31b8:	9e 8b       	std	Y+22, r25	; 0x16
    31ba:	af 8b       	std	Y+23, r26	; 0x17
    31bc:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    31be:	6d 89       	ldd	r22, Y+21	; 0x15
    31c0:	7e 89       	ldd	r23, Y+22	; 0x16
    31c2:	8f 89       	ldd	r24, Y+23	; 0x17
    31c4:	98 8d       	ldd	r25, Y+24	; 0x18
    31c6:	20 e0       	ldi	r18, 0x00	; 0
    31c8:	30 e0       	ldi	r19, 0x00	; 0
    31ca:	40 e8       	ldi	r20, 0x80	; 128
    31cc:	5f e3       	ldi	r21, 0x3F	; 63
    31ce:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    31d2:	88 23       	and	r24, r24
    31d4:	2c f4       	brge	.+10     	; 0x31e0 <LCD_Write_Caracter+0x12c>
		__ticks = 1;
    31d6:	81 e0       	ldi	r24, 0x01	; 1
    31d8:	90 e0       	ldi	r25, 0x00	; 0
    31da:	9c 8b       	std	Y+20, r25	; 0x14
    31dc:	8b 8b       	std	Y+19, r24	; 0x13
    31de:	3f c0       	rjmp	.+126    	; 0x325e <LCD_Write_Caracter+0x1aa>
	else if (__tmp > 65535)
    31e0:	6d 89       	ldd	r22, Y+21	; 0x15
    31e2:	7e 89       	ldd	r23, Y+22	; 0x16
    31e4:	8f 89       	ldd	r24, Y+23	; 0x17
    31e6:	98 8d       	ldd	r25, Y+24	; 0x18
    31e8:	20 e0       	ldi	r18, 0x00	; 0
    31ea:	3f ef       	ldi	r19, 0xFF	; 255
    31ec:	4f e7       	ldi	r20, 0x7F	; 127
    31ee:	57 e4       	ldi	r21, 0x47	; 71
    31f0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    31f4:	18 16       	cp	r1, r24
    31f6:	4c f5       	brge	.+82     	; 0x324a <LCD_Write_Caracter+0x196>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    31f8:	69 8d       	ldd	r22, Y+25	; 0x19
    31fa:	7a 8d       	ldd	r23, Y+26	; 0x1a
    31fc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    31fe:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3200:	20 e0       	ldi	r18, 0x00	; 0
    3202:	30 e0       	ldi	r19, 0x00	; 0
    3204:	40 e2       	ldi	r20, 0x20	; 32
    3206:	51 e4       	ldi	r21, 0x41	; 65
    3208:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    320c:	dc 01       	movw	r26, r24
    320e:	cb 01       	movw	r24, r22
    3210:	bc 01       	movw	r22, r24
    3212:	cd 01       	movw	r24, r26
    3214:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3218:	dc 01       	movw	r26, r24
    321a:	cb 01       	movw	r24, r22
    321c:	9c 8b       	std	Y+20, r25	; 0x14
    321e:	8b 8b       	std	Y+19, r24	; 0x13
    3220:	0f c0       	rjmp	.+30     	; 0x3240 <LCD_Write_Caracter+0x18c>
    3222:	88 ec       	ldi	r24, 0xC8	; 200
    3224:	90 e0       	ldi	r25, 0x00	; 0
    3226:	9a 8b       	std	Y+18, r25	; 0x12
    3228:	89 8b       	std	Y+17, r24	; 0x11
    322a:	89 89       	ldd	r24, Y+17	; 0x11
    322c:	9a 89       	ldd	r25, Y+18	; 0x12
    322e:	01 97       	sbiw	r24, 0x01	; 1
    3230:	f1 f7       	brne	.-4      	; 0x322e <LCD_Write_Caracter+0x17a>
    3232:	9a 8b       	std	Y+18, r25	; 0x12
    3234:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3236:	8b 89       	ldd	r24, Y+19	; 0x13
    3238:	9c 89       	ldd	r25, Y+20	; 0x14
    323a:	01 97       	sbiw	r24, 0x01	; 1
    323c:	9c 8b       	std	Y+20, r25	; 0x14
    323e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3240:	8b 89       	ldd	r24, Y+19	; 0x13
    3242:	9c 89       	ldd	r25, Y+20	; 0x14
    3244:	00 97       	sbiw	r24, 0x00	; 0
    3246:	69 f7       	brne	.-38     	; 0x3222 <LCD_Write_Caracter+0x16e>
    3248:	14 c0       	rjmp	.+40     	; 0x3272 <LCD_Write_Caracter+0x1be>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    324a:	6d 89       	ldd	r22, Y+21	; 0x15
    324c:	7e 89       	ldd	r23, Y+22	; 0x16
    324e:	8f 89       	ldd	r24, Y+23	; 0x17
    3250:	98 8d       	ldd	r25, Y+24	; 0x18
    3252:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3256:	dc 01       	movw	r26, r24
    3258:	cb 01       	movw	r24, r22
    325a:	9c 8b       	std	Y+20, r25	; 0x14
    325c:	8b 8b       	std	Y+19, r24	; 0x13
    325e:	8b 89       	ldd	r24, Y+19	; 0x13
    3260:	9c 89       	ldd	r25, Y+20	; 0x14
    3262:	98 8b       	std	Y+16, r25	; 0x10
    3264:	8f 87       	std	Y+15, r24	; 0x0f
    3266:	8f 85       	ldd	r24, Y+15	; 0x0f
    3268:	98 89       	ldd	r25, Y+16	; 0x10
    326a:	01 97       	sbiw	r24, 0x01	; 1
    326c:	f1 f7       	brne	.-4      	; 0x326a <LCD_Write_Caracter+0x1b6>
    326e:	98 8b       	std	Y+16, r25	; 0x10
    3270:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	ENABLEMODE(DISABLE_LCD);               // DISABLE_LCD
    3272:	a2 e3       	ldi	r26, 0x32	; 50
    3274:	b0 e0       	ldi	r27, 0x00	; 0
    3276:	e2 e3       	ldi	r30, 0x32	; 50
    3278:	f0 e0       	ldi	r31, 0x00	; 0
    327a:	80 81       	ld	r24, Z
    327c:	8f 7e       	andi	r24, 0xEF	; 239
    327e:	8c 93       	st	X, r24

	PIN44(DIO_ReadSegmentOfAddress(Caracter ,PIN_0 ));
    3280:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3282:	60 e0       	ldi	r22, 0x00	; 0
    3284:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    3288:	88 23       	and	r24, r24
    328a:	41 f4       	brne	.+16     	; 0x329c <LCD_Write_Caracter+0x1e8>
    328c:	ab e3       	ldi	r26, 0x3B	; 59
    328e:	b0 e0       	ldi	r27, 0x00	; 0
    3290:	eb e3       	ldi	r30, 0x3B	; 59
    3292:	f0 e0       	ldi	r31, 0x00	; 0
    3294:	80 81       	ld	r24, Z
    3296:	8f 7e       	andi	r24, 0xEF	; 239
    3298:	8c 93       	st	X, r24
    329a:	07 c0       	rjmp	.+14     	; 0x32aa <LCD_Write_Caracter+0x1f6>
    329c:	ab e3       	ldi	r26, 0x3B	; 59
    329e:	b0 e0       	ldi	r27, 0x00	; 0
    32a0:	eb e3       	ldi	r30, 0x3B	; 59
    32a2:	f0 e0       	ldi	r31, 0x00	; 0
    32a4:	80 81       	ld	r24, Z
    32a6:	80 61       	ori	r24, 0x10	; 16
    32a8:	8c 93       	st	X, r24
	PIN55(DIO_ReadSegmentOfAddress(Caracter ,PIN_1 ));
    32aa:	8d 8d       	ldd	r24, Y+29	; 0x1d
    32ac:	61 e0       	ldi	r22, 0x01	; 1
    32ae:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    32b2:	88 23       	and	r24, r24
    32b4:	41 f4       	brne	.+16     	; 0x32c6 <LCD_Write_Caracter+0x212>
    32b6:	ab e3       	ldi	r26, 0x3B	; 59
    32b8:	b0 e0       	ldi	r27, 0x00	; 0
    32ba:	eb e3       	ldi	r30, 0x3B	; 59
    32bc:	f0 e0       	ldi	r31, 0x00	; 0
    32be:	80 81       	ld	r24, Z
    32c0:	8f 7d       	andi	r24, 0xDF	; 223
    32c2:	8c 93       	st	X, r24
    32c4:	07 c0       	rjmp	.+14     	; 0x32d4 <LCD_Write_Caracter+0x220>
    32c6:	ab e3       	ldi	r26, 0x3B	; 59
    32c8:	b0 e0       	ldi	r27, 0x00	; 0
    32ca:	eb e3       	ldi	r30, 0x3B	; 59
    32cc:	f0 e0       	ldi	r31, 0x00	; 0
    32ce:	80 81       	ld	r24, Z
    32d0:	80 62       	ori	r24, 0x20	; 32
    32d2:	8c 93       	st	X, r24
	PIN66(DIO_ReadSegmentOfAddress(Caracter ,PIN_2 ));
    32d4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    32d6:	62 e0       	ldi	r22, 0x02	; 2
    32d8:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    32dc:	88 23       	and	r24, r24
    32de:	41 f4       	brne	.+16     	; 0x32f0 <LCD_Write_Caracter+0x23c>
    32e0:	ab e3       	ldi	r26, 0x3B	; 59
    32e2:	b0 e0       	ldi	r27, 0x00	; 0
    32e4:	eb e3       	ldi	r30, 0x3B	; 59
    32e6:	f0 e0       	ldi	r31, 0x00	; 0
    32e8:	80 81       	ld	r24, Z
    32ea:	8f 7b       	andi	r24, 0xBF	; 191
    32ec:	8c 93       	st	X, r24
    32ee:	07 c0       	rjmp	.+14     	; 0x32fe <LCD_Write_Caracter+0x24a>
    32f0:	ab e3       	ldi	r26, 0x3B	; 59
    32f2:	b0 e0       	ldi	r27, 0x00	; 0
    32f4:	eb e3       	ldi	r30, 0x3B	; 59
    32f6:	f0 e0       	ldi	r31, 0x00	; 0
    32f8:	80 81       	ld	r24, Z
    32fa:	80 64       	ori	r24, 0x40	; 64
    32fc:	8c 93       	st	X, r24
	PIN77(DIO_ReadSegmentOfAddress(Caracter ,PIN_3 ));
    32fe:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3300:	63 e0       	ldi	r22, 0x03	; 3
    3302:	0e 94 2e 10 	call	0x205c	; 0x205c <DIO_ReadSegmentOfAddress>
    3306:	88 23       	and	r24, r24
    3308:	41 f4       	brne	.+16     	; 0x331a <LCD_Write_Caracter+0x266>
    330a:	ab e3       	ldi	r26, 0x3B	; 59
    330c:	b0 e0       	ldi	r27, 0x00	; 0
    330e:	eb e3       	ldi	r30, 0x3B	; 59
    3310:	f0 e0       	ldi	r31, 0x00	; 0
    3312:	80 81       	ld	r24, Z
    3314:	8f 77       	andi	r24, 0x7F	; 127
    3316:	8c 93       	st	X, r24
    3318:	07 c0       	rjmp	.+14     	; 0x3328 <LCD_Write_Caracter+0x274>
    331a:	ab e3       	ldi	r26, 0x3B	; 59
    331c:	b0 e0       	ldi	r27, 0x00	; 0
    331e:	eb e3       	ldi	r30, 0x3B	; 59
    3320:	f0 e0       	ldi	r31, 0x00	; 0
    3322:	80 81       	ld	r24, Z
    3324:	80 68       	ori	r24, 0x80	; 128
    3326:	8c 93       	st	X, r24

	ENABLEMODE(ENABLE_LCD);					// ENABLE_LCD
    3328:	a2 e3       	ldi	r26, 0x32	; 50
    332a:	b0 e0       	ldi	r27, 0x00	; 0
    332c:	e2 e3       	ldi	r30, 0x32	; 50
    332e:	f0 e0       	ldi	r31, 0x00	; 0
    3330:	80 81       	ld	r24, Z
    3332:	80 61       	ori	r24, 0x10	; 16
    3334:	8c 93       	st	X, r24
    3336:	80 e0       	ldi	r24, 0x00	; 0
    3338:	90 e0       	ldi	r25, 0x00	; 0
    333a:	a0 e0       	ldi	r26, 0x00	; 0
    333c:	b0 e4       	ldi	r27, 0x40	; 64
    333e:	8b 87       	std	Y+11, r24	; 0x0b
    3340:	9c 87       	std	Y+12, r25	; 0x0c
    3342:	ad 87       	std	Y+13, r26	; 0x0d
    3344:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3346:	6b 85       	ldd	r22, Y+11	; 0x0b
    3348:	7c 85       	ldd	r23, Y+12	; 0x0c
    334a:	8d 85       	ldd	r24, Y+13	; 0x0d
    334c:	9e 85       	ldd	r25, Y+14	; 0x0e
    334e:	20 e0       	ldi	r18, 0x00	; 0
    3350:	30 e0       	ldi	r19, 0x00	; 0
    3352:	4a ef       	ldi	r20, 0xFA	; 250
    3354:	54 e4       	ldi	r21, 0x44	; 68
    3356:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    335a:	dc 01       	movw	r26, r24
    335c:	cb 01       	movw	r24, r22
    335e:	8f 83       	std	Y+7, r24	; 0x07
    3360:	98 87       	std	Y+8, r25	; 0x08
    3362:	a9 87       	std	Y+9, r26	; 0x09
    3364:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3366:	6f 81       	ldd	r22, Y+7	; 0x07
    3368:	78 85       	ldd	r23, Y+8	; 0x08
    336a:	89 85       	ldd	r24, Y+9	; 0x09
    336c:	9a 85       	ldd	r25, Y+10	; 0x0a
    336e:	20 e0       	ldi	r18, 0x00	; 0
    3370:	30 e0       	ldi	r19, 0x00	; 0
    3372:	40 e8       	ldi	r20, 0x80	; 128
    3374:	5f e3       	ldi	r21, 0x3F	; 63
    3376:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    337a:	88 23       	and	r24, r24
    337c:	2c f4       	brge	.+10     	; 0x3388 <LCD_Write_Caracter+0x2d4>
		__ticks = 1;
    337e:	81 e0       	ldi	r24, 0x01	; 1
    3380:	90 e0       	ldi	r25, 0x00	; 0
    3382:	9e 83       	std	Y+6, r25	; 0x06
    3384:	8d 83       	std	Y+5, r24	; 0x05
    3386:	3f c0       	rjmp	.+126    	; 0x3406 <LCD_Write_Caracter+0x352>
	else if (__tmp > 65535)
    3388:	6f 81       	ldd	r22, Y+7	; 0x07
    338a:	78 85       	ldd	r23, Y+8	; 0x08
    338c:	89 85       	ldd	r24, Y+9	; 0x09
    338e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3390:	20 e0       	ldi	r18, 0x00	; 0
    3392:	3f ef       	ldi	r19, 0xFF	; 255
    3394:	4f e7       	ldi	r20, 0x7F	; 127
    3396:	57 e4       	ldi	r21, 0x47	; 71
    3398:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    339c:	18 16       	cp	r1, r24
    339e:	4c f5       	brge	.+82     	; 0x33f2 <LCD_Write_Caracter+0x33e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    33a0:	6b 85       	ldd	r22, Y+11	; 0x0b
    33a2:	7c 85       	ldd	r23, Y+12	; 0x0c
    33a4:	8d 85       	ldd	r24, Y+13	; 0x0d
    33a6:	9e 85       	ldd	r25, Y+14	; 0x0e
    33a8:	20 e0       	ldi	r18, 0x00	; 0
    33aa:	30 e0       	ldi	r19, 0x00	; 0
    33ac:	40 e2       	ldi	r20, 0x20	; 32
    33ae:	51 e4       	ldi	r21, 0x41	; 65
    33b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33b4:	dc 01       	movw	r26, r24
    33b6:	cb 01       	movw	r24, r22
    33b8:	bc 01       	movw	r22, r24
    33ba:	cd 01       	movw	r24, r26
    33bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33c0:	dc 01       	movw	r26, r24
    33c2:	cb 01       	movw	r24, r22
    33c4:	9e 83       	std	Y+6, r25	; 0x06
    33c6:	8d 83       	std	Y+5, r24	; 0x05
    33c8:	0f c0       	rjmp	.+30     	; 0x33e8 <LCD_Write_Caracter+0x334>
    33ca:	88 ec       	ldi	r24, 0xC8	; 200
    33cc:	90 e0       	ldi	r25, 0x00	; 0
    33ce:	9c 83       	std	Y+4, r25	; 0x04
    33d0:	8b 83       	std	Y+3, r24	; 0x03
    33d2:	8b 81       	ldd	r24, Y+3	; 0x03
    33d4:	9c 81       	ldd	r25, Y+4	; 0x04
    33d6:	01 97       	sbiw	r24, 0x01	; 1
    33d8:	f1 f7       	brne	.-4      	; 0x33d6 <LCD_Write_Caracter+0x322>
    33da:	9c 83       	std	Y+4, r25	; 0x04
    33dc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    33de:	8d 81       	ldd	r24, Y+5	; 0x05
    33e0:	9e 81       	ldd	r25, Y+6	; 0x06
    33e2:	01 97       	sbiw	r24, 0x01	; 1
    33e4:	9e 83       	std	Y+6, r25	; 0x06
    33e6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    33e8:	8d 81       	ldd	r24, Y+5	; 0x05
    33ea:	9e 81       	ldd	r25, Y+6	; 0x06
    33ec:	00 97       	sbiw	r24, 0x00	; 0
    33ee:	69 f7       	brne	.-38     	; 0x33ca <LCD_Write_Caracter+0x316>
    33f0:	14 c0       	rjmp	.+40     	; 0x341a <LCD_Write_Caracter+0x366>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    33f2:	6f 81       	ldd	r22, Y+7	; 0x07
    33f4:	78 85       	ldd	r23, Y+8	; 0x08
    33f6:	89 85       	ldd	r24, Y+9	; 0x09
    33f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    33fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33fe:	dc 01       	movw	r26, r24
    3400:	cb 01       	movw	r24, r22
    3402:	9e 83       	std	Y+6, r25	; 0x06
    3404:	8d 83       	std	Y+5, r24	; 0x05
    3406:	8d 81       	ldd	r24, Y+5	; 0x05
    3408:	9e 81       	ldd	r25, Y+6	; 0x06
    340a:	9a 83       	std	Y+2, r25	; 0x02
    340c:	89 83       	std	Y+1, r24	; 0x01
    340e:	89 81       	ldd	r24, Y+1	; 0x01
    3410:	9a 81       	ldd	r25, Y+2	; 0x02
    3412:	01 97       	sbiw	r24, 0x01	; 1
    3414:	f1 f7       	brne	.-4      	; 0x3412 <LCD_Write_Caracter+0x35e>
    3416:	9a 83       	std	Y+2, r25	; 0x02
    3418:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	ENABLEMODE(DISABLE_LCD);
    341a:	a2 e3       	ldi	r26, 0x32	; 50
    341c:	b0 e0       	ldi	r27, 0x00	; 0
    341e:	e2 e3       	ldi	r30, 0x32	; 50
    3420:	f0 e0       	ldi	r31, 0x00	; 0
    3422:	80 81       	ld	r24, Z
    3424:	8f 7e       	andi	r24, 0xEF	; 239
    3426:	8c 93       	st	X, r24
  #endif// DISABLE_LCD
}
    3428:	6d 96       	adiw	r28, 0x1d	; 29
    342a:	0f b6       	in	r0, 0x3f	; 63
    342c:	f8 94       	cli
    342e:	de bf       	out	0x3e, r29	; 62
    3430:	0f be       	out	0x3f, r0	; 63
    3432:	cd bf       	out	0x3d, r28	; 61
    3434:	cf 91       	pop	r28
    3436:	df 91       	pop	r29
    3438:	08 95       	ret

0000343a <LCD_Write_String>:
/************************************************************************************/
/*****************************DISPLY STRING ON LCD***********************************/
/************************************************************************************/

void LCD_Write_String(uint8 Data[])
{
    343a:	df 93       	push	r29
    343c:	cf 93       	push	r28
    343e:	00 d0       	rcall	.+0      	; 0x3440 <LCD_Write_String+0x6>
    3440:	0f 92       	push	r0
    3442:	cd b7       	in	r28, 0x3d	; 61
    3444:	de b7       	in	r29, 0x3e	; 62
    3446:	9b 83       	std	Y+3, r25	; 0x03
    3448:	8a 83       	std	Y+2, r24	; 0x02
	//uint8 Size = sizeof(Data)/sizeof(Data[0]);
	for(uint8 i=0 ; Data[i]!='\0' ; i++)
    344a:	19 82       	std	Y+1, r1	; 0x01
    344c:	0e c0       	rjmp	.+28     	; 0x346a <LCD_Write_String+0x30>
	{
		LCD_Write_Caracter(Data[i]);
    344e:	89 81       	ldd	r24, Y+1	; 0x01
    3450:	28 2f       	mov	r18, r24
    3452:	30 e0       	ldi	r19, 0x00	; 0
    3454:	8a 81       	ldd	r24, Y+2	; 0x02
    3456:	9b 81       	ldd	r25, Y+3	; 0x03
    3458:	fc 01       	movw	r30, r24
    345a:	e2 0f       	add	r30, r18
    345c:	f3 1f       	adc	r31, r19
    345e:	80 81       	ld	r24, Z
    3460:	0e 94 5a 18 	call	0x30b4	; 0x30b4 <LCD_Write_Caracter>
/************************************************************************************/

void LCD_Write_String(uint8 Data[])
{
	//uint8 Size = sizeof(Data)/sizeof(Data[0]);
	for(uint8 i=0 ; Data[i]!='\0' ; i++)
    3464:	89 81       	ldd	r24, Y+1	; 0x01
    3466:	8f 5f       	subi	r24, 0xFF	; 255
    3468:	89 83       	std	Y+1, r24	; 0x01
    346a:	89 81       	ldd	r24, Y+1	; 0x01
    346c:	28 2f       	mov	r18, r24
    346e:	30 e0       	ldi	r19, 0x00	; 0
    3470:	8a 81       	ldd	r24, Y+2	; 0x02
    3472:	9b 81       	ldd	r25, Y+3	; 0x03
    3474:	fc 01       	movw	r30, r24
    3476:	e2 0f       	add	r30, r18
    3478:	f3 1f       	adc	r31, r19
    347a:	80 81       	ld	r24, Z
    347c:	88 23       	and	r24, r24
    347e:	39 f7       	brne	.-50     	; 0x344e <LCD_Write_String+0x14>
	{
		LCD_Write_Caracter(Data[i]);
	}

}
    3480:	0f 90       	pop	r0
    3482:	0f 90       	pop	r0
    3484:	0f 90       	pop	r0
    3486:	cf 91       	pop	r28
    3488:	df 91       	pop	r29
    348a:	08 95       	ret

0000348c <Lcd_Clear>:
//////////////////////////////////////////////////////////////////////////////////////


/*****************************CLEAR ALL LCD****************************************/
void Lcd_Clear(void)
{
    348c:	df 93       	push	r29
    348e:	cf 93       	push	r28
    3490:	cd b7       	in	r28, 0x3d	; 61
    3492:	de b7       	in	r29, 0x3e	; 62
	LCD_Commands(CLEAR);
    3494:	81 e0       	ldi	r24, 0x01	; 1
    3496:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
}
    349a:	cf 91       	pop	r28
    349c:	df 91       	pop	r29
    349e:	08 95       	ret

000034a0 <SET_CGRAM>:



/**********************Saving New Drowing Varable In CGRAM ON LCD****************/
void SET_CGRAM(uint8 location , uint8 *Array)
{
    34a0:	df 93       	push	r29
    34a2:	cf 93       	push	r28
    34a4:	cd b7       	in	r28, 0x3d	; 61
    34a6:	de b7       	in	r29, 0x3e	; 62
    34a8:	a0 97       	sbiw	r28, 0x20	; 32
    34aa:	0f b6       	in	r0, 0x3f	; 63
    34ac:	f8 94       	cli
    34ae:	de bf       	out	0x3e, r29	; 62
    34b0:	0f be       	out	0x3f, r0	; 63
    34b2:	cd bf       	out	0x3d, r28	; 61
    34b4:	8e 8f       	std	Y+30, r24	; 0x1e
    34b6:	78 a3       	std	Y+32, r23	; 0x20
    34b8:	6f 8f       	std	Y+31, r22	; 0x1f
	LCD_Commands(CGRAM+(location*8));
    34ba:	8e 8d       	ldd	r24, Y+30	; 0x1e
    34bc:	88 2f       	mov	r24, r24
    34be:	90 e0       	ldi	r25, 0x00	; 0
    34c0:	08 96       	adiw	r24, 0x08	; 8
    34c2:	88 0f       	add	r24, r24
    34c4:	99 1f       	adc	r25, r25
    34c6:	88 0f       	add	r24, r24
    34c8:	99 1f       	adc	r25, r25
    34ca:	88 0f       	add	r24, r24
    34cc:	99 1f       	adc	r25, r25
    34ce:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>

	for(uint8 i=0 ; i<8 ; i++)
    34d2:	1d 8e       	std	Y+29, r1	; 0x1d
    34d4:	80 c0       	rjmp	.+256    	; 0x35d6 <SET_CGRAM+0x136>
	{
		LCD_Write_Caracter(Array[i]);
    34d6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    34d8:	28 2f       	mov	r18, r24
    34da:	30 e0       	ldi	r19, 0x00	; 0
    34dc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    34de:	98 a1       	ldd	r25, Y+32	; 0x20
    34e0:	fc 01       	movw	r30, r24
    34e2:	e2 0f       	add	r30, r18
    34e4:	f3 1f       	adc	r31, r19
    34e6:	80 81       	ld	r24, Z
    34e8:	0e 94 5a 18 	call	0x30b4	; 0x30b4 <LCD_Write_Caracter>
    34ec:	80 e0       	ldi	r24, 0x00	; 0
    34ee:	90 e0       	ldi	r25, 0x00	; 0
    34f0:	a0 e0       	ldi	r26, 0x00	; 0
    34f2:	b0 e4       	ldi	r27, 0x40	; 64
    34f4:	89 8f       	std	Y+25, r24	; 0x19
    34f6:	9a 8f       	std	Y+26, r25	; 0x1a
    34f8:	ab 8f       	std	Y+27, r26	; 0x1b
    34fa:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    34fc:	69 8d       	ldd	r22, Y+25	; 0x19
    34fe:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3500:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3502:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3504:	20 e0       	ldi	r18, 0x00	; 0
    3506:	30 e0       	ldi	r19, 0x00	; 0
    3508:	4a ef       	ldi	r20, 0xFA	; 250
    350a:	54 e4       	ldi	r21, 0x44	; 68
    350c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3510:	dc 01       	movw	r26, r24
    3512:	cb 01       	movw	r24, r22
    3514:	8d 8b       	std	Y+21, r24	; 0x15
    3516:	9e 8b       	std	Y+22, r25	; 0x16
    3518:	af 8b       	std	Y+23, r26	; 0x17
    351a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    351c:	6d 89       	ldd	r22, Y+21	; 0x15
    351e:	7e 89       	ldd	r23, Y+22	; 0x16
    3520:	8f 89       	ldd	r24, Y+23	; 0x17
    3522:	98 8d       	ldd	r25, Y+24	; 0x18
    3524:	20 e0       	ldi	r18, 0x00	; 0
    3526:	30 e0       	ldi	r19, 0x00	; 0
    3528:	40 e8       	ldi	r20, 0x80	; 128
    352a:	5f e3       	ldi	r21, 0x3F	; 63
    352c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3530:	88 23       	and	r24, r24
    3532:	2c f4       	brge	.+10     	; 0x353e <SET_CGRAM+0x9e>
		__ticks = 1;
    3534:	81 e0       	ldi	r24, 0x01	; 1
    3536:	90 e0       	ldi	r25, 0x00	; 0
    3538:	9c 8b       	std	Y+20, r25	; 0x14
    353a:	8b 8b       	std	Y+19, r24	; 0x13
    353c:	3f c0       	rjmp	.+126    	; 0x35bc <SET_CGRAM+0x11c>
	else if (__tmp > 65535)
    353e:	6d 89       	ldd	r22, Y+21	; 0x15
    3540:	7e 89       	ldd	r23, Y+22	; 0x16
    3542:	8f 89       	ldd	r24, Y+23	; 0x17
    3544:	98 8d       	ldd	r25, Y+24	; 0x18
    3546:	20 e0       	ldi	r18, 0x00	; 0
    3548:	3f ef       	ldi	r19, 0xFF	; 255
    354a:	4f e7       	ldi	r20, 0x7F	; 127
    354c:	57 e4       	ldi	r21, 0x47	; 71
    354e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3552:	18 16       	cp	r1, r24
    3554:	4c f5       	brge	.+82     	; 0x35a8 <SET_CGRAM+0x108>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3556:	69 8d       	ldd	r22, Y+25	; 0x19
    3558:	7a 8d       	ldd	r23, Y+26	; 0x1a
    355a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    355c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    355e:	20 e0       	ldi	r18, 0x00	; 0
    3560:	30 e0       	ldi	r19, 0x00	; 0
    3562:	40 e2       	ldi	r20, 0x20	; 32
    3564:	51 e4       	ldi	r21, 0x41	; 65
    3566:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    356a:	dc 01       	movw	r26, r24
    356c:	cb 01       	movw	r24, r22
    356e:	bc 01       	movw	r22, r24
    3570:	cd 01       	movw	r24, r26
    3572:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3576:	dc 01       	movw	r26, r24
    3578:	cb 01       	movw	r24, r22
    357a:	9c 8b       	std	Y+20, r25	; 0x14
    357c:	8b 8b       	std	Y+19, r24	; 0x13
    357e:	0f c0       	rjmp	.+30     	; 0x359e <SET_CGRAM+0xfe>
    3580:	88 ec       	ldi	r24, 0xC8	; 200
    3582:	90 e0       	ldi	r25, 0x00	; 0
    3584:	9a 8b       	std	Y+18, r25	; 0x12
    3586:	89 8b       	std	Y+17, r24	; 0x11
    3588:	89 89       	ldd	r24, Y+17	; 0x11
    358a:	9a 89       	ldd	r25, Y+18	; 0x12
    358c:	01 97       	sbiw	r24, 0x01	; 1
    358e:	f1 f7       	brne	.-4      	; 0x358c <SET_CGRAM+0xec>
    3590:	9a 8b       	std	Y+18, r25	; 0x12
    3592:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3594:	8b 89       	ldd	r24, Y+19	; 0x13
    3596:	9c 89       	ldd	r25, Y+20	; 0x14
    3598:	01 97       	sbiw	r24, 0x01	; 1
    359a:	9c 8b       	std	Y+20, r25	; 0x14
    359c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    359e:	8b 89       	ldd	r24, Y+19	; 0x13
    35a0:	9c 89       	ldd	r25, Y+20	; 0x14
    35a2:	00 97       	sbiw	r24, 0x00	; 0
    35a4:	69 f7       	brne	.-38     	; 0x3580 <SET_CGRAM+0xe0>
    35a6:	14 c0       	rjmp	.+40     	; 0x35d0 <SET_CGRAM+0x130>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    35a8:	6d 89       	ldd	r22, Y+21	; 0x15
    35aa:	7e 89       	ldd	r23, Y+22	; 0x16
    35ac:	8f 89       	ldd	r24, Y+23	; 0x17
    35ae:	98 8d       	ldd	r25, Y+24	; 0x18
    35b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35b4:	dc 01       	movw	r26, r24
    35b6:	cb 01       	movw	r24, r22
    35b8:	9c 8b       	std	Y+20, r25	; 0x14
    35ba:	8b 8b       	std	Y+19, r24	; 0x13
    35bc:	8b 89       	ldd	r24, Y+19	; 0x13
    35be:	9c 89       	ldd	r25, Y+20	; 0x14
    35c0:	98 8b       	std	Y+16, r25	; 0x10
    35c2:	8f 87       	std	Y+15, r24	; 0x0f
    35c4:	8f 85       	ldd	r24, Y+15	; 0x0f
    35c6:	98 89       	ldd	r25, Y+16	; 0x10
    35c8:	01 97       	sbiw	r24, 0x01	; 1
    35ca:	f1 f7       	brne	.-4      	; 0x35c8 <SET_CGRAM+0x128>
    35cc:	98 8b       	std	Y+16, r25	; 0x10
    35ce:	8f 87       	std	Y+15, r24	; 0x0f
/**********************Saving New Drowing Varable In CGRAM ON LCD****************/
void SET_CGRAM(uint8 location , uint8 *Array)
{
	LCD_Commands(CGRAM+(location*8));

	for(uint8 i=0 ; i<8 ; i++)
    35d0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    35d2:	8f 5f       	subi	r24, 0xFF	; 255
    35d4:	8d 8f       	std	Y+29, r24	; 0x1d
    35d6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    35d8:	88 30       	cpi	r24, 0x08	; 8
    35da:	08 f4       	brcc	.+2      	; 0x35de <SET_CGRAM+0x13e>
    35dc:	7c cf       	rjmp	.-264    	; 0x34d6 <SET_CGRAM+0x36>
    35de:	80 e0       	ldi	r24, 0x00	; 0
    35e0:	90 e0       	ldi	r25, 0x00	; 0
    35e2:	a0 ea       	ldi	r26, 0xA0	; 160
    35e4:	b1 e4       	ldi	r27, 0x41	; 65
    35e6:	8b 87       	std	Y+11, r24	; 0x0b
    35e8:	9c 87       	std	Y+12, r25	; 0x0c
    35ea:	ad 87       	std	Y+13, r26	; 0x0d
    35ec:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    35ee:	6b 85       	ldd	r22, Y+11	; 0x0b
    35f0:	7c 85       	ldd	r23, Y+12	; 0x0c
    35f2:	8d 85       	ldd	r24, Y+13	; 0x0d
    35f4:	9e 85       	ldd	r25, Y+14	; 0x0e
    35f6:	20 e0       	ldi	r18, 0x00	; 0
    35f8:	30 e0       	ldi	r19, 0x00	; 0
    35fa:	4a ef       	ldi	r20, 0xFA	; 250
    35fc:	54 e4       	ldi	r21, 0x44	; 68
    35fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3602:	dc 01       	movw	r26, r24
    3604:	cb 01       	movw	r24, r22
    3606:	8f 83       	std	Y+7, r24	; 0x07
    3608:	98 87       	std	Y+8, r25	; 0x08
    360a:	a9 87       	std	Y+9, r26	; 0x09
    360c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    360e:	6f 81       	ldd	r22, Y+7	; 0x07
    3610:	78 85       	ldd	r23, Y+8	; 0x08
    3612:	89 85       	ldd	r24, Y+9	; 0x09
    3614:	9a 85       	ldd	r25, Y+10	; 0x0a
    3616:	20 e0       	ldi	r18, 0x00	; 0
    3618:	30 e0       	ldi	r19, 0x00	; 0
    361a:	40 e8       	ldi	r20, 0x80	; 128
    361c:	5f e3       	ldi	r21, 0x3F	; 63
    361e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3622:	88 23       	and	r24, r24
    3624:	2c f4       	brge	.+10     	; 0x3630 <SET_CGRAM+0x190>
		__ticks = 1;
    3626:	81 e0       	ldi	r24, 0x01	; 1
    3628:	90 e0       	ldi	r25, 0x00	; 0
    362a:	9e 83       	std	Y+6, r25	; 0x06
    362c:	8d 83       	std	Y+5, r24	; 0x05
    362e:	3f c0       	rjmp	.+126    	; 0x36ae <SET_CGRAM+0x20e>
	else if (__tmp > 65535)
    3630:	6f 81       	ldd	r22, Y+7	; 0x07
    3632:	78 85       	ldd	r23, Y+8	; 0x08
    3634:	89 85       	ldd	r24, Y+9	; 0x09
    3636:	9a 85       	ldd	r25, Y+10	; 0x0a
    3638:	20 e0       	ldi	r18, 0x00	; 0
    363a:	3f ef       	ldi	r19, 0xFF	; 255
    363c:	4f e7       	ldi	r20, 0x7F	; 127
    363e:	57 e4       	ldi	r21, 0x47	; 71
    3640:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3644:	18 16       	cp	r1, r24
    3646:	4c f5       	brge	.+82     	; 0x369a <SET_CGRAM+0x1fa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3648:	6b 85       	ldd	r22, Y+11	; 0x0b
    364a:	7c 85       	ldd	r23, Y+12	; 0x0c
    364c:	8d 85       	ldd	r24, Y+13	; 0x0d
    364e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3650:	20 e0       	ldi	r18, 0x00	; 0
    3652:	30 e0       	ldi	r19, 0x00	; 0
    3654:	40 e2       	ldi	r20, 0x20	; 32
    3656:	51 e4       	ldi	r21, 0x41	; 65
    3658:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    365c:	dc 01       	movw	r26, r24
    365e:	cb 01       	movw	r24, r22
    3660:	bc 01       	movw	r22, r24
    3662:	cd 01       	movw	r24, r26
    3664:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3668:	dc 01       	movw	r26, r24
    366a:	cb 01       	movw	r24, r22
    366c:	9e 83       	std	Y+6, r25	; 0x06
    366e:	8d 83       	std	Y+5, r24	; 0x05
    3670:	0f c0       	rjmp	.+30     	; 0x3690 <SET_CGRAM+0x1f0>
    3672:	88 ec       	ldi	r24, 0xC8	; 200
    3674:	90 e0       	ldi	r25, 0x00	; 0
    3676:	9c 83       	std	Y+4, r25	; 0x04
    3678:	8b 83       	std	Y+3, r24	; 0x03
    367a:	8b 81       	ldd	r24, Y+3	; 0x03
    367c:	9c 81       	ldd	r25, Y+4	; 0x04
    367e:	01 97       	sbiw	r24, 0x01	; 1
    3680:	f1 f7       	brne	.-4      	; 0x367e <SET_CGRAM+0x1de>
    3682:	9c 83       	std	Y+4, r25	; 0x04
    3684:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3686:	8d 81       	ldd	r24, Y+5	; 0x05
    3688:	9e 81       	ldd	r25, Y+6	; 0x06
    368a:	01 97       	sbiw	r24, 0x01	; 1
    368c:	9e 83       	std	Y+6, r25	; 0x06
    368e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3690:	8d 81       	ldd	r24, Y+5	; 0x05
    3692:	9e 81       	ldd	r25, Y+6	; 0x06
    3694:	00 97       	sbiw	r24, 0x00	; 0
    3696:	69 f7       	brne	.-38     	; 0x3672 <SET_CGRAM+0x1d2>
    3698:	14 c0       	rjmp	.+40     	; 0x36c2 <SET_CGRAM+0x222>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    369a:	6f 81       	ldd	r22, Y+7	; 0x07
    369c:	78 85       	ldd	r23, Y+8	; 0x08
    369e:	89 85       	ldd	r24, Y+9	; 0x09
    36a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    36a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36a6:	dc 01       	movw	r26, r24
    36a8:	cb 01       	movw	r24, r22
    36aa:	9e 83       	std	Y+6, r25	; 0x06
    36ac:	8d 83       	std	Y+5, r24	; 0x05
    36ae:	8d 81       	ldd	r24, Y+5	; 0x05
    36b0:	9e 81       	ldd	r25, Y+6	; 0x06
    36b2:	9a 83       	std	Y+2, r25	; 0x02
    36b4:	89 83       	std	Y+1, r24	; 0x01
    36b6:	89 81       	ldd	r24, Y+1	; 0x01
    36b8:	9a 81       	ldd	r25, Y+2	; 0x02
    36ba:	01 97       	sbiw	r24, 0x01	; 1
    36bc:	f1 f7       	brne	.-4      	; 0x36ba <SET_CGRAM+0x21a>
    36be:	9a 83       	std	Y+2, r25	; 0x02
    36c0:	89 83       	std	Y+1, r24	; 0x01
		LCD_Write_Caracter(Array[i]);
		_delay_ms(2);
	}
	// LCD_Commands(0x80);
	_delay_ms(20);
}
    36c2:	a0 96       	adiw	r28, 0x20	; 32
    36c4:	0f b6       	in	r0, 0x3f	; 63
    36c6:	f8 94       	cli
    36c8:	de bf       	out	0x3e, r29	; 62
    36ca:	0f be       	out	0x3f, r0	; 63
    36cc:	cd bf       	out	0x3d, r28	; 61
    36ce:	cf 91       	pop	r28
    36d0:	df 91       	pop	r29
    36d2:	08 95       	ret

000036d4 <LCD_Write_Number>:
/************************************************************************************/
/*****************************DISPLY NUMBER ON LCD***********************************/
/************************************************************************************/

void LCD_Write_Number(uint32 Number)
{
    36d4:	0f 93       	push	r16
    36d6:	1f 93       	push	r17
    36d8:	df 93       	push	r29
    36da:	cf 93       	push	r28
    36dc:	cd b7       	in	r28, 0x3d	; 61
    36de:	de b7       	in	r29, 0x3e	; 62
    36e0:	2f 97       	sbiw	r28, 0x0f	; 15
    36e2:	0f b6       	in	r0, 0x3f	; 63
    36e4:	f8 94       	cli
    36e6:	de bf       	out	0x3e, r29	; 62
    36e8:	0f be       	out	0x3f, r0	; 63
    36ea:	cd bf       	out	0x3d, r28	; 61
    36ec:	6c 87       	std	Y+12, r22	; 0x0c
    36ee:	7d 87       	std	Y+13, r23	; 0x0d
    36f0:	8e 87       	std	Y+14, r24	; 0x0e
    36f2:	9f 87       	std	Y+15, r25	; 0x0f

	sint8 txt[10] = {0};
    36f4:	8a e0       	ldi	r24, 0x0A	; 10
    36f6:	fe 01       	movw	r30, r28
    36f8:	32 96       	adiw	r30, 0x02	; 2
    36fa:	df 01       	movw	r26, r30
    36fc:	98 2f       	mov	r25, r24
    36fe:	1d 92       	st	X+, r1
    3700:	9a 95       	dec	r25
    3702:	e9 f7       	brne	.-6      	; 0x36fe <LCD_Write_Number+0x2a>
	sint8 i = 0;
    3704:	19 82       	std	Y+1, r1	; 0x01
	if(Number == 0)
    3706:	8c 85       	ldd	r24, Y+12	; 0x0c
    3708:	9d 85       	ldd	r25, Y+13	; 0x0d
    370a:	ae 85       	ldd	r26, Y+14	; 0x0e
    370c:	bf 85       	ldd	r27, Y+15	; 0x0f
    370e:	00 97       	sbiw	r24, 0x00	; 0
    3710:	a1 05       	cpc	r26, r1
    3712:	b1 05       	cpc	r27, r1
    3714:	21 f4       	brne	.+8      	; 0x371e <LCD_Write_Number+0x4a>
	{
		LCD_Write_Caracter('0');
    3716:	80 e3       	ldi	r24, 0x30	; 48
    3718:	0e 94 5a 18 	call	0x30b4	; 0x30b4 <LCD_Write_Caracter>
    371c:	51 c0       	rjmp	.+162    	; 0x37c0 <LCD_Write_Number+0xec>
		return;
	}

	for (i = 0; Number != 0; i++ )
    371e:	19 82       	std	Y+1, r1	; 0x01
    3720:	30 c0       	rjmp	.+96     	; 0x3782 <LCD_Write_Number+0xae>
	{
		txt[i] = Number%10 + 48;    // 25%10  == 5                (48+5 (Ascie code) =  5
    3722:	89 81       	ldd	r24, Y+1	; 0x01
    3724:	08 2f       	mov	r16, r24
    3726:	11 27       	eor	r17, r17
    3728:	07 fd       	sbrc	r16, 7
    372a:	10 95       	com	r17
    372c:	8c 85       	ldd	r24, Y+12	; 0x0c
    372e:	9d 85       	ldd	r25, Y+13	; 0x0d
    3730:	ae 85       	ldd	r26, Y+14	; 0x0e
    3732:	bf 85       	ldd	r27, Y+15	; 0x0f
    3734:	2a e0       	ldi	r18, 0x0A	; 10
    3736:	30 e0       	ldi	r19, 0x00	; 0
    3738:	40 e0       	ldi	r20, 0x00	; 0
    373a:	50 e0       	ldi	r21, 0x00	; 0
    373c:	bc 01       	movw	r22, r24
    373e:	cd 01       	movw	r24, r26
    3740:	0e 94 04 28 	call	0x5008	; 0x5008 <__udivmodsi4>
    3744:	dc 01       	movw	r26, r24
    3746:	cb 01       	movw	r24, r22
    3748:	80 5d       	subi	r24, 0xD0	; 208
    374a:	28 2f       	mov	r18, r24
    374c:	ce 01       	movw	r24, r28
    374e:	02 96       	adiw	r24, 0x02	; 2
    3750:	fc 01       	movw	r30, r24
    3752:	e0 0f       	add	r30, r16
    3754:	f1 1f       	adc	r31, r17
    3756:	20 83       	st	Z, r18
		Number = Number  / 10 ;     // 25/10  == 2.5
    3758:	8c 85       	ldd	r24, Y+12	; 0x0c
    375a:	9d 85       	ldd	r25, Y+13	; 0x0d
    375c:	ae 85       	ldd	r26, Y+14	; 0x0e
    375e:	bf 85       	ldd	r27, Y+15	; 0x0f
    3760:	2a e0       	ldi	r18, 0x0A	; 10
    3762:	30 e0       	ldi	r19, 0x00	; 0
    3764:	40 e0       	ldi	r20, 0x00	; 0
    3766:	50 e0       	ldi	r21, 0x00	; 0
    3768:	bc 01       	movw	r22, r24
    376a:	cd 01       	movw	r24, r26
    376c:	0e 94 04 28 	call	0x5008	; 0x5008 <__udivmodsi4>
    3770:	da 01       	movw	r26, r20
    3772:	c9 01       	movw	r24, r18
    3774:	8c 87       	std	Y+12, r24	; 0x0c
    3776:	9d 87       	std	Y+13, r25	; 0x0d
    3778:	ae 87       	std	Y+14, r26	; 0x0e
    377a:	bf 87       	std	Y+15, r27	; 0x0f
	{
		LCD_Write_Caracter('0');
		return;
	}

	for (i = 0; Number != 0; i++ )
    377c:	89 81       	ldd	r24, Y+1	; 0x01
    377e:	8f 5f       	subi	r24, 0xFF	; 255
    3780:	89 83       	std	Y+1, r24	; 0x01
    3782:	8c 85       	ldd	r24, Y+12	; 0x0c
    3784:	9d 85       	ldd	r25, Y+13	; 0x0d
    3786:	ae 85       	ldd	r26, Y+14	; 0x0e
    3788:	bf 85       	ldd	r27, Y+15	; 0x0f
    378a:	00 97       	sbiw	r24, 0x00	; 0
    378c:	a1 05       	cpc	r26, r1
    378e:	b1 05       	cpc	r27, r1
    3790:	41 f6       	brne	.-112    	; 0x3722 <LCD_Write_Number+0x4e>
	{
		txt[i] = Number%10 + 48;    // 25%10  == 5                (48+5 (Ascie code) =  5
		Number = Number  / 10 ;     // 25/10  == 2.5
	}

	i--;
    3792:	89 81       	ldd	r24, Y+1	; 0x01
    3794:	81 50       	subi	r24, 0x01	; 1
    3796:	89 83       	std	Y+1, r24	; 0x01
    3798:	10 c0       	rjmp	.+32     	; 0x37ba <LCD_Write_Number+0xe6>
	while(i >= 0)
	{
		LCD_Write_Caracter(txt[i]);  //25
    379a:	89 81       	ldd	r24, Y+1	; 0x01
    379c:	28 2f       	mov	r18, r24
    379e:	33 27       	eor	r19, r19
    37a0:	27 fd       	sbrc	r18, 7
    37a2:	30 95       	com	r19
    37a4:	ce 01       	movw	r24, r28
    37a6:	02 96       	adiw	r24, 0x02	; 2
    37a8:	fc 01       	movw	r30, r24
    37aa:	e2 0f       	add	r30, r18
    37ac:	f3 1f       	adc	r31, r19
    37ae:	80 81       	ld	r24, Z
    37b0:	0e 94 5a 18 	call	0x30b4	; 0x30b4 <LCD_Write_Caracter>
		i--;
    37b4:	89 81       	ldd	r24, Y+1	; 0x01
    37b6:	81 50       	subi	r24, 0x01	; 1
    37b8:	89 83       	std	Y+1, r24	; 0x01
		txt[i] = Number%10 + 48;    // 25%10  == 5                (48+5 (Ascie code) =  5
		Number = Number  / 10 ;     // 25/10  == 2.5
	}

	i--;
	while(i >= 0)
    37ba:	89 81       	ldd	r24, Y+1	; 0x01
    37bc:	88 23       	and	r24, r24
    37be:	6c f7       	brge	.-38     	; 0x379a <LCD_Write_Number+0xc6>
	{
		LCD_Write_Caracter(txt[i]);  //25
		i--;
	}
	//return txt ;
}
    37c0:	2f 96       	adiw	r28, 0x0f	; 15
    37c2:	0f b6       	in	r0, 0x3f	; 63
    37c4:	f8 94       	cli
    37c6:	de bf       	out	0x3e, r29	; 62
    37c8:	0f be       	out	0x3f, r0	; 63
    37ca:	cd bf       	out	0x3d, r28	; 61
    37cc:	cf 91       	pop	r28
    37ce:	df 91       	pop	r29
    37d0:	1f 91       	pop	r17
    37d2:	0f 91       	pop	r16
    37d4:	08 95       	ret

000037d6 <CLCD_voidWriteNumber>:




uint8 CLCD_voidWriteNumber(uint32 Copy_u8Number)
{
    37d6:	df 93       	push	r29
    37d8:	cf 93       	push	r28
    37da:	cd b7       	in	r28, 0x3d	; 61
    37dc:	de b7       	in	r29, 0x3e	; 62
    37de:	61 97       	sbiw	r28, 0x11	; 17
    37e0:	0f b6       	in	r0, 0x3f	; 63
    37e2:	f8 94       	cli
    37e4:	de bf       	out	0x3e, r29	; 62
    37e6:	0f be       	out	0x3f, r0	; 63
    37e8:	cd bf       	out	0x3d, r28	; 61
    37ea:	6e 87       	std	Y+14, r22	; 0x0e
    37ec:	7f 87       	std	Y+15, r23	; 0x0f
    37ee:	88 8b       	std	Y+16, r24	; 0x10
    37f0:	99 8b       	std	Y+17, r25	; 0x11

	uint8 Local_u8SplitNum;
		uint8 Local_u8Counter=0;
    37f2:	1a 82       	std	Y+2, r1	; 0x02
		uint8 Local_u8Array[10];
		uint8 returnnuber =  Copy_u8Number ;
    37f4:	8e 85       	ldd	r24, Y+14	; 0x0e
    37f6:	89 83       	std	Y+1, r24	; 0x01
		if(Copy_u8Number == 0)
    37f8:	8e 85       	ldd	r24, Y+14	; 0x0e
    37fa:	9f 85       	ldd	r25, Y+15	; 0x0f
    37fc:	a8 89       	ldd	r26, Y+16	; 0x10
    37fe:	b9 89       	ldd	r27, Y+17	; 0x11
    3800:	00 97       	sbiw	r24, 0x00	; 0
    3802:	a1 05       	cpc	r26, r1
    3804:	b1 05       	cpc	r27, r1
    3806:	99 f5       	brne	.+102    	; 0x386e <CLCD_voidWriteNumber+0x98>
		{
			LCD_Write_Caracter(Copy_u8Number+0x30);
    3808:	8e 85       	ldd	r24, Y+14	; 0x0e
    380a:	80 5d       	subi	r24, 0xD0	; 208
    380c:	0e 94 5a 18 	call	0x30b4	; 0x30b4 <LCD_Write_Caracter>
    3810:	4c c0       	rjmp	.+152    	; 0x38aa <CLCD_voidWriteNumber+0xd4>
		}
		else
		{
			while(Copy_u8Number >0)
			{
				Local_u8SplitNum = (Copy_u8Number % 10);
    3812:	8e 85       	ldd	r24, Y+14	; 0x0e
    3814:	9f 85       	ldd	r25, Y+15	; 0x0f
    3816:	a8 89       	ldd	r26, Y+16	; 0x10
    3818:	b9 89       	ldd	r27, Y+17	; 0x11
    381a:	2a e0       	ldi	r18, 0x0A	; 10
    381c:	30 e0       	ldi	r19, 0x00	; 0
    381e:	40 e0       	ldi	r20, 0x00	; 0
    3820:	50 e0       	ldi	r21, 0x00	; 0
    3822:	bc 01       	movw	r22, r24
    3824:	cd 01       	movw	r24, r26
    3826:	0e 94 04 28 	call	0x5008	; 0x5008 <__udivmodsi4>
    382a:	dc 01       	movw	r26, r24
    382c:	cb 01       	movw	r24, r22
    382e:	8b 83       	std	Y+3, r24	; 0x03
				Local_u8Array[Local_u8Counter]=Local_u8SplitNum;
    3830:	8a 81       	ldd	r24, Y+2	; 0x02
    3832:	28 2f       	mov	r18, r24
    3834:	30 e0       	ldi	r19, 0x00	; 0
    3836:	ce 01       	movw	r24, r28
    3838:	04 96       	adiw	r24, 0x04	; 4
    383a:	fc 01       	movw	r30, r24
    383c:	e2 0f       	add	r30, r18
    383e:	f3 1f       	adc	r31, r19
    3840:	8b 81       	ldd	r24, Y+3	; 0x03
    3842:	80 83       	st	Z, r24
				Copy_u8Number = Copy_u8Number/10;
    3844:	8e 85       	ldd	r24, Y+14	; 0x0e
    3846:	9f 85       	ldd	r25, Y+15	; 0x0f
    3848:	a8 89       	ldd	r26, Y+16	; 0x10
    384a:	b9 89       	ldd	r27, Y+17	; 0x11
    384c:	2a e0       	ldi	r18, 0x0A	; 10
    384e:	30 e0       	ldi	r19, 0x00	; 0
    3850:	40 e0       	ldi	r20, 0x00	; 0
    3852:	50 e0       	ldi	r21, 0x00	; 0
    3854:	bc 01       	movw	r22, r24
    3856:	cd 01       	movw	r24, r26
    3858:	0e 94 04 28 	call	0x5008	; 0x5008 <__udivmodsi4>
    385c:	da 01       	movw	r26, r20
    385e:	c9 01       	movw	r24, r18
    3860:	8e 87       	std	Y+14, r24	; 0x0e
    3862:	9f 87       	std	Y+15, r25	; 0x0f
    3864:	a8 8b       	std	Y+16, r26	; 0x10
    3866:	b9 8b       	std	Y+17, r27	; 0x11
				Local_u8Counter++;
    3868:	8a 81       	ldd	r24, Y+2	; 0x02
    386a:	8f 5f       	subi	r24, 0xFF	; 255
    386c:	8a 83       	std	Y+2, r24	; 0x02
		{
			LCD_Write_Caracter(Copy_u8Number+0x30);
		}
		else
		{
			while(Copy_u8Number >0)
    386e:	8e 85       	ldd	r24, Y+14	; 0x0e
    3870:	9f 85       	ldd	r25, Y+15	; 0x0f
    3872:	a8 89       	ldd	r26, Y+16	; 0x10
    3874:	b9 89       	ldd	r27, Y+17	; 0x11
    3876:	00 97       	sbiw	r24, 0x00	; 0
    3878:	a1 05       	cpc	r26, r1
    387a:	b1 05       	cpc	r27, r1
    387c:	51 f6       	brne	.-108    	; 0x3812 <CLCD_voidWriteNumber+0x3c>
				Local_u8SplitNum = (Copy_u8Number % 10);
				Local_u8Array[Local_u8Counter]=Local_u8SplitNum;
				Copy_u8Number = Copy_u8Number/10;
				Local_u8Counter++;
			}
			for(Local_u8Counter=Local_u8Counter-1 ; Local_u8Counter>=0 ; Local_u8Counter--)
    387e:	8a 81       	ldd	r24, Y+2	; 0x02
    3880:	81 50       	subi	r24, 0x01	; 1
    3882:	8a 83       	std	Y+2, r24	; 0x02
			{
				LCD_Write_Caracter(Local_u8Array[Local_u8Counter]+0x30);
    3884:	8a 81       	ldd	r24, Y+2	; 0x02
    3886:	28 2f       	mov	r18, r24
    3888:	30 e0       	ldi	r19, 0x00	; 0
    388a:	ce 01       	movw	r24, r28
    388c:	04 96       	adiw	r24, 0x04	; 4
    388e:	fc 01       	movw	r30, r24
    3890:	e2 0f       	add	r30, r18
    3892:	f3 1f       	adc	r31, r19
    3894:	80 81       	ld	r24, Z
    3896:	80 5d       	subi	r24, 0xD0	; 208
    3898:	0e 94 5a 18 	call	0x30b4	; 0x30b4 <LCD_Write_Caracter>
				if(Local_u8Counter == 0)
    389c:	8a 81       	ldd	r24, Y+2	; 0x02
    389e:	88 23       	and	r24, r24
    38a0:	21 f0       	breq	.+8      	; 0x38aa <CLCD_voidWriteNumber+0xd4>
				Local_u8SplitNum = (Copy_u8Number % 10);
				Local_u8Array[Local_u8Counter]=Local_u8SplitNum;
				Copy_u8Number = Copy_u8Number/10;
				Local_u8Counter++;
			}
			for(Local_u8Counter=Local_u8Counter-1 ; Local_u8Counter>=0 ; Local_u8Counter--)
    38a2:	8a 81       	ldd	r24, Y+2	; 0x02
    38a4:	81 50       	subi	r24, 0x01	; 1
    38a6:	8a 83       	std	Y+2, r24	; 0x02
    38a8:	ed cf       	rjmp	.-38     	; 0x3884 <CLCD_voidWriteNumber+0xae>
					break;
				}
			}

		}
		return returnnuber ;
    38aa:	89 81       	ldd	r24, Y+1	; 0x01
}
    38ac:	61 96       	adiw	r28, 0x11	; 17
    38ae:	0f b6       	in	r0, 0x3f	; 63
    38b0:	f8 94       	cli
    38b2:	de bf       	out	0x3e, r29	; 62
    38b4:	0f be       	out	0x3f, r0	; 63
    38b6:	cd bf       	out	0x3d, r28	; 61
    38b8:	cf 91       	pop	r28
    38ba:	df 91       	pop	r29
    38bc:	08 95       	ret

000038be <KPD_u8adjust4x4KPD>:
#include "util/delay.h"

static uint8 KPD_u8adjust4x4KPD(uint8 KPD_u8CopyRowColNum);

static uint8 KPD_u8adjust4x4KPD(uint8 KPD_u8CopyRowColNum)
{
    38be:	df 93       	push	r29
    38c0:	cf 93       	push	r28
    38c2:	00 d0       	rcall	.+0      	; 0x38c4 <KPD_u8adjust4x4KPD+0x6>
    38c4:	00 d0       	rcall	.+0      	; 0x38c6 <KPD_u8adjust4x4KPD+0x8>
    38c6:	cd b7       	in	r28, 0x3d	; 61
    38c8:	de b7       	in	r29, 0x3e	; 62
    38ca:	89 83       	std	Y+1, r24	; 0x01
	switch (KPD_u8CopyRowColNum)
    38cc:	89 81       	ldd	r24, Y+1	; 0x01
    38ce:	28 2f       	mov	r18, r24
    38d0:	30 e0       	ldi	r19, 0x00	; 0
    38d2:	3c 83       	std	Y+4, r19	; 0x04
    38d4:	2b 83       	std	Y+3, r18	; 0x03
    38d6:	8b 81       	ldd	r24, Y+3	; 0x03
    38d8:	9c 81       	ldd	r25, Y+4	; 0x04
    38da:	88 30       	cpi	r24, 0x08	; 8
    38dc:	91 05       	cpc	r25, r1
    38de:	09 f4       	brne	.+2      	; 0x38e2 <KPD_u8adjust4x4KPD+0x24>
    38e0:	70 c0       	rjmp	.+224    	; 0x39c2 <KPD_u8adjust4x4KPD+0x104>
    38e2:	2b 81       	ldd	r18, Y+3	; 0x03
    38e4:	3c 81       	ldd	r19, Y+4	; 0x04
    38e6:	29 30       	cpi	r18, 0x09	; 9
    38e8:	31 05       	cpc	r19, r1
    38ea:	5c f5       	brge	.+86     	; 0x3942 <KPD_u8adjust4x4KPD+0x84>
    38ec:	8b 81       	ldd	r24, Y+3	; 0x03
    38ee:	9c 81       	ldd	r25, Y+4	; 0x04
    38f0:	84 30       	cpi	r24, 0x04	; 4
    38f2:	91 05       	cpc	r25, r1
    38f4:	09 f4       	brne	.+2      	; 0x38f8 <KPD_u8adjust4x4KPD+0x3a>
    38f6:	59 c0       	rjmp	.+178    	; 0x39aa <KPD_u8adjust4x4KPD+0xec>
    38f8:	2b 81       	ldd	r18, Y+3	; 0x03
    38fa:	3c 81       	ldd	r19, Y+4	; 0x04
    38fc:	25 30       	cpi	r18, 0x05	; 5
    38fe:	31 05       	cpc	r19, r1
    3900:	9c f4       	brge	.+38     	; 0x3928 <KPD_u8adjust4x4KPD+0x6a>
    3902:	8b 81       	ldd	r24, Y+3	; 0x03
    3904:	9c 81       	ldd	r25, Y+4	; 0x04
    3906:	82 30       	cpi	r24, 0x02	; 2
    3908:	91 05       	cpc	r25, r1
    390a:	09 f4       	brne	.+2      	; 0x390e <KPD_u8adjust4x4KPD+0x50>
    390c:	48 c0       	rjmp	.+144    	; 0x399e <KPD_u8adjust4x4KPD+0xe0>
    390e:	2b 81       	ldd	r18, Y+3	; 0x03
    3910:	3c 81       	ldd	r19, Y+4	; 0x04
    3912:	23 30       	cpi	r18, 0x03	; 3
    3914:	31 05       	cpc	r19, r1
    3916:	0c f0       	brlt	.+2      	; 0x391a <KPD_u8adjust4x4KPD+0x5c>
    3918:	45 c0       	rjmp	.+138    	; 0x39a4 <KPD_u8adjust4x4KPD+0xe6>
    391a:	8b 81       	ldd	r24, Y+3	; 0x03
    391c:	9c 81       	ldd	r25, Y+4	; 0x04
    391e:	81 30       	cpi	r24, 0x01	; 1
    3920:	91 05       	cpc	r25, r1
    3922:	09 f4       	brne	.+2      	; 0x3926 <KPD_u8adjust4x4KPD+0x68>
    3924:	39 c0       	rjmp	.+114    	; 0x3998 <KPD_u8adjust4x4KPD+0xda>
    3926:	67 c0       	rjmp	.+206    	; 0x39f6 <KPD_u8adjust4x4KPD+0x138>
    3928:	2b 81       	ldd	r18, Y+3	; 0x03
    392a:	3c 81       	ldd	r19, Y+4	; 0x04
    392c:	26 30       	cpi	r18, 0x06	; 6
    392e:	31 05       	cpc	r19, r1
    3930:	09 f4       	brne	.+2      	; 0x3934 <KPD_u8adjust4x4KPD+0x76>
    3932:	41 c0       	rjmp	.+130    	; 0x39b6 <KPD_u8adjust4x4KPD+0xf8>
    3934:	8b 81       	ldd	r24, Y+3	; 0x03
    3936:	9c 81       	ldd	r25, Y+4	; 0x04
    3938:	87 30       	cpi	r24, 0x07	; 7
    393a:	91 05       	cpc	r25, r1
    393c:	0c f0       	brlt	.+2      	; 0x3940 <KPD_u8adjust4x4KPD+0x82>
    393e:	3e c0       	rjmp	.+124    	; 0x39bc <KPD_u8adjust4x4KPD+0xfe>
    3940:	37 c0       	rjmp	.+110    	; 0x39b0 <KPD_u8adjust4x4KPD+0xf2>
    3942:	2b 81       	ldd	r18, Y+3	; 0x03
    3944:	3c 81       	ldd	r19, Y+4	; 0x04
    3946:	2c 30       	cpi	r18, 0x0C	; 12
    3948:	31 05       	cpc	r19, r1
    394a:	09 f4       	brne	.+2      	; 0x394e <KPD_u8adjust4x4KPD+0x90>
    394c:	46 c0       	rjmp	.+140    	; 0x39da <KPD_u8adjust4x4KPD+0x11c>
    394e:	8b 81       	ldd	r24, Y+3	; 0x03
    3950:	9c 81       	ldd	r25, Y+4	; 0x04
    3952:	8d 30       	cpi	r24, 0x0D	; 13
    3954:	91 05       	cpc	r25, r1
    3956:	5c f4       	brge	.+22     	; 0x396e <KPD_u8adjust4x4KPD+0xb0>
    3958:	2b 81       	ldd	r18, Y+3	; 0x03
    395a:	3c 81       	ldd	r19, Y+4	; 0x04
    395c:	2a 30       	cpi	r18, 0x0A	; 10
    395e:	31 05       	cpc	r19, r1
    3960:	b1 f1       	breq	.+108    	; 0x39ce <KPD_u8adjust4x4KPD+0x110>
    3962:	8b 81       	ldd	r24, Y+3	; 0x03
    3964:	9c 81       	ldd	r25, Y+4	; 0x04
    3966:	8b 30       	cpi	r24, 0x0B	; 11
    3968:	91 05       	cpc	r25, r1
    396a:	a4 f5       	brge	.+104    	; 0x39d4 <KPD_u8adjust4x4KPD+0x116>
    396c:	2d c0       	rjmp	.+90     	; 0x39c8 <KPD_u8adjust4x4KPD+0x10a>
    396e:	2b 81       	ldd	r18, Y+3	; 0x03
    3970:	3c 81       	ldd	r19, Y+4	; 0x04
    3972:	2e 30       	cpi	r18, 0x0E	; 14
    3974:	31 05       	cpc	r19, r1
    3976:	b9 f1       	breq	.+110    	; 0x39e6 <KPD_u8adjust4x4KPD+0x128>
    3978:	8b 81       	ldd	r24, Y+3	; 0x03
    397a:	9c 81       	ldd	r25, Y+4	; 0x04
    397c:	8e 30       	cpi	r24, 0x0E	; 14
    397e:	91 05       	cpc	r25, r1
    3980:	7c f1       	brlt	.+94     	; 0x39e0 <KPD_u8adjust4x4KPD+0x122>
    3982:	2b 81       	ldd	r18, Y+3	; 0x03
    3984:	3c 81       	ldd	r19, Y+4	; 0x04
    3986:	2f 30       	cpi	r18, 0x0F	; 15
    3988:	31 05       	cpc	r19, r1
    398a:	79 f1       	breq	.+94     	; 0x39ea <KPD_u8adjust4x4KPD+0x12c>
    398c:	8b 81       	ldd	r24, Y+3	; 0x03
    398e:	9c 81       	ldd	r25, Y+4	; 0x04
    3990:	80 31       	cpi	r24, 0x10	; 16
    3992:	91 05       	cpc	r25, r1
    3994:	69 f1       	breq	.+90     	; 0x39f0 <KPD_u8adjust4x4KPD+0x132>
    3996:	2f c0       	rjmp	.+94     	; 0x39f6 <KPD_u8adjust4x4KPD+0x138>
	{
		case 1	: return 7	  ; break;
    3998:	97 e0       	ldi	r25, 0x07	; 7
    399a:	9a 83       	std	Y+2, r25	; 0x02
    399c:	2e c0       	rjmp	.+92     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 2	: return 8	  ; break;
    399e:	28 e0       	ldi	r18, 0x08	; 8
    39a0:	2a 83       	std	Y+2, r18	; 0x02
    39a2:	2b c0       	rjmp	.+86     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 3	: return 9	  ; break;
    39a4:	39 e0       	ldi	r19, 0x09	; 9
    39a6:	3a 83       	std	Y+2, r19	; 0x02
    39a8:	28 c0       	rjmp	.+80     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 4	: return '/'  ; break; //0x2F
    39aa:	8f e2       	ldi	r24, 0x2F	; 47
    39ac:	8a 83       	std	Y+2, r24	; 0x02
    39ae:	25 c0       	rjmp	.+74     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 5	: return 4	  ; break;
    39b0:	94 e0       	ldi	r25, 0x04	; 4
    39b2:	9a 83       	std	Y+2, r25	; 0x02
    39b4:	22 c0       	rjmp	.+68     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 6	: return 5	  ; break;
    39b6:	25 e0       	ldi	r18, 0x05	; 5
    39b8:	2a 83       	std	Y+2, r18	; 0x02
    39ba:	1f c0       	rjmp	.+62     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 7	: return 6	  ; break;
    39bc:	36 e0       	ldi	r19, 0x06	; 6
    39be:	3a 83       	std	Y+2, r19	; 0x02
    39c0:	1c c0       	rjmp	.+56     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 8	: return 42  ; break; //0x2A
    39c2:	8a e2       	ldi	r24, 0x2A	; 42
    39c4:	8a 83       	std	Y+2, r24	; 0x02
    39c6:	19 c0       	rjmp	.+50     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 9	: return 1	  ; break;
    39c8:	91 e0       	ldi	r25, 0x01	; 1
    39ca:	9a 83       	std	Y+2, r25	; 0x02
    39cc:	16 c0       	rjmp	.+44     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 10 : return 2	  ; break;
    39ce:	22 e0       	ldi	r18, 0x02	; 2
    39d0:	2a 83       	std	Y+2, r18	; 0x02
    39d2:	13 c0       	rjmp	.+38     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 11 : return 3	  ; break;
    39d4:	33 e0       	ldi	r19, 0x03	; 3
    39d6:	3a 83       	std	Y+2, r19	; 0x02
    39d8:	10 c0       	rjmp	.+32     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 12 : return '-'  ; break;//0x2D
    39da:	8d e2       	ldi	r24, 0x2D	; 45
    39dc:	8a 83       	std	Y+2, r24	; 0x02
    39de:	0d c0       	rjmp	.+26     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 13 : return 'C'  ; break;
    39e0:	93 e4       	ldi	r25, 0x43	; 67
    39e2:	9a 83       	std	Y+2, r25	; 0x02
    39e4:	0a c0       	rjmp	.+20     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 14 : return 0    ; break;
    39e6:	1a 82       	std	Y+2, r1	; 0x02
    39e8:	08 c0       	rjmp	.+16     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 15 : return '='  ; break; //0x3D
    39ea:	2d e3       	ldi	r18, 0x3D	; 61
    39ec:	2a 83       	std	Y+2, r18	; 0x02
    39ee:	05 c0       	rjmp	.+10     	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		case 16 : return '+'  ; break; //0x2B
    39f0:	3b e2       	ldi	r19, 0x2B	; 43
    39f2:	3a 83       	std	Y+2, r19	; 0x02
    39f4:	02 c0       	rjmp	.+4      	; 0x39fa <KPD_u8adjust4x4KPD+0x13c>
		default : return '%';
    39f6:	85 e2       	ldi	r24, 0x25	; 37
    39f8:	8a 83       	std	Y+2, r24	; 0x02
    39fa:	8a 81       	ldd	r24, Y+2	; 0x02
	}
}
    39fc:	0f 90       	pop	r0
    39fe:	0f 90       	pop	r0
    3a00:	0f 90       	pop	r0
    3a02:	0f 90       	pop	r0
    3a04:	cf 91       	pop	r28
    3a06:	df 91       	pop	r29
    3a08:	08 95       	ret

00003a0a <KEYBAD_ReturnData>:

uint8 KEYBAD_ReturnData(void)
{
    3a0a:	df 93       	push	r29
    3a0c:	cf 93       	push	r28
    3a0e:	cd b7       	in	r28, 0x3d	; 61
    3a10:	de b7       	in	r29, 0x3e	; 62
    3a12:	60 97       	sbiw	r28, 0x10	; 16
    3a14:	0f b6       	in	r0, 0x3f	; 63
    3a16:	f8 94       	cli
    3a18:	de bf       	out	0x3e, r29	; 62
    3a1a:	0f be       	out	0x3f, r0	; 63
    3a1c:	cd bf       	out	0x3d, r28	; 61

	uint8 row , colume ;
	while(1)
	{

		for(colume = 0 ; colume<4 ; colume++)
    3a1e:	1f 86       	std	Y+15, r1	; 0x0f
    3a20:	ba c0       	rjmp	.+372    	; 0x3b96 <KEYBAD_ReturnData+0x18c>
		{
			DIO_VoidSetSpecialPortDir(PORT_USE1,(0b00010000<<colume)) ;
    3a22:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a24:	28 2f       	mov	r18, r24
    3a26:	30 e0       	ldi	r19, 0x00	; 0
    3a28:	80 e1       	ldi	r24, 0x10	; 16
    3a2a:	90 e0       	ldi	r25, 0x00	; 0
    3a2c:	02 c0       	rjmp	.+4      	; 0x3a32 <KEYBAD_ReturnData+0x28>
    3a2e:	88 0f       	add	r24, r24
    3a30:	99 1f       	adc	r25, r25
    3a32:	2a 95       	dec	r18
    3a34:	e2 f7       	brpl	.-8      	; 0x3a2e <KEYBAD_ReturnData+0x24>
    3a36:	98 2f       	mov	r25, r24
    3a38:	81 e0       	ldi	r24, 0x01	; 1
    3a3a:	69 2f       	mov	r22, r25
    3a3c:	0e 94 2f 0f 	call	0x1e5e	; 0x1e5e <DIO_VoidSetSpecialPortDir>
			DIO_VoidSetSpecialPortValue(PORT_USE1,(~(0b00010000<<colume))) ;
    3a40:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a42:	28 2f       	mov	r18, r24
    3a44:	30 e0       	ldi	r19, 0x00	; 0
    3a46:	80 e1       	ldi	r24, 0x10	; 16
    3a48:	90 e0       	ldi	r25, 0x00	; 0
    3a4a:	02 c0       	rjmp	.+4      	; 0x3a50 <KEYBAD_ReturnData+0x46>
    3a4c:	88 0f       	add	r24, r24
    3a4e:	99 1f       	adc	r25, r25
    3a50:	2a 95       	dec	r18
    3a52:	e2 f7       	brpl	.-8      	; 0x3a4c <KEYBAD_ReturnData+0x42>
    3a54:	98 2f       	mov	r25, r24
    3a56:	90 95       	com	r25
    3a58:	81 e0       	ldi	r24, 0x01	; 1
    3a5a:	69 2f       	mov	r22, r25
    3a5c:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <DIO_VoidSetSpecialPortValue>

			for(row = 0 ; row<4 ; row++)
    3a60:	18 8a       	std	Y+16, r1	; 0x10
    3a62:	92 c0       	rjmp	.+292    	; 0x3b88 <KEYBAD_ReturnData+0x17e>
			{
				if(DIO_ReadPinValue(PORT_USE1,row) == 0)
    3a64:	81 e0       	ldi	r24, 0x01	; 1
    3a66:	68 89       	ldd	r22, Y+16	; 0x10
    3a68:	0e 94 a2 0c 	call	0x1944	; 0x1944 <DIO_ReadPinValue>
    3a6c:	88 23       	and	r24, r24
    3a6e:	09 f0       	breq	.+2      	; 0x3a72 <KEYBAD_ReturnData+0x68>
    3a70:	88 c0       	rjmp	.+272    	; 0x3b82 <KEYBAD_ReturnData+0x178>
    3a72:	80 e0       	ldi	r24, 0x00	; 0
    3a74:	90 e0       	ldi	r25, 0x00	; 0
    3a76:	a0 ef       	ldi	r26, 0xF0	; 240
    3a78:	b1 e4       	ldi	r27, 0x41	; 65
    3a7a:	8b 87       	std	Y+11, r24	; 0x0b
    3a7c:	9c 87       	std	Y+12, r25	; 0x0c
    3a7e:	ad 87       	std	Y+13, r26	; 0x0d
    3a80:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a82:	6b 85       	ldd	r22, Y+11	; 0x0b
    3a84:	7c 85       	ldd	r23, Y+12	; 0x0c
    3a86:	8d 85       	ldd	r24, Y+13	; 0x0d
    3a88:	9e 85       	ldd	r25, Y+14	; 0x0e
    3a8a:	20 e0       	ldi	r18, 0x00	; 0
    3a8c:	30 e0       	ldi	r19, 0x00	; 0
    3a8e:	4a ef       	ldi	r20, 0xFA	; 250
    3a90:	54 e4       	ldi	r21, 0x44	; 68
    3a92:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a96:	dc 01       	movw	r26, r24
    3a98:	cb 01       	movw	r24, r22
    3a9a:	8f 83       	std	Y+7, r24	; 0x07
    3a9c:	98 87       	std	Y+8, r25	; 0x08
    3a9e:	a9 87       	std	Y+9, r26	; 0x09
    3aa0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3aa2:	6f 81       	ldd	r22, Y+7	; 0x07
    3aa4:	78 85       	ldd	r23, Y+8	; 0x08
    3aa6:	89 85       	ldd	r24, Y+9	; 0x09
    3aa8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3aaa:	20 e0       	ldi	r18, 0x00	; 0
    3aac:	30 e0       	ldi	r19, 0x00	; 0
    3aae:	40 e8       	ldi	r20, 0x80	; 128
    3ab0:	5f e3       	ldi	r21, 0x3F	; 63
    3ab2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3ab6:	88 23       	and	r24, r24
    3ab8:	2c f4       	brge	.+10     	; 0x3ac4 <KEYBAD_ReturnData+0xba>
		__ticks = 1;
    3aba:	81 e0       	ldi	r24, 0x01	; 1
    3abc:	90 e0       	ldi	r25, 0x00	; 0
    3abe:	9e 83       	std	Y+6, r25	; 0x06
    3ac0:	8d 83       	std	Y+5, r24	; 0x05
    3ac2:	3f c0       	rjmp	.+126    	; 0x3b42 <KEYBAD_ReturnData+0x138>
	else if (__tmp > 65535)
    3ac4:	6f 81       	ldd	r22, Y+7	; 0x07
    3ac6:	78 85       	ldd	r23, Y+8	; 0x08
    3ac8:	89 85       	ldd	r24, Y+9	; 0x09
    3aca:	9a 85       	ldd	r25, Y+10	; 0x0a
    3acc:	20 e0       	ldi	r18, 0x00	; 0
    3ace:	3f ef       	ldi	r19, 0xFF	; 255
    3ad0:	4f e7       	ldi	r20, 0x7F	; 127
    3ad2:	57 e4       	ldi	r21, 0x47	; 71
    3ad4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3ad8:	18 16       	cp	r1, r24
    3ada:	4c f5       	brge	.+82     	; 0x3b2e <KEYBAD_ReturnData+0x124>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3adc:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ade:	7c 85       	ldd	r23, Y+12	; 0x0c
    3ae0:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ae2:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ae4:	20 e0       	ldi	r18, 0x00	; 0
    3ae6:	30 e0       	ldi	r19, 0x00	; 0
    3ae8:	40 e2       	ldi	r20, 0x20	; 32
    3aea:	51 e4       	ldi	r21, 0x41	; 65
    3aec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3af0:	dc 01       	movw	r26, r24
    3af2:	cb 01       	movw	r24, r22
    3af4:	bc 01       	movw	r22, r24
    3af6:	cd 01       	movw	r24, r26
    3af8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3afc:	dc 01       	movw	r26, r24
    3afe:	cb 01       	movw	r24, r22
    3b00:	9e 83       	std	Y+6, r25	; 0x06
    3b02:	8d 83       	std	Y+5, r24	; 0x05
    3b04:	0f c0       	rjmp	.+30     	; 0x3b24 <KEYBAD_ReturnData+0x11a>
    3b06:	88 ec       	ldi	r24, 0xC8	; 200
    3b08:	90 e0       	ldi	r25, 0x00	; 0
    3b0a:	9c 83       	std	Y+4, r25	; 0x04
    3b0c:	8b 83       	std	Y+3, r24	; 0x03
    3b0e:	8b 81       	ldd	r24, Y+3	; 0x03
    3b10:	9c 81       	ldd	r25, Y+4	; 0x04
    3b12:	01 97       	sbiw	r24, 0x01	; 1
    3b14:	f1 f7       	brne	.-4      	; 0x3b12 <KEYBAD_ReturnData+0x108>
    3b16:	9c 83       	std	Y+4, r25	; 0x04
    3b18:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b1a:	8d 81       	ldd	r24, Y+5	; 0x05
    3b1c:	9e 81       	ldd	r25, Y+6	; 0x06
    3b1e:	01 97       	sbiw	r24, 0x01	; 1
    3b20:	9e 83       	std	Y+6, r25	; 0x06
    3b22:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b24:	8d 81       	ldd	r24, Y+5	; 0x05
    3b26:	9e 81       	ldd	r25, Y+6	; 0x06
    3b28:	00 97       	sbiw	r24, 0x00	; 0
    3b2a:	69 f7       	brne	.-38     	; 0x3b06 <KEYBAD_ReturnData+0xfc>
    3b2c:	14 c0       	rjmp	.+40     	; 0x3b56 <KEYBAD_ReturnData+0x14c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b2e:	6f 81       	ldd	r22, Y+7	; 0x07
    3b30:	78 85       	ldd	r23, Y+8	; 0x08
    3b32:	89 85       	ldd	r24, Y+9	; 0x09
    3b34:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b36:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b3a:	dc 01       	movw	r26, r24
    3b3c:	cb 01       	movw	r24, r22
    3b3e:	9e 83       	std	Y+6, r25	; 0x06
    3b40:	8d 83       	std	Y+5, r24	; 0x05
    3b42:	8d 81       	ldd	r24, Y+5	; 0x05
    3b44:	9e 81       	ldd	r25, Y+6	; 0x06
    3b46:	9a 83       	std	Y+2, r25	; 0x02
    3b48:	89 83       	std	Y+1, r24	; 0x01
    3b4a:	89 81       	ldd	r24, Y+1	; 0x01
    3b4c:	9a 81       	ldd	r25, Y+2	; 0x02
    3b4e:	01 97       	sbiw	r24, 0x01	; 1
    3b50:	f1 f7       	brne	.-4      	; 0x3b4e <KEYBAD_ReturnData+0x144>
    3b52:	9a 83       	std	Y+2, r25	; 0x02
    3b54:	89 83       	std	Y+1, r24	; 0x01
				{
                    _delay_ms(30);
					return  KPD_u8adjust4x4KPD((row*4)+colume+1) ;
    3b56:	88 89       	ldd	r24, Y+16	; 0x10
    3b58:	88 2f       	mov	r24, r24
    3b5a:	90 e0       	ldi	r25, 0x00	; 0
    3b5c:	88 0f       	add	r24, r24
    3b5e:	99 1f       	adc	r25, r25
    3b60:	88 0f       	add	r24, r24
    3b62:	99 1f       	adc	r25, r25
    3b64:	98 2f       	mov	r25, r24
    3b66:	8f 85       	ldd	r24, Y+15	; 0x0f
    3b68:	89 0f       	add	r24, r25
    3b6a:	8f 5f       	subi	r24, 0xFF	; 255
    3b6c:	0e 94 5f 1c 	call	0x38be	; 0x38be <KPD_u8adjust4x4KPD>
				}

			}
		}
	}
}
    3b70:	60 96       	adiw	r28, 0x10	; 16
    3b72:	0f b6       	in	r0, 0x3f	; 63
    3b74:	f8 94       	cli
    3b76:	de bf       	out	0x3e, r29	; 62
    3b78:	0f be       	out	0x3f, r0	; 63
    3b7a:	cd bf       	out	0x3d, r28	; 61
    3b7c:	cf 91       	pop	r28
    3b7e:	df 91       	pop	r29
    3b80:	08 95       	ret
		for(colume = 0 ; colume<4 ; colume++)
		{
			DIO_VoidSetSpecialPortDir(PORT_USE1,(0b00010000<<colume)) ;
			DIO_VoidSetSpecialPortValue(PORT_USE1,(~(0b00010000<<colume))) ;

			for(row = 0 ; row<4 ; row++)
    3b82:	88 89       	ldd	r24, Y+16	; 0x10
    3b84:	8f 5f       	subi	r24, 0xFF	; 255
    3b86:	88 8b       	std	Y+16, r24	; 0x10
    3b88:	88 89       	ldd	r24, Y+16	; 0x10
    3b8a:	84 30       	cpi	r24, 0x04	; 4
    3b8c:	08 f4       	brcc	.+2      	; 0x3b90 <KEYBAD_ReturnData+0x186>
    3b8e:	6a cf       	rjmp	.-300    	; 0x3a64 <KEYBAD_ReturnData+0x5a>

	uint8 row , colume ;
	while(1)
	{

		for(colume = 0 ; colume<4 ; colume++)
    3b90:	8f 85       	ldd	r24, Y+15	; 0x0f
    3b92:	8f 5f       	subi	r24, 0xFF	; 255
    3b94:	8f 87       	std	Y+15, r24	; 0x0f
    3b96:	8f 85       	ldd	r24, Y+15	; 0x0f
    3b98:	84 30       	cpi	r24, 0x04	; 4
    3b9a:	08 f4       	brcc	.+2      	; 0x3b9e <KEYBAD_ReturnData+0x194>
    3b9c:	42 cf       	rjmp	.-380    	; 0x3a22 <KEYBAD_ReturnData+0x18>
    3b9e:	3f cf       	rjmp	.-386    	; 0x3a1e <KEYBAD_ReturnData+0x14>

00003ba0 <EEPROM_writeByte>:
#include <util/delay.h>

#define SLA_W	0b10100000
#define SLA_R	0b10100001 
uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    3ba0:	df 93       	push	r29
    3ba2:	cf 93       	push	r28
    3ba4:	cd b7       	in	r28, 0x3d	; 61
    3ba6:	de b7       	in	r29, 0x3e	; 62
    3ba8:	63 97       	sbiw	r28, 0x13	; 19
    3baa:	0f b6       	in	r0, 0x3f	; 63
    3bac:	f8 94       	cli
    3bae:	de bf       	out	0x3e, r29	; 62
    3bb0:	0f be       	out	0x3f, r0	; 63
    3bb2:	cd bf       	out	0x3d, r28	; 61
    3bb4:	99 8b       	std	Y+17, r25	; 0x11
    3bb6:	88 8b       	std	Y+16, r24	; 0x10
    3bb8:	6a 8b       	std	Y+18, r22	; 0x12
	//u8 CombinedAddress = (SLA_W) | (u8) ( ( (u16addr) & (u16)(0x0300) )>> 7);
	
	uint8 Local_u8AddressPacket;
 	Local_u8AddressPacket = EEPROM_FIXED_ADDRESS | (A2_CONNECTION <<2) | (uint8)(u16addr >>8);
    3bba:	88 89       	ldd	r24, Y+16	; 0x10
    3bbc:	99 89       	ldd	r25, Y+17	; 0x11
    3bbe:	89 2f       	mov	r24, r25
    3bc0:	99 27       	eor	r25, r25
    3bc2:	80 65       	ori	r24, 0x50	; 80
    3bc4:	8f 87       	std	Y+15, r24	; 0x0f
	/*if 24C02 :
	 * 	Local_u8AddressPacket = EEPROM_FIXED_ADDRESS | A2_CONNECTION <<2 | A1_CONNECTION <<1 | A0_CONNECTION;
	 */
	/* Send the Start Bit */
	 TWI_SendStartCondition();
    3bc6:	0e 94 86 08 	call	0x110c	; 0x110c <TWI_SendStartCondition>
	/*check error status*/
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
	
	 TWI_SendSlaveAddressWithWrite(Local_u8AddressPacket);
    3bca:	8f 85       	ldd	r24, Y+15	; 0x0f
    3bcc:	0e 94 da 08 	call	0x11b4	; 0x11b4 <TWI_SendSlaveAddressWithWrite>
	 /*check error status*/		 
    /* Send the required memory location address */
	 TWI_MasterWriteDataByte((uint8)u16addr);
    3bd0:	88 89       	ldd	r24, Y+16	; 0x10
    3bd2:	0e 94 4a 09 	call	0x1294	; 0x1294 <TWI_MasterWriteDataByte>
	 /*check error status*/
    /* write byte to eeprom */
	 TWI_MasterWriteDataByte(u8data);
    3bd6:	8a 89       	ldd	r24, Y+18	; 0x12
    3bd8:	0e 94 4a 09 	call	0x1294	; 0x1294 <TWI_MasterWriteDataByte>
	 /*check error status*/
    /* Send the Stop Bit */
	 TWI_SendStopCondition();
    3bdc:	0e 94 d1 09 	call	0x13a2	; 0x13a2 <TWI_SendStopCondition>
    3be0:	80 e0       	ldi	r24, 0x00	; 0
    3be2:	90 e0       	ldi	r25, 0x00	; 0
    3be4:	a0 e2       	ldi	r26, 0x20	; 32
    3be6:	b1 e4       	ldi	r27, 0x41	; 65
    3be8:	8b 87       	std	Y+11, r24	; 0x0b
    3bea:	9c 87       	std	Y+12, r25	; 0x0c
    3bec:	ad 87       	std	Y+13, r26	; 0x0d
    3bee:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3bf0:	6b 85       	ldd	r22, Y+11	; 0x0b
    3bf2:	7c 85       	ldd	r23, Y+12	; 0x0c
    3bf4:	8d 85       	ldd	r24, Y+13	; 0x0d
    3bf6:	9e 85       	ldd	r25, Y+14	; 0x0e
    3bf8:	20 e0       	ldi	r18, 0x00	; 0
    3bfa:	30 e0       	ldi	r19, 0x00	; 0
    3bfc:	4a ef       	ldi	r20, 0xFA	; 250
    3bfe:	54 e4       	ldi	r21, 0x44	; 68
    3c00:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c04:	dc 01       	movw	r26, r24
    3c06:	cb 01       	movw	r24, r22
    3c08:	8f 83       	std	Y+7, r24	; 0x07
    3c0a:	98 87       	std	Y+8, r25	; 0x08
    3c0c:	a9 87       	std	Y+9, r26	; 0x09
    3c0e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3c10:	6f 81       	ldd	r22, Y+7	; 0x07
    3c12:	78 85       	ldd	r23, Y+8	; 0x08
    3c14:	89 85       	ldd	r24, Y+9	; 0x09
    3c16:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c18:	20 e0       	ldi	r18, 0x00	; 0
    3c1a:	30 e0       	ldi	r19, 0x00	; 0
    3c1c:	40 e8       	ldi	r20, 0x80	; 128
    3c1e:	5f e3       	ldi	r21, 0x3F	; 63
    3c20:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3c24:	88 23       	and	r24, r24
    3c26:	2c f4       	brge	.+10     	; 0x3c32 <EEPROM_writeByte+0x92>
		__ticks = 1;
    3c28:	81 e0       	ldi	r24, 0x01	; 1
    3c2a:	90 e0       	ldi	r25, 0x00	; 0
    3c2c:	9e 83       	std	Y+6, r25	; 0x06
    3c2e:	8d 83       	std	Y+5, r24	; 0x05
    3c30:	3f c0       	rjmp	.+126    	; 0x3cb0 <EEPROM_writeByte+0x110>
	else if (__tmp > 65535)
    3c32:	6f 81       	ldd	r22, Y+7	; 0x07
    3c34:	78 85       	ldd	r23, Y+8	; 0x08
    3c36:	89 85       	ldd	r24, Y+9	; 0x09
    3c38:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c3a:	20 e0       	ldi	r18, 0x00	; 0
    3c3c:	3f ef       	ldi	r19, 0xFF	; 255
    3c3e:	4f e7       	ldi	r20, 0x7F	; 127
    3c40:	57 e4       	ldi	r21, 0x47	; 71
    3c42:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3c46:	18 16       	cp	r1, r24
    3c48:	4c f5       	brge	.+82     	; 0x3c9c <EEPROM_writeByte+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3c4a:	6b 85       	ldd	r22, Y+11	; 0x0b
    3c4c:	7c 85       	ldd	r23, Y+12	; 0x0c
    3c4e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c50:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c52:	20 e0       	ldi	r18, 0x00	; 0
    3c54:	30 e0       	ldi	r19, 0x00	; 0
    3c56:	40 e2       	ldi	r20, 0x20	; 32
    3c58:	51 e4       	ldi	r21, 0x41	; 65
    3c5a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c5e:	dc 01       	movw	r26, r24
    3c60:	cb 01       	movw	r24, r22
    3c62:	bc 01       	movw	r22, r24
    3c64:	cd 01       	movw	r24, r26
    3c66:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c6a:	dc 01       	movw	r26, r24
    3c6c:	cb 01       	movw	r24, r22
    3c6e:	9e 83       	std	Y+6, r25	; 0x06
    3c70:	8d 83       	std	Y+5, r24	; 0x05
    3c72:	0f c0       	rjmp	.+30     	; 0x3c92 <EEPROM_writeByte+0xf2>
    3c74:	88 ec       	ldi	r24, 0xC8	; 200
    3c76:	90 e0       	ldi	r25, 0x00	; 0
    3c78:	9c 83       	std	Y+4, r25	; 0x04
    3c7a:	8b 83       	std	Y+3, r24	; 0x03
    3c7c:	8b 81       	ldd	r24, Y+3	; 0x03
    3c7e:	9c 81       	ldd	r25, Y+4	; 0x04
    3c80:	01 97       	sbiw	r24, 0x01	; 1
    3c82:	f1 f7       	brne	.-4      	; 0x3c80 <EEPROM_writeByte+0xe0>
    3c84:	9c 83       	std	Y+4, r25	; 0x04
    3c86:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c88:	8d 81       	ldd	r24, Y+5	; 0x05
    3c8a:	9e 81       	ldd	r25, Y+6	; 0x06
    3c8c:	01 97       	sbiw	r24, 0x01	; 1
    3c8e:	9e 83       	std	Y+6, r25	; 0x06
    3c90:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c92:	8d 81       	ldd	r24, Y+5	; 0x05
    3c94:	9e 81       	ldd	r25, Y+6	; 0x06
    3c96:	00 97       	sbiw	r24, 0x00	; 0
    3c98:	69 f7       	brne	.-38     	; 0x3c74 <EEPROM_writeByte+0xd4>
    3c9a:	14 c0       	rjmp	.+40     	; 0x3cc4 <EEPROM_writeByte+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3c9c:	6f 81       	ldd	r22, Y+7	; 0x07
    3c9e:	78 85       	ldd	r23, Y+8	; 0x08
    3ca0:	89 85       	ldd	r24, Y+9	; 0x09
    3ca2:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ca4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ca8:	dc 01       	movw	r26, r24
    3caa:	cb 01       	movw	r24, r22
    3cac:	9e 83       	std	Y+6, r25	; 0x06
    3cae:	8d 83       	std	Y+5, r24	; 0x05
    3cb0:	8d 81       	ldd	r24, Y+5	; 0x05
    3cb2:	9e 81       	ldd	r25, Y+6	; 0x06
    3cb4:	9a 83       	std	Y+2, r25	; 0x02
    3cb6:	89 83       	std	Y+1, r24	; 0x01
    3cb8:	89 81       	ldd	r24, Y+1	; 0x01
    3cba:	9a 81       	ldd	r25, Y+2	; 0x02
    3cbc:	01 97       	sbiw	r24, 0x01	; 1
    3cbe:	f1 f7       	brne	.-4      	; 0x3cbc <EEPROM_writeByte+0x11c>
    3cc0:	9a 83       	std	Y+2, r25	; 0x02
    3cc2:	89 83       	std	Y+1, r24	; 0x01
	 /*Delay until the write cycle is finished*/
	 _delay_ms(10);
}
    3cc4:	63 96       	adiw	r28, 0x13	; 19
    3cc6:	0f b6       	in	r0, 0x3f	; 63
    3cc8:	f8 94       	cli
    3cca:	de bf       	out	0x3e, r29	; 62
    3ccc:	0f be       	out	0x3f, r0	; 63
    3cce:	cd bf       	out	0x3d, r28	; 61
    3cd0:	cf 91       	pop	r28
    3cd2:	df 91       	pop	r29
    3cd4:	08 95       	ret

00003cd6 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    3cd6:	df 93       	push	r29
    3cd8:	cf 93       	push	r28
    3cda:	00 d0       	rcall	.+0      	; 0x3cdc <EEPROM_readByte+0x6>
    3cdc:	00 d0       	rcall	.+0      	; 0x3cde <EEPROM_readByte+0x8>
    3cde:	00 d0       	rcall	.+0      	; 0x3ce0 <EEPROM_readByte+0xa>
    3ce0:	cd b7       	in	r28, 0x3d	; 61
    3ce2:	de b7       	in	r29, 0x3e	; 62
    3ce4:	9b 83       	std	Y+3, r25	; 0x03
    3ce6:	8a 83       	std	Y+2, r24	; 0x02
    3ce8:	7d 83       	std	Y+5, r23	; 0x05
    3cea:	6c 83       	std	Y+4, r22	; 0x04
	//u8 CombinedAddress = (SLA_R) | (u8) ( ( (u16addr) & (u16)(0x0300) )>> 7);
	
	uint8 Local_u8AddressPacket;
	Local_u8AddressPacket = EEPROM_FIXED_ADDRESS | (A2_CONNECTION <<2) | (uint8)(u16addr >>8);
    3cec:	8a 81       	ldd	r24, Y+2	; 0x02
    3cee:	9b 81       	ldd	r25, Y+3	; 0x03
    3cf0:	89 2f       	mov	r24, r25
    3cf2:	99 27       	eor	r25, r25
    3cf4:	80 65       	ori	r24, 0x50	; 80
    3cf6:	89 83       	std	Y+1, r24	; 0x01
	/*if 24C02 :
	 * 	Local_u8AddressPacket = EEPROM_FIXED_ADDRESS | A2_CONNECTION <<2 | A1_CONNECTION <<1 | A0_CONNECTION;
	 */

	/* Send the Start Bit */
	   TWI_SendStartCondition();
    3cf8:	0e 94 86 08 	call	0x110c	; 0x110c <TWI_SendStartCondition>
	 /*check error status*/
       /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
	   TWI_SendSlaveAddressWithWrite(Local_u8AddressPacket);
    3cfc:	89 81       	ldd	r24, Y+1	; 0x01
    3cfe:	0e 94 da 08 	call	0x11b4	; 0x11b4 <TWI_SendSlaveAddressWithWrite>
	 /*check error status*/
        /* Send the required memory location address */
	   TWI_MasterWriteDataByte((uint8)u16addr);
    3d02:	8a 81       	ldd	r24, Y+2	; 0x02
    3d04:	0e 94 4a 09 	call	0x1294	; 0x1294 <TWI_MasterWriteDataByte>
	 /*check error status*/
    /* Send the Repeated Start Bit */
	   TWI_SendRepeatedStart();
    3d08:	0e 94 b0 08 	call	0x1160	; 0x1160 <TWI_SendRepeatedStart>
	 /*check error status*/	
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
	   TWI_SendSlaveAddressWithRead(Local_u8AddressPacket);
    3d0c:	89 81       	ldd	r24, Y+1	; 0x01
    3d0e:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_SendSlaveAddressWithRead>
	 /*check error status*/
    /* Read Byte from Memory without send ACK */
	   TWI_MasterReadDataByte(u8data);
    3d12:	8c 81       	ldd	r24, Y+4	; 0x04
    3d14:	9d 81       	ldd	r25, Y+5	; 0x05
    3d16:	0e 94 73 09 	call	0x12e6	; 0x12e6 <TWI_MasterReadDataByte>
	 /*check error status*/
    /* Send the Stop Bit */
	 TWI_SendStopCondition();
    3d1a:	0e 94 d1 09 	call	0x13a2	; 0x13a2 <TWI_SendStopCondition>
}
    3d1e:	26 96       	adiw	r28, 0x06	; 6
    3d20:	0f b6       	in	r0, 0x3f	; 63
    3d22:	f8 94       	cli
    3d24:	de bf       	out	0x3e, r29	; 62
    3d26:	0f be       	out	0x3f, r0	; 63
    3d28:	cd bf       	out	0x3d, r28	; 61
    3d2a:	cf 91       	pop	r28
    3d2c:	df 91       	pop	r29
    3d2e:	08 95       	ret

00003d30 <DC_Init>:
#include "../../MCAL/DIO/Header/Dio_Config.h"
#include "../../MCAL/DIO/Header/Dio_Private.h"
#include "DC.h"

void DC_Init(void)
{
    3d30:	df 93       	push	r29
    3d32:	cf 93       	push	r28
    3d34:	cd b7       	in	r28, 0x3d	; 61
    3d36:	de b7       	in	r29, 0x3e	; 62
	DDRD_REG |= (1<<PIN_6);	 /* Make OC1A pin as output */
    3d38:	a1 e3       	ldi	r26, 0x31	; 49
    3d3a:	b0 e0       	ldi	r27, 0x00	; 0
    3d3c:	e1 e3       	ldi	r30, 0x31	; 49
    3d3e:	f0 e0       	ldi	r31, 0x00	; 0
    3d40:	80 81       	ld	r24, Z
    3d42:	80 64       	ori	r24, 0x40	; 64
    3d44:	8c 93       	st	X, r24
}
    3d46:	cf 91       	pop	r28
    3d48:	df 91       	pop	r29
    3d4a:	08 95       	ret

00003d4c <DC_ON_OFF>:
void DC_ON_OFF(uint8 State)
{
    3d4c:	df 93       	push	r29
    3d4e:	cf 93       	push	r28
    3d50:	0f 92       	push	r0
    3d52:	cd b7       	in	r28, 0x3d	; 61
    3d54:	de b7       	in	r29, 0x3e	; 62
    3d56:	89 83       	std	Y+1, r24	; 0x01
	if(State==ON)
    3d58:	89 81       	ldd	r24, Y+1	; 0x01
    3d5a:	88 23       	and	r24, r24
    3d5c:	31 f4       	brne	.+12     	; 0x3d6a <DC_ON_OFF+0x1e>
	{
		DIO_VoidSetPinValue(PORTD,PIN_6,HIGH);
    3d5e:	83 e0       	ldi	r24, 0x03	; 3
    3d60:	66 e0       	ldi	r22, 0x06	; 6
    3d62:	41 e0       	ldi	r20, 0x01	; 1
    3d64:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
    3d68:	08 c0       	rjmp	.+16     	; 0x3d7a <DC_ON_OFF+0x2e>
	}
	else if(State==OFF)
    3d6a:	89 81       	ldd	r24, Y+1	; 0x01
    3d6c:	81 30       	cpi	r24, 0x01	; 1
    3d6e:	29 f4       	brne	.+10     	; 0x3d7a <DC_ON_OFF+0x2e>
	{
		DIO_VoidSetPinValue(PORTD,PIN_6,LOW);
    3d70:	83 e0       	ldi	r24, 0x03	; 3
    3d72:	66 e0       	ldi	r22, 0x06	; 6
    3d74:	40 e0       	ldi	r20, 0x00	; 0
    3d76:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
	}
}
    3d7a:	0f 90       	pop	r0
    3d7c:	cf 91       	pop	r28
    3d7e:	df 91       	pop	r29
    3d80:	08 95       	ret

00003d82 <BUZZER_Init>:
#include "../../MCAL/DIO/Header/Dio_Config.h"
#include "../../MCAL/DIO/Header/Dio_Private.h"
#include "BUZZER.h"

void BUZZER_Init(void)
{
    3d82:	df 93       	push	r29
    3d84:	cf 93       	push	r28
    3d86:	cd b7       	in	r28, 0x3d	; 61
    3d88:	de b7       	in	r29, 0x3e	; 62
	DDRD_REG |= (1<<PIN_7);	 /* Make OC1A pin as output */
    3d8a:	a1 e3       	ldi	r26, 0x31	; 49
    3d8c:	b0 e0       	ldi	r27, 0x00	; 0
    3d8e:	e1 e3       	ldi	r30, 0x31	; 49
    3d90:	f0 e0       	ldi	r31, 0x00	; 0
    3d92:	80 81       	ld	r24, Z
    3d94:	80 68       	ori	r24, 0x80	; 128
    3d96:	8c 93       	st	X, r24
}
    3d98:	cf 91       	pop	r28
    3d9a:	df 91       	pop	r29
    3d9c:	08 95       	ret

00003d9e <BUZZER_ON_OFF>:
void BUZZER_ON_OFF(uint8 State)
{
    3d9e:	df 93       	push	r29
    3da0:	cf 93       	push	r28
    3da2:	0f 92       	push	r0
    3da4:	cd b7       	in	r28, 0x3d	; 61
    3da6:	de b7       	in	r29, 0x3e	; 62
    3da8:	89 83       	std	Y+1, r24	; 0x01
	if(State==ON)
    3daa:	89 81       	ldd	r24, Y+1	; 0x01
    3dac:	88 23       	and	r24, r24
    3dae:	31 f4       	brne	.+12     	; 0x3dbc <BUZZER_ON_OFF+0x1e>
	{
		DIO_VoidSetPinValue(PORTD,PIN_7,HIGH);
    3db0:	83 e0       	ldi	r24, 0x03	; 3
    3db2:	67 e0       	ldi	r22, 0x07	; 7
    3db4:	41 e0       	ldi	r20, 0x01	; 1
    3db6:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
    3dba:	08 c0       	rjmp	.+16     	; 0x3dcc <BUZZER_ON_OFF+0x2e>
	}
	else if(State==OFF)
    3dbc:	89 81       	ldd	r24, Y+1	; 0x01
    3dbe:	81 30       	cpi	r24, 0x01	; 1
    3dc0:	29 f4       	brne	.+10     	; 0x3dcc <BUZZER_ON_OFF+0x2e>
	{
		DIO_VoidSetPinValue(PORTD,PIN_7,LOW);
    3dc2:	83 e0       	ldi	r24, 0x03	; 3
    3dc4:	67 e0       	ldi	r22, 0x07	; 7
    3dc6:	40 e0       	ldi	r20, 0x00	; 0
    3dc8:	0e 94 b0 0b 	call	0x1760	; 0x1760 <DIO_VoidSetPinValue>
	}
}
    3dcc:	0f 90       	pop	r0
    3dce:	cf 91       	pop	r28
    3dd0:	df 91       	pop	r29
    3dd2:	08 95       	ret

00003dd4 <project>:
uint8 TOKEYBAD =0 ;
static uint8 Counter = 0 ;
uint16 temp=0;
uint16 LDR_Value=0;
void project(void)
{
    3dd4:	df 93       	push	r29
    3dd6:	cf 93       	push	r28
    3dd8:	cd b7       	in	r28, 0x3d	; 61
    3dda:	de b7       	in	r29, 0x3e	; 62
    3ddc:	60 97       	sbiw	r28, 0x10	; 16
    3dde:	0f b6       	in	r0, 0x3f	; 63
    3de0:	f8 94       	cli
    3de2:	de bf       	out	0x3e, r29	; 62
    3de4:	0f be       	out	0x3f, r0	; 63
    3de6:	cd bf       	out	0x3d, r28	; 61

	LCD_Init();
    3de8:	0e 94 d0 15 	call	0x2ba0	; 0x2ba0 <LCD_Init>
	LED_VoidInit();
    3dec:	0e 94 62 14 	call	0x28c4	; 0x28c4 <LED_VoidInit>
	ADC_VidINIT();
    3df0:	0e 94 48 10 	call	0x2090	; 0x2090 <ADC_VidINIT>

	DC_Init();
    3df4:	0e 94 98 1e 	call	0x3d30	; 0x3d30 <DC_Init>
	BUZZER_Init();
    3df8:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <BUZZER_Init>
	GIE_VoidEnable();
    3dfc:	0e 94 e6 09 	call	0x13cc	; 0x13cc <GIE_VoidEnable>
	EXT_INT_Void_INT0_Init();
    3e00:	0e 94 02 0a 	call	0x1404	; 0x1404 <EXT_INT_Void_INT0_Init>
	Servo_Init();
    3e04:	0e 94 2d 14 	call	0x285a	; 0x285a <Servo_Init>


	uint8 ADC_DataReturnA0 ; // Channel of ldr sensor
	uint8 ADC_DataReturnA1 ; // Channel of Temprither sensor

	LCD_Commands(0X80);
    3e08:	80 e8       	ldi	r24, 0x80	; 128
    3e0a:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
	CLCD_voidWriteNumber(10);
    3e0e:	6a e0       	ldi	r22, 0x0A	; 10
    3e10:	70 e0       	ldi	r23, 0x00	; 0
    3e12:	80 e0       	ldi	r24, 0x00	; 0
    3e14:	90 e0       	ldi	r25, 0x00	; 0
    3e16:	0e 94 eb 1b 	call	0x37d6	; 0x37d6 <CLCD_voidWriteNumber>

		/**
		 * @braif keybad
		 */
		/*ADC Channal 1 for temperature sensor*/
		ADC_Select_Channal(1);
    3e1a:	81 e0       	ldi	r24, 0x01	; 1
    3e1c:	0e 94 aa 10 	call	0x2154	; 0x2154 <ADC_Select_Channal>
		ADC_Start_Conversion();
    3e20:	0e 94 9c 10 	call	0x2138	; 0x2138 <ADC_Start_Conversion>
		ADC_Get_Result(&temp);
    3e24:	82 e0       	ldi	r24, 0x02	; 2
    3e26:	92 e0       	ldi	r25, 0x02	; 2
    3e28:	0e 94 ea 10 	call	0x21d4	; 0x21d4 <ADC_Get_Result>
		temp=temp/2;
    3e2c:	80 91 02 02 	lds	r24, 0x0202
    3e30:	90 91 03 02 	lds	r25, 0x0203
    3e34:	96 95       	lsr	r25
    3e36:	87 95       	ror	r24
    3e38:	90 93 03 02 	sts	0x0203, r25
    3e3c:	80 93 02 02 	sts	0x0202, r24
    3e40:	80 e0       	ldi	r24, 0x00	; 0
    3e42:	90 e0       	ldi	r25, 0x00	; 0
    3e44:	a8 ec       	ldi	r26, 0xC8	; 200
    3e46:	b2 e4       	ldi	r27, 0x42	; 66
    3e48:	8b 87       	std	Y+11, r24	; 0x0b
    3e4a:	9c 87       	std	Y+12, r25	; 0x0c
    3e4c:	ad 87       	std	Y+13, r26	; 0x0d
    3e4e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3e50:	6b 85       	ldd	r22, Y+11	; 0x0b
    3e52:	7c 85       	ldd	r23, Y+12	; 0x0c
    3e54:	8d 85       	ldd	r24, Y+13	; 0x0d
    3e56:	9e 85       	ldd	r25, Y+14	; 0x0e
    3e58:	20 e0       	ldi	r18, 0x00	; 0
    3e5a:	30 e0       	ldi	r19, 0x00	; 0
    3e5c:	4a ef       	ldi	r20, 0xFA	; 250
    3e5e:	54 e4       	ldi	r21, 0x44	; 68
    3e60:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e64:	dc 01       	movw	r26, r24
    3e66:	cb 01       	movw	r24, r22
    3e68:	8f 83       	std	Y+7, r24	; 0x07
    3e6a:	98 87       	std	Y+8, r25	; 0x08
    3e6c:	a9 87       	std	Y+9, r26	; 0x09
    3e6e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3e70:	6f 81       	ldd	r22, Y+7	; 0x07
    3e72:	78 85       	ldd	r23, Y+8	; 0x08
    3e74:	89 85       	ldd	r24, Y+9	; 0x09
    3e76:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e78:	20 e0       	ldi	r18, 0x00	; 0
    3e7a:	30 e0       	ldi	r19, 0x00	; 0
    3e7c:	40 e8       	ldi	r20, 0x80	; 128
    3e7e:	5f e3       	ldi	r21, 0x3F	; 63
    3e80:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3e84:	88 23       	and	r24, r24
    3e86:	2c f4       	brge	.+10     	; 0x3e92 <project+0xbe>
		__ticks = 1;
    3e88:	81 e0       	ldi	r24, 0x01	; 1
    3e8a:	90 e0       	ldi	r25, 0x00	; 0
    3e8c:	9e 83       	std	Y+6, r25	; 0x06
    3e8e:	8d 83       	std	Y+5, r24	; 0x05
    3e90:	3f c0       	rjmp	.+126    	; 0x3f10 <project+0x13c>
	else if (__tmp > 65535)
    3e92:	6f 81       	ldd	r22, Y+7	; 0x07
    3e94:	78 85       	ldd	r23, Y+8	; 0x08
    3e96:	89 85       	ldd	r24, Y+9	; 0x09
    3e98:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e9a:	20 e0       	ldi	r18, 0x00	; 0
    3e9c:	3f ef       	ldi	r19, 0xFF	; 255
    3e9e:	4f e7       	ldi	r20, 0x7F	; 127
    3ea0:	57 e4       	ldi	r21, 0x47	; 71
    3ea2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3ea6:	18 16       	cp	r1, r24
    3ea8:	4c f5       	brge	.+82     	; 0x3efc <project+0x128>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3eaa:	6b 85       	ldd	r22, Y+11	; 0x0b
    3eac:	7c 85       	ldd	r23, Y+12	; 0x0c
    3eae:	8d 85       	ldd	r24, Y+13	; 0x0d
    3eb0:	9e 85       	ldd	r25, Y+14	; 0x0e
    3eb2:	20 e0       	ldi	r18, 0x00	; 0
    3eb4:	30 e0       	ldi	r19, 0x00	; 0
    3eb6:	40 e2       	ldi	r20, 0x20	; 32
    3eb8:	51 e4       	ldi	r21, 0x41	; 65
    3eba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ebe:	dc 01       	movw	r26, r24
    3ec0:	cb 01       	movw	r24, r22
    3ec2:	bc 01       	movw	r22, r24
    3ec4:	cd 01       	movw	r24, r26
    3ec6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3eca:	dc 01       	movw	r26, r24
    3ecc:	cb 01       	movw	r24, r22
    3ece:	9e 83       	std	Y+6, r25	; 0x06
    3ed0:	8d 83       	std	Y+5, r24	; 0x05
    3ed2:	0f c0       	rjmp	.+30     	; 0x3ef2 <project+0x11e>
    3ed4:	88 ec       	ldi	r24, 0xC8	; 200
    3ed6:	90 e0       	ldi	r25, 0x00	; 0
    3ed8:	9c 83       	std	Y+4, r25	; 0x04
    3eda:	8b 83       	std	Y+3, r24	; 0x03
    3edc:	8b 81       	ldd	r24, Y+3	; 0x03
    3ede:	9c 81       	ldd	r25, Y+4	; 0x04
    3ee0:	01 97       	sbiw	r24, 0x01	; 1
    3ee2:	f1 f7       	brne	.-4      	; 0x3ee0 <project+0x10c>
    3ee4:	9c 83       	std	Y+4, r25	; 0x04
    3ee6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ee8:	8d 81       	ldd	r24, Y+5	; 0x05
    3eea:	9e 81       	ldd	r25, Y+6	; 0x06
    3eec:	01 97       	sbiw	r24, 0x01	; 1
    3eee:	9e 83       	std	Y+6, r25	; 0x06
    3ef0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3ef2:	8d 81       	ldd	r24, Y+5	; 0x05
    3ef4:	9e 81       	ldd	r25, Y+6	; 0x06
    3ef6:	00 97       	sbiw	r24, 0x00	; 0
    3ef8:	69 f7       	brne	.-38     	; 0x3ed4 <project+0x100>
    3efa:	14 c0       	rjmp	.+40     	; 0x3f24 <project+0x150>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3efc:	6f 81       	ldd	r22, Y+7	; 0x07
    3efe:	78 85       	ldd	r23, Y+8	; 0x08
    3f00:	89 85       	ldd	r24, Y+9	; 0x09
    3f02:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f04:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f08:	dc 01       	movw	r26, r24
    3f0a:	cb 01       	movw	r24, r22
    3f0c:	9e 83       	std	Y+6, r25	; 0x06
    3f0e:	8d 83       	std	Y+5, r24	; 0x05
    3f10:	8d 81       	ldd	r24, Y+5	; 0x05
    3f12:	9e 81       	ldd	r25, Y+6	; 0x06
    3f14:	9a 83       	std	Y+2, r25	; 0x02
    3f16:	89 83       	std	Y+1, r24	; 0x01
    3f18:	89 81       	ldd	r24, Y+1	; 0x01
    3f1a:	9a 81       	ldd	r25, Y+2	; 0x02
    3f1c:	01 97       	sbiw	r24, 0x01	; 1
    3f1e:	f1 f7       	brne	.-4      	; 0x3f1c <project+0x148>
    3f20:	9a 83       	std	Y+2, r25	; 0x02
    3f22:	89 83       	std	Y+1, r24	; 0x01
		//ADC_Select_Channal(0);
		//ADC_Start_Conversion();
		//ADC_Get_Result(&LDR_Value);

		/*TO Display the LDR value on lCD*/
		LCD_Commands(0X80);
    3f24:	80 e8       	ldi	r24, 0x80	; 128
    3f26:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
		LCD_Write_String("Brightness = ");
    3f2a:	80 e6       	ldi	r24, 0x60	; 96
    3f2c:	90 e0       	ldi	r25, 0x00	; 0
    3f2e:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>
		//CLCD_voidWriteNumber(LDR_Value);
		/*TO Display the Temperature value on lCD*/
		LCD_Commands(0Xc0);
    3f32:	80 ec       	ldi	r24, 0xC0	; 192
    3f34:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
		LCD_Write_String("Temprechar = ");
    3f38:	8e e6       	ldi	r24, 0x6E	; 110
    3f3a:	90 e0       	ldi	r25, 0x00	; 0
    3f3c:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>
		CLCD_voidWriteNumber(temp);
    3f40:	80 91 02 02 	lds	r24, 0x0202
    3f44:	90 91 03 02 	lds	r25, 0x0203
    3f48:	cc 01       	movw	r24, r24
    3f4a:	a0 e0       	ldi	r26, 0x00	; 0
    3f4c:	b0 e0       	ldi	r27, 0x00	; 0
    3f4e:	bc 01       	movw	r22, r24
    3f50:	cd 01       	movw	r24, r26
    3f52:	0e 94 eb 1b 	call	0x37d6	; 0x37d6 <CLCD_voidWriteNumber>

		 /*this function to handle some cases if temperature is so high or normal*/
		TEMP_Sytem(temp);
    3f56:	80 91 02 02 	lds	r24, 0x0202
    3f5a:	90 91 03 02 	lds	r25, 0x0203
    3f5e:	0e 94 ab 24 	call	0x4956	; 0x4956 <TEMP_Sytem>
    3f62:	5b cf       	rjmp	.-330    	; 0x3e1a <project+0x46>

00003f64 <__vector_1>:
}


void __vector_1(void) __attribute__((signal));
void __vector_1(void)
{
    3f64:	1f 92       	push	r1
    3f66:	0f 92       	push	r0
    3f68:	0f b6       	in	r0, 0x3f	; 63
    3f6a:	0f 92       	push	r0
    3f6c:	11 24       	eor	r1, r1
    3f6e:	2f 93       	push	r18
    3f70:	3f 93       	push	r19
    3f72:	4f 93       	push	r20
    3f74:	5f 93       	push	r21
    3f76:	6f 93       	push	r22
    3f78:	7f 93       	push	r23
    3f7a:	8f 93       	push	r24
    3f7c:	9f 93       	push	r25
    3f7e:	af 93       	push	r26
    3f80:	bf 93       	push	r27
    3f82:	ef 93       	push	r30
    3f84:	ff 93       	push	r31
    3f86:	df 93       	push	r29
    3f88:	cf 93       	push	r28
    3f8a:	cd b7       	in	r28, 0x3d	; 61
    3f8c:	de b7       	in	r29, 0x3e	; 62
    3f8e:	2e 97       	sbiw	r28, 0x0e	; 14
    3f90:	de bf       	out	0x3e, r29	; 62
    3f92:	cd bf       	out	0x3d, r28	; 61
	Lcd_Clear();
    3f94:	0e 94 46 1a 	call	0x348c	; 0x348c <Lcd_Clear>
	keybad_System();
    3f98:	0e 94 5b 20 	call	0x40b6	; 0x40b6 <keybad_System>
	Lcd_Clear();
    3f9c:	0e 94 46 1a 	call	0x348c	; 0x348c <Lcd_Clear>
	BUZZER_ON_OFF(OFF);
    3fa0:	81 e0       	ldi	r24, 0x01	; 1
    3fa2:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <BUZZER_ON_OFF>
    3fa6:	80 e0       	ldi	r24, 0x00	; 0
    3fa8:	90 e0       	ldi	r25, 0x00	; 0
    3faa:	a8 e4       	ldi	r26, 0x48	; 72
    3fac:	b3 e4       	ldi	r27, 0x43	; 67
    3fae:	8b 87       	std	Y+11, r24	; 0x0b
    3fb0:	9c 87       	std	Y+12, r25	; 0x0c
    3fb2:	ad 87       	std	Y+13, r26	; 0x0d
    3fb4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3fb6:	6b 85       	ldd	r22, Y+11	; 0x0b
    3fb8:	7c 85       	ldd	r23, Y+12	; 0x0c
    3fba:	8d 85       	ldd	r24, Y+13	; 0x0d
    3fbc:	9e 85       	ldd	r25, Y+14	; 0x0e
    3fbe:	20 e0       	ldi	r18, 0x00	; 0
    3fc0:	30 e0       	ldi	r19, 0x00	; 0
    3fc2:	4a ef       	ldi	r20, 0xFA	; 250
    3fc4:	54 e4       	ldi	r21, 0x44	; 68
    3fc6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3fca:	dc 01       	movw	r26, r24
    3fcc:	cb 01       	movw	r24, r22
    3fce:	8f 83       	std	Y+7, r24	; 0x07
    3fd0:	98 87       	std	Y+8, r25	; 0x08
    3fd2:	a9 87       	std	Y+9, r26	; 0x09
    3fd4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3fd6:	6f 81       	ldd	r22, Y+7	; 0x07
    3fd8:	78 85       	ldd	r23, Y+8	; 0x08
    3fda:	89 85       	ldd	r24, Y+9	; 0x09
    3fdc:	9a 85       	ldd	r25, Y+10	; 0x0a
    3fde:	20 e0       	ldi	r18, 0x00	; 0
    3fe0:	30 e0       	ldi	r19, 0x00	; 0
    3fe2:	40 e8       	ldi	r20, 0x80	; 128
    3fe4:	5f e3       	ldi	r21, 0x3F	; 63
    3fe6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3fea:	88 23       	and	r24, r24
    3fec:	2c f4       	brge	.+10     	; 0x3ff8 <__vector_1+0x94>
		__ticks = 1;
    3fee:	81 e0       	ldi	r24, 0x01	; 1
    3ff0:	90 e0       	ldi	r25, 0x00	; 0
    3ff2:	9e 83       	std	Y+6, r25	; 0x06
    3ff4:	8d 83       	std	Y+5, r24	; 0x05
    3ff6:	3f c0       	rjmp	.+126    	; 0x4076 <__vector_1+0x112>
	else if (__tmp > 65535)
    3ff8:	6f 81       	ldd	r22, Y+7	; 0x07
    3ffa:	78 85       	ldd	r23, Y+8	; 0x08
    3ffc:	89 85       	ldd	r24, Y+9	; 0x09
    3ffe:	9a 85       	ldd	r25, Y+10	; 0x0a
    4000:	20 e0       	ldi	r18, 0x00	; 0
    4002:	3f ef       	ldi	r19, 0xFF	; 255
    4004:	4f e7       	ldi	r20, 0x7F	; 127
    4006:	57 e4       	ldi	r21, 0x47	; 71
    4008:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    400c:	18 16       	cp	r1, r24
    400e:	4c f5       	brge	.+82     	; 0x4062 <__vector_1+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4010:	6b 85       	ldd	r22, Y+11	; 0x0b
    4012:	7c 85       	ldd	r23, Y+12	; 0x0c
    4014:	8d 85       	ldd	r24, Y+13	; 0x0d
    4016:	9e 85       	ldd	r25, Y+14	; 0x0e
    4018:	20 e0       	ldi	r18, 0x00	; 0
    401a:	30 e0       	ldi	r19, 0x00	; 0
    401c:	40 e2       	ldi	r20, 0x20	; 32
    401e:	51 e4       	ldi	r21, 0x41	; 65
    4020:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4024:	dc 01       	movw	r26, r24
    4026:	cb 01       	movw	r24, r22
    4028:	bc 01       	movw	r22, r24
    402a:	cd 01       	movw	r24, r26
    402c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4030:	dc 01       	movw	r26, r24
    4032:	cb 01       	movw	r24, r22
    4034:	9e 83       	std	Y+6, r25	; 0x06
    4036:	8d 83       	std	Y+5, r24	; 0x05
    4038:	0f c0       	rjmp	.+30     	; 0x4058 <__vector_1+0xf4>
    403a:	88 ec       	ldi	r24, 0xC8	; 200
    403c:	90 e0       	ldi	r25, 0x00	; 0
    403e:	9c 83       	std	Y+4, r25	; 0x04
    4040:	8b 83       	std	Y+3, r24	; 0x03
    4042:	8b 81       	ldd	r24, Y+3	; 0x03
    4044:	9c 81       	ldd	r25, Y+4	; 0x04
    4046:	01 97       	sbiw	r24, 0x01	; 1
    4048:	f1 f7       	brne	.-4      	; 0x4046 <__vector_1+0xe2>
    404a:	9c 83       	std	Y+4, r25	; 0x04
    404c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    404e:	8d 81       	ldd	r24, Y+5	; 0x05
    4050:	9e 81       	ldd	r25, Y+6	; 0x06
    4052:	01 97       	sbiw	r24, 0x01	; 1
    4054:	9e 83       	std	Y+6, r25	; 0x06
    4056:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4058:	8d 81       	ldd	r24, Y+5	; 0x05
    405a:	9e 81       	ldd	r25, Y+6	; 0x06
    405c:	00 97       	sbiw	r24, 0x00	; 0
    405e:	69 f7       	brne	.-38     	; 0x403a <__vector_1+0xd6>
    4060:	14 c0       	rjmp	.+40     	; 0x408a <__vector_1+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4062:	6f 81       	ldd	r22, Y+7	; 0x07
    4064:	78 85       	ldd	r23, Y+8	; 0x08
    4066:	89 85       	ldd	r24, Y+9	; 0x09
    4068:	9a 85       	ldd	r25, Y+10	; 0x0a
    406a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    406e:	dc 01       	movw	r26, r24
    4070:	cb 01       	movw	r24, r22
    4072:	9e 83       	std	Y+6, r25	; 0x06
    4074:	8d 83       	std	Y+5, r24	; 0x05
    4076:	8d 81       	ldd	r24, Y+5	; 0x05
    4078:	9e 81       	ldd	r25, Y+6	; 0x06
    407a:	9a 83       	std	Y+2, r25	; 0x02
    407c:	89 83       	std	Y+1, r24	; 0x01
    407e:	89 81       	ldd	r24, Y+1	; 0x01
    4080:	9a 81       	ldd	r25, Y+2	; 0x02
    4082:	01 97       	sbiw	r24, 0x01	; 1
    4084:	f1 f7       	brne	.-4      	; 0x4082 <__vector_1+0x11e>
    4086:	9a 83       	std	Y+2, r25	; 0x02
    4088:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(200);
}
    408a:	2e 96       	adiw	r28, 0x0e	; 14
    408c:	de bf       	out	0x3e, r29	; 62
    408e:	cd bf       	out	0x3d, r28	; 61
    4090:	cf 91       	pop	r28
    4092:	df 91       	pop	r29
    4094:	ff 91       	pop	r31
    4096:	ef 91       	pop	r30
    4098:	bf 91       	pop	r27
    409a:	af 91       	pop	r26
    409c:	9f 91       	pop	r25
    409e:	8f 91       	pop	r24
    40a0:	7f 91       	pop	r23
    40a2:	6f 91       	pop	r22
    40a4:	5f 91       	pop	r21
    40a6:	4f 91       	pop	r20
    40a8:	3f 91       	pop	r19
    40aa:	2f 91       	pop	r18
    40ac:	0f 90       	pop	r0
    40ae:	0f be       	out	0x3f, r0	; 63
    40b0:	0f 90       	pop	r0
    40b2:	1f 90       	pop	r1
    40b4:	18 95       	reti

000040b6 <keybad_System>:




void keybad_System(void)
{
    40b6:	df 93       	push	r29
    40b8:	cf 93       	push	r28
    40ba:	cd b7       	in	r28, 0x3d	; 61
    40bc:	de b7       	in	r29, 0x3e	; 62
    40be:	ea 97       	sbiw	r28, 0x3a	; 58
    40c0:	0f b6       	in	r0, 0x3f	; 63
    40c2:	f8 94       	cli
    40c4:	de bf       	out	0x3e, r29	; 62
    40c6:	0f be       	out	0x3f, r0	; 63
    40c8:	cd bf       	out	0x3d, r28	; 61
	LCD_Init();
    40ca:	0e 94 d0 15 	call	0x2ba0	; 0x2ba0 <LCD_Init>
	LED_VoidInit();
    40ce:	0e 94 62 14 	call	0x28c4	; 0x28c4 <LED_VoidInit>
	DC_Init();
    40d2:	0e 94 98 1e 	call	0x3d30	; 0x3d30 <DC_Init>
	Servo_Init();
    40d6:	0e 94 2d 14 	call	0x285a	; 0x285a <Servo_Init>
	BUZZER_Init();
    40da:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <BUZZER_Init>

	SpetialSeven7(0);
    40de:	80 e0       	ldi	r24, 0x00	; 0
    40e0:	0e 94 23 13 	call	0x2646	; 0x2646 <SpetialSeven7>
	while(1)
	{
		uint8 Flag1=0 ;
    40e4:	18 aa       	std	Y+48, r1	; 0x30

		LCD_Commands(0X80);
    40e6:	80 e8       	ldi	r24, 0x80	; 128
    40e8:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
		LCD_Write_String("Enter your PASS");
    40ec:	8c e7       	ldi	r24, 0x7C	; 124
    40ee:	90 e0       	ldi	r25, 0x00	; 0
    40f0:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>

		uint16 PASS , Sum ;
		float32 DIGIT ;

		LCD_Commands(0XC0);
    40f4:	80 ec       	ldi	r24, 0xC0	; 192
    40f6:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
		PASS = KEYBAD_ReturnData();
    40fa:	0e 94 05 1d 	call	0x3a0a	; 0x3a0a <KEYBAD_ReturnData>
    40fe:	88 2f       	mov	r24, r24
    4100:	90 e0       	ldi	r25, 0x00	; 0
    4102:	9a ab       	std	Y+50, r25	; 0x32
    4104:	89 ab       	std	Y+49, r24	; 0x31
    4106:	80 e0       	ldi	r24, 0x00	; 0
    4108:	90 e0       	ldi	r25, 0x00	; 0
    410a:	aa e7       	ldi	r26, 0x7A	; 122
    410c:	b3 e4       	ldi	r27, 0x43	; 67
    410e:	8f a3       	std	Y+39, r24	; 0x27
    4110:	98 a7       	std	Y+40, r25	; 0x28
    4112:	a9 a7       	std	Y+41, r26	; 0x29
    4114:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4116:	6f a1       	ldd	r22, Y+39	; 0x27
    4118:	78 a5       	ldd	r23, Y+40	; 0x28
    411a:	89 a5       	ldd	r24, Y+41	; 0x29
    411c:	9a a5       	ldd	r25, Y+42	; 0x2a
    411e:	20 e0       	ldi	r18, 0x00	; 0
    4120:	30 e0       	ldi	r19, 0x00	; 0
    4122:	4a ef       	ldi	r20, 0xFA	; 250
    4124:	54 e4       	ldi	r21, 0x44	; 68
    4126:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    412a:	dc 01       	movw	r26, r24
    412c:	cb 01       	movw	r24, r22
    412e:	8b a3       	std	Y+35, r24	; 0x23
    4130:	9c a3       	std	Y+36, r25	; 0x24
    4132:	ad a3       	std	Y+37, r26	; 0x25
    4134:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4136:	6b a1       	ldd	r22, Y+35	; 0x23
    4138:	7c a1       	ldd	r23, Y+36	; 0x24
    413a:	8d a1       	ldd	r24, Y+37	; 0x25
    413c:	9e a1       	ldd	r25, Y+38	; 0x26
    413e:	20 e0       	ldi	r18, 0x00	; 0
    4140:	30 e0       	ldi	r19, 0x00	; 0
    4142:	40 e8       	ldi	r20, 0x80	; 128
    4144:	5f e3       	ldi	r21, 0x3F	; 63
    4146:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    414a:	88 23       	and	r24, r24
    414c:	2c f4       	brge	.+10     	; 0x4158 <keybad_System+0xa2>
		__ticks = 1;
    414e:	81 e0       	ldi	r24, 0x01	; 1
    4150:	90 e0       	ldi	r25, 0x00	; 0
    4152:	9a a3       	std	Y+34, r25	; 0x22
    4154:	89 a3       	std	Y+33, r24	; 0x21
    4156:	3f c0       	rjmp	.+126    	; 0x41d6 <keybad_System+0x120>
	else if (__tmp > 65535)
    4158:	6b a1       	ldd	r22, Y+35	; 0x23
    415a:	7c a1       	ldd	r23, Y+36	; 0x24
    415c:	8d a1       	ldd	r24, Y+37	; 0x25
    415e:	9e a1       	ldd	r25, Y+38	; 0x26
    4160:	20 e0       	ldi	r18, 0x00	; 0
    4162:	3f ef       	ldi	r19, 0xFF	; 255
    4164:	4f e7       	ldi	r20, 0x7F	; 127
    4166:	57 e4       	ldi	r21, 0x47	; 71
    4168:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    416c:	18 16       	cp	r1, r24
    416e:	4c f5       	brge	.+82     	; 0x41c2 <keybad_System+0x10c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4170:	6f a1       	ldd	r22, Y+39	; 0x27
    4172:	78 a5       	ldd	r23, Y+40	; 0x28
    4174:	89 a5       	ldd	r24, Y+41	; 0x29
    4176:	9a a5       	ldd	r25, Y+42	; 0x2a
    4178:	20 e0       	ldi	r18, 0x00	; 0
    417a:	30 e0       	ldi	r19, 0x00	; 0
    417c:	40 e2       	ldi	r20, 0x20	; 32
    417e:	51 e4       	ldi	r21, 0x41	; 65
    4180:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4184:	dc 01       	movw	r26, r24
    4186:	cb 01       	movw	r24, r22
    4188:	bc 01       	movw	r22, r24
    418a:	cd 01       	movw	r24, r26
    418c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4190:	dc 01       	movw	r26, r24
    4192:	cb 01       	movw	r24, r22
    4194:	9a a3       	std	Y+34, r25	; 0x22
    4196:	89 a3       	std	Y+33, r24	; 0x21
    4198:	0f c0       	rjmp	.+30     	; 0x41b8 <keybad_System+0x102>
    419a:	88 ec       	ldi	r24, 0xC8	; 200
    419c:	90 e0       	ldi	r25, 0x00	; 0
    419e:	98 a3       	std	Y+32, r25	; 0x20
    41a0:	8f 8f       	std	Y+31, r24	; 0x1f
    41a2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    41a4:	98 a1       	ldd	r25, Y+32	; 0x20
    41a6:	01 97       	sbiw	r24, 0x01	; 1
    41a8:	f1 f7       	brne	.-4      	; 0x41a6 <keybad_System+0xf0>
    41aa:	98 a3       	std	Y+32, r25	; 0x20
    41ac:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    41ae:	89 a1       	ldd	r24, Y+33	; 0x21
    41b0:	9a a1       	ldd	r25, Y+34	; 0x22
    41b2:	01 97       	sbiw	r24, 0x01	; 1
    41b4:	9a a3       	std	Y+34, r25	; 0x22
    41b6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    41b8:	89 a1       	ldd	r24, Y+33	; 0x21
    41ba:	9a a1       	ldd	r25, Y+34	; 0x22
    41bc:	00 97       	sbiw	r24, 0x00	; 0
    41be:	69 f7       	brne	.-38     	; 0x419a <keybad_System+0xe4>
    41c0:	14 c0       	rjmp	.+40     	; 0x41ea <keybad_System+0x134>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    41c2:	6b a1       	ldd	r22, Y+35	; 0x23
    41c4:	7c a1       	ldd	r23, Y+36	; 0x24
    41c6:	8d a1       	ldd	r24, Y+37	; 0x25
    41c8:	9e a1       	ldd	r25, Y+38	; 0x26
    41ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    41ce:	dc 01       	movw	r26, r24
    41d0:	cb 01       	movw	r24, r22
    41d2:	9a a3       	std	Y+34, r25	; 0x22
    41d4:	89 a3       	std	Y+33, r24	; 0x21
    41d6:	89 a1       	ldd	r24, Y+33	; 0x21
    41d8:	9a a1       	ldd	r25, Y+34	; 0x22
    41da:	9e 8f       	std	Y+30, r25	; 0x1e
    41dc:	8d 8f       	std	Y+29, r24	; 0x1d
    41de:	8d 8d       	ldd	r24, Y+29	; 0x1d
    41e0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    41e2:	01 97       	sbiw	r24, 0x01	; 1
    41e4:	f1 f7       	brne	.-4      	; 0x41e2 <keybad_System+0x12c>
    41e6:	9e 8f       	std	Y+30, r25	; 0x1e
    41e8:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(250);

		//CLCD_voidWriteNumber(PASS);
		LCD_Write_String("*");
    41ea:	8c e8       	ldi	r24, 0x8C	; 140
    41ec:	90 e0       	ldi	r25, 0x00	; 0
    41ee:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>


		if(PASS==61)
    41f2:	89 a9       	ldd	r24, Y+49	; 0x31
    41f4:	9a a9       	ldd	r25, Y+50	; 0x32
    41f6:	8d 33       	cpi	r24, 0x3D	; 61
    41f8:	91 05       	cpc	r25, r1
    41fa:	09 f0       	breq	.+2      	; 0x41fe <keybad_System+0x148>
    41fc:	9e c2       	rjmp	.+1340   	; 0x473a <keybad_System+0x684>
		{
			Lcd_Clear();
    41fe:	0e 94 46 1a 	call	0x348c	; 0x348c <Lcd_Clear>
			LCD_Commands(0X80);
    4202:	80 e8       	ldi	r24, 0x80	; 128
    4204:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
			LCD_Write_String("SET PASS 4 DIGIT");
    4208:	8e e8       	ldi	r24, 0x8E	; 142
    420a:	90 e0       	ldi	r25, 0x00	; 0
    420c:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>
			LCD_Commands(0Xc0);
    4210:	80 ec       	ldi	r24, 0xC0	; 192
    4212:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
			for(uint8 i=0 ; i<4 ; i++)
    4216:	1b a6       	std	Y+43, r1	; 0x2b
    4218:	9e c0       	rjmp	.+316    	; 0x4356 <keybad_System+0x2a0>
			{
				PASS = KEYBAD_ReturnData() ;
    421a:	0e 94 05 1d 	call	0x3a0a	; 0x3a0a <KEYBAD_ReturnData>
    421e:	88 2f       	mov	r24, r24
    4220:	90 e0       	ldi	r25, 0x00	; 0
    4222:	9a ab       	std	Y+50, r25	; 0x32
    4224:	89 ab       	std	Y+49, r24	; 0x31
    4226:	80 e0       	ldi	r24, 0x00	; 0
    4228:	90 e0       	ldi	r25, 0x00	; 0
    422a:	aa e7       	ldi	r26, 0x7A	; 122
    422c:	b3 e4       	ldi	r27, 0x43	; 67
    422e:	89 8f       	std	Y+25, r24	; 0x19
    4230:	9a 8f       	std	Y+26, r25	; 0x1a
    4232:	ab 8f       	std	Y+27, r26	; 0x1b
    4234:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4236:	69 8d       	ldd	r22, Y+25	; 0x19
    4238:	7a 8d       	ldd	r23, Y+26	; 0x1a
    423a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    423c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    423e:	20 e0       	ldi	r18, 0x00	; 0
    4240:	30 e0       	ldi	r19, 0x00	; 0
    4242:	4a ef       	ldi	r20, 0xFA	; 250
    4244:	54 e4       	ldi	r21, 0x44	; 68
    4246:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    424a:	dc 01       	movw	r26, r24
    424c:	cb 01       	movw	r24, r22
    424e:	8d 8b       	std	Y+21, r24	; 0x15
    4250:	9e 8b       	std	Y+22, r25	; 0x16
    4252:	af 8b       	std	Y+23, r26	; 0x17
    4254:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4256:	6d 89       	ldd	r22, Y+21	; 0x15
    4258:	7e 89       	ldd	r23, Y+22	; 0x16
    425a:	8f 89       	ldd	r24, Y+23	; 0x17
    425c:	98 8d       	ldd	r25, Y+24	; 0x18
    425e:	20 e0       	ldi	r18, 0x00	; 0
    4260:	30 e0       	ldi	r19, 0x00	; 0
    4262:	40 e8       	ldi	r20, 0x80	; 128
    4264:	5f e3       	ldi	r21, 0x3F	; 63
    4266:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    426a:	88 23       	and	r24, r24
    426c:	2c f4       	brge	.+10     	; 0x4278 <keybad_System+0x1c2>
		__ticks = 1;
    426e:	81 e0       	ldi	r24, 0x01	; 1
    4270:	90 e0       	ldi	r25, 0x00	; 0
    4272:	9c 8b       	std	Y+20, r25	; 0x14
    4274:	8b 8b       	std	Y+19, r24	; 0x13
    4276:	3f c0       	rjmp	.+126    	; 0x42f6 <keybad_System+0x240>
	else if (__tmp > 65535)
    4278:	6d 89       	ldd	r22, Y+21	; 0x15
    427a:	7e 89       	ldd	r23, Y+22	; 0x16
    427c:	8f 89       	ldd	r24, Y+23	; 0x17
    427e:	98 8d       	ldd	r25, Y+24	; 0x18
    4280:	20 e0       	ldi	r18, 0x00	; 0
    4282:	3f ef       	ldi	r19, 0xFF	; 255
    4284:	4f e7       	ldi	r20, 0x7F	; 127
    4286:	57 e4       	ldi	r21, 0x47	; 71
    4288:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    428c:	18 16       	cp	r1, r24
    428e:	4c f5       	brge	.+82     	; 0x42e2 <keybad_System+0x22c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4290:	69 8d       	ldd	r22, Y+25	; 0x19
    4292:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4294:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4296:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4298:	20 e0       	ldi	r18, 0x00	; 0
    429a:	30 e0       	ldi	r19, 0x00	; 0
    429c:	40 e2       	ldi	r20, 0x20	; 32
    429e:	51 e4       	ldi	r21, 0x41	; 65
    42a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    42a4:	dc 01       	movw	r26, r24
    42a6:	cb 01       	movw	r24, r22
    42a8:	bc 01       	movw	r22, r24
    42aa:	cd 01       	movw	r24, r26
    42ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42b0:	dc 01       	movw	r26, r24
    42b2:	cb 01       	movw	r24, r22
    42b4:	9c 8b       	std	Y+20, r25	; 0x14
    42b6:	8b 8b       	std	Y+19, r24	; 0x13
    42b8:	0f c0       	rjmp	.+30     	; 0x42d8 <keybad_System+0x222>
    42ba:	88 ec       	ldi	r24, 0xC8	; 200
    42bc:	90 e0       	ldi	r25, 0x00	; 0
    42be:	9a 8b       	std	Y+18, r25	; 0x12
    42c0:	89 8b       	std	Y+17, r24	; 0x11
    42c2:	89 89       	ldd	r24, Y+17	; 0x11
    42c4:	9a 89       	ldd	r25, Y+18	; 0x12
    42c6:	01 97       	sbiw	r24, 0x01	; 1
    42c8:	f1 f7       	brne	.-4      	; 0x42c6 <keybad_System+0x210>
    42ca:	9a 8b       	std	Y+18, r25	; 0x12
    42cc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    42ce:	8b 89       	ldd	r24, Y+19	; 0x13
    42d0:	9c 89       	ldd	r25, Y+20	; 0x14
    42d2:	01 97       	sbiw	r24, 0x01	; 1
    42d4:	9c 8b       	std	Y+20, r25	; 0x14
    42d6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    42d8:	8b 89       	ldd	r24, Y+19	; 0x13
    42da:	9c 89       	ldd	r25, Y+20	; 0x14
    42dc:	00 97       	sbiw	r24, 0x00	; 0
    42de:	69 f7       	brne	.-38     	; 0x42ba <keybad_System+0x204>
    42e0:	14 c0       	rjmp	.+40     	; 0x430a <keybad_System+0x254>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    42e2:	6d 89       	ldd	r22, Y+21	; 0x15
    42e4:	7e 89       	ldd	r23, Y+22	; 0x16
    42e6:	8f 89       	ldd	r24, Y+23	; 0x17
    42e8:	98 8d       	ldd	r25, Y+24	; 0x18
    42ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42ee:	dc 01       	movw	r26, r24
    42f0:	cb 01       	movw	r24, r22
    42f2:	9c 8b       	std	Y+20, r25	; 0x14
    42f4:	8b 8b       	std	Y+19, r24	; 0x13
    42f6:	8b 89       	ldd	r24, Y+19	; 0x13
    42f8:	9c 89       	ldd	r25, Y+20	; 0x14
    42fa:	98 8b       	std	Y+16, r25	; 0x10
    42fc:	8f 87       	std	Y+15, r24	; 0x0f
    42fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    4300:	98 89       	ldd	r25, Y+16	; 0x10
    4302:	01 97       	sbiw	r24, 0x01	; 1
    4304:	f1 f7       	brne	.-4      	; 0x4302 <keybad_System+0x24c>
    4306:	98 8b       	std	Y+16, r25	; 0x10
    4308:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(250);
				//CLCD_voidWriteNumber(PASS);
				LCD_Write_String("*");
    430a:	8c e8       	ldi	r24, 0x8C	; 140
    430c:	90 e0       	ldi	r25, 0x00	; 0
    430e:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>
				if(PASS>=0 && PASS<=9)
    4312:	89 a9       	ldd	r24, Y+49	; 0x31
    4314:	9a a9       	ldd	r25, Y+50	; 0x32
    4316:	8a 30       	cpi	r24, 0x0A	; 10
    4318:	91 05       	cpc	r25, r1
    431a:	98 f4       	brcc	.+38     	; 0x4342 <keybad_System+0x28c>
				{
					Sum = Sum*10 + PASS;
    431c:	8b a9       	ldd	r24, Y+51	; 0x33
    431e:	9c a9       	ldd	r25, Y+52	; 0x34
    4320:	9c 01       	movw	r18, r24
    4322:	22 0f       	add	r18, r18
    4324:	33 1f       	adc	r19, r19
    4326:	c9 01       	movw	r24, r18
    4328:	88 0f       	add	r24, r24
    432a:	99 1f       	adc	r25, r25
    432c:	88 0f       	add	r24, r24
    432e:	99 1f       	adc	r25, r25
    4330:	28 0f       	add	r18, r24
    4332:	39 1f       	adc	r19, r25
    4334:	89 a9       	ldd	r24, Y+49	; 0x31
    4336:	9a a9       	ldd	r25, Y+50	; 0x32
    4338:	82 0f       	add	r24, r18
    433a:	93 1f       	adc	r25, r19
    433c:	9c ab       	std	Y+52, r25	; 0x34
    433e:	8b ab       	std	Y+51, r24	; 0x33
    4340:	07 c0       	rjmp	.+14     	; 0x4350 <keybad_System+0x29a>
				}
				else
				{
					LCD_Commands(0X80);
    4342:	80 e8       	ldi	r24, 0x80	; 128
    4344:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
					LCD_Write_String("Your Input Is Wrong");
    4348:	8f e9       	ldi	r24, 0x9F	; 159
    434a:	90 e0       	ldi	r25, 0x00	; 0
    434c:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>
		{
			Lcd_Clear();
			LCD_Commands(0X80);
			LCD_Write_String("SET PASS 4 DIGIT");
			LCD_Commands(0Xc0);
			for(uint8 i=0 ; i<4 ; i++)
    4350:	8b a5       	ldd	r24, Y+43	; 0x2b
    4352:	8f 5f       	subi	r24, 0xFF	; 255
    4354:	8b a7       	std	Y+43, r24	; 0x2b
    4356:	8b a5       	ldd	r24, Y+43	; 0x2b
    4358:	84 30       	cpi	r24, 0x04	; 4
    435a:	08 f4       	brcc	.+2      	; 0x435e <keybad_System+0x2a8>
    435c:	5e cf       	rjmp	.-324    	; 0x421a <keybad_System+0x164>
    435e:	80 e0       	ldi	r24, 0x00	; 0
    4360:	90 e0       	ldi	r25, 0x00	; 0
    4362:	aa e7       	ldi	r26, 0x7A	; 122
    4364:	b4 e4       	ldi	r27, 0x44	; 68
    4366:	8b 87       	std	Y+11, r24	; 0x0b
    4368:	9c 87       	std	Y+12, r25	; 0x0c
    436a:	ad 87       	std	Y+13, r26	; 0x0d
    436c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    436e:	6b 85       	ldd	r22, Y+11	; 0x0b
    4370:	7c 85       	ldd	r23, Y+12	; 0x0c
    4372:	8d 85       	ldd	r24, Y+13	; 0x0d
    4374:	9e 85       	ldd	r25, Y+14	; 0x0e
    4376:	20 e0       	ldi	r18, 0x00	; 0
    4378:	30 e0       	ldi	r19, 0x00	; 0
    437a:	4a ef       	ldi	r20, 0xFA	; 250
    437c:	54 e4       	ldi	r21, 0x44	; 68
    437e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4382:	dc 01       	movw	r26, r24
    4384:	cb 01       	movw	r24, r22
    4386:	8f 83       	std	Y+7, r24	; 0x07
    4388:	98 87       	std	Y+8, r25	; 0x08
    438a:	a9 87       	std	Y+9, r26	; 0x09
    438c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    438e:	6f 81       	ldd	r22, Y+7	; 0x07
    4390:	78 85       	ldd	r23, Y+8	; 0x08
    4392:	89 85       	ldd	r24, Y+9	; 0x09
    4394:	9a 85       	ldd	r25, Y+10	; 0x0a
    4396:	20 e0       	ldi	r18, 0x00	; 0
    4398:	30 e0       	ldi	r19, 0x00	; 0
    439a:	40 e8       	ldi	r20, 0x80	; 128
    439c:	5f e3       	ldi	r21, 0x3F	; 63
    439e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    43a2:	88 23       	and	r24, r24
    43a4:	2c f4       	brge	.+10     	; 0x43b0 <keybad_System+0x2fa>
		__ticks = 1;
    43a6:	81 e0       	ldi	r24, 0x01	; 1
    43a8:	90 e0       	ldi	r25, 0x00	; 0
    43aa:	9e 83       	std	Y+6, r25	; 0x06
    43ac:	8d 83       	std	Y+5, r24	; 0x05
    43ae:	3f c0       	rjmp	.+126    	; 0x442e <keybad_System+0x378>
	else if (__tmp > 65535)
    43b0:	6f 81       	ldd	r22, Y+7	; 0x07
    43b2:	78 85       	ldd	r23, Y+8	; 0x08
    43b4:	89 85       	ldd	r24, Y+9	; 0x09
    43b6:	9a 85       	ldd	r25, Y+10	; 0x0a
    43b8:	20 e0       	ldi	r18, 0x00	; 0
    43ba:	3f ef       	ldi	r19, 0xFF	; 255
    43bc:	4f e7       	ldi	r20, 0x7F	; 127
    43be:	57 e4       	ldi	r21, 0x47	; 71
    43c0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    43c4:	18 16       	cp	r1, r24
    43c6:	4c f5       	brge	.+82     	; 0x441a <keybad_System+0x364>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    43c8:	6b 85       	ldd	r22, Y+11	; 0x0b
    43ca:	7c 85       	ldd	r23, Y+12	; 0x0c
    43cc:	8d 85       	ldd	r24, Y+13	; 0x0d
    43ce:	9e 85       	ldd	r25, Y+14	; 0x0e
    43d0:	20 e0       	ldi	r18, 0x00	; 0
    43d2:	30 e0       	ldi	r19, 0x00	; 0
    43d4:	40 e2       	ldi	r20, 0x20	; 32
    43d6:	51 e4       	ldi	r21, 0x41	; 65
    43d8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    43dc:	dc 01       	movw	r26, r24
    43de:	cb 01       	movw	r24, r22
    43e0:	bc 01       	movw	r22, r24
    43e2:	cd 01       	movw	r24, r26
    43e4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    43e8:	dc 01       	movw	r26, r24
    43ea:	cb 01       	movw	r24, r22
    43ec:	9e 83       	std	Y+6, r25	; 0x06
    43ee:	8d 83       	std	Y+5, r24	; 0x05
    43f0:	0f c0       	rjmp	.+30     	; 0x4410 <keybad_System+0x35a>
    43f2:	88 ec       	ldi	r24, 0xC8	; 200
    43f4:	90 e0       	ldi	r25, 0x00	; 0
    43f6:	9c 83       	std	Y+4, r25	; 0x04
    43f8:	8b 83       	std	Y+3, r24	; 0x03
    43fa:	8b 81       	ldd	r24, Y+3	; 0x03
    43fc:	9c 81       	ldd	r25, Y+4	; 0x04
    43fe:	01 97       	sbiw	r24, 0x01	; 1
    4400:	f1 f7       	brne	.-4      	; 0x43fe <keybad_System+0x348>
    4402:	9c 83       	std	Y+4, r25	; 0x04
    4404:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4406:	8d 81       	ldd	r24, Y+5	; 0x05
    4408:	9e 81       	ldd	r25, Y+6	; 0x06
    440a:	01 97       	sbiw	r24, 0x01	; 1
    440c:	9e 83       	std	Y+6, r25	; 0x06
    440e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4410:	8d 81       	ldd	r24, Y+5	; 0x05
    4412:	9e 81       	ldd	r25, Y+6	; 0x06
    4414:	00 97       	sbiw	r24, 0x00	; 0
    4416:	69 f7       	brne	.-38     	; 0x43f2 <keybad_System+0x33c>
    4418:	14 c0       	rjmp	.+40     	; 0x4442 <keybad_System+0x38c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    441a:	6f 81       	ldd	r22, Y+7	; 0x07
    441c:	78 85       	ldd	r23, Y+8	; 0x08
    441e:	89 85       	ldd	r24, Y+9	; 0x09
    4420:	9a 85       	ldd	r25, Y+10	; 0x0a
    4422:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4426:	dc 01       	movw	r26, r24
    4428:	cb 01       	movw	r24, r22
    442a:	9e 83       	std	Y+6, r25	; 0x06
    442c:	8d 83       	std	Y+5, r24	; 0x05
    442e:	8d 81       	ldd	r24, Y+5	; 0x05
    4430:	9e 81       	ldd	r25, Y+6	; 0x06
    4432:	9a 83       	std	Y+2, r25	; 0x02
    4434:	89 83       	std	Y+1, r24	; 0x01
    4436:	89 81       	ldd	r24, Y+1	; 0x01
    4438:	9a 81       	ldd	r25, Y+2	; 0x02
    443a:	01 97       	sbiw	r24, 0x01	; 1
    443c:	f1 f7       	brne	.-4      	; 0x443a <keybad_System+0x384>
    443e:	9a 83       	std	Y+2, r25	; 0x02
    4440:	89 83       	std	Y+1, r24	; 0x01
					LCD_Commands(0X80);
					LCD_Write_String("Your Input Is Wrong");
				}
			}
			_delay_ms(1000);
			Lcd_Clear();
    4442:	0e 94 46 1a 	call	0x348c	; 0x348c <Lcd_Clear>
			LCD_Commands(0X80);
    4446:	80 e8       	ldi	r24, 0x80	; 128
    4448:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
			CLCD_voidWriteNumber(Sum);
    444c:	8b a9       	ldd	r24, Y+51	; 0x33
    444e:	9c a9       	ldd	r25, Y+52	; 0x34
    4450:	cc 01       	movw	r24, r24
    4452:	a0 e0       	ldi	r26, 0x00	; 0
    4454:	b0 e0       	ldi	r27, 0x00	; 0
    4456:	bc 01       	movw	r22, r24
    4458:	cd 01       	movw	r24, r26
    445a:	0e 94 eb 1b 	call	0x37d6	; 0x37d6 <CLCD_voidWriteNumber>

			DIGIT = Sum ;
    445e:	8b a9       	ldd	r24, Y+51	; 0x33
    4460:	9c a9       	ldd	r25, Y+52	; 0x34
    4462:	cc 01       	movw	r24, r24
    4464:	a0 e0       	ldi	r26, 0x00	; 0
    4466:	b0 e0       	ldi	r27, 0x00	; 0
    4468:	bc 01       	movw	r22, r24
    446a:	cd 01       	movw	r24, r26
    446c:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    4470:	dc 01       	movw	r26, r24
    4472:	cb 01       	movw	r24, r22
    4474:	8c a7       	std	Y+44, r24	; 0x2c
    4476:	9d a7       	std	Y+45, r25	; 0x2d
    4478:	ae a7       	std	Y+46, r26	; 0x2e
    447a:	bf a7       	std	Y+47, r27	; 0x2f
			if(DIGIT>8000)
    447c:	6c a5       	ldd	r22, Y+44	; 0x2c
    447e:	7d a5       	ldd	r23, Y+45	; 0x2d
    4480:	8e a5       	ldd	r24, Y+46	; 0x2e
    4482:	9f a5       	ldd	r25, Y+47	; 0x2f
    4484:	20 e0       	ldi	r18, 0x00	; 0
    4486:	30 e0       	ldi	r19, 0x00	; 0
    4488:	4a ef       	ldi	r20, 0xFA	; 250
    448a:	55 e4       	ldi	r21, 0x45	; 69
    448c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4490:	18 16       	cp	r1, r24
    4492:	9c f4       	brge	.+38     	; 0x44ba <keybad_System+0x404>
			{
				DIGIT /= 40 ;
    4494:	6c a5       	ldd	r22, Y+44	; 0x2c
    4496:	7d a5       	ldd	r23, Y+45	; 0x2d
    4498:	8e a5       	ldd	r24, Y+46	; 0x2e
    449a:	9f a5       	ldd	r25, Y+47	; 0x2f
    449c:	20 e0       	ldi	r18, 0x00	; 0
    449e:	30 e0       	ldi	r19, 0x00	; 0
    44a0:	40 e2       	ldi	r20, 0x20	; 32
    44a2:	52 e4       	ldi	r21, 0x42	; 66
    44a4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    44a8:	dc 01       	movw	r26, r24
    44aa:	cb 01       	movw	r24, r22
    44ac:	8c a7       	std	Y+44, r24	; 0x2c
    44ae:	9d a7       	std	Y+45, r25	; 0x2d
    44b0:	ae a7       	std	Y+46, r26	; 0x2e
    44b2:	bf a7       	std	Y+47, r27	; 0x2f
				Flag1=1;
    44b4:	81 e0       	ldi	r24, 0x01	; 1
    44b6:	88 ab       	std	Y+48, r24	; 0x30
    44b8:	db c0       	rjmp	.+438    	; 0x4670 <keybad_System+0x5ba>
			}
			else if(DIGIT>5000&& DIGIT<8000)
    44ba:	1a ae       	std	Y+58, r1	; 0x3a
    44bc:	6c a5       	ldd	r22, Y+44	; 0x2c
    44be:	7d a5       	ldd	r23, Y+45	; 0x2d
    44c0:	8e a5       	ldd	r24, Y+46	; 0x2e
    44c2:	9f a5       	ldd	r25, Y+47	; 0x2f
    44c4:	20 e0       	ldi	r18, 0x00	; 0
    44c6:	30 e4       	ldi	r19, 0x40	; 64
    44c8:	4c e9       	ldi	r20, 0x9C	; 156
    44ca:	55 e4       	ldi	r21, 0x45	; 69
    44cc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    44d0:	18 16       	cp	r1, r24
    44d2:	14 f4       	brge	.+4      	; 0x44d8 <keybad_System+0x422>
    44d4:	21 e0       	ldi	r18, 0x01	; 1
    44d6:	2a af       	std	Y+58, r18	; 0x3a
    44d8:	81 e0       	ldi	r24, 0x01	; 1
    44da:	9a ad       	ldd	r25, Y+58	; 0x3a
    44dc:	89 27       	eor	r24, r25
    44de:	88 23       	and	r24, r24
    44e0:	39 f5       	brne	.+78     	; 0x4530 <keybad_System+0x47a>
    44e2:	19 ae       	std	Y+57, r1	; 0x39
    44e4:	6c a5       	ldd	r22, Y+44	; 0x2c
    44e6:	7d a5       	ldd	r23, Y+45	; 0x2d
    44e8:	8e a5       	ldd	r24, Y+46	; 0x2e
    44ea:	9f a5       	ldd	r25, Y+47	; 0x2f
    44ec:	20 e0       	ldi	r18, 0x00	; 0
    44ee:	30 e0       	ldi	r19, 0x00	; 0
    44f0:	4a ef       	ldi	r20, 0xFA	; 250
    44f2:	55 e4       	ldi	r21, 0x45	; 69
    44f4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    44f8:	88 23       	and	r24, r24
    44fa:	14 f4       	brge	.+4      	; 0x4500 <keybad_System+0x44a>
    44fc:	21 e0       	ldi	r18, 0x01	; 1
    44fe:	29 af       	std	Y+57, r18	; 0x39
    4500:	81 e0       	ldi	r24, 0x01	; 1
    4502:	99 ad       	ldd	r25, Y+57	; 0x39
    4504:	89 27       	eor	r24, r25
    4506:	88 23       	and	r24, r24
    4508:	99 f4       	brne	.+38     	; 0x4530 <keybad_System+0x47a>
			{
				DIGIT /= 36 ;
    450a:	6c a5       	ldd	r22, Y+44	; 0x2c
    450c:	7d a5       	ldd	r23, Y+45	; 0x2d
    450e:	8e a5       	ldd	r24, Y+46	; 0x2e
    4510:	9f a5       	ldd	r25, Y+47	; 0x2f
    4512:	20 e0       	ldi	r18, 0x00	; 0
    4514:	30 e0       	ldi	r19, 0x00	; 0
    4516:	40 e1       	ldi	r20, 0x10	; 16
    4518:	52 e4       	ldi	r21, 0x42	; 66
    451a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    451e:	dc 01       	movw	r26, r24
    4520:	cb 01       	movw	r24, r22
    4522:	8c a7       	std	Y+44, r24	; 0x2c
    4524:	9d a7       	std	Y+45, r25	; 0x2d
    4526:	ae a7       	std	Y+46, r26	; 0x2e
    4528:	bf a7       	std	Y+47, r27	; 0x2f
				Flag1=2;
    452a:	82 e0       	ldi	r24, 0x02	; 2
    452c:	88 ab       	std	Y+48, r24	; 0x30
    452e:	a0 c0       	rjmp	.+320    	; 0x4670 <keybad_System+0x5ba>
			}
			else if(DIGIT>5000&& DIGIT<8000)
    4530:	18 ae       	std	Y+56, r1	; 0x38
    4532:	6c a5       	ldd	r22, Y+44	; 0x2c
    4534:	7d a5       	ldd	r23, Y+45	; 0x2d
    4536:	8e a5       	ldd	r24, Y+46	; 0x2e
    4538:	9f a5       	ldd	r25, Y+47	; 0x2f
    453a:	20 e0       	ldi	r18, 0x00	; 0
    453c:	30 e4       	ldi	r19, 0x40	; 64
    453e:	4c e9       	ldi	r20, 0x9C	; 156
    4540:	55 e4       	ldi	r21, 0x45	; 69
    4542:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4546:	18 16       	cp	r1, r24
    4548:	14 f4       	brge	.+4      	; 0x454e <keybad_System+0x498>
    454a:	21 e0       	ldi	r18, 0x01	; 1
    454c:	28 af       	std	Y+56, r18	; 0x38
    454e:	81 e0       	ldi	r24, 0x01	; 1
    4550:	98 ad       	ldd	r25, Y+56	; 0x38
    4552:	89 27       	eor	r24, r25
    4554:	88 23       	and	r24, r24
    4556:	39 f5       	brne	.+78     	; 0x45a6 <keybad_System+0x4f0>
    4558:	1f aa       	std	Y+55, r1	; 0x37
    455a:	6c a5       	ldd	r22, Y+44	; 0x2c
    455c:	7d a5       	ldd	r23, Y+45	; 0x2d
    455e:	8e a5       	ldd	r24, Y+46	; 0x2e
    4560:	9f a5       	ldd	r25, Y+47	; 0x2f
    4562:	20 e0       	ldi	r18, 0x00	; 0
    4564:	30 e0       	ldi	r19, 0x00	; 0
    4566:	4a ef       	ldi	r20, 0xFA	; 250
    4568:	55 e4       	ldi	r21, 0x45	; 69
    456a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    456e:	88 23       	and	r24, r24
    4570:	14 f4       	brge	.+4      	; 0x4576 <keybad_System+0x4c0>
    4572:	21 e0       	ldi	r18, 0x01	; 1
    4574:	2f ab       	std	Y+55, r18	; 0x37
    4576:	81 e0       	ldi	r24, 0x01	; 1
    4578:	9f a9       	ldd	r25, Y+55	; 0x37
    457a:	89 27       	eor	r24, r25
    457c:	88 23       	and	r24, r24
    457e:	99 f4       	brne	.+38     	; 0x45a6 <keybad_System+0x4f0>
			{
				DIGIT /= 32 ;
    4580:	6c a5       	ldd	r22, Y+44	; 0x2c
    4582:	7d a5       	ldd	r23, Y+45	; 0x2d
    4584:	8e a5       	ldd	r24, Y+46	; 0x2e
    4586:	9f a5       	ldd	r25, Y+47	; 0x2f
    4588:	20 e0       	ldi	r18, 0x00	; 0
    458a:	30 e0       	ldi	r19, 0x00	; 0
    458c:	40 e0       	ldi	r20, 0x00	; 0
    458e:	52 e4       	ldi	r21, 0x42	; 66
    4590:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4594:	dc 01       	movw	r26, r24
    4596:	cb 01       	movw	r24, r22
    4598:	8c a7       	std	Y+44, r24	; 0x2c
    459a:	9d a7       	std	Y+45, r25	; 0x2d
    459c:	ae a7       	std	Y+46, r26	; 0x2e
    459e:	bf a7       	std	Y+47, r27	; 0x2f
				Flag1=3;
    45a0:	83 e0       	ldi	r24, 0x03	; 3
    45a2:	88 ab       	std	Y+48, r24	; 0x30
    45a4:	65 c0       	rjmp	.+202    	; 0x4670 <keybad_System+0x5ba>
			}
			else if(DIGIT>2000&& DIGIT<5000)
    45a6:	1e aa       	std	Y+54, r1	; 0x36
    45a8:	6c a5       	ldd	r22, Y+44	; 0x2c
    45aa:	7d a5       	ldd	r23, Y+45	; 0x2d
    45ac:	8e a5       	ldd	r24, Y+46	; 0x2e
    45ae:	9f a5       	ldd	r25, Y+47	; 0x2f
    45b0:	20 e0       	ldi	r18, 0x00	; 0
    45b2:	30 e0       	ldi	r19, 0x00	; 0
    45b4:	4a ef       	ldi	r20, 0xFA	; 250
    45b6:	54 e4       	ldi	r21, 0x44	; 68
    45b8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    45bc:	18 16       	cp	r1, r24
    45be:	14 f4       	brge	.+4      	; 0x45c4 <keybad_System+0x50e>
    45c0:	21 e0       	ldi	r18, 0x01	; 1
    45c2:	2e ab       	std	Y+54, r18	; 0x36
    45c4:	81 e0       	ldi	r24, 0x01	; 1
    45c6:	9e a9       	ldd	r25, Y+54	; 0x36
    45c8:	89 27       	eor	r24, r25
    45ca:	88 23       	and	r24, r24
    45cc:	39 f5       	brne	.+78     	; 0x461c <keybad_System+0x566>
    45ce:	1d aa       	std	Y+53, r1	; 0x35
    45d0:	6c a5       	ldd	r22, Y+44	; 0x2c
    45d2:	7d a5       	ldd	r23, Y+45	; 0x2d
    45d4:	8e a5       	ldd	r24, Y+46	; 0x2e
    45d6:	9f a5       	ldd	r25, Y+47	; 0x2f
    45d8:	20 e0       	ldi	r18, 0x00	; 0
    45da:	30 e4       	ldi	r19, 0x40	; 64
    45dc:	4c e9       	ldi	r20, 0x9C	; 156
    45de:	55 e4       	ldi	r21, 0x45	; 69
    45e0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    45e4:	88 23       	and	r24, r24
    45e6:	14 f4       	brge	.+4      	; 0x45ec <keybad_System+0x536>
    45e8:	21 e0       	ldi	r18, 0x01	; 1
    45ea:	2d ab       	std	Y+53, r18	; 0x35
    45ec:	81 e0       	ldi	r24, 0x01	; 1
    45ee:	9d a9       	ldd	r25, Y+53	; 0x35
    45f0:	89 27       	eor	r24, r25
    45f2:	88 23       	and	r24, r24
    45f4:	99 f4       	brne	.+38     	; 0x461c <keybad_System+0x566>
			{
				DIGIT /= 20 ;
    45f6:	6c a5       	ldd	r22, Y+44	; 0x2c
    45f8:	7d a5       	ldd	r23, Y+45	; 0x2d
    45fa:	8e a5       	ldd	r24, Y+46	; 0x2e
    45fc:	9f a5       	ldd	r25, Y+47	; 0x2f
    45fe:	20 e0       	ldi	r18, 0x00	; 0
    4600:	30 e0       	ldi	r19, 0x00	; 0
    4602:	40 ea       	ldi	r20, 0xA0	; 160
    4604:	51 e4       	ldi	r21, 0x41	; 65
    4606:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    460a:	dc 01       	movw	r26, r24
    460c:	cb 01       	movw	r24, r22
    460e:	8c a7       	std	Y+44, r24	; 0x2c
    4610:	9d a7       	std	Y+45, r25	; 0x2d
    4612:	ae a7       	std	Y+46, r26	; 0x2e
    4614:	bf a7       	std	Y+47, r27	; 0x2f
				Flag1=4;
    4616:	84 e0       	ldi	r24, 0x04	; 4
    4618:	88 ab       	std	Y+48, r24	; 0x30
    461a:	2a c0       	rjmp	.+84     	; 0x4670 <keybad_System+0x5ba>
			}
			else if(DIGIT>999 && DIGIT<2000)
    461c:	6c a5       	ldd	r22, Y+44	; 0x2c
    461e:	7d a5       	ldd	r23, Y+45	; 0x2d
    4620:	8e a5       	ldd	r24, Y+46	; 0x2e
    4622:	9f a5       	ldd	r25, Y+47	; 0x2f
    4624:	20 e0       	ldi	r18, 0x00	; 0
    4626:	30 ec       	ldi	r19, 0xC0	; 192
    4628:	49 e7       	ldi	r20, 0x79	; 121
    462a:	54 e4       	ldi	r21, 0x44	; 68
    462c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4630:	18 16       	cp	r1, r24
    4632:	f4 f4       	brge	.+60     	; 0x4670 <keybad_System+0x5ba>
    4634:	6c a5       	ldd	r22, Y+44	; 0x2c
    4636:	7d a5       	ldd	r23, Y+45	; 0x2d
    4638:	8e a5       	ldd	r24, Y+46	; 0x2e
    463a:	9f a5       	ldd	r25, Y+47	; 0x2f
    463c:	20 e0       	ldi	r18, 0x00	; 0
    463e:	30 e0       	ldi	r19, 0x00	; 0
    4640:	4a ef       	ldi	r20, 0xFA	; 250
    4642:	54 e4       	ldi	r21, 0x44	; 68
    4644:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4648:	88 23       	and	r24, r24
    464a:	94 f4       	brge	.+36     	; 0x4670 <keybad_System+0x5ba>
			{
				DIGIT /= 10 ;
    464c:	6c a5       	ldd	r22, Y+44	; 0x2c
    464e:	7d a5       	ldd	r23, Y+45	; 0x2d
    4650:	8e a5       	ldd	r24, Y+46	; 0x2e
    4652:	9f a5       	ldd	r25, Y+47	; 0x2f
    4654:	20 e0       	ldi	r18, 0x00	; 0
    4656:	30 e0       	ldi	r19, 0x00	; 0
    4658:	40 e2       	ldi	r20, 0x20	; 32
    465a:	51 e4       	ldi	r21, 0x41	; 65
    465c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4660:	dc 01       	movw	r26, r24
    4662:	cb 01       	movw	r24, r22
    4664:	8c a7       	std	Y+44, r24	; 0x2c
    4666:	9d a7       	std	Y+45, r25	; 0x2d
    4668:	ae a7       	std	Y+46, r26	; 0x2e
    466a:	bf a7       	std	Y+47, r27	; 0x2f
				Flag1=5;
    466c:	85 e0       	ldi	r24, 0x05	; 5
    466e:	88 ab       	std	Y+48, r24	; 0x30
			 */

			// EEPROM_writeByte(DIGIT);


			if(Flag1==1)
    4670:	88 a9       	ldd	r24, Y+48	; 0x30
    4672:	81 30       	cpi	r24, 0x01	; 1
    4674:	89 f4       	brne	.+34     	; 0x4698 <keybad_System+0x5e2>
			{
				DIGIT *= 40 ;
    4676:	6c a5       	ldd	r22, Y+44	; 0x2c
    4678:	7d a5       	ldd	r23, Y+45	; 0x2d
    467a:	8e a5       	ldd	r24, Y+46	; 0x2e
    467c:	9f a5       	ldd	r25, Y+47	; 0x2f
    467e:	20 e0       	ldi	r18, 0x00	; 0
    4680:	30 e0       	ldi	r19, 0x00	; 0
    4682:	40 e2       	ldi	r20, 0x20	; 32
    4684:	52 e4       	ldi	r21, 0x42	; 66
    4686:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    468a:	dc 01       	movw	r26, r24
    468c:	cb 01       	movw	r24, r22
    468e:	8c a7       	std	Y+44, r24	; 0x2c
    4690:	9d a7       	std	Y+45, r25	; 0x2d
    4692:	ae a7       	std	Y+46, r26	; 0x2e
    4694:	bf a7       	std	Y+47, r27	; 0x2f
    4696:	a4 c0       	rjmp	.+328    	; 0x47e0 <keybad_System+0x72a>

			}
			else if(Flag1==2)
    4698:	88 a9       	ldd	r24, Y+48	; 0x30
    469a:	82 30       	cpi	r24, 0x02	; 2
    469c:	89 f4       	brne	.+34     	; 0x46c0 <keybad_System+0x60a>
			{
				DIGIT *= 36 ;
    469e:	6c a5       	ldd	r22, Y+44	; 0x2c
    46a0:	7d a5       	ldd	r23, Y+45	; 0x2d
    46a2:	8e a5       	ldd	r24, Y+46	; 0x2e
    46a4:	9f a5       	ldd	r25, Y+47	; 0x2f
    46a6:	20 e0       	ldi	r18, 0x00	; 0
    46a8:	30 e0       	ldi	r19, 0x00	; 0
    46aa:	40 e1       	ldi	r20, 0x10	; 16
    46ac:	52 e4       	ldi	r21, 0x42	; 66
    46ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    46b2:	dc 01       	movw	r26, r24
    46b4:	cb 01       	movw	r24, r22
    46b6:	8c a7       	std	Y+44, r24	; 0x2c
    46b8:	9d a7       	std	Y+45, r25	; 0x2d
    46ba:	ae a7       	std	Y+46, r26	; 0x2e
    46bc:	bf a7       	std	Y+47, r27	; 0x2f
    46be:	90 c0       	rjmp	.+288    	; 0x47e0 <keybad_System+0x72a>
			}
			else if(Flag1==3)
    46c0:	88 a9       	ldd	r24, Y+48	; 0x30
    46c2:	83 30       	cpi	r24, 0x03	; 3
    46c4:	89 f4       	brne	.+34     	; 0x46e8 <keybad_System+0x632>
			{
				DIGIT *= 32 ;
    46c6:	6c a5       	ldd	r22, Y+44	; 0x2c
    46c8:	7d a5       	ldd	r23, Y+45	; 0x2d
    46ca:	8e a5       	ldd	r24, Y+46	; 0x2e
    46cc:	9f a5       	ldd	r25, Y+47	; 0x2f
    46ce:	20 e0       	ldi	r18, 0x00	; 0
    46d0:	30 e0       	ldi	r19, 0x00	; 0
    46d2:	40 e0       	ldi	r20, 0x00	; 0
    46d4:	52 e4       	ldi	r21, 0x42	; 66
    46d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    46da:	dc 01       	movw	r26, r24
    46dc:	cb 01       	movw	r24, r22
    46de:	8c a7       	std	Y+44, r24	; 0x2c
    46e0:	9d a7       	std	Y+45, r25	; 0x2d
    46e2:	ae a7       	std	Y+46, r26	; 0x2e
    46e4:	bf a7       	std	Y+47, r27	; 0x2f
    46e6:	7c c0       	rjmp	.+248    	; 0x47e0 <keybad_System+0x72a>
			}
			else if(Flag1==4)
    46e8:	88 a9       	ldd	r24, Y+48	; 0x30
    46ea:	84 30       	cpi	r24, 0x04	; 4
    46ec:	89 f4       	brne	.+34     	; 0x4710 <keybad_System+0x65a>
			{
				DIGIT *= 20 ;
    46ee:	6c a5       	ldd	r22, Y+44	; 0x2c
    46f0:	7d a5       	ldd	r23, Y+45	; 0x2d
    46f2:	8e a5       	ldd	r24, Y+46	; 0x2e
    46f4:	9f a5       	ldd	r25, Y+47	; 0x2f
    46f6:	20 e0       	ldi	r18, 0x00	; 0
    46f8:	30 e0       	ldi	r19, 0x00	; 0
    46fa:	40 ea       	ldi	r20, 0xA0	; 160
    46fc:	51 e4       	ldi	r21, 0x41	; 65
    46fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4702:	dc 01       	movw	r26, r24
    4704:	cb 01       	movw	r24, r22
    4706:	8c a7       	std	Y+44, r24	; 0x2c
    4708:	9d a7       	std	Y+45, r25	; 0x2d
    470a:	ae a7       	std	Y+46, r26	; 0x2e
    470c:	bf a7       	std	Y+47, r27	; 0x2f
    470e:	68 c0       	rjmp	.+208    	; 0x47e0 <keybad_System+0x72a>
			}
			else if(Flag1==5)
    4710:	88 a9       	ldd	r24, Y+48	; 0x30
    4712:	85 30       	cpi	r24, 0x05	; 5
    4714:	09 f0       	breq	.+2      	; 0x4718 <keybad_System+0x662>
    4716:	64 c0       	rjmp	.+200    	; 0x47e0 <keybad_System+0x72a>
			{
				DIGIT *= 10 ;
    4718:	6c a5       	ldd	r22, Y+44	; 0x2c
    471a:	7d a5       	ldd	r23, Y+45	; 0x2d
    471c:	8e a5       	ldd	r24, Y+46	; 0x2e
    471e:	9f a5       	ldd	r25, Y+47	; 0x2f
    4720:	20 e0       	ldi	r18, 0x00	; 0
    4722:	30 e0       	ldi	r19, 0x00	; 0
    4724:	40 e2       	ldi	r20, 0x20	; 32
    4726:	51 e4       	ldi	r21, 0x41	; 65
    4728:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    472c:	dc 01       	movw	r26, r24
    472e:	cb 01       	movw	r24, r22
    4730:	8c a7       	std	Y+44, r24	; 0x2c
    4732:	9d a7       	std	Y+45, r25	; 0x2d
    4734:	ae a7       	std	Y+46, r26	; 0x2e
    4736:	bf a7       	std	Y+47, r27	; 0x2f
    4738:	53 c0       	rjmp	.+166    	; 0x47e0 <keybad_System+0x72a>
			}

			break;

		}
		else if(PASS>=0 && PASS<=9 && PASS!=43 && PASS!=42 && PASS!=45 && PASS!=46 && PASS!=67 && PASS!=61 ) // Check is ok or nok
    473a:	89 a9       	ldd	r24, Y+49	; 0x31
    473c:	9a a9       	ldd	r25, Y+50	; 0x32
    473e:	8a 30       	cpi	r24, 0x0A	; 10
    4740:	91 05       	cpc	r25, r1
    4742:	08 f0       	brcs	.+2      	; 0x4746 <keybad_System+0x690>
    4744:	cf cc       	rjmp	.-1634   	; 0x40e4 <keybad_System+0x2e>
    4746:	89 a9       	ldd	r24, Y+49	; 0x31
    4748:	9a a9       	ldd	r25, Y+50	; 0x32
    474a:	8b 32       	cpi	r24, 0x2B	; 43
    474c:	91 05       	cpc	r25, r1
    474e:	09 f4       	brne	.+2      	; 0x4752 <keybad_System+0x69c>
    4750:	c9 cc       	rjmp	.-1646   	; 0x40e4 <keybad_System+0x2e>
    4752:	89 a9       	ldd	r24, Y+49	; 0x31
    4754:	9a a9       	ldd	r25, Y+50	; 0x32
    4756:	8a 32       	cpi	r24, 0x2A	; 42
    4758:	91 05       	cpc	r25, r1
    475a:	09 f4       	brne	.+2      	; 0x475e <keybad_System+0x6a8>
    475c:	c3 cc       	rjmp	.-1658   	; 0x40e4 <keybad_System+0x2e>
    475e:	89 a9       	ldd	r24, Y+49	; 0x31
    4760:	9a a9       	ldd	r25, Y+50	; 0x32
    4762:	8d 32       	cpi	r24, 0x2D	; 45
    4764:	91 05       	cpc	r25, r1
    4766:	09 f4       	brne	.+2      	; 0x476a <keybad_System+0x6b4>
    4768:	bd cc       	rjmp	.-1670   	; 0x40e4 <keybad_System+0x2e>
    476a:	89 a9       	ldd	r24, Y+49	; 0x31
    476c:	9a a9       	ldd	r25, Y+50	; 0x32
    476e:	8e 32       	cpi	r24, 0x2E	; 46
    4770:	91 05       	cpc	r25, r1
    4772:	09 f4       	brne	.+2      	; 0x4776 <keybad_System+0x6c0>
    4774:	b7 cc       	rjmp	.-1682   	; 0x40e4 <keybad_System+0x2e>
    4776:	89 a9       	ldd	r24, Y+49	; 0x31
    4778:	9a a9       	ldd	r25, Y+50	; 0x32
    477a:	83 34       	cpi	r24, 0x43	; 67
    477c:	91 05       	cpc	r25, r1
    477e:	09 f4       	brne	.+2      	; 0x4782 <keybad_System+0x6cc>
    4780:	b1 cc       	rjmp	.-1694   	; 0x40e4 <keybad_System+0x2e>
    4782:	89 a9       	ldd	r24, Y+49	; 0x31
    4784:	9a a9       	ldd	r25, Y+50	; 0x32
    4786:	8d 33       	cpi	r24, 0x3D	; 61
    4788:	91 05       	cpc	r25, r1
    478a:	09 f4       	brne	.+2      	; 0x478e <keybad_System+0x6d8>
    478c:	ab cc       	rjmp	.-1706   	; 0x40e4 <keybad_System+0x2e>
		{
			LCD_Commands(0XC1);
    478e:	81 ec       	ldi	r24, 0xC1	; 193
    4790:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
			Sum = PASS;
    4794:	89 a9       	ldd	r24, Y+49	; 0x31
    4796:	9a a9       	ldd	r25, Y+50	; 0x32
    4798:	9c ab       	std	Y+52, r25	; 0x34
    479a:	8b ab       	std	Y+51, r24	; 0x33
			Function_EntryNumber(&Sum,&PASS);
    479c:	ce 01       	movw	r24, r28
    479e:	c3 96       	adiw	r24, 0x33	; 51
    47a0:	9e 01       	movw	r18, r28
    47a2:	2f 5c       	subi	r18, 0xCF	; 207
    47a4:	3f 4f       	sbci	r19, 0xFF	; 255
    47a6:	b9 01       	movw	r22, r18
    47a8:	0e 94 33 27 	call	0x4e66	; 0x4e66 <Function_EntryNumber>
			if(Sum==9999)
    47ac:	8b a9       	ldd	r24, Y+51	; 0x33
    47ae:	9c a9       	ldd	r25, Y+52	; 0x34
    47b0:	27 e2       	ldi	r18, 0x27	; 39
    47b2:	8f 30       	cpi	r24, 0x0F	; 15
    47b4:	92 07       	cpc	r25, r18
    47b6:	29 f4       	brne	.+10     	; 0x47c2 <keybad_System+0x70c>
			{
				if( Right_PASS()==0 )
    47b8:	0e 94 06 25 	call	0x4a0c	; 0x4a0c <Right_PASS>
    47bc:	88 23       	and	r24, r24
    47be:	81 f0       	breq	.+32     	; 0x47e0 <keybad_System+0x72a>
    47c0:	08 c0       	rjmp	.+16     	; 0x47d2 <keybad_System+0x71c>
				{
					break;
				}
			}
			else if(Sum!=9999)
    47c2:	8b a9       	ldd	r24, Y+51	; 0x33
    47c4:	9c a9       	ldd	r25, Y+52	; 0x34
    47c6:	27 e2       	ldi	r18, 0x27	; 39
    47c8:	8f 30       	cpi	r24, 0x0F	; 15
    47ca:	92 07       	cpc	r25, r18
    47cc:	11 f0       	breq	.+4      	; 0x47d2 <keybad_System+0x71c>
			{
				Wrong_PASS();
    47ce:	0e 94 8d 26 	call	0x4d1a	; 0x4d1a <Wrong_PASS>
			}

			if(FunctionCountM(Counter)==0)
    47d2:	80 91 01 02 	lds	r24, 0x0201
    47d6:	0e 94 f9 23 	call	0x47f2	; 0x47f2 <FunctionCountM>
    47da:	00 97       	sbiw	r24, 0x00	; 0
    47dc:	09 f0       	breq	.+2      	; 0x47e0 <keybad_System+0x72a>
    47de:	82 cc       	rjmp	.-1788   	; 0x40e4 <keybad_System+0x2e>
			{
				break;
			}
		}
	}
}
    47e0:	ea 96       	adiw	r28, 0x3a	; 58
    47e2:	0f b6       	in	r0, 0x3f	; 63
    47e4:	f8 94       	cli
    47e6:	de bf       	out	0x3e, r29	; 62
    47e8:	0f be       	out	0x3f, r0	; 63
    47ea:	cd bf       	out	0x3d, r28	; 61
    47ec:	cf 91       	pop	r28
    47ee:	df 91       	pop	r29
    47f0:	08 95       	ret

000047f2 <FunctionCountM>:
uint16 FunctionCountM(uint8 Count)
{
    47f2:	df 93       	push	r29
    47f4:	cf 93       	push	r28
    47f6:	cd b7       	in	r28, 0x3d	; 61
    47f8:	de b7       	in	r29, 0x3e	; 62
    47fa:	60 97       	sbiw	r28, 0x10	; 16
    47fc:	0f b6       	in	r0, 0x3f	; 63
    47fe:	f8 94       	cli
    4800:	de bf       	out	0x3e, r29	; 62
    4802:	0f be       	out	0x3f, r0	; 63
    4804:	cd bf       	out	0x3d, r28	; 61
    4806:	88 8b       	std	Y+16, r24	; 0x10
	uint8 INDEX ;
	if(Counter==0 || Counter==3)
    4808:	80 91 01 02 	lds	r24, 0x0201
    480c:	88 23       	and	r24, r24
    480e:	29 f0       	breq	.+10     	; 0x481a <FunctionCountM+0x28>
    4810:	80 91 01 02 	lds	r24, 0x0201
    4814:	83 30       	cpi	r24, 0x03	; 3
    4816:	09 f0       	breq	.+2      	; 0x481a <FunctionCountM+0x28>
    4818:	92 c0       	rjmp	.+292    	; 0x493e <FunctionCountM+0x14c>
	{
		if(Counter==3)
    481a:	80 91 01 02 	lds	r24, 0x0201
    481e:	83 30       	cpi	r24, 0x03	; 3
    4820:	09 f0       	breq	.+2      	; 0x4824 <FunctionCountM+0x32>
    4822:	8d c0       	rjmp	.+282    	; 0x493e <FunctionCountM+0x14c>
		{
			BUZZER_ON_OFF(ON);
    4824:	80 e0       	ldi	r24, 0x00	; 0
    4826:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <BUZZER_ON_OFF>
			SpetialSeven7(0);
    482a:	80 e0       	ldi	r24, 0x00	; 0
    482c:	0e 94 23 13 	call	0x2646	; 0x2646 <SpetialSeven7>
			Lcd_Clear();
    4830:	0e 94 46 1a 	call	0x348c	; 0x348c <Lcd_Clear>
			LCD_Commands(0X80);
    4834:	80 e8       	ldi	r24, 0x80	; 128
    4836:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
			LCD_Commands(0XC0);
    483a:	80 ec       	ldi	r24, 0xC0	; 192
    483c:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
			LCD_Write_String("TRY LATER....... ");
    4840:	83 eb       	ldi	r24, 0xB3	; 179
    4842:	90 e0       	ldi	r25, 0x00	; 0
    4844:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>

			BUZZER_ON_OFF(ON);
    4848:	80 e0       	ldi	r24, 0x00	; 0
    484a:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <BUZZER_ON_OFF>
    484e:	80 e0       	ldi	r24, 0x00	; 0
    4850:	90 e0       	ldi	r25, 0x00	; 0
    4852:	aa e7       	ldi	r26, 0x7A	; 122
    4854:	b4 e4       	ldi	r27, 0x44	; 68
    4856:	8b 87       	std	Y+11, r24	; 0x0b
    4858:	9c 87       	std	Y+12, r25	; 0x0c
    485a:	ad 87       	std	Y+13, r26	; 0x0d
    485c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    485e:	6b 85       	ldd	r22, Y+11	; 0x0b
    4860:	7c 85       	ldd	r23, Y+12	; 0x0c
    4862:	8d 85       	ldd	r24, Y+13	; 0x0d
    4864:	9e 85       	ldd	r25, Y+14	; 0x0e
    4866:	20 e0       	ldi	r18, 0x00	; 0
    4868:	30 e0       	ldi	r19, 0x00	; 0
    486a:	4a ef       	ldi	r20, 0xFA	; 250
    486c:	54 e4       	ldi	r21, 0x44	; 68
    486e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4872:	dc 01       	movw	r26, r24
    4874:	cb 01       	movw	r24, r22
    4876:	8f 83       	std	Y+7, r24	; 0x07
    4878:	98 87       	std	Y+8, r25	; 0x08
    487a:	a9 87       	std	Y+9, r26	; 0x09
    487c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    487e:	6f 81       	ldd	r22, Y+7	; 0x07
    4880:	78 85       	ldd	r23, Y+8	; 0x08
    4882:	89 85       	ldd	r24, Y+9	; 0x09
    4884:	9a 85       	ldd	r25, Y+10	; 0x0a
    4886:	20 e0       	ldi	r18, 0x00	; 0
    4888:	30 e0       	ldi	r19, 0x00	; 0
    488a:	40 e8       	ldi	r20, 0x80	; 128
    488c:	5f e3       	ldi	r21, 0x3F	; 63
    488e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4892:	88 23       	and	r24, r24
    4894:	2c f4       	brge	.+10     	; 0x48a0 <FunctionCountM+0xae>
		__ticks = 1;
    4896:	81 e0       	ldi	r24, 0x01	; 1
    4898:	90 e0       	ldi	r25, 0x00	; 0
    489a:	9e 83       	std	Y+6, r25	; 0x06
    489c:	8d 83       	std	Y+5, r24	; 0x05
    489e:	3f c0       	rjmp	.+126    	; 0x491e <FunctionCountM+0x12c>
	else if (__tmp > 65535)
    48a0:	6f 81       	ldd	r22, Y+7	; 0x07
    48a2:	78 85       	ldd	r23, Y+8	; 0x08
    48a4:	89 85       	ldd	r24, Y+9	; 0x09
    48a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    48a8:	20 e0       	ldi	r18, 0x00	; 0
    48aa:	3f ef       	ldi	r19, 0xFF	; 255
    48ac:	4f e7       	ldi	r20, 0x7F	; 127
    48ae:	57 e4       	ldi	r21, 0x47	; 71
    48b0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    48b4:	18 16       	cp	r1, r24
    48b6:	4c f5       	brge	.+82     	; 0x490a <FunctionCountM+0x118>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    48b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    48ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    48bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    48be:	9e 85       	ldd	r25, Y+14	; 0x0e
    48c0:	20 e0       	ldi	r18, 0x00	; 0
    48c2:	30 e0       	ldi	r19, 0x00	; 0
    48c4:	40 e2       	ldi	r20, 0x20	; 32
    48c6:	51 e4       	ldi	r21, 0x41	; 65
    48c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    48cc:	dc 01       	movw	r26, r24
    48ce:	cb 01       	movw	r24, r22
    48d0:	bc 01       	movw	r22, r24
    48d2:	cd 01       	movw	r24, r26
    48d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    48d8:	dc 01       	movw	r26, r24
    48da:	cb 01       	movw	r24, r22
    48dc:	9e 83       	std	Y+6, r25	; 0x06
    48de:	8d 83       	std	Y+5, r24	; 0x05
    48e0:	0f c0       	rjmp	.+30     	; 0x4900 <FunctionCountM+0x10e>
    48e2:	88 ec       	ldi	r24, 0xC8	; 200
    48e4:	90 e0       	ldi	r25, 0x00	; 0
    48e6:	9c 83       	std	Y+4, r25	; 0x04
    48e8:	8b 83       	std	Y+3, r24	; 0x03
    48ea:	8b 81       	ldd	r24, Y+3	; 0x03
    48ec:	9c 81       	ldd	r25, Y+4	; 0x04
    48ee:	01 97       	sbiw	r24, 0x01	; 1
    48f0:	f1 f7       	brne	.-4      	; 0x48ee <FunctionCountM+0xfc>
    48f2:	9c 83       	std	Y+4, r25	; 0x04
    48f4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    48f6:	8d 81       	ldd	r24, Y+5	; 0x05
    48f8:	9e 81       	ldd	r25, Y+6	; 0x06
    48fa:	01 97       	sbiw	r24, 0x01	; 1
    48fc:	9e 83       	std	Y+6, r25	; 0x06
    48fe:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4900:	8d 81       	ldd	r24, Y+5	; 0x05
    4902:	9e 81       	ldd	r25, Y+6	; 0x06
    4904:	00 97       	sbiw	r24, 0x00	; 0
    4906:	69 f7       	brne	.-38     	; 0x48e2 <FunctionCountM+0xf0>
    4908:	14 c0       	rjmp	.+40     	; 0x4932 <FunctionCountM+0x140>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    490a:	6f 81       	ldd	r22, Y+7	; 0x07
    490c:	78 85       	ldd	r23, Y+8	; 0x08
    490e:	89 85       	ldd	r24, Y+9	; 0x09
    4910:	9a 85       	ldd	r25, Y+10	; 0x0a
    4912:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4916:	dc 01       	movw	r26, r24
    4918:	cb 01       	movw	r24, r22
    491a:	9e 83       	std	Y+6, r25	; 0x06
    491c:	8d 83       	std	Y+5, r24	; 0x05
    491e:	8d 81       	ldd	r24, Y+5	; 0x05
    4920:	9e 81       	ldd	r25, Y+6	; 0x06
    4922:	9a 83       	std	Y+2, r25	; 0x02
    4924:	89 83       	std	Y+1, r24	; 0x01
    4926:	89 81       	ldd	r24, Y+1	; 0x01
    4928:	9a 81       	ldd	r25, Y+2	; 0x02
    492a:	01 97       	sbiw	r24, 0x01	; 1
    492c:	f1 f7       	brne	.-4      	; 0x492a <FunctionCountM+0x138>
    492e:	9a 83       	std	Y+2, r25	; 0x02
    4930:	89 83       	std	Y+1, r24	; 0x01

			_delay_ms(1000);

			Lcd_Clear();
    4932:	0e 94 46 1a 	call	0x348c	; 0x348c <Lcd_Clear>
			BUZZER_ON_OFF(OFF);
    4936:	81 e0       	ldi	r24, 0x01	; 1
    4938:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <BUZZER_ON_OFF>

			INDEX = 0 ;
    493c:	1f 86       	std	Y+15, r1	; 0x0f
		}
	}
	return INDEX ;
    493e:	8f 85       	ldd	r24, Y+15	; 0x0f
    4940:	88 2f       	mov	r24, r24
    4942:	90 e0       	ldi	r25, 0x00	; 0
}
    4944:	60 96       	adiw	r28, 0x10	; 16
    4946:	0f b6       	in	r0, 0x3f	; 63
    4948:	f8 94       	cli
    494a:	de bf       	out	0x3e, r29	; 62
    494c:	0f be       	out	0x3f, r0	; 63
    494e:	cd bf       	out	0x3d, r28	; 61
    4950:	cf 91       	pop	r28
    4952:	df 91       	pop	r29
    4954:	08 95       	ret

00004956 <TEMP_Sytem>:

void TEMP_Sytem(uint16 TEMP_Value)
{
    4956:	df 93       	push	r29
    4958:	cf 93       	push	r28
    495a:	00 d0       	rcall	.+0      	; 0x495c <TEMP_Sytem+0x6>
    495c:	cd b7       	in	r28, 0x3d	; 61
    495e:	de b7       	in	r29, 0x3e	; 62
    4960:	9a 83       	std	Y+2, r25	; 0x02
    4962:	89 83       	std	Y+1, r24	; 0x01
	if(TEMP_Value > 35 )
    4964:	89 81       	ldd	r24, Y+1	; 0x01
    4966:	9a 81       	ldd	r25, Y+2	; 0x02
    4968:	84 32       	cpi	r24, 0x24	; 36
    496a:	91 05       	cpc	r25, r1
    496c:	30 f0       	brcs	.+12     	; 0x497a <TEMP_Sytem+0x24>
	{
		DC_ON_OFF(ON);
    496e:	80 e0       	ldi	r24, 0x00	; 0
    4970:	0e 94 a6 1e 	call	0x3d4c	; 0x3d4c <DC_ON_OFF>
		BUZZER_ON_OFF(OFF);
    4974:	81 e0       	ldi	r24, 0x01	; 1
    4976:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <BUZZER_ON_OFF>
	}
	if(TEMP_Value > 45 )
    497a:	89 81       	ldd	r24, Y+1	; 0x01
    497c:	9a 81       	ldd	r25, Y+2	; 0x02
    497e:	8e 32       	cpi	r24, 0x2E	; 46
    4980:	91 05       	cpc	r25, r1
    4982:	30 f0       	brcs	.+12     	; 0x4990 <TEMP_Sytem+0x3a>
	{
		DC_ON_OFF(ON);
    4984:	80 e0       	ldi	r24, 0x00	; 0
    4986:	0e 94 a6 1e 	call	0x3d4c	; 0x3d4c <DC_ON_OFF>
		BUZZER_ON_OFF(ON);
    498a:	80 e0       	ldi	r24, 0x00	; 0
    498c:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <BUZZER_ON_OFF>
	}
	if (TEMP_Value < 35)
    4990:	89 81       	ldd	r24, Y+1	; 0x01
    4992:	9a 81       	ldd	r25, Y+2	; 0x02
    4994:	83 32       	cpi	r24, 0x23	; 35
    4996:	91 05       	cpc	r25, r1
    4998:	30 f4       	brcc	.+12     	; 0x49a6 <TEMP_Sytem+0x50>
	{
		DC_ON_OFF(OFF);
    499a:	81 e0       	ldi	r24, 0x01	; 1
    499c:	0e 94 a6 1e 	call	0x3d4c	; 0x3d4c <DC_ON_OFF>
		BUZZER_ON_OFF(OFF);
    49a0:	81 e0       	ldi	r24, 0x01	; 1
    49a2:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <BUZZER_ON_OFF>
	}
}
    49a6:	0f 90       	pop	r0
    49a8:	0f 90       	pop	r0
    49aa:	cf 91       	pop	r28
    49ac:	df 91       	pop	r29
    49ae:	08 95       	ret

000049b0 <LDR_System>:
void LDR_System(uint16 ADC_Value)
{
    49b0:	df 93       	push	r29
    49b2:	cf 93       	push	r28
    49b4:	00 d0       	rcall	.+0      	; 0x49b6 <LDR_System+0x6>
    49b6:	cd b7       	in	r28, 0x3d	; 61
    49b8:	de b7       	in	r29, 0x3e	; 62
    49ba:	9a 83       	std	Y+2, r25	; 0x02
    49bc:	89 83       	std	Y+1, r24	; 0x01
	if(ADC_Value == LOW)// LDR SENSOR
    49be:	89 81       	ldd	r24, Y+1	; 0x01
    49c0:	9a 81       	ldd	r25, Y+2	; 0x02
    49c2:	00 97       	sbiw	r24, 0x00	; 0
    49c4:	39 f4       	brne	.+14     	; 0x49d4 <LDR_System+0x24>
	{
		LED_VoidOffLed(LED_ONEA2);
    49c6:	82 e0       	ldi	r24, 0x02	; 2
    49c8:	0e 94 82 14 	call	0x2904	; 0x2904 <LED_VoidOffLed>
		LED_VoidOffLed(LED_TWOA3);
    49cc:	83 e0       	ldi	r24, 0x03	; 3
    49ce:	0e 94 82 14 	call	0x2904	; 0x2904 <LED_VoidOffLed>
    49d2:	17 c0       	rjmp	.+46     	; 0x4a02 <LDR_System+0x52>
	}
	else if(ADC_Value == HIGH)
    49d4:	89 81       	ldd	r24, Y+1	; 0x01
    49d6:	9a 81       	ldd	r25, Y+2	; 0x02
    49d8:	81 30       	cpi	r24, 0x01	; 1
    49da:	91 05       	cpc	r25, r1
    49dc:	39 f4       	brne	.+14     	; 0x49ec <LDR_System+0x3c>
	{
		LED_VoidOnLed(LED_ONEA2);
    49de:	82 e0       	ldi	r24, 0x02	; 2
    49e0:	0e 94 73 14 	call	0x28e6	; 0x28e6 <LED_VoidOnLed>
		LED_VoidOffLed(LED_TWOA3);
    49e4:	83 e0       	ldi	r24, 0x03	; 3
    49e6:	0e 94 82 14 	call	0x2904	; 0x2904 <LED_VoidOffLed>
    49ea:	0b c0       	rjmp	.+22     	; 0x4a02 <LDR_System+0x52>
	}
	else if(ADC_Value == HIGHHIGH)
    49ec:	89 81       	ldd	r24, Y+1	; 0x01
    49ee:	9a 81       	ldd	r25, Y+2	; 0x02
    49f0:	82 30       	cpi	r24, 0x02	; 2
    49f2:	91 05       	cpc	r25, r1
    49f4:	31 f4       	brne	.+12     	; 0x4a02 <LDR_System+0x52>
	{
		LED_VoidOnLed(LED_ONEA2);
    49f6:	82 e0       	ldi	r24, 0x02	; 2
    49f8:	0e 94 73 14 	call	0x28e6	; 0x28e6 <LED_VoidOnLed>
		LED_VoidOnLed(LED_TWOA3);
    49fc:	83 e0       	ldi	r24, 0x03	; 3
    49fe:	0e 94 73 14 	call	0x28e6	; 0x28e6 <LED_VoidOnLed>
	}
}
    4a02:	0f 90       	pop	r0
    4a04:	0f 90       	pop	r0
    4a06:	cf 91       	pop	r28
    4a08:	df 91       	pop	r29
    4a0a:	08 95       	ret

00004a0c <Right_PASS>:
uint8 Right_PASS(void)
{
    4a0c:	df 93       	push	r29
    4a0e:	cf 93       	push	r28
    4a10:	cd b7       	in	r28, 0x3d	; 61
    4a12:	de b7       	in	r29, 0x3e	; 62
    4a14:	aa 97       	sbiw	r28, 0x2a	; 42
    4a16:	0f b6       	in	r0, 0x3f	; 63
    4a18:	f8 94       	cli
    4a1a:	de bf       	out	0x3e, r29	; 62
    4a1c:	0f be       	out	0x3f, r0	; 63
    4a1e:	cd bf       	out	0x3d, r28	; 61
	Sevro_Degre(0);
    4a20:	80 e0       	ldi	r24, 0x00	; 0
    4a22:	0e 94 3b 14 	call	0x2876	; 0x2876 <Sevro_Degre>
    4a26:	80 e0       	ldi	r24, 0x00	; 0
    4a28:	90 e0       	ldi	r25, 0x00	; 0
    4a2a:	aa ef       	ldi	r26, 0xFA	; 250
    4a2c:	b3 e4       	ldi	r27, 0x43	; 67
    4a2e:	8f a3       	std	Y+39, r24	; 0x27
    4a30:	98 a7       	std	Y+40, r25	; 0x28
    4a32:	a9 a7       	std	Y+41, r26	; 0x29
    4a34:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4a36:	6f a1       	ldd	r22, Y+39	; 0x27
    4a38:	78 a5       	ldd	r23, Y+40	; 0x28
    4a3a:	89 a5       	ldd	r24, Y+41	; 0x29
    4a3c:	9a a5       	ldd	r25, Y+42	; 0x2a
    4a3e:	20 e0       	ldi	r18, 0x00	; 0
    4a40:	30 e0       	ldi	r19, 0x00	; 0
    4a42:	4a ef       	ldi	r20, 0xFA	; 250
    4a44:	54 e4       	ldi	r21, 0x44	; 68
    4a46:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4a4a:	dc 01       	movw	r26, r24
    4a4c:	cb 01       	movw	r24, r22
    4a4e:	8b a3       	std	Y+35, r24	; 0x23
    4a50:	9c a3       	std	Y+36, r25	; 0x24
    4a52:	ad a3       	std	Y+37, r26	; 0x25
    4a54:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4a56:	6b a1       	ldd	r22, Y+35	; 0x23
    4a58:	7c a1       	ldd	r23, Y+36	; 0x24
    4a5a:	8d a1       	ldd	r24, Y+37	; 0x25
    4a5c:	9e a1       	ldd	r25, Y+38	; 0x26
    4a5e:	20 e0       	ldi	r18, 0x00	; 0
    4a60:	30 e0       	ldi	r19, 0x00	; 0
    4a62:	40 e8       	ldi	r20, 0x80	; 128
    4a64:	5f e3       	ldi	r21, 0x3F	; 63
    4a66:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4a6a:	88 23       	and	r24, r24
    4a6c:	2c f4       	brge	.+10     	; 0x4a78 <Right_PASS+0x6c>
		__ticks = 1;
    4a6e:	81 e0       	ldi	r24, 0x01	; 1
    4a70:	90 e0       	ldi	r25, 0x00	; 0
    4a72:	9a a3       	std	Y+34, r25	; 0x22
    4a74:	89 a3       	std	Y+33, r24	; 0x21
    4a76:	3f c0       	rjmp	.+126    	; 0x4af6 <Right_PASS+0xea>
	else if (__tmp > 65535)
    4a78:	6b a1       	ldd	r22, Y+35	; 0x23
    4a7a:	7c a1       	ldd	r23, Y+36	; 0x24
    4a7c:	8d a1       	ldd	r24, Y+37	; 0x25
    4a7e:	9e a1       	ldd	r25, Y+38	; 0x26
    4a80:	20 e0       	ldi	r18, 0x00	; 0
    4a82:	3f ef       	ldi	r19, 0xFF	; 255
    4a84:	4f e7       	ldi	r20, 0x7F	; 127
    4a86:	57 e4       	ldi	r21, 0x47	; 71
    4a88:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4a8c:	18 16       	cp	r1, r24
    4a8e:	4c f5       	brge	.+82     	; 0x4ae2 <Right_PASS+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4a90:	6f a1       	ldd	r22, Y+39	; 0x27
    4a92:	78 a5       	ldd	r23, Y+40	; 0x28
    4a94:	89 a5       	ldd	r24, Y+41	; 0x29
    4a96:	9a a5       	ldd	r25, Y+42	; 0x2a
    4a98:	20 e0       	ldi	r18, 0x00	; 0
    4a9a:	30 e0       	ldi	r19, 0x00	; 0
    4a9c:	40 e2       	ldi	r20, 0x20	; 32
    4a9e:	51 e4       	ldi	r21, 0x41	; 65
    4aa0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4aa4:	dc 01       	movw	r26, r24
    4aa6:	cb 01       	movw	r24, r22
    4aa8:	bc 01       	movw	r22, r24
    4aaa:	cd 01       	movw	r24, r26
    4aac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4ab0:	dc 01       	movw	r26, r24
    4ab2:	cb 01       	movw	r24, r22
    4ab4:	9a a3       	std	Y+34, r25	; 0x22
    4ab6:	89 a3       	std	Y+33, r24	; 0x21
    4ab8:	0f c0       	rjmp	.+30     	; 0x4ad8 <Right_PASS+0xcc>
    4aba:	88 ec       	ldi	r24, 0xC8	; 200
    4abc:	90 e0       	ldi	r25, 0x00	; 0
    4abe:	98 a3       	std	Y+32, r25	; 0x20
    4ac0:	8f 8f       	std	Y+31, r24	; 0x1f
    4ac2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4ac4:	98 a1       	ldd	r25, Y+32	; 0x20
    4ac6:	01 97       	sbiw	r24, 0x01	; 1
    4ac8:	f1 f7       	brne	.-4      	; 0x4ac6 <Right_PASS+0xba>
    4aca:	98 a3       	std	Y+32, r25	; 0x20
    4acc:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4ace:	89 a1       	ldd	r24, Y+33	; 0x21
    4ad0:	9a a1       	ldd	r25, Y+34	; 0x22
    4ad2:	01 97       	sbiw	r24, 0x01	; 1
    4ad4:	9a a3       	std	Y+34, r25	; 0x22
    4ad6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4ad8:	89 a1       	ldd	r24, Y+33	; 0x21
    4ada:	9a a1       	ldd	r25, Y+34	; 0x22
    4adc:	00 97       	sbiw	r24, 0x00	; 0
    4ade:	69 f7       	brne	.-38     	; 0x4aba <Right_PASS+0xae>
    4ae0:	14 c0       	rjmp	.+40     	; 0x4b0a <Right_PASS+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4ae2:	6b a1       	ldd	r22, Y+35	; 0x23
    4ae4:	7c a1       	ldd	r23, Y+36	; 0x24
    4ae6:	8d a1       	ldd	r24, Y+37	; 0x25
    4ae8:	9e a1       	ldd	r25, Y+38	; 0x26
    4aea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4aee:	dc 01       	movw	r26, r24
    4af0:	cb 01       	movw	r24, r22
    4af2:	9a a3       	std	Y+34, r25	; 0x22
    4af4:	89 a3       	std	Y+33, r24	; 0x21
    4af6:	89 a1       	ldd	r24, Y+33	; 0x21
    4af8:	9a a1       	ldd	r25, Y+34	; 0x22
    4afa:	9e 8f       	std	Y+30, r25	; 0x1e
    4afc:	8d 8f       	std	Y+29, r24	; 0x1d
    4afe:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4b00:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4b02:	01 97       	sbiw	r24, 0x01	; 1
    4b04:	f1 f7       	brne	.-4      	; 0x4b02 <Right_PASS+0xf6>
    4b06:	9e 8f       	std	Y+30, r25	; 0x1e
    4b08:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(500);
	Sevro_Degre(90);
    4b0a:	8a e5       	ldi	r24, 0x5A	; 90
    4b0c:	0e 94 3b 14 	call	0x2876	; 0x2876 <Sevro_Degre>
    4b10:	80 e0       	ldi	r24, 0x00	; 0
    4b12:	90 e0       	ldi	r25, 0x00	; 0
    4b14:	aa ef       	ldi	r26, 0xFA	; 250
    4b16:	b3 e4       	ldi	r27, 0x43	; 67
    4b18:	89 8f       	std	Y+25, r24	; 0x19
    4b1a:	9a 8f       	std	Y+26, r25	; 0x1a
    4b1c:	ab 8f       	std	Y+27, r26	; 0x1b
    4b1e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4b20:	69 8d       	ldd	r22, Y+25	; 0x19
    4b22:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4b24:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4b26:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4b28:	20 e0       	ldi	r18, 0x00	; 0
    4b2a:	30 e0       	ldi	r19, 0x00	; 0
    4b2c:	4a ef       	ldi	r20, 0xFA	; 250
    4b2e:	54 e4       	ldi	r21, 0x44	; 68
    4b30:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4b34:	dc 01       	movw	r26, r24
    4b36:	cb 01       	movw	r24, r22
    4b38:	8d 8b       	std	Y+21, r24	; 0x15
    4b3a:	9e 8b       	std	Y+22, r25	; 0x16
    4b3c:	af 8b       	std	Y+23, r26	; 0x17
    4b3e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4b40:	6d 89       	ldd	r22, Y+21	; 0x15
    4b42:	7e 89       	ldd	r23, Y+22	; 0x16
    4b44:	8f 89       	ldd	r24, Y+23	; 0x17
    4b46:	98 8d       	ldd	r25, Y+24	; 0x18
    4b48:	20 e0       	ldi	r18, 0x00	; 0
    4b4a:	30 e0       	ldi	r19, 0x00	; 0
    4b4c:	40 e8       	ldi	r20, 0x80	; 128
    4b4e:	5f e3       	ldi	r21, 0x3F	; 63
    4b50:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4b54:	88 23       	and	r24, r24
    4b56:	2c f4       	brge	.+10     	; 0x4b62 <Right_PASS+0x156>
		__ticks = 1;
    4b58:	81 e0       	ldi	r24, 0x01	; 1
    4b5a:	90 e0       	ldi	r25, 0x00	; 0
    4b5c:	9c 8b       	std	Y+20, r25	; 0x14
    4b5e:	8b 8b       	std	Y+19, r24	; 0x13
    4b60:	3f c0       	rjmp	.+126    	; 0x4be0 <Right_PASS+0x1d4>
	else if (__tmp > 65535)
    4b62:	6d 89       	ldd	r22, Y+21	; 0x15
    4b64:	7e 89       	ldd	r23, Y+22	; 0x16
    4b66:	8f 89       	ldd	r24, Y+23	; 0x17
    4b68:	98 8d       	ldd	r25, Y+24	; 0x18
    4b6a:	20 e0       	ldi	r18, 0x00	; 0
    4b6c:	3f ef       	ldi	r19, 0xFF	; 255
    4b6e:	4f e7       	ldi	r20, 0x7F	; 127
    4b70:	57 e4       	ldi	r21, 0x47	; 71
    4b72:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4b76:	18 16       	cp	r1, r24
    4b78:	4c f5       	brge	.+82     	; 0x4bcc <Right_PASS+0x1c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4b7a:	69 8d       	ldd	r22, Y+25	; 0x19
    4b7c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4b7e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4b80:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4b82:	20 e0       	ldi	r18, 0x00	; 0
    4b84:	30 e0       	ldi	r19, 0x00	; 0
    4b86:	40 e2       	ldi	r20, 0x20	; 32
    4b88:	51 e4       	ldi	r21, 0x41	; 65
    4b8a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4b8e:	dc 01       	movw	r26, r24
    4b90:	cb 01       	movw	r24, r22
    4b92:	bc 01       	movw	r22, r24
    4b94:	cd 01       	movw	r24, r26
    4b96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4b9a:	dc 01       	movw	r26, r24
    4b9c:	cb 01       	movw	r24, r22
    4b9e:	9c 8b       	std	Y+20, r25	; 0x14
    4ba0:	8b 8b       	std	Y+19, r24	; 0x13
    4ba2:	0f c0       	rjmp	.+30     	; 0x4bc2 <Right_PASS+0x1b6>
    4ba4:	88 ec       	ldi	r24, 0xC8	; 200
    4ba6:	90 e0       	ldi	r25, 0x00	; 0
    4ba8:	9a 8b       	std	Y+18, r25	; 0x12
    4baa:	89 8b       	std	Y+17, r24	; 0x11
    4bac:	89 89       	ldd	r24, Y+17	; 0x11
    4bae:	9a 89       	ldd	r25, Y+18	; 0x12
    4bb0:	01 97       	sbiw	r24, 0x01	; 1
    4bb2:	f1 f7       	brne	.-4      	; 0x4bb0 <Right_PASS+0x1a4>
    4bb4:	9a 8b       	std	Y+18, r25	; 0x12
    4bb6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4bb8:	8b 89       	ldd	r24, Y+19	; 0x13
    4bba:	9c 89       	ldd	r25, Y+20	; 0x14
    4bbc:	01 97       	sbiw	r24, 0x01	; 1
    4bbe:	9c 8b       	std	Y+20, r25	; 0x14
    4bc0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4bc2:	8b 89       	ldd	r24, Y+19	; 0x13
    4bc4:	9c 89       	ldd	r25, Y+20	; 0x14
    4bc6:	00 97       	sbiw	r24, 0x00	; 0
    4bc8:	69 f7       	brne	.-38     	; 0x4ba4 <Right_PASS+0x198>
    4bca:	14 c0       	rjmp	.+40     	; 0x4bf4 <Right_PASS+0x1e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4bcc:	6d 89       	ldd	r22, Y+21	; 0x15
    4bce:	7e 89       	ldd	r23, Y+22	; 0x16
    4bd0:	8f 89       	ldd	r24, Y+23	; 0x17
    4bd2:	98 8d       	ldd	r25, Y+24	; 0x18
    4bd4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4bd8:	dc 01       	movw	r26, r24
    4bda:	cb 01       	movw	r24, r22
    4bdc:	9c 8b       	std	Y+20, r25	; 0x14
    4bde:	8b 8b       	std	Y+19, r24	; 0x13
    4be0:	8b 89       	ldd	r24, Y+19	; 0x13
    4be2:	9c 89       	ldd	r25, Y+20	; 0x14
    4be4:	98 8b       	std	Y+16, r25	; 0x10
    4be6:	8f 87       	std	Y+15, r24	; 0x0f
    4be8:	8f 85       	ldd	r24, Y+15	; 0x0f
    4bea:	98 89       	ldd	r25, Y+16	; 0x10
    4bec:	01 97       	sbiw	r24, 0x01	; 1
    4bee:	f1 f7       	brne	.-4      	; 0x4bec <Right_PASS+0x1e0>
    4bf0:	98 8b       	std	Y+16, r25	; 0x10
    4bf2:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(500);
	Sevro_Degre(0);
    4bf4:	80 e0       	ldi	r24, 0x00	; 0
    4bf6:	0e 94 3b 14 	call	0x2876	; 0x2876 <Sevro_Degre>
	Counter=0;
    4bfa:	10 92 01 02 	sts	0x0201, r1

	Lcd_Clear();
    4bfe:	0e 94 46 1a 	call	0x348c	; 0x348c <Lcd_Clear>
	LCD_Commands(0X80);
    4c02:	80 e8       	ldi	r24, 0x80	; 128
    4c04:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
	LCD_Write_String("Right pass ......");
    4c08:	85 ec       	ldi	r24, 0xC5	; 197
    4c0a:	90 e0       	ldi	r25, 0x00	; 0
    4c0c:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>
    4c10:	80 e0       	ldi	r24, 0x00	; 0
    4c12:	90 e0       	ldi	r25, 0x00	; 0
    4c14:	aa ef       	ldi	r26, 0xFA	; 250
    4c16:	b3 e4       	ldi	r27, 0x43	; 67
    4c18:	8b 87       	std	Y+11, r24	; 0x0b
    4c1a:	9c 87       	std	Y+12, r25	; 0x0c
    4c1c:	ad 87       	std	Y+13, r26	; 0x0d
    4c1e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4c20:	6b 85       	ldd	r22, Y+11	; 0x0b
    4c22:	7c 85       	ldd	r23, Y+12	; 0x0c
    4c24:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c26:	9e 85       	ldd	r25, Y+14	; 0x0e
    4c28:	20 e0       	ldi	r18, 0x00	; 0
    4c2a:	30 e0       	ldi	r19, 0x00	; 0
    4c2c:	4a ef       	ldi	r20, 0xFA	; 250
    4c2e:	54 e4       	ldi	r21, 0x44	; 68
    4c30:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4c34:	dc 01       	movw	r26, r24
    4c36:	cb 01       	movw	r24, r22
    4c38:	8f 83       	std	Y+7, r24	; 0x07
    4c3a:	98 87       	std	Y+8, r25	; 0x08
    4c3c:	a9 87       	std	Y+9, r26	; 0x09
    4c3e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4c40:	6f 81       	ldd	r22, Y+7	; 0x07
    4c42:	78 85       	ldd	r23, Y+8	; 0x08
    4c44:	89 85       	ldd	r24, Y+9	; 0x09
    4c46:	9a 85       	ldd	r25, Y+10	; 0x0a
    4c48:	20 e0       	ldi	r18, 0x00	; 0
    4c4a:	30 e0       	ldi	r19, 0x00	; 0
    4c4c:	40 e8       	ldi	r20, 0x80	; 128
    4c4e:	5f e3       	ldi	r21, 0x3F	; 63
    4c50:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4c54:	88 23       	and	r24, r24
    4c56:	2c f4       	brge	.+10     	; 0x4c62 <Right_PASS+0x256>
		__ticks = 1;
    4c58:	81 e0       	ldi	r24, 0x01	; 1
    4c5a:	90 e0       	ldi	r25, 0x00	; 0
    4c5c:	9e 83       	std	Y+6, r25	; 0x06
    4c5e:	8d 83       	std	Y+5, r24	; 0x05
    4c60:	3f c0       	rjmp	.+126    	; 0x4ce0 <Right_PASS+0x2d4>
	else if (__tmp > 65535)
    4c62:	6f 81       	ldd	r22, Y+7	; 0x07
    4c64:	78 85       	ldd	r23, Y+8	; 0x08
    4c66:	89 85       	ldd	r24, Y+9	; 0x09
    4c68:	9a 85       	ldd	r25, Y+10	; 0x0a
    4c6a:	20 e0       	ldi	r18, 0x00	; 0
    4c6c:	3f ef       	ldi	r19, 0xFF	; 255
    4c6e:	4f e7       	ldi	r20, 0x7F	; 127
    4c70:	57 e4       	ldi	r21, 0x47	; 71
    4c72:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4c76:	18 16       	cp	r1, r24
    4c78:	4c f5       	brge	.+82     	; 0x4ccc <Right_PASS+0x2c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4c7a:	6b 85       	ldd	r22, Y+11	; 0x0b
    4c7c:	7c 85       	ldd	r23, Y+12	; 0x0c
    4c7e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c80:	9e 85       	ldd	r25, Y+14	; 0x0e
    4c82:	20 e0       	ldi	r18, 0x00	; 0
    4c84:	30 e0       	ldi	r19, 0x00	; 0
    4c86:	40 e2       	ldi	r20, 0x20	; 32
    4c88:	51 e4       	ldi	r21, 0x41	; 65
    4c8a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4c8e:	dc 01       	movw	r26, r24
    4c90:	cb 01       	movw	r24, r22
    4c92:	bc 01       	movw	r22, r24
    4c94:	cd 01       	movw	r24, r26
    4c96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4c9a:	dc 01       	movw	r26, r24
    4c9c:	cb 01       	movw	r24, r22
    4c9e:	9e 83       	std	Y+6, r25	; 0x06
    4ca0:	8d 83       	std	Y+5, r24	; 0x05
    4ca2:	0f c0       	rjmp	.+30     	; 0x4cc2 <Right_PASS+0x2b6>
    4ca4:	88 ec       	ldi	r24, 0xC8	; 200
    4ca6:	90 e0       	ldi	r25, 0x00	; 0
    4ca8:	9c 83       	std	Y+4, r25	; 0x04
    4caa:	8b 83       	std	Y+3, r24	; 0x03
    4cac:	8b 81       	ldd	r24, Y+3	; 0x03
    4cae:	9c 81       	ldd	r25, Y+4	; 0x04
    4cb0:	01 97       	sbiw	r24, 0x01	; 1
    4cb2:	f1 f7       	brne	.-4      	; 0x4cb0 <Right_PASS+0x2a4>
    4cb4:	9c 83       	std	Y+4, r25	; 0x04
    4cb6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4cb8:	8d 81       	ldd	r24, Y+5	; 0x05
    4cba:	9e 81       	ldd	r25, Y+6	; 0x06
    4cbc:	01 97       	sbiw	r24, 0x01	; 1
    4cbe:	9e 83       	std	Y+6, r25	; 0x06
    4cc0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4cc2:	8d 81       	ldd	r24, Y+5	; 0x05
    4cc4:	9e 81       	ldd	r25, Y+6	; 0x06
    4cc6:	00 97       	sbiw	r24, 0x00	; 0
    4cc8:	69 f7       	brne	.-38     	; 0x4ca4 <Right_PASS+0x298>
    4cca:	14 c0       	rjmp	.+40     	; 0x4cf4 <Right_PASS+0x2e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4ccc:	6f 81       	ldd	r22, Y+7	; 0x07
    4cce:	78 85       	ldd	r23, Y+8	; 0x08
    4cd0:	89 85       	ldd	r24, Y+9	; 0x09
    4cd2:	9a 85       	ldd	r25, Y+10	; 0x0a
    4cd4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4cd8:	dc 01       	movw	r26, r24
    4cda:	cb 01       	movw	r24, r22
    4cdc:	9e 83       	std	Y+6, r25	; 0x06
    4cde:	8d 83       	std	Y+5, r24	; 0x05
    4ce0:	8d 81       	ldd	r24, Y+5	; 0x05
    4ce2:	9e 81       	ldd	r25, Y+6	; 0x06
    4ce4:	9a 83       	std	Y+2, r25	; 0x02
    4ce6:	89 83       	std	Y+1, r24	; 0x01
    4ce8:	89 81       	ldd	r24, Y+1	; 0x01
    4cea:	9a 81       	ldd	r25, Y+2	; 0x02
    4cec:	01 97       	sbiw	r24, 0x01	; 1
    4cee:	f1 f7       	brne	.-4      	; 0x4cec <Right_PASS+0x2e0>
    4cf0:	9a 83       	std	Y+2, r25	; 0x02
    4cf2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(500);
	LCD_Commands(0XC0);
    4cf4:	80 ec       	ldi	r24, 0xC0	; 192
    4cf6:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
	LCD_Write_String("Right pass ......");
    4cfa:	85 ec       	ldi	r24, 0xC5	; 197
    4cfc:	90 e0       	ldi	r25, 0x00	; 0
    4cfe:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>
	Lcd_Clear();
    4d02:	0e 94 46 1a 	call	0x348c	; 0x348c <Lcd_Clear>
	return 0 ;
    4d06:	80 e0       	ldi	r24, 0x00	; 0
}
    4d08:	aa 96       	adiw	r28, 0x2a	; 42
    4d0a:	0f b6       	in	r0, 0x3f	; 63
    4d0c:	f8 94       	cli
    4d0e:	de bf       	out	0x3e, r29	; 62
    4d10:	0f be       	out	0x3f, r0	; 63
    4d12:	cd bf       	out	0x3d, r28	; 61
    4d14:	cf 91       	pop	r28
    4d16:	df 91       	pop	r29
    4d18:	08 95       	ret

00004d1a <Wrong_PASS>:
uint8 Wrong_PASS(void)
{
    4d1a:	df 93       	push	r29
    4d1c:	cf 93       	push	r28
    4d1e:	cd b7       	in	r28, 0x3d	; 61
    4d20:	de b7       	in	r29, 0x3e	; 62
    4d22:	2e 97       	sbiw	r28, 0x0e	; 14
    4d24:	0f b6       	in	r0, 0x3f	; 63
    4d26:	f8 94       	cli
    4d28:	de bf       	out	0x3e, r29	; 62
    4d2a:	0f be       	out	0x3f, r0	; 63
    4d2c:	cd bf       	out	0x3d, r28	; 61
	Counter++;
    4d2e:	80 91 01 02 	lds	r24, 0x0201
    4d32:	8f 5f       	subi	r24, 0xFF	; 255
    4d34:	80 93 01 02 	sts	0x0201, r24
	SpetialSeven7(Counter);
    4d38:	80 91 01 02 	lds	r24, 0x0201
    4d3c:	0e 94 23 13 	call	0x2646	; 0x2646 <SpetialSeven7>
	LCD_Commands(0X80);
    4d40:	80 e8       	ldi	r24, 0x80	; 128
    4d42:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
	LCD_Write_String("Wrong PASS ");
    4d46:	87 ed       	ldi	r24, 0xD7	; 215
    4d48:	90 e0       	ldi	r25, 0x00	; 0
    4d4a:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>
	LCD_Commands(0XC0);
    4d4e:	80 ec       	ldi	r24, 0xC0	; 192
    4d50:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
	LCD_Write_String("TRY AGAIN ");
    4d54:	83 ee       	ldi	r24, 0xE3	; 227
    4d56:	90 e0       	ldi	r25, 0x00	; 0
    4d58:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>
    4d5c:	80 e0       	ldi	r24, 0x00	; 0
    4d5e:	90 e0       	ldi	r25, 0x00	; 0
    4d60:	af e2       	ldi	r26, 0x2F	; 47
    4d62:	b4 e4       	ldi	r27, 0x44	; 68
    4d64:	8b 87       	std	Y+11, r24	; 0x0b
    4d66:	9c 87       	std	Y+12, r25	; 0x0c
    4d68:	ad 87       	std	Y+13, r26	; 0x0d
    4d6a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4d6c:	6b 85       	ldd	r22, Y+11	; 0x0b
    4d6e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4d70:	8d 85       	ldd	r24, Y+13	; 0x0d
    4d72:	9e 85       	ldd	r25, Y+14	; 0x0e
    4d74:	20 e0       	ldi	r18, 0x00	; 0
    4d76:	30 e0       	ldi	r19, 0x00	; 0
    4d78:	4a ef       	ldi	r20, 0xFA	; 250
    4d7a:	54 e4       	ldi	r21, 0x44	; 68
    4d7c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4d80:	dc 01       	movw	r26, r24
    4d82:	cb 01       	movw	r24, r22
    4d84:	8f 83       	std	Y+7, r24	; 0x07
    4d86:	98 87       	std	Y+8, r25	; 0x08
    4d88:	a9 87       	std	Y+9, r26	; 0x09
    4d8a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4d8c:	6f 81       	ldd	r22, Y+7	; 0x07
    4d8e:	78 85       	ldd	r23, Y+8	; 0x08
    4d90:	89 85       	ldd	r24, Y+9	; 0x09
    4d92:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d94:	20 e0       	ldi	r18, 0x00	; 0
    4d96:	30 e0       	ldi	r19, 0x00	; 0
    4d98:	40 e8       	ldi	r20, 0x80	; 128
    4d9a:	5f e3       	ldi	r21, 0x3F	; 63
    4d9c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4da0:	88 23       	and	r24, r24
    4da2:	2c f4       	brge	.+10     	; 0x4dae <Wrong_PASS+0x94>
		__ticks = 1;
    4da4:	81 e0       	ldi	r24, 0x01	; 1
    4da6:	90 e0       	ldi	r25, 0x00	; 0
    4da8:	9e 83       	std	Y+6, r25	; 0x06
    4daa:	8d 83       	std	Y+5, r24	; 0x05
    4dac:	3f c0       	rjmp	.+126    	; 0x4e2c <Wrong_PASS+0x112>
	else if (__tmp > 65535)
    4dae:	6f 81       	ldd	r22, Y+7	; 0x07
    4db0:	78 85       	ldd	r23, Y+8	; 0x08
    4db2:	89 85       	ldd	r24, Y+9	; 0x09
    4db4:	9a 85       	ldd	r25, Y+10	; 0x0a
    4db6:	20 e0       	ldi	r18, 0x00	; 0
    4db8:	3f ef       	ldi	r19, 0xFF	; 255
    4dba:	4f e7       	ldi	r20, 0x7F	; 127
    4dbc:	57 e4       	ldi	r21, 0x47	; 71
    4dbe:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4dc2:	18 16       	cp	r1, r24
    4dc4:	4c f5       	brge	.+82     	; 0x4e18 <Wrong_PASS+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4dc6:	6b 85       	ldd	r22, Y+11	; 0x0b
    4dc8:	7c 85       	ldd	r23, Y+12	; 0x0c
    4dca:	8d 85       	ldd	r24, Y+13	; 0x0d
    4dcc:	9e 85       	ldd	r25, Y+14	; 0x0e
    4dce:	20 e0       	ldi	r18, 0x00	; 0
    4dd0:	30 e0       	ldi	r19, 0x00	; 0
    4dd2:	40 e2       	ldi	r20, 0x20	; 32
    4dd4:	51 e4       	ldi	r21, 0x41	; 65
    4dd6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4dda:	dc 01       	movw	r26, r24
    4ddc:	cb 01       	movw	r24, r22
    4dde:	bc 01       	movw	r22, r24
    4de0:	cd 01       	movw	r24, r26
    4de2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4de6:	dc 01       	movw	r26, r24
    4de8:	cb 01       	movw	r24, r22
    4dea:	9e 83       	std	Y+6, r25	; 0x06
    4dec:	8d 83       	std	Y+5, r24	; 0x05
    4dee:	0f c0       	rjmp	.+30     	; 0x4e0e <Wrong_PASS+0xf4>
    4df0:	88 ec       	ldi	r24, 0xC8	; 200
    4df2:	90 e0       	ldi	r25, 0x00	; 0
    4df4:	9c 83       	std	Y+4, r25	; 0x04
    4df6:	8b 83       	std	Y+3, r24	; 0x03
    4df8:	8b 81       	ldd	r24, Y+3	; 0x03
    4dfa:	9c 81       	ldd	r25, Y+4	; 0x04
    4dfc:	01 97       	sbiw	r24, 0x01	; 1
    4dfe:	f1 f7       	brne	.-4      	; 0x4dfc <Wrong_PASS+0xe2>
    4e00:	9c 83       	std	Y+4, r25	; 0x04
    4e02:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4e04:	8d 81       	ldd	r24, Y+5	; 0x05
    4e06:	9e 81       	ldd	r25, Y+6	; 0x06
    4e08:	01 97       	sbiw	r24, 0x01	; 1
    4e0a:	9e 83       	std	Y+6, r25	; 0x06
    4e0c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4e0e:	8d 81       	ldd	r24, Y+5	; 0x05
    4e10:	9e 81       	ldd	r25, Y+6	; 0x06
    4e12:	00 97       	sbiw	r24, 0x00	; 0
    4e14:	69 f7       	brne	.-38     	; 0x4df0 <Wrong_PASS+0xd6>
    4e16:	14 c0       	rjmp	.+40     	; 0x4e40 <Wrong_PASS+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4e18:	6f 81       	ldd	r22, Y+7	; 0x07
    4e1a:	78 85       	ldd	r23, Y+8	; 0x08
    4e1c:	89 85       	ldd	r24, Y+9	; 0x09
    4e1e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4e20:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4e24:	dc 01       	movw	r26, r24
    4e26:	cb 01       	movw	r24, r22
    4e28:	9e 83       	std	Y+6, r25	; 0x06
    4e2a:	8d 83       	std	Y+5, r24	; 0x05
    4e2c:	8d 81       	ldd	r24, Y+5	; 0x05
    4e2e:	9e 81       	ldd	r25, Y+6	; 0x06
    4e30:	9a 83       	std	Y+2, r25	; 0x02
    4e32:	89 83       	std	Y+1, r24	; 0x01
    4e34:	89 81       	ldd	r24, Y+1	; 0x01
    4e36:	9a 81       	ldd	r25, Y+2	; 0x02
    4e38:	01 97       	sbiw	r24, 0x01	; 1
    4e3a:	f1 f7       	brne	.-4      	; 0x4e38 <Wrong_PASS+0x11e>
    4e3c:	9a 83       	std	Y+2, r25	; 0x02
    4e3e:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(700);

	Lcd_Clear();
    4e40:	0e 94 46 1a 	call	0x348c	; 0x348c <Lcd_Clear>

	LCD_Commands(0X80);
    4e44:	80 e8       	ldi	r24, 0x80	; 128
    4e46:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
	LCD_Write_String("Enter your PASS");
    4e4a:	8c e7       	ldi	r24, 0x7C	; 124
    4e4c:	90 e0       	ldi	r25, 0x00	; 0
    4e4e:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>
	return 0 ;
    4e52:	80 e0       	ldi	r24, 0x00	; 0
}
    4e54:	2e 96       	adiw	r28, 0x0e	; 14
    4e56:	0f b6       	in	r0, 0x3f	; 63
    4e58:	f8 94       	cli
    4e5a:	de bf       	out	0x3e, r29	; 62
    4e5c:	0f be       	out	0x3f, r0	; 63
    4e5e:	cd bf       	out	0x3d, r28	; 61
    4e60:	cf 91       	pop	r28
    4e62:	df 91       	pop	r29
    4e64:	08 95       	ret

00004e66 <Function_EntryNumber>:
void Function_EntryNumber(uint16 *SUM, uint16 *PASS)
{
    4e66:	df 93       	push	r29
    4e68:	cf 93       	push	r28
    4e6a:	cd b7       	in	r28, 0x3d	; 61
    4e6c:	de b7       	in	r29, 0x3e	; 62
    4e6e:	63 97       	sbiw	r28, 0x13	; 19
    4e70:	0f b6       	in	r0, 0x3f	; 63
    4e72:	f8 94       	cli
    4e74:	de bf       	out	0x3e, r29	; 62
    4e76:	0f be       	out	0x3f, r0	; 63
    4e78:	cd bf       	out	0x3d, r28	; 61
    4e7a:	99 8b       	std	Y+17, r25	; 0x11
    4e7c:	88 8b       	std	Y+16, r24	; 0x10
    4e7e:	7b 8b       	std	Y+19, r23	; 0x13
    4e80:	6a 8b       	std	Y+18, r22	; 0x12
	for(uint8 i=0 ; i<3 ; i++)
    4e82:	1f 86       	std	Y+15, r1	; 0x0f
    4e84:	a8 c0       	rjmp	.+336    	; 0x4fd6 <Function_EntryNumber+0x170>
	{
		*PASS = KEYBAD_ReturnData() ;
    4e86:	0e 94 05 1d 	call	0x3a0a	; 0x3a0a <KEYBAD_ReturnData>
    4e8a:	88 2f       	mov	r24, r24
    4e8c:	90 e0       	ldi	r25, 0x00	; 0
    4e8e:	ea 89       	ldd	r30, Y+18	; 0x12
    4e90:	fb 89       	ldd	r31, Y+19	; 0x13
    4e92:	91 83       	std	Z+1, r25	; 0x01
    4e94:	80 83       	st	Z, r24
    4e96:	80 e0       	ldi	r24, 0x00	; 0
    4e98:	90 e0       	ldi	r25, 0x00	; 0
    4e9a:	aa e7       	ldi	r26, 0x7A	; 122
    4e9c:	b3 e4       	ldi	r27, 0x43	; 67
    4e9e:	8b 87       	std	Y+11, r24	; 0x0b
    4ea0:	9c 87       	std	Y+12, r25	; 0x0c
    4ea2:	ad 87       	std	Y+13, r26	; 0x0d
    4ea4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4ea6:	6b 85       	ldd	r22, Y+11	; 0x0b
    4ea8:	7c 85       	ldd	r23, Y+12	; 0x0c
    4eaa:	8d 85       	ldd	r24, Y+13	; 0x0d
    4eac:	9e 85       	ldd	r25, Y+14	; 0x0e
    4eae:	20 e0       	ldi	r18, 0x00	; 0
    4eb0:	30 e0       	ldi	r19, 0x00	; 0
    4eb2:	4a ef       	ldi	r20, 0xFA	; 250
    4eb4:	54 e4       	ldi	r21, 0x44	; 68
    4eb6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4eba:	dc 01       	movw	r26, r24
    4ebc:	cb 01       	movw	r24, r22
    4ebe:	8f 83       	std	Y+7, r24	; 0x07
    4ec0:	98 87       	std	Y+8, r25	; 0x08
    4ec2:	a9 87       	std	Y+9, r26	; 0x09
    4ec4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4ec6:	6f 81       	ldd	r22, Y+7	; 0x07
    4ec8:	78 85       	ldd	r23, Y+8	; 0x08
    4eca:	89 85       	ldd	r24, Y+9	; 0x09
    4ecc:	9a 85       	ldd	r25, Y+10	; 0x0a
    4ece:	20 e0       	ldi	r18, 0x00	; 0
    4ed0:	30 e0       	ldi	r19, 0x00	; 0
    4ed2:	40 e8       	ldi	r20, 0x80	; 128
    4ed4:	5f e3       	ldi	r21, 0x3F	; 63
    4ed6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4eda:	88 23       	and	r24, r24
    4edc:	2c f4       	brge	.+10     	; 0x4ee8 <Function_EntryNumber+0x82>
		__ticks = 1;
    4ede:	81 e0       	ldi	r24, 0x01	; 1
    4ee0:	90 e0       	ldi	r25, 0x00	; 0
    4ee2:	9e 83       	std	Y+6, r25	; 0x06
    4ee4:	8d 83       	std	Y+5, r24	; 0x05
    4ee6:	3f c0       	rjmp	.+126    	; 0x4f66 <Function_EntryNumber+0x100>
	else if (__tmp > 65535)
    4ee8:	6f 81       	ldd	r22, Y+7	; 0x07
    4eea:	78 85       	ldd	r23, Y+8	; 0x08
    4eec:	89 85       	ldd	r24, Y+9	; 0x09
    4eee:	9a 85       	ldd	r25, Y+10	; 0x0a
    4ef0:	20 e0       	ldi	r18, 0x00	; 0
    4ef2:	3f ef       	ldi	r19, 0xFF	; 255
    4ef4:	4f e7       	ldi	r20, 0x7F	; 127
    4ef6:	57 e4       	ldi	r21, 0x47	; 71
    4ef8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4efc:	18 16       	cp	r1, r24
    4efe:	4c f5       	brge	.+82     	; 0x4f52 <Function_EntryNumber+0xec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4f00:	6b 85       	ldd	r22, Y+11	; 0x0b
    4f02:	7c 85       	ldd	r23, Y+12	; 0x0c
    4f04:	8d 85       	ldd	r24, Y+13	; 0x0d
    4f06:	9e 85       	ldd	r25, Y+14	; 0x0e
    4f08:	20 e0       	ldi	r18, 0x00	; 0
    4f0a:	30 e0       	ldi	r19, 0x00	; 0
    4f0c:	40 e2       	ldi	r20, 0x20	; 32
    4f0e:	51 e4       	ldi	r21, 0x41	; 65
    4f10:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4f14:	dc 01       	movw	r26, r24
    4f16:	cb 01       	movw	r24, r22
    4f18:	bc 01       	movw	r22, r24
    4f1a:	cd 01       	movw	r24, r26
    4f1c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4f20:	dc 01       	movw	r26, r24
    4f22:	cb 01       	movw	r24, r22
    4f24:	9e 83       	std	Y+6, r25	; 0x06
    4f26:	8d 83       	std	Y+5, r24	; 0x05
    4f28:	0f c0       	rjmp	.+30     	; 0x4f48 <Function_EntryNumber+0xe2>
    4f2a:	88 ec       	ldi	r24, 0xC8	; 200
    4f2c:	90 e0       	ldi	r25, 0x00	; 0
    4f2e:	9c 83       	std	Y+4, r25	; 0x04
    4f30:	8b 83       	std	Y+3, r24	; 0x03
    4f32:	8b 81       	ldd	r24, Y+3	; 0x03
    4f34:	9c 81       	ldd	r25, Y+4	; 0x04
    4f36:	01 97       	sbiw	r24, 0x01	; 1
    4f38:	f1 f7       	brne	.-4      	; 0x4f36 <Function_EntryNumber+0xd0>
    4f3a:	9c 83       	std	Y+4, r25	; 0x04
    4f3c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4f3e:	8d 81       	ldd	r24, Y+5	; 0x05
    4f40:	9e 81       	ldd	r25, Y+6	; 0x06
    4f42:	01 97       	sbiw	r24, 0x01	; 1
    4f44:	9e 83       	std	Y+6, r25	; 0x06
    4f46:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4f48:	8d 81       	ldd	r24, Y+5	; 0x05
    4f4a:	9e 81       	ldd	r25, Y+6	; 0x06
    4f4c:	00 97       	sbiw	r24, 0x00	; 0
    4f4e:	69 f7       	brne	.-38     	; 0x4f2a <Function_EntryNumber+0xc4>
    4f50:	14 c0       	rjmp	.+40     	; 0x4f7a <Function_EntryNumber+0x114>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4f52:	6f 81       	ldd	r22, Y+7	; 0x07
    4f54:	78 85       	ldd	r23, Y+8	; 0x08
    4f56:	89 85       	ldd	r24, Y+9	; 0x09
    4f58:	9a 85       	ldd	r25, Y+10	; 0x0a
    4f5a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4f5e:	dc 01       	movw	r26, r24
    4f60:	cb 01       	movw	r24, r22
    4f62:	9e 83       	std	Y+6, r25	; 0x06
    4f64:	8d 83       	std	Y+5, r24	; 0x05
    4f66:	8d 81       	ldd	r24, Y+5	; 0x05
    4f68:	9e 81       	ldd	r25, Y+6	; 0x06
    4f6a:	9a 83       	std	Y+2, r25	; 0x02
    4f6c:	89 83       	std	Y+1, r24	; 0x01
    4f6e:	89 81       	ldd	r24, Y+1	; 0x01
    4f70:	9a 81       	ldd	r25, Y+2	; 0x02
    4f72:	01 97       	sbiw	r24, 0x01	; 1
    4f74:	f1 f7       	brne	.-4      	; 0x4f72 <Function_EntryNumber+0x10c>
    4f76:	9a 83       	std	Y+2, r25	; 0x02
    4f78:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(250);
		//CLCD_voidWriteNumber(PASS);
		LCD_Write_String("*");
    4f7a:	8c e8       	ldi	r24, 0x8C	; 140
    4f7c:	90 e0       	ldi	r25, 0x00	; 0
    4f7e:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>
		if(*PASS>=0 && *PASS<=9)
    4f82:	ea 89       	ldd	r30, Y+18	; 0x12
    4f84:	fb 89       	ldd	r31, Y+19	; 0x13
    4f86:	80 81       	ld	r24, Z
    4f88:	91 81       	ldd	r25, Z+1	; 0x01
    4f8a:	8a 30       	cpi	r24, 0x0A	; 10
    4f8c:	91 05       	cpc	r25, r1
    4f8e:	c8 f4       	brcc	.+50     	; 0x4fc2 <Function_EntryNumber+0x15c>
		{
			*SUM = (*SUM)*10 + *PASS;
    4f90:	e8 89       	ldd	r30, Y+16	; 0x10
    4f92:	f9 89       	ldd	r31, Y+17	; 0x11
    4f94:	80 81       	ld	r24, Z
    4f96:	91 81       	ldd	r25, Z+1	; 0x01
    4f98:	9c 01       	movw	r18, r24
    4f9a:	22 0f       	add	r18, r18
    4f9c:	33 1f       	adc	r19, r19
    4f9e:	c9 01       	movw	r24, r18
    4fa0:	88 0f       	add	r24, r24
    4fa2:	99 1f       	adc	r25, r25
    4fa4:	88 0f       	add	r24, r24
    4fa6:	99 1f       	adc	r25, r25
    4fa8:	28 0f       	add	r18, r24
    4faa:	39 1f       	adc	r19, r25
    4fac:	ea 89       	ldd	r30, Y+18	; 0x12
    4fae:	fb 89       	ldd	r31, Y+19	; 0x13
    4fb0:	80 81       	ld	r24, Z
    4fb2:	91 81       	ldd	r25, Z+1	; 0x01
    4fb4:	82 0f       	add	r24, r18
    4fb6:	93 1f       	adc	r25, r19
    4fb8:	e8 89       	ldd	r30, Y+16	; 0x10
    4fba:	f9 89       	ldd	r31, Y+17	; 0x11
    4fbc:	91 83       	std	Z+1, r25	; 0x01
    4fbe:	80 83       	st	Z, r24
    4fc0:	07 c0       	rjmp	.+14     	; 0x4fd0 <Function_EntryNumber+0x16a>
		}
		else
		{
			LCD_Commands(0X80);
    4fc2:	80 e8       	ldi	r24, 0x80	; 128
    4fc4:	0e 94 97 16 	call	0x2d2e	; 0x2d2e <LCD_Commands>
			LCD_Write_String("Your Input Is Wrong");
    4fc8:	8f e9       	ldi	r24, 0x9F	; 159
    4fca:	90 e0       	ldi	r25, 0x00	; 0
    4fcc:	0e 94 1d 1a 	call	0x343a	; 0x343a <LCD_Write_String>
	LCD_Write_String("Enter your PASS");
	return 0 ;
}
void Function_EntryNumber(uint16 *SUM, uint16 *PASS)
{
	for(uint8 i=0 ; i<3 ; i++)
    4fd0:	8f 85       	ldd	r24, Y+15	; 0x0f
    4fd2:	8f 5f       	subi	r24, 0xFF	; 255
    4fd4:	8f 87       	std	Y+15, r24	; 0x0f
    4fd6:	8f 85       	ldd	r24, Y+15	; 0x0f
    4fd8:	83 30       	cpi	r24, 0x03	; 3
    4fda:	08 f4       	brcc	.+2      	; 0x4fde <Function_EntryNumber+0x178>
    4fdc:	54 cf       	rjmp	.-344    	; 0x4e86 <Function_EntryNumber+0x20>
		{
			LCD_Commands(0X80);
			LCD_Write_String("Your Input Is Wrong");
		}
	}
}
    4fde:	63 96       	adiw	r28, 0x13	; 19
    4fe0:	0f b6       	in	r0, 0x3f	; 63
    4fe2:	f8 94       	cli
    4fe4:	de bf       	out	0x3e, r29	; 62
    4fe6:	0f be       	out	0x3f, r0	; 63
    4fe8:	cd bf       	out	0x3d, r28	; 61
    4fea:	cf 91       	pop	r28
    4fec:	df 91       	pop	r29
    4fee:	08 95       	ret

00004ff0 <__udivmodqi4>:
    4ff0:	99 1b       	sub	r25, r25
    4ff2:	79 e0       	ldi	r23, 0x09	; 9
    4ff4:	04 c0       	rjmp	.+8      	; 0x4ffe <__udivmodqi4_ep>

00004ff6 <__udivmodqi4_loop>:
    4ff6:	99 1f       	adc	r25, r25
    4ff8:	96 17       	cp	r25, r22
    4ffa:	08 f0       	brcs	.+2      	; 0x4ffe <__udivmodqi4_ep>
    4ffc:	96 1b       	sub	r25, r22

00004ffe <__udivmodqi4_ep>:
    4ffe:	88 1f       	adc	r24, r24
    5000:	7a 95       	dec	r23
    5002:	c9 f7       	brne	.-14     	; 0x4ff6 <__udivmodqi4_loop>
    5004:	80 95       	com	r24
    5006:	08 95       	ret

00005008 <__udivmodsi4>:
    5008:	a1 e2       	ldi	r26, 0x21	; 33
    500a:	1a 2e       	mov	r1, r26
    500c:	aa 1b       	sub	r26, r26
    500e:	bb 1b       	sub	r27, r27
    5010:	fd 01       	movw	r30, r26
    5012:	0d c0       	rjmp	.+26     	; 0x502e <__udivmodsi4_ep>

00005014 <__udivmodsi4_loop>:
    5014:	aa 1f       	adc	r26, r26
    5016:	bb 1f       	adc	r27, r27
    5018:	ee 1f       	adc	r30, r30
    501a:	ff 1f       	adc	r31, r31
    501c:	a2 17       	cp	r26, r18
    501e:	b3 07       	cpc	r27, r19
    5020:	e4 07       	cpc	r30, r20
    5022:	f5 07       	cpc	r31, r21
    5024:	20 f0       	brcs	.+8      	; 0x502e <__udivmodsi4_ep>
    5026:	a2 1b       	sub	r26, r18
    5028:	b3 0b       	sbc	r27, r19
    502a:	e4 0b       	sbc	r30, r20
    502c:	f5 0b       	sbc	r31, r21

0000502e <__udivmodsi4_ep>:
    502e:	66 1f       	adc	r22, r22
    5030:	77 1f       	adc	r23, r23
    5032:	88 1f       	adc	r24, r24
    5034:	99 1f       	adc	r25, r25
    5036:	1a 94       	dec	r1
    5038:	69 f7       	brne	.-38     	; 0x5014 <__udivmodsi4_loop>
    503a:	60 95       	com	r22
    503c:	70 95       	com	r23
    503e:	80 95       	com	r24
    5040:	90 95       	com	r25
    5042:	9b 01       	movw	r18, r22
    5044:	ac 01       	movw	r20, r24
    5046:	bd 01       	movw	r22, r26
    5048:	cf 01       	movw	r24, r30
    504a:	08 95       	ret

0000504c <__prologue_saves__>:
    504c:	2f 92       	push	r2
    504e:	3f 92       	push	r3
    5050:	4f 92       	push	r4
    5052:	5f 92       	push	r5
    5054:	6f 92       	push	r6
    5056:	7f 92       	push	r7
    5058:	8f 92       	push	r8
    505a:	9f 92       	push	r9
    505c:	af 92       	push	r10
    505e:	bf 92       	push	r11
    5060:	cf 92       	push	r12
    5062:	df 92       	push	r13
    5064:	ef 92       	push	r14
    5066:	ff 92       	push	r15
    5068:	0f 93       	push	r16
    506a:	1f 93       	push	r17
    506c:	cf 93       	push	r28
    506e:	df 93       	push	r29
    5070:	cd b7       	in	r28, 0x3d	; 61
    5072:	de b7       	in	r29, 0x3e	; 62
    5074:	ca 1b       	sub	r28, r26
    5076:	db 0b       	sbc	r29, r27
    5078:	0f b6       	in	r0, 0x3f	; 63
    507a:	f8 94       	cli
    507c:	de bf       	out	0x3e, r29	; 62
    507e:	0f be       	out	0x3f, r0	; 63
    5080:	cd bf       	out	0x3d, r28	; 61
    5082:	09 94       	ijmp

00005084 <__epilogue_restores__>:
    5084:	2a 88       	ldd	r2, Y+18	; 0x12
    5086:	39 88       	ldd	r3, Y+17	; 0x11
    5088:	48 88       	ldd	r4, Y+16	; 0x10
    508a:	5f 84       	ldd	r5, Y+15	; 0x0f
    508c:	6e 84       	ldd	r6, Y+14	; 0x0e
    508e:	7d 84       	ldd	r7, Y+13	; 0x0d
    5090:	8c 84       	ldd	r8, Y+12	; 0x0c
    5092:	9b 84       	ldd	r9, Y+11	; 0x0b
    5094:	aa 84       	ldd	r10, Y+10	; 0x0a
    5096:	b9 84       	ldd	r11, Y+9	; 0x09
    5098:	c8 84       	ldd	r12, Y+8	; 0x08
    509a:	df 80       	ldd	r13, Y+7	; 0x07
    509c:	ee 80       	ldd	r14, Y+6	; 0x06
    509e:	fd 80       	ldd	r15, Y+5	; 0x05
    50a0:	0c 81       	ldd	r16, Y+4	; 0x04
    50a2:	1b 81       	ldd	r17, Y+3	; 0x03
    50a4:	aa 81       	ldd	r26, Y+2	; 0x02
    50a6:	b9 81       	ldd	r27, Y+1	; 0x01
    50a8:	ce 0f       	add	r28, r30
    50aa:	d1 1d       	adc	r29, r1
    50ac:	0f b6       	in	r0, 0x3f	; 63
    50ae:	f8 94       	cli
    50b0:	de bf       	out	0x3e, r29	; 62
    50b2:	0f be       	out	0x3f, r0	; 63
    50b4:	cd bf       	out	0x3d, r28	; 61
    50b6:	ed 01       	movw	r28, r26
    50b8:	08 95       	ret

000050ba <_exit>:
    50ba:	f8 94       	cli

000050bc <__stop_program>:
    50bc:	ff cf       	rjmp	.-2      	; 0x50bc <__stop_program>
