$date
	Thu Jun 12 02:34:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and_gate_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ expected $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! out $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#10000
1#
#20000
0#
1"
#30000
1!
1$
1#
#40000
0!
0$
0#
0"
b1 %
#50000
1#
#60000
0#
1"
#70000
1!
1$
1#
#80000
0!
0$
0#
0"
b10 %
#90000
1#
#100000
0#
1"
#110000
1!
1$
1#
#120000
0!
0$
0#
0"
b11 %
#130000
1#
#140000
0#
1"
#150000
1!
1$
1#
#160000
0!
0$
0#
0"
b100 %
#170000
1#
#180000
0#
1"
#190000
1!
1$
1#
#200000
0!
0$
0#
0"
b101 %
#210000
1#
#220000
0#
1"
#230000
1!
1$
1#
#240000
0!
0$
0#
0"
b110 %
#250000
1#
#260000
0#
1"
#270000
1!
1$
1#
#280000
0!
0$
0#
0"
b111 %
#290000
1#
#300000
0#
1"
#310000
1!
1$
1#
#320000
0!
0$
0#
0"
b1000 %
#330000
1#
#340000
0#
1"
#350000
1!
1$
1#
#360000
0!
0$
0#
0"
b1001 %
#370000
1#
#380000
0#
1"
#390000
1!
1$
1#
#400000
b1010 %
