Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Dropbox/University/Nam 3/2024_2025_HK1/TT Thiet ke he thong va vi mach tich hop/Exercises/Extra_1/Test_Extra_1_isim_beh.exe -prj D:/Dropbox/University/Nam 3/2024_2025_HK1/TT Thiet ke he thong va vi mach tich hop/Exercises/Extra_1/Test_Extra_1_beh.prj work.Test_Extra_1 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Dropbox/University/Nam 3/2024_2025_HK1/TT Thiet ke he thong va vi mach tich hop/Exercises/Extra_1/Mux.v" into library work
Analyzing Verilog file "D:/Dropbox/University/Nam 3/2024_2025_HK1/TT Thiet ke he thong va vi mach tich hop/Exercises/Extra_1/Extra_1.v" into library work
Analyzing Verilog file "D:/Dropbox/University/Nam 3/2024_2025_HK1/TT Thiet ke he thong va vi mach tich hop/Exercises/Extra_1/Test_Extra_1.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/Dropbox/University/Nam 3/2024_2025_HK1/TT Thiet ke he thong va vi mach tich hop/Exercises/Extra_1/Extra_1.v" Line 32: Size mismatch in connection of port <Y>. Formal port size is 3-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "D:/Dropbox/University/Nam 3/2024_2025_HK1/TT Thiet ke he thong va vi mach tich hop/Exercises/Extra_1/Extra_1.v" Line 33: Size mismatch in connection of port <Y>. Formal port size is 3-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "D:/Dropbox/University/Nam 3/2024_2025_HK1/TT Thiet ke he thong va vi mach tich hop/Exercises/Extra_1/Extra_1.v" Line 34: Size mismatch in connection of port <Y>. Formal port size is 3-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "D:/Dropbox/University/Nam 3/2024_2025_HK1/TT Thiet ke he thong va vi mach tich hop/Exercises/Extra_1/Extra_1.v" Line 31: Size mismatch in connection of port <Y>. Formal port size is 3-bit while actual signal size is 2-bit.
Completed static elaboration
Compiling module Mux_2_to_1
Compiling module Extra_1
Compiling module Test_Extra_1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\Test_Extra_1_isim_beh.exe.sim\libPortability.dll".
Compiled 4 Verilog Units
Built simulation executable D:/Dropbox/University/Nam 3/2024_2025_HK1/TT Thiet ke he thong va vi mach tich hop/Exercises/Extra_1/Test_Extra_1_isim_beh.exe
Fuse Memory Usage: 28080 KB
Fuse CPU Usage: 374 ms
