#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun 21 22:09:19 2018
# Process ID: 21176
# Log file: E:/shudian2/LAB_8/vivado.log
# Journal file: E:/shudian2/LAB_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/shudian2/LAB_8/LAB_8.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/shudian2/LAB_8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 730.281 ; gain = 162.246
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: lab8
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:01:09 . Memory (MB): peak = 752.313 ; gain = 580.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab8' [E:/shudian2/lab8.v:3]
INFO: [Synth 8-638] synthesizing module 'lab7' [E:/shudian2/lab7.v:3]
INFO: [Synth 8-256] done synthesizing module 'lab7' (1#1) [E:/shudian2/lab7.v:3]
INFO: [Synth 8-256] done synthesizing module 'lab8' (2#1) [E:/shudian2/lab8.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 775.492 ; gain = 603.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:12 . Memory (MB): peak = 775.492 ; gain = 603.637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/shudian2/lab8ys.xdc]
Finished Parsing XDC File [E:/shudian2/lab8ys.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 1069.602 ; gain = 897.746
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1069.602 ; gain = 332.953
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/shudian2/LAB_8/LAB_8.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab8tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shudian2/lab7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shudian2/lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shudian2/lab8tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shudian2/LAB_8/LAB_8.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shudian2/LAB_8/LAB_8.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 5b29a8afc4ee4c01b2995138f551b911 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8tb_behav xil_defaultlib.lab8tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab7
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.lab8tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab8tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/shudian2/LAB_8/LAB_8.sim/sim_1/behav/xsim.dir/lab8tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/shudian2/LAB_8/LAB_8.sim/sim_1/behav/xsim.dir/lab8tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 22:11:37 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 22:11:37 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1070.852 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/shudian2/LAB_8/LAB_8.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8tb_behav -key {Behavioral:sim_1:Functional:lab8tb} -tclbatch {lab8tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab8tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1080.879 ; gain = 10.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.246 ; gain = 0.000
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/shudian2/LAB_8/LAB_8.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/shudian2/LAB_8/LAB_8.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Jun 21 22:32:15 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 22:32:15 2018...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.246 ; gain = 0.000
open_project E:/shudian2/LAB_4/LAB_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab4tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/shudian2/LAB_4/LAB_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab4tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shudian2/lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shudian2/lab4tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shudian2/LAB_4/LAB_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shudian2/LAB_4/LAB_4.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 38c06b31db2e4e3787b5383dece0602c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4tb_behav xil_defaultlib.lab4tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/shudian2/lab4.v" Line 3. Module lab4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/shudian2/LAB_4/LAB_4.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/shudian2/lab4.v" Line 3. Module lab4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/shudian2/LAB_4/LAB_4.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab4
Compiling module xil_defaultlib.lab4tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab4tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/shudian2/LAB_4/LAB_4.sim/sim_1/behav/xsim.dir/lab4tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/shudian2/LAB_4/LAB_4.sim/sim_1/behav/xsim.dir/lab4tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 22:36:54 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 22:36:54 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.246 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/shudian2/LAB_4/LAB_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab4tb_behav -key {Behavioral:sim_1:Functional:lab4tb} -tclbatch {lab4tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab4tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab4tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1099.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.246 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 21 22:43:36 2018...
