<?xml version="1.0"?>
<!DOCTYPE armperip SYSTEM "armperip.dtd">
<!-- Copyright (c) ARM Limited 2000-2001. All Rights Reserved. -->

<!--
The following references were used in the construction of this document:
[1] ARM Integrator/CM7TDMI User Guide, ARM DUI 0126A, ARM Ltd., 1999
[2] Integrator CM9x6ES Datasheet, CONGO-0021-CUST-DSHT-B02, ARM Ltd., 1999
[3] Integrator CM10200 Datasheet, CONGO-0022-CUST-DSHT-B, ARM Ltd., 2000
[4] ARM Integrator/AP User Guide, ARM DUI 0098A, ARM Ltd., 1999
[5] ARM Architecture Reference Manual, ARM DDI 0100E, ARM Ltd, 1996-2000
-->

<armperip>

<cvs_info>
  <author>$Author: hbullman $</author>
  <revision>$Revision: 1.38.2.23 $</revision>
  <date>$Date: 2001/11/06 16:32:05 $</date>
</cvs_info>

<displaytype>
  <name>unsigned_left_32</name>
  <requires></requires>
  <definition>
TYPEDEF unsigned_left_32(NAME="32 bit counter", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:0](NAME="Counter", TYPE=NUMERIC(WIDTH=32, DEFAULT="UDEC", PRINTF="%u"))
}
  </definition>
</displaytype>

<displaytype>
  <name>ChipID7</name>
  <requires></requires>
  <definition>
TYPEDEF tImplementor7 ENUM(WIDTH=8, DEFAULT="Unknown")
{
  "ARM"   = 0x41,
  "DEC"   = 0x44,
  "TI"    = 0x54,
  "Intel" = 0x69
}

TYPEDEF tArchitecture7 ENUM(WIDTH=1)
{
  "3" = 0x0,
  "4T" = 0x1
}

TYPEDEF ChipID7(NAME="ID Register", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:24] (NAME="Implementor", TYPE=tImplementor7, ACCESS="R"),
  SEPARATOR(TEXTNAME=" "),
  FIELD[15:4] (NAME="Part", TYPE=NUMERIC(WIDTH=12, DEFAULT="HEX"), ACCESS="R"),
  SEPARATOR(TEXTNAME=" rev"),
  FIELD[3:0] (NAME="Revision", TYPE=NUMERIC(WIDTH=4, DEFAULT="UDEC"), ACCESS="R"),
  SEPARATOR(TEXTNAME=" variant"),
  FIELD[22:16] (NAME="Architecture version", TYPE=NUMERIC(WIDTH=7, DEFAULT="UDEC"), ACCESS="R"),
  SEPARATOR(TEXTNAME=" arch "),
  FIELD[23] (NAME="Architecuture", TYPE=tArchitecture7, ACCESS="R")
}
  </definition>
</displaytype>

<displaytype>
  <name>ChipID</name>
  <requires></requires>
  <definition>
TYPEDEF tImplementor ENUM(WIDTH=8, DEFAULT="Unknown")
{
  "ARM"   = 0x41,
  "DEC"   = 0x44,
  "TI"    = 0x54,
  "Intel" = 0x69
}

TYPEDEF tArchitecture ENUM(WIDTH=4, DEFAULT="Unknown")
{
  "4" = 0x1,
  "4T" = 0x2,
  "5" = 0x3,
  "5T" = 0x4,
  "5TE" = 0x5,
  "5TEJ" = 0x6
}

TYPEDEF ChipID(NAME="ID Register", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:24] (NAME="Implementor", TYPE=tImplementor, ACCESS="R"),
  SEPARATOR(TEXTNAME=" "),
  FIELD[15:12] (NAME="Part1", TYPE=NUMERIC(WIDTH=4, DEFAULT="UDEC"), ACCESS="R"),
  FIELD[11:4] (NAME="Part2", TYPE=NUMERIC(WIDTH=8, DEFAULT="HEX"), ACCESS="R"),
  SEPARATOR(TEXTNAME=" rev"),
  FIELD[3:0] (NAME="Revision", TYPE=NUMERIC(WIDTH=4, DEFAULT="UDEC"), ACCESS="R"),
  SEPARATOR(TEXTNAME=" variant"),
  FIELD[23:20] (NAME="Variant", TYPE=NUMERIC(WIDTH=4, DEFAULT="UDEC"), ACCESS="R"),
  SEPARATOR(TEXTNAME=" arch "),
  FIELD[19:16] (NAME="Architecture", TYPE=tArchitecture, ACCESS="R")
}
  </definition>
</displaytype>

<displaytype>
  <name>CacheType</name>
  <requires></requires>
  <definition>
TYPEDEF tCacheSize ENUM(WIDTH=4)
{
  "0.5KB" = 0,
  "0.75KB"= 1,
  "1KB"   = 2,
  "1.5KB" = 3,
  "2KB"   = 4,
  "3KB"   = 5,
  "4KB"   = 6,
  "6KB"   = 7,
  "8KB"   = 8,
  "12KB"  = 9,
  "16KB"  = 10,
  "24KB"  = 11,
  "32KB"  = 12,
  "48KB"  = 13,
  "64KB"  = 14,
  "96KB"  = 15
}

TYPEDEF tCacheAssoc ENUM(WIDTH=4)
{
 "1-way"   = 0,
 "Absent"  = 1,
 "2-way"   = 2,
 "3-way"   = 3,
 "4-way"   = 4,
 "6-way"   = 5,
 "8-way"   = 6,
 "12-way"  = 7,
 "16-way"  = 8,
 "24-way"  = 9,
 "32-way"  = 10,
 "48-way"  = 11,
 "64-way"  = 12,
 "96-way"  = 13,
 "128-way" = 14,
 "192-way" = 15
}

TYPEDEF tCacheLine ENUM(WIDTH=2)
{
 "2"  = 0,
 "4"  = 1,
 "8"  = 2,
 "16" = 3
}

TYPEDEF tCacheType2825 ENUM(WIDTH=4, DEFAULT="Unknown type")
{
  "Write-through" = 0,
  "Write-back (No reg 7)" = 1,
  "Write-back" = 2,
  "Write-back Lock-down" = 5,
  "Write-back Lock-down(A)" = 6,
  "Write-back Lock-down(B)" = 7
}

TYPEDEF CacheType(NAME="Cache type", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[28:25] (NAME="Cache type", TYPE=tCacheType2825, ACCESS="R"),
  SEPARATOR(TEXTNAME=" "),
  FIELD[24] (NAME="Separate/Unified", TYPE=FLAG(SET="", UNSET="Unified "), ACCESS="R"),
  GROUP(NAME="Data cache")
  {
    SEPARATOR(TEXTNAME="Data: "),
    FIELD[20:18],[14] (NAME="Size", TYPE=tCacheSize, ACCESS="R"),
    SEPARATOR(TEXTNAME=","),
    FIELD[17:15],[14] (NAME="Associativity", TYPE=tCacheAssoc, ACCESS="R"),
    SEPARATOR(TEXTNAME=","),
    FIELD[13:12] (NAME="Words per line", TYPE=tCacheLine, ACCESS="R"),
    SEPARATOR(TEXTNAME="wpl")
  },
  SEPARATOR(TEXTNAME=" "),
  GROUP(NAME="Instruction cache")
  {
    SEPARATOR(TEXTNAME="Instruction: "),
    FIELD[8:6],[2] (NAME="Size", TYPE=tCacheSize, ACCESS="R"),
    SEPARATOR(TEXTNAME=","),
    FIELD[5:3],[2] (NAME="Associativity", TYPE=tCacheAssoc, ACCESS="R"),
    SEPARATOR(TEXTNAME=","),
    FIELD[1:0] (NAME="Words per line", TYPE=tCacheLine, ACCESS="R"),
    SEPARATOR(TEXTNAME="wpl")
  }
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15Control_XScale</name>
  <requires></requires>
  <definition>
TYPEDEF CP15Control_XScale(NAME="XScale CP15 Control", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:15](NAME="",TYPE=RESERVED(WIDTH=17), ACCESS="Z"),
  FIELD[13](NAME="High vectors", TYPE=FLAG(SET="V", UNSET="v")),
  FIELD[12](NAME="I-cache enable", TYPE=FLAG(SET="I", UNSET="i")),
  FIELD[11](NAME="Branch prediction enable", TYPE=FLAG(SET="Z", UNSET="z")),
  FIELD[10](NAME="",TYPE=RESERVED(WIDTH=1),ACCESS="0"),
  FIELD[9](NAME="ROM protection", TYPE=FLAG(SET="R", UNSET="r")),
  FIELD[8](NAME="System protection", TYPE=FLAG(SET="S", UNSET="s")),
  FIELD[7](NAME="Big endian", TYPE=FLAG(SET="B", UNSET="b")),
  FIELD[6:3](NAME="",TYPE=RESERVED(WIDTH=4),ACCESS="1"),
  FIELD[2](NAME="Cache enable", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[1](NAME="Alignment", TYPE=FLAG(SET="A", UNSET="a")),
  FIELD[0](NAME="MMU or Protection Unit enable", TYPE=FLAG(SET="M", UNSET="m"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15Control_710</name>
  <requires></requires>
  <definition>

TYPEDEF CP15Control_710(NAME="CP15 Control (ARM710T)", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:10](NAME="",TYPE=RESERVED(WIDTH=22), ACCESS="Z"),
  FIELD[9](NAME="ROM protection", TYPE=FLAG(SET="R", UNSET="r")),
  FIELD[8](NAME="System protection", TYPE=FLAG(SET="S", UNSET="s")),
  FIELD[7](NAME="Big-endian", TYPE=FLAG(SET="B", UNSET="b")),
  FIELD[6:4](NAME="",TYPE=RESERVED(WIDTH=3),ACCESS="1"),
  FIELD[3](NAME="Write buffer enable", TYPE=FLAG(SET="W", UNSET="w")),
  FIELD[2](NAME="Data cache enable", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[1](NAME="Alignment", TYPE=FLAG(SET="A", UNSET="a")),
  FIELD[0](NAME="MMU enable", TYPE=FLAG(SET="M", UNSET="m"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15Control_720</name>
  <requires></requires>
  <definition>

TYPEDEF CP15Control_720(NAME="CP15 Control (ARM720T)", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:14](NAME="",TYPE=RESERVED(WIDTH=18), ACCESS="Z"),
  FIELD[13](NAME="High vectors", TYPE=FLAG(SET="V", UNSET="v")),
  FIELD[12:10](NAME="",TYPE=RESERVED(WIDTH=3),ACCESS="0"),
  FIELD[9](NAME="ROM protection", TYPE=FLAG(SET="R", UNSET="r")),
  FIELD[8](NAME="System protection", TYPE=FLAG(SET="S", UNSET="s")),
  FIELD[7](NAME="Big-endian", TYPE=FLAG(SET="B", UNSET="b")),
  FIELD[6:4](NAME="",TYPE=RESERVED(WIDTH=3),ACCESS="1"),
  FIELD[3](NAME="Write buffer enable", TYPE=FLAG(SET="W", UNSET="w")),
  FIELD[2](NAME="Data cache enable", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[1](NAME="Alignment", TYPE=FLAG(SET="A", UNSET="a")),
  FIELD[0](NAME="MMU enable", TYPE=FLAG(SET="M", UNSET="m"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15Control_740</name>
  <requires></requires>
  <definition>
TYPEDEF t740Split ENUM(WIDTH=3)
{
 "Mixed" = 0,
 "LockBank0" = 2,
 "LockBanks10" = 4,
 "LockBanks210" = 6,
 "DDDI" = 3,
 "DDII" = 5,
 "DIII" = 7,
 "Reserved" = 1

}

TYPEDEF t740Load ENUM(WIDTH=3, Default="")
{
 "" = 0,
 "LoadBank0" = 1,
 "LoadBank1" = 3,
 "LoadBank2" = 5,
 "LoadBank3" = 7
}

TYPEDEF CP15Control_740(NAME="CP15 Control (ARM740T)", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:30](NAME="",TYPE=RESERVED(WIDTH=2), ACCESS="Z"),
  FIELD[29:27](NAME="Force bank", TYPE=t740Load),
  SEPARATOR(TEXTNAME="_"),
  FIELD[26:24](NAME="Bank locking/allocation", TYPE=t740Split),
  SEPARATOR(TEXTNAME="_"),
  FIELD[23:8](NAME="",TYPE=RESERVED(WIDTH=16), ACCESS="Z"),
  FIELD[7](NAME="Big-endian", TYPE=FLAG(SET="B", UNSET="b")),
  FIELD[6:4](NAME="",TYPE=RESERVED(WIDTH=3),ACCESS="Z"),
  FIELD[3](NAME="Write buffer enable", TYPE=FLAG(SET="W", UNSET="w")),
  FIELD[2](NAME="Data cache enable", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[1](NAME="",TYPE=RESERVED(WIDTH=1),ACCESS="Z"),
  FIELD[0](NAME="Protection unit enable", TYPE=FLAG(SET="M", UNSET="m"))
}
  </definition>
</displaytype>


<displaytype>
  <name>CP15Control_920</name>
  <requires></requires>
  <definition>
TYPEDEF t920Asynch ENUM(WIDTH=2)
{
 "FastBus"  = 0,
 "Synch"  = 1,
 "Reserved"  = 2,
 "Asynch" = 3
}

TYPEDEF CP15Control_920(NAME="CP15 Control (ARM920T)", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:30](NAME="Clocking", TYPE=t920Asynch),
  SEPARATOR(TEXTNAME="_"),
  FIELD[29:15](NAME="",TYPE=RESERVED(WIDTH=15), ACCESS="Z"),
  FIELD[14](NAME="Round robin", TYPE=FLAG(SET="RR", UNSET="rr")),
  FIELD[13](NAME="High vectors", TYPE=FLAG(SET="V", UNSET="v")),
  FIELD[12](NAME="I-cache enable", TYPE=FLAG(SET="I", UNSET="i")),
  FIELD[11](NAME="Branch prediction enable", TYPE=FLAG(SET="Z", UNSET="z")),
  FIELD[10](NAME="",TYPE=RESERVED(WIDTH=1),ACCESS="0"),
  FIELD[9](NAME="ROM protection", TYPE=FLAG(SET="R", UNSET="r")),
  FIELD[8](NAME="System protection", TYPE=FLAG(SET="S", UNSET="s")),
  FIELD[7](NAME="Big-endian", TYPE=FLAG(SET="B", UNSET="b")),
  FIELD[6:3](NAME="",TYPE=RESERVED(WIDTH=4),ACCESS="1"),
  FIELD[2](NAME="Data cache enable", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[1](NAME="Alignment", TYPE=FLAG(SET="A", UNSET="a")),
  FIELD[0](NAME="MMU enable", TYPE=FLAG(SET="M", UNSET="m"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15Control_925</name>
  <requires></requires>
  <definition>
TYPEDEF CP15Control_925(NAME="CP15 Control (ARM925T)", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:15](NAME="",TYPE=RESERVED(WIDTH=17), ACCESS="Z"),
  FIELD[14](NAME="Round robin", TYPE=FLAG(SET="RR", UNSET="rr")),
  FIELD[13](NAME="High vectors", TYPE=FLAG(SET="V", UNSET="v")),
  FIELD[12](NAME="I-cache enable", TYPE=FLAG(SET="I", UNSET="i")),
  FIELD[11:10](NAME="",TYPE=RESERVED(WIDTH=2),ACCESS="0"),
  FIELD[9](NAME="ROM protection", TYPE=FLAG(SET="R", UNSET="r")),
  FIELD[8](NAME="System protection", TYPE=FLAG(SET="S", UNSET="s")),
  FIELD[7](NAME="Big-endian", TYPE=FLAG(SET="B", UNSET="b")),
  FIELD[6:4](NAME="",TYPE=RESERVED(WIDTH=3),ACCESS="1"),
  FIELD[3](NAME="Write buffer enable", TYPE=FLAG(SET="W", UNSET="w")),
  FIELD[2](NAME="Data cache enable", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[1](NAME="Alignment", TYPE=FLAG(SET="A", UNSET="a")),
  FIELD[0](NAME="MMU enable", TYPE=FLAG(SET="M", UNSET="m"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15_CR15_Config_925</name>
  <requires></requires>
  <definition>
TYPEDEF CP15_CR15_Config_925(NAME="CP15 CR15 Config (ARM925T)", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:8](NAME="",TYPE=RESERVED(WIDTH=24), ACCESS="Z"),
  FIELD[7](NAME="I-Cache Streaming disable", TYPE=FLAG(SET="S", UNSET="s")),
  FIELD[6](NAME="",TYPE=RESERVED(WIDTH=1),ACCESS="0"),
  FIELD[5](NAME="OS Configuration", TYPE=FLAG(SET="O", UNSET="o")),
  FIELD[4:3](NAME="",TYPE=RESERVED(WIDTH=2),ACCESS="0"),
  FIELD[2](NAME="D-Cache clean and flush mode", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[1](NAME="Transparent", TYPE=FLAG(SET="T", UNSET="t")),
  FIELD[0](NAME="Lock enable", TYPE=FLAG(SET="L", UNSET="l"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15Control_926</name>
  <requires></requires>
  <definition>
TYPEDEF CP15Control_926(NAME="CP15 Control (ARM926EJ-S)", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:16](NAME="",TYPE=RESERVED(WIDTH=16), ACCESS="Z"),
  FIELD[15] (NAME="Loading T Bit", TYPE=FLAG(SET="LT", UNSET="lt")),
  FIELD[14] (NAME="Round robin", TYPE=FLAG(SET="RR", UNSET="rr")),
  FIELD[13] (NAME="Location of exception vectors", TYPE=FLAG(SET="V", UNSET="v")),
  FIELD[12] (NAME="Instruction Cache", TYPE=FLAG(SET="I", UNSET="i")),
  FIELD[11:10] (NAME="",TYPE=RESERVED(WIDTH=2),ACCESS="0"),
  FIELD[9](NAME="ROM protection", TYPE=FLAG(SET="R", UNSET="r")),
  FIELD[8](NAME="System protection", TYPE=FLAG(SET="S", UNSET="s")),
  FIELD[7] (NAME="Big-endian", TYPE=FLAG(SET="B", UNSET="b")),
  FIELD[6:3] (NAME="",TYPE=RESERVED(WIDTH=4),ACCESS="1"),
  FIELD[2] (NAME="Data Cache", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[1] (NAME="Alignment fault", TYPE=FLAG(SET="A", UNSET="a")),
  FIELD[0] (NAME="MMU", TYPE=FLAG(SET="M", UNSET="m"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15TCMR_926</name>
  <requires></requires>
  <definition>
TYPEDEF CP15TCMR_926_SIZE ENUM(WIDTH=5, DEFAULT="Reserved")
{
  " 0Kbytes "      = 0,
  " 4Kbytes "      = 3,
  " 8Kbytes "      = 4,
  " 16Kbytes "    = 5,
  " 32Kbytes "    = 6,
  " 64Kbytes "    = 7,
  " 128Kbytes "    = 8,
  " 256Kbytes "    = 9,
  " 512Kbytes "    = 10,
  " 1MBytes "      = 11
}

TYPEDEF CP15TCMR_926_ENABLE ENUM(WIDTH=1)
{
   "Disabled" = 0,
   "Enabled" = 1
}

TYPEDEF CP15TCMR_926(NAME="CP15 TCM Region Register", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:12] (NAME="Base Address", TYPE=NUMERIC(WIDTH=20, DEFAULT="HEX", PRINTF="0x%020x")),
  FIELD[6:2] (NAME="Size", TYPE=CP15TCMR_926_SIZE, ACCESS="RW"),
  FIELD[0] (NAME="Enable Bit", TYPE=CP15TCMR_926_ENABLE)
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15TTB_926</name>
  <requires></requires>
  <definition>
TYPEDEF CP15TTB_926 (NAME="CP15 Translation Table Base", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:14] (NAME="First level of Translation Table", TYPE=NUMERIC(WIDTH=18, DEFAULT="HEX", PRINTF="0x%02x"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15TCM_926</name>
  <requires></requires>
  <definition>
TYPEDEF CP15TCM_926_I ENUM(WIDTH=1, DEFAULT=" ")
{
  "I-TCM present "  = 1,
  "No I-TCM "      = 0
}

TYPEDEF CP15TCM_926_D ENUM(WIDTH=1, DEFAULT=" ")
{
  "D-TCM present, "   = 1,
  "No D-TCM, "      = 0
}

TYPEDEF CP15TCM_926(NAME="CP15 TCM Status (ARM926)", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[16] (NAME="D-TCM", TYPE=CP15TCM_926_D, ACCESS="R"),
  FIELD[0] (NAME="I-TCM", TYPE=CP15TCM_926_I, ACCESS="R")
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15Control_940</name>
  <requires></requires>
  <definition>
TYPEDEF t940Asynch ENUM(WIDTH=2)
{
 "FastBus"  = 0,
 "Synch"  = 1,
 "Reserved"  = 2,
 "Asynch" = 3
}

TYPEDEF CP15Control_940(NAME="CP15 Control (ARM940T)", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:30](NAME="Clocking", TYPE=t940Asynch),
  SEPARATOR(TEXTNAME="_"),
  FIELD[29:14](NAME="",TYPE=RESERVED(WIDTH=16), ACCESS="Z"),
  FIELD[13](NAME="High vectors", TYPE=FLAG(SET="V", UNSET="v")),
  FIELD[12](NAME="I-cache enable", TYPE=FLAG(SET="I", UNSET="i")),
  FIELD[11:8](NAME="",TYPE=RESERVED(WIDTH=4),ACCESS="0"),
  FIELD[7](NAME="Big-endian", TYPE=FLAG(SET="B", UNSET="b")),
  FIELD[6:3](NAME="",TYPE=RESERVED(WIDTH=4),ACCESS="1"),
  FIELD[2](NAME="Data cache enable", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[1](NAME="",TYPE=RESERVED(WIDTH=1),ACCESS="Z"),
  FIELD[0](NAME="Protection unit enable", TYPE=FLAG(SET="M", UNSET="m"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15Control_946</name>
  <requires></requires>
  <definition>
TYPEDEF CP15Control_946(NAME="CP15 Control (ARM946E-S)", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:20](NAME="",TYPE=RESERVED(WIDTH=12), ACCESS="Z"),
  FIELD[19](NAME="Instruction RAM load mode", TYPE=FLAG(SET="IL", UNSET="il")),
  FIELD[18](NAME="Instruction RAM enable", TYPE=FLAG(SET="IE", UNSET="ie")),
  FIELD[17](NAME="Data RAM load mode", TYPE=FLAG(SET="DL", UNSET="dl")),
  FIELD[16](NAME="Data RAM enable", TYPE=FLAG(SET="DE", UNSET="de")),
  FIELD[15](NAME="Disable loading TBIT", TYPE=FLAG(SET="TL", UNSET="tl")),
  FIELD[14](NAME="Round robin", TYPE=FLAG(SET="RR", UNSET="rr")),
  FIELD[13](NAME="High vectors", TYPE=FLAG(SET="V", UNSET="v")),
  FIELD[12](NAME="Instruction SRAM enable", TYPE=FLAG(SET="I", UNSET="i")),
  FIELD[11:8](NAME="",TYPE=RESERVED(WIDTH=4),ACCESS="Z"),
  FIELD[7](NAME="Big-endian", TYPE=FLAG(SET="B", UNSET="b")),
  FIELD[6:3](NAME="",TYPE=RESERVED(WIDTH=4),ACCESS="Z"),
  FIELD[2](NAME="Data cache enable", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[1](NAME="",TYPE=RESERVED(WIDTH=1),ACCESS="Z"),
  FIELD[0](NAME="Protection unit enable", TYPE=FLAG(SET="M", UNSET="m"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15Control_966</name>
  <requires></requires>
  <definition>
TYPEDEF CP15Control_966(NAME="CP15 Control (ARM966E-S)", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:16](NAME="",TYPE=RESERVED(WIDTH=16), ACCESS="Z"),
  FIELD[15](NAME="Disable loading TBIT", TYPE=FLAG(SET="TL", UNSET="tl")),
  FIELD[14](NAME="",TYPE=RESERVED(WIDTH=1), ACCESS="Z"),
  FIELD[13](NAME="High vectors", TYPE=FLAG(SET="V", UNSET="v")),
  FIELD[12](NAME="I-cache enable", TYPE=FLAG(SET="I", UNSET="i")),
  FIELD[11:8](NAME="",TYPE=RESERVED(WIDTH=4),ACCESS="Z"),
  FIELD[7](NAME="Big-endian", TYPE=FLAG(SET="B", UNSET="b")),
  FIELD[6:4](NAME="",TYPE=RESERVED(WIDTH=3),ACCESS="Z"),
  FIELD[3](NAME="Write buffer enable", TYPE=FLAG(SET="W", UNSET="w")),
  FIELD[2](NAME="Data SRAM enable", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[1:0](NAME="",TYPE=RESERVED(WIDTH=2),ACCESS="Z")
}
  </definition>
</displaytype>


<displaytype>
  <name>CP15Control_10</name>
  <requires></requires>
  <definition>
TYPEDEF CP15Control_10(NAME="CP15 Control (ARM1020E)", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:16](NAME="",TYPE=RESERVED(WIDTH=16), ACCESS="Z"),
  FIELD[15](NAME="Disable loading TBIT", TYPE=FLAG(SET="TL", UNSET="tl")),
  FIELD[14](NAME="Round robin", TYPE=FLAG(SET="RR", UNSET="rr")),
  FIELD[13](NAME="High vectors", TYPE=FLAG(SET="V", UNSET="v")),
  FIELD[12](NAME="I-cache enable", TYPE=FLAG(SET="I", UNSET="i")),
  FIELD[11](NAME="Branch prediction enable", TYPE=FLAG(SET="Z", UNSET="z")),
  FIELD[10](NAME="",TYPE=RESERVED(WIDTH=1),ACCESS="0"),
  FIELD[9](NAME="ROM protection", TYPE=FLAG(SET="R", UNSET="r")),
  FIELD[8](NAME="System protection", TYPE=FLAG(SET="S", UNSET="s")),
  FIELD[7](NAME="Big-endian", TYPE=FLAG(SET="B", UNSET="b")),
  FIELD[6:3](NAME="",TYPE=RESERVED(WIDTH=4),ACCESS="1"),
  FIELD[2](NAME="Data cache enable", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[1](NAME="Alignment", TYPE=FLAG(SET="A", UNSET="a")),
  FIELD[0](NAME="MMU enable", TYPE=FLAG(SET="M", UNSET="m"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15AuxiliaryControl_XScale</name>
  <requires></requires>
  <definition>
TYPEDEF MiniDataCache_XScale ENUM(WIDTH=2)
{
  "Write back, no write allocation" = 0,
  "Write back, write allocation" = 1,
  "Write through, no write allocation" = 2,
  "Unpredictable" = 3
}

TYPEDEF CP15AuxiliaryControl_XScale(NAME="XScale CP15 Auxilliary Control", CLASS="System") COMPOSITE(WIDTH=32)
{
  SEPARATOR(TEXTNAME="["),
  FIELD[5:4](NAME="Mini data cache attributes", TYPE=MiniDataCache_XScale),
  SEPARATOR(TEXTNAME="] "),
  FIELD[1](NAME="Page Table Memory Attribute", TYPE=FLAG(SET="P", UNSET="p")),
  FIELD[0](NAME="Write Buffer Coalescing Disable", TYPE=FLAG(SET="K", UNSET="k"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15TTBR</name>
  <requires></requires>
  <definition>
TYPEDEF CP15TTBR(NAME="CP15 Translation Table Base", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:0](NAME="Translation Table Base", TYPE=NUMERIC(WIDTH=32, DEFAULT="HEX", PRINTF="0x%08x"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15DACR</name>
  <requires></requires>
  <definition>
TYPEDEF tDomainAccess ENUM(WIDTH=2, TOOLTIP="Domain accesses: No access, Client, Reserved or Manager")
{
 "N" = 0,
 "C" = 1,
 "R" = 2,
 "M" = 3
}

TYPEDEF CP15DACR(NAME="CP15 Domain Access Control", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:30] (NAME="D15", TYPE=tDomainAccess),
  FIELD[29:28] (NAME="D14", TYPE=tDomainAccess),
  FIELD[27:26] (NAME="D13", TYPE=tDomainAccess),
  FIELD[25:24] (NAME="D12", TYPE=tDomainAccess),
  FIELD[23:22] (NAME="D11", TYPE=tDomainAccess),
  FIELD[21:20] (NAME="D10", TYPE=tDomainAccess),
  FIELD[19:18] (NAME="D9", TYPE=tDomainAccess),
  FIELD[17:16] (NAME="D8", TYPE=tDomainAccess),
  SEPARATOR(GUINAME="NEWLINE"),
  FIELD[15:14] (NAME="D7", TYPE=tDomainAccess),
  FIELD[13:12] (NAME="D6", TYPE=tDomainAccess),
  FIELD[11:10] (NAME="D5", TYPE=tDomainAccess),
  FIELD[9:8] (NAME="D4", TYPE=tDomainAccess),
  FIELD[7:6] (NAME="D3", TYPE=tDomainAccess),
  FIELD[5:4] (NAME="D2", TYPE=tDomainAccess),
  FIELD[3:2] (NAME="D1", TYPE=tDomainAccess),
  FIELD[1:0] (NAME="D0", TYPE=tDomainAccess)
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15FSR</name>
  <requires></requires>
  <definition>
TYPEDEF CP15FSR (NAME="CP15 Fault Status Register", CLASS="System") COMPOSITE(WIDTH=32)
{
  SEPARATOR(GUINAME="Domain", TEXTNAME="Domain="),
  FIELD[7:4] (NAME="Domain", TYPE=NUMERIC(WIDTH=4, DEFAULT="UDEC")),
  SEPARATOR(GUINAME="Status", TEXTNAME=", Status="),
  FIELD[3:0] (NAME="Status", TYPE=NUMERIC(WIDTH=4, DEFAULT="HEX"))
}
  </definition>
</displaytype>

<displaytype>
  <name>CP15FAR</name>
  <requires></requires>
  <definition>
TYPEDEF CP15FAR (NAME="CP15 Fault Address Register", CLASS="System") FIELD[31:0] (NAME="Address", TYPE=NUMERIC(WIDTH=32, DEFAULT="HEX", PRINTF="0x%08x"))
  </definition>
</displaytype>

<displaytype>
  <name>CP15PID</name>
  <requires></requires>
  <definition>
TYPEDEF CP15PID (NAME="CP15 Process ID", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:25] (NAME="PID", TYPE=NUMERIC(WIDTH=7, DEFAULT="HEX", PRINTF="0x%02x"))
}
  </definition>
</displaytype>

<displaytype>
  <name>MemorySize</name>
  <requires></requires>
  <definition>
TYPEDEF tTCMSSize ENUM(WIDTH=5, DEFAULT="Absent")
{
"0KB" = 0,
"4KB" = 3,
"8KB" = 4,
"16KB" = 5,
"32KB" = 6,
"64KB" = 7,
"128KB" = 8,
"256KB" = 9,
"512KB" = 10,
"1MB" = 11,
"Absent" = 16
}

TYPEDEF MemorySize(NAME="Tightly Coupled Memory Size", CLASS="System") COMPOSITE(WIDTH=32)
{
  SEPARATOR(TEXTNAME="Data RAM: "),
  FIELD [14],[21:18] (NAME="Data Size", TYPE=tTCMSSize, ACCESS="R"),
  SEPARATOR(TEXTNAME=", Instruction RAM: "),
  FIELD [2],[9:6] (NAME="Instruction Size", TYPE=tTCMSSize, ACCESS="R")
}
 </definition>
</displaytype>

<displaytype>
  <name>XScale_PerformanceType0</name>
  <requires></requires>
  <definition>
TYPEDEF tXScaleEventType ENUM(WIDTH=8, DEFAULT="Reserved/unpredictable")
{
"Instruction cache miss" = 0,
"Instruction cache cannot deliver" = 1,
"Stall due to a data dependency" = 2,
"Instruction TLB miss" = 3,
"Data TLB miss" = 4,
"Branch instruction executed" = 5,
"Branch mispredicted" = 6,
"Instruction executed" = 7,
"Stall because data cache buffers are full" = 8,
"Stall because data cache buffers are full (contiguous)" = 9,
"Data cache access" = 10,
"Data cache miss" = 11,
"Data cache write-back" = 12,
"Software changed the PC." = 13,
"BCU received a new memory request" = 16,
"BCUs request queue is full" = 17,
"BCU queues were drained" = 18,
"BCU detected an ECC error" = 20,
"BCU detected a 1-bit error, while reading data from the bus" = 21,
"RMW cycle occurred due to narrow write" = 22
}

TYPEDEF tXScalePerformanceReporting ENUM(WIDTH=1, TOOLTIP="Enable generation of an interrupt when the counter passes through zero")
{
  "No interrupt" = 0,
  "Interrupt" = 1
}

TYPEDEF XScale_PerformanceType0(NAME="XScale Counter Event 0", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[19:12] (NAME="Event", TYPE=tXScaleEventType),
  SEPARATOR(GUINAME="NEWLINE", TEXTNAME=" ("),
  SEPARATOR(GUINAME="Reporting:"),
  FIELD[4] (NAME="Reporting", TYPE=tXScalePerformanceReporting, ACCESS="RW"),
  SEPARATOR(TEXTNAME=")"),
  FIELD[31:28],[11:7],[2:1] (NAME="", TYPE=RESERVED(WIDTH=11), ACCESS="0"),
  FIELD[27:20],[6:3],[0] (NAME="", TYPE=RESERVED(WIDTH=13), ACCESS="V")
}

  </definition>
</displaytype>

<displaytype>
  <name>XScale_PerformanceType1</name>
  <requires></requires>
  <definition>
TYPEDEF tXScaleEventType ENUM(WIDTH=8, DEFAULT="Reserved/unpredictable")
{
"Instruction cache miss" = 0,
"Instruction cache cannot deliver" = 1,
"Stall due to a data dependency" = 2,
"Instruction TLB miss" = 3,
"Data TLB miss" = 4,
"Branch instruction executed" = 5,
"Branch mispredicted" = 6,
"Instruction executed" = 7,
"Stall because data cache buffers are full" = 8,
"Stall because data cache buffers are full (contiguous)" = 9,
"Data cache access" = 10,
"Data cache miss" = 11,
"Data cache write-back" = 12,
"Software changed the PC." = 13,
"BCU received a new memory request" = 16,
"BCUs request queue is full" = 17,
"BCU queues were drained" = 18,
"BCU detected an ECC error" = 20,
"BCU detected a 1-bit error, while reading data from the bus" = 21,
"RMW cycle occurred due to narrow write" = 22
}

TYPEDEF tXScalePerformanceReporting ENUM(WIDTH=1, TOOLTIP="Enable generation of an interrupt when the counter passes through zero")
{
  "No interrupt" = 0,
  "Interrupt" = 1
}

TYPEDEF XScale_PerformanceType1(NAME="XScale Counter Event 1", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[27:20] (NAME="Event", TYPE=tXScaleEventType),
  SEPARATOR(GUINAME="NEWLINE", TEXTNAME=" ("),
  SEPARATOR(GUINAME="Reporting:"),
  FIELD[4] (NAME="Reporting", TYPE=tXScalePerformanceReporting, ACCESS="RW"),
  SEPARATOR(TEXTNAME=")"),
  FIELD[31:28],[11:7],[2:1] (NAME="", TYPE=RESERVED(WIDTH=11), ACCESS="0"),
  FIELD[19:12],[6:3],[0] (NAME="", TYPE=RESERVED(WIDTH=13), ACCESS="V")
}

  </definition>
</displaytype>

<displaytype>
  <name>XScale_PerformanceClock</name>
  <requires></requires>
  <definition>

TYPEDEF tXScaleCountEvery ENUM(WIDTH=1)
{
"1" = 0,
"64" = 1
}

TYPEDEF tXScalePerformanceReporting ENUM(WIDTH=1, TOOLTIP="Enable generation of an interrupt when the counter passes through zero")
{
  "No interrupt" = 0,
  "Interrupt" = 1
}


TYPEDEF XScale_PerformanceClock(NAME="XScale Clock Control", CLASS="System") COMPOSITE(WIDTH=32)
{
  SEPARATOR(GUINAME="Clock count every", TEXTNAME="Every "),
  FIELD[3] (NAME="Count every n cycles", TYPE=tXScaleCountEvery),
  SEPARATOR(GUINAME="cycle(s)", TEXTNAME=" cycle(s)"),

  SEPARATOR(GUINAME="NEWLINE", TEXTNAME=" ("),
  SEPARATOR(GUINAME="Reporting:"),
  FIELD[4] (NAME="Reporting", TYPE=tXScalePerformanceReporting, ACCESS="RW"),
  SEPARATOR(TEXTNAME=")"),
  FIELD[31:28],[11:7],[2:1] (NAME="", TYPE=RESERVED(WIDTH=11), ACCESS="0"),
  FIELD[27:12],[6:3],[0] (NAME="", TYPE=RESERVED(WIDTH=21), ACCESS="V")

}

  </definition>
</displaytype>

<displaytype>
  <name>XScale_PerformanceControl</name>
  <requires></requires>
  <definition>

TYPEDEF XScale_PerformanceControl(NAME="XScale Performance Control", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:28],[11],[7], [2:1] (NAME="", TYPE=RESERVED(WIDTH=8), ACCESS="0"),
  FIELD[27:12], [3] (NAME="", TYPE=RESERVED(WIDTH=17), ACCESS="V"),
  SEPARATOR(TEXTNAME="Enable:", GUINAME="Global enable"),
  FIELD[0] (NAME="Global enable", TYPE=FLAG(SET="Y", UNSET="N"), ACCESS="RW"),

  SEPARATOR(TEXTNAME=", Overflow:", GUINAME="NEWLINE"),
  SEPARATOR(GUINAME=" "),
  SEPARATOR(GUINAME="NEWLINE"),
  GROUP(NAME="Overflowed")
  {
  SEPARATOR(GUINAME="Clock"),
  FIELD[10] (NAME="Clock overflow", TYPE=FLAG(SET="Y", UNSET="N", TOOLTIP="Writing to an overflow bit clears the overflow status"), ACCESS="RW"),
  SEPARATOR(GUINAME="Event 0"),
  FIELD[8] (NAME="Event 0 overflow", TYPE=FLAG(SET="Y", UNSET="N", TOOLTIP="Writing to an overflow bit clears the overflow status"), ACCESS="RW"),
  SEPARATOR(GUINAME="Event 1"),
  FIELD[9] (NAME="Event 1 overflow", TYPE=FLAG(SET="Y", UNSET="N", TOOLTIP="Writing to an overflow bit clears the overflow status"), ACCESS="RW")
  },
  SEPARATOR(TEXTNAME=", Interrupt:", GUINAME="NEWLINE"),
  SEPARATOR(GUINAME=" "),
  SEPARATOR(GUINAME="NEWLINE"),
  GROUP(NAME="Interrupt enable")
  {
  SEPARATOR(GUINAME="Clock"),
  FIELD[6] (NAME="Clock interrupt enable", TYPE=FLAG(SET="Y", UNSET="N", TOOLTIP="Generate an interrupt when counter rolls over to zero"), ACCESS="RW"),
  SEPARATOR(GUINAME="Event 0"),
  FIELD[4] (NAME="Event 0 interrupt enable", TYPE=FLAG(SET="Y", UNSET="N", TOOLTIP="Generate an interrupt when counter rolls over to zero"), ACCESS="RW"),
  SEPARATOR(GUINAME="Event 1"),
  FIELD[5] (NAME="Event 1 interrupt enable", TYPE=FLAG(SET="Y", UNSET="N", TOOLTIP="Generate an interrupt when counter rolls over to zero"), ACCESS="RW")
  },
  SEPARATOR(GUINAME="NEWLINE"),
  SEPARATOR(GUINAME=" "),
  SEPARATOR(GUINAME="NEWLINE")
}

  </definition>
</displaytype>

<displaytype>
  <name>XScale_CPAccess</name>
  <requires></requires>
  <definition>

TYPEDEF tXScale_CPAccess13 ENUM(WIDTH=1)
{
"CP13 Disabled" = 0,
"CP13 Enabled" = 1
}

TYPEDEF tXScale_CPAccess0 ENUM(WIDTH=1)
{
"CP0 Disabled" = 0,
"CP0 Enabled" = 1
}

TYPEDEF XScale_CPAccess(NAME="Coprocessor Access", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:14] (NAME="", TYPE=RESERVED(WIDTH=18), ACCESS="0"),
  FIELD[13] (NAME="Interrupt controller", TYPE=tXScale_CPAccess13),
  FIELD[12:1] (NAME="", TYPE=RESERVED(WIDTH=12), ACCESS="V"),
  SEPARATOR(TEXTNAME=", "),
  FIELD[0] (NAME="Accumulators", TYPE=tXScale_CPAccess0)
}
  </definition>
</displaytype>

<displaytype>
  <name>XScale_INTCTL</name>
  <requires></requires>
  <definition>
TYPEDEF XScale_INTCTL(NAME="XScale Interrupt Control", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:4] (NAME="", TYPE=RESERVED(WIDTH=28), ACCESS="0"),
  FIELD[3] (NAME="BCU Enable", TYPE=FLAG(SET="B", UNSET="b")),
  FIELD[2] (NAME="PMU Enable", TYPE=FLAG(SET="P", UNSET="p")),
  FIELD[1] (NAME="IRQ Enable", TYPE=FLAG(SET="I", UNSET="i")),
  FIELD[0] (NAME="FIQ Enable", TYPE=FLAG(SET="F", UNSET="f"))
}
  </definition>
</displaytype>

<displaytype>
  <name>FPSID</name>
  <requires></requires>
  <definition>
TYPEDEF tImplementorVFP ENUM(WIDTH=8, DEFAULT="Unknown")
{
  "ARM"   = 0x41,
  "Texas Instruments" = 0x54,
  "Intel" = 0x69
}

TYPEDEF tFormatVFP ENUM(WIDTH=2)
{
  "1" = 0,
  "2" = 1,
  "Reserved" = 2,
  "Non-standard" = 3
}

TYPEDEF tPrecisionVFP ENUM(WIDTH=1)
{
  "Single/Double" = 0,
  "Single only" = 1
}

TYPEDEF tArchVFP ENUM(WIDTH=4, DEFAULT="Unknown")
{
  "VFPv1" = 0,
  "VFPv2" = 1
}


TYPEDEF FPSID(NAME="FPSID", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:24] (NAME="Implementor", TYPE=tImplementorVFP, ACCESS="R"),
  SEPARATOR(TEXTNAME=" "), 
  FIELD[19:16] (NAME="Arch", TYPE=tArchVFP, ACCESS="R"),
  SEPARATOR(TEXTNAME=" "),
  FIELD[20] (NAME="Precision", TYPE=tPrecisionVFP, ACCESS="R"),
  SEPARATOR(TEXTNAME=" part "),
  FIELD[15:8] (NAME="Part", TYPE=NUMERIC(WIDTH=8, DEFAULT="HEX"), ACCESS="R"),
  SEPARATOR(TEXTNAME=" variant "),
  FIELD[7:4] (NAME="Variant", TYPE=NUMERIC(WIDTH=4, DEFAULT="UDEC"), ACCESS="R"),
  SEPARATOR(TEXTNAME=" revision "),
  FIELD[3:0] (NAME="Architecture version", TYPE=NUMERIC(WIDTH=4, DEFAULT="UDEC"), ACCESS="R"),
  SEPARATOR(TEXTNAME=" "),
  FIELD[23] (NAME="HWSW", TYPE=FLAG(SET="SW", UNSET="HW"), ACCESS="R"),
  SEPARATOR(TEXTNAME=" format "), 
  FIELD[22:21] (NAME="FMT", TYPE=tFormatVFP, ACCESS="R"),
  SEPARATOR(TEXTNAME=" ")
}
  </definition>
</displaytype>

<displaytype>
  <name>FPEXC</name>
  <requires></requires>
  <definition>
TYPEDEF FPEXC(NAME="FPEXC", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31] (NAME="EX", TYPE=FLAG(SET="EX", UNSET="ex")),
  SEPARATOR(TEXTNAME=" "),
  FIELD[30] (NAME="Global enable", TYPE=FLAG(SET="EN", UNSET="en")),
  SEPARATOR(TEXTNAME=" "),
  FIELD[29:0] (NAME="Implementation defined", TYPE=NUMERIC(WIDTH=30, DEFAULT="HEX"))
}
  </definition>
</displaytype>


<module>
  <type>AEB_Cache</type>
  <register>
    <name>Cache Control</name>
    <memory base="$base" width="byte" offset="0x00"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
</module>


<module>
  <type>AEB_Clock_Power_Management</type>
  <register>
    <name>Peripheral Clock Select</name>
    <memory base="$base" width="word" offset="0x04"></memory>
    <access>RW</access>
    <width>9</width>
  </register>
  <register>
    <name>UART0 Clock Control</name>
    <memory base="$base" width="word" offset="0x08"></memory>
    <access>RW</access>
    <width>9</width>
  </register>
  <register>
    <name>UART1 Clock Control</name>
    <memory base="$base" width="word" offset="0x0C"></memory>
    <access>RW</access>
    <width>9</width>
  </register>
  <register>
    <name>UART2 Clock Control</name>
    <memory base="$base" width="word" offset="0x10"></memory>
    <access>RW</access>
    <width>9</width>
  </register>
  <register>
    <name>Counter/Timer0 Clock Control</name>
    <memory base="$base" width="word" offset="0x18"></memory>
    <access>RW</access>
    <width>9</width>
  </register>
  <register>
    <name>Counter/Timer1 Clock Control</name>
    <memory base="$base" width="word" offset="0x1C"></memory>
    <access>RW</access>
    <width>9</width>
  </register>
  <register>
    <name>Counter/Timer2 Clock Control</name>
    <memory base="$base" width="word" offset="0x20"></memory>
    <access>RW</access>
    <width>9</width>
  </register>
  <register>
    <name>CPU Clock Control</name>
    <memory base="$base" width="byte" offset="0x28"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
</module>


<module>
  <type>AEB_Counter_Timers</type>
  <register>
    <name>Counting Element 0</name>
    <memory base="$base" width="byte" offset="0x00"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>Counting Element 1</name>
    <memory base="$base" width="byte" offset="0x04"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>Counting Element 2</name>
    <memory base="$base" width="byte" offset="0x08"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>Counter/Timers Control</name>
    <memory base="$base" width="byte" offset="0x0C"></memory>
    <access>W</access>
    <width>8</width>
  </register>
</module>


<module>
  <type>AEB_Interrupt_Controller</type>
  <register>
    <name>Configuration 0</name>
    <memory base="$base" width="word" offset="0x00"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Configuration 1</name>
    <memory base="$base" width="byte" offset="0x04"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>Clear</name>
    <memory base="$base" width="word" offset="0x08"></memory>
    <access>W</access>
    <width>16</width>
  </register>
  <register>
    <name>IRQ Enable</name>
    <memory base="$base" width="word" offset="0x0C"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>FIQ Enable</name>
    <memory base="$base" width="word" offset="0x10"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>IRQ Status</name>
    <memory base="$base" width="word" offset="0x14"></memory>
    <access>R</access>
    <width>16</width>
  </register>
  <register>
    <name>FIQ Status</name>
    <memory base="$base" width="word" offset="0x18"></memory>
    <access>R</access>
    <width>16</width>
  </register>
  <register>
    <name>Polling</name>
    <memory base="$base" width="word" offset="0x1C"></memory>
    <access>R</access>
    <width>16</width>
  </register>
</module>


<module>
  <type>AEB_IO_Configuration</type>
  <register>
    <name>IO Configuration</name>
    <memory base="$base" width="word" offset="0x00"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
</module>


<module>
  <type>AEB_LCD_Controller</type>
  <register>
    <name>Operation Mode</name>
    <memory base="$base" width="byte" offset="0x00"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Line Display Byte Count</name>
    <memory base="$base" width="byte" offset="0x04"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Line Pulse Width</name>
    <memory base="$base" width="byte" offset="0x08"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Duty Cycle 0</name>
    <memory base="$base" width="byte" offset="0x0C"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Duty Cycle 1</name>
    <memory base="$base" width="byte" offset="0x10"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Screen 1 Frame Buffer Start Address 0</name>
    <memory base="$base" width="byte" offset="0x14"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Screen 1 Frame Buffer Start Address 1</name>
    <memory base="$base" width="byte" offset="0x18"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Screen 1 Frame Buffer Start Address 2</name>
    <memory base="$base" width="byte" offset="0x1C"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Screen 1 Frame Buffer Start Address 3</name>
    <memory base="$base" width="byte" offset="0x20"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Screen 2 Frame Buffer Start Address 0</name>
    <memory base="$base" width="byte" offset="0x24"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Screen 2 Frame Buffer Start Address 1</name>
    <memory base="$base" width="byte" offset="0x28"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Screen 2 Frame Buffer Start Address 2</name>
    <memory base="$base" width="byte" offset="0x2C"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Screen 2 Frame Buffer Start Address 3</name>
    <memory base="$base" width="byte" offset="0x30"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Screen 1 Vertical Line Count 0</name>
    <memory base="$base" width="byte" offset="0x34"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Screen 1 Vertical Line Count 1</name>
    <memory base="$base" width="byte" offset="0x38"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Virtual Display Delta</name>
    <memory base="$base" width="byte" offset="0x3C"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Gray Shade 1</name>
    <memory base="$base" width="byte" offset="0x40"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Gray Shade 2</name>
    <memory base="$base" width="byte" offset="0x44"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Clock Divider</name>
    <memory base="$base" width="byte" offset="0x48"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>MCLK Width 0</name>
    <memory base="$base" width="byte" offset="0x4C"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>MCLK Width 1</name>
    <memory base="$base" width="byte" offset="0x50"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>LCD Bit</name>
    <memory base="$base" width="byte" offset="0x9014"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
</module>


<module>
  <type>AEB_Local_SRAM</type>
  <register>
    <name>Local SRAM Control</name>
    <memory base="$base" width="byte" offset="0x00"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
</module>


<module>
  <type>AEB_Memory_Peripherals</type>
  <register>
    <name>Segment 0 Start</name>
    <memory base="$base" width="word" offset="0x00"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 1 Start</name>
    <memory base="$base" width="word" offset="0x04"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 2 Start</name>
    <memory base="$base" width="word" offset="0x08"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 3 Start</name>
    <memory base="$base" width="word" offset="0x0C"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 4 Start</name>
    <memory base="$base" width="word" offset="0x10"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 5 Start</name>
    <memory base="$base" width="word" offset="0x14"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 6 Start</name>
    <memory base="$base" width="word" offset="0x18"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 7 Start</name>
    <memory base="$base" width="word" offset="0x1C"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 0 Stop</name>
    <memory base="$base" width="word" offset="0x20"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 1 Stop</name>
    <memory base="$base" width="word" offset="0x24"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 2 Stop</name>
    <memory base="$base" width="word" offset="0x28"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 3 Stop</name>
    <memory base="$base" width="word" offset="0x2C"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 4 Stop</name>
    <memory base="$base" width="word" offset="0x30"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 5 Stop</name>
    <memory base="$base" width="word" offset="0x34"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 6 Stop</name>
    <memory base="$base" width="word" offset="0x38"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 7 Stop</name>
    <memory base="$base" width="word" offset="0x3C"></memory>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>Segment 0 Descriptor</name>
    <memory base="$base" width="word" offset="0x40"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Segment 1 Descriptor</name>
    <memory base="$base" width="word" offset="0x44"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Segment 2 Descriptor</name>
    <memory base="$base" width="word" offset="0x48"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Segment 3 Descriptor</name>
    <memory base="$base" width="word" offset="0x4C"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Segment 4 Descriptor</name>
    <memory base="$base" width="word" offset="0x50"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Segment 5 Descriptor</name>
    <memory base="$base" width="word" offset="0x54"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Segment 6 Descriptor</name>
    <memory base="$base" width="word" offset="0x58"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Segment 7 Descriptor</name>
    <memory base="$base" width="word" offset="0x5C"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Segment 8 Descriptor</name>
    <memory base="$base" width="word" offset="0x60"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Bank Control 0 (SRAM)</name>
    <memory base="$base" width="word" offset="0x100"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Bank Control 1 (SRAM)</name>
    <memory base="$base" width="word" offset="0x104"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Bank Control 2 (SRAM)</name>
    <memory base="$base" width="word" offset="0x108"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Bank Control 3 (SRAM)</name>
    <memory base="$base" width="word" offset="0x10C"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Bank Control 4 (SRAM)</name>
    <memory base="$base" width="word" offset="0x110"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Bank Control 5 (SRAM)</name>
    <memory base="$base" width="word" offset="0x114"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Bank Control 6a (DRAM)</name>
    <memory base="$base" width="word" offset="0x118"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Bank Control 7a (DRAM)</name>
    <memory base="$base" width="word" offset="0x11C"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Bank Control 6b (DRAM)</name>
    <memory base="$base" width="word" offset="0x120"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
  <register>
    <name>Bank Control 7b (DRAM)</name>
    <memory base="$base" width="byte" offset="0x124"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>DRAM Refresh</name>
    <memory base="$base" width="word" offset="0x128"></memory>
    <access>RW</access>
    <width>16</width>
  </register>
</module>


<module>
  <type>AEB_PPI</type>
  <register>
    <name>Port A</name>
    <memory base="$base" width="byte" offset="0x00"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>Port B</name>
    <memory base="$base" width="byte" offset="0x04"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>Port C</name>
    <memory base="$base" width="byte" offset="0x08"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>PPI Control</name>
    <memory base="$base" width="byte" offset="0x0C"></memory>
    <access>W</access>
    <width>8</width>
  </register>
</module>


<module>
  <type>AEB_PWM</type>
  <register>
    <name>PWM0 Terminal Count</name>
    <memory base="$base" width="byte" offset="0x00"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM0 Duty Cycle</name>
    <memory base="$base" width="byte" offset="0x04"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM0 Enable</name>
    <memory base="$base" width="byte" offset="0x08"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM0 Divide Value</name>
    <memory base="$base" width="byte" offset="0x0C"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM0 Synchronous</name>
    <memory base="$base" width="byte" offset="0x10"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM0 Invert</name>
    <memory base="$base" width="byte" offset="0x14"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM1 Terminal Count</name>
    <memory base="$base" width="byte" offset="0x20"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM1 Duty Cycle</name>
    <memory base="$base" width="byte" offset="0x24"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM1 Enable</name>
    <memory base="$base" width="byte" offset="0x28"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM1 Divide Count</name>
    <memory base="$base" width="byte" offset="0x2C"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM1 Synchronous</name>
    <memory base="$base" width="byte" offset="0x30"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM1 Invert</name>
    <memory base="$base" width="byte" offset="0x34"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM2 Terminal Count</name>
    <memory base="$base" width="word" offset="0x40"></memory>
    <access>W</access>
    <width>16</width>
  </register>
  <register>
    <name>PWM2 Duty Cycle</name>
    <memory base="$base" width="word" offset="0x44"></memory>
    <access>W</access>
    <width>16</width>
  </register>
  <register>
    <name>PWM2 Enable</name>
    <memory base="$base" width="byte" offset="0x48"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM2 Divide Value</name>
    <memory base="$base" width="byte" offset="0x4C"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM2 Synchronous</name>
    <memory base="$base" width="byte" offset="0x50"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>PWM2 Invert</name>
    <memory base="$base" width="byte" offset="0x54"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>All PWMs Terminal Count</name>
    <memory base="$base" width="word" offset="0x60"></memory>
    <access>W</access>
    <width>16</width>
  </register>
  <register>
    <name>All PWMs Duty Cycle</name>
    <memory base="$base" width="word" offset="0x64"></memory>
    <access>W</access>
    <width>16</width>
  </register>
  <register>
    <name>All PWMs Enable</name>
    <memory base="$base" width="byte" offset="0x68"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>All PWMs Divide Value</name>
    <memory base="$base" width="byte" offset="0x6C"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>All PWMs Synchronous</name>
    <memory base="$base" width="byte" offset="0x70"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>All PWMs Invert</name>
    <memory base="$base" width="byte" offset="0x74"></memory>
    <access>W</access>
    <width>8</width>
  </register>
</module>


<module>
  <type>AEB_Reset</type>
  <register>
    <name>Software Reset</name>
    <memory base="$base" width="byte" offset="0x00"></memory>
    <access>W</access>
    <width>1</width>
  </register>
</module>


<module>
  <type>AEB_SIR</type>
  <register>
    <name>SIR Control</name>
    <memory base="$base" width="byte" offset="0x00"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
</module>


<module>
  <type>AEB_UART</type>
  <register>
    <name>Transmitter Holding</name>
    <memory base="$base" width="byte" offset="0x00"></memory>
    <access>W</access>
    <width>8</width>
  </register>
  <register>
    <name>Interrupt Enable</name>
    <memory base="$base" width="byte" offset="0x04"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>Divisor Latch MSB</name>
    <memory base="$base" width="byte" offset="0x04"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>Interrupt Identification</name>
    <memory base="$base" width="byte" offset="0x08"></memory>
    <access>R</access>
    <width>8</width>
  </register>
  <register>
    <name>Line Control</name>
    <memory base="$base" width="byte" offset="0x0C"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>Modem Control</name>
    <memory base="$base" width="byte" offset="0x10"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>Line Status</name>
    <memory base="$base" width="byte" offset="0x14"></memory>
    <access>R</access>
    <width>8</width>
  </register>
  <register>
    <name>Modem Status</name>
    <memory base="$base" width="byte" offset="0x18"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>Scratch Pad</name>
    <memory base="$base" width="byte" offset="0x1C"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
</module>


<module>
  <type>AEB_Watchdog_Timer</type>
  <register>
    <name>WDT Control</name>
    <memory base="$base" width="byte" offset="0x00"></memory>
    <access>RW</access>
    <width>8</width>
  </register>
  <register>
    <name>WDT Counter</name>
    <memory base="$base" width="word" offset="0x04"></memory>
    <access>W</access>
    <width>32</width>
  </register>
</module>


<module>
  <!-- The following data was obtained from reference [1]. -->
  <type>CM7TDMI_Generic</type>
  <register>
     <name>Id</name>
     <memory base="$base" width="word" offset="0x00"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Processor Id</name>
     <memory base="$base" width="word" offset="0x04"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Oscillator</name>
     <memory base="$base" width="word" offset="0x08"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Control</name>
     <memory base="$base" width="word" offset="0x0c"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Status</name>
     <memory base="$base" width="word" offset="0x10"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Lock</name>
     <memory base="$base" width="word" offset="0x14"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>SDRAM Control</name>
     <memory base="$base" width="word" offset="0x20"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
</module>


<module>
  <!-- The following data was obtained from reference [2]. -->
  <type>CM9x6E-S_Flags</type>
  <register>
     <name>FlagsStatus</name>
     <memory base="$base" width="word" offset="0x30"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>FlagsSet</name>
     <memory base="$base" width="word" offset="0x30"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>FlagsClear</name>
     <memory base="$base" width="word" offset="0x34"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>NVFlagsStatus</name>
     <memory base="$base" width="word" offset="0x38"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>NVFlagsSet</name>
     <memory base="$base" width="word" offset="0x38"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>NVFlagsClear</name>
     <memory base="$base" width="word" offset="0x3C"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
</module>


<module>
  <!-- The following data was obtained from reference [2]. -->
  <type>CM9x6E-S_Generic</type>
  <register>
     <name>Id</name>
     <memory base="$base" width="word" offset="0x00"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Processor Id</name>
     <memory base="$base" width="word" offset="0x04"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Oscillator</name>
     <memory base="$base" width="word" offset="0x08"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Control</name>
     <memory base="$base" width="word" offset="0x0c"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Status</name>
     <memory base="$base" width="word" offset="0x10"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Lock</name>
     <memory base="$base" width="word" offset="0x14"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Local Memory Bus Count</name>
     <memory base="$base" width="word" offset="0x18"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Auxiliary Oscillator</name>
     <memory base="$base" width="word" offset="0x1c"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>SDRAM Control</name>
     <memory base="$base" width="word" offset="0x20"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Initialisation</name>
     <memory base="$base" width="word" offset="0x24"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Reference Count</name>
     <memory base="$base" width="word" offset="0x28"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
</module>


<module>
  <!-- The following data was obtained from reference [3]. -->
  <type>CM10200_Flags</type>
  <register>
     <name>FlagsStatus</name>
     <memory base="$base" width="word" offset="0x30"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>FlagsSet</name>
     <memory base="$base" width="word" offset="0x30"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>FlagsClear</name>
     <memory base="$base" width="word" offset="0x34"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>NVFlagsStatus</name>
     <memory base="$base" width="word" offset="0x38"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>NVFlagsSet</name>
     <memory base="$base" width="word" offset="0x38"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>NVFlagsClear</name>
     <memory base="$base" width="word" offset="0x3C"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
</module>


<module>
  <!-- The following data was obtained from reference [3]. -->
  <type>CM10200_Generic</type>
  <register>
     <name>Id</name>
     <memory base="$base" width="word" offset="0x00"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Processor Id</name>
     <memory base="$base" width="word" offset="0x04"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Oscillator</name>
     <memory base="$base" width="word" offset="0x08"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Control</name>
     <memory base="$base" width="word" offset="0x0c"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Status</name>
     <memory base="$base" width="word" offset="0x10"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Lock</name>
     <memory base="$base" width="word" offset="0x14"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Local Memory Bus Count</name>
     <memory base="$base" width="word" offset="0x18"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Auxiliary Oscillator</name>
     <memory base="$base" width="word" offset="0x1c"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>SDRAM Control</name>
     <memory base="$base" width="word" offset="0x20"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Initialisation</name>
     <memory base="$base" width="word" offset="0x24"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Reference Count</name>
     <memory base="$base" width="word" offset="0x28"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
</module>


<module>
   <!-- The following data was obtained from reference [4]. -->
   <type>Integrator_GPIO</type>
   <register>
      <name>Data Input</name>
      <memory base="$base" width="word" offset="0x0"></memory>
      <access>RO</access>
      <width>32</width>
   </register>
   <register>
      <name>Data Output Set</name>
      <memory base="$base" width="word" offset="0x0"></memory>
      <access>WO</access>
      <width>32</width>
   </register>
   <register>
      <name>Data Output</name>
      <memory base="$base" width="word" offset="0x4"></memory>
      <access>RO</access>
      <width>32</width>
   </register>
   <register>
      <name>Data Output Clear</name>
      <memory base="$base" width="word" offset="0x4"></memory>
      <access>WO</access>
      <width>32</width>
   </register>
   <register>
      <name>Data Direction</name>
      <memory base="$base" width="word" offset="0x8"></memory>
      <access>RO</access>
      <width>32</width>
   </register>
</module>

<module>
   <!-- The following data was obtained from reference [4]. -->
   <type>Integrator_Interrupt_Controller</type>
   <register>
      <name>IRQStatus 0</name>
      <memory base="$base" width="word" offset="0x00"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQRawStatus 0</name>
      <memory base="$base" width="word" offset="0x04"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQEnable 0</name>
      <memory base="$base" width="word" offset="0x08"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQEnableSet 0</name>
      <memory base="$base" width="word" offset="0x08"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQEnableClear 0</name>
      <memory base="$base" width="word" offset="0x0c"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>SoftInt</name>
      <memory base="$base" width="word" offset="0x10"></memory>
      <access>RO</access>
      <width>16</width>
   </register>
   <register>
      <name>SoftIntSet</name>
      <memory base="$base" width="word" offset="0x10"></memory>
      <access>WO</access>
      <width>16</width>
   </register>
   <register>
      <name>SoftIntClear</name>
      <memory base="$base" width="word" offset="0x14"></memory>
      <access>WO</access>
      <width>16</width>
   </register>
   <register>
      <name>FIQStatus 0</name>
      <memory base="$base" width="word" offset="0x20"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQRawStatus 0</name>
      <memory base="$base" width="word" offset="0x24"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQEnable 0</name>
      <memory base="$base" width="word" offset="0x28"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQEnableSet 0</name>
      <memory base="$base" width="word" offset="0x28"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQEnableClear 0</name>
      <memory base="$base" width="word" offset="0x2c"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQStatus 1</name>
      <memory base="$base" width="word" offset="0x40"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQRawStatus 1</name>
      <memory base="$base" width="word" offset="0x44"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQEnable 1</name>
      <memory base="$base" width="word" offset="0x48"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQEnableSet 1</name>
      <memory base="$base" width="word" offset="0x48"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQEnableClear 1</name>
      <memory base="$base" width="word" offset="0x4c"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQStatus 1</name>
      <memory base="$base" width="word" offset="0x60"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQRawStatus 1</name>
      <memory base="$base" width="word" offset="0x64"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQEnable 1</name>
      <memory base="$base" width="word" offset="0x68"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQEnableSet 1</name>
      <memory base="$base" width="word" offset="0x68"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQEnableClear 1</name>
      <memory base="$base" width="word" offset="0x6c"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQStatus 2</name>
      <memory base="$base" width="word" offset="0x80"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQRawStatus 2</name>
      <memory base="$base" width="word" offset="0x84"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQEnable 2</name>
      <memory base="$base" width="word" offset="0x88"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQEnableSet 2</name>
      <memory base="$base" width="word" offset="0x88"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQEnableClear 2</name>
      <memory base="$base" width="word" offset="0x8c"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQStatus 2</name>
      <memory base="$base" width="word" offset="0xa0"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQRawStatus 2</name>
      <memory base="$base" width="word" offset="0xa4"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQEnable 2</name>
      <memory base="$base" width="word" offset="0xa8"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQEnableSet 2</name>
      <memory base="$base" width="word" offset="0xa8"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQEnableClear 2</name>
      <memory base="$base" width="word" offset="0xac"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQStatus 3</name>
      <memory base="$base" width="word" offset="0xc0"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQRawStatus 3</name>
      <memory base="$base" width="word" offset="0xc4"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQEnable 3</name>
      <memory base="$base" width="word" offset="0xc8"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQEnableSet 3</name>
      <memory base="$base" width="word" offset="0xc8"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>IRQEnableClear 3</name>
      <memory base="$base" width="word" offset="0xcc"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQStatus 3</name>
      <memory base="$base" width="word" offset="0xe0"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQRawStatus 3</name>
      <memory base="$base" width="word" offset="0xe4"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQEnable 3</name>
      <memory base="$base" width="word" offset="0xe8"></memory>
      <access>RO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQEnableSet 3</name>
      <memory base="$base" width="word" offset="0xe8"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
   <register>
      <name>FIQEnableClear 3</name>
      <memory base="$base" width="word" offset="0xec"></memory>
      <access>WO</access>
      <width>22</width>
   </register>
</module>

<module>
   <!-- The following data was obtained from reference [4]. -->
   <type>Integrator_KMI</type>
   <register>
      <name>Control</name>
      <memory base="$base" width="byte" offset="0x00"></memory>
      <access>RW</access>
      <width>8</width>
   </register>
   <register>
      <name>Status</name>
      <memory base="$base" width="byte" offset="0x04"></memory>
      <access>RO</access>
      <width>8</width>
   </register>
   <register>
      <name>Clock Divisor</name>
      <memory base="$base" width="byte" offset="0x0C"></memory>
      <access>RW</access>
      <width>8</width>
   </register>
   <register>
      <name>Interrupt Status</name>
      <memory base="$base" width="byte" offset="0x10"></memory>
      <access>RO</access>
      <width>8</width>
   </register>
</module>

<module>
  <!-- The following data was obtained from reference [4]. -->
  <type>Integrator_LEDs</type>
  <register>
     <name>Alpha</name>
     <memory base="$base" width="word" offset="0x0"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Lights</name>
     <memory base="$base" width="word" offset="0x4"></memory>
     <access>RW</access>
     <width>4</width>
  </register>
  <register>
     <name>Switches</name>
     <memory base="$base" width="word" offset="0x8"></memory>
     <access>RO</access>
     <width>4</width>
  </register>
</module>

<module>
   <!-- The following data was obtained from reference [4]. -->
   <type>Integrator_RTC</type>
   <register>
      <name>Data</name>
      <memory base="$base" width="word" offset="0x00"></memory>
      <access>RO</access>
      <width>32</width>
   </register>
   <register>
      <name>Match</name>
      <memory base="$base" width="word" offset="0x04"></memory>
      <access>RW</access>
      <width>32</width>
   </register>
   <register>
      <name>Interrupt Status</name>
      <memory base="$base" width="word" offset="0x08"></memory>
      <access>RO</access>
      <width>1</width>
   </register>
   <register>
      <name>Interrupt Clear</name>
      <memory base="$base" width="word" offset="0x08"></memory>
      <access>WO</access>
      <width>0</width>
   </register>
   <register>
      <name>Count Load</name>
      <memory base="$base" width="word" offset="0xc"></memory>
      <access>RW</access>
      <width>32</width>
   </register>
   <register>
      <name>Control</name>
      <memory base="$base" width="word" offset="0x10"></memory>
      <access>RW</access>
      <width>1</width>
   </register>
</module>

<module>
   <!-- The following data was obtained from reference [4]. -->
   <type>Integrator_System_Controller</type>
   <register>
      <name>Id</name>
      <memory base="$base" width="word" offset="0x00"></memory>
      <access>RO</access>
      <width>32</width>
   </register>
   <register>
      <name>Oscillator</name>
      <memory base="$base" width="word" offset="0x04"></memory>
      <access>RW</access>
      <width>8</width>
   </register>
   <register>
      <name>ControlSet</name>
      <memory base="$base" width="word" offset="0x08"></memory>
      <access>RW</access>
      <width>8</width>
   </register>
   <register>
      <name>ControlClear</name>
      <memory base="$base" width="word" offset="0x0c"></memory>
      <access>RW</access>
      <width>8</width>
   </register>
   <register>
      <name>DecoderStatus</name>
      <memory base="$base" width="word" offset="0x10"></memory>
      <access>RO</access>
      <width>8</width>
   </register>
   <register>
      <name>ArbiterCounts</name>
      <memory base="$base" width="word" offset="0x14"></memory>
      <access>RW</access>
      <width>8</width>
   </register>
   <register>
      <name>PCIControl</name>
      <memory base="$base" width="word" offset="0x18"></memory>
      <access>RW</access>
      <width>8</width>
   </register>
   <register>
      <name>Lock</name>
      <memory base="$base" width="word" offset="0x1C"></memory>
      <access>RW</access>
      <width>17</width>
   </register>
   <register>
      <name>PCIFaultAddress</name>
      <memory base="$base" width="word" offset="0x20"></memory>
      <access>RO</access>
      <width>32</width>
   </register>
   <register>
      <name>PCIFaultCode</name>
      <memory base="$base" width="word" offset="0x24"></memory>
      <access>RO</access>
      <width>8</width>
   </register>
</module>

<module>
   <!-- The following data was obtained from reference [4]. -->
   <type>Integrator_Timer</type>
   <register>
      <name>Timer 0 Load</name>
      <memory base="$base" width="word" offset="0x00"></memory>
      <access>RW</access>
      <width>16</width>
   </register>
   <register>
      <name>Timer 0 Value</name>
      <memory base="$base" width="word" offset="0x04"></memory>
      <access>RO</access>
      <width>16</width>
   </register>
   <register>
      <name>Timer 0 Control</name>
      <memory base="$base" width="word" offset="0x08"></memory>
      <access>RW</access>
      <width>16</width>
   </register>
   <register>
      <name>Timer 0 Clear</name>
      <memory base="$base" width="word" offset="0x0c"></memory>
      <access>WO</access>
      <width>1</width>
   </register>
</module>

<module>
  <type>RPS_Interrupt_Controller</type>
  <register>
     <name>IRQStatus</name>
     <memory base="$base" width="word" offset="0"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQRawStatus</name>
     <memory base="$base" width="word" offset="4"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQEnable</name>
     <memory base="$base" width="word" offset="8"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQEnableSet</name>
     <memory base="$base" width="word" offset="8"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQEnableClear</name>
     <memory base="$base" width="word" offset="0xc"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQSoft</name>
     <memory base="$base" width="word" offset="0x10"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQStatus</name>
     <memory base="$base" width="word" offset="0x100"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQRawStatus</name>
     <memory base="$base" width="word" offset="0x104"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQEnable</name>
     <memory base="$base" width="word" offset="0x108"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQEnableSet</name>
     <memory base="$base" width="word" offset="0x108"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQEnableClear</name>
     <memory base="$base" width="word" offset="0x10c"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
</module>

<module>
   <!-- The following data was obtained from reference [4]. -->
   <type>Integrator_UART</type>
   <register>
      <name>Data</name>
      <memory base="$base" width="byte" offset="0x00"></memory>
      <access>WO</access>
      <width>8</width>
   </register>
   <register>
      <name>Receive Status</name>
      <memory base="$base" width="byte" offset="0x04"></memory>
      <access>RO</access>
      <width>8</width>
   </register>
   <register>
      <name>Error Clear</name>
      <memory base="$base" width="byte" offset="0x04"></memory>
      <access>WO</access>
      <width>8</width>
   </register>
   <register>
      <name>Line Control High</name>
      <memory base="$base" width="byte" offset="0x08"></memory>
      <access>RW</access>
      <width>8</width>
   </register>
   <register>
      <name>Line Control Middle</name>
      <memory base="$base" width="byte" offset="0x0c"></memory>
      <access>RW</access>
      <width>8</width>
   </register>
   <register>
      <name>Line Control Low</name>
      <memory base="$base" width="byte" offset="0x10"></memory>
      <access>RW</access>
      <width>8</width>
   </register>
   <register>
      <name>Control</name>
      <memory base="$base" width="byte" offset="0x14"></memory>
      <access>RW</access>
      <width>8</width>
   </register>
   <register>
      <name>Status Flags</name>
      <memory base="$base" width="byte" offset="0x18"></memory>
      <access>RO</access>
      <width>8</width>
   </register>
   <register>
      <name>Interrupt Status</name>
      <memory base="$base" width="byte" offset="0x1c"></memory>
      <access>RO</access>
      <width>8</width>
   </register>
   <register>
      <name>Interrupt Clear</name>
      <memory base="$base" width="byte" offset="0x1c"></memory>
      <access>WO</access>
      <width>8</width>
   </register>
</module>


<module>
  <type>RPS_Interrupt_Controller_CM</type>
  <register>
     <name>IRQStatus</name>
     <memory base="$base" width="word" offset="0x40"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQRawStatus</name>
     <memory base="$base" width="word" offset="0x44"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQEnable</name>
     <memory base="$base" width="word" offset="0x48"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQEnableSet</name>
     <memory base="$base" width="word" offset="0x48"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQEnableClear</name>
     <memory base="$base" width="word" offset="0x4c"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQSoftStatus</name>
     <memory base="$base" width="word" offset="0x50"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQSoftSet</name>
     <memory base="$base" width="word" offset="0x50"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQSoftClear</name>
     <memory base="$base" width="word" offset="0x54"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQStatus</name>
     <memory base="$base" width="word" offset="0x60"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQRawStatus</name>
     <memory base="$base" width="word" offset="0x64"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQEnable</name>
     <memory base="$base" width="word" offset="0x68"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQEnableSet</name>
     <memory base="$base" width="word" offset="0x68"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQEnableClear</name>
     <memory base="$base" width="word" offset="0x6c"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>RPS_Interrupt_Controller_PID</type>
  <register>
     <name>IRQStatus</name>
     <memory base="$base" width="word" offset="0"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQRawStatus</name>
     <memory base="$base" width="word" offset="4"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQEnable</name>
     <memory base="$base" width="word" offset="8"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQEnableSet</name>
     <memory base="$base" width="word" offset="8"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQEnableClear</name>
     <memory base="$base" width="word" offset="0xc"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>IRQSoft</name>
     <memory base="$base" width="word" offset="0x10"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQStatus</name>
     <memory base="$base" width="word" offset="0x100"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQRawStatus</name>
     <memory base="$base" width="word" offset="0x104"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQEnable</name>
     <memory base="$base" width="word" offset="0x108"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQEnableSet</name>
     <memory base="$base" width="word" offset="0x108"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQEnableClear</name>
     <memory base="$base" width="word" offset="0x10c"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIQSource</name>
     <memory base="$base" width="word" offset="0x114"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>RPS_Timer</type>
  <register>
     <name>Load</name>
     <bank>Timer 1</bank>
     <memory base="$base" width="word" offset="0"></memory>
     <access>RW</access>
     <width>16</width>
  </register>
  <register>
     <name>Value</name>
     <bank>Timer 1</bank>
     <memory base="$base" width="word" offset="0x4"></memory>
     <access>RO</access>
     <width>16</width>
  </register>
  <register>
     <name>Control</name>
     <bank>Timer 1</bank>
     <memory base="$base" width="word" offset="0x8"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Clear</name>
     <bank>Timer 1</bank>
     <memory base="$base" width="word" offset="0xc"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Load</name>
     <bank>Timer 2</bank>
     <memory base="$base" width="word" offset="0x20"></memory>
     <access>RW</access>
     <width>16</width>
  </register>
  <register>
     <name>Value</name>
     <bank>Timer 2</bank>
     <memory base="$base" width="word" offset="0x24"></memory>
     <access>RO</access>
     <width>16</width>
  </register>
  <register>
     <name>Control</name>
     <bank>Timer 2</bank>
     <memory base="$base" width="word" offset="0x28"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Clear</name>
     <bank>Timer 2</bank>
     <memory base="$base" width="word" offset="0x2c"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>RPS_Remap_and_Pause</type>
  <register>
     <name>Pause</name>
     <memory base="$base" width="word" offset="0"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>ID</name>
     <memory base="$base" width="word" offset="0x10"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>ClearResetMap</name>
     <memory base="$base" width="word" offset="0x20"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>ResetStatus</name>
     <memory base="$base" width="word" offset="0x30"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>ResetStatusSet</name>
     <memory base="$base" width="word" offset="0x30"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>ResetStatusClear</name>
     <memory base="$base" width="word" offset="0x34"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>VG-468_PCMCIA</type>
  <register>
     <name>Control</name>
     <memory base="$base" width="word" offset="0"></memory>
     <access>WO</access>
     <width>8</width>
  </register>
  <register>
     <name>Data read</name>
     <memory base="$base" width="word" offset="1"></memory>
     <access>RO</access>
     <width>8</width>
  </register>
  <register>
     <name>Data write</name>
     <memory base="$base" width="word" offset="1"></memory>
     <access>WO</access>
     <width>8</width>
  </register>
</module>

<module>
  <type>ST16C552_SERIAL</type>
  <!--
  <register>
     <name>Rx Holding</name>
     <memory base="$base" width="word" offset="0"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  -->
  <register>
     <name>Tx Holding</name>
     <memory base="$base" width="word" offset="0"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Interrupt Enable</name>
     <memory base="$base" width="word" offset="4"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Interrupt Status</name>
     <memory base="$base" width="word" offset="8"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>FIFO Control</name>
     <memory base="$base" width="word" offset="8"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Line Control</name>
     <memory base="$base" width="word" offset="0xc"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Modem Control</name>
     <memory base="$base" width="word" offset="0x10"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Line Status</name>
     <memory base="$base" width="word" offset="0x14"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Modem Status</name>
     <memory base="$base" width="word" offset="0x18"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Scratchpad</name>
     <memory base="$base" width="word" offset="0x1c"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>ST16C552_PARALLEL</type>
   <register>
     <name>Data</name>
     <memory base="$base" width="word" offset="0x0"></memory>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Status</name>
     <memory base="$base" width="word" offset="0x4"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>I/O Select</name>
     <memory base="$base" width="word" offset="0x4"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Command</name>
     <memory base="$base" width="word" offset="0x8"></memory>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Control</name>
     <memory base="$base" width="word" offset="0x8"></memory>
     <access>WO</access>
     <width>32</width>
  </register>
</module>

<board>
  <name>ARM Evaluation Board</name>
  <component>
    <name>Cache</name>
    <type>AEB_Cache</type>
    <base>0xFFFFA400</base>
  </component>
  <component>
    <name>Clock Power Management</name>
    <type>AEB_Clock_Power_Management</type>
    <base>0xFFFFAC00</base>
  </component>
  <component>
    <name>Counter / Timers</name>
    <type>AEB_Counter_Timers</type>
    <base>0xFFFF1800</base>
  </component>
  <component>
    <name>Interrupt Controller</name>
    <type>AEB_Interrupt_Controller</type>
    <base>0xFFFFA800</base>
  </component>
  <component>
    <name>I/O Configuration</name>
    <type>AEB_IO_Configuration</type>
    <base>0xFFFFA410</base>
  </component>
  <component>
    <name>LCD Controller</name>
    <type>AEB_LCD_Controller</type>
    <base>0xFFFF1400</base>
  </component>
  <component>
    <name>Local SRAM</name>
    <type>AEB_Local_SRAM</type>
    <base>0xFFFFA404</base>
  </component>
  <component>
    <name>Memory and Peripherals</name>
    <type>AEB_Memory_Peripherals</type>
    <base>0xFFFFA000</base>
  </component>
  <component>
    <name>PPI</name>
    <type>AEB_PPI</type>
    <base>0xFFFF1C00</base>
  </component>
  <component>
    <name>PWM</name>
    <type>AEB_PWM</type>
    <base>0xFFFF1000</base>
  </component>
  <component>
    <name>Reset</name>
    <type>AEB_Reset</type>
    <base>0xFFFFAC38</base>
  </component>
  <component>
    <name>SIR</name>
    <type>AEB_SIR</type>
    <base>0xFFFF0C00</base>
  </component>
  <component>
    <name>UART0</name>
    <type>AEB_UART</type>
    <base>0xFFFF0000</base>
  </component>
  <component>
    <name>UART1</name>
    <type>AEB_UART</type>
    <base>0xFFFF0400</base>
  </component>
  <component>
    <name>UART2</name>
    <type>AEB_UART</type>
    <base>0xFFFF0800</base>
  </component>
  <component>
    <name>Watchdog Timer</name>
    <type>AEB_Watchdog_Timer</type>
    <base>0xFFFFAC30</base>
  </component>
</board>

<board>
  <!-- The following data was obtained from reference [1]. -->
  <name>CM7TDMI</name>
  <component>
     <name>CM7TDMI Generic</name>
     <type>CM7TDMI_Generic</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>CM7TDMI Interrupt Controller</name>
     <type>RPS_Interrupt_Controller_CM</type>
     <base>0x10000000</base>
  </component>
</board>

<board>
  <!-- The following data was obtained from reference [2]. -->
  <name>CM946E-S</name>
  <component>
     <name>CM946E-S Generic</name>
     <type>CM9x6E-S_Generic</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>CM946E-S Flags</name>
     <type>CM9x6E-S_Flags</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>CM946E-S Interrupt Controller</name>
     <type>RPS_Interrupt_Controller_CM</type>
     <base>0x10000000</base>
  </component>
</board>

<board>
  <!-- The following data was obtained from references [2,4]. -->
  <name>CM946E-S + Integrator</name>
  <component>
     <name>CM946E-S Generic</name>
     <type>CM9x6E-S_Generic</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>CM946E-S Flags</name>
     <type>CM9x6E-S_Flags</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>CM946E-S Interrupt Controller</name>
     <type>RPS_Interrupt_Controller_CM</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>Integrator GPIO</name>
     <type>Integrator_GPIO</type>
     <base>0x1B000000</base>
  </component>
  <component>
     <name>Integrator Interrupt Controller</name>
     <type>Integrator_Interrupt_Controller</type>
     <base>0x14000000</base>
  </component>
  <component>
     <name>Integrator Keyboard</name>
     <type>Integrator_KMI</type>
     <base>0x18000000</base>
  </component>
  <component>
     <name>Integrator LEDs</name>
     <type>Integrator_LEDs</type>
     <base>0x1A000000</base>
  </component>
  <component>
     <name>Integrator Mouse</name>
     <type>Integrator_KMI</type>
     <base>0x19000000</base>
  </component>
  <component>
     <name>Integrator RTC</name>
     <type>Integrator_RTC</type>
     <base>0x15000000</base>
  </component>
  <component>
     <name>Integrator System Controller</name>
     <type>Integrator_System_Controller</type>
     <base>0x11000000</base>
  </component>
  <component>
     <name>Integrator Timer 0</name>
     <type>Integrator_Timer</type>
     <base>0x13000000</base>
  </component>
  <component>
     <name>Integrator Timer 1</name>
     <type>Integrator_Timer</type>
     <base>0x13000100</base>
  </component>
  <component>
     <name>Integrator Timer 2</name>
     <type>Integrator_Timer</type>
     <base>0x13000200</base>
  </component>
  <component>
     <name>Integrator UART 0</name>
     <type>Integrator_UART</type>
     <base>0x16000000</base>
  </component>
  <component>
     <name>Integrator UART 1</name>
     <type>Integrator_UART</type>
     <base>0x17000000</base>
  </component>
</board>

<board>
  <!-- The following data was obtained from reference [2]. -->
  <name>CM966E-S</name>
  <component>
     <name>CM966E-S Generic</name>
     <type>CM9x6E-S_Generic</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>CM966E-S Flags</name>
     <type>CM9x6E-S_Flags</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>CM966E-S Interrupt Controller</name>
     <type>RPS_Interrupt_Controller_CM</type>
     <base>0x10000000</base>
  </component>
</board>

<board>
  <!-- The following data was obtained from references [2,4]. -->
  <name>CM966E-S + Integrator</name>
  <component>
     <name>CM966E-S Generic</name>
     <type>CM9x6E-S_Generic</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>CM966E-S Flags</name>
     <type>CM9x6E-S_Flags</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>CM966E-S Interrupt Controller</name>
     <type>RPS_Interrupt_Controller_CM</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>Integrator GPIO</name>
     <type>Integrator_GPIO</type>
     <base>0x1B000000</base>
  </component>
  <component>
     <name>Integrator Interrupt Controller</name>
     <type>Integrator_Interrupt_Controller</type>
     <base>0x14000000</base>
  </component>
  <component>
     <name>Integrator Keyboard</name>
     <type>Integrator_KMI</type>
     <base>0x18000000</base>
  </component>
  <component>
     <name>Integrator LEDs</name>
     <type>Integrator_LEDs</type>
     <base>0x1A000000</base>
  </component>
  <component>
     <name>Integrator Mouse</name>
     <type>Integrator_KMI</type>
     <base>0x19000000</base>
  </component>
  <component>
     <name>Integrator RTC</name>
     <type>Integrator_RTC</type>
     <base>0x15000000</base>
  </component>
  <component>
     <name>Integrator System Controller</name>
     <type>Integrator_System_Controller</type>
     <base>0x11000000</base>
  </component>
  <component>
     <name>Integrator Timer 0</name>
     <type>Integrator_Timer</type>
     <base>0x13000000</base>
  </component>
  <component>
     <name>Integrator Timer 1</name>
     <type>Integrator_Timer</type>
     <base>0x13000100</base>
  </component>
  <component>
     <name>Integrator Timer 2</name>
     <type>Integrator_Timer</type>
     <base>0x13000200</base>
  </component>
  <component>
     <name>Integrator UART 0</name>
     <type>Integrator_UART</type>
     <base>0x16000000</base>
  </component>
  <component>
     <name>Integrator UART 1</name>
     <type>Integrator_UART</type>
     <base>0x17000000</base>
  </component>
</board>

<board>
  <!-- The following data was obtained from reference [3]. -->
  <name>CM1020T</name>
  <component>
     <name>CM10200 Generic</name>
     <type>CM10200_Generic</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>CM10200 Flags</name>
     <type>CM10200_Flags</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>CM10200 Interrupt Controller</name>
     <type>RPS_Interrupt_Controller_CM</type>
     <base>0x10000000</base>
  </component>
</board>

<board>
  <!-- The following data was obtained from references [3,4]. -->
  <name>CM1020T + Integrator</name>
  <component>
     <name>CM10200 Generic</name>
     <type>CM10200_Generic</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>CM10200 Flags</name>
     <type>CM10200_Flags</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>CM10200 Interrupt Controller</name>
     <type>RPS_Interrupt_Controller_CM</type>
     <base>0x10000000</base>
  </component>
  <component>
     <name>Integrator GPIO</name>
     <type>Integrator_GPIO</type>
     <base>0x1B000000</base>
  </component>
  <component>
     <name>Integrator Interrupt Controller</name>
     <type>Integrator_Interrupt_Controller</type>
     <base>0x14000000</base>
  </component>
  <component>
     <name>Integrator Keyboard</name>
     <type>Integrator_KMI</type>
     <base>0x18000000</base>
  </component>
  <component>
     <name>Integrator LEDs</name>
     <type>Integrator_LEDs</type>
     <base>0x1A000000</base>
  </component>
  <component>
     <name>Integrator Mouse</name>
     <type>Integrator_KMI</type>
     <base>0x19000000</base>
  </component>
  <component>
     <name>Integrator RTC</name>
     <type>Integrator_RTC</type>
     <base>0x15000000</base>
  </component>
  <component>
     <name>Integrator System Controller</name>
     <type>Integrator_System_Controller</type>
     <base>0x11000000</base>
  </component>
  <component>
     <name>Integrator Timer 0</name>
     <type>Integrator_Timer</type>
     <base>0x13000000</base>
  </component>
  <component>
     <name>Integrator Timer 1</name>
     <type>Integrator_Timer</type>
     <base>0x13000100</base>
  </component>
  <component>
     <name>Integrator Timer 2</name>
     <type>Integrator_Timer</type>
     <base>0x13000200</base>
  </component>
  <component>
     <name>Integrator UART 0</name>
     <type>Integrator_UART</type>
     <base>0x16000000</base>
  </component>
  <component>
     <name>Integrator UART 1</name>
     <type>Integrator_UART</type>
     <base>0x17000000</base>
  </component>
</board>

<board>
  <name>PID</name>
  <component>
     <name>PID Interrupt Controller</name>
     <type>RPS_Interrupt_Controller_PID</type>
     <base>0x0A000000</base>
  </component>
  <component>
     <name>PID Timer</name>
     <type>RPS_Timer</type>
     <base>0x0A800000</base>
  </component>
  <component>
     <name>PID Remap and Pause</name>
     <type>RPS_Remap_and_Pause</type>
     <base>0x0B000000</base>
  </component>
  <component>
     <name>PID PCMCIA</name>
     <type>VG-468_PCMCIA</type>
     <base>0x0C0007C0</base>
  </component>
  <component>
     <name>PID Serial Port A</name>
     <type>ST16C552_SERIAL</type>
     <base>0x0D800000</base>
  </component>
  <component>
     <name>PID Serial Port B</name>
     <type>ST16C552_SERIAL</type>
     <base>0x0D800020</base>
  </component>
  <component>
     <name>PID Parallel Port</name>
     <type>ST16C552_PARALLEL</type>
     <base>0x0D800040</base>
  </component>
</board>

<module>
  <type>DCC_CP14</type>
  <register>
     <name>Control</name>
     <bank>Debug Comms Channel</bank>
     <description>Debug Comms Channel Control Register</description>
     <cpreg cp="14" crn="0" crm="0" opcode_2="0"></cpreg>
     <access>RO</access>
     <width>32</width>
     <display>DCC_Control</display>
  </register>
  <register>
     <name>Read</name>
     <bank>Debug Comms Channel</bank>
     <description>Debug Comms Channel Read Register</description>
     <cpreg cp="14" crn="1" crm="0" opcode_2="0"></cpreg>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>Write</name>
     <bank>Debug Comms Channel</bank>
     <description>Debug Comms Channel Write Register</description>
     <cpreg cp="14" crn="1" crm="0" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
</module>

<peripheral>
  <name>RPS_Timer</name>
  <component>
     <name>Timer</name>
     <type>RPS_Timer</type>
     <base>0x0A800000</base>
  </component>
</peripheral>

<peripheral>
  <name>RPS_Interrupt_Controller</name>
  <component>
     <name>Interrupt Controller</name>
     <type>RPS_Interrupt_Controller</type>
     <base>0x0A000000</base>
  </component>
</peripheral>

<peripheral>
  <name>DCC_CP14</name>
  <component>
    <name>DCC</name>
    <type>DCC_CP14</type>
  </component>
</peripheral>

<module>
  <type>FPA</type>
  <register>
     <name>FPCR</name>
     <bank>FPA</bank>
     <cpreg cp="1" opcode_1="2" crn="0" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <dwarf>25</dwarf>
  </register>
  <register>
     <name>FPSR</name>
     <bank>FPA</bank>
     <cpreg cp="1" opcode_1="1" crn="0" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <dwarf>24</dwarf>
  </register>
  <register>
     <name>F0</name>
     <bank>FPA</bank>
     <cpmem cp="2" p="1" u="1" n="0" w="0" crd="8"></cpmem>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>16</dwarf>
  </register>
  <register>
     <name>F1</name>
     <bank>FPA</bank>
     <cpmem cp="2" p="1" u="1" n="0" w="0" crd="9"></cpmem>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>17</dwarf>
  </register>
  <register>
     <name>F2</name>
     <bank>FPA</bank>
     <cpmem cp="2" p="1" u="1" n="0" w="0" crd="10"></cpmem>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>18</dwarf>
  </register>
  <register>
     <name>F3</name>
     <bank>FPA</bank>
     <cpmem cp="2" p="1" u="1" n="0" w="0" crd="11"></cpmem>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>19</dwarf>
  </register>
  <register>
     <name>F4</name>
     <bank>FPA</bank>
     <cpmem cp="2" p="1" u="1" n="0" w="0" crd="12"></cpmem>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>20</dwarf>
  </register>
  <register>
     <name>F5</name>
     <bank>FPA</bank>
     <cpmem cp="2" p="1" u="1" n="0" w="0" crd="13"></cpmem>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>21</dwarf>
  </register>
  <register>
     <name>F6</name>
     <bank>FPA</bank>
     <cpmem cp="2" p="1" u="1" n="0" w="0" crd="14"></cpmem>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>22</dwarf>
  </register>
  <register>
     <name>F7</name>
     <bank>FPA</bank>
     <cpmem cp="2" p="1" u="1" n="0" w="0" crd="15"></cpmem>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>23</dwarf>
  </register>
</module>

<module>
  <type>FPE</type>
  <register>
     <name>FPSR</name>
     <bank>FPE</bank>
     <memory base="$base" width="word" offset="128"></memory>
     <access>RW</access>
     <width>32</width>
     <dwarf>24</dwarf>
  </register>
  <register>
     <name>F0</name>
     <bank>FPE</bank>
     <memory base="$base" width="word" offset="0" count="3"></memory>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>16</dwarf>
  </register>
  <register>
     <name>F1</name>
     <bank>FPE</bank>
     <memory base="$base" width="word" offset="0x10" count="3"></memory>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>17</dwarf>
  </register>
  <register>
     <name>F2</name>
     <bank>FPE</bank>
     <memory base="$base" width="word" offset="0x20" count="3"></memory>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>18</dwarf>
  </register>
  <register>
     <name>F3</name>
     <bank>FPE</bank>
     <memory base="$base" width="word" offset="0x30" count="3"></memory>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>19</dwarf>
  </register>
  <register>
     <name>F4</name>
     <bank>FPE</bank>
     <memory base="$base" width="word" offset="0x40" count="3"></memory>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>20</dwarf>
  </register>
  <register>
     <name>F5</name>
     <bank>FPE</bank>
     <memory base="$base" width="word" offset="0x50" count="3"></memory>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>21</dwarf>
  </register>
  <register>
     <name>F6</name>
     <bank>FPE</bank>
     <memory base="$base" width="word" offset="0x60" count="3"></memory>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>22</dwarf>
  </register>
  <register>
     <name>F7</name>
     <bank>FPE</bank>
     <memory base="$base" width="word" offset="0x70" count="3"></memory>
     <access>RW</access>
     <width>96</width>
     <display>fp_sci_80</display>
     <dwarf>23</dwarf>
  </register>
</module>

<peripheral>
  <name>FPE</name>
  <component>
    <name>FPE</name>
    <type>FPE</type>
  </component>
</peripheral>

<module>
  <type>ARM710T_CP15</type>
  <register>
     <name>ID</name>
     <description>Chip ID</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RO</access>
     <width>32</width>
     <display>ChipID7</display>
  </register>
  <register>
     <name>Control</name>
     <description>Control</description>
     <cpreg cp="15" crn="1" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Control_710</display>
  </register>
  <register>
     <name>TTBR</name>
     <description>Translation table base register</description>
     <cpreg cp="15" crn="2" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15TTBR</display>
  </register>
  <register>
     <name>DACR</name>
     <description>Domain access control register</description>
     <cpreg cp="15" crn="3" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15DACR</display>
  </register>
  <register>
     <name>FSR</name>
     <description>Fault status register</description>
     <cpreg cp="15" crn="5" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15FSR</display>
  </register>
  <register>
     <name>FAR</name>
     <description>Fault address register</description>
     <cpreg cp="15" crn="6" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15FAR</display>
  </register>
  <register>
     <name>Invalidate</name>
         <bank>Cache operations</bank>
     <description>Invalidate cache</description>
     <cpreg cp="15" crn="7" crm="7" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate</name>
         <bank>TLB operations</bank>
     <description>Invalidate TLB</description>
     <cpreg cp="15" crn="8" crm="7" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
    <register>
     <name>Invalidate_Address</name>
         <bank>TLB operations</bank>
     <description>Invalidate TLB single entry (by address)</description>
     <cpreg cp="15" crn="8" crm="7" opcode_2="1"></cpreg>
     <operation>jointcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>ARM720T_CP15</type>
  <register>
     <name>ID</name>
     <description>Chip ID</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="0"></cpreg>
         <operation>jointcache</operation>
     <access>RO</access>
     <width>32</width>
     <display>ChipID7</display>
  </register>
  <register>
     <name>Control</name>
     <description>Control</description>
     <cpreg cp="15" crn="1" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Control_720</display>
  </register>
  <register>
     <name>TTBR</name>
     <description>Translation table base register</description>
     <cpreg cp="15" crn="2" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15TTBR</display>
  </register>
  <register>
     <name>DACR</name>
     <description>Domain access control register</description>
     <cpreg cp="15" crn="3" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15DACR</display>
  </register>
  <register>
     <name>FSR</name>
     <description>Fault status register</description>
     <cpreg cp="15" crn="5" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15FSR</display>
  </register>
  <register>
     <name>FAR</name>
     <description>Fault address register</description>
     <cpreg cp="15" crn="6" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15FAR</display>
  </register>
  <register>
     <name>Invalidate</name>
         <bank>Cache operations</bank>
     <description>Invalidate cache</description>
     <cpreg cp="15" crn="7" crm="7" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate</name>
         <bank>TLB operations</bank>
     <description>Invalidate TLB</description>
     <cpreg cp="15" crn="8" crm="7" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
    <register>
     <name>Invalidate_Address</name>
         <bank>TLB operations</bank>
     <description>Invalidate TLB single entry (by address)</description>
     <cpreg cp="15" crn="8" crm="7" opcode_2="1"></cpreg>
     <operation>jointcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>PID</name>
     <description>Process ID register</description>
     <cpreg cp="15" crn="13" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15PID</display>
  </register>
</module>

<module>
  <type>ARM740T_CP15</type>
  <register>
     <name>ID</name>
     <description>Chip ID</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RO</access>
     <width>32</width>
     <display>ChipID7</display>
  </register>
  <register>
     <name>Control</name>
     <description>Control</description>
     <cpreg cp="15" crn="1" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Control_740</display>
  </register>
  <register>
     <name>Cacheable</name>
     <description>Cacheable</description>
     <cpreg cp="15" crn="2" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>8</width>
     <display>CP15Cacheable</display>
  </register>
  <register>
     <name>Bufferable</name>
     <description>Bufferable</description>
     <cpreg cp="15" crn="3" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>8</width>
     <display>CP15Bufferable</display>
  </register>
  <register>
     <name>Protection</name>
     <description>Protection</description>
     <cpreg cp="15" crn="5" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>16</width>
     <display>CP15Protection</display>
  </register>
  <register>
     <name>Region0</name>
     <bank>Protection Regions</bank>
     <description>Memory area 0 definition</description>
     <cpreg cp="15" crn="6" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region1</name>
     <bank>Protection Regions</bank>
     <description>Memory area 1 definition</description>
     <cpreg cp="15" crn="6" crm="1" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region2</name>
     <bank>Protection Regions</bank>
     <description>Memory area 2 definition</description>
     <cpreg cp="15" crn="6" crm="2" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region3</name>
     <bank>Protection Regions</bank>
     <description>Memory area 3 definition</description>
     <cpreg cp="15" crn="6" crm="3" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region4</name>
     <bank>Protection Regions</bank>
     <description>Memory area 4 definition</description>
     <cpreg cp="15" crn="6" crm="4" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region5</name>
     <bank>Protection Regions</bank>
     <description>Memory area 5 definition</description>
     <cpreg cp="15" crn="6" crm="5" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region6</name>
     <bank>Protection Regions</bank>
     <description>Memory area 6 definition</description>
     <cpreg cp="15" crn="6" crm="6" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region7</name>
     <bank>Protection Regions</bank>
     <description>Memory area 7 definition</description>
     <cpreg cp="15" crn="6" crm="7" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Invalidate</name>
         <bank>Cache operations</bank>
     <description>Invalidate cache</description>
     <cpreg cp="15" crn="7" crm="0" opcode_2="0"></cpreg>
     <operation>jointcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>ARM920T_CP15</type>
  <register>
     <name>ID</name>
     <description>Chip ID</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="0"></cpreg>
         <operation>dcache</operation>
     <access>RO</access>
     <width>32</width>
     <display>ChipID</display>
  </register>
  <register>
     <name>Type</name>
     <description>Cache type</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RO</access>
     <width>32</width>
     <display>CacheType</display>
  </register>
  <register>
     <name>Control</name>
     <description>Control</description>
     <cpreg cp="15" crn="1" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15Control_920</display>
  </register>
  <register>
     <name>TTBR</name>
     <description>Translation table base register</description>
     <cpreg cp="15" crn="2" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15TTBR</display>
  </register>
  <register>
     <name>DACR</name>
     <description>Domain access control register</description>
     <cpreg cp="15" crn="3" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15DACR</display>
  </register>
  <register>
     <name>FSR</name>
     <description>Fault status register</description>
     <cpreg cp="15" crn="5" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15FSR</display>
  </register>
  <register>
     <name>PFSR</name>
     <description>Prefetch fault status register</description>
     <cpreg cp="15" crn="5" crm="0" opcode_2="1"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15FSR</display>
     <revision min="1"></revision>
  </register>
  <register>
     <name>FAR</name>
     <description>Fault address register</description>
     <cpreg cp="15" crn="6" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15FAR</display>
  </register>
  <register>
     <name>DLOCK</name>
     <description>Data cache lockdown</description>
     <cpreg cp="15" crn="9" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>ILOCK</name>
     <description>Instruction cache lockdown</description>
     <cpreg cp="15" crn="9" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>TLBDLOCK</name>
     <description>Data TLB lockdown</description>
     <cpreg cp="15" crn="10" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>TLBILOCK</name>
     <description>Instruction TLB lockdown</description>
     <cpreg cp="15" crn="10" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate</name>
     <bank>Cache operations</bank>
     <description>Invalidate both caches</description>
     <cpreg cp="15" crn="7" crm="7" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I</name>
     <bank>Cache operations</bank>
     <description>Invalidate entire I cache</description>
     <cpreg cp="15" crn="7" crm="5" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I_Address</name>
     <bank>Cache operations</bank>
     <description>Invalidate I cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="5" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Prefetch_I</name>
     <bank>Cache operations</bank>
     <description>Prefetch I cache line</description>
     <cpreg cp="15" crn="7" crm="13" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D</name>
     <bank>Cache operations</bank>
     <description>Invalidate entire D cache</description>
     <cpreg cp="15" crn="7" crm="6" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D_Address</name>
     <bank>Cache operations</bank>
     <description>Invalidate D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="6" opcode_2="1"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Clean_D_Address</name>
     <bank>Cache operations</bank>
     <description>Clean D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="1"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>CleanInvalidate_D_Address</name>
     <bank>Cache operations</bank>
     <description>Clean and invalidate D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="14" opcode_2="1"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Clean_D_Index</name>
     <bank>Cache operations</bank>
     <description>Clean D cache single index</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="2"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>CleanInvalidate_D_Index</name>
     <bank>Cache operations</bank>
     <description>Clean and invalidate D cache single index</description>
     <cpreg cp="15" crn="7" crm="14" opcode_2="2"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Drain</name>
     <bank>Cache operations</bank>
     <description>Drain write buffer</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="4"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Wait</name>
     <bank>Cache operations</bank>
     <description>Wait for interrupt</description>
     <cpreg cp="15" crn="7" crm="0" opcode_2="4"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate</name>
     <description>Invalidate I+D TLB</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="7" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I</name>
     <description>Invalidate I TLB</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="5" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I_Address</name>
     <description>Invalidate I TLB entry (by address)</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="5" opcode_2="1"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D</name>
     <description>Invalidate D TLB</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="6" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D_Address</name>
     <description>Invalidate D TLB entry (by address)</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="6" opcode_2="1"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>PID</name>
     <description>Process ID register</description>
     <cpreg cp="15" crn="13" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15PID</display>
  </register>
</module>

<module>
  <type>ARM925T_CP15</type>
  <register>
     <name>ID</name>
     <description>Chip ID</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RO</access>
     <width>32</width>
     <display>ChipID</display>
  </register>
  <register>
     <name>Type</name>
     <description>Cache type</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RO</access>
     <width>32</width>
     <display>CacheType</display>
  </register>
  <register>
     <name>Control</name>
     <description>Control</description>
     <cpreg cp="15" crn="1" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15Control_925</display>
  </register>
  <register>
     <name>TTBR</name>
     <description>Translation table base register</description>
     <cpreg cp="15" crn="2" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15TTBR</display>
  </register>
  <register>
     <name>DACR</name>
     <description>Domain access control register</description>
     <cpreg cp="15" crn="3" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15DACR</display>
  </register>
  <register>
     <name>FSR</name>
     <description>Fault status register</description>
     <cpreg cp="15" crn="5" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15FSR</display>
  </register>
  <register>
     <name>FAR</name>
     <description>Fault address register</description>
     <cpreg cp="15" crn="6" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15FAR</display>
  </register>
  <register>
     <name>TLBDLOCK</name>
     <description>Data TLB lockdown</description>
     <cpreg cp="15" crn="10" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>TLBILOCK</name>
     <description>Instruction TLB lockdown</description>
     <cpreg cp="15" crn="10" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate</name>
     <bank>Cache operations</bank>
     <description>Invalidate both caches</description>
     <cpreg cp="15" crn="7" crm="7" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I</name>
     <bank>Cache operations</bank>
     <description>Invalidate entire I cache</description>
     <cpreg cp="15" crn="7" crm="5" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I_Address</name>
     <bank>Cache operations</bank>
     <description>Invalidate I cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="5" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Prefetch_I</name>
     <bank>Cache operations</bank>
     <description>Prefetch I cache line</description>
     <cpreg cp="15" crn="7" crm="13" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D</name>
     <bank>Cache operations</bank>
     <description>Invalidate entire D cache</description>
     <cpreg cp="15" crn="7" crm="6" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Clean_D</name>
     <bank>Cache operations</bank>
     <description>Clean entire D cache</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D_Address</name>
     <bank>Cache operations</bank>
     <description>Invalidate D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="6" opcode_2="1"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Clean_D_Address</name>
     <bank>Cache operations</bank>
     <description>Clean D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="1"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>CleanInvalidate_D_Address</name>
     <bank>Cache operations</bank>
     <description>Clean and invalidate D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="14" opcode_2="1"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D_Index</name>
     <bank>Cache operations</bank>
     <description>Invalidate D cache single index</description>
     <cpreg cp="15" crn="7" crm="6" opcode_2="2"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Clean_D_Index</name>
     <bank>Cache operations</bank>
     <description>Clean D cache single index</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="2"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>CleanInvalidate_D_Index</name>
     <bank>Cache operations</bank>
     <description>Clean and invalidate D cache single index</description>
     <cpreg cp="15" crn="7" crm="14" opcode_2="2"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Drain</name>
     <bank>Cache operations</bank>
     <description>Drain write buffer</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="4"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Wait</name>
     <bank>Cache operations</bank>
     <description>Wait for interrupt</description>
     <cpreg cp="15" crn="7" crm="0" opcode_2="4"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate</name>
     <description>Invalidate I+D TLB</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="7" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I</name>
     <description>Invalidate I TLB</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="5" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I_Address</name>
     <description>Invalidate I TLB entry (by address)</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="5" opcode_2="1"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D</name>
     <description>Invalidate D TLB</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="6" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D_Address</name>
     <description>Invalidate D TLB entry (by address)</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="6" opcode_2="1"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>PID</name>
     <description>Process ID register</description>
     <cpreg cp="15" crn="13" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15PID</display>
  </register>
  <register>
     <name>ARM925T_Config</name>
     <description>ARM925T configuration register</description>
     <cpreg cp="15" crn="15" crm="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15_CR15_Config_925</display>
  </register>
  <register>
     <name>I_max</name>
     <description>Max D-Cache index with dirty line</description>
     <cpreg cp="15" crn="15" crm="2" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>I_min</name>
     <description>Min D-Cache index with dirty line</description>
     <cpreg cp="15" crn="15" crm="3" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Thread ID</name>
     <description>Thread ID</description>
     <cpreg cp="15" crn="15" crm="4" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>ARM925T_Status</name>
     <description>ARM925T status register</description>
     <cpreg cp="15" crn="15" crm="8" opcode_2="0"></cpreg>
     <access>RO</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>ARM926EJ-S_CP15</type>
  <register>
    <name>ID</name>
    <description>Chip ID</description>
    <cpreg cp="15" crn="0" crm="0" opcode_2="0"></cpreg>
    <operation>dcache</operation>
    <access>RO</access>
    <width>32</width>
    <display>ChipID</display>
  </register>
  <register>
    <name>Cache Type</name>
    <description>Cache type</description>
    <cpreg cp="15" crn="0" crm="0" opcode_2="1"></cpreg>
    <operation>icache</operation>
    <access>RO</access>
    <width>32</width>
    <display>CacheType</display>
  </register>
  <register>
    <name>TCMSR</name>
    <description>Tightly Coupled Memory Status</description>
    <cpreg cp="15" crn="0" crm="0" opcode_2="2"></cpreg>
    <operation>dram</operation>
    <access>RO</access>
    <width>32</width>
    <display>CP15TCM_926</display>
  </register>
  <register>
    <name>Control</name>
    <description>Control</description>
    <cpreg cp="15" crn="1" crm="0" opcode_2="0"></cpreg>
    <access>RW</access>
    <width>32</width>
    <display>CP15Control_926</display>
  </register>
  <register>
    <name>TTBR</name>
    <description>Translation table base register</description>
    <cpreg cp="15" crn="2" crm="0" opcode_2="0"></cpreg>
    <access>RW</access>
    <width>32</width>
    <display>CP15TTBR</display>
  </register>
  <register>
    <name>DACR</name>
    <description>Domain access control register</description>
    <cpreg cp="15" crn="3" crm="0" opcode_2="0"></cpreg>
    <access>RW</access>
    <width>32</width>
    <display>CP15DACR</display>
  </register>
  <register>
    <name>DFSR</name>
    <description>Data fault state register</description>
    <cpreg cp="15" crn="5" crm="0" opcode_2="0"></cpreg>
    <operation>dcache</operation>
    <access>RW</access>
    <width>32</width>
    <display>CP15FSR</display>
  </register>
  <register>
    <name>IFSR</name>
    <description>Instruction fault state register</description>
    <cpreg cp="15" crn="5" crm="0" opcode_2="1"></cpreg>
    <operation>icache</operation>
    <access>RW</access>
    <width>32</width>
    <display>CP15FSR</display>
  </register>
  <register>
    <name>FAR</name>
    <description>Fault address register</description>
    <cpreg cp="15" crn="6" crm="0" opcode_2="0"></cpreg>
    <access>RW</access>
    <width>32</width>
    <display>CP15FAR</display>
  </register>
  <register>
    <name>Invalidate_I+D</name>
    <bank>Cache Operations</bank>
    <description>Invalidate_ICache+DCache </description>
    <cpreg cp="15" crn="7" crm="7" opcode_2="0"></cpreg>
    <operation>icache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Invalidate_ICache</name>
    <bank>Cache Operations</bank>
    <description>Invalidate ICache</description>
    <cpreg cp="15" crn="7" crm="5" opcode_2="0"></cpreg>
    <operation>icache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Invalidate_I_MVA</name>
    <bank>Cache Operations</bank>
    <description>Invalidate ICache Single Entry (MVA)</description>
    <cpreg cp="15" crn="7" crm="5" opcode_2="1"></cpreg>
    <operation>icache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Invalidate_I_SW</name>
    <bank>Cache Operations</bank>
    <description>Invalidate ICache Single Entry (Set/Way)</description>
    <cpreg cp="15" crn="7" crm="5" opcode_2="2"></cpreg>
    <operation>icache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Prefetch_ICache</name>
    <bank>Cache Operations</bank>
    <description>Prefetch ICache Line</description>
    <cpreg cp="15" crn="7" crm="13" opcode_2="1"></cpreg>
    <operation>icache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Invalidate_DCache</name>
    <bank>Cache Operations</bank>
    <description>Invalidate DCache</description>
    <cpreg cp="15" crn="7" crm="6" opcode_2="0"></cpreg>
    <operation>dcache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Invalidate_D_MVA</name>
    <bank>Cache Operations</bank>
    <description>Invalidate DCache Single Entry (MVA)</description>
    <cpreg cp="15" crn="7" crm="6" opcode_2="1"></cpreg>
    <operation>dcache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Invalidate_D_SW</name>
    <bank>Cache Operations</bank>
    <description>Invalidate DCache Single Entry (Set/Way)</description>
    <cpreg cp="15" crn="7" crm="6" opcode_2="2"></cpreg>
    <operation>dcache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Clean_DCache</name>
    <bank>Cache Operations</bank>
    <description>Clean DCache</description>
    <cpreg cp="15" crn="7" crm="10" opcode_2="3"></cpreg>
    <operation>dcache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Clean_DCache_MVA</name>
    <bank>Cache Operations</bank>
    <description>Clean DCache single entry (MVA)</description>
    <cpreg cp="15" crn="7" crm="10" opcode_2="1"></cpreg>
    <operation>dcache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Clean_DCache_SW</name>
    <bank>Cache Operations</bank>
    <description>Clean DCache single Entry (set/way)</description>
    <cpreg cp="15" crn="7" crm="10" opcode_2="2"></cpreg>
    <operation>dcache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Clean_Invalidate_DCache</name>
    <bank>Cache Operations</bank>
    <description>Clean+Invalidate DCache</description>
    <cpreg cp="15" crn="7" crm="14" opcode_2="3"></cpreg>
    <operation>dram</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Clean_Invalidate_D_MVA</name>
    <bank>Cache Operations</bank>
    <description>Clean+Invalidate DCache (MVA)</description>
    <cpreg cp="15" crn="7" crm="14" opcode_2="1"></cpreg>
    <operation>dram</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Clean_Invalidate_D_SW</name>
    <bank>Cache Operations</bank>
    <description>Clean+Invalidate DCache (set/way)</description>
    <cpreg cp="15" crn="7" crm="14" opcode_2="2"></cpreg>
    <operation>dram</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Drain_Write_Buffer</name>
    <bank>Cache Operations</bank>
    <description>Drain Write Buffer</description>
    <cpreg cp="15" crn="7" crm="10" opcode_2="4"></cpreg>
    <operation>icache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Wait_Interrupt</name>
    <bank>Cache Operations</bank>
    <description>Wait for Interrupt</description>
    <cpreg cp="15" crn="7" crm="0" opcode_2="4"></cpreg>
    <operation>iram</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>DLOCK</name>
    <bank>Cache Lockdown</bank>
    <description>D Cache Lock Down</description>
    <cpreg cp="15" crn="9" crm="0" opcode_2="0"></cpreg>
    <operation>dcache</operation>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>ILOCK</name>
    <bank>Cache Lockdown</bank>
    <description>I Cache Lock Down</description>
    <cpreg cp="15" crn="9" crm="0" opcode_2="1"></cpreg>
    <operation>icache</operation>
    <access>RW</access>
    <width>32</width>
    <display></display>
  </register>
  <register>
    <name>ITCMR</name>
    <bank>TCM Regions</bank>
    <description>Instruction TCM region register</description>
    <cpreg cp="15" crn="9" crm="1" opcode_2="1"></cpreg>
    <operation>iram</operation>
    <access>RW</access>
    <width>32</width>
    <display>CP15TCMR_926</display>
  </register>
  <register>
    <name>DTCMR</name>
    <bank>TCM Regions</bank>
    <description>Data TCM region register</description>
    <cpreg cp="15" crn="9" crm="1" opcode_2="0"></cpreg>
    <operation>dram</operation>
    <access>RW</access>
    <width>32</width>
    <display>CP15TCMR_926</display>
  </register>
  <register>
    <name>Invalidate_I+D</name>
    <bank>TLB Operations</bank>
    <description>Invalidate I+D TLB</description>
    <cpreg cp="15" crn="8" crm="7" opcode_2="0"></cpreg>
    <operation>dram</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Invalidate_I+D_MVA</name>
    <bank>TLB Operations</bank>
    <description>Invalidate I+D TLB single entry (MVA)</description>
    <cpreg cp="15" crn="8" crm="7" opcode_2="1"></cpreg>
    <operation>dram</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Invalidate_I</name>
    <bank>TLB Operations</bank>
    <description>Invalidate I TLB</description>
    <cpreg cp="15" crn="8" crm="5" opcode_2="0"></cpreg>
    <operation>icache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Invalidate_I_MVA</name>
    <bank>TLB Operations</bank>
    <description>Invalidate I TLB single entry (MVA)</description>
    <cpreg cp="15" crn="8" crm="5" opcode_2="1"></cpreg>
    <operation>icache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Invalidate_D</name>
    <bank>TLB Operations</bank>
    <description>Invalidate D TLB</description>
    <cpreg cp="15" crn="8" crm="6" opcode_2="0"></cpreg>
    <operation>dcache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>Invalidate_D_MVA</name>
    <bank>TLB Operations</bank>
    <description>Invalidate D TLB single entry</description>
    <cpreg cp="15" crn="8" crm="6" opcode_2="1"></cpreg>
    <operation>dcache</operation>
    <access>WO</access>
    <width>32</width>
  </register>
  <register>
    <name>TLBLOCK</name>
    <description>TLB lock down</description>
    <cpreg cp="15" crn="10" crm="0" opcode_2="0"></cpreg>
    <operation>dcache</operation>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>ETM_ContextID</name>
    <description>Context ID</description>
    <cpreg cp="15" crn="13" crm="0" opcode_2="1"></cpreg>
    <operation>icache</operation>
    <access>RW</access>
    <width>32</width>
  </register>
  <register>
    <name>FCSE_PID</name>
    <description>FCSE Process ID register</description>
    <cpreg cp="15" crn="13" crm="0" opcode_2="0"></cpreg>
    <operation>dcache</operation>
    <access>RW</access>
    <width>32</width>
    <display>CP15PID</display>
  </register>
  <register>
     <name>TraceControl</name>
     <description>Trace control register</description>
     <cpreg cp="15" opcode_1="1" crn="15" crm="1" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>MemoryRemap</name>
     <description>Memory Region Remap register</description>
     <cpreg cp="15" opcode_1="0" crn="15" crm="2" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>ARM940T_CP15</type>
  <register>
     <name>ID</name>
     <description>Chip ID</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="0"></cpreg>
         <operation>dcache</operation>
     <access>RO</access>
     <width>32</width>
     <display>ChipID</display>
  </register>
  <register>
     <name>Type</name>
     <description>Cache type</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RO</access>
     <width>32</width>
     <display>CacheType</display>
     <revision min="1"></revision>
  </register>
  <register>
     <name>Control</name>
     <description>Control</description>
     <cpreg cp="15" crn="1" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Control_940</display>
  </register>
  <register>
     <name>DCacheable</name>
     <description>Data cacheable</description>
     <cpreg cp="15" crn="2" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>8</width>
     <display>CP15Cacheable</display>
  </register>
  <register>
     <name>ICacheable</name>
     <description>Instruction cacheable</description>
     <cpreg cp="15" crn="2" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>8</width>
     <display>CP15Cacheable</display>
  </register>
  <register>
     <name>Bufferable</name>
     <description>Bufferable</description>
     <cpreg cp="15" crn="3" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>8</width>
     <display>CP15Bufferable</display>
  </register>
  <register>
     <name>DProtection</name>
     <description>Data protection</description>
     <cpreg cp="15" crn="5" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>16</width>
     <display>CP15Protection</display>
  </register>
  <register>
     <name>IProtection</name>
     <description>Instruction protection</description>
     <cpreg cp="15" crn="5" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>16</width>
     <display>CP15Protection</display>
  </register>
  <register>
     <name>DRegion0</name>
     <bank>Data Regions</bank>
     <description>Data memory area 0 definition</description>
     <cpreg cp="15" crn="6" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>DRegion1</name>
     <bank>Data Regions</bank>
     <description>Data memory area 1 definition</description>
     <cpreg cp="15" crn="6" crm="1" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>DRegion2</name>
     <bank>Data Regions</bank>
     <description>Data memory area 2 definition</description>
     <cpreg cp="15" crn="6" crm="2" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>DRegion3</name>
     <bank>Data Regions</bank>
     <description>Data memory area 3 definition</description>
     <cpreg cp="15" crn="6" crm="3" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>DRegion4</name>
     <bank>Data Regions</bank>
     <description>Data memory area 4 definition</description>
     <cpreg cp="15" crn="6" crm="4" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>DRegion5</name>
     <bank>Data Regions</bank>
     <description>Data memory area 5 definition</description>
     <cpreg cp="15" crn="6" crm="5" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>DRegion6</name>
     <bank>Data Regions</bank>
     <description>Data memory area 6 definition</description>
     <cpreg cp="15" crn="6" crm="6" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>DRegion7</name>
     <bank>Data Regions</bank>
     <description>Data memory area 7 definition</description>
     <cpreg cp="15" crn="6" crm="7" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>IRegion0</name>
     <bank>Instruction Regions</bank>
     <description>Instruction memory area 0 definition</description>
     <cpreg cp="15" crn="6" crm="0" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>IRegion1</name>
     <bank>Instruction Regions</bank>
     <description>Instruction memory area 1 definition</description>
     <cpreg cp="15" crn="6" crm="1" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>IRegion2</name>
     <bank>Instruction Regions</bank>
     <description>Instruction memory area 2 definition</description>
     <cpreg cp="15" crn="6" crm="2" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>IRegion3</name>
     <bank>Instruction Regions</bank>
     <description>Instruction memory area 3 definition</description>
     <cpreg cp="15" crn="6" crm="3" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>IRegion4</name>
     <bank>Instruction Regions</bank>
     <description>Instruction memory area 4 definition</description>
     <cpreg cp="15" crn="6" crm="4" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>IRegion5</name>
     <bank>Instruction Regions</bank>
     <description>Instruction memory area 5 definition</description>
     <cpreg cp="15" crn="6" crm="5" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>IRegion6</name>
     <bank>Instruction Regions</bank>
     <description>Instruction memory area 6 definition</description>
     <cpreg cp="15" crn="6" crm="6" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>IRegion7</name>
     <bank>Instruction Regions</bank>
     <description>Instruction memory area 7 definition</description>
     <cpreg cp="15" crn="6" crm="7" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Invalidate_I</name>
     <bank>Cache operations</bank>
     <description>Invalidate entire I cache</description>
     <cpreg cp="15" crn="7" crm="5" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I_Address</name>
     <bank>Cache operations</bank>
     <description>Invalidate I cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="5" opcode_2="2"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D</name>
     <bank>Cache operations</bank>
     <description>Invalidate entire D cache</description>
     <cpreg cp="15" crn="7" crm="6" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D_Address</name>
     <bank>Cache operations</bank>
     <description>Invalidate D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="6" opcode_2="2"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Clean_D_Address</name>
     <bank>Cache operations</bank>
     <description>Clean D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Prefetch_I</name>
     <bank>Cache operations</bank>
     <description>Prefetch I cache line</description>
     <cpreg cp="15" crn="7" crm="13" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>CleanInvalidate_D_Address</name>
     <bank>Cache operations</bank>
     <description>Clean and invalidate D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="14" opcode_2="2"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Wait</name>
     <bank>Cache operations</bank>
     <description>Wait for interrupt</description>
     <cpreg cp="15" crn="7" crm="8" opcode_2="2"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Drain</name>
     <bank>Cache operations</bank>
     <description>Drain write buffer</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="4"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
     <revision min="1"></revision>
  </register>
  <register>
     <name>D_Lockdown</name>
     <bank>Cache lockdown</bank>
     <description>Data lockdown control</description>
     <cpreg cp="15" crn="9" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>I_Lockdown</name>
     <bank>Cache lockdown</bank>
     <description>Instruction lockdown control</description>
     <cpreg cp="15" crn="9" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>ARM946E-S_CP15</type>
  <register>
     <name>ID</name>
     <description>Chip ID</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RO</access>
     <width>32</width>
     <display>ChipID</display>
  </register>
  <register>
     <name>Type</name>
     <description>Cache type</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RO</access>
     <width>32</width>
     <display>CacheType</display>
  </register>
  <register>
     <name>TCMS</name>
     <description>Tightly coupled memory size</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="2"></cpreg>
     <operation>dram</operation>
     <access>RO</access>
     <width>32</width>
     <display>MemorySize</display>
     <revision min="1"></revision>
  </register>
  <register>
     <name>Control</name>
     <description>Control</description>
     <cpreg cp="15" crn="1" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Control_946</display>
  </register>
  <register>
     <name>DCacheable</name>
     <description>Data cacheable</description>
     <cpreg cp="15" crn="2" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>8</width>
     <display>CP15Cacheable</display>
  </register>
  <register>
     <name>ICacheable</name>
     <description>Instruction cacheable</description>
     <cpreg cp="15" crn="2" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>8</width>
     <display>CP15Cacheable</display>
  </register>
  <register>
     <name>Bufferable</name>
     <description>Bufferable</description>
     <cpreg cp="15" crn="3" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>8</width>
     <display>CP15Bufferable</display>
  </register>
  <register>
     <name>DProtection</name>
     <description>Data protection</description>
     <cpreg cp="15" crn="5" crm="0" opcode_2="2"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Protection</display>
  </register>
  <register>
     <name>IProtection</name>
     <description>Instruction protection</description>
     <cpreg cp="15" crn="5" crm="0" opcode_2="3"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Protection</display>
  </register>
  <register>
     <name>Region0</name>
     <bank>Protection Regions</bank>
     <description>Memory area 0 definition</description>
     <cpreg cp="15" crn="6" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region1</name>
     <bank>Protection Regions</bank>
     <description>Memory area 1 definition</description>
     <cpreg cp="15" crn="6" crm="1" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region2</name>
     <bank>Protection Regions</bank>
     <description>Memory area 2 definition</description>
     <cpreg cp="15" crn="6" crm="2" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region3</name>
     <bank>Protection Regions</bank>
     <description>Memory area 3 definition</description>
     <cpreg cp="15" crn="6" crm="3" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region4</name>
     <bank>Protection Regions</bank>
     <description>Memory area 4 definition</description>
     <cpreg cp="15" crn="6" crm="4" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region5</name>
     <bank>Protection Regions</bank>
     <description>Memory area 5 definition</description>
     <cpreg cp="15" crn="6" crm="5" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region6</name>
     <bank>Protection Regions</bank>
     <description>Memory area 6 definition</description>
     <cpreg cp="15" crn="6" crm="6" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Region7</name>
     <bank>Protection Regions</bank>
     <description>Memory area 7 definition</description>
     <cpreg cp="15" crn="6" crm="7" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Region</display>
  </register>
  <register>
     <name>Invalidate_I</name>
     <bank>Cache operations</bank>
     <description>Invalidate entire I cache</description>
     <cpreg cp="15" crn="7" crm="5" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I_Address</name>
     <bank>Cache operations</bank>
     <description>Invalidate I cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="5" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D</name>
     <bank>Cache operations</bank>
     <description>Invalidate entire D cache</description>
     <cpreg cp="15" crn="7" crm="6" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D_Address</name>
     <bank>Cache operations</bank>
     <description>Invalidate D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="6" opcode_2="1"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Clean_D_Address</name>
     <bank>Cache operations</bank>
     <description>Clean D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="1"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Clean_D_Index</name>
     <bank>Cache operations</bank>
     <description>Clean D cache single index</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="2"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Prefetch_I</name>
     <bank>Cache operations</bank>
     <description>Prefetch I cache line</description>
     <cpreg cp="15" crn="7" crm="13" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>CleanInvalidate_D_Address</name>
     <bank>Cache operations</bank>
     <description>Clean and invalidate D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="14" opcode_2="1"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>CleanInvalidate_D_Index</name>
     <bank>Cache operations</bank>
     <description>Clean and invalidate D cache single index</description>
     <cpreg cp="15" crn="7" crm="14" opcode_2="2"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Wait</name>
     <bank>Cache operations</bank>
     <description>Wait for interrupt</description>
     <cpreg cp="15" crn="7" crm="0" opcode_2="4"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Drain</name>
     <bank>Cache operations</bank>
     <description>Drain write buffer</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="4"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>D_Lockdown</name>
     <bank>Cache lockdown</bank>
     <description>Data lockdown control</description>
     <cpreg cp="15" crn="9" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>I_Lockdown</name>
     <bank>Cache lockdown</bank>
     <description>Instruction lockdown control</description>
     <cpreg cp="15" crn="9" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>DTCMR</name>
     <bank>Tightly coupled regions</bank>
     <description>Data tightly coupled memory region</description>
     <cpreg cp="15" crn="9" crm="1" opcode_2="0"></cpreg>
     <operation>dram</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>ITCMR</name>
     <bank>Tightly coupled regions</bank>
     <description>Instruction tightly coupled memory region</description>
     <cpreg cp="15" crn="9" crm="1" opcode_2="1"></cpreg>
     <operation>iram</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>PID</name>
     <description>Process ID register</description>
     <cpreg cp="15" crn="13" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15PID</display>
  </register>
</module>

<module>
  <type>ARM966E-S_CP15</type>
  <register>
     <name>ID</name>
     <description>Chip ID</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RO</access>
     <width>32</width>
     <display>ChipID</display>
  </register>
  <register>
     <name>Control</name>
     <description>Control</description>
     <cpreg cp="15" crn="1" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Control_966</display>
  </register>
  <register>
     <name>Wait</name>
     <bank>Operations</bank>
     <description>Wait for interrupt</description>
     <cpreg cp="15" crn="7" crm="0" opcode_2="4"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Drain</name>
     <bank>Operations</bank>
     <description>Drain write buffer</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="4"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>ARM10E_CP15</type>
  <register>
     <name>ID</name>
     <description>Chip ID</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="0"></cpreg>
         <operation>dcache</operation>
     <access>RO</access>
     <width>32</width>
     <display>ChipID</display>
  </register>
  <register>
     <name>Type</name>
     <description>Cache type</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RO</access>
     <width>32</width>
     <display>CacheType</display>
  </register>
  <register>
     <name>Control</name>
     <description>Control</description>
     <cpreg cp="15" crn="1" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15Control_10</display>
  </register>
  <register>
     <name>TTBR</name>
     <description>Translation table base register</description>
     <cpreg cp="15" crn="2" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15TTBR</display>
  </register>
  <register>
     <name>DACR</name>
     <description>Domain access control register</description>
     <cpreg cp="15" crn="3" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15DACR</display>
  </register>
  <register>
     <name>FSR</name>
     <description>Fault status register</description>
     <cpreg cp="15" crn="5" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15FSR</display>
  </register>
  <register>
     <name>DFAR</name>
     <description>Fault address register</description>
     <cpreg cp="15" crn="6" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15FAR</display>
  </register>
  <register>
     <name>IFAR</name>
     <description>Fault address register</description>
     <cpreg cp="15" crn="6" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15FAR</display>
  </register>
  <register>
     <name>DLOCK</name>
     <description>Data cache lockdown</description>
     <cpreg cp="15" crn="9" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>ILOCK</name>
     <description>Instruction cache lockdown</description>
     <cpreg cp="15" crn="9" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>TLBDLOCK</name>
     <description>Data TLB lockdown</description>
     <cpreg cp="15" crn="10" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>TLBILOCK</name>
     <description>Instruction TLB lockdown</description>
     <cpreg cp="15" crn="10" crm="0" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>PID</name>
     <description>Process ID register</description>
     <cpreg cp="15" crn="13" crm="0" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>RW</access>
     <width>32</width>
     <display>CP15PID</display>
  </register>
  <register>
     <name>Invalidate</name>
     <bank>Cache operations</bank>
     <description>Invalidate both caches</description>
     <cpreg cp="15" crn="7" crm="7" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I</name>
     <bank>Cache operations</bank>
     <description>Invalidate entire I cache</description>
     <cpreg cp="15" crn="7" crm="5" opcode_2="0"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I_Address</name>
     <bank>Cache operations</bank>
     <description>Invalidate I cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="5" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Prefetch_I</name>
     <bank>Cache operations</bank>
     <description>Prefetch I cache line</description>
     <cpreg cp="15" crn="7" crm="13" opcode_2="1"></cpreg>
     <operation>icache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D</name>
     <bank>Cache operations</bank>
     <description>Invalidate entire D cache</description>
     <cpreg cp="15" crn="7" crm="6" opcode_2="0"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D_Address</name>
     <bank>Cache operations</bank>
     <description>Invalidate D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="6" opcode_2="1"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Clean_D_Address</name>
     <bank>Cache operations</bank>
     <description>Clean D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="1"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>CleanInvalidate_D_Address</name>
     <bank>Cache operations</bank>
     <description>Clean and invalidate D cache single entry (by address)</description>
     <cpreg cp="15" crn="7" crm="14" opcode_2="1"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Clean_D_Index</name>
     <bank>Cache operations</bank>
     <description>Clean D cache single index</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="2"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>CleanInvalidate_D_Index</name>
     <bank>Cache operations</bank>
     <description>Clean and invalidate D cache single index</description>
     <cpreg cp="15" crn="7" crm="14" opcode_2="2"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Drain</name>
     <bank>Cache operations</bank>
     <description>Drain write buffer</description>
     <cpreg cp="15" crn="7" crm="10" opcode_2="4"></cpreg>
     <operation>dcache</operation>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Wait</name>
     <bank>Cache operations</bank>
     <description>Wait for interrupt</description>
     <cpreg cp="15" crn="7" crm="0" opcode_2="4"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
</module>

<peripheral>
  <name>VFPv1</name>
  <component>
    <name>VFPv1</name>
    <type>VFPv1</type>
  </component>
</peripheral>


<module>
  <type>VFPv1</type>
  <register>
     <name>S0</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="0" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>32</dwarf>
  </register>
  <register>
     <name>S1</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="0" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>33</dwarf>
  </register>
  <register>
     <name>S2</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="1" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>34</dwarf>
  </register>
  <register>
     <name>S3</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="1" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>35</dwarf>
  </register>
  <register>
     <name>S4</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="2" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>36</dwarf>
  </register>
  <register>
     <name>S5</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="2" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>37</dwarf>
  </register>
  <register>
     <name>S6</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="3" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>38</dwarf>
  </register>
  <register>
     <name>S7</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="3" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>39</dwarf>
  </register>
  <register>
     <name>S8</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="4" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>40</dwarf>
  </register>
  <register>
     <name>S9</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="4" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>41</dwarf>
  </register>
  <register>
     <name>S10</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="5" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>42</dwarf>
  </register>
  <register>
     <name>S11</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="5" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>43</dwarf>
  </register>
  <register>
     <name>S12</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="6" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>44</dwarf>
  </register>
  <register>
     <name>S13</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="6" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>45</dwarf>
  </register>
  <register>
     <name>S14</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="7" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>46</dwarf>
  </register>
  <register>
     <name>S15</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="7" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>47</dwarf>
  </register>
  <register>
     <name>S16</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="8" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>48</dwarf>
  </register>
  <register>
     <name>S17</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="8" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>49</dwarf>
  </register>
  <register>
     <name>S18</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="9" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>50</dwarf>
  </register>
  <register>
     <name>S19</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="9" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>51</dwarf>
  </register>
  <register>
     <name>S20</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="10" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>52</dwarf>
  </register>
  <register>
     <name>S21</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="10" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>53</dwarf>
  </register>
  <register>
     <name>S22</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="11" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>54</dwarf>
  </register>
  <register>
     <name>S23</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="11" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>55</dwarf>
  </register>
  <register>
     <name>S24</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="12" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>56</dwarf>
  </register>
  <register>
     <name>S25</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="12" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>57</dwarf>
  </register>
  <register>
     <name>S26</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="13" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>58</dwarf>
  </register>
  <register>
     <name>S27</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="13" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>59</dwarf>
  </register>
  <register>
     <name>S28</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="14" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>60</dwarf>
  </register>
  <register>
     <name>S29</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="14" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>61</dwarf>
  </register>
  <register>
     <name>S30</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="15" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>62</dwarf>
  </register>
  <register>
     <name>S31</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="15" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>63</dwarf>
  </register>

  <register>
     <name>D0</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="0" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="0" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>64</dwarf>
  </register>
  <register>
     <name>D1</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="1" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="1" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>65</dwarf>
  </register>
  <register>
     <name>D2</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="2" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="2" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>66</dwarf>
  </register>
  <register>
     <name>D3</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="3" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="3" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>67</dwarf>
  </register>
  <register>
     <name>D4</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="4" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="4" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>68</dwarf>
  </register>
  <register>
     <name>D5</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="5" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="5" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>69</dwarf>
  </register>
  <register>
     <name>D6</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="6" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="6" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>70</dwarf>
  </register>
  <register>
     <name>D7</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="7" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="7" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>71</dwarf>
  </register>
  <register>
     <name>D8</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="8" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="8" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>72</dwarf>
  </register>
  <register>
     <name>D9</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="9" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="9" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>73</dwarf>
  </register>
  <register>
     <name>D10</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="10" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="10" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>74</dwarf>
  </register>
  <register>
     <name>D11</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="11" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="11" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>75</dwarf>
  </register>
  <register>
     <name>D12</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="12" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="12" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>76</dwarf>
  </register>
  <register>
     <name>D13</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="13" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="13" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>77</dwarf>
  </register>
  <register>
     <name>D14</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="14" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="14" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>78</dwarf>
  </register>
  <register>
     <name>D15</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="15" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="15" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>79</dwarf>
  </register>
  <register>
     <name>FPSID</name>
     <description>Floating-point system ID register</description>
     <bank>VFP Status</bank>
     <cpreg cp="10" crn="0" crm="0" opcode_1="7" opcode_2="0"></cpreg>
     <access>RO</access>
     <width>32</width>
     <display>FPSID</display>
     <dwarf>80</dwarf>
  </register>
  <register>
     <name>FPSCR</name>
     <description>Floating-point status and control register</description>
     <bank>VFP Status</bank>
     <cpreg cp="10" crn="1" crm="0" opcode_1="7" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>FPSCR</display>
     <dwarf>81</dwarf>
  </register>
  <register>
     <name>FPEXC</name>
     <description>Floating-point exception register</description>
     <bank>VFP Status</bank>
     <cpreg cp="10" crn="8" crm="0" opcode_1="7" opcode_2="0"></cpreg>
     <access mode="priv">RW</access>
     <width>32</width>
     <display>FPEXC</display>
     <dwarf>82</dwarf>
  </register>
  <register>
     <name>FPINST</name>
     <description>Floating-point instruction word register</description>
     <bank>VFP Status</bank>
     <cpreg cp="10" crn="9" crm="0" opcode_1="7" opcode_2="0"></cpreg>
     <access mode="priv">RW</access>
     <width>32</width>
     <dwarf>83</dwarf>
  </register>
</module>

<peripheral>
  <name>VFPv2</name>
  <component>
    <name>VFPv2</name>
    <type>VFPv2</type>
  </component>
</peripheral>

<!-- !Todo: VFPv2 is not finished - it is currently a copy of VFPv1. -->
<module>
  <type>VFPv2</type>
  <register>
     <name>S0</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="0" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>32</dwarf>
  </register>
  <register>
     <name>S1</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="0" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>33</dwarf>
  </register>
  <register>
     <name>S2</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="1" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>34</dwarf>
  </register>
  <register>
     <name>S3</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="1" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>35</dwarf>
  </register>
  <register>
     <name>S4</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="2" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>36</dwarf>
  </register>
  <register>
     <name>S5</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="2" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>37</dwarf>
  </register>
  <register>
     <name>S6</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="3" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>38</dwarf>
  </register>
  <register>
     <name>S7</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="3" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>39</dwarf>
  </register>
  <register>
     <name>S8</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="4" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>40</dwarf>
  </register>
  <register>
     <name>S9</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="4" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>41</dwarf>
  </register>
  <register>
     <name>S10</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="5" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>42</dwarf>
  </register>
  <register>
     <name>S11</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="5" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>43</dwarf>
  </register>
  <register>
     <name>S12</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="6" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>44</dwarf>
  </register>
  <register>
     <name>S13</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="6" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>45</dwarf>
  </register>
  <register>
     <name>S14</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="7" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>46</dwarf>
  </register>
  <register>
     <name>S15</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="7" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>47</dwarf>
  </register>
  <register>
     <name>S16</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="8" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>48</dwarf>
  </register>
  <register>
     <name>S17</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="8" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>49</dwarf>
  </register>
  <register>
     <name>S18</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="9" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>50</dwarf>
  </register>
  <register>
     <name>S19</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="9" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>51</dwarf>
  </register>
  <register>
     <name>S20</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="10" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>52</dwarf>
  </register>
  <register>
     <name>S21</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="10" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>53</dwarf>
  </register>
  <register>
     <name>S22</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="11" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>54</dwarf>
  </register>
  <register>
     <name>S23</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="11" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>55</dwarf>
  </register>
  <register>
     <name>S24</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="12" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>56</dwarf>
  </register>
  <register>
     <name>S25</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="12" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>57</dwarf>
  </register>
  <register>
     <name>S26</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="13" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>58</dwarf>
  </register>
  <register>
     <name>S27</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="13" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>59</dwarf>
  </register>
  <register>
     <name>S28</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="14" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>60</dwarf>
  </register>
  <register>
     <name>S29</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="14" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>61</dwarf>
  </register>
  <register>
     <name>S30</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="15" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>62</dwarf>
  </register>
  <register>
     <name>S31</name>
     <bank>VFP Single</bank>
     <cpreg cp="10" crn="15" crm="0" opcode_2="4"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>fp_32</display>
     <dwarf>63</dwarf>
  </register>

  <register>
     <name>D0</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="0" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="0" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>64</dwarf>
  </register>
  <register>
     <name>D1</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="1" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="1" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>65</dwarf>
  </register>
  <register>
     <name>D2</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="2" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="2" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>66</dwarf>
  </register>
  <register>
     <name>D3</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="3" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="3" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>67</dwarf>
  </register>
  <register>
     <name>D4</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="4" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="4" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>68</dwarf>
  </register>
  <register>
     <name>D5</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="5" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="5" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>69</dwarf>
  </register>
  <register>
     <name>D6</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="6" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="6" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>70</dwarf>
  </register>
  <register>
     <name>D7</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="7" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="7" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>71</dwarf>
  </register>
  <register>
     <name>D8</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="8" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="8" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>72</dwarf>
  </register>
  <register>
     <name>D9</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="9" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="9" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>73</dwarf>
  </register>
  <register>
     <name>D10</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="10" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="10" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>74</dwarf>
  </register>
  <register>
     <name>D11</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="11" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="11" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>75</dwarf>
  </register>
  <register>
     <name>D12</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="12" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="12" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>76</dwarf>
  </register>
  <register>
     <name>D13</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="13" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="13" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>77</dwarf>
  </register>
  <register>
     <name>D14</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="14" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="14" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>78</dwarf>
  </register>
  <register>
     <name>D15</name>
     <bank>VFP Double</bank>
     <cpreg cp="11" crn="15" crm="0" opcode_1="0" opcode_2="0"></cpreg>
     <cpreg cp="11" crn="15" crm="0" opcode_1="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>64</width>
     <display>fp_64</display>
     <dwarf>79</dwarf>
  </register>
  <register>
     <name>FPSID</name>
     <description>Floating-point system ID register</description>
     <bank>VFP Status</bank>
     <cpreg cp="10" crn="0" crm="0" opcode_1="7" opcode_2="0"></cpreg>
     <access>RO</access>
     <width>32</width>
     <display>FPSID</display>
     <dwarf>80</dwarf>
  </register>
  <register>
     <name>FPSCR</name>
     <description>Floating-point status and control register</description>
     <bank>VFP Status</bank>
     <cpreg cp="10" crn="1" crm="0" opcode_1="7" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>FPSCR</display>
     <dwarf>81</dwarf>
  </register>
  <register>
     <name>FPEXC</name>
     <description>Floating-point exception register</description>
     <bank>VFP Status</bank>
     <cpreg cp="10" crn="8" crm="0" opcode_1="7" opcode_2="0"></cpreg>
     <access mode="priv">RW</access>
     <width>32</width>
     <display>FPEXC</display>
     <dwarf>82</dwarf>
  </register>
  <register>
     <name>FPINST</name>
     <description>Floating-point instruction word register</description>
     <bank>VFP Status</bank>
     <cpreg cp="10" crn="9" crm="0" opcode_1="7" opcode_2="0"></cpreg>
     <access mode="priv">RW</access>
     <width>32</width>
     <dwarf>83</dwarf>
  </register>
</module>


<module>
  <type>XScale_DSP</type>   
  <register>
     <name>ACC0</name>
     <description>Accumulator 0</description>
     <cpreg2 cp="0"  crn="Rhi" crm="0" opcode_2="0" car="0"></cpreg2>
     <access mode="privileged">RW</access>
     <width>40</width>
     <display>hex_40</display>
  </register>
</module>

<module>
  <type>XScale_InterruptCtrl</type>
  <register>
     <name>INTCTL</name>
     <description>Interrupt control register</description>
     <cpreg cp="13" crn="0" crm="0" opcode_2="0" car="13"></cpreg>
     <access mode="privileged">RW</access>
     <width>32</width>
     <display>XScale_INTCTL</display>
  </register>
  <register>
     <name>INTSRC</name>
     <description>Interrupt source register</description>
     <cpreg cp="13" crn="4" crm="0" opcode_2="0" car="13"></cpreg>
     <access mode="privileged">RO</access>
     <width>32</width>
  </register>
  <register>
     <name>INTSTR</name>
     <description>Interrupt steer register</description>
     <cpreg cp="13" crn="8" crm="0" opcode_2="0" car="13"></cpreg>
     <access mode="privileged">RW</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>XScale_Performance</type>
  <register>
     <name>Control</name>
     <description>Performance monitor control register</description>
     <cpreg cp="14" crn="0" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>XScale_PerformanceControl</display>
  </register>
  <register>
     <name>Clock Control</name>
     <description>Clock control</description>
     <cpreg cp="14" crn="0" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>XScale_PerformanceClock</display>
  </register>
  <register>
     <name>Clock</name>
     <description>Clock count register</description>
     <cpreg cp="14" crn="1" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>unsigned_left_32</display>
  </register>
  <register>
     <name>Event0 Control</name>
     <description>Performance count control 0</description>
     <cpreg cp="14" crn="0" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>XScale_PerformanceType0</display>
  </register>
  <register>
     <name>Event0</name>
     <description>Performance count register 0</description>
     <cpreg cp="14" crn="2" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>unsigned_left_32</display>
  </register>
  <register>
     <name>Event1 Control</name>
     <description>Performance count control 0</description>
     <cpreg cp="14" crn="0" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>XScale_PerformanceType1</display>
  </register>
  <register>
     <name>Event1</name>
     <description>Performance count register 1</description>
     <cpreg cp="14" crn="3" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>unsigned_left_32</display>
  </register>
</module>

<module>
  <type>XScale_ClockAndPower</type>
  <register>
     <name>CCLKCFG</name>
     <description>Core clock configuration register</description>
     <cpreg cp="14" crn="6" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>PWRMODE</name>
     <description>Power mode register</description>
     <cpreg cp="14" crn="7" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>XScale_SoftwareDebug</type>
  <register>
     <name>IBCR0</name>
     <description>Instruction breakpoint and control register 0</description>
     <cpreg cp="15" crn="14" crm="8" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>IBCR1</name>
     <description>Instruction breakpoint and control register 1</description>
     <cpreg cp="15" crn="14" crm="9" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>DBR0</name>
     <description>Data breakpoint register 0</description>
     <cpreg cp="15" crn="14" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>DBR1</name>
     <description>Data breakpoint register 1</description>
     <cpreg cp="15" crn="14" crm="3" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>DBCON</name>
     <description>Data breakpoint controls register</description>
     <cpreg cp="15" crn="14" crm="4" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>TX</name>
     <description>Transmit register</description>
     <cpreg cp="14" crn="8" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>RX</name>
     <description>Receive register</description>
     <cpreg cp="14" crn="9" crm="0" opcode_2="0"></cpreg>
     <access>RO</access>
     <width>32</width>
  </register>
  <register>
     <name>DCSR</name>
     <description>Debug control and status register</description>
     <cpreg cp="14" crn="10" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>CHKPT0</name>
     <description>Checkpoint register 0</description>
     <cpreg cp="14" crn="12" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>CHKPT1</name>
     <description>Checkpoint register 1</description>
     <cpreg cp="14" crn="13" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>TXRXCTRL</name>
     <description>TX RX control register</description>
     <cpreg cp="14" crn="14" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
  </register>
</module>

<module>
  <type>XScale_SystemControl</type>
  <register>
     <name>ID</name>
     <description>Chip ID</description> 
    <cpreg cp="15" crn="0" crm="0" opcode_2="0"></cpreg>
     <access>RO</access>
     <width>32</width>
     <display>ChipID</display>
  </register>
  <register>
     <name>Cache type</name>
     <description>Cache type</description>
     <cpreg cp="15" crn="0" crm="0" opcode_2="1"></cpreg>
     <access>RO</access>
     <width>32</width>
     <display>CacheType</display>
  </register>
  <register>
     <name>Control</name>
     <description>Control</description>
     <cpreg cp="15" crn="1" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15Control_XScale</display>
  </register>
  <register>
     <name>Aux Control</name>
     <description>Auxiliary control</description>
     <cpreg cp="15" crn="1" crm="0" opcode_2="1"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15AuxiliaryControl_XScale</display>
  </register>
  <register>
     <name>TTBR</name>
     <description>Translation table base register</description>
     <cpreg cp="15" crn="2" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15TTBR</display>
  </register>
  <register>
     <name>DAC</name>
     <description>Domain access control register</description>
     <cpreg cp="15" crn="3" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15DACR</display>
  </register>
  <register>
     <name>FSR</name>
     <description>Fault status register</description>
     <cpreg cp="15" crn="5" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15FSR</display>
  </register>
  <register>
     <name>FAR</name>
     <description>Fault address register</description>
     <cpreg cp="15" crn="6" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15FAR</display>
  </register>
  <register>
     <name>PID</name>
     <description>Process ID register</description>
     <cpreg cp="15" crn="13" crm="0" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>CP15PID</display>
  </register>
  <register>
     <name>CP_Access</name>
     <description>Coprocessor access register</description>
     <cpreg cp="15" crn="15" crm="1" opcode_2="0"></cpreg>
     <access>RW</access>
     <width>32</width>
     <display>XScale_CPAccess</display>
  </register>
  <register>
     <name>Invalidate</name>
     <description>Invalidate I+D cache and BTB</description>
     <bank>Cache operations</bank>
     <cpreg cp="15" crn="7" crm="7" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I</name>
     <description>Invalidate I cache and BTB</description>
     <bank>Cache operations</bank>
     <cpreg cp="15" crn="7" crm="5" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I_Address</name>
     <description>Invalidate I cache line (by address)</description>
     <bank>Cache operations</bank>
     <cpreg cp="15" crn="7" crm="5" opcode_2="1"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D</name>
     <description>Invalidate D cache</description>
     <bank>Cache operations</bank>
     <cpreg cp="15" crn="7" crm="6" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D_Address</name>
     <description>Invalidate D cache line</description>
     <bank>Cache operations</bank>
     <cpreg cp="15" crn="7" crm="6" opcode_2="1"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Clean_D</name>
     <description>Clean D cache line</description>
     <bank>Cache operations</bank>
     <cpreg cp="15" crn="7" crm="10" opcode_2="1"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Drain</name>
     <description>Drain write (and fill) buffer</description>
     <bank>Cache operations</bank>
     <cpreg cp="15" crn="7" crm="10" opcode_2="4"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_BTB</name>
     <description>Invalidate branch target buffer</description>
     <bank>Cache operations</bank>
     <cpreg cp="15" crn="7" crm="5" opcode_2="6"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Allocate_D_Address</name>
     <description>Allocate line in the D cache</description>
     <bank>Cache operations</bank>
     <cpreg cp="15" crn="7" crm="2" opcode_2="5"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate</name>
     <description>Invalidate I+D TLB</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="7" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I</name>
     <description>Invalidate I TLB</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="5" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_I_Address</name>
     <description>Invalidate I TLB entry (by address)</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="5" opcode_2="1"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D</name>
     <description>Invalidate D TLB</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="6" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Invalidate_D_Address</name>
     <description>Invalidate D TLB entry (by address)</description>
     <bank>TLB operations</bank>
     <cpreg cp="15" crn="8" crm="6" opcode_2="1"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>FetchLock_I</name>
     <description>Fetch and lock I cache line</description>
     <bank>Cache lockdown</bank>
     <cpreg cp="15" crn="9" crm="1" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Unlock_I</name>
     <description>Unlock I cache</description>
     <bank>Cache lockdown</bank>
     <cpreg cp="15" crn="9" crm="1" opcode_2="1"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Lock_D</name>
     <description>D cache lock register</description>
     <bank>Cache lockdown</bank>
     <cpreg cp="15" crn="9" crm="2" opcode_2="0"></cpreg>
     <access>WR</access>
     <width>32</width>
  </register>
  <register>
     <name>Unlock_D</name>
     <description>Unlock data cache</description>
     <bank>Cache lockdown</bank>
     <cpreg cp="15" crn="9" crm="2" opcode_2="1"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>TranslateLock_I_Address</name>
     <description>Translate and lock I TLB entry (by address)</description>
     <bank>TLB lockdown</bank>
     <cpreg cp="15" crn="10" crm="4" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Unlock_I</name>
     <description>Unlock I TLB</description>
     <bank>TLB lockdown</bank>
     <cpreg cp="15" crn="10" crm="4" opcode_2="1"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>TranslateLock_D_Address</name>
     <description>Translate and lock D TLB entry (by address)</description>
     <bank>TLB lockdown</bank>
     <cpreg cp="15" crn="10" crm="8" opcode_2="0"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
  <register>
     <name>Unlock_D</name>
     <description>Unlock D TLB</description>
     <bank>TLB lockdown</bank>
     <cpreg cp="15" crn="10" crm="8" opcode_2="1"></cpreg>
     <access>WO</access>
     <width>32</width>
  </register>
</module>

<processor>
  <name>ARM6</name>
</processor>

<processor>
  <name>ARM60</name>
</processor>

<processor>
  <name>ARM600</name>
</processor>

<processor>
  <name>ARM610</name>
</processor>

<processor>
  <name>ARM7</name>
</processor>

<processor>
  <name>ARM710A</name>
</processor>

<processor>
  <name>ARM710AM</name>
</processor>

<processor>
  <name>ARM7100</name>
</processor>

<processor>
  <name>ARM7500</name>
</processor>

<processor>
  <name>ARM7500FE</name>
</processor>

<processor>
  <name>ARM7D</name>
</processor>

<processor>
  <name>ARM7DI</name>
</processor>

<processor>
  <name>ARM7DM</name>
</processor>

<processor>
  <name>ARM7DMI</name>
</processor>

<processor>
  <name>ARM7TM</name>
</processor>

<processor>
  <name>ARM7TDM</name>
</processor>

<processor>
  <name>ARM7TDMI</name>
</processor>

<!-- 
COMMENT BEGINS

To redefine the ARM7TDMI to contain an FPA, replace the above
definition with

<processor>
  <name>ARM7TDMI</name>
  <component>
    <name>FPA</name>
    <type>FPA</type>
  </component>
</processor>

COMMENT ENDS
-->

<processor>
  <name>ARM710T</name>
  <component>
    <name>CP15</name>
    <type>ARM710T_CP15</type>
  </component>
</processor>

<processor>
  <name>ARM720T</name>
  <component>
    <name>CP15</name>
    <type>ARM720T_CP15</type>
  </component>
</processor>

<processor>
  <name>ARM740T</name>
  <component>
    <name>CP15</name>
    <type>ARM740T_CP15</type>
  </component>
</processor>

<processor>
  <name>ARM7TM-S</name>
</processor>

<processor>
  <name>ARM7TDMI-S</name>
</processor>

<processor>
  <name>ARM7T-S</name>
</processor>

<processor>
  <name>ARM7TDI-S</name>
</processor>

<processor>
  <name>ARM810</name>
</processor>

<processor>
  <name>SA-110</name>
</processor>

<processor>
  <name>SA-1100</name>
</processor>

<processor>
  <name>ARM9TDMI</name>
</processor>

<processor>
  <name>ARM920T</name>
  <revisions default="1">0, 1</revisions>
  <component>
    <name>CP15</name>
    <type>ARM920T_CP15</type>
  </component>
</processor>

<processor>
  <name>ARM925T</name>
  <revisions default="1">0, 1</revisions>
  <component>
    <name>CP15</name>
    <type>ARM925T_CP15</type>
  </component>
</processor>

<processor>
  <name>ARM926EJ-S</name>
  <revisions default="0">0</revisions>
  <component>
    <name>CP15</name>
    <type>ARM926EJ-S_CP15</type>
  </component>
</processor>

<processor>
  <name>ARM940T</name>
  <revisions default="1">0, 1</revisions>
  <component>
    <name>CP15</name>
    <type>ARM940T_CP15</type>
  </component>
</processor>

<processor>
   <name>ARM9E-S</name>
   <revisions default="1">0, 1, 2</revisions>
</processor>

<processor>
   <name>ARM9EJ-S</name>
   <revisions default="0">0</revisions>
</processor>

<processor>
  <name>ARM946E-S</name>
  <revisions default="1">0, 1</revisions>
  <component>
    <name>CP15</name>
    <type>ARM946E-S_CP15</type>
  </component>
</processor>

<processor>
  <name>ARM966E-S</name>
  <component>
    <name>CP15</name>
    <type>ARM966E-S_CP15</type>
  </component>
</processor>

<processor>
  <name>ARM10200E</name>
  <component>
    <name>CP15</name>
    <type>ARM10E_CP15</type>
  </component>
  <component>
    <name>VFP</name>
    <type>VFPv1</type>
  </component>
</processor>

<processor>
  <name>ARM1020E</name>
  <component>
    <name>CP15</name>
    <type>ARM10E_CP15</type>
  </component>
</processor>

<processor>
  <name>ARM10E</name>
  <component>
    <name>CP15</name>
    <type>ARM10E_CP15</type>
  </component>
</processor>

<processor>
  <name>ARM10200</name>
  <component>
    <name>CP15</name>
    <type>ARM10E_CP15</type>
  </component>
  <component>
    <name>VFP</name>
    <type>VFPv1</type>
  </component>
</processor>

<processor>
  <name>ARM1020T</name>
  <component>
    <name>CP15</name>
    <type>ARM10E_CP15</type>
  </component>
</processor>

<processor>
  <name>ARM10TDMI</name>
  <component>
    <name>CP15</name>
    <type>ARM10E_CP15</type>
  </component>
</processor>

<processor>
  <name>XScale</name>
  <component>
    <name>Accumulators</name>
    <type>XScale_DSP</type>
  </component>
  <component>
    <name>Interrupt Controller</name>
    <type>XScale_InterruptCtrl</type>
  </component>
  <component>
    <name>Performance Monitors</name>
    <type>XScale_Performance</type>
  </component>
  <component>
    <name>Software Debug</name>
    <type>XScale_SoftwareDebug</type>
  </component>
  <component>
    <name>Clock and Power</name>
    <type>XScale_ClockAndPower</type>
  </component>
  <component>
    <name>System Control</name>
    <type>XScale_SystemControl</type>
  </component>
</processor>

<displaytype>
  <name>EICE</name>
  <requires></requires>
  <definition>
TYPEDEF CP15PID (NAME="CP15 Process ID", CLASS="System") COMPOSITE(WIDTH=32)
{
  FIELD[31:25] (NAME="PID", TYPE=NUMERIC(WIDTH=7, DEFAULT="HEX", PRINTF="0x%02x"))
}
  </definition>
</displaytype>

<displaytype>
  <name>EICE_WatchControl</name>
  <requires></requires>
  <definition>

TYPEDEF tOPCMASRW ENUM(WIDTH=4, DEFAULT="Reserved")
{
  "Read I Byte"   = 0,
  "Write I Byte" = 1,
  "Read I Halfword" = 2,
  "Write I Halfword" = 3,
  "Read I Word" = 4,
  "Write I Word" = 5,
  "Read D Byte"   = 8,
  "Write D Byte" = 9,
  "Read D Halfword" = 10,
  "Write D Halfword" = 11,
  "Read D Word" = 12,
  "Write D Word" = 13
}

TYPEDEF EICE_WatchControl (NAME="Watchpoint Control", CLASS="EmbeddedICE") COMPOSITE(WIDTH=32)
{
  FIELD[8] (NAME="Enable", TYPE=FLAG(SET="E", UNSET="e")),
  FIELD[7] (NAME="Range", TYPE=FLAG(SET="R", UNSET="r")),
  FIELD[6] (NAME="Chain", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[5] (NAME="Extern", TYPE=FLAG(SET="X", UNSET="x")),
  FIELD[4] (NAME="nTrans", TYPE=FLAG(SET="T", UNSET="t")),
  SEPARATOR(TEXTNAME=" "),
  FIELD[3:0] (NAME="Type", TYPE=tOPCMASRW)
}
  </definition>
</displaytype>


<displaytype>
  <name>EICE_WatchControlMask</name>
  <requires></requires>
  <definition>

TYPEDEF tOPCMASRWMask ENUM(WIDTH=4, DEFAULT="Reserved")
{
  ""   = 0,
  "nRW" = 1,
  "MAS" = 6,
  "MAS nRW" = 7,
  "nOPC" = 8,
  "nOPC nRW" = 9,
  "nOPC MAS" = 14,
  "nOPC MAS nRW" = 15
}

TYPEDEF EICE_WatchControlMask (NAME="Watchpoint Control Mask", CLASS="EmbeddedICE") COMPOSITE(WIDTH=32)
{
  SEPARATOR(GUINAME="Ignore bits:"),
  FIELD[8] (NAME="Range", TYPE=FLAG(SET="E", UNSET="e"), ACCESS="R"),
  FIELD[7] (NAME="Range", TYPE=FLAG(SET="R", UNSET="r")),
  FIELD[6] (NAME="Chain", TYPE=FLAG(SET="C", UNSET="c")),
  FIELD[5] (NAME="Extern", TYPE=FLAG(SET="X", UNSET="x")),
  FIELD[4] (NAME="nTrans", TYPE=FLAG(SET="T", UNSET="t")),
  SEPARATOR(TEXTNAME=" "),
  FIELD[3:0] (NAME="Type", TYPE=tOPCMASRWMask)
}

  </definition>
</displaytype>

<module>
  <type>EICE</type>
  <register>
     <name>Control</name>
     <jtag reg="0"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Status</name>
     <jtag reg="1"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Comms Control</name>
     <jtag reg="4"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Comms Data</name>
     <jtag reg="5"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Address Value</name>
     <bank>EICE Watch 0</bank>
     <jtag reg="8"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Address Mask</name>
     <bank>EICE Watch 0</bank>
     <jtag reg="9"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Data Value</name>
     <bank>EICE Watch 0</bank>
     <jtag reg="10"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Data Mask</name>
     <bank>EICE Watch 0</bank>
     <jtag reg="11"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Control Value</name>
     <bank>EICE Watch 0</bank>
     <jtag reg="12"></jtag>
     <access>RW</access>
     <width>32</width>
     <display>EICE_WatchControl</display>
  </register>
  <register>
     <name>Control Mask</name>
     <bank>EICE Watch 0</bank>
     <jtag reg="13"></jtag>
     <access>RW</access>
     <width>32</width>
     <display>EICE_WatchControlMask</display>
  </register>
  <register>
     <name>Address Value</name>
     <bank>EICE Watch 1</bank>
     <jtag reg="16"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Address Mask</name>
     <bank>EICE Watch 1</bank>
     <jtag reg="17"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Data Value</name>
     <bank>EICE Watch 1</bank>
     <jtag reg="18"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Data Mask</name>
     <bank>EICE Watch 1</bank>
     <jtag reg="19"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Control Value</name>
     <bank>EICE Watch 1</bank>
     <jtag reg="20"></jtag>
     <access>RW</access>
     <width>32</width>
     <display>EICE_WatchControl</display>
  </register>
  <register>
     <name>Control Mask</name>
     <bank>EICE Watch 1</bank>
     <jtag reg="21"></jtag>
     <access>RW</access>
     <width>32</width>
     <display>EICE_WatchControlMask</display>
  </register>
</module>

<module>
  <type>EICE-RT</type>
  <register>
     <name>Control</name>
     <jtag reg="0"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Status</name>
     <jtag reg="1"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Vector Catch</name>
     <jtag reg="2"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Comms Control</name>
     <jtag reg="4"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Comms Data</name>
     <jtag reg="5"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Address Value</name>
     <bank>EICE-RT Watch 0</bank>
     <jtag reg="8"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Address Mask</name>
     <bank>EICE-RT Watch 0</bank>
     <jtag reg="9"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Data Value</name>
     <bank>EICE-RT Watch 0</bank>
     <jtag reg="10"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Data Mask</name>
     <bank>EICE-RT Watch 0</bank>
     <jtag reg="11"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Control Value</name>
     <bank>EICE-RT Watch 0</bank>
     <jtag reg="12"></jtag>
     <access>RW</access>
     <width>32</width>
     <display>EICE_WatchControl</display>
  </register>
  <register>
     <name>Control Mask</name>
     <bank>EICE-RT Watch 0</bank>
     <jtag reg="13"></jtag>
     <access>RW</access>
     <width>32</width>
     <display>EICE_WatchControlMask</display>
  </register>
  <register>
     <name>Address Value</name>
     <bank>EICE-RT Watch 1</bank>
     <jtag reg="16"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Address Mask</name>
     <bank>EICE-RT Watch 1</bank>
     <jtag reg="17"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Data Value</name>
     <bank>EICE-RT Watch 1</bank>
     <jtag reg="18"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Data Mask</name>
     <bank>EICE-RT Watch 1</bank>
     <jtag reg="19"></jtag>
     <access>RW</access>
     <width>32</width>
  </register>
  <register>
     <name>Control Value</name>
     <bank>EICE-RT Watch 1</bank>
     <jtag reg="20"></jtag>
     <access>RW</access>
     <width>32</width>
     <display>EICE_WatchControl</display>
  </register>
  <register>
     <name>Control Mask</name>
     <bank>EICE-RT Watch 1</bank>
     <jtag reg="21"></jtag>
     <access>RW</access>
     <width>32</width>
     <display>EICE_WatchControlMask</display>
  </register>
</module>

<eice>
  <name>EmbeddedICE</name>
  <component>
     <name>EICE</name>
     <type>EICE</type>
  </component>
</eice>

<eice>
  <name>EmbeddedICE-RT</name>
  <component>
     <name>EICE-RT</name>
     <type>EICE-RT</type>
  </component>
</eice>

</armperip>
