<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1821' ll='1824' type='llvm::TargetLoweringBase::AtomicExpansionKind llvm::TargetLoweringBase::shouldExpandAtomicRMWInIR(llvm::AtomicRMWInst * RMW) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1819'>/// Returns how the IR-level AtomicExpand pass should expand the given
  /// AtomicRMW, if at all. Default is to never expand.</doc>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='565' u='c' c='_ZN12_GLOBAL__N_112AtomicExpand18tryExpandAtomicRMWEPN4llvm13AtomicRMWInstE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11775' c='_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4733' c='_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14762' c='_ZNK4llvm17ARMTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='321' c='_ZNK4llvm21HexagonTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='1355' c='_ZNK4llvm19SparcTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='289' c='_ZNK4llvm25WebAssemblyTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25824' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
