

================================================================
== Vitis HLS Report for 'xFMagnitudeKernel_2_2_720_1280_3_3_1_5_5_1280_3840_s'
================================================================
* Date:           Tue Jan 24 22:05:20 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   932401|   932401|  9.324 ms|  9.324 ms|  932401|  932401|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |   932400|   932400|      1295|          -|          -|   720|        no|
        | + colLoop  |     1292|     1292|        14|          1|          1|  1280|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|   1473|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     93|    -|
|Register         |        -|    -|    1603|    640|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    1603|   2206|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_16s_32s_32_4_1_U56  |mac_muladd_16s_16s_32s_32_4_1  |  i0 + i1 * i1|
    |mul_mul_16s_16s_32_4_1_U55         |mul_mul_16s_16s_32_4_1         |       i0 * i0|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln3469_10_fu_1365_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln3469_11_fu_1449_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln3469_12_fu_1532_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln3469_13_fu_1618_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln3469_14_fu_1703_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln3469_1_fu_560_p2              |         +|   0|  0|   9|           9|           9|
    |add_ln3469_2_fu_740_p2              |         +|   0|  0|  12|          12|          12|
    |add_ln3469_3_fu_817_p2              |         +|   0|  0|  15|          15|          15|
    |add_ln3469_4_fu_892_p2              |         +|   0|  0|  18|          18|          18|
    |add_ln3469_5_fu_970_p2              |         +|   0|  0|  21|          21|          21|
    |add_ln3469_6_fu_1047_p2             |         +|   0|  0|  24|          24|          24|
    |add_ln3469_7_fu_1127_p2             |         +|   0|  0|  27|          27|          27|
    |add_ln3469_8_fu_1206_p2             |         +|   0|  0|  30|          30|          30|
    |add_ln3469_9_fu_1284_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln3469_fu_475_p2                |         +|   0|  0|   6|           6|           6|
    |i_2_fu_291_p2                       |         +|   0|  0|  10|          10|           1|
    |j_2_fu_303_p2                       |         +|   0|  0|  11|          11|           1|
    |tmpR_1_fu_413_p2                    |         +|   0|  0|   7|           5|           4|
    |sub_ln3459_10_fu_1349_p2            |         -|   0|  0|  32|          32|          32|
    |sub_ln3459_11_fu_1433_p2            |         -|   0|  0|  32|          32|          32|
    |sub_ln3459_12_fu_1516_p2            |         -|   0|  0|  32|          32|          32|
    |sub_ln3459_13_fu_1602_p2            |         -|   0|  0|  32|          32|          32|
    |sub_ln3459_14_fu_1687_p2            |         -|   0|  0|  32|          32|          32|
    |sub_ln3459_1_fu_544_p2              |         -|   0|  0|   9|           9|           9|
    |sub_ln3459_2_fu_724_p2              |         -|   0|  0|  12|          12|          12|
    |sub_ln3459_3_fu_801_p2              |         -|   0|  0|  15|          15|          15|
    |sub_ln3459_4_fu_876_p2              |         -|   0|  0|  18|          18|          18|
    |sub_ln3459_5_fu_954_p2              |         -|   0|  0|  21|          21|          21|
    |sub_ln3459_6_fu_1031_p2             |         -|   0|  0|  24|          24|          24|
    |sub_ln3459_7_fu_1111_p2             |         -|   0|  0|  27|          27|          27|
    |sub_ln3459_8_fu_1190_p2             |         -|   0|  0|  30|          30|          30|
    |sub_ln3459_9_fu_1268_p2             |         -|   0|  0|  32|          32|          32|
    |sub_ln3459_fu_459_p2                |         -|   0|  0|   6|           6|           6|
    |sub_ln98_fu_323_p2                  |         -|   0|  0|  16|           1|          16|
    |sub_ln99_fu_345_p2                  |         -|   0|  0|  16|           1|          16|
    |ap_block_state16_pp0_stage0_iter13  |       and|   0|  0|   1|           1|           1|
    |icmp_ln3471_fu_377_p2               |      icmp|   0|  0|   1|           2|           1|
    |icmp_ln72_fu_297_p2                 |      icmp|   0|  0|   5|          10|          10|
    |icmp_ln79_fu_309_p2                 |      icmp|   0|  0|   5|          11|          11|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   1|           1|           1|
    |ap_block_state1                     |        or|   0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1    |        or|   0|  0|   1|           1|           1|
    |or_ln3457_10_fu_1339_p2             |        or|   0|  0|  13|          13|           1|
    |or_ln3457_11_fu_1423_p2             |        or|   0|  0|  14|          14|           1|
    |or_ln3457_12_fu_1506_p2             |        or|   0|  0|  15|          15|           1|
    |or_ln3457_13_fu_1592_p2             |        or|   0|  0|  16|          16|           1|
    |or_ln3457_14_fu_1677_p2             |        or|   0|  0|  17|          17|           1|
    |or_ln3457_1_fu_534_p2               |        or|   0|  0|   4|           4|           1|
    |or_ln3457_2_fu_714_p2               |        or|   0|  0|   5|           5|           1|
    |or_ln3457_3_fu_791_p2               |        or|   0|  0|   6|           6|           1|
    |or_ln3457_4_fu_866_p2               |        or|   0|  0|   7|           7|           1|
    |or_ln3457_5_fu_944_p2               |        or|   0|  0|   8|           8|           1|
    |or_ln3457_6_fu_1021_p2              |        or|   0|  0|   9|           9|           1|
    |or_ln3457_7_fu_1101_p2              |        or|   0|  0|  10|          10|           1|
    |or_ln3457_8_fu_1180_p2              |        or|   0|  0|  11|          11|           1|
    |or_ln3457_9_fu_1258_p2              |        or|   0|  0|  12|          12|           1|
    |or_ln3457_fu_449_p2                 |        or|   0|  0|   3|           3|           1|
    |or_ln3467_10_fu_1355_p2             |        or|   0|  0|  13|          13|           2|
    |or_ln3467_11_fu_1439_p2             |        or|   0|  0|  14|          14|           2|
    |or_ln3467_12_fu_1522_p2             |        or|   0|  0|  15|          15|           2|
    |or_ln3467_13_fu_1608_p2             |        or|   0|  0|  16|          16|           2|
    |or_ln3467_14_fu_1693_p2             |        or|   0|  0|  17|          17|           2|
    |or_ln3467_1_fu_550_p2               |        or|   0|  0|   4|           4|           2|
    |or_ln3467_2_fu_730_p2               |        or|   0|  0|   5|           5|           2|
    |or_ln3467_3_fu_807_p2               |        or|   0|  0|   6|           6|           2|
    |or_ln3467_4_fu_882_p2               |        or|   0|  0|   7|           7|           2|
    |or_ln3467_5_fu_960_p2               |        or|   0|  0|   8|           8|           2|
    |or_ln3467_6_fu_1037_p2              |        or|   0|  0|   9|           9|           2|
    |or_ln3467_7_fu_1117_p2              |        or|   0|  0|  10|          10|           2|
    |or_ln3467_8_fu_1196_p2              |        or|   0|  0|  11|          11|           2|
    |or_ln3467_9_fu_1274_p2              |        or|   0|  0|  12|          12|           2|
    |or_ln3467_fu_465_p2                 |        or|   0|  0|   3|           3|           2|
    |p_1_fu_329_p3                       |    select|   0|  0|  16|           1|          16|
    |q_1_fu_351_p3                       |    select|   0|  0|  16|           1|          16|
    |select_ln3450_10_fu_1371_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln3450_11_fu_1455_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln3450_12_fu_1538_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln3450_13_fu_1624_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln3450_14_fu_1725_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln3450_1_fu_674_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln3450_2_fu_746_p3           |    select|   0|  0|  12|           1|          12|
    |select_ln3450_3_fu_823_p3           |    select|   0|  0|  15|           1|          15|
    |select_ln3450_4_fu_898_p3           |    select|   0|  0|  18|           1|          18|
    |select_ln3450_5_fu_976_p3           |    select|   0|  0|  21|           1|          21|
    |select_ln3450_6_fu_1053_p3          |    select|   0|  0|  24|           1|          24|
    |select_ln3450_7_fu_1133_p3          |    select|   0|  0|  27|           1|          27|
    |select_ln3450_8_fu_1212_p3          |    select|   0|  0|  30|           1|          30|
    |select_ln3450_9_fu_1290_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln3450_fu_481_p3             |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    |xor_ln3471_10_fu_1386_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_11_fu_1475_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_12_fu_1553_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_13_fu_1644_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_14_fu_1732_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_1_fu_687_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_2_fu_762_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_3_fu_839_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_4_fu_913_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_5_fu_992_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_6_fu_1068_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_7_fu_1149_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_8_fu_1227_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_9_fu_1310_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln3471_fu_497_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1473|        1098|        1205|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13  |   9|          2|    1|          2|
    |gradx1_mat_4211_blk_n     |   9|          2|    1|          2|
    |grady1_mat_4214_blk_n     |   9|          2|    1|          2|
    |i_reg_269                 |   9|          2|   10|         20|
    |j_reg_280                 |   9|          2|   11|         22|
    |magnitude_mat_4216_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  93|         21|   28|         59|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln3469_1_reg_1888                  |   9|   0|    9|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |empty_44_reg_2123                      |  30|   0|   30|          0|
    |empty_46_reg_2146                      |  30|   0|   30|          0|
    |empty_reg_2096                         |  30|   0|   30|          0|
    |i_2_reg_1792                           |  10|   0|   10|          0|
    |i_reg_269                              |  10|   0|   10|          0|
    |icmp_ln3471_reg_1842                   |   1|   0|    1|          0|
    |icmp_ln79_reg_1806                     |   1|   0|    1|          0|
    |j_reg_280                              |  11|   0|   11|          0|
    |p_1_reg_1810                           |  16|   0|   16|          0|
    |p_1_reg_1810_pp0_iter2_reg             |  16|   0|   16|          0|
    |q_1_reg_1815                           |  16|   0|   16|          0|
    |select_ln3450_3_reg_1985               |  15|   0|   15|          0|
    |select_ln3450_5_reg_2024               |  21|   0|   21|          0|
    |select_ln3450_7_reg_2059               |  27|   0|   27|          0|
    |sub_ln3459_1_reg_1883                  |   9|   0|    9|          0|
    |tmp_10_cast_reg_1928                   |   2|   0|    2|          0|
    |tmp_10_reg_2029                        |   1|   0|    1|          0|
    |tmp_11_cast_reg_1933                   |   2|   0|    2|          0|
    |tmp_12_cast_reg_1938                   |   2|   0|    2|          0|
    |tmp_12_reg_2064                        |   1|   0|    1|          0|
    |tmp_1313_cast_reg_1943                 |   2|   0|    2|          0|
    |tmp_14_cast_reg_1948                   |   2|   0|    2|          0|
    |tmp_14_reg_2090                        |   1|   0|    1|          0|
    |tmp_16_reg_2117                        |   1|   0|    1|          0|
    |tmp_18_reg_2140                        |   1|   0|    1|          0|
    |tmp_3_cast_reg_1893                    |   2|   0|    2|          0|
    |tmp_4_cast_reg_1898                    |   2|   0|    2|          0|
    |tmp_5_cast_reg_1903                    |   2|   0|    2|          0|
    |tmp_5_cast_reg_1903_pp0_iter7_reg      |   2|   0|    2|          0|
    |tmp_5_reg_1860                         |   1|   0|    1|          0|
    |tmp_6_cast_reg_1908                    |   2|   0|    2|          0|
    |tmp_6_cast_reg_1908_pp0_iter7_reg      |   2|   0|    2|          0|
    |tmp_7_cast_reg_1913                    |   2|   0|    2|          0|
    |tmp_8_cast_reg_1918                    |   2|   0|    2|          0|
    |tmp_8_reg_1990                         |   1|   0|    1|          0|
    |tmp_9_cast_reg_1923                    |   2|   0|    2|          0|
    |trunc_ln67_reg_1837                    |   2|   0|    2|          0|
    |xor_ln3471_10_reg_2109                 |   1|   0|    1|          0|
    |xor_ln3471_10_reg_2109_pp0_iter12_reg  |   1|   0|    1|          0|
    |xor_ln3471_11_reg_2128                 |   1|   0|    1|          0|
    |xor_ln3471_12_reg_2134                 |   1|   0|    1|          0|
    |xor_ln3471_1_reg_1953                  |   1|   0|    1|          0|
    |xor_ln3471_2_reg_1969                  |   1|   0|    1|          0|
    |xor_ln3471_3_reg_1996                  |   1|   0|    1|          0|
    |xor_ln3471_4_reg_2010                  |   1|   0|    1|          0|
    |xor_ln3471_5_reg_2035                  |   1|   0|    1|          0|
    |xor_ln3471_6_reg_2047                  |   1|   0|    1|          0|
    |xor_ln3471_7_reg_2070                  |   1|   0|    1|          0|
    |xor_ln3471_8_reg_2080                  |   1|   0|    1|          0|
    |xor_ln3471_9_reg_2101                  |   1|   0|    1|          0|
    |xor_ln3471_9_reg_2101_pp0_iter12_reg   |   1|   0|    1|          0|
    |xor_ln3471_reg_1865                    |   1|   0|    1|          0|
    |icmp_ln3471_reg_1842                   |  64|  32|    1|          0|
    |icmp_ln79_reg_1806                     |  64|  32|    1|          0|
    |tmp_10_cast_reg_1928                   |  64|  32|    2|          0|
    |tmp_11_cast_reg_1933                   |  64|  32|    2|          0|
    |tmp_12_cast_reg_1938                   |  64|  32|    2|          0|
    |tmp_1313_cast_reg_1943                 |  64|  32|    2|          0|
    |tmp_14_cast_reg_1948                   |  64|  32|    2|          0|
    |tmp_7_cast_reg_1913                    |  64|  32|    2|          0|
    |tmp_8_cast_reg_1918                    |  64|  32|    2|          0|
    |tmp_9_cast_reg_1923                    |  64|  32|    2|          0|
    |trunc_ln67_reg_1837                    |  64|  32|    2|          0|
    |xor_ln3471_1_reg_1953                  |  64|  32|    1|          0|
    |xor_ln3471_2_reg_1969                  |  64|  32|    1|          0|
    |xor_ln3471_3_reg_1996                  |  64|  32|    1|          0|
    |xor_ln3471_4_reg_2010                  |  64|  32|    1|          0|
    |xor_ln3471_5_reg_2035                  |  64|  32|    1|          0|
    |xor_ln3471_6_reg_2047                  |  64|  32|    1|          0|
    |xor_ln3471_7_reg_2070                  |  64|  32|    1|          0|
    |xor_ln3471_8_reg_2080                  |  64|  32|    1|          0|
    |xor_ln3471_reg_1865                    |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1603| 640|  352|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 720, 1280, 3, 3, 1, 5, 5, 1280, 3840>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 720, 1280, 3, 3, 1, 5, 5, 1280, 3840>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 720, 1280, 3, 3, 1, 5, 5, 1280, 3840>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 720, 1280, 3, 3, 1, 5, 5, 1280, 3840>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 720, 1280, 3, 3, 1, 5, 5, 1280, 3840>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 720, 1280, 3, 3, 1, 5, 5, 1280, 3840>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 720, 1280, 3, 3, 1, 5, 5, 1280, 3840>|  return value|
|gradx1_mat_4211_dout       |   in|   16|     ap_fifo|                                                gradx1_mat_4211|       pointer|
|gradx1_mat_4211_empty_n    |   in|    1|     ap_fifo|                                                gradx1_mat_4211|       pointer|
|gradx1_mat_4211_read       |  out|    1|     ap_fifo|                                                gradx1_mat_4211|       pointer|
|grady1_mat_4214_dout       |   in|   16|     ap_fifo|                                                grady1_mat_4214|       pointer|
|grady1_mat_4214_empty_n    |   in|    1|     ap_fifo|                                                grady1_mat_4214|       pointer|
|grady1_mat_4214_read       |  out|    1|     ap_fifo|                                                grady1_mat_4214|       pointer|
|magnitude_mat_4216_din     |  out|   16|     ap_fifo|                                             magnitude_mat_4216|       pointer|
|magnitude_mat_4216_full_n  |   in|    1|     ap_fifo|                                             magnitude_mat_4216|       pointer|
|magnitude_mat_4216_write   |  out|    1|     ap_fifo|                                             magnitude_mat_4216|       pointer|
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 17 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 3 
17 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_4216, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady1_mat_4214, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx1_mat_4211, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%br_ln72 = br void" [source/imgproc/xf_magnitude.hpp:72]   --->   Operation 21 'br' 'br_ln72' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i10 0, void %.lr.ph14, i10 %i_2, void %._crit_edge.loopexit"   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.41ns)   --->   "%i_2 = add i10 %i, i10 1" [source/imgproc/xf_magnitude.hpp:72]   --->   Operation 23 'add' 'i_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.94ns)   --->   "%icmp_ln72 = icmp_eq  i10 %i, i10 720" [source/imgproc/xf_magnitude.hpp:72]   --->   Operation 24 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %.split5, void %._crit_edge15.loopexit" [source/imgproc/xf_magnitude.hpp:72]   --->   Operation 25 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720" [source/imgproc/xf_magnitude.hpp:65]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [source/imgproc/xf_magnitude.hpp:65]   --->   Operation 27 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.29ns)   --->   "%br_ln79 = br void" [source/imgproc/xf_magnitude.hpp:79]   --->   Operation 28 'br' 'br_ln79' <Predicate = (!icmp_ln72)> <Delay = 1.29>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln116 = ret" [source/imgproc/xf_magnitude.hpp:116]   --->   Operation 29 'ret' 'ret_ln116' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j = phi i11 0, void %.split5, i11 %j_2, void %.split3"   --->   Operation 30 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.48ns)   --->   "%j_2 = add i11 %j, i11 1" [source/imgproc/xf_magnitude.hpp:79]   --->   Operation 31 'add' 'j_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.88ns)   --->   "%icmp_ln79 = icmp_eq  i11 %j, i11 1280" [source/imgproc/xf_magnitude.hpp:79]   --->   Operation 32 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.split3, void %._crit_edge.loopexit" [source/imgproc/xf_magnitude.hpp:79]   --->   Operation 33 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 34 [1/1] (3.40ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %gradx1_mat_4211" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'read' 'tmp_V' <Predicate = (!icmp_ln79)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (3.40ns)   --->   "%tmp_V_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %grady1_mat_4214" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tmp_V_9' <Predicate = (!icmp_ln79)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V, i32 15" [source/imgproc/xf_magnitude.hpp:98]   --->   Operation 36 'bitselect' 'tmp_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.54ns)   --->   "%sub_ln98 = sub i16 0, i16 %tmp_V" [source/imgproc/xf_magnitude.hpp:98]   --->   Operation 37 'sub' 'sub_ln98' <Predicate = (!icmp_ln79)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.62ns)   --->   "%p_1 = select i1 %tmp_1, i16 %sub_ln98, i16 %tmp_V" [source/imgproc/xf_magnitude.hpp:98]   --->   Operation 38 'select' 'p_1' <Predicate = (!icmp_ln79)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V_9, i32 15" [source/imgproc/xf_magnitude.hpp:99]   --->   Operation 39 'bitselect' 'tmp_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.54ns)   --->   "%sub_ln99 = sub i16 0, i16 %tmp_V_9" [source/imgproc/xf_magnitude.hpp:99]   --->   Operation 40 'sub' 'sub_ln99' <Predicate = (!icmp_ln79)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.62ns)   --->   "%q_1 = select i1 %tmp_3, i16 %sub_ln99, i16 %tmp_V_9" [source/imgproc/xf_magnitude.hpp:99]   --->   Operation 41 'select' 'q_1' <Predicate = (!icmp_ln79)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i16 %q_1" [source/imgproc/xf_magnitude.hpp:106]   --->   Operation 42 'sext' 'sext_ln106' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 43 [4/4] (1.82ns) (root node of the DSP)   --->   "%tempgy = mul i32 %sext_ln106, i32 %sext_ln106" [source/imgproc/xf_magnitude.hpp:106]   --->   Operation 43 'mul' 'tempgy' <Predicate = (!icmp_ln79)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i16 %p_1" [source/imgproc/xf_magnitude.hpp:105]   --->   Operation 44 'sext' 'sext_ln105' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 45 [3/3] (0.98ns) (grouped into DSP with root node result_temp)   --->   "%tempgx = mul i32 %sext_ln105, i32 %sext_ln105" [source/imgproc/xf_magnitude.hpp:105]   --->   Operation 45 'mul' 'tempgx' <Predicate = (!icmp_ln79)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 46 [3/4] (1.82ns) (root node of the DSP)   --->   "%tempgy = mul i32 %sext_ln106, i32 %sext_ln106" [source/imgproc/xf_magnitude.hpp:106]   --->   Operation 46 'mul' 'tempgy' <Predicate = (!icmp_ln79)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.82>
ST_7 : Operation 47 [2/3] (0.98ns) (grouped into DSP with root node result_temp)   --->   "%tempgx = mul i32 %sext_ln105, i32 %sext_ln105" [source/imgproc/xf_magnitude.hpp:105]   --->   Operation 47 'mul' 'tempgx' <Predicate = (!icmp_ln79)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 48 [2/4] (1.82ns) (root node of the DSP)   --->   "%tempgy = mul i32 %sext_ln106, i32 %sext_ln106" [source/imgproc/xf_magnitude.hpp:106]   --->   Operation 48 'mul' 'tempgy' <Predicate = (!icmp_ln79)> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 49 [1/3] (0.00ns) (grouped into DSP with root node result_temp)   --->   "%tempgx = mul i32 %sext_ln105, i32 %sext_ln105" [source/imgproc/xf_magnitude.hpp:105]   --->   Operation 49 'mul' 'tempgx' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 50 [1/4] (0.00ns) (root node of the DSP)   --->   "%tempgy = mul i32 %sext_ln106, i32 %sext_ln106" [source/imgproc/xf_magnitude.hpp:106]   --->   Operation 50 'mul' 'tempgy' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 51 [2/2] (1.76ns) (root node of the DSP)   --->   "%result_temp = add i32 %tempgy, i32 %tempgx" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 51 'add' 'result_temp' <Predicate = (!icmp_ln79)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.85>
ST_9 : Operation 52 [1/2] (1.76ns) (root node of the DSP)   --->   "%result_temp = add i32 %tempgy, i32 %tempgx" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 52 'add' 'result_temp' <Predicate = (!icmp_ln79)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %result_temp" [source/imgproc/xf_magnitude.hpp:67]   --->   Operation 53 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 30, i32 31" [source/imgproc/core/xf_math.h:3471]   --->   Operation 54 'partselect' 'tmp_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.50ns)   --->   "%icmp_ln3471 = icmp_ne  i2 %tmp_4, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 55 'icmp' 'icmp_ln3471' <Predicate = (!icmp_ln79)> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_13_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 28, i32 29" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 56 'partselect' 'tmp_13_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 30, i32 31" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 57 'partselect' 'tmp_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%R_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_2, i2 0" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 58 'bitconcatenate' 'R_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%R_2_0_cast = zext i4 %R_2" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 59 'zext' 'R_2_0_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.99ns)   --->   "%tmpR_1 = add i5 %R_2_0_cast, i5 28" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 60 'add' 'tmpR_1' <Predicate = (!icmp_ln79)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %tmpR_1, i32 2, i32 4" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 61 'partselect' 'tmp' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%R_1_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %tmp, i2 %tmp_13_cast" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 62 'bitconcatenate' 'R_1_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%R_1_1_cast = sext i5 %R_1_1" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 63 'sext' 'R_1_1_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%tmpQ_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %icmp_ln3471, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 64 'bitconcatenate' 'tmpQ_s' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459)   --->   "%or_ln3457 = or i3 %tmpQ_s, i3 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 65 'or' 'or_ln3457' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459)   --->   "%zext_ln3459 = zext i3 %or_ln3457" [source/imgproc/core/xf_math.h:3459]   --->   Operation 66 'zext' 'zext_ln3459' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln3459 = sub i6 %R_1_1_cast, i6 %zext_ln3459" [source/imgproc/core/xf_math.h:3459]   --->   Operation 67 'sub' 'sub_ln3459' <Predicate = (!icmp_ln79)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469)   --->   "%or_ln3467 = or i3 %tmpQ_s, i3 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 68 'or' 'or_ln3467' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469)   --->   "%zext_ln3469 = zext i3 %or_ln3467" [source/imgproc/core/xf_math.h:3469]   --->   Operation 69 'zext' 'zext_ln3469' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln3469 = add i6 %R_1_1_cast, i6 %zext_ln3469" [source/imgproc/core/xf_math.h:3469]   --->   Operation 70 'add' 'add_ln3469' <Predicate = (!icmp_ln79)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.97ns)   --->   "%select_ln3450 = select i1 %icmp_ln3471, i6 %sub_ln3459, i6 %add_ln3469" [source/imgproc/core/xf_math.h:3450]   --->   Operation 71 'select' 'select_ln3450' <Predicate = (!icmp_ln79)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %select_ln3450, i32 5" [source/imgproc/core/xf_math.h:3471]   --->   Operation 72 'bitselect' 'tmp_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.80ns)   --->   "%xor_ln3471 = xor i1 %tmp_5, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 73 'xor' 'xor_ln3471' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_2_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 26, i32 27" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 74 'partselect' 'tmp_2_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%R_1_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln3450, i2 %tmp_2_cast" [source/imgproc/core/xf_math.h:3450]   --->   Operation 75 'bitconcatenate' 'R_1_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%R_1_2_cast = sext i8 %R_1_2" [source/imgproc/core/xf_math.h:3450]   --->   Operation 76 'sext' 'R_1_2_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%tmpQ_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 77 'bitconcatenate' 'tmpQ_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_1)   --->   "%or_ln3457_1 = or i4 %tmpQ_1, i4 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 78 'or' 'or_ln3457_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_1)   --->   "%zext_ln3459_1 = zext i4 %or_ln3457_1" [source/imgproc/core/xf_math.h:3459]   --->   Operation 79 'zext' 'zext_ln3459_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (1.30ns) (out node of the LUT)   --->   "%sub_ln3459_1 = sub i9 %R_1_2_cast, i9 %zext_ln3459_1" [source/imgproc/core/xf_math.h:3459]   --->   Operation 80 'sub' 'sub_ln3459_1' <Predicate = (!icmp_ln79)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_1)   --->   "%or_ln3467_1 = or i4 %tmpQ_1, i4 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 81 'or' 'or_ln3467_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_1)   --->   "%zext_ln3469_1 = zext i4 %or_ln3467_1" [source/imgproc/core/xf_math.h:3469]   --->   Operation 82 'zext' 'zext_ln3469_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln3469_1 = add i9 %R_1_2_cast, i9 %zext_ln3469_1" [source/imgproc/core/xf_math.h:3469]   --->   Operation 83 'add' 'add_ln3469_1' <Predicate = (!icmp_ln79)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_3_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 24, i32 25" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 84 'partselect' 'tmp_3_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 22, i32 23" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 85 'partselect' 'tmp_4_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 20, i32 21" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 86 'partselect' 'tmp_5_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 18, i32 19" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 87 'partselect' 'tmp_6_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 16, i32 17" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 88 'partselect' 'tmp_7_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_8_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 14, i32 15" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 89 'partselect' 'tmp_8_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 12, i32 13" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 90 'partselect' 'tmp_9_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_10_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 10, i32 11" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 91 'partselect' 'tmp_10_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_11_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 8, i32 9" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 92 'partselect' 'tmp_11_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_12_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 6, i32 7" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 93 'partselect' 'tmp_12_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1313_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 4, i32 5" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 94 'partselect' 'tmp_1313_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_14_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32 2, i32 3" [source/imgproc/xf_magnitude.hpp:107]   --->   Operation 95 'partselect' 'tmp_14_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.52>
ST_10 : Operation 96 [1/1] (0.72ns)   --->   "%select_ln3450_1 = select i1 %tmp_5, i9 %add_ln3469_1, i9 %sub_ln3459_1" [source/imgproc/core/xf_math.h:3450]   --->   Operation 96 'select' 'select_ln3450_1' <Predicate = (!icmp_ln79)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %select_ln3450_1, i32 8" [source/imgproc/core/xf_math.h:3471]   --->   Operation 97 'bitselect' 'tmp_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.80ns)   --->   "%xor_ln3471_1 = xor i1 %tmp_6, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 98 'xor' 'xor_ln3471_1' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%R_1_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %select_ln3450_1, i2 %tmp_3_cast" [source/imgproc/core/xf_math.h:3450]   --->   Operation 99 'bitconcatenate' 'R_1_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%R_1_3_cast = sext i11 %R_1_3" [source/imgproc/core/xf_math.h:3450]   --->   Operation 100 'sext' 'R_1_3_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tmpQ_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 101 'bitconcatenate' 'tmpQ_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_2)   --->   "%or_ln3457_2 = or i5 %tmpQ_3, i5 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 102 'or' 'or_ln3457_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_2)   --->   "%zext_ln3459_2 = zext i5 %or_ln3457_2" [source/imgproc/core/xf_math.h:3459]   --->   Operation 103 'zext' 'zext_ln3459_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (1.48ns) (out node of the LUT)   --->   "%sub_ln3459_2 = sub i12 %R_1_3_cast, i12 %zext_ln3459_2" [source/imgproc/core/xf_math.h:3459]   --->   Operation 104 'sub' 'sub_ln3459_2' <Predicate = (!icmp_ln79)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_2)   --->   "%or_ln3467_2 = or i5 %tmpQ_3, i5 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 105 'or' 'or_ln3467_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_2)   --->   "%zext_ln3469_2 = zext i5 %or_ln3467_2" [source/imgproc/core/xf_math.h:3469]   --->   Operation 106 'zext' 'zext_ln3469_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln3469_2 = add i12 %R_1_3_cast, i12 %zext_ln3469_2" [source/imgproc/core/xf_math.h:3469]   --->   Operation 107 'add' 'add_ln3469_2' <Predicate = (!icmp_ln79)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.59ns)   --->   "%select_ln3450_2 = select i1 %tmp_6, i12 %add_ln3469_2, i12 %sub_ln3459_2" [source/imgproc/core/xf_math.h:3450]   --->   Operation 108 'select' 'select_ln3450_2' <Predicate = (!icmp_ln79)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %select_ln3450_2, i32 11" [source/imgproc/core/xf_math.h:3471]   --->   Operation 109 'bitselect' 'tmp_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.80ns)   --->   "%xor_ln3471_2 = xor i1 %tmp_7, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 110 'xor' 'xor_ln3471_2' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%R_1_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %select_ln3450_2, i2 %tmp_4_cast" [source/imgproc/core/xf_math.h:3450]   --->   Operation 111 'bitconcatenate' 'R_1_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%R_1_4_cast = sext i14 %R_1_4" [source/imgproc/core/xf_math.h:3450]   --->   Operation 112 'sext' 'R_1_4_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%tmpQ_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 113 'bitconcatenate' 'tmpQ_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_3)   --->   "%or_ln3457_3 = or i6 %tmpQ_4, i6 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 114 'or' 'or_ln3457_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_3)   --->   "%zext_ln3459_3 = zext i6 %or_ln3457_3" [source/imgproc/core/xf_math.h:3459]   --->   Operation 115 'zext' 'zext_ln3459_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (1.52ns) (out node of the LUT)   --->   "%sub_ln3459_3 = sub i15 %R_1_4_cast, i15 %zext_ln3459_3" [source/imgproc/core/xf_math.h:3459]   --->   Operation 116 'sub' 'sub_ln3459_3' <Predicate = (!icmp_ln79)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_3)   --->   "%or_ln3467_3 = or i6 %tmpQ_4, i6 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 117 'or' 'or_ln3467_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_3)   --->   "%zext_ln3469_3 = zext i6 %or_ln3467_3" [source/imgproc/core/xf_math.h:3469]   --->   Operation 118 'zext' 'zext_ln3469_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.52ns) (out node of the LUT)   --->   "%add_ln3469_3 = add i15 %R_1_4_cast, i15 %zext_ln3469_3" [source/imgproc/core/xf_math.h:3469]   --->   Operation 119 'add' 'add_ln3469_3' <Predicate = (!icmp_ln79)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.60ns)   --->   "%select_ln3450_3 = select i1 %tmp_7, i15 %add_ln3469_3, i15 %sub_ln3459_3" [source/imgproc/core/xf_math.h:3450]   --->   Operation 120 'select' 'select_ln3450_3' <Predicate = (!icmp_ln79)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %select_ln3450_3, i32 14" [source/imgproc/core/xf_math.h:3471]   --->   Operation 121 'bitselect' 'tmp_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.09>
ST_11 : Operation 122 [1/1] (0.80ns)   --->   "%xor_ln3471_3 = xor i1 %tmp_8, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 122 'xor' 'xor_ln3471_3' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%R_1_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %select_ln3450_3, i2 %tmp_5_cast" [source/imgproc/core/xf_math.h:3450]   --->   Operation 123 'bitconcatenate' 'R_1_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%R_1_5_cast = sext i17 %R_1_5" [source/imgproc/core/xf_math.h:3450]   --->   Operation 124 'sext' 'R_1_5_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmpQ_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 125 'bitconcatenate' 'tmpQ_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_4)   --->   "%or_ln3457_4 = or i7 %tmpQ_5, i7 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 126 'or' 'or_ln3457_4' <Predicate = (!icmp_ln79 & !tmp_8)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_4)   --->   "%zext_ln3459_4 = zext i7 %or_ln3457_4" [source/imgproc/core/xf_math.h:3459]   --->   Operation 127 'zext' 'zext_ln3459_4' <Predicate = (!icmp_ln79 & !tmp_8)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (1.55ns) (out node of the LUT)   --->   "%sub_ln3459_4 = sub i18 %R_1_5_cast, i18 %zext_ln3459_4" [source/imgproc/core/xf_math.h:3459]   --->   Operation 128 'sub' 'sub_ln3459_4' <Predicate = (!icmp_ln79 & !tmp_8)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_4)   --->   "%or_ln3467_4 = or i7 %tmpQ_5, i7 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 129 'or' 'or_ln3467_4' <Predicate = (!icmp_ln79 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_4)   --->   "%zext_ln3469_4 = zext i7 %or_ln3467_4" [source/imgproc/core/xf_math.h:3469]   --->   Operation 130 'zext' 'zext_ln3469_4' <Predicate = (!icmp_ln79 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (1.55ns) (out node of the LUT)   --->   "%add_ln3469_4 = add i18 %R_1_5_cast, i18 %zext_ln3469_4" [source/imgproc/core/xf_math.h:3469]   --->   Operation 131 'add' 'add_ln3469_4' <Predicate = (!icmp_ln79 & tmp_8)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.61ns)   --->   "%select_ln3450_4 = select i1 %tmp_8, i18 %add_ln3469_4, i18 %sub_ln3459_4" [source/imgproc/core/xf_math.h:3450]   --->   Operation 132 'select' 'select_ln3450_4' <Predicate = (!icmp_ln79)> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln3450_4, i32 17" [source/imgproc/core/xf_math.h:3471]   --->   Operation 133 'bitselect' 'tmp_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.80ns)   --->   "%xor_ln3471_4 = xor i1 %tmp_9, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 134 'xor' 'xor_ln3471_4' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%R_1_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %select_ln3450_4, i2 %tmp_6_cast" [source/imgproc/core/xf_math.h:3450]   --->   Operation 135 'bitconcatenate' 'R_1_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%R_1_6_cast = sext i20 %R_1_6" [source/imgproc/core/xf_math.h:3450]   --->   Operation 136 'sext' 'R_1_6_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%tmpQ_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 137 'bitconcatenate' 'tmpQ_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_5)   --->   "%or_ln3457_5 = or i8 %tmpQ_6, i8 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 138 'or' 'or_ln3457_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_5)   --->   "%zext_ln3459_5 = zext i8 %or_ln3457_5" [source/imgproc/core/xf_math.h:3459]   --->   Operation 139 'zext' 'zext_ln3459_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (1.58ns) (out node of the LUT)   --->   "%sub_ln3459_5 = sub i21 %R_1_6_cast, i21 %zext_ln3459_5" [source/imgproc/core/xf_math.h:3459]   --->   Operation 140 'sub' 'sub_ln3459_5' <Predicate = (!icmp_ln79)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_5)   --->   "%or_ln3467_5 = or i8 %tmpQ_6, i8 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 141 'or' 'or_ln3467_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_5)   --->   "%zext_ln3469_5 = zext i8 %or_ln3467_5" [source/imgproc/core/xf_math.h:3469]   --->   Operation 142 'zext' 'zext_ln3469_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (1.58ns) (out node of the LUT)   --->   "%add_ln3469_5 = add i21 %R_1_6_cast, i21 %zext_ln3469_5" [source/imgproc/core/xf_math.h:3469]   --->   Operation 143 'add' 'add_ln3469_5' <Predicate = (!icmp_ln79)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.73ns)   --->   "%select_ln3450_5 = select i1 %tmp_9, i21 %add_ln3469_5, i21 %sub_ln3459_5" [source/imgproc/core/xf_math.h:3450]   --->   Operation 144 'select' 'select_ln3450_5' <Predicate = (!icmp_ln79)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %select_ln3450_5, i32 20" [source/imgproc/core/xf_math.h:3471]   --->   Operation 145 'bitselect' 'tmp_10' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 146 [1/1] (0.80ns)   --->   "%xor_ln3471_5 = xor i1 %tmp_10, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 146 'xor' 'xor_ln3471_5' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%R_1_7 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i21.i2, i21 %select_ln3450_5, i2 %tmp_7_cast" [source/imgproc/core/xf_math.h:3450]   --->   Operation 147 'bitconcatenate' 'R_1_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%R_1_7_cast = sext i23 %R_1_7" [source/imgproc/core/xf_math.h:3450]   --->   Operation 148 'sext' 'R_1_7_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%tmpQ_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 149 'bitconcatenate' 'tmpQ_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_6)   --->   "%or_ln3457_6 = or i9 %tmpQ_7, i9 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 150 'or' 'or_ln3457_6' <Predicate = (!icmp_ln79 & !tmp_10)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_6)   --->   "%zext_ln3459_6 = zext i9 %or_ln3457_6" [source/imgproc/core/xf_math.h:3459]   --->   Operation 151 'zext' 'zext_ln3459_6' <Predicate = (!icmp_ln79 & !tmp_10)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (1.66ns) (out node of the LUT)   --->   "%sub_ln3459_6 = sub i24 %R_1_7_cast, i24 %zext_ln3459_6" [source/imgproc/core/xf_math.h:3459]   --->   Operation 152 'sub' 'sub_ln3459_6' <Predicate = (!icmp_ln79 & !tmp_10)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_6)   --->   "%or_ln3467_6 = or i9 %tmpQ_7, i9 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 153 'or' 'or_ln3467_6' <Predicate = (!icmp_ln79 & tmp_10)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_6)   --->   "%zext_ln3469_6 = zext i9 %or_ln3467_6" [source/imgproc/core/xf_math.h:3469]   --->   Operation 154 'zext' 'zext_ln3469_6' <Predicate = (!icmp_ln79 & tmp_10)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln3469_6 = add i24 %R_1_7_cast, i24 %zext_ln3469_6" [source/imgproc/core/xf_math.h:3469]   --->   Operation 155 'add' 'add_ln3469_6' <Predicate = (!icmp_ln79 & tmp_10)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (1.12ns)   --->   "%select_ln3450_6 = select i1 %tmp_10, i24 %add_ln3469_6, i24 %sub_ln3459_6" [source/imgproc/core/xf_math.h:3450]   --->   Operation 156 'select' 'select_ln3450_6' <Predicate = (!icmp_ln79)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %select_ln3450_6, i32 23" [source/imgproc/core/xf_math.h:3471]   --->   Operation 157 'bitselect' 'tmp_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.80ns)   --->   "%xor_ln3471_6 = xor i1 %tmp_11, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 158 'xor' 'xor_ln3471_6' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%R_1_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %select_ln3450_6, i2 %tmp_8_cast" [source/imgproc/core/xf_math.h:3450]   --->   Operation 159 'bitconcatenate' 'R_1_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%R_1_8_cast = sext i26 %R_1_8" [source/imgproc/core/xf_math.h:3450]   --->   Operation 160 'sext' 'R_1_8_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%tmpQ_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 161 'bitconcatenate' 'tmpQ_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_7)   --->   "%or_ln3457_7 = or i10 %tmpQ_8, i10 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 162 'or' 'or_ln3457_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_7)   --->   "%zext_ln3459_7 = zext i10 %or_ln3457_7" [source/imgproc/core/xf_math.h:3459]   --->   Operation 163 'zext' 'zext_ln3459_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (1.74ns) (out node of the LUT)   --->   "%sub_ln3459_7 = sub i27 %R_1_8_cast, i27 %zext_ln3459_7" [source/imgproc/core/xf_math.h:3459]   --->   Operation 164 'sub' 'sub_ln3459_7' <Predicate = (!icmp_ln79)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_7)   --->   "%or_ln3467_7 = or i10 %tmpQ_8, i10 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 165 'or' 'or_ln3467_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_7)   --->   "%zext_ln3469_7 = zext i10 %or_ln3467_7" [source/imgproc/core/xf_math.h:3469]   --->   Operation 166 'zext' 'zext_ln3469_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (1.74ns) (out node of the LUT)   --->   "%add_ln3469_7 = add i27 %R_1_8_cast, i27 %zext_ln3469_7" [source/imgproc/core/xf_math.h:3469]   --->   Operation 167 'add' 'add_ln3469_7' <Predicate = (!icmp_ln79)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.84ns)   --->   "%select_ln3450_7 = select i1 %tmp_11, i27 %add_ln3469_7, i27 %sub_ln3459_7" [source/imgproc/core/xf_math.h:3450]   --->   Operation 168 'select' 'select_ln3450_7' <Predicate = (!icmp_ln79)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %select_ln3450_7, i32 26" [source/imgproc/core/xf_math.h:3471]   --->   Operation 169 'bitselect' 'tmp_12' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.75>
ST_13 : Operation 170 [1/1] (0.80ns)   --->   "%xor_ln3471_7 = xor i1 %tmp_12, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 170 'xor' 'xor_ln3471_7' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%R_1_9 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i27.i2, i27 %select_ln3450_7, i2 %tmp_9_cast" [source/imgproc/core/xf_math.h:3450]   --->   Operation 171 'bitconcatenate' 'R_1_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%R_1_9_cast = sext i29 %R_1_9" [source/imgproc/core/xf_math.h:3450]   --->   Operation 172 'sext' 'R_1_9_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%tmpQ_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 173 'bitconcatenate' 'tmpQ_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_8)   --->   "%or_ln3457_8 = or i11 %tmpQ_9, i11 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 174 'or' 'or_ln3457_8' <Predicate = (!icmp_ln79 & !tmp_12)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_8)   --->   "%zext_ln3459_8 = zext i11 %or_ln3457_8" [source/imgproc/core/xf_math.h:3459]   --->   Operation 175 'zext' 'zext_ln3459_8' <Predicate = (!icmp_ln79 & !tmp_12)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln3459_8 = sub i30 %R_1_9_cast, i30 %zext_ln3459_8" [source/imgproc/core/xf_math.h:3459]   --->   Operation 176 'sub' 'sub_ln3459_8' <Predicate = (!icmp_ln79 & !tmp_12)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_8)   --->   "%or_ln3467_8 = or i11 %tmpQ_9, i11 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 177 'or' 'or_ln3467_8' <Predicate = (!icmp_ln79 & tmp_12)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_8)   --->   "%zext_ln3469_8 = zext i11 %or_ln3467_8" [source/imgproc/core/xf_math.h:3469]   --->   Operation 178 'zext' 'zext_ln3469_8' <Predicate = (!icmp_ln79 & tmp_12)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln3469_8 = add i30 %R_1_9_cast, i30 %zext_ln3469_8" [source/imgproc/core/xf_math.h:3469]   --->   Operation 179 'add' 'add_ln3469_8' <Predicate = (!icmp_ln79 & tmp_12)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.72ns)   --->   "%select_ln3450_8 = select i1 %tmp_12, i30 %add_ln3469_8, i30 %sub_ln3459_8" [source/imgproc/core/xf_math.h:3450]   --->   Operation 180 'select' 'select_ln3450_8' <Predicate = (!icmp_ln79)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %select_ln3450_8, i32 29" [source/imgproc/core/xf_math.h:3471]   --->   Operation 181 'bitselect' 'tmp_13' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.80ns)   --->   "%xor_ln3471_8 = xor i1 %tmp_13, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 182 'xor' 'xor_ln3471_8' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%R_1_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %select_ln3450_8, i2 %tmp_10_cast" [source/imgproc/core/xf_math.h:3450]   --->   Operation 183 'bitconcatenate' 'R_1_s' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%tmpQ_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 184 'bitconcatenate' 'tmpQ_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_9)   --->   "%or_ln3457_9 = or i12 %tmpQ_2, i12 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 185 'or' 'or_ln3457_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_9)   --->   "%zext_ln3459_9 = zext i12 %or_ln3457_9" [source/imgproc/core/xf_math.h:3459]   --->   Operation 186 'zext' 'zext_ln3459_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (1.89ns) (out node of the LUT)   --->   "%sub_ln3459_9 = sub i32 %R_1_s, i32 %zext_ln3459_9" [source/imgproc/core/xf_math.h:3459]   --->   Operation 187 'sub' 'sub_ln3459_9' <Predicate = (!icmp_ln79)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_9)   --->   "%or_ln3467_9 = or i12 %tmpQ_2, i12 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 188 'or' 'or_ln3467_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_9)   --->   "%zext_ln3469_9 = zext i12 %or_ln3467_9" [source/imgproc/core/xf_math.h:3469]   --->   Operation 189 'zext' 'zext_ln3469_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln3469_9 = add i32 %R_1_s, i32 %zext_ln3469_9" [source/imgproc/core/xf_math.h:3469]   --->   Operation 190 'add' 'add_ln3469_9' <Predicate = (!icmp_ln79)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.70ns)   --->   "%select_ln3450_9 = select i1 %tmp_13, i32 %add_ln3469_9, i32 %sub_ln3459_9" [source/imgproc/core/xf_math.h:3450]   --->   Operation 191 'select' 'select_ln3450_9' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_9, i32 31" [source/imgproc/core/xf_math.h:3471]   --->   Operation 192 'bitselect' 'tmp_14' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln3450_9" [source/imgproc/core/xf_math.h:3450]   --->   Operation 193 'trunc' 'empty' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.80>
ST_14 : Operation 194 [1/1] (0.80ns)   --->   "%xor_ln3471_9 = xor i1 %tmp_14, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 194 'xor' 'xor_ln3471_9' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%R_1_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty, i2 %tmp_11_cast" [source/imgproc/core/xf_math.h:3450]   --->   Operation 195 'bitconcatenate' 'R_1_10' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%tmpQ_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 196 'bitconcatenate' 'tmpQ_10' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_10)   --->   "%or_ln3457_10 = or i13 %tmpQ_10, i13 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 197 'or' 'or_ln3457_10' <Predicate = (!icmp_ln79 & !tmp_14)> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_10)   --->   "%zext_ln3459_10 = zext i13 %or_ln3457_10" [source/imgproc/core/xf_math.h:3459]   --->   Operation 198 'zext' 'zext_ln3459_10' <Predicate = (!icmp_ln79 & !tmp_14)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (1.89ns) (out node of the LUT)   --->   "%sub_ln3459_10 = sub i32 %R_1_10, i32 %zext_ln3459_10" [source/imgproc/core/xf_math.h:3459]   --->   Operation 199 'sub' 'sub_ln3459_10' <Predicate = (!icmp_ln79 & !tmp_14)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_10)   --->   "%or_ln3467_10 = or i13 %tmpQ_10, i13 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 200 'or' 'or_ln3467_10' <Predicate = (!icmp_ln79 & tmp_14)> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_10)   --->   "%zext_ln3469_10 = zext i13 %or_ln3467_10" [source/imgproc/core/xf_math.h:3469]   --->   Operation 201 'zext' 'zext_ln3469_10' <Predicate = (!icmp_ln79 & tmp_14)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln3469_10 = add i32 %R_1_10, i32 %zext_ln3469_10" [source/imgproc/core/xf_math.h:3469]   --->   Operation 202 'add' 'add_ln3469_10' <Predicate = (!icmp_ln79 & tmp_14)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.70ns)   --->   "%select_ln3450_10 = select i1 %tmp_14, i32 %add_ln3469_10, i32 %sub_ln3459_10" [source/imgproc/core/xf_math.h:3450]   --->   Operation 203 'select' 'select_ln3450_10' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_10, i32 31" [source/imgproc/core/xf_math.h:3471]   --->   Operation 204 'bitselect' 'tmp_15' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.80ns)   --->   "%xor_ln3471_10 = xor i1 %tmp_15, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 205 'xor' 'xor_ln3471_10' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%empty_43 = trunc i32 %select_ln3450_10" [source/imgproc/core/xf_math.h:3450]   --->   Operation 206 'trunc' 'empty_43' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%R_1_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_43, i2 %tmp_12_cast" [source/imgproc/core/xf_math.h:3450]   --->   Operation 207 'bitconcatenate' 'R_1_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%tmpQ_11 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 208 'bitconcatenate' 'tmpQ_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_11)   --->   "%or_ln3457_11 = or i14 %tmpQ_11, i14 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 209 'or' 'or_ln3457_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_11)   --->   "%zext_ln3459_11 = zext i14 %or_ln3457_11" [source/imgproc/core/xf_math.h:3459]   --->   Operation 210 'zext' 'zext_ln3459_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (1.89ns) (out node of the LUT)   --->   "%sub_ln3459_11 = sub i32 %R_1_11, i32 %zext_ln3459_11" [source/imgproc/core/xf_math.h:3459]   --->   Operation 211 'sub' 'sub_ln3459_11' <Predicate = (!icmp_ln79)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_11)   --->   "%or_ln3467_11 = or i14 %tmpQ_11, i14 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 212 'or' 'or_ln3467_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_11)   --->   "%zext_ln3469_11 = zext i14 %or_ln3467_11" [source/imgproc/core/xf_math.h:3469]   --->   Operation 213 'zext' 'zext_ln3469_11' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln3469_11 = add i32 %R_1_11, i32 %zext_ln3469_11" [source/imgproc/core/xf_math.h:3469]   --->   Operation 214 'add' 'add_ln3469_11' <Predicate = (!icmp_ln79)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (0.70ns)   --->   "%select_ln3450_11 = select i1 %tmp_15, i32 %add_ln3469_11, i32 %sub_ln3459_11" [source/imgproc/core/xf_math.h:3450]   --->   Operation 215 'select' 'select_ln3450_11' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_11, i32 31" [source/imgproc/core/xf_math.h:3471]   --->   Operation 216 'bitselect' 'tmp_16' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%empty_44 = trunc i32 %select_ln3450_11" [source/imgproc/core/xf_math.h:3450]   --->   Operation 217 'trunc' 'empty_44' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.80>
ST_15 : Operation 218 [1/1] (0.80ns)   --->   "%xor_ln3471_11 = xor i1 %tmp_16, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 218 'xor' 'xor_ln3471_11' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%R_1_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_44, i2 %tmp_1313_cast" [source/imgproc/core/xf_math.h:3450]   --->   Operation 219 'bitconcatenate' 'R_1_12' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%tmpQ_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i1 %xor_ln3471_11, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 220 'bitconcatenate' 'tmpQ_12' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_12)   --->   "%or_ln3457_12 = or i15 %tmpQ_12, i15 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 221 'or' 'or_ln3457_12' <Predicate = (!icmp_ln79 & !tmp_16)> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_12)   --->   "%zext_ln3459_12 = zext i15 %or_ln3457_12" [source/imgproc/core/xf_math.h:3459]   --->   Operation 222 'zext' 'zext_ln3459_12' <Predicate = (!icmp_ln79 & !tmp_16)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (1.89ns) (out node of the LUT)   --->   "%sub_ln3459_12 = sub i32 %R_1_12, i32 %zext_ln3459_12" [source/imgproc/core/xf_math.h:3459]   --->   Operation 223 'sub' 'sub_ln3459_12' <Predicate = (!icmp_ln79 & !tmp_16)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_12)   --->   "%or_ln3467_12 = or i15 %tmpQ_12, i15 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 224 'or' 'or_ln3467_12' <Predicate = (!icmp_ln79 & tmp_16)> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_12)   --->   "%zext_ln3469_12 = zext i15 %or_ln3467_12" [source/imgproc/core/xf_math.h:3469]   --->   Operation 225 'zext' 'zext_ln3469_12' <Predicate = (!icmp_ln79 & tmp_16)> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln3469_12 = add i32 %R_1_12, i32 %zext_ln3469_12" [source/imgproc/core/xf_math.h:3469]   --->   Operation 226 'add' 'add_ln3469_12' <Predicate = (!icmp_ln79 & tmp_16)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 227 [1/1] (0.70ns)   --->   "%select_ln3450_12 = select i1 %tmp_16, i32 %add_ln3469_12, i32 %sub_ln3459_12" [source/imgproc/core/xf_math.h:3450]   --->   Operation 227 'select' 'select_ln3450_12' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_12, i32 31" [source/imgproc/core/xf_math.h:3471]   --->   Operation 228 'bitselect' 'tmp_17' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.80ns)   --->   "%xor_ln3471_12 = xor i1 %tmp_17, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 229 'xor' 'xor_ln3471_12' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%empty_45 = trunc i32 %select_ln3450_12" [source/imgproc/core/xf_math.h:3450]   --->   Operation 230 'trunc' 'empty_45' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%R_1_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_45, i2 %tmp_14_cast" [source/imgproc/core/xf_math.h:3450]   --->   Operation 231 'bitconcatenate' 'R_1_13' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%tmpQ_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i1 %xor_ln3471_11, i1 %xor_ln3471_12, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 232 'bitconcatenate' 'tmpQ_13' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_13)   --->   "%or_ln3457_13 = or i16 %tmpQ_13, i16 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 233 'or' 'or_ln3457_13' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_13)   --->   "%zext_ln3459_13 = zext i16 %or_ln3457_13" [source/imgproc/core/xf_math.h:3459]   --->   Operation 234 'zext' 'zext_ln3459_13' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (1.89ns) (out node of the LUT)   --->   "%sub_ln3459_13 = sub i32 %R_1_13, i32 %zext_ln3459_13" [source/imgproc/core/xf_math.h:3459]   --->   Operation 235 'sub' 'sub_ln3459_13' <Predicate = (!icmp_ln79)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_13)   --->   "%or_ln3467_13 = or i16 %tmpQ_13, i16 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 236 'or' 'or_ln3467_13' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_13)   --->   "%zext_ln3469_13 = zext i16 %or_ln3467_13" [source/imgproc/core/xf_math.h:3469]   --->   Operation 237 'zext' 'zext_ln3469_13' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln3469_13 = add i32 %R_1_13, i32 %zext_ln3469_13" [source/imgproc/core/xf_math.h:3469]   --->   Operation 238 'add' 'add_ln3469_13' <Predicate = (!icmp_ln79)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 239 [1/1] (0.70ns)   --->   "%select_ln3450_13 = select i1 %tmp_17, i32 %add_ln3469_13, i32 %sub_ln3459_13" [source/imgproc/core/xf_math.h:3450]   --->   Operation 239 'select' 'select_ln3450_13' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_13, i32 31" [source/imgproc/core/xf_math.h:3471]   --->   Operation 240 'bitselect' 'tmp_18' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%empty_46 = trunc i32 %select_ln3450_13" [source/imgproc/core/xf_math.h:3450]   --->   Operation 241 'trunc' 'empty_46' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.92>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [source/imgproc/xf_magnitude.hpp:65]   --->   Operation 242 'specpipeline' 'specpipeline_ln65' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280" [source/imgproc/xf_magnitude.hpp:65]   --->   Operation 243 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [source/imgproc/xf_magnitude.hpp:65]   --->   Operation 244 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.80ns)   --->   "%xor_ln3471_13 = xor i1 %tmp_18, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 245 'xor' 'xor_ln3471_13' <Predicate = (!icmp_ln79)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%R_1_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_46, i2 %trunc_ln67" [source/imgproc/core/xf_math.h:3450]   --->   Operation 246 'bitconcatenate' 'R_1_14' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%tmpQ_14 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i1 %xor_ln3471_11, i1 %xor_ln3471_12, i1 %xor_ln3471_13, i2 0" [source/imgproc/core/xf_math.h:3471]   --->   Operation 247 'bitconcatenate' 'tmpQ_14' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_14)   --->   "%or_ln3457_14 = or i17 %tmpQ_14, i17 1" [source/imgproc/core/xf_math.h:3457]   --->   Operation 248 'or' 'or_ln3457_14' <Predicate = (!icmp_ln79 & !tmp_18)> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node sub_ln3459_14)   --->   "%zext_ln3459_14 = zext i17 %or_ln3457_14" [source/imgproc/core/xf_math.h:3459]   --->   Operation 249 'zext' 'zext_ln3459_14' <Predicate = (!icmp_ln79 & !tmp_18)> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (1.89ns) (out node of the LUT)   --->   "%sub_ln3459_14 = sub i32 %R_1_14, i32 %zext_ln3459_14" [source/imgproc/core/xf_math.h:3459]   --->   Operation 250 'sub' 'sub_ln3459_14' <Predicate = (!icmp_ln79 & !tmp_18)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_14)   --->   "%or_ln3467_14 = or i17 %tmpQ_14, i17 3" [source/imgproc/core/xf_math.h:3467]   --->   Operation 251 'or' 'or_ln3467_14' <Predicate = (!icmp_ln79 & tmp_18)> <Delay = 0.00>
ST_16 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln3469_14)   --->   "%zext_ln3469_14 = zext i17 %or_ln3467_14" [source/imgproc/core/xf_math.h:3469]   --->   Operation 252 'zext' 'zext_ln3469_14' <Predicate = (!icmp_ln79 & tmp_18)> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln3469_14 = add i32 %R_1_14, i32 %zext_ln3469_14" [source/imgproc/core/xf_math.h:3469]   --->   Operation 253 'add' 'add_ln3469_14' <Predicate = (!icmp_ln79 & tmp_18)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3471_14)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln3469_14, i32 31" [source/imgproc/core/xf_math.h:3471]   --->   Operation 254 'bitselect' 'tmp_19' <Predicate = (!icmp_ln79 & tmp_18)> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3471_14)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln3459_14, i32 31" [source/imgproc/core/xf_math.h:3471]   --->   Operation 255 'bitselect' 'tmp_20' <Predicate = (!icmp_ln79 & !tmp_18)> <Delay = 0.00>
ST_16 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln3471_14)   --->   "%select_ln3450_14 = select i1 %tmp_18, i1 %tmp_19, i1 %tmp_20" [source/imgproc/core/xf_math.h:3450]   --->   Operation 256 'select' 'select_ln3450_14' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 257 [1/1] (0.81ns) (out node of the LUT)   --->   "%xor_ln3471_14 = xor i1 %select_ln3450_14, i1 1" [source/imgproc/core/xf_math.h:3471]   --->   Operation 257 'xor' 'xor_ln3471_14' <Predicate = (!icmp_ln79)> <Delay = 0.81> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%select_ln3471_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i1 %xor_ln3471_11, i1 %xor_ln3471_12, i1 %xor_ln3471_13, i1 %xor_ln3471_14" [source/imgproc/core/xf_math.h:3471]   --->   Operation 258 'bitconcatenate' 'select_ln3471_s' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (3.41ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %magnitude_mat_4216, i16 %select_ln3471_s" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 259 'write' 'write_ln174' <Predicate = (!icmp_ln79)> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3840> <FIFO>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 260 'br' 'br_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 261 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gradx1_mat_4211]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grady1_mat_4214]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ magnitude_mat_4216]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
br_ln72                (br               ) [ 011111111111111111]
i                      (phi              ) [ 001000000000000000]
i_2                    (add              ) [ 011111111111111111]
icmp_ln72              (icmp             ) [ 001111111111111111]
br_ln72                (br               ) [ 000000000000000000]
speclooptripcount_ln65 (speclooptripcount) [ 000000000000000000]
specloopname_ln65      (specloopname     ) [ 000000000000000000]
br_ln79                (br               ) [ 001111111111111111]
ret_ln116              (ret              ) [ 000000000000000000]
j                      (phi              ) [ 000100000000000000]
j_2                    (add              ) [ 001111111111111111]
icmp_ln79              (icmp             ) [ 001111111111111111]
br_ln79                (br               ) [ 000000000000000000]
tmp_V                  (read             ) [ 000000000000000000]
tmp_V_9                (read             ) [ 000000000000000000]
tmp_1                  (bitselect        ) [ 000000000000000000]
sub_ln98               (sub              ) [ 000000000000000000]
p_1                    (select           ) [ 000101100000000000]
tmp_3                  (bitselect        ) [ 000000000000000000]
sub_ln99               (sub              ) [ 000000000000000000]
q_1                    (select           ) [ 000101000000000000]
sext_ln106             (sext             ) [ 000100111000000000]
sext_ln105             (sext             ) [ 000100011000000000]
tempgx                 (mul              ) [ 000100000100000000]
tempgy                 (mul              ) [ 000100000100000000]
result_temp            (add              ) [ 000000000000000000]
trunc_ln67             (trunc            ) [ 000100000011111110]
tmp_4                  (partselect       ) [ 000000000000000000]
icmp_ln3471            (icmp             ) [ 000100000011111110]
tmp_13_cast            (partselect       ) [ 000000000000000000]
tmp_2                  (partselect       ) [ 000000000000000000]
R_2                    (bitconcatenate   ) [ 000000000000000000]
R_2_0_cast             (zext             ) [ 000000000000000000]
tmpR_1                 (add              ) [ 000000000000000000]
tmp                    (partselect       ) [ 000000000000000000]
R_1_1                  (bitconcatenate   ) [ 000000000000000000]
R_1_1_cast             (sext             ) [ 000000000000000000]
tmpQ_s                 (bitconcatenate   ) [ 000000000000000000]
or_ln3457              (or               ) [ 000000000000000000]
zext_ln3459            (zext             ) [ 000000000000000000]
sub_ln3459             (sub              ) [ 000000000000000000]
or_ln3467              (or               ) [ 000000000000000000]
zext_ln3469            (zext             ) [ 000000000000000000]
add_ln3469             (add              ) [ 000000000000000000]
select_ln3450          (select           ) [ 000000000000000000]
tmp_5                  (bitselect        ) [ 000100000010000000]
xor_ln3471             (xor              ) [ 000100000011111110]
tmp_2_cast             (partselect       ) [ 000000000000000000]
R_1_2                  (bitconcatenate   ) [ 000000000000000000]
R_1_2_cast             (sext             ) [ 000000000000000000]
tmpQ_1                 (bitconcatenate   ) [ 000000000000000000]
or_ln3457_1            (or               ) [ 000000000000000000]
zext_ln3459_1          (zext             ) [ 000000000000000000]
sub_ln3459_1           (sub              ) [ 000100000010000000]
or_ln3467_1            (or               ) [ 000000000000000000]
zext_ln3469_1          (zext             ) [ 000000000000000000]
add_ln3469_1           (add              ) [ 000100000010000000]
tmp_3_cast             (partselect       ) [ 000100000010000000]
tmp_4_cast             (partselect       ) [ 000100000010000000]
tmp_5_cast             (partselect       ) [ 000100000011000000]
tmp_6_cast             (partselect       ) [ 000100000011000000]
tmp_7_cast             (partselect       ) [ 000100000011100000]
tmp_8_cast             (partselect       ) [ 000100000011100000]
tmp_9_cast             (partselect       ) [ 000100000011110000]
tmp_10_cast            (partselect       ) [ 000100000011110000]
tmp_11_cast            (partselect       ) [ 000100000011111000]
tmp_12_cast            (partselect       ) [ 000100000011111000]
tmp_1313_cast          (partselect       ) [ 000100000011111100]
tmp_14_cast            (partselect       ) [ 000100000011111100]
select_ln3450_1        (select           ) [ 000000000000000000]
tmp_6                  (bitselect        ) [ 000000000000000000]
xor_ln3471_1           (xor              ) [ 000100000001111110]
R_1_3                  (bitconcatenate   ) [ 000000000000000000]
R_1_3_cast             (sext             ) [ 000000000000000000]
tmpQ_3                 (bitconcatenate   ) [ 000000000000000000]
or_ln3457_2            (or               ) [ 000000000000000000]
zext_ln3459_2          (zext             ) [ 000000000000000000]
sub_ln3459_2           (sub              ) [ 000000000000000000]
or_ln3467_2            (or               ) [ 000000000000000000]
zext_ln3469_2          (zext             ) [ 000000000000000000]
add_ln3469_2           (add              ) [ 000000000000000000]
select_ln3450_2        (select           ) [ 000000000000000000]
tmp_7                  (bitselect        ) [ 000000000000000000]
xor_ln3471_2           (xor              ) [ 000100000001111110]
R_1_4                  (bitconcatenate   ) [ 000000000000000000]
R_1_4_cast             (sext             ) [ 000000000000000000]
tmpQ_4                 (bitconcatenate   ) [ 000000000000000000]
or_ln3457_3            (or               ) [ 000000000000000000]
zext_ln3459_3          (zext             ) [ 000000000000000000]
sub_ln3459_3           (sub              ) [ 000000000000000000]
or_ln3467_3            (or               ) [ 000000000000000000]
zext_ln3469_3          (zext             ) [ 000000000000000000]
add_ln3469_3           (add              ) [ 000000000000000000]
select_ln3450_3        (select           ) [ 000100000001000000]
tmp_8                  (bitselect        ) [ 000100000001000000]
xor_ln3471_3           (xor              ) [ 000100000000111110]
R_1_5                  (bitconcatenate   ) [ 000000000000000000]
R_1_5_cast             (sext             ) [ 000000000000000000]
tmpQ_5                 (bitconcatenate   ) [ 000000000000000000]
or_ln3457_4            (or               ) [ 000000000000000000]
zext_ln3459_4          (zext             ) [ 000000000000000000]
sub_ln3459_4           (sub              ) [ 000000000000000000]
or_ln3467_4            (or               ) [ 000000000000000000]
zext_ln3469_4          (zext             ) [ 000000000000000000]
add_ln3469_4           (add              ) [ 000000000000000000]
select_ln3450_4        (select           ) [ 000000000000000000]
tmp_9                  (bitselect        ) [ 000000000000000000]
xor_ln3471_4           (xor              ) [ 000100000000111110]
R_1_6                  (bitconcatenate   ) [ 000000000000000000]
R_1_6_cast             (sext             ) [ 000000000000000000]
tmpQ_6                 (bitconcatenate   ) [ 000000000000000000]
or_ln3457_5            (or               ) [ 000000000000000000]
zext_ln3459_5          (zext             ) [ 000000000000000000]
sub_ln3459_5           (sub              ) [ 000000000000000000]
or_ln3467_5            (or               ) [ 000000000000000000]
zext_ln3469_5          (zext             ) [ 000000000000000000]
add_ln3469_5           (add              ) [ 000000000000000000]
select_ln3450_5        (select           ) [ 000100000000100000]
tmp_10                 (bitselect        ) [ 000100000000100000]
xor_ln3471_5           (xor              ) [ 000100000000011110]
R_1_7                  (bitconcatenate   ) [ 000000000000000000]
R_1_7_cast             (sext             ) [ 000000000000000000]
tmpQ_7                 (bitconcatenate   ) [ 000000000000000000]
or_ln3457_6            (or               ) [ 000000000000000000]
zext_ln3459_6          (zext             ) [ 000000000000000000]
sub_ln3459_6           (sub              ) [ 000000000000000000]
or_ln3467_6            (or               ) [ 000000000000000000]
zext_ln3469_6          (zext             ) [ 000000000000000000]
add_ln3469_6           (add              ) [ 000000000000000000]
select_ln3450_6        (select           ) [ 000000000000000000]
tmp_11                 (bitselect        ) [ 000000000000000000]
xor_ln3471_6           (xor              ) [ 000100000000011110]
R_1_8                  (bitconcatenate   ) [ 000000000000000000]
R_1_8_cast             (sext             ) [ 000000000000000000]
tmpQ_8                 (bitconcatenate   ) [ 000000000000000000]
or_ln3457_7            (or               ) [ 000000000000000000]
zext_ln3459_7          (zext             ) [ 000000000000000000]
sub_ln3459_7           (sub              ) [ 000000000000000000]
or_ln3467_7            (or               ) [ 000000000000000000]
zext_ln3469_7          (zext             ) [ 000000000000000000]
add_ln3469_7           (add              ) [ 000000000000000000]
select_ln3450_7        (select           ) [ 000100000000010000]
tmp_12                 (bitselect        ) [ 000100000000010000]
xor_ln3471_7           (xor              ) [ 000100000000001110]
R_1_9                  (bitconcatenate   ) [ 000000000000000000]
R_1_9_cast             (sext             ) [ 000000000000000000]
tmpQ_9                 (bitconcatenate   ) [ 000000000000000000]
or_ln3457_8            (or               ) [ 000000000000000000]
zext_ln3459_8          (zext             ) [ 000000000000000000]
sub_ln3459_8           (sub              ) [ 000000000000000000]
or_ln3467_8            (or               ) [ 000000000000000000]
zext_ln3469_8          (zext             ) [ 000000000000000000]
add_ln3469_8           (add              ) [ 000000000000000000]
select_ln3450_8        (select           ) [ 000000000000000000]
tmp_13                 (bitselect        ) [ 000000000000000000]
xor_ln3471_8           (xor              ) [ 000100000000001110]
R_1_s                  (bitconcatenate   ) [ 000000000000000000]
tmpQ_2                 (bitconcatenate   ) [ 000000000000000000]
or_ln3457_9            (or               ) [ 000000000000000000]
zext_ln3459_9          (zext             ) [ 000000000000000000]
sub_ln3459_9           (sub              ) [ 000000000000000000]
or_ln3467_9            (or               ) [ 000000000000000000]
zext_ln3469_9          (zext             ) [ 000000000000000000]
add_ln3469_9           (add              ) [ 000000000000000000]
select_ln3450_9        (select           ) [ 000000000000000000]
tmp_14                 (bitselect        ) [ 000100000000001000]
empty                  (trunc            ) [ 000100000000001000]
xor_ln3471_9           (xor              ) [ 000100000000000110]
R_1_10                 (bitconcatenate   ) [ 000000000000000000]
tmpQ_10                (bitconcatenate   ) [ 000000000000000000]
or_ln3457_10           (or               ) [ 000000000000000000]
zext_ln3459_10         (zext             ) [ 000000000000000000]
sub_ln3459_10          (sub              ) [ 000000000000000000]
or_ln3467_10           (or               ) [ 000000000000000000]
zext_ln3469_10         (zext             ) [ 000000000000000000]
add_ln3469_10          (add              ) [ 000000000000000000]
select_ln3450_10       (select           ) [ 000000000000000000]
tmp_15                 (bitselect        ) [ 000000000000000000]
xor_ln3471_10          (xor              ) [ 000100000000000110]
empty_43               (trunc            ) [ 000000000000000000]
R_1_11                 (bitconcatenate   ) [ 000000000000000000]
tmpQ_11                (bitconcatenate   ) [ 000000000000000000]
or_ln3457_11           (or               ) [ 000000000000000000]
zext_ln3459_11         (zext             ) [ 000000000000000000]
sub_ln3459_11          (sub              ) [ 000000000000000000]
or_ln3467_11           (or               ) [ 000000000000000000]
zext_ln3469_11         (zext             ) [ 000000000000000000]
add_ln3469_11          (add              ) [ 000000000000000000]
select_ln3450_11       (select           ) [ 000000000000000000]
tmp_16                 (bitselect        ) [ 000100000000000100]
empty_44               (trunc            ) [ 000100000000000100]
xor_ln3471_11          (xor              ) [ 000100000000000010]
R_1_12                 (bitconcatenate   ) [ 000000000000000000]
tmpQ_12                (bitconcatenate   ) [ 000000000000000000]
or_ln3457_12           (or               ) [ 000000000000000000]
zext_ln3459_12         (zext             ) [ 000000000000000000]
sub_ln3459_12          (sub              ) [ 000000000000000000]
or_ln3467_12           (or               ) [ 000000000000000000]
zext_ln3469_12         (zext             ) [ 000000000000000000]
add_ln3469_12          (add              ) [ 000000000000000000]
select_ln3450_12       (select           ) [ 000000000000000000]
tmp_17                 (bitselect        ) [ 000000000000000000]
xor_ln3471_12          (xor              ) [ 000100000000000010]
empty_45               (trunc            ) [ 000000000000000000]
R_1_13                 (bitconcatenate   ) [ 000000000000000000]
tmpQ_13                (bitconcatenate   ) [ 000000000000000000]
or_ln3457_13           (or               ) [ 000000000000000000]
zext_ln3459_13         (zext             ) [ 000000000000000000]
sub_ln3459_13          (sub              ) [ 000000000000000000]
or_ln3467_13           (or               ) [ 000000000000000000]
zext_ln3469_13         (zext             ) [ 000000000000000000]
add_ln3469_13          (add              ) [ 000000000000000000]
select_ln3450_13       (select           ) [ 000000000000000000]
tmp_18                 (bitselect        ) [ 000100000000000010]
empty_46               (trunc            ) [ 000100000000000010]
specpipeline_ln65      (specpipeline     ) [ 000000000000000000]
speclooptripcount_ln65 (speclooptripcount) [ 000000000000000000]
specloopname_ln65      (specloopname     ) [ 000000000000000000]
xor_ln3471_13          (xor              ) [ 000000000000000000]
R_1_14                 (bitconcatenate   ) [ 000000000000000000]
tmpQ_14                (bitconcatenate   ) [ 000000000000000000]
or_ln3457_14           (or               ) [ 000000000000000000]
zext_ln3459_14         (zext             ) [ 000000000000000000]
sub_ln3459_14          (sub              ) [ 000000000000000000]
or_ln3467_14           (or               ) [ 000000000000000000]
zext_ln3469_14         (zext             ) [ 000000000000000000]
add_ln3469_14          (add              ) [ 000000000000000000]
tmp_19                 (bitselect        ) [ 000000000000000000]
tmp_20                 (bitselect        ) [ 000000000000000000]
select_ln3450_14       (select           ) [ 000000000000000000]
xor_ln3471_14          (xor              ) [ 000000000000000000]
select_ln3471_s        (bitconcatenate   ) [ 000000000000000000]
write_ln174            (write            ) [ 000000000000000000]
br_ln0                 (br               ) [ 001111111111111111]
br_ln0                 (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gradx1_mat_4211">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradx1_mat_4211"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="grady1_mat_4214">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grady1_mat_4214"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="magnitude_mat_4216">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="magnitude_mat_4216"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i18.i2"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i21.i2"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i24.i2"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i27.i2"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_V_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_V_9_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_9/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_ln174_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="0" index="2" bw="16" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/16 "/>
</bind>
</comp>

<comp id="269" class="1005" name="i_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="10" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="j_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="1"/>
<pin id="282" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="j_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="11" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="i_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln72_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="10" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln79_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="0" index="1" bw="11" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sub_ln98_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="0"/>
<pin id="326" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln98/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="0" index="2" bw="16" slack="0"/>
<pin id="333" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="0"/>
<pin id="340" dir="0" index="2" bw="5" slack="0"/>
<pin id="341" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sub_ln99_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="0"/>
<pin id="348" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln99/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="q_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="0"/>
<pin id="354" dir="0" index="2" bw="16" slack="0"/>
<pin id="355" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q_1/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sext_ln106_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln105_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="2"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln105/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln67_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/9 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="0" index="3" bw="6" slack="0"/>
<pin id="373" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln3471_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="0" index="1" bw="2" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3471/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_13_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="0" index="3" bw="6" slack="0"/>
<pin id="388" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13_cast/9 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="0"/>
<pin id="396" dir="0" index="3" bw="6" slack="0"/>
<pin id="397" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="R_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="2" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_2/9 "/>
</bind>
</comp>

<comp id="409" class="1004" name="R_2_0_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="R_2_0_cast/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmpR_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpR_1/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="0" index="2" bw="3" slack="0"/>
<pin id="423" dir="0" index="3" bw="4" slack="0"/>
<pin id="424" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="R_1_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="3" slack="0"/>
<pin id="432" dir="0" index="2" bw="2" slack="0"/>
<pin id="433" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_1/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="R_1_1_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="R_1_1_cast/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmpQ_s_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_s/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="or_ln3457_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="0"/>
<pin id="451" dir="0" index="1" bw="3" slack="0"/>
<pin id="452" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln3459_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="0"/>
<pin id="457" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sub_ln3459_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="0" index="1" bw="3" slack="0"/>
<pin id="462" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459/9 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln3467_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="0"/>
<pin id="467" dir="0" index="1" bw="3" slack="0"/>
<pin id="468" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln3469_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469/9 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln3469_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="0" index="1" bw="3" slack="0"/>
<pin id="478" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln3450_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="6" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_5_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="6" slack="0"/>
<pin id="492" dir="0" index="2" bw="4" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="xor_ln3471_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471/9 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_2_cast_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="6" slack="0"/>
<pin id="507" dir="0" index="3" bw="6" slack="0"/>
<pin id="508" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2_cast/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="R_1_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="6" slack="0"/>
<pin id="515" dir="0" index="2" bw="2" slack="0"/>
<pin id="516" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_2/9 "/>
</bind>
</comp>

<comp id="520" class="1004" name="R_1_2_cast_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="R_1_2_cast/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmpQ_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="0" index="3" bw="1" slack="0"/>
<pin id="529" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_1/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="or_ln3457_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="4" slack="0"/>
<pin id="537" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_1/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln3459_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_1/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sub_ln3459_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="4" slack="0"/>
<pin id="547" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_1/9 "/>
</bind>
</comp>

<comp id="550" class="1004" name="or_ln3467_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="0"/>
<pin id="553" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_1/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln3469_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_1/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln3469_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="4" slack="0"/>
<pin id="563" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_1/9 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_3_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="2" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="6" slack="0"/>
<pin id="570" dir="0" index="3" bw="6" slack="0"/>
<pin id="571" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3_cast/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_4_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="6" slack="0"/>
<pin id="579" dir="0" index="3" bw="6" slack="0"/>
<pin id="580" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_cast/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_5_cast_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="0" index="2" bw="6" slack="0"/>
<pin id="588" dir="0" index="3" bw="6" slack="0"/>
<pin id="589" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_cast/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_6_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="6" slack="0"/>
<pin id="597" dir="0" index="3" bw="6" slack="0"/>
<pin id="598" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6_cast/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_7_cast_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="0" index="3" bw="6" slack="0"/>
<pin id="607" dir="1" index="4" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_cast/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_8_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="5" slack="0"/>
<pin id="615" dir="0" index="3" bw="5" slack="0"/>
<pin id="616" dir="1" index="4" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8_cast/9 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_9_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="0" index="2" bw="5" slack="0"/>
<pin id="624" dir="0" index="3" bw="5" slack="0"/>
<pin id="625" dir="1" index="4" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_cast/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_10_cast_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="5" slack="0"/>
<pin id="633" dir="0" index="3" bw="5" slack="0"/>
<pin id="634" dir="1" index="4" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10_cast/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_11_cast_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="0" index="3" bw="5" slack="0"/>
<pin id="643" dir="1" index="4" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_cast/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_12_cast_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="0" index="2" bw="4" slack="0"/>
<pin id="651" dir="0" index="3" bw="4" slack="0"/>
<pin id="652" dir="1" index="4" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12_cast/9 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_1313_cast_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="0" index="2" bw="4" slack="0"/>
<pin id="660" dir="0" index="3" bw="4" slack="0"/>
<pin id="661" dir="1" index="4" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1313_cast/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_14_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="0" index="2" bw="3" slack="0"/>
<pin id="669" dir="0" index="3" bw="3" slack="0"/>
<pin id="670" dir="1" index="4" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14_cast/9 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln3450_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="0" index="1" bw="9" slack="1"/>
<pin id="677" dir="0" index="2" bw="9" slack="1"/>
<pin id="678" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_1/10 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_6_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="9" slack="0"/>
<pin id="682" dir="0" index="2" bw="5" slack="0"/>
<pin id="683" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="687" class="1004" name="xor_ln3471_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_1/10 "/>
</bind>
</comp>

<comp id="693" class="1004" name="R_1_3_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="0"/>
<pin id="695" dir="0" index="1" bw="9" slack="0"/>
<pin id="696" dir="0" index="2" bw="2" slack="1"/>
<pin id="697" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_3/10 "/>
</bind>
</comp>

<comp id="700" class="1004" name="R_1_3_cast_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="11" slack="0"/>
<pin id="702" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="R_1_3_cast/10 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmpQ_3_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="1"/>
<pin id="707" dir="0" index="2" bw="1" slack="1"/>
<pin id="708" dir="0" index="3" bw="1" slack="0"/>
<pin id="709" dir="0" index="4" bw="1" slack="0"/>
<pin id="710" dir="1" index="5" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_3/10 "/>
</bind>
</comp>

<comp id="714" class="1004" name="or_ln3457_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="5" slack="0"/>
<pin id="716" dir="0" index="1" bw="5" slack="0"/>
<pin id="717" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_2/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln3459_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="5" slack="0"/>
<pin id="722" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_2/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sub_ln3459_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="11" slack="0"/>
<pin id="726" dir="0" index="1" bw="5" slack="0"/>
<pin id="727" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_2/10 "/>
</bind>
</comp>

<comp id="730" class="1004" name="or_ln3467_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="5" slack="0"/>
<pin id="732" dir="0" index="1" bw="5" slack="0"/>
<pin id="733" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_2/10 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln3469_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="5" slack="0"/>
<pin id="738" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_2/10 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln3469_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="11" slack="0"/>
<pin id="742" dir="0" index="1" bw="5" slack="0"/>
<pin id="743" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_2/10 "/>
</bind>
</comp>

<comp id="746" class="1004" name="select_ln3450_2_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="12" slack="0"/>
<pin id="749" dir="0" index="2" bw="12" slack="0"/>
<pin id="750" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_2/10 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_7_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="12" slack="0"/>
<pin id="757" dir="0" index="2" bw="5" slack="0"/>
<pin id="758" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="762" class="1004" name="xor_ln3471_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_2/10 "/>
</bind>
</comp>

<comp id="768" class="1004" name="R_1_4_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="14" slack="0"/>
<pin id="770" dir="0" index="1" bw="12" slack="0"/>
<pin id="771" dir="0" index="2" bw="2" slack="1"/>
<pin id="772" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_4/10 "/>
</bind>
</comp>

<comp id="775" class="1004" name="R_1_4_cast_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="14" slack="0"/>
<pin id="777" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="R_1_4_cast/10 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmpQ_4_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="6" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="1"/>
<pin id="782" dir="0" index="2" bw="1" slack="1"/>
<pin id="783" dir="0" index="3" bw="1" slack="0"/>
<pin id="784" dir="0" index="4" bw="1" slack="0"/>
<pin id="785" dir="0" index="5" bw="1" slack="0"/>
<pin id="786" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_4/10 "/>
</bind>
</comp>

<comp id="791" class="1004" name="or_ln3457_3_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="0"/>
<pin id="793" dir="0" index="1" bw="6" slack="0"/>
<pin id="794" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_3/10 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln3459_3_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="6" slack="0"/>
<pin id="799" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_3/10 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sub_ln3459_3_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="14" slack="0"/>
<pin id="803" dir="0" index="1" bw="6" slack="0"/>
<pin id="804" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_3/10 "/>
</bind>
</comp>

<comp id="807" class="1004" name="or_ln3467_3_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="0"/>
<pin id="809" dir="0" index="1" bw="6" slack="0"/>
<pin id="810" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_3/10 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln3469_3_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="6" slack="0"/>
<pin id="815" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_3/10 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln3469_3_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="14" slack="0"/>
<pin id="819" dir="0" index="1" bw="6" slack="0"/>
<pin id="820" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_3/10 "/>
</bind>
</comp>

<comp id="823" class="1004" name="select_ln3450_3_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="15" slack="0"/>
<pin id="826" dir="0" index="2" bw="15" slack="0"/>
<pin id="827" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_3/10 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_8_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="15" slack="0"/>
<pin id="834" dir="0" index="2" bw="5" slack="0"/>
<pin id="835" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="839" class="1004" name="xor_ln3471_3_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_3/11 "/>
</bind>
</comp>

<comp id="844" class="1004" name="R_1_5_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="17" slack="0"/>
<pin id="846" dir="0" index="1" bw="15" slack="1"/>
<pin id="847" dir="0" index="2" bw="2" slack="2"/>
<pin id="848" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_5/11 "/>
</bind>
</comp>

<comp id="850" class="1004" name="R_1_5_cast_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="17" slack="0"/>
<pin id="852" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="R_1_5_cast/11 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmpQ_5_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="7" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="2"/>
<pin id="857" dir="0" index="2" bw="1" slack="2"/>
<pin id="858" dir="0" index="3" bw="1" slack="1"/>
<pin id="859" dir="0" index="4" bw="1" slack="1"/>
<pin id="860" dir="0" index="5" bw="1" slack="0"/>
<pin id="861" dir="0" index="6" bw="1" slack="0"/>
<pin id="862" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_5/11 "/>
</bind>
</comp>

<comp id="866" class="1004" name="or_ln3457_4_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="7" slack="0"/>
<pin id="868" dir="0" index="1" bw="7" slack="0"/>
<pin id="869" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_4/11 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln3459_4_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="7" slack="0"/>
<pin id="874" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_4/11 "/>
</bind>
</comp>

<comp id="876" class="1004" name="sub_ln3459_4_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="17" slack="0"/>
<pin id="878" dir="0" index="1" bw="7" slack="0"/>
<pin id="879" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_4/11 "/>
</bind>
</comp>

<comp id="882" class="1004" name="or_ln3467_4_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="7" slack="0"/>
<pin id="884" dir="0" index="1" bw="7" slack="0"/>
<pin id="885" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_4/11 "/>
</bind>
</comp>

<comp id="888" class="1004" name="zext_ln3469_4_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="7" slack="0"/>
<pin id="890" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_4/11 "/>
</bind>
</comp>

<comp id="892" class="1004" name="add_ln3469_4_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="17" slack="0"/>
<pin id="894" dir="0" index="1" bw="7" slack="0"/>
<pin id="895" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_4/11 "/>
</bind>
</comp>

<comp id="898" class="1004" name="select_ln3450_4_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="0" index="1" bw="18" slack="0"/>
<pin id="901" dir="0" index="2" bw="18" slack="0"/>
<pin id="902" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_4/11 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_9_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="18" slack="0"/>
<pin id="908" dir="0" index="2" bw="6" slack="0"/>
<pin id="909" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="913" class="1004" name="xor_ln3471_4_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_4/11 "/>
</bind>
</comp>

<comp id="919" class="1004" name="R_1_6_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="20" slack="0"/>
<pin id="921" dir="0" index="1" bw="18" slack="0"/>
<pin id="922" dir="0" index="2" bw="2" slack="2"/>
<pin id="923" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_6/11 "/>
</bind>
</comp>

<comp id="926" class="1004" name="R_1_6_cast_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="20" slack="0"/>
<pin id="928" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="R_1_6_cast/11 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmpQ_6_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="0" index="1" bw="1" slack="2"/>
<pin id="933" dir="0" index="2" bw="1" slack="2"/>
<pin id="934" dir="0" index="3" bw="1" slack="1"/>
<pin id="935" dir="0" index="4" bw="1" slack="1"/>
<pin id="936" dir="0" index="5" bw="1" slack="0"/>
<pin id="937" dir="0" index="6" bw="1" slack="0"/>
<pin id="938" dir="0" index="7" bw="1" slack="0"/>
<pin id="939" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_6/11 "/>
</bind>
</comp>

<comp id="944" class="1004" name="or_ln3457_5_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="0"/>
<pin id="946" dir="0" index="1" bw="8" slack="0"/>
<pin id="947" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_5/11 "/>
</bind>
</comp>

<comp id="950" class="1004" name="zext_ln3459_5_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="0"/>
<pin id="952" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_5/11 "/>
</bind>
</comp>

<comp id="954" class="1004" name="sub_ln3459_5_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="20" slack="0"/>
<pin id="956" dir="0" index="1" bw="8" slack="0"/>
<pin id="957" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_5/11 "/>
</bind>
</comp>

<comp id="960" class="1004" name="or_ln3467_5_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="8" slack="0"/>
<pin id="963" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_5/11 "/>
</bind>
</comp>

<comp id="966" class="1004" name="zext_ln3469_5_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="0"/>
<pin id="968" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_5/11 "/>
</bind>
</comp>

<comp id="970" class="1004" name="add_ln3469_5_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="20" slack="0"/>
<pin id="972" dir="0" index="1" bw="8" slack="0"/>
<pin id="973" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_5/11 "/>
</bind>
</comp>

<comp id="976" class="1004" name="select_ln3450_5_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="21" slack="0"/>
<pin id="979" dir="0" index="2" bw="21" slack="0"/>
<pin id="980" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_5/11 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_10_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="21" slack="0"/>
<pin id="987" dir="0" index="2" bw="6" slack="0"/>
<pin id="988" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="992" class="1004" name="xor_ln3471_5_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="1"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_5/12 "/>
</bind>
</comp>

<comp id="997" class="1004" name="R_1_7_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="23" slack="0"/>
<pin id="999" dir="0" index="1" bw="21" slack="1"/>
<pin id="1000" dir="0" index="2" bw="2" slack="3"/>
<pin id="1001" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_7/12 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="R_1_7_cast_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="23" slack="0"/>
<pin id="1005" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="R_1_7_cast/12 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmpQ_7_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="9" slack="0"/>
<pin id="1009" dir="0" index="1" bw="1" slack="3"/>
<pin id="1010" dir="0" index="2" bw="1" slack="3"/>
<pin id="1011" dir="0" index="3" bw="1" slack="2"/>
<pin id="1012" dir="0" index="4" bw="1" slack="2"/>
<pin id="1013" dir="0" index="5" bw="1" slack="1"/>
<pin id="1014" dir="0" index="6" bw="1" slack="1"/>
<pin id="1015" dir="0" index="7" bw="1" slack="0"/>
<pin id="1016" dir="0" index="8" bw="1" slack="0"/>
<pin id="1017" dir="1" index="9" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_7/12 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="or_ln3457_6_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="9" slack="0"/>
<pin id="1023" dir="0" index="1" bw="9" slack="0"/>
<pin id="1024" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_6/12 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="zext_ln3459_6_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="9" slack="0"/>
<pin id="1029" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_6/12 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="sub_ln3459_6_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="23" slack="0"/>
<pin id="1033" dir="0" index="1" bw="9" slack="0"/>
<pin id="1034" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_6/12 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="or_ln3467_6_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="9" slack="0"/>
<pin id="1039" dir="0" index="1" bw="9" slack="0"/>
<pin id="1040" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_6/12 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="zext_ln3469_6_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="9" slack="0"/>
<pin id="1045" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_6/12 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="add_ln3469_6_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="23" slack="0"/>
<pin id="1049" dir="0" index="1" bw="9" slack="0"/>
<pin id="1050" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_6/12 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="select_ln3450_6_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="1"/>
<pin id="1055" dir="0" index="1" bw="24" slack="0"/>
<pin id="1056" dir="0" index="2" bw="24" slack="0"/>
<pin id="1057" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_6/12 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_11_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="24" slack="0"/>
<pin id="1063" dir="0" index="2" bw="6" slack="0"/>
<pin id="1064" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="xor_ln3471_6_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_6/12 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="R_1_8_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="26" slack="0"/>
<pin id="1076" dir="0" index="1" bw="24" slack="0"/>
<pin id="1077" dir="0" index="2" bw="2" slack="3"/>
<pin id="1078" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_8/12 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="R_1_8_cast_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="26" slack="0"/>
<pin id="1083" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="R_1_8_cast/12 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmpQ_8_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="10" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="3"/>
<pin id="1088" dir="0" index="2" bw="1" slack="3"/>
<pin id="1089" dir="0" index="3" bw="1" slack="2"/>
<pin id="1090" dir="0" index="4" bw="1" slack="2"/>
<pin id="1091" dir="0" index="5" bw="1" slack="1"/>
<pin id="1092" dir="0" index="6" bw="1" slack="1"/>
<pin id="1093" dir="0" index="7" bw="1" slack="0"/>
<pin id="1094" dir="0" index="8" bw="1" slack="0"/>
<pin id="1095" dir="0" index="9" bw="1" slack="0"/>
<pin id="1096" dir="1" index="10" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_8/12 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="or_ln3457_7_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="10" slack="0"/>
<pin id="1103" dir="0" index="1" bw="10" slack="0"/>
<pin id="1104" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_7/12 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="zext_ln3459_7_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="10" slack="0"/>
<pin id="1109" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_7/12 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="sub_ln3459_7_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="26" slack="0"/>
<pin id="1113" dir="0" index="1" bw="10" slack="0"/>
<pin id="1114" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_7/12 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="or_ln3467_7_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="10" slack="0"/>
<pin id="1119" dir="0" index="1" bw="10" slack="0"/>
<pin id="1120" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_7/12 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="zext_ln3469_7_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="10" slack="0"/>
<pin id="1125" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_7/12 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="add_ln3469_7_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="26" slack="0"/>
<pin id="1129" dir="0" index="1" bw="10" slack="0"/>
<pin id="1130" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_7/12 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="select_ln3450_7_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="27" slack="0"/>
<pin id="1136" dir="0" index="2" bw="27" slack="0"/>
<pin id="1137" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_7/12 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="tmp_12_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="27" slack="0"/>
<pin id="1144" dir="0" index="2" bw="6" slack="0"/>
<pin id="1145" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="xor_ln3471_7_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="1"/>
<pin id="1151" dir="0" index="1" bw="1" slack="0"/>
<pin id="1152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_7/13 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="R_1_9_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="29" slack="0"/>
<pin id="1156" dir="0" index="1" bw="27" slack="1"/>
<pin id="1157" dir="0" index="2" bw="2" slack="4"/>
<pin id="1158" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_9/13 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="R_1_9_cast_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="29" slack="0"/>
<pin id="1162" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="R_1_9_cast/13 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmpQ_9_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="11" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="4"/>
<pin id="1167" dir="0" index="2" bw="1" slack="4"/>
<pin id="1168" dir="0" index="3" bw="1" slack="3"/>
<pin id="1169" dir="0" index="4" bw="1" slack="3"/>
<pin id="1170" dir="0" index="5" bw="1" slack="2"/>
<pin id="1171" dir="0" index="6" bw="1" slack="2"/>
<pin id="1172" dir="0" index="7" bw="1" slack="1"/>
<pin id="1173" dir="0" index="8" bw="1" slack="1"/>
<pin id="1174" dir="0" index="9" bw="1" slack="0"/>
<pin id="1175" dir="0" index="10" bw="1" slack="0"/>
<pin id="1176" dir="1" index="11" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_9/13 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="or_ln3457_8_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="11" slack="0"/>
<pin id="1182" dir="0" index="1" bw="11" slack="0"/>
<pin id="1183" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_8/13 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="zext_ln3459_8_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="11" slack="0"/>
<pin id="1188" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_8/13 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="sub_ln3459_8_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="29" slack="0"/>
<pin id="1192" dir="0" index="1" bw="11" slack="0"/>
<pin id="1193" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_8/13 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="or_ln3467_8_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="11" slack="0"/>
<pin id="1198" dir="0" index="1" bw="11" slack="0"/>
<pin id="1199" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_8/13 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="zext_ln3469_8_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="11" slack="0"/>
<pin id="1204" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_8/13 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="add_ln3469_8_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="29" slack="0"/>
<pin id="1208" dir="0" index="1" bw="11" slack="0"/>
<pin id="1209" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_8/13 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="select_ln3450_8_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="1"/>
<pin id="1214" dir="0" index="1" bw="30" slack="0"/>
<pin id="1215" dir="0" index="2" bw="30" slack="0"/>
<pin id="1216" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_8/13 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="tmp_13_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="30" slack="0"/>
<pin id="1222" dir="0" index="2" bw="6" slack="0"/>
<pin id="1223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="xor_ln3471_8_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="0"/>
<pin id="1229" dir="0" index="1" bw="1" slack="0"/>
<pin id="1230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_8/13 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="R_1_s_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="0"/>
<pin id="1235" dir="0" index="1" bw="30" slack="0"/>
<pin id="1236" dir="0" index="2" bw="2" slack="4"/>
<pin id="1237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_s/13 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="tmpQ_2_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="12" slack="0"/>
<pin id="1242" dir="0" index="1" bw="1" slack="4"/>
<pin id="1243" dir="0" index="2" bw="1" slack="4"/>
<pin id="1244" dir="0" index="3" bw="1" slack="3"/>
<pin id="1245" dir="0" index="4" bw="1" slack="3"/>
<pin id="1246" dir="0" index="5" bw="1" slack="2"/>
<pin id="1247" dir="0" index="6" bw="1" slack="2"/>
<pin id="1248" dir="0" index="7" bw="1" slack="1"/>
<pin id="1249" dir="0" index="8" bw="1" slack="1"/>
<pin id="1250" dir="0" index="9" bw="1" slack="0"/>
<pin id="1251" dir="0" index="10" bw="1" slack="0"/>
<pin id="1252" dir="0" index="11" bw="1" slack="0"/>
<pin id="1253" dir="1" index="12" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_2/13 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="or_ln3457_9_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="12" slack="0"/>
<pin id="1260" dir="0" index="1" bw="12" slack="0"/>
<pin id="1261" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_9/13 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="zext_ln3459_9_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="12" slack="0"/>
<pin id="1266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_9/13 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="sub_ln3459_9_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="0"/>
<pin id="1270" dir="0" index="1" bw="12" slack="0"/>
<pin id="1271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_9/13 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="or_ln3467_9_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="12" slack="0"/>
<pin id="1276" dir="0" index="1" bw="12" slack="0"/>
<pin id="1277" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_9/13 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="zext_ln3469_9_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="12" slack="0"/>
<pin id="1282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_9/13 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="add_ln3469_9_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="0"/>
<pin id="1286" dir="0" index="1" bw="12" slack="0"/>
<pin id="1287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_9/13 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="select_ln3450_9_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="0"/>
<pin id="1292" dir="0" index="1" bw="32" slack="0"/>
<pin id="1293" dir="0" index="2" bw="32" slack="0"/>
<pin id="1294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_9/13 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="tmp_14_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="0"/>
<pin id="1300" dir="0" index="1" bw="32" slack="0"/>
<pin id="1301" dir="0" index="2" bw="6" slack="0"/>
<pin id="1302" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="empty_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="0"/>
<pin id="1308" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="xor_ln3471_9_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="1"/>
<pin id="1312" dir="0" index="1" bw="1" slack="0"/>
<pin id="1313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_9/14 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="R_1_10_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="32" slack="0"/>
<pin id="1317" dir="0" index="1" bw="30" slack="1"/>
<pin id="1318" dir="0" index="2" bw="2" slack="5"/>
<pin id="1319" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_10/14 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="tmpQ_10_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="13" slack="0"/>
<pin id="1323" dir="0" index="1" bw="1" slack="5"/>
<pin id="1324" dir="0" index="2" bw="1" slack="5"/>
<pin id="1325" dir="0" index="3" bw="1" slack="4"/>
<pin id="1326" dir="0" index="4" bw="1" slack="4"/>
<pin id="1327" dir="0" index="5" bw="1" slack="3"/>
<pin id="1328" dir="0" index="6" bw="1" slack="3"/>
<pin id="1329" dir="0" index="7" bw="1" slack="2"/>
<pin id="1330" dir="0" index="8" bw="1" slack="2"/>
<pin id="1331" dir="0" index="9" bw="1" slack="1"/>
<pin id="1332" dir="0" index="10" bw="1" slack="1"/>
<pin id="1333" dir="0" index="11" bw="1" slack="0"/>
<pin id="1334" dir="0" index="12" bw="1" slack="0"/>
<pin id="1335" dir="1" index="13" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_10/14 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="or_ln3457_10_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="13" slack="0"/>
<pin id="1341" dir="0" index="1" bw="13" slack="0"/>
<pin id="1342" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_10/14 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="zext_ln3459_10_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="13" slack="0"/>
<pin id="1347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_10/14 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="sub_ln3459_10_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="0"/>
<pin id="1351" dir="0" index="1" bw="13" slack="0"/>
<pin id="1352" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_10/14 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="or_ln3467_10_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="13" slack="0"/>
<pin id="1357" dir="0" index="1" bw="13" slack="0"/>
<pin id="1358" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_10/14 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="zext_ln3469_10_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="13" slack="0"/>
<pin id="1363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_10/14 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="add_ln3469_10_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="32" slack="0"/>
<pin id="1367" dir="0" index="1" bw="13" slack="0"/>
<pin id="1368" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_10/14 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="select_ln3450_10_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="1"/>
<pin id="1373" dir="0" index="1" bw="32" slack="0"/>
<pin id="1374" dir="0" index="2" bw="32" slack="0"/>
<pin id="1375" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_10/14 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="tmp_15_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="1" slack="0"/>
<pin id="1380" dir="0" index="1" bw="32" slack="0"/>
<pin id="1381" dir="0" index="2" bw="6" slack="0"/>
<pin id="1382" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="xor_ln3471_10_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="0"/>
<pin id="1388" dir="0" index="1" bw="1" slack="0"/>
<pin id="1389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_10/14 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="empty_43_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="0"/>
<pin id="1394" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_43/14 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="R_1_11_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="0"/>
<pin id="1398" dir="0" index="1" bw="30" slack="0"/>
<pin id="1399" dir="0" index="2" bw="2" slack="5"/>
<pin id="1400" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_11/14 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="tmpQ_11_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="14" slack="0"/>
<pin id="1405" dir="0" index="1" bw="1" slack="5"/>
<pin id="1406" dir="0" index="2" bw="1" slack="5"/>
<pin id="1407" dir="0" index="3" bw="1" slack="4"/>
<pin id="1408" dir="0" index="4" bw="1" slack="4"/>
<pin id="1409" dir="0" index="5" bw="1" slack="3"/>
<pin id="1410" dir="0" index="6" bw="1" slack="3"/>
<pin id="1411" dir="0" index="7" bw="1" slack="2"/>
<pin id="1412" dir="0" index="8" bw="1" slack="2"/>
<pin id="1413" dir="0" index="9" bw="1" slack="1"/>
<pin id="1414" dir="0" index="10" bw="1" slack="1"/>
<pin id="1415" dir="0" index="11" bw="1" slack="0"/>
<pin id="1416" dir="0" index="12" bw="1" slack="0"/>
<pin id="1417" dir="0" index="13" bw="1" slack="0"/>
<pin id="1418" dir="1" index="14" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_11/14 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="or_ln3457_11_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="14" slack="0"/>
<pin id="1425" dir="0" index="1" bw="14" slack="0"/>
<pin id="1426" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_11/14 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="zext_ln3459_11_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="14" slack="0"/>
<pin id="1431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_11/14 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="sub_ln3459_11_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="32" slack="0"/>
<pin id="1435" dir="0" index="1" bw="14" slack="0"/>
<pin id="1436" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_11/14 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="or_ln3467_11_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="14" slack="0"/>
<pin id="1441" dir="0" index="1" bw="14" slack="0"/>
<pin id="1442" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_11/14 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="zext_ln3469_11_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="14" slack="0"/>
<pin id="1447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_11/14 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="add_ln3469_11_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="0"/>
<pin id="1451" dir="0" index="1" bw="14" slack="0"/>
<pin id="1452" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_11/14 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="select_ln3450_11_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="1" slack="0"/>
<pin id="1457" dir="0" index="1" bw="32" slack="0"/>
<pin id="1458" dir="0" index="2" bw="32" slack="0"/>
<pin id="1459" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_11/14 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="tmp_16_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="1" slack="0"/>
<pin id="1465" dir="0" index="1" bw="32" slack="0"/>
<pin id="1466" dir="0" index="2" bw="6" slack="0"/>
<pin id="1467" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="empty_44_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="0"/>
<pin id="1473" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_44/14 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="xor_ln3471_11_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="1" slack="1"/>
<pin id="1477" dir="0" index="1" bw="1" slack="0"/>
<pin id="1478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_11/15 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="R_1_12_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="32" slack="0"/>
<pin id="1482" dir="0" index="1" bw="30" slack="1"/>
<pin id="1483" dir="0" index="2" bw="2" slack="6"/>
<pin id="1484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_12/15 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="tmpQ_12_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="15" slack="0"/>
<pin id="1488" dir="0" index="1" bw="1" slack="6"/>
<pin id="1489" dir="0" index="2" bw="1" slack="6"/>
<pin id="1490" dir="0" index="3" bw="1" slack="5"/>
<pin id="1491" dir="0" index="4" bw="1" slack="5"/>
<pin id="1492" dir="0" index="5" bw="1" slack="4"/>
<pin id="1493" dir="0" index="6" bw="1" slack="4"/>
<pin id="1494" dir="0" index="7" bw="1" slack="3"/>
<pin id="1495" dir="0" index="8" bw="1" slack="3"/>
<pin id="1496" dir="0" index="9" bw="1" slack="2"/>
<pin id="1497" dir="0" index="10" bw="1" slack="2"/>
<pin id="1498" dir="0" index="11" bw="1" slack="1"/>
<pin id="1499" dir="0" index="12" bw="1" slack="1"/>
<pin id="1500" dir="0" index="13" bw="1" slack="0"/>
<pin id="1501" dir="0" index="14" bw="1" slack="0"/>
<pin id="1502" dir="1" index="15" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_12/15 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="or_ln3457_12_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="15" slack="0"/>
<pin id="1508" dir="0" index="1" bw="15" slack="0"/>
<pin id="1509" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_12/15 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="zext_ln3459_12_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="15" slack="0"/>
<pin id="1514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_12/15 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="sub_ln3459_12_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="0"/>
<pin id="1518" dir="0" index="1" bw="15" slack="0"/>
<pin id="1519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_12/15 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="or_ln3467_12_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="15" slack="0"/>
<pin id="1524" dir="0" index="1" bw="15" slack="0"/>
<pin id="1525" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_12/15 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="zext_ln3469_12_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="15" slack="0"/>
<pin id="1530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_12/15 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="add_ln3469_12_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="32" slack="0"/>
<pin id="1534" dir="0" index="1" bw="15" slack="0"/>
<pin id="1535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_12/15 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="select_ln3450_12_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="1" slack="1"/>
<pin id="1540" dir="0" index="1" bw="32" slack="0"/>
<pin id="1541" dir="0" index="2" bw="32" slack="0"/>
<pin id="1542" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_12/15 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="tmp_17_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="1" slack="0"/>
<pin id="1547" dir="0" index="1" bw="32" slack="0"/>
<pin id="1548" dir="0" index="2" bw="6" slack="0"/>
<pin id="1549" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/15 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="xor_ln3471_12_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="1" slack="0"/>
<pin id="1555" dir="0" index="1" bw="1" slack="0"/>
<pin id="1556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_12/15 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="empty_45_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="32" slack="0"/>
<pin id="1561" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_45/15 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="R_1_13_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="32" slack="0"/>
<pin id="1565" dir="0" index="1" bw="30" slack="0"/>
<pin id="1566" dir="0" index="2" bw="2" slack="6"/>
<pin id="1567" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_13/15 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="tmpQ_13_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="16" slack="0"/>
<pin id="1572" dir="0" index="1" bw="1" slack="6"/>
<pin id="1573" dir="0" index="2" bw="1" slack="6"/>
<pin id="1574" dir="0" index="3" bw="1" slack="5"/>
<pin id="1575" dir="0" index="4" bw="1" slack="5"/>
<pin id="1576" dir="0" index="5" bw="1" slack="4"/>
<pin id="1577" dir="0" index="6" bw="1" slack="4"/>
<pin id="1578" dir="0" index="7" bw="1" slack="3"/>
<pin id="1579" dir="0" index="8" bw="1" slack="3"/>
<pin id="1580" dir="0" index="9" bw="1" slack="2"/>
<pin id="1581" dir="0" index="10" bw="1" slack="2"/>
<pin id="1582" dir="0" index="11" bw="1" slack="1"/>
<pin id="1583" dir="0" index="12" bw="1" slack="1"/>
<pin id="1584" dir="0" index="13" bw="1" slack="0"/>
<pin id="1585" dir="0" index="14" bw="1" slack="0"/>
<pin id="1586" dir="0" index="15" bw="1" slack="0"/>
<pin id="1587" dir="1" index="16" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_13/15 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="or_ln3457_13_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="16" slack="0"/>
<pin id="1594" dir="0" index="1" bw="16" slack="0"/>
<pin id="1595" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_13/15 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="zext_ln3459_13_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="16" slack="0"/>
<pin id="1600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_13/15 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="sub_ln3459_13_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="0"/>
<pin id="1604" dir="0" index="1" bw="16" slack="0"/>
<pin id="1605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_13/15 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="or_ln3467_13_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="16" slack="0"/>
<pin id="1610" dir="0" index="1" bw="16" slack="0"/>
<pin id="1611" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_13/15 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="zext_ln3469_13_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="16" slack="0"/>
<pin id="1616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_13/15 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="add_ln3469_13_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="32" slack="0"/>
<pin id="1620" dir="0" index="1" bw="16" slack="0"/>
<pin id="1621" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_13/15 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="select_ln3450_13_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="1" slack="0"/>
<pin id="1626" dir="0" index="1" bw="32" slack="0"/>
<pin id="1627" dir="0" index="2" bw="32" slack="0"/>
<pin id="1628" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_13/15 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="tmp_18_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="1" slack="0"/>
<pin id="1634" dir="0" index="1" bw="32" slack="0"/>
<pin id="1635" dir="0" index="2" bw="6" slack="0"/>
<pin id="1636" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/15 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="empty_46_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="32" slack="0"/>
<pin id="1642" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_46/15 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="xor_ln3471_13_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="1" slack="1"/>
<pin id="1646" dir="0" index="1" bw="1" slack="0"/>
<pin id="1647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_13/16 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="R_1_14_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="32" slack="0"/>
<pin id="1651" dir="0" index="1" bw="30" slack="1"/>
<pin id="1652" dir="0" index="2" bw="2" slack="7"/>
<pin id="1653" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="R_1_14/16 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="tmpQ_14_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="17" slack="0"/>
<pin id="1657" dir="0" index="1" bw="1" slack="7"/>
<pin id="1658" dir="0" index="2" bw="1" slack="7"/>
<pin id="1659" dir="0" index="3" bw="1" slack="6"/>
<pin id="1660" dir="0" index="4" bw="1" slack="6"/>
<pin id="1661" dir="0" index="5" bw="1" slack="5"/>
<pin id="1662" dir="0" index="6" bw="1" slack="5"/>
<pin id="1663" dir="0" index="7" bw="1" slack="4"/>
<pin id="1664" dir="0" index="8" bw="1" slack="4"/>
<pin id="1665" dir="0" index="9" bw="1" slack="3"/>
<pin id="1666" dir="0" index="10" bw="1" slack="3"/>
<pin id="1667" dir="0" index="11" bw="1" slack="2"/>
<pin id="1668" dir="0" index="12" bw="1" slack="2"/>
<pin id="1669" dir="0" index="13" bw="1" slack="1"/>
<pin id="1670" dir="0" index="14" bw="1" slack="1"/>
<pin id="1671" dir="0" index="15" bw="1" slack="0"/>
<pin id="1672" dir="0" index="16" bw="1" slack="0"/>
<pin id="1673" dir="1" index="17" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpQ_14/16 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="or_ln3457_14_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="17" slack="0"/>
<pin id="1679" dir="0" index="1" bw="17" slack="0"/>
<pin id="1680" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3457_14/16 "/>
</bind>
</comp>

<comp id="1683" class="1004" name="zext_ln3459_14_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="17" slack="0"/>
<pin id="1685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3459_14/16 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="sub_ln3459_14_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="32" slack="0"/>
<pin id="1689" dir="0" index="1" bw="17" slack="0"/>
<pin id="1690" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln3459_14/16 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="or_ln3467_14_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="17" slack="0"/>
<pin id="1695" dir="0" index="1" bw="17" slack="0"/>
<pin id="1696" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3467_14/16 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="zext_ln3469_14_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="17" slack="0"/>
<pin id="1701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3469_14/16 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="add_ln3469_14_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="32" slack="0"/>
<pin id="1705" dir="0" index="1" bw="17" slack="0"/>
<pin id="1706" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3469_14/16 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="tmp_19_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="1" slack="0"/>
<pin id="1711" dir="0" index="1" bw="32" slack="0"/>
<pin id="1712" dir="0" index="2" bw="6" slack="0"/>
<pin id="1713" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/16 "/>
</bind>
</comp>

<comp id="1717" class="1004" name="tmp_20_fu_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="1" slack="0"/>
<pin id="1719" dir="0" index="1" bw="32" slack="0"/>
<pin id="1720" dir="0" index="2" bw="6" slack="0"/>
<pin id="1721" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/16 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="select_ln3450_14_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="1" slack="1"/>
<pin id="1727" dir="0" index="1" bw="1" slack="0"/>
<pin id="1728" dir="0" index="2" bw="1" slack="0"/>
<pin id="1729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3450_14/16 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="xor_ln3471_14_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="1" slack="0"/>
<pin id="1734" dir="0" index="1" bw="1" slack="0"/>
<pin id="1735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3471_14/16 "/>
</bind>
</comp>

<comp id="1738" class="1004" name="select_ln3471_s_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="16" slack="0"/>
<pin id="1740" dir="0" index="1" bw="1" slack="7"/>
<pin id="1741" dir="0" index="2" bw="1" slack="7"/>
<pin id="1742" dir="0" index="3" bw="1" slack="6"/>
<pin id="1743" dir="0" index="4" bw="1" slack="6"/>
<pin id="1744" dir="0" index="5" bw="1" slack="5"/>
<pin id="1745" dir="0" index="6" bw="1" slack="5"/>
<pin id="1746" dir="0" index="7" bw="1" slack="4"/>
<pin id="1747" dir="0" index="8" bw="1" slack="4"/>
<pin id="1748" dir="0" index="9" bw="1" slack="3"/>
<pin id="1749" dir="0" index="10" bw="1" slack="3"/>
<pin id="1750" dir="0" index="11" bw="1" slack="2"/>
<pin id="1751" dir="0" index="12" bw="1" slack="2"/>
<pin id="1752" dir="0" index="13" bw="1" slack="1"/>
<pin id="1753" dir="0" index="14" bw="1" slack="1"/>
<pin id="1754" dir="0" index="15" bw="1" slack="0"/>
<pin id="1755" dir="0" index="16" bw="1" slack="0"/>
<pin id="1756" dir="1" index="17" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="select_ln3471_s/16 "/>
</bind>
</comp>

<comp id="1761" class="1007" name="grp_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="16" slack="0"/>
<pin id="1763" dir="0" index="1" bw="16" slack="0"/>
<pin id="1764" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tempgy/5 "/>
</bind>
</comp>

<comp id="1767" class="1007" name="grp_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="16" slack="0"/>
<pin id="1769" dir="0" index="1" bw="16" slack="0"/>
<pin id="1770" dir="0" index="2" bw="32" slack="0"/>
<pin id="1771" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tempgx/6 result_temp/8 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="i_2_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="10" slack="0"/>
<pin id="1794" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="icmp_ln72_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="1" slack="1"/>
<pin id="1799" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="j_2_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="11" slack="0"/>
<pin id="1803" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="icmp_ln79_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="1" slack="1"/>
<pin id="1808" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="p_1_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="16" slack="2"/>
<pin id="1812" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="q_1_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="16" slack="1"/>
<pin id="1817" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="q_1 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="sext_ln106_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="32" slack="1"/>
<pin id="1822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln106 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="sext_ln105_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="32" slack="1"/>
<pin id="1828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln105 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="tempgy_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="32" slack="1"/>
<pin id="1834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempgy "/>
</bind>
</comp>

<comp id="1837" class="1005" name="trunc_ln67_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="2" slack="7"/>
<pin id="1839" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln67 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="icmp_ln3471_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="1" slack="1"/>
<pin id="1844" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln3471 "/>
</bind>
</comp>

<comp id="1860" class="1005" name="tmp_5_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="1" slack="1"/>
<pin id="1862" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="xor_ln3471_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="1" slack="1"/>
<pin id="1867" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln3471 "/>
</bind>
</comp>

<comp id="1883" class="1005" name="sub_ln3459_1_reg_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="9" slack="1"/>
<pin id="1885" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln3459_1 "/>
</bind>
</comp>

<comp id="1888" class="1005" name="add_ln3469_1_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="9" slack="1"/>
<pin id="1890" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln3469_1 "/>
</bind>
</comp>

<comp id="1893" class="1005" name="tmp_3_cast_reg_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="2" slack="1"/>
<pin id="1895" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="1898" class="1005" name="tmp_4_cast_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="2" slack="1"/>
<pin id="1900" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="1903" class="1005" name="tmp_5_cast_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="2" slack="2"/>
<pin id="1905" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="1908" class="1005" name="tmp_6_cast_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="2" slack="2"/>
<pin id="1910" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="1913" class="1005" name="tmp_7_cast_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="2" slack="3"/>
<pin id="1915" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="1918" class="1005" name="tmp_8_cast_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="2" slack="3"/>
<pin id="1920" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8_cast "/>
</bind>
</comp>

<comp id="1923" class="1005" name="tmp_9_cast_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="2" slack="4"/>
<pin id="1925" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="1928" class="1005" name="tmp_10_cast_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="2" slack="4"/>
<pin id="1930" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="1933" class="1005" name="tmp_11_cast_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="2" slack="5"/>
<pin id="1935" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="tmp_11_cast "/>
</bind>
</comp>

<comp id="1938" class="1005" name="tmp_12_cast_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="2" slack="5"/>
<pin id="1940" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="tmp_12_cast "/>
</bind>
</comp>

<comp id="1943" class="1005" name="tmp_1313_cast_reg_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="2" slack="6"/>
<pin id="1945" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="tmp_1313_cast "/>
</bind>
</comp>

<comp id="1948" class="1005" name="tmp_14_cast_reg_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="2" slack="6"/>
<pin id="1950" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="tmp_14_cast "/>
</bind>
</comp>

<comp id="1953" class="1005" name="xor_ln3471_1_reg_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="1" slack="1"/>
<pin id="1955" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln3471_1 "/>
</bind>
</comp>

<comp id="1969" class="1005" name="xor_ln3471_2_reg_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="1" slack="1"/>
<pin id="1971" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln3471_2 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="select_ln3450_3_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="15" slack="1"/>
<pin id="1987" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln3450_3 "/>
</bind>
</comp>

<comp id="1990" class="1005" name="tmp_8_reg_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="1" slack="1"/>
<pin id="1992" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1996" class="1005" name="xor_ln3471_3_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="1" slack="1"/>
<pin id="1998" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln3471_3 "/>
</bind>
</comp>

<comp id="2010" class="1005" name="xor_ln3471_4_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="1" slack="1"/>
<pin id="2012" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln3471_4 "/>
</bind>
</comp>

<comp id="2024" class="1005" name="select_ln3450_5_reg_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="21" slack="1"/>
<pin id="2026" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="select_ln3450_5 "/>
</bind>
</comp>

<comp id="2029" class="1005" name="tmp_10_reg_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="1" slack="1"/>
<pin id="2031" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2035" class="1005" name="xor_ln3471_5_reg_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="1" slack="1"/>
<pin id="2037" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln3471_5 "/>
</bind>
</comp>

<comp id="2047" class="1005" name="xor_ln3471_6_reg_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="1" slack="1"/>
<pin id="2049" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln3471_6 "/>
</bind>
</comp>

<comp id="2059" class="1005" name="select_ln3450_7_reg_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="27" slack="1"/>
<pin id="2061" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="select_ln3450_7 "/>
</bind>
</comp>

<comp id="2064" class="1005" name="tmp_12_reg_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="1" slack="1"/>
<pin id="2066" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="2070" class="1005" name="xor_ln3471_7_reg_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="1" slack="1"/>
<pin id="2072" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln3471_7 "/>
</bind>
</comp>

<comp id="2080" class="1005" name="xor_ln3471_8_reg_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="1" slack="1"/>
<pin id="2082" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln3471_8 "/>
</bind>
</comp>

<comp id="2090" class="1005" name="tmp_14_reg_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="1" slack="1"/>
<pin id="2092" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="2096" class="1005" name="empty_reg_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="30" slack="1"/>
<pin id="2098" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="2101" class="1005" name="xor_ln3471_9_reg_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="1" slack="1"/>
<pin id="2103" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln3471_9 "/>
</bind>
</comp>

<comp id="2109" class="1005" name="xor_ln3471_10_reg_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="1" slack="1"/>
<pin id="2111" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln3471_10 "/>
</bind>
</comp>

<comp id="2117" class="1005" name="tmp_16_reg_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="1" slack="1"/>
<pin id="2119" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2123" class="1005" name="empty_44_reg_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="30" slack="1"/>
<pin id="2125" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_44 "/>
</bind>
</comp>

<comp id="2128" class="1005" name="xor_ln3471_11_reg_2128">
<pin_list>
<pin id="2129" dir="0" index="0" bw="1" slack="1"/>
<pin id="2130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln3471_11 "/>
</bind>
</comp>

<comp id="2134" class="1005" name="xor_ln3471_12_reg_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="1" slack="1"/>
<pin id="2136" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln3471_12 "/>
</bind>
</comp>

<comp id="2140" class="1005" name="tmp_18_reg_2140">
<pin_list>
<pin id="2141" dir="0" index="0" bw="1" slack="1"/>
<pin id="2142" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="2146" class="1005" name="empty_46_reg_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="30" slack="1"/>
<pin id="2148" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="254"><net_src comp="34" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="248" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="4" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="14" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="273" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="16" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="273" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="284" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="284" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="250" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="250" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="315" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="250" pin="2"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="256" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="256" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="337" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="256" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="374"><net_src comp="42" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="44" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="368" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="42" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="50" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="391"><net_src comp="52" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="44" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="406"><net_src comp="54" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="392" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="434"><net_src comp="64" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="419" pin="4"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="383" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="66" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="377" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="48" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="68" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="437" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="441" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="70" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="437" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="377" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="459" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="475" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="494"><net_src comp="72" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="481" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="74" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="489" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="76" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="509"><net_src comp="42" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="78" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="511"><net_src comp="80" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="517"><net_src comp="82" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="481" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="503" pin="4"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="512" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="84" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="377" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="497" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="48" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="538"><net_src comp="524" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="86" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="520" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="524" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="88" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="520" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="572"><net_src comp="42" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="90" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="92" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="581"><net_src comp="42" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="94" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="583"><net_src comp="96" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="590"><net_src comp="42" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="98" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="592"><net_src comp="100" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="599"><net_src comp="42" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="102" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="601"><net_src comp="104" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="608"><net_src comp="42" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="106" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="610"><net_src comp="108" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="617"><net_src comp="42" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="110" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="619"><net_src comp="38" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="626"><net_src comp="42" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="112" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="628"><net_src comp="114" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="635"><net_src comp="42" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="116" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="637"><net_src comp="118" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="644"><net_src comp="42" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="120" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="646"><net_src comp="122" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="653"><net_src comp="42" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="124" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="655"><net_src comp="126" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="662"><net_src comp="42" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="62" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="664"><net_src comp="74" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="671"><net_src comp="42" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="60" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="673"><net_src comp="128" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="684"><net_src comp="130" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="674" pin="3"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="120" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="691"><net_src comp="679" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="76" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="132" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="674" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="711"><net_src comp="134" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="687" pin="2"/><net_sink comp="704" pin=3"/></net>

<net id="713"><net_src comp="48" pin="0"/><net_sink comp="704" pin=4"/></net>

<net id="718"><net_src comp="704" pin="5"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="136" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="700" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="704" pin="5"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="138" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="700" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="736" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="679" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="724" pin="2"/><net_sink comp="746" pin=2"/></net>

<net id="759"><net_src comp="140" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="746" pin="3"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="118" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="766"><net_src comp="754" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="76" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="142" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="746" pin="3"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="768" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="787"><net_src comp="144" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="788"><net_src comp="687" pin="2"/><net_sink comp="779" pin=3"/></net>

<net id="789"><net_src comp="762" pin="2"/><net_sink comp="779" pin=4"/></net>

<net id="790"><net_src comp="48" pin="0"/><net_sink comp="779" pin=5"/></net>

<net id="795"><net_src comp="779" pin="6"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="146" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="791" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="775" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="779" pin="6"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="148" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="816"><net_src comp="807" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="775" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="813" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="754" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="817" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="801" pin="2"/><net_sink comp="823" pin=2"/></net>

<net id="836"><net_src comp="150" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="823" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="110" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="843"><net_src comp="76" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="152" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="853"><net_src comp="844" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="863"><net_src comp="154" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="864"><net_src comp="839" pin="2"/><net_sink comp="854" pin=5"/></net>

<net id="865"><net_src comp="48" pin="0"/><net_sink comp="854" pin=6"/></net>

<net id="870"><net_src comp="854" pin="7"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="156" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="875"><net_src comp="866" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="850" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="872" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="854" pin="7"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="158" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="891"><net_src comp="882" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="850" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="888" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="903"><net_src comp="892" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="904"><net_src comp="876" pin="2"/><net_sink comp="898" pin=2"/></net>

<net id="910"><net_src comp="160" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="898" pin="3"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="108" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="917"><net_src comp="905" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="76" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="924"><net_src comp="162" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="898" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="919" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="940"><net_src comp="164" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="941"><net_src comp="839" pin="2"/><net_sink comp="930" pin=5"/></net>

<net id="942"><net_src comp="913" pin="2"/><net_sink comp="930" pin=6"/></net>

<net id="943"><net_src comp="48" pin="0"/><net_sink comp="930" pin=7"/></net>

<net id="948"><net_src comp="930" pin="8"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="166" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="953"><net_src comp="944" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="926" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="950" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="930" pin="8"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="168" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="960" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="974"><net_src comp="926" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="966" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="981"><net_src comp="905" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="970" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="954" pin="2"/><net_sink comp="976" pin=2"/></net>

<net id="989"><net_src comp="170" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="976" pin="3"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="98" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="996"><net_src comp="76" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="172" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1006"><net_src comp="997" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1018"><net_src comp="174" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1019"><net_src comp="992" pin="2"/><net_sink comp="1007" pin=7"/></net>

<net id="1020"><net_src comp="48" pin="0"/><net_sink comp="1007" pin=8"/></net>

<net id="1025"><net_src comp="1007" pin="9"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="176" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1035"><net_src comp="1003" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1027" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="1007" pin="9"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="178" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1046"><net_src comp="1037" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1051"><net_src comp="1003" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1043" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1058"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1059"><net_src comp="1031" pin="2"/><net_sink comp="1053" pin=2"/></net>

<net id="1065"><net_src comp="180" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1066"><net_src comp="1053" pin="3"/><net_sink comp="1060" pin=1"/></net>

<net id="1067"><net_src comp="96" pin="0"/><net_sink comp="1060" pin=2"/></net>

<net id="1072"><net_src comp="1060" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="76" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1079"><net_src comp="182" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1080"><net_src comp="1053" pin="3"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="1074" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1097"><net_src comp="184" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1098"><net_src comp="992" pin="2"/><net_sink comp="1085" pin=7"/></net>

<net id="1099"><net_src comp="1068" pin="2"/><net_sink comp="1085" pin=8"/></net>

<net id="1100"><net_src comp="48" pin="0"/><net_sink comp="1085" pin=9"/></net>

<net id="1105"><net_src comp="1085" pin="10"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="16" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1110"><net_src comp="1101" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1115"><net_src comp="1081" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="1107" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1121"><net_src comp="1085" pin="10"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="186" pin="0"/><net_sink comp="1117" pin=1"/></net>

<net id="1126"><net_src comp="1117" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1131"><net_src comp="1081" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1123" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1138"><net_src comp="1060" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="1127" pin="2"/><net_sink comp="1133" pin=1"/></net>

<net id="1140"><net_src comp="1111" pin="2"/><net_sink comp="1133" pin=2"/></net>

<net id="1146"><net_src comp="188" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="1133" pin="3"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="78" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1153"><net_src comp="76" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1159"><net_src comp="190" pin="0"/><net_sink comp="1154" pin=0"/></net>

<net id="1163"><net_src comp="1154" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1177"><net_src comp="192" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1178"><net_src comp="1149" pin="2"/><net_sink comp="1164" pin=9"/></net>

<net id="1179"><net_src comp="48" pin="0"/><net_sink comp="1164" pin=10"/></net>

<net id="1184"><net_src comp="1164" pin="11"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="30" pin="0"/><net_sink comp="1180" pin=1"/></net>

<net id="1189"><net_src comp="1180" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1194"><net_src comp="1160" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="1186" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1200"><net_src comp="1164" pin="11"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="194" pin="0"/><net_sink comp="1196" pin=1"/></net>

<net id="1205"><net_src comp="1196" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1210"><net_src comp="1160" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="1202" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1217"><net_src comp="1206" pin="2"/><net_sink comp="1212" pin=1"/></net>

<net id="1218"><net_src comp="1190" pin="2"/><net_sink comp="1212" pin=2"/></net>

<net id="1224"><net_src comp="196" pin="0"/><net_sink comp="1219" pin=0"/></net>

<net id="1225"><net_src comp="1212" pin="3"/><net_sink comp="1219" pin=1"/></net>

<net id="1226"><net_src comp="52" pin="0"/><net_sink comp="1219" pin=2"/></net>

<net id="1231"><net_src comp="1219" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="76" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1238"><net_src comp="198" pin="0"/><net_sink comp="1233" pin=0"/></net>

<net id="1239"><net_src comp="1212" pin="3"/><net_sink comp="1233" pin=1"/></net>

<net id="1254"><net_src comp="200" pin="0"/><net_sink comp="1240" pin=0"/></net>

<net id="1255"><net_src comp="1149" pin="2"/><net_sink comp="1240" pin=9"/></net>

<net id="1256"><net_src comp="1227" pin="2"/><net_sink comp="1240" pin=10"/></net>

<net id="1257"><net_src comp="48" pin="0"/><net_sink comp="1240" pin=11"/></net>

<net id="1262"><net_src comp="1240" pin="12"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="202" pin="0"/><net_sink comp="1258" pin=1"/></net>

<net id="1267"><net_src comp="1258" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1272"><net_src comp="1233" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="1264" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1278"><net_src comp="1240" pin="12"/><net_sink comp="1274" pin=0"/></net>

<net id="1279"><net_src comp="204" pin="0"/><net_sink comp="1274" pin=1"/></net>

<net id="1283"><net_src comp="1274" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1288"><net_src comp="1233" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="1280" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1295"><net_src comp="1219" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="1284" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1297"><net_src comp="1268" pin="2"/><net_sink comp="1290" pin=2"/></net>

<net id="1303"><net_src comp="206" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1304"><net_src comp="1290" pin="3"/><net_sink comp="1298" pin=1"/></net>

<net id="1305"><net_src comp="46" pin="0"/><net_sink comp="1298" pin=2"/></net>

<net id="1309"><net_src comp="1290" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1314"><net_src comp="76" pin="0"/><net_sink comp="1310" pin=1"/></net>

<net id="1320"><net_src comp="198" pin="0"/><net_sink comp="1315" pin=0"/></net>

<net id="1336"><net_src comp="208" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1337"><net_src comp="1310" pin="2"/><net_sink comp="1321" pin=11"/></net>

<net id="1338"><net_src comp="48" pin="0"/><net_sink comp="1321" pin=12"/></net>

<net id="1343"><net_src comp="1321" pin="13"/><net_sink comp="1339" pin=0"/></net>

<net id="1344"><net_src comp="210" pin="0"/><net_sink comp="1339" pin=1"/></net>

<net id="1348"><net_src comp="1339" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1353"><net_src comp="1315" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1354"><net_src comp="1345" pin="1"/><net_sink comp="1349" pin=1"/></net>

<net id="1359"><net_src comp="1321" pin="13"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="212" pin="0"/><net_sink comp="1355" pin=1"/></net>

<net id="1364"><net_src comp="1355" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1369"><net_src comp="1315" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="1361" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1376"><net_src comp="1365" pin="2"/><net_sink comp="1371" pin=1"/></net>

<net id="1377"><net_src comp="1349" pin="2"/><net_sink comp="1371" pin=2"/></net>

<net id="1383"><net_src comp="206" pin="0"/><net_sink comp="1378" pin=0"/></net>

<net id="1384"><net_src comp="1371" pin="3"/><net_sink comp="1378" pin=1"/></net>

<net id="1385"><net_src comp="46" pin="0"/><net_sink comp="1378" pin=2"/></net>

<net id="1390"><net_src comp="1378" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="76" pin="0"/><net_sink comp="1386" pin=1"/></net>

<net id="1395"><net_src comp="1371" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1401"><net_src comp="198" pin="0"/><net_sink comp="1396" pin=0"/></net>

<net id="1402"><net_src comp="1392" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1419"><net_src comp="214" pin="0"/><net_sink comp="1403" pin=0"/></net>

<net id="1420"><net_src comp="1310" pin="2"/><net_sink comp="1403" pin=11"/></net>

<net id="1421"><net_src comp="1386" pin="2"/><net_sink comp="1403" pin=12"/></net>

<net id="1422"><net_src comp="48" pin="0"/><net_sink comp="1403" pin=13"/></net>

<net id="1427"><net_src comp="1403" pin="14"/><net_sink comp="1423" pin=0"/></net>

<net id="1428"><net_src comp="216" pin="0"/><net_sink comp="1423" pin=1"/></net>

<net id="1432"><net_src comp="1423" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1437"><net_src comp="1396" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1438"><net_src comp="1429" pin="1"/><net_sink comp="1433" pin=1"/></net>

<net id="1443"><net_src comp="1403" pin="14"/><net_sink comp="1439" pin=0"/></net>

<net id="1444"><net_src comp="218" pin="0"/><net_sink comp="1439" pin=1"/></net>

<net id="1448"><net_src comp="1439" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1453"><net_src comp="1396" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1454"><net_src comp="1445" pin="1"/><net_sink comp="1449" pin=1"/></net>

<net id="1460"><net_src comp="1378" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1461"><net_src comp="1449" pin="2"/><net_sink comp="1455" pin=1"/></net>

<net id="1462"><net_src comp="1433" pin="2"/><net_sink comp="1455" pin=2"/></net>

<net id="1468"><net_src comp="206" pin="0"/><net_sink comp="1463" pin=0"/></net>

<net id="1469"><net_src comp="1455" pin="3"/><net_sink comp="1463" pin=1"/></net>

<net id="1470"><net_src comp="46" pin="0"/><net_sink comp="1463" pin=2"/></net>

<net id="1474"><net_src comp="1455" pin="3"/><net_sink comp="1471" pin=0"/></net>

<net id="1479"><net_src comp="76" pin="0"/><net_sink comp="1475" pin=1"/></net>

<net id="1485"><net_src comp="198" pin="0"/><net_sink comp="1480" pin=0"/></net>

<net id="1503"><net_src comp="220" pin="0"/><net_sink comp="1486" pin=0"/></net>

<net id="1504"><net_src comp="1475" pin="2"/><net_sink comp="1486" pin=13"/></net>

<net id="1505"><net_src comp="48" pin="0"/><net_sink comp="1486" pin=14"/></net>

<net id="1510"><net_src comp="1486" pin="15"/><net_sink comp="1506" pin=0"/></net>

<net id="1511"><net_src comp="222" pin="0"/><net_sink comp="1506" pin=1"/></net>

<net id="1515"><net_src comp="1506" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1520"><net_src comp="1480" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1521"><net_src comp="1512" pin="1"/><net_sink comp="1516" pin=1"/></net>

<net id="1526"><net_src comp="1486" pin="15"/><net_sink comp="1522" pin=0"/></net>

<net id="1527"><net_src comp="224" pin="0"/><net_sink comp="1522" pin=1"/></net>

<net id="1531"><net_src comp="1522" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1536"><net_src comp="1480" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1537"><net_src comp="1528" pin="1"/><net_sink comp="1532" pin=1"/></net>

<net id="1543"><net_src comp="1532" pin="2"/><net_sink comp="1538" pin=1"/></net>

<net id="1544"><net_src comp="1516" pin="2"/><net_sink comp="1538" pin=2"/></net>

<net id="1550"><net_src comp="206" pin="0"/><net_sink comp="1545" pin=0"/></net>

<net id="1551"><net_src comp="1538" pin="3"/><net_sink comp="1545" pin=1"/></net>

<net id="1552"><net_src comp="46" pin="0"/><net_sink comp="1545" pin=2"/></net>

<net id="1557"><net_src comp="1545" pin="3"/><net_sink comp="1553" pin=0"/></net>

<net id="1558"><net_src comp="76" pin="0"/><net_sink comp="1553" pin=1"/></net>

<net id="1562"><net_src comp="1538" pin="3"/><net_sink comp="1559" pin=0"/></net>

<net id="1568"><net_src comp="198" pin="0"/><net_sink comp="1563" pin=0"/></net>

<net id="1569"><net_src comp="1559" pin="1"/><net_sink comp="1563" pin=1"/></net>

<net id="1588"><net_src comp="226" pin="0"/><net_sink comp="1570" pin=0"/></net>

<net id="1589"><net_src comp="1475" pin="2"/><net_sink comp="1570" pin=13"/></net>

<net id="1590"><net_src comp="1553" pin="2"/><net_sink comp="1570" pin=14"/></net>

<net id="1591"><net_src comp="48" pin="0"/><net_sink comp="1570" pin=15"/></net>

<net id="1596"><net_src comp="1570" pin="16"/><net_sink comp="1592" pin=0"/></net>

<net id="1597"><net_src comp="228" pin="0"/><net_sink comp="1592" pin=1"/></net>

<net id="1601"><net_src comp="1592" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1606"><net_src comp="1563" pin="3"/><net_sink comp="1602" pin=0"/></net>

<net id="1607"><net_src comp="1598" pin="1"/><net_sink comp="1602" pin=1"/></net>

<net id="1612"><net_src comp="1570" pin="16"/><net_sink comp="1608" pin=0"/></net>

<net id="1613"><net_src comp="230" pin="0"/><net_sink comp="1608" pin=1"/></net>

<net id="1617"><net_src comp="1608" pin="2"/><net_sink comp="1614" pin=0"/></net>

<net id="1622"><net_src comp="1563" pin="3"/><net_sink comp="1618" pin=0"/></net>

<net id="1623"><net_src comp="1614" pin="1"/><net_sink comp="1618" pin=1"/></net>

<net id="1629"><net_src comp="1545" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1630"><net_src comp="1618" pin="2"/><net_sink comp="1624" pin=1"/></net>

<net id="1631"><net_src comp="1602" pin="2"/><net_sink comp="1624" pin=2"/></net>

<net id="1637"><net_src comp="206" pin="0"/><net_sink comp="1632" pin=0"/></net>

<net id="1638"><net_src comp="1624" pin="3"/><net_sink comp="1632" pin=1"/></net>

<net id="1639"><net_src comp="46" pin="0"/><net_sink comp="1632" pin=2"/></net>

<net id="1643"><net_src comp="1624" pin="3"/><net_sink comp="1640" pin=0"/></net>

<net id="1648"><net_src comp="76" pin="0"/><net_sink comp="1644" pin=1"/></net>

<net id="1654"><net_src comp="198" pin="0"/><net_sink comp="1649" pin=0"/></net>

<net id="1674"><net_src comp="240" pin="0"/><net_sink comp="1655" pin=0"/></net>

<net id="1675"><net_src comp="1644" pin="2"/><net_sink comp="1655" pin=15"/></net>

<net id="1676"><net_src comp="48" pin="0"/><net_sink comp="1655" pin=16"/></net>

<net id="1681"><net_src comp="1655" pin="17"/><net_sink comp="1677" pin=0"/></net>

<net id="1682"><net_src comp="242" pin="0"/><net_sink comp="1677" pin=1"/></net>

<net id="1686"><net_src comp="1677" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1691"><net_src comp="1649" pin="3"/><net_sink comp="1687" pin=0"/></net>

<net id="1692"><net_src comp="1683" pin="1"/><net_sink comp="1687" pin=1"/></net>

<net id="1697"><net_src comp="1655" pin="17"/><net_sink comp="1693" pin=0"/></net>

<net id="1698"><net_src comp="244" pin="0"/><net_sink comp="1693" pin=1"/></net>

<net id="1702"><net_src comp="1693" pin="2"/><net_sink comp="1699" pin=0"/></net>

<net id="1707"><net_src comp="1649" pin="3"/><net_sink comp="1703" pin=0"/></net>

<net id="1708"><net_src comp="1699" pin="1"/><net_sink comp="1703" pin=1"/></net>

<net id="1714"><net_src comp="206" pin="0"/><net_sink comp="1709" pin=0"/></net>

<net id="1715"><net_src comp="1703" pin="2"/><net_sink comp="1709" pin=1"/></net>

<net id="1716"><net_src comp="46" pin="0"/><net_sink comp="1709" pin=2"/></net>

<net id="1722"><net_src comp="206" pin="0"/><net_sink comp="1717" pin=0"/></net>

<net id="1723"><net_src comp="1687" pin="2"/><net_sink comp="1717" pin=1"/></net>

<net id="1724"><net_src comp="46" pin="0"/><net_sink comp="1717" pin=2"/></net>

<net id="1730"><net_src comp="1709" pin="3"/><net_sink comp="1725" pin=1"/></net>

<net id="1731"><net_src comp="1717" pin="3"/><net_sink comp="1725" pin=2"/></net>

<net id="1736"><net_src comp="1725" pin="3"/><net_sink comp="1732" pin=0"/></net>

<net id="1737"><net_src comp="76" pin="0"/><net_sink comp="1732" pin=1"/></net>

<net id="1757"><net_src comp="246" pin="0"/><net_sink comp="1738" pin=0"/></net>

<net id="1758"><net_src comp="1644" pin="2"/><net_sink comp="1738" pin=15"/></net>

<net id="1759"><net_src comp="1732" pin="2"/><net_sink comp="1738" pin=16"/></net>

<net id="1760"><net_src comp="1738" pin="17"/><net_sink comp="262" pin=2"/></net>

<net id="1765"><net_src comp="359" pin="1"/><net_sink comp="1761" pin=0"/></net>

<net id="1766"><net_src comp="359" pin="1"/><net_sink comp="1761" pin=1"/></net>

<net id="1772"><net_src comp="362" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="1773"><net_src comp="362" pin="1"/><net_sink comp="1767" pin=1"/></net>

<net id="1774"><net_src comp="1761" pin="2"/><net_sink comp="1767" pin=2"/></net>

<net id="1775"><net_src comp="1767" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="1776"><net_src comp="1767" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="1777"><net_src comp="1767" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="1778"><net_src comp="1767" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="1779"><net_src comp="1767" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="1780"><net_src comp="1767" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="1781"><net_src comp="1767" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="1782"><net_src comp="1767" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="1783"><net_src comp="1767" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="1784"><net_src comp="1767" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="1785"><net_src comp="1767" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="1786"><net_src comp="1767" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="1787"><net_src comp="1767" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="1788"><net_src comp="1767" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="1789"><net_src comp="1767" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="1790"><net_src comp="1767" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="1791"><net_src comp="1767" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="1795"><net_src comp="291" pin="2"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1800"><net_src comp="297" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1804"><net_src comp="303" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1809"><net_src comp="309" pin="2"/><net_sink comp="1806" pin=0"/></net>

<net id="1813"><net_src comp="329" pin="3"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1818"><net_src comp="351" pin="3"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1823"><net_src comp="359" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="1761" pin=0"/></net>

<net id="1825"><net_src comp="1820" pin="1"/><net_sink comp="1761" pin=1"/></net>

<net id="1829"><net_src comp="362" pin="1"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="1831"><net_src comp="1826" pin="1"/><net_sink comp="1767" pin=1"/></net>

<net id="1835"><net_src comp="1761" pin="2"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="1840"><net_src comp="365" pin="1"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="1649" pin=2"/></net>

<net id="1845"><net_src comp="377" pin="2"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1847"><net_src comp="1842" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1848"><net_src comp="1842" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1849"><net_src comp="1842" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1850"><net_src comp="1842" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1851"><net_src comp="1842" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1852"><net_src comp="1842" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1853"><net_src comp="1842" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1854"><net_src comp="1842" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="1855"><net_src comp="1842" pin="1"/><net_sink comp="1403" pin=1"/></net>

<net id="1856"><net_src comp="1842" pin="1"/><net_sink comp="1486" pin=1"/></net>

<net id="1857"><net_src comp="1842" pin="1"/><net_sink comp="1570" pin=1"/></net>

<net id="1858"><net_src comp="1842" pin="1"/><net_sink comp="1655" pin=1"/></net>

<net id="1859"><net_src comp="1842" pin="1"/><net_sink comp="1738" pin=1"/></net>

<net id="1863"><net_src comp="489" pin="3"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1868"><net_src comp="497" pin="2"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="1870"><net_src comp="1865" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="1871"><net_src comp="1865" pin="1"/><net_sink comp="854" pin=2"/></net>

<net id="1872"><net_src comp="1865" pin="1"/><net_sink comp="930" pin=2"/></net>

<net id="1873"><net_src comp="1865" pin="1"/><net_sink comp="1007" pin=2"/></net>

<net id="1874"><net_src comp="1865" pin="1"/><net_sink comp="1085" pin=2"/></net>

<net id="1875"><net_src comp="1865" pin="1"/><net_sink comp="1164" pin=2"/></net>

<net id="1876"><net_src comp="1865" pin="1"/><net_sink comp="1240" pin=2"/></net>

<net id="1877"><net_src comp="1865" pin="1"/><net_sink comp="1321" pin=2"/></net>

<net id="1878"><net_src comp="1865" pin="1"/><net_sink comp="1403" pin=2"/></net>

<net id="1879"><net_src comp="1865" pin="1"/><net_sink comp="1486" pin=2"/></net>

<net id="1880"><net_src comp="1865" pin="1"/><net_sink comp="1570" pin=2"/></net>

<net id="1881"><net_src comp="1865" pin="1"/><net_sink comp="1655" pin=2"/></net>

<net id="1882"><net_src comp="1865" pin="1"/><net_sink comp="1738" pin=2"/></net>

<net id="1886"><net_src comp="544" pin="2"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="1891"><net_src comp="560" pin="2"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1896"><net_src comp="566" pin="4"/><net_sink comp="1893" pin=0"/></net>

<net id="1897"><net_src comp="1893" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="1901"><net_src comp="575" pin="4"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="1906"><net_src comp="584" pin="4"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="844" pin=2"/></net>

<net id="1911"><net_src comp="593" pin="4"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="919" pin=2"/></net>

<net id="1916"><net_src comp="602" pin="4"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="997" pin=2"/></net>

<net id="1921"><net_src comp="611" pin="4"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="1074" pin=2"/></net>

<net id="1926"><net_src comp="620" pin="4"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="1154" pin=2"/></net>

<net id="1931"><net_src comp="629" pin="4"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="1233" pin=2"/></net>

<net id="1936"><net_src comp="638" pin="4"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="1315" pin=2"/></net>

<net id="1941"><net_src comp="647" pin="4"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="1396" pin=2"/></net>

<net id="1946"><net_src comp="656" pin="4"/><net_sink comp="1943" pin=0"/></net>

<net id="1947"><net_src comp="1943" pin="1"/><net_sink comp="1480" pin=2"/></net>

<net id="1951"><net_src comp="665" pin="4"/><net_sink comp="1948" pin=0"/></net>

<net id="1952"><net_src comp="1948" pin="1"/><net_sink comp="1563" pin=2"/></net>

<net id="1956"><net_src comp="687" pin="2"/><net_sink comp="1953" pin=0"/></net>

<net id="1957"><net_src comp="1953" pin="1"/><net_sink comp="854" pin=3"/></net>

<net id="1958"><net_src comp="1953" pin="1"/><net_sink comp="930" pin=3"/></net>

<net id="1959"><net_src comp="1953" pin="1"/><net_sink comp="1007" pin=3"/></net>

<net id="1960"><net_src comp="1953" pin="1"/><net_sink comp="1085" pin=3"/></net>

<net id="1961"><net_src comp="1953" pin="1"/><net_sink comp="1164" pin=3"/></net>

<net id="1962"><net_src comp="1953" pin="1"/><net_sink comp="1240" pin=3"/></net>

<net id="1963"><net_src comp="1953" pin="1"/><net_sink comp="1321" pin=3"/></net>

<net id="1964"><net_src comp="1953" pin="1"/><net_sink comp="1403" pin=3"/></net>

<net id="1965"><net_src comp="1953" pin="1"/><net_sink comp="1486" pin=3"/></net>

<net id="1966"><net_src comp="1953" pin="1"/><net_sink comp="1570" pin=3"/></net>

<net id="1967"><net_src comp="1953" pin="1"/><net_sink comp="1655" pin=3"/></net>

<net id="1968"><net_src comp="1953" pin="1"/><net_sink comp="1738" pin=3"/></net>

<net id="1972"><net_src comp="762" pin="2"/><net_sink comp="1969" pin=0"/></net>

<net id="1973"><net_src comp="1969" pin="1"/><net_sink comp="854" pin=4"/></net>

<net id="1974"><net_src comp="1969" pin="1"/><net_sink comp="930" pin=4"/></net>

<net id="1975"><net_src comp="1969" pin="1"/><net_sink comp="1007" pin=4"/></net>

<net id="1976"><net_src comp="1969" pin="1"/><net_sink comp="1085" pin=4"/></net>

<net id="1977"><net_src comp="1969" pin="1"/><net_sink comp="1164" pin=4"/></net>

<net id="1978"><net_src comp="1969" pin="1"/><net_sink comp="1240" pin=4"/></net>

<net id="1979"><net_src comp="1969" pin="1"/><net_sink comp="1321" pin=4"/></net>

<net id="1980"><net_src comp="1969" pin="1"/><net_sink comp="1403" pin=4"/></net>

<net id="1981"><net_src comp="1969" pin="1"/><net_sink comp="1486" pin=4"/></net>

<net id="1982"><net_src comp="1969" pin="1"/><net_sink comp="1570" pin=4"/></net>

<net id="1983"><net_src comp="1969" pin="1"/><net_sink comp="1655" pin=4"/></net>

<net id="1984"><net_src comp="1969" pin="1"/><net_sink comp="1738" pin=4"/></net>

<net id="1988"><net_src comp="823" pin="3"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1993"><net_src comp="831" pin="3"/><net_sink comp="1990" pin=0"/></net>

<net id="1994"><net_src comp="1990" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1995"><net_src comp="1990" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1999"><net_src comp="839" pin="2"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="1007" pin=5"/></net>

<net id="2001"><net_src comp="1996" pin="1"/><net_sink comp="1085" pin=5"/></net>

<net id="2002"><net_src comp="1996" pin="1"/><net_sink comp="1164" pin=5"/></net>

<net id="2003"><net_src comp="1996" pin="1"/><net_sink comp="1240" pin=5"/></net>

<net id="2004"><net_src comp="1996" pin="1"/><net_sink comp="1321" pin=5"/></net>

<net id="2005"><net_src comp="1996" pin="1"/><net_sink comp="1403" pin=5"/></net>

<net id="2006"><net_src comp="1996" pin="1"/><net_sink comp="1486" pin=5"/></net>

<net id="2007"><net_src comp="1996" pin="1"/><net_sink comp="1570" pin=5"/></net>

<net id="2008"><net_src comp="1996" pin="1"/><net_sink comp="1655" pin=5"/></net>

<net id="2009"><net_src comp="1996" pin="1"/><net_sink comp="1738" pin=5"/></net>

<net id="2013"><net_src comp="913" pin="2"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="1007" pin=6"/></net>

<net id="2015"><net_src comp="2010" pin="1"/><net_sink comp="1085" pin=6"/></net>

<net id="2016"><net_src comp="2010" pin="1"/><net_sink comp="1164" pin=6"/></net>

<net id="2017"><net_src comp="2010" pin="1"/><net_sink comp="1240" pin=6"/></net>

<net id="2018"><net_src comp="2010" pin="1"/><net_sink comp="1321" pin=6"/></net>

<net id="2019"><net_src comp="2010" pin="1"/><net_sink comp="1403" pin=6"/></net>

<net id="2020"><net_src comp="2010" pin="1"/><net_sink comp="1486" pin=6"/></net>

<net id="2021"><net_src comp="2010" pin="1"/><net_sink comp="1570" pin=6"/></net>

<net id="2022"><net_src comp="2010" pin="1"/><net_sink comp="1655" pin=6"/></net>

<net id="2023"><net_src comp="2010" pin="1"/><net_sink comp="1738" pin=6"/></net>

<net id="2027"><net_src comp="976" pin="3"/><net_sink comp="2024" pin=0"/></net>

<net id="2028"><net_src comp="2024" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="2032"><net_src comp="984" pin="3"/><net_sink comp="2029" pin=0"/></net>

<net id="2033"><net_src comp="2029" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="2034"><net_src comp="2029" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="2038"><net_src comp="992" pin="2"/><net_sink comp="2035" pin=0"/></net>

<net id="2039"><net_src comp="2035" pin="1"/><net_sink comp="1164" pin=7"/></net>

<net id="2040"><net_src comp="2035" pin="1"/><net_sink comp="1240" pin=7"/></net>

<net id="2041"><net_src comp="2035" pin="1"/><net_sink comp="1321" pin=7"/></net>

<net id="2042"><net_src comp="2035" pin="1"/><net_sink comp="1403" pin=7"/></net>

<net id="2043"><net_src comp="2035" pin="1"/><net_sink comp="1486" pin=7"/></net>

<net id="2044"><net_src comp="2035" pin="1"/><net_sink comp="1570" pin=7"/></net>

<net id="2045"><net_src comp="2035" pin="1"/><net_sink comp="1655" pin=7"/></net>

<net id="2046"><net_src comp="2035" pin="1"/><net_sink comp="1738" pin=7"/></net>

<net id="2050"><net_src comp="1068" pin="2"/><net_sink comp="2047" pin=0"/></net>

<net id="2051"><net_src comp="2047" pin="1"/><net_sink comp="1164" pin=8"/></net>

<net id="2052"><net_src comp="2047" pin="1"/><net_sink comp="1240" pin=8"/></net>

<net id="2053"><net_src comp="2047" pin="1"/><net_sink comp="1321" pin=8"/></net>

<net id="2054"><net_src comp="2047" pin="1"/><net_sink comp="1403" pin=8"/></net>

<net id="2055"><net_src comp="2047" pin="1"/><net_sink comp="1486" pin=8"/></net>

<net id="2056"><net_src comp="2047" pin="1"/><net_sink comp="1570" pin=8"/></net>

<net id="2057"><net_src comp="2047" pin="1"/><net_sink comp="1655" pin=8"/></net>

<net id="2058"><net_src comp="2047" pin="1"/><net_sink comp="1738" pin=8"/></net>

<net id="2062"><net_src comp="1133" pin="3"/><net_sink comp="2059" pin=0"/></net>

<net id="2063"><net_src comp="2059" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="2067"><net_src comp="1141" pin="3"/><net_sink comp="2064" pin=0"/></net>

<net id="2068"><net_src comp="2064" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="2069"><net_src comp="2064" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="2073"><net_src comp="1149" pin="2"/><net_sink comp="2070" pin=0"/></net>

<net id="2074"><net_src comp="2070" pin="1"/><net_sink comp="1321" pin=9"/></net>

<net id="2075"><net_src comp="2070" pin="1"/><net_sink comp="1403" pin=9"/></net>

<net id="2076"><net_src comp="2070" pin="1"/><net_sink comp="1486" pin=9"/></net>

<net id="2077"><net_src comp="2070" pin="1"/><net_sink comp="1570" pin=9"/></net>

<net id="2078"><net_src comp="2070" pin="1"/><net_sink comp="1655" pin=9"/></net>

<net id="2079"><net_src comp="2070" pin="1"/><net_sink comp="1738" pin=9"/></net>

<net id="2083"><net_src comp="1227" pin="2"/><net_sink comp="2080" pin=0"/></net>

<net id="2084"><net_src comp="2080" pin="1"/><net_sink comp="1321" pin=10"/></net>

<net id="2085"><net_src comp="2080" pin="1"/><net_sink comp="1403" pin=10"/></net>

<net id="2086"><net_src comp="2080" pin="1"/><net_sink comp="1486" pin=10"/></net>

<net id="2087"><net_src comp="2080" pin="1"/><net_sink comp="1570" pin=10"/></net>

<net id="2088"><net_src comp="2080" pin="1"/><net_sink comp="1655" pin=10"/></net>

<net id="2089"><net_src comp="2080" pin="1"/><net_sink comp="1738" pin=10"/></net>

<net id="2093"><net_src comp="1298" pin="3"/><net_sink comp="2090" pin=0"/></net>

<net id="2094"><net_src comp="2090" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="2095"><net_src comp="2090" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="2099"><net_src comp="1306" pin="1"/><net_sink comp="2096" pin=0"/></net>

<net id="2100"><net_src comp="2096" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="2104"><net_src comp="1310" pin="2"/><net_sink comp="2101" pin=0"/></net>

<net id="2105"><net_src comp="2101" pin="1"/><net_sink comp="1486" pin=11"/></net>

<net id="2106"><net_src comp="2101" pin="1"/><net_sink comp="1570" pin=11"/></net>

<net id="2107"><net_src comp="2101" pin="1"/><net_sink comp="1655" pin=11"/></net>

<net id="2108"><net_src comp="2101" pin="1"/><net_sink comp="1738" pin=11"/></net>

<net id="2112"><net_src comp="1386" pin="2"/><net_sink comp="2109" pin=0"/></net>

<net id="2113"><net_src comp="2109" pin="1"/><net_sink comp="1486" pin=12"/></net>

<net id="2114"><net_src comp="2109" pin="1"/><net_sink comp="1570" pin=12"/></net>

<net id="2115"><net_src comp="2109" pin="1"/><net_sink comp="1655" pin=12"/></net>

<net id="2116"><net_src comp="2109" pin="1"/><net_sink comp="1738" pin=12"/></net>

<net id="2120"><net_src comp="1463" pin="3"/><net_sink comp="2117" pin=0"/></net>

<net id="2121"><net_src comp="2117" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="2122"><net_src comp="2117" pin="1"/><net_sink comp="1538" pin=0"/></net>

<net id="2126"><net_src comp="1471" pin="1"/><net_sink comp="2123" pin=0"/></net>

<net id="2127"><net_src comp="2123" pin="1"/><net_sink comp="1480" pin=1"/></net>

<net id="2131"><net_src comp="1475" pin="2"/><net_sink comp="2128" pin=0"/></net>

<net id="2132"><net_src comp="2128" pin="1"/><net_sink comp="1655" pin=13"/></net>

<net id="2133"><net_src comp="2128" pin="1"/><net_sink comp="1738" pin=13"/></net>

<net id="2137"><net_src comp="1553" pin="2"/><net_sink comp="2134" pin=0"/></net>

<net id="2138"><net_src comp="2134" pin="1"/><net_sink comp="1655" pin=14"/></net>

<net id="2139"><net_src comp="2134" pin="1"/><net_sink comp="1738" pin=14"/></net>

<net id="2143"><net_src comp="1632" pin="3"/><net_sink comp="2140" pin=0"/></net>

<net id="2144"><net_src comp="2140" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="2145"><net_src comp="2140" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="2149"><net_src comp="1640" pin="1"/><net_sink comp="2146" pin=0"/></net>

<net id="2150"><net_src comp="2146" pin="1"/><net_sink comp="1649" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: magnitude_mat_4216 | {16 }
 - Input state : 
	Port: xFMagnitudeKernel<2, 2, 720, 1280, 3, 3, 1, 5, 5, 1280, 3840> : gradx1_mat_4211 | {4 }
	Port: xFMagnitudeKernel<2, 2, 720, 1280, 3, 3, 1, 5, 5, 1280, 3840> : grady1_mat_4214 | {4 }
  - Chain level:
	State 1
	State 2
		i_2 : 1
		icmp_ln72 : 1
		br_ln72 : 2
	State 3
		j_2 : 1
		icmp_ln79 : 1
		br_ln79 : 2
	State 4
		p_1 : 1
		q_1 : 1
	State 5
		tempgy : 1
	State 6
		tempgx : 1
	State 7
	State 8
		result_temp : 1
	State 9
		trunc_ln67 : 1
		tmp_4 : 1
		icmp_ln3471 : 2
		tmp_13_cast : 1
		tmp_2 : 1
		R_2 : 2
		R_2_0_cast : 3
		tmpR_1 : 4
		tmp : 5
		R_1_1 : 6
		R_1_1_cast : 7
		tmpQ_s : 3
		or_ln3457 : 4
		zext_ln3459 : 4
		sub_ln3459 : 8
		or_ln3467 : 4
		zext_ln3469 : 4
		add_ln3469 : 8
		select_ln3450 : 9
		tmp_5 : 10
		xor_ln3471 : 11
		tmp_2_cast : 1
		R_1_2 : 10
		R_1_2_cast : 11
		tmpQ_1 : 11
		or_ln3457_1 : 12
		zext_ln3459_1 : 12
		sub_ln3459_1 : 13
		or_ln3467_1 : 12
		zext_ln3469_1 : 12
		add_ln3469_1 : 13
		tmp_3_cast : 1
		tmp_4_cast : 1
		tmp_5_cast : 1
		tmp_6_cast : 1
		tmp_7_cast : 1
		tmp_8_cast : 1
		tmp_9_cast : 1
		tmp_10_cast : 1
		tmp_11_cast : 1
		tmp_12_cast : 1
		tmp_1313_cast : 1
		tmp_14_cast : 1
	State 10
		tmp_6 : 1
		xor_ln3471_1 : 2
		R_1_3 : 1
		R_1_3_cast : 2
		tmpQ_3 : 2
		or_ln3457_2 : 3
		zext_ln3459_2 : 3
		sub_ln3459_2 : 4
		or_ln3467_2 : 3
		zext_ln3469_2 : 3
		add_ln3469_2 : 4
		select_ln3450_2 : 5
		tmp_7 : 6
		xor_ln3471_2 : 7
		R_1_4 : 6
		R_1_4_cast : 7
		tmpQ_4 : 7
		or_ln3457_3 : 8
		zext_ln3459_3 : 8
		sub_ln3459_3 : 9
		or_ln3467_3 : 8
		zext_ln3469_3 : 8
		add_ln3469_3 : 9
		select_ln3450_3 : 10
		tmp_8 : 11
	State 11
		R_1_5_cast : 1
		or_ln3457_4 : 1
		zext_ln3459_4 : 1
		sub_ln3459_4 : 2
		or_ln3467_4 : 1
		zext_ln3469_4 : 1
		add_ln3469_4 : 2
		select_ln3450_4 : 3
		tmp_9 : 4
		xor_ln3471_4 : 5
		R_1_6 : 4
		R_1_6_cast : 5
		tmpQ_6 : 5
		or_ln3457_5 : 6
		zext_ln3459_5 : 6
		sub_ln3459_5 : 7
		or_ln3467_5 : 6
		zext_ln3469_5 : 6
		add_ln3469_5 : 7
		select_ln3450_5 : 8
		tmp_10 : 9
	State 12
		R_1_7_cast : 1
		or_ln3457_6 : 1
		zext_ln3459_6 : 1
		sub_ln3459_6 : 2
		or_ln3467_6 : 1
		zext_ln3469_6 : 1
		add_ln3469_6 : 2
		select_ln3450_6 : 3
		tmp_11 : 4
		xor_ln3471_6 : 5
		R_1_8 : 4
		R_1_8_cast : 5
		tmpQ_8 : 5
		or_ln3457_7 : 6
		zext_ln3459_7 : 6
		sub_ln3459_7 : 7
		or_ln3467_7 : 6
		zext_ln3469_7 : 6
		add_ln3469_7 : 7
		select_ln3450_7 : 8
		tmp_12 : 9
	State 13
		R_1_9_cast : 1
		or_ln3457_8 : 1
		zext_ln3459_8 : 1
		sub_ln3459_8 : 2
		or_ln3467_8 : 1
		zext_ln3469_8 : 1
		add_ln3469_8 : 2
		select_ln3450_8 : 3
		tmp_13 : 4
		xor_ln3471_8 : 5
		R_1_s : 4
		tmpQ_2 : 5
		or_ln3457_9 : 6
		zext_ln3459_9 : 6
		sub_ln3459_9 : 7
		or_ln3467_9 : 6
		zext_ln3469_9 : 6
		add_ln3469_9 : 7
		select_ln3450_9 : 8
		tmp_14 : 9
		empty : 9
	State 14
		or_ln3457_10 : 1
		zext_ln3459_10 : 1
		sub_ln3459_10 : 2
		or_ln3467_10 : 1
		zext_ln3469_10 : 1
		add_ln3469_10 : 2
		select_ln3450_10 : 3
		tmp_15 : 4
		xor_ln3471_10 : 5
		empty_43 : 4
		R_1_11 : 5
		tmpQ_11 : 5
		or_ln3457_11 : 6
		zext_ln3459_11 : 6
		sub_ln3459_11 : 7
		or_ln3467_11 : 6
		zext_ln3469_11 : 6
		add_ln3469_11 : 7
		select_ln3450_11 : 8
		tmp_16 : 9
		empty_44 : 9
	State 15
		or_ln3457_12 : 1
		zext_ln3459_12 : 1
		sub_ln3459_12 : 2
		or_ln3467_12 : 1
		zext_ln3469_12 : 1
		add_ln3469_12 : 2
		select_ln3450_12 : 3
		tmp_17 : 4
		xor_ln3471_12 : 5
		empty_45 : 4
		R_1_13 : 5
		tmpQ_13 : 5
		or_ln3457_13 : 6
		zext_ln3459_13 : 6
		sub_ln3459_13 : 7
		or_ln3467_13 : 6
		zext_ln3469_13 : 6
		add_ln3469_13 : 7
		select_ln3450_13 : 8
		tmp_18 : 9
		empty_46 : 9
	State 16
		or_ln3457_14 : 1
		zext_ln3459_14 : 1
		sub_ln3459_14 : 2
		or_ln3467_14 : 1
		zext_ln3469_14 : 1
		add_ln3469_14 : 2
		tmp_19 : 3
		tmp_20 : 3
		select_ln3450_14 : 4
		xor_ln3471_14 : 5
		select_ln3471_s : 5
		write_ln174 : 6
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      sub_ln98_fu_323     |    0    |    0    |    16   |
|          |      sub_ln99_fu_345     |    0    |    0    |    16   |
|          |     sub_ln3459_fu_459    |    0    |    0    |    7    |
|          |    sub_ln3459_1_fu_544   |    0    |    0    |    8    |
|          |    sub_ln3459_2_fu_724   |    0    |    0    |    11   |
|          |    sub_ln3459_3_fu_801   |    0    |    0    |    14   |
|          |    sub_ln3459_4_fu_876   |    0    |    0    |    17   |
|          |    sub_ln3459_5_fu_954   |    0    |    0    |    20   |
|    sub   |   sub_ln3459_6_fu_1031   |    0    |    0    |    23   |
|          |   sub_ln3459_7_fu_1111   |    0    |    0    |    26   |
|          |   sub_ln3459_8_fu_1190   |    0    |    0    |    29   |
|          |   sub_ln3459_9_fu_1268   |    0    |    0    |    32   |
|          |   sub_ln3459_10_fu_1349  |    0    |    0    |    32   |
|          |   sub_ln3459_11_fu_1433  |    0    |    0    |    32   |
|          |   sub_ln3459_12_fu_1516  |    0    |    0    |    32   |
|          |   sub_ln3459_13_fu_1602  |    0    |    0    |    32   |
|          |   sub_ln3459_14_fu_1687  |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |        i_2_fu_291        |    0    |    0    |    10   |
|          |        j_2_fu_303        |    0    |    0    |    11   |
|          |       tmpR_1_fu_413      |    0    |    0    |    6    |
|          |     add_ln3469_fu_475    |    0    |    0    |    7    |
|          |    add_ln3469_1_fu_560   |    0    |    0    |    8    |
|          |    add_ln3469_2_fu_740   |    0    |    0    |    11   |
|          |    add_ln3469_3_fu_817   |    0    |    0    |    14   |
|          |    add_ln3469_4_fu_892   |    0    |    0    |    17   |
|    add   |    add_ln3469_5_fu_970   |    0    |    0    |    20   |
|          |   add_ln3469_6_fu_1047   |    0    |    0    |    23   |
|          |   add_ln3469_7_fu_1127   |    0    |    0    |    26   |
|          |   add_ln3469_8_fu_1206   |    0    |    0    |    29   |
|          |   add_ln3469_9_fu_1284   |    0    |    0    |    32   |
|          |   add_ln3469_10_fu_1365  |    0    |    0    |    32   |
|          |   add_ln3469_11_fu_1449  |    0    |    0    |    32   |
|          |   add_ln3469_12_fu_1532  |    0    |    0    |    32   |
|          |   add_ln3469_13_fu_1618  |    0    |    0    |    32   |
|          |   add_ln3469_14_fu_1703  |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |        p_1_fu_329        |    0    |    0    |    16   |
|          |        q_1_fu_351        |    0    |    0    |    16   |
|          |   select_ln3450_fu_481   |    0    |    0    |    6    |
|          |  select_ln3450_1_fu_674  |    0    |    0    |    9    |
|          |  select_ln3450_2_fu_746  |    0    |    0    |    12   |
|          |  select_ln3450_3_fu_823  |    0    |    0    |    15   |
|          |  select_ln3450_4_fu_898  |    0    |    0    |    18   |
|          |  select_ln3450_5_fu_976  |    0    |    0    |    21   |
|  select  |  select_ln3450_6_fu_1053 |    0    |    0    |    24   |
|          |  select_ln3450_7_fu_1133 |    0    |    0    |    27   |
|          |  select_ln3450_8_fu_1212 |    0    |    0    |    30   |
|          |  select_ln3450_9_fu_1290 |    0    |    0    |    32   |
|          | select_ln3450_10_fu_1371 |    0    |    0    |    32   |
|          | select_ln3450_11_fu_1455 |    0    |    0    |    32   |
|          | select_ln3450_12_fu_1538 |    0    |    0    |    32   |
|          | select_ln3450_13_fu_1624 |    0    |    0    |    32   |
|          | select_ln3450_14_fu_1725 |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln3471_fu_497    |    0    |    0    |    1    |
|          |    xor_ln3471_1_fu_687   |    0    |    0    |    1    |
|          |    xor_ln3471_2_fu_762   |    0    |    0    |    1    |
|          |    xor_ln3471_3_fu_839   |    0    |    0    |    1    |
|          |    xor_ln3471_4_fu_913   |    0    |    0    |    1    |
|          |    xor_ln3471_5_fu_992   |    0    |    0    |    1    |
|          |   xor_ln3471_6_fu_1068   |    0    |    0    |    1    |
|    xor   |   xor_ln3471_7_fu_1149   |    0    |    0    |    1    |
|          |   xor_ln3471_8_fu_1227   |    0    |    0    |    1    |
|          |   xor_ln3471_9_fu_1310   |    0    |    0    |    1    |
|          |   xor_ln3471_10_fu_1386  |    0    |    0    |    1    |
|          |   xor_ln3471_11_fu_1475  |    0    |    0    |    1    |
|          |   xor_ln3471_12_fu_1553  |    0    |    0    |    1    |
|          |   xor_ln3471_13_fu_1644  |    0    |    0    |    1    |
|          |   xor_ln3471_14_fu_1732  |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln72_fu_297     |    0    |    0    |    5    |
|   icmp   |     icmp_ln79_fu_309     |    0    |    0    |    5    |
|          |    icmp_ln3471_fu_377    |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_1761       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_1767       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |     tmp_V_read_fu_250    |    0    |    0    |    0    |
|          |    tmp_V_9_read_fu_256   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln174_write_fu_262 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_1_fu_315       |    0    |    0    |    0    |
|          |       tmp_3_fu_337       |    0    |    0    |    0    |
|          |       tmp_5_fu_489       |    0    |    0    |    0    |
|          |       tmp_6_fu_679       |    0    |    0    |    0    |
|          |       tmp_7_fu_754       |    0    |    0    |    0    |
|          |       tmp_8_fu_831       |    0    |    0    |    0    |
|          |       tmp_9_fu_905       |    0    |    0    |    0    |
|          |       tmp_10_fu_984      |    0    |    0    |    0    |
| bitselect|      tmp_11_fu_1060      |    0    |    0    |    0    |
|          |      tmp_12_fu_1141      |    0    |    0    |    0    |
|          |      tmp_13_fu_1219      |    0    |    0    |    0    |
|          |      tmp_14_fu_1298      |    0    |    0    |    0    |
|          |      tmp_15_fu_1378      |    0    |    0    |    0    |
|          |      tmp_16_fu_1463      |    0    |    0    |    0    |
|          |      tmp_17_fu_1545      |    0    |    0    |    0    |
|          |      tmp_18_fu_1632      |    0    |    0    |    0    |
|          |      tmp_19_fu_1709      |    0    |    0    |    0    |
|          |      tmp_20_fu_1717      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln106_fu_359    |    0    |    0    |    0    |
|          |     sext_ln105_fu_362    |    0    |    0    |    0    |
|          |     R_1_1_cast_fu_437    |    0    |    0    |    0    |
|          |     R_1_2_cast_fu_520    |    0    |    0    |    0    |
|          |     R_1_3_cast_fu_700    |    0    |    0    |    0    |
|   sext   |     R_1_4_cast_fu_775    |    0    |    0    |    0    |
|          |     R_1_5_cast_fu_850    |    0    |    0    |    0    |
|          |     R_1_6_cast_fu_926    |    0    |    0    |    0    |
|          |    R_1_7_cast_fu_1003    |    0    |    0    |    0    |
|          |    R_1_8_cast_fu_1081    |    0    |    0    |    0    |
|          |    R_1_9_cast_fu_1160    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     trunc_ln67_fu_365    |    0    |    0    |    0    |
|          |       empty_fu_1306      |    0    |    0    |    0    |
|   trunc  |     empty_43_fu_1392     |    0    |    0    |    0    |
|          |     empty_44_fu_1471     |    0    |    0    |    0    |
|          |     empty_45_fu_1559     |    0    |    0    |    0    |
|          |     empty_46_fu_1640     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_4_fu_368       |    0    |    0    |    0    |
|          |    tmp_13_cast_fu_383    |    0    |    0    |    0    |
|          |       tmp_2_fu_392       |    0    |    0    |    0    |
|          |        tmp_fu_419        |    0    |    0    |    0    |
|          |     tmp_2_cast_fu_503    |    0    |    0    |    0    |
|          |     tmp_3_cast_fu_566    |    0    |    0    |    0    |
|          |     tmp_4_cast_fu_575    |    0    |    0    |    0    |
|          |     tmp_5_cast_fu_584    |    0    |    0    |    0    |
|partselect|     tmp_6_cast_fu_593    |    0    |    0    |    0    |
|          |     tmp_7_cast_fu_602    |    0    |    0    |    0    |
|          |     tmp_8_cast_fu_611    |    0    |    0    |    0    |
|          |     tmp_9_cast_fu_620    |    0    |    0    |    0    |
|          |    tmp_10_cast_fu_629    |    0    |    0    |    0    |
|          |    tmp_11_cast_fu_638    |    0    |    0    |    0    |
|          |    tmp_12_cast_fu_647    |    0    |    0    |    0    |
|          |   tmp_1313_cast_fu_656   |    0    |    0    |    0    |
|          |    tmp_14_cast_fu_665    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        R_2_fu_401        |    0    |    0    |    0    |
|          |       R_1_1_fu_429       |    0    |    0    |    0    |
|          |       tmpQ_s_fu_441      |    0    |    0    |    0    |
|          |       R_1_2_fu_512       |    0    |    0    |    0    |
|          |       tmpQ_1_fu_524      |    0    |    0    |    0    |
|          |       R_1_3_fu_693       |    0    |    0    |    0    |
|          |       tmpQ_3_fu_704      |    0    |    0    |    0    |
|          |       R_1_4_fu_768       |    0    |    0    |    0    |
|          |       tmpQ_4_fu_779      |    0    |    0    |    0    |
|          |       R_1_5_fu_844       |    0    |    0    |    0    |
|          |       tmpQ_5_fu_854      |    0    |    0    |    0    |
|          |       R_1_6_fu_919       |    0    |    0    |    0    |
|          |       tmpQ_6_fu_930      |    0    |    0    |    0    |
|          |       R_1_7_fu_997       |    0    |    0    |    0    |
|          |      tmpQ_7_fu_1007      |    0    |    0    |    0    |
|bitconcatenate|       R_1_8_fu_1074      |    0    |    0    |    0    |
|          |      tmpQ_8_fu_1085      |    0    |    0    |    0    |
|          |       R_1_9_fu_1154      |    0    |    0    |    0    |
|          |      tmpQ_9_fu_1164      |    0    |    0    |    0    |
|          |       R_1_s_fu_1233      |    0    |    0    |    0    |
|          |      tmpQ_2_fu_1240      |    0    |    0    |    0    |
|          |      R_1_10_fu_1315      |    0    |    0    |    0    |
|          |      tmpQ_10_fu_1321     |    0    |    0    |    0    |
|          |      R_1_11_fu_1396      |    0    |    0    |    0    |
|          |      tmpQ_11_fu_1403     |    0    |    0    |    0    |
|          |      R_1_12_fu_1480      |    0    |    0    |    0    |
|          |      tmpQ_12_fu_1486     |    0    |    0    |    0    |
|          |      R_1_13_fu_1563      |    0    |    0    |    0    |
|          |      tmpQ_13_fu_1570     |    0    |    0    |    0    |
|          |      R_1_14_fu_1649      |    0    |    0    |    0    |
|          |      tmpQ_14_fu_1655     |    0    |    0    |    0    |
|          |  select_ln3471_s_fu_1738 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     R_2_0_cast_fu_409    |    0    |    0    |    0    |
|          |    zext_ln3459_fu_455    |    0    |    0    |    0    |
|          |    zext_ln3469_fu_471    |    0    |    0    |    0    |
|          |   zext_ln3459_1_fu_540   |    0    |    0    |    0    |
|          |   zext_ln3469_1_fu_556   |    0    |    0    |    0    |
|          |   zext_ln3459_2_fu_720   |    0    |    0    |    0    |
|          |   zext_ln3469_2_fu_736   |    0    |    0    |    0    |
|          |   zext_ln3459_3_fu_797   |    0    |    0    |    0    |
|          |   zext_ln3469_3_fu_813   |    0    |    0    |    0    |
|          |   zext_ln3459_4_fu_872   |    0    |    0    |    0    |
|          |   zext_ln3469_4_fu_888   |    0    |    0    |    0    |
|          |   zext_ln3459_5_fu_950   |    0    |    0    |    0    |
|          |   zext_ln3469_5_fu_966   |    0    |    0    |    0    |
|          |   zext_ln3459_6_fu_1027  |    0    |    0    |    0    |
|          |   zext_ln3469_6_fu_1043  |    0    |    0    |    0    |
|   zext   |   zext_ln3459_7_fu_1107  |    0    |    0    |    0    |
|          |   zext_ln3469_7_fu_1123  |    0    |    0    |    0    |
|          |   zext_ln3459_8_fu_1186  |    0    |    0    |    0    |
|          |   zext_ln3469_8_fu_1202  |    0    |    0    |    0    |
|          |   zext_ln3459_9_fu_1264  |    0    |    0    |    0    |
|          |   zext_ln3469_9_fu_1280  |    0    |    0    |    0    |
|          |  zext_ln3459_10_fu_1345  |    0    |    0    |    0    |
|          |  zext_ln3469_10_fu_1361  |    0    |    0    |    0    |
|          |  zext_ln3459_11_fu_1429  |    0    |    0    |    0    |
|          |  zext_ln3469_11_fu_1445  |    0    |    0    |    0    |
|          |  zext_ln3459_12_fu_1512  |    0    |    0    |    0    |
|          |  zext_ln3469_12_fu_1528  |    0    |    0    |    0    |
|          |  zext_ln3459_13_fu_1598  |    0    |    0    |    0    |
|          |  zext_ln3469_13_fu_1614  |    0    |    0    |    0    |
|          |  zext_ln3459_14_fu_1683  |    0    |    0    |    0    |
|          |  zext_ln3469_14_fu_1699  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     or_ln3457_fu_449     |    0    |    0    |    0    |
|          |     or_ln3467_fu_465     |    0    |    0    |    0    |
|          |    or_ln3457_1_fu_534    |    0    |    0    |    0    |
|          |    or_ln3467_1_fu_550    |    0    |    0    |    0    |
|          |    or_ln3457_2_fu_714    |    0    |    0    |    0    |
|          |    or_ln3467_2_fu_730    |    0    |    0    |    0    |
|          |    or_ln3457_3_fu_791    |    0    |    0    |    0    |
|          |    or_ln3467_3_fu_807    |    0    |    0    |    0    |
|          |    or_ln3457_4_fu_866    |    0    |    0    |    0    |
|          |    or_ln3467_4_fu_882    |    0    |    0    |    0    |
|          |    or_ln3457_5_fu_944    |    0    |    0    |    0    |
|          |    or_ln3467_5_fu_960    |    0    |    0    |    0    |
|          |    or_ln3457_6_fu_1021   |    0    |    0    |    0    |
|          |    or_ln3467_6_fu_1037   |    0    |    0    |    0    |
|    or    |    or_ln3457_7_fu_1101   |    0    |    0    |    0    |
|          |    or_ln3467_7_fu_1117   |    0    |    0    |    0    |
|          |    or_ln3457_8_fu_1180   |    0    |    0    |    0    |
|          |    or_ln3467_8_fu_1196   |    0    |    0    |    0    |
|          |    or_ln3457_9_fu_1258   |    0    |    0    |    0    |
|          |    or_ln3467_9_fu_1274   |    0    |    0    |    0    |
|          |   or_ln3457_10_fu_1339   |    0    |    0    |    0    |
|          |   or_ln3467_10_fu_1355   |    0    |    0    |    0    |
|          |   or_ln3457_11_fu_1423   |    0    |    0    |    0    |
|          |   or_ln3467_11_fu_1439   |    0    |    0    |    0    |
|          |   or_ln3457_12_fu_1506   |    0    |    0    |    0    |
|          |   or_ln3467_12_fu_1522   |    0    |    0    |    0    |
|          |   or_ln3457_13_fu_1592   |    0    |    0    |    0    |
|          |   or_ln3467_13_fu_1608   |    0    |    0    |    0    |
|          |   or_ln3457_14_fu_1677   |    0    |    0    |    0    |
|          |   or_ln3467_14_fu_1693   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    2    |    0    |   1135  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln3469_1_reg_1888 |    9   |
|    empty_44_reg_2123   |   30   |
|    empty_46_reg_2146   |   30   |
|     empty_reg_2096     |   30   |
|      i_2_reg_1792      |   10   |
|        i_reg_269       |   10   |
|  icmp_ln3471_reg_1842  |    1   |
|   icmp_ln72_reg_1797   |    1   |
|   icmp_ln79_reg_1806   |    1   |
|      j_2_reg_1801      |   11   |
|        j_reg_280       |   11   |
|      p_1_reg_1810      |   16   |
|      q_1_reg_1815      |   16   |
|select_ln3450_3_reg_1985|   15   |
|select_ln3450_5_reg_2024|   21   |
|select_ln3450_7_reg_2059|   27   |
|   sext_ln105_reg_1826  |   32   |
|   sext_ln106_reg_1820  |   32   |
|  sub_ln3459_1_reg_1883 |    9   |
|     tempgy_reg_1832    |   32   |
|  tmp_10_cast_reg_1928  |    2   |
|     tmp_10_reg_2029    |    1   |
|  tmp_11_cast_reg_1933  |    2   |
|  tmp_12_cast_reg_1938  |    2   |
|     tmp_12_reg_2064    |    1   |
| tmp_1313_cast_reg_1943 |    2   |
|  tmp_14_cast_reg_1948  |    2   |
|     tmp_14_reg_2090    |    1   |
|     tmp_16_reg_2117    |    1   |
|     tmp_18_reg_2140    |    1   |
|   tmp_3_cast_reg_1893  |    2   |
|   tmp_4_cast_reg_1898  |    2   |
|   tmp_5_cast_reg_1903  |    2   |
|     tmp_5_reg_1860     |    1   |
|   tmp_6_cast_reg_1908  |    2   |
|   tmp_7_cast_reg_1913  |    2   |
|   tmp_8_cast_reg_1918  |    2   |
|     tmp_8_reg_1990     |    1   |
|   tmp_9_cast_reg_1923  |    2   |
|   trunc_ln67_reg_1837  |    2   |
| xor_ln3471_10_reg_2109 |    1   |
| xor_ln3471_11_reg_2128 |    1   |
| xor_ln3471_12_reg_2134 |    1   |
|  xor_ln3471_1_reg_1953 |    1   |
|  xor_ln3471_2_reg_1969 |    1   |
|  xor_ln3471_3_reg_1996 |    1   |
|  xor_ln3471_4_reg_2010 |    1   |
|  xor_ln3471_5_reg_2035 |    1   |
|  xor_ln3471_6_reg_2047 |    1   |
|  xor_ln3471_7_reg_2070 |    1   |
|  xor_ln3471_8_reg_2080 |    1   |
|  xor_ln3471_9_reg_2101 |    1   |
|   xor_ln3471_reg_1865  |    1   |
+------------------------+--------+
|          Total         |   390  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| grp_fu_1761 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_1761 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_1767 |  p0  |   3  |  16  |   48   ||    13   |
| grp_fu_1767 |  p1  |   2  |  16  |   32   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   144  || 5.21907 ||    40   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |  1135  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   40   |
|  Register |    -   |    -   |   390  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   390  |  1175  |
+-----------+--------+--------+--------+--------+
