

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2'
================================================================
* Date:           Mon Sep  4 09:33:59 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_1_VITIS_LOOP_107_2  |      768|      768|         1|          1|          1|   768|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.01>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%v58 = alloca i32 1"   --->   Operation 4 'alloca' 'v58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v57 = alloca i32 1"   --->   Operation 5 'alloca' 'v57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten40 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten40"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v57"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %v58"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i24"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten40_load = load i10 %indvar_flatten40" [bert_layer.cpp:106]   --->   Operation 11 'load' 'indvar_flatten40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.77ns)   --->   "%icmp_ln106 = icmp_eq  i10 %indvar_flatten40_load, i10 768" [bert_layer.cpp:106]   --->   Operation 13 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln106_1 = add i10 %indvar_flatten40_load, i10 1" [bert_layer.cpp:106]   --->   Operation 14 'add' 'add_ln106_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %for.inc7.i27, void %_Z13Context_layerPA12_fPA64_fS2_.exit.exitStub" [bert_layer.cpp:106]   --->   Operation 15 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v58_load = load i7 %v58" [bert_layer.cpp:107]   --->   Operation 16 'load' 'v58_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v57_load = load i4 %v57" [bert_layer.cpp:106]   --->   Operation 17 'load' 'v57_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln106 = add i4 %v57_load, i4 1" [bert_layer.cpp:106]   --->   Operation 18 'add' 'add_ln106' <Predicate = (!icmp_ln106)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_106_1_VITIS_LOOP_107_2_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln107 = icmp_eq  i7 %v58_load, i7 64" [bert_layer.cpp:107]   --->   Operation 21 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%select_ln106 = select i1 %icmp_ln107, i7 0, i7 %v58_load" [bert_layer.cpp:106]   --->   Operation 22 'select' 'select_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln106_1 = select i1 %icmp_ln107, i4 %add_ln106, i4 %v57_load" [bert_layer.cpp:106]   --->   Operation 23 'select' 'select_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln106_1, i32 2, i32 3" [bert_layer.cpp:108]   --->   Operation 24 'partselect' 'tmp_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i4 %select_ln106_1" [bert_layer.cpp:106]   --->   Operation 25 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [bert_layer.cpp:107]   --->   Operation 27 'specloopname' 'specloopname_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln106, i32 2, i32 5" [bert_layer.cpp:108]   --->   Operation 28 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 %lshr_ln5" [bert_layer.cpp:108]   --->   Operation 29 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i6 %tmp_42" [bert_layer.cpp:108]   --->   Operation 30 'zext' 'zext_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v86_addr = getelementptr i32 %v86, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 31 'getelementptr' 'v86_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%v86_1_addr = getelementptr i32 %v86_1, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 32 'getelementptr' 'v86_1_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v86_2_addr = getelementptr i32 %v86_2, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 33 'getelementptr' 'v86_2_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%v86_3_addr = getelementptr i32 %v86_3, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 34 'getelementptr' 'v86_3_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v86_4_addr = getelementptr i32 %v86_4, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 35 'getelementptr' 'v86_4_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v86_5_addr = getelementptr i32 %v86_5, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 36 'getelementptr' 'v86_5_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v86_6_addr = getelementptr i32 %v86_6, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 37 'getelementptr' 'v86_6_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v86_7_addr = getelementptr i32 %v86_7, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 38 'getelementptr' 'v86_7_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v86_8_addr = getelementptr i32 %v86_8, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 39 'getelementptr' 'v86_8_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v86_9_addr = getelementptr i32 %v86_9, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 40 'getelementptr' 'v86_9_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v86_10_addr = getelementptr i32 %v86_10, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 41 'getelementptr' 'v86_10_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v86_11_addr = getelementptr i32 %v86_11, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 42 'getelementptr' 'v86_11_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v86_12_addr = getelementptr i32 %v86_12, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 43 'getelementptr' 'v86_12_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v86_13_addr = getelementptr i32 %v86_13, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 44 'getelementptr' 'v86_13_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v86_14_addr = getelementptr i32 %v86_14, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 45 'getelementptr' 'v86_14_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v86_15_addr = getelementptr i32 %v86_15, i64 0, i64 %zext_ln108" [bert_layer.cpp:108]   --->   Operation 46 'getelementptr' 'v86_15_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i7 %select_ln106" [bert_layer.cpp:108]   --->   Operation 47 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.95ns)   --->   "%switch_ln108 = switch i2 %trunc_ln106, void %arrayidx61.i34.case.3, i2 0, void %arrayidx61.i34.case.0, i2 1, void %arrayidx61.i34.case.1, i2 2, void %arrayidx61.i34.case.2" [bert_layer.cpp:108]   --->   Operation 48 'switch' 'switch_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.95>
ST_1 : Operation 49 [1/1] (0.95ns)   --->   "%switch_ln108 = switch i2 %trunc_ln108, void %arrayidx61.i34.case.3226, i2 0, void %arrayidx61.i34.case.0223, i2 1, void %arrayidx61.i34.case.1224, i2 2, void %arrayidx61.i34.case.2225" [bert_layer.cpp:108]   --->   Operation 49 'switch' 'switch_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2)> <Delay = 0.95>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_10_addr" [bert_layer.cpp:108]   --->   Operation 50 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit222" [bert_layer.cpp:108]   --->   Operation 51 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 2)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_9_addr" [bert_layer.cpp:108]   --->   Operation 52 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit222" [bert_layer.cpp:108]   --->   Operation 53 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_8_addr" [bert_layer.cpp:108]   --->   Operation 54 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit222" [bert_layer.cpp:108]   --->   Operation 55 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 0)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_11_addr" [bert_layer.cpp:108]   --->   Operation 56 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit222" [bert_layer.cpp:108]   --->   Operation 57 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2 & trunc_ln108 == 3)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit" [bert_layer.cpp:108]   --->   Operation 58 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.95ns)   --->   "%switch_ln108 = switch i2 %trunc_ln108, void %arrayidx61.i34.case.3220, i2 0, void %arrayidx61.i34.case.0217, i2 1, void %arrayidx61.i34.case.1218, i2 2, void %arrayidx61.i34.case.2219" [bert_layer.cpp:108]   --->   Operation 59 'switch' 'switch_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1)> <Delay = 0.95>
ST_1 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_6_addr" [bert_layer.cpp:108]   --->   Operation 60 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit216" [bert_layer.cpp:108]   --->   Operation 61 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_5_addr" [bert_layer.cpp:108]   --->   Operation 62 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit216" [bert_layer.cpp:108]   --->   Operation 63 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_4_addr" [bert_layer.cpp:108]   --->   Operation 64 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit216" [bert_layer.cpp:108]   --->   Operation 65 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_7_addr" [bert_layer.cpp:108]   --->   Operation 66 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit216" [bert_layer.cpp:108]   --->   Operation 67 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit" [bert_layer.cpp:108]   --->   Operation 68 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.95ns)   --->   "%switch_ln108 = switch i2 %trunc_ln108, void %arrayidx61.i34.case.3214, i2 0, void %arrayidx61.i34.case.0211, i2 1, void %arrayidx61.i34.case.1212, i2 2, void %arrayidx61.i34.case.2213" [bert_layer.cpp:108]   --->   Operation 69 'switch' 'switch_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0)> <Delay = 0.95>
ST_1 : Operation 70 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_2_addr" [bert_layer.cpp:108]   --->   Operation 70 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit210" [bert_layer.cpp:108]   --->   Operation 71 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 2)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_1_addr" [bert_layer.cpp:108]   --->   Operation 72 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit210" [bert_layer.cpp:108]   --->   Operation 73 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 1)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_addr" [bert_layer.cpp:108]   --->   Operation 74 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit210" [bert_layer.cpp:108]   --->   Operation 75 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 0)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_3_addr" [bert_layer.cpp:108]   --->   Operation 76 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit210" [bert_layer.cpp:108]   --->   Operation 77 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0 & trunc_ln108 == 3)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit" [bert_layer.cpp:108]   --->   Operation 78 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.95ns)   --->   "%switch_ln108 = switch i2 %trunc_ln108, void %arrayidx61.i34.case.3232, i2 0, void %arrayidx61.i34.case.0229, i2 1, void %arrayidx61.i34.case.1230, i2 2, void %arrayidx61.i34.case.2231" [bert_layer.cpp:108]   --->   Operation 79 'switch' 'switch_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3)> <Delay = 0.95>
ST_1 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_14_addr" [bert_layer.cpp:108]   --->   Operation 80 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit228" [bert_layer.cpp:108]   --->   Operation 81 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 2)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_13_addr" [bert_layer.cpp:108]   --->   Operation 82 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit228" [bert_layer.cpp:108]   --->   Operation 83 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 1)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_12_addr" [bert_layer.cpp:108]   --->   Operation 84 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit228" [bert_layer.cpp:108]   --->   Operation 85 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 0)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 0, i6 %v86_15_addr" [bert_layer.cpp:108]   --->   Operation 86 'store' 'store_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit228" [bert_layer.cpp:108]   --->   Operation 87 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3 & trunc_ln108 == 3)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx61.i34.exit" [bert_layer.cpp:108]   --->   Operation 88 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.87ns)   --->   "%add_ln107 = add i7 %select_ln106, i7 1" [bert_layer.cpp:107]   --->   Operation 89 'add' 'add_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln107 = store i10 %add_ln106_1, i10 %indvar_flatten40" [bert_layer.cpp:107]   --->   Operation 90 'store' 'store_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln107 = store i4 %select_ln106_1, i4 %v57" [bert_layer.cpp:107]   --->   Operation 91 'store' 'store_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.58>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln107 = store i7 %add_ln107, i7 %v58" [bert_layer.cpp:107]   --->   Operation 92 'store' 'store_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.inc.i24" [bert_layer.cpp:107]   --->   Operation 93 'br' 'br_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.01ns
The critical path consists of the following:
	'alloca' operation ('v57') [18]  (0 ns)
	'load' operation ('v57_load', bert_layer.cpp:106) on local variable 'v57' [32]  (0 ns)
	'add' operation ('add_ln106', bert_layer.cpp:106) [33]  (1.74 ns)
	'select' operation ('select_ln106_1', bert_layer.cpp:106) [38]  (1.02 ns)
	'getelementptr' operation ('v86_8_addr', bert_layer.cpp:108) [54]  (0 ns)
	'store' operation ('store_ln108', bert_layer.cpp:108) of constant 0 on array 'v86_8' [73]  (3.25 ns)
	blocking operation 8.88e-16 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
