[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial source changes: [0m
[0m[[0m[0mdebug[0m] [0m[0m	removed:Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	added: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	modified: Set(/media/yunhao/DATA/riscv/freedom/rocket-chip/src/main/scala/subsystem/Configs.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated products: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mExternal API changes: API Changes: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mModified binary dependencies: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial directly invalidated classes: Set(freechips.rocketchip.subsystem.WithNoSlavePort, freechips.rocketchip.subsystem.WithL1ICacheWays, freechips.rocketchip.subsystem.WithCacheBlockBytes, freechips.rocketchip.subsystem.WithDebugSBA, freechips.rocketchip.subsystem.WithDefaultBtb, freechips.rocketchip.subsystem.WithL1DCacheSets, freechips.rocketchip.subsystem.BaseSubsystemConfig, freechips.rocketchip.subsystem.WithoutFPU, freechips.rocketchip.subsystem.WithNMemoryChannels, freechips.rocketchip.subsystem.WithNSmallCores, freechips.rocketchip.subsystem.WithNBanks, freechips.rocketchip.subsystem.WithNoMemPort, freechips.rocketchip.subsystem.WithL1DCacheWays, freechips.rocketchip.subsystem.WithDefaultSlavePort, freechips.rocketchip.subsystem.WithSynchronousRocketTiles, freechips.rocketchip.subsystem.WithL1ICacheSets, freechips.rocketchip.subsystem.WithDefaultMMIOPort, freechips.rocketchip.subsystem.WithScratchpadsOnly, freechips.rocketchip.subsystem.WithNBreakpoints, freechips.rocketchip.subsystem.WithNonblockingL1, freechips.rocketchip.subsystem.WithoutTLMonitors, freechips.rocketchip.subsystem.WithNExtTopInterrupts, freechips.rocketchip.subsystem.WithIncoherentTiles, freechips.rocketchip.subsystem.WithRoccExample, freechips.rocketchip.subsystem.With1TinyCore, freechips.rocketchip.subsystem.WithAsynchronousRocketTiles, freechips.rocketchip.subsystem.WithExtMemSize, freechips.rocketchip.subsystem.WithNTrackersPerBank, freechips.rocketchip.subsystem.WithEdgeDataBits, freechips.rocketchip.subsystem.WithBootROMFile, freechips.rocketchip.subsystem.WithDTS, freechips.rocketchip.subsystem.WithNBigCores, freechips.rocketchip.subsystem.WithBufferlessBroadcastHub, freechips.rocketchip.subsystem.WithDefaultMemPort, freechips.rocketchip.subsystem.WithFastMulDiv, freechips.rocketchip.subsystem.WithoutMulDiv, freechips.rocketchip.subsystem.WithNoMMIOPort, freechips.rocketchip.subsystem.WithJtagDTM, freechips.rocketchip.subsystem.WithNBitPeripheryBus, freechips.rocketchip.subsystem.WithTimebase, freechips.rocketchip.subsystem.WithRV32, freechips.rocketchip.subsystem.WithRationalRocketTiles, freechips.rocketchip.subsystem.WithFPUWithoutDivSqrt)[0m
[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mSources indirectly invalidated by:[0m
[0m[[0m[0mdebug[0m] [0m[0m	product: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	binary dep: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	external source: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated classes: Set(freechips.rocketchip.subsystem.WithNoSlavePort, freechips.rocketchip.subsystem.WithL1ICacheWays, freechips.rocketchip.subsystem.WithCacheBlockBytes, freechips.rocketchip.subsystem.WithDebugSBA, freechips.rocketchip.subsystem.WithDefaultBtb, freechips.rocketchip.subsystem.WithL1DCacheSets, freechips.rocketchip.subsystem.BaseSubsystemConfig, freechips.rocketchip.subsystem.WithoutFPU, freechips.rocketchip.subsystem.WithNMemoryChannels, freechips.rocketchip.subsystem.WithNSmallCores, freechips.rocketchip.subsystem.WithNBanks, freechips.rocketchip.subsystem.WithNoMemPort, freechips.rocketchip.subsystem.WithL1DCacheWays, freechips.rocketchip.subsystem.WithDefaultSlavePort, freechips.rocketchip.subsystem.WithSynchronousRocketTiles, freechips.rocketchip.subsystem.WithL1ICacheSets, freechips.rocketchip.subsystem.WithDefaultMMIOPort, freechips.rocketchip.subsystem.WithScratchpadsOnly, freechips.rocketchip.subsystem.WithNBreakpoints, freechips.rocketchip.subsystem.WithNonblockingL1, freechips.rocketchip.subsystem.WithoutTLMonitors, freechips.rocketchip.subsystem.WithNExtTopInterrupts, freechips.rocketchip.subsystem.WithIncoherentTiles, freechips.rocketchip.subsystem.WithRoccExample, freechips.rocketchip.subsystem.With1TinyCore, freechips.rocketchip.subsystem.WithAsynchronousRocketTiles, freechips.rocketchip.subsystem.WithExtMemSize, freechips.rocketchip.subsystem.WithNTrackersPerBank, freechips.rocketchip.subsystem.WithEdgeDataBits, freechips.rocketchip.subsystem.WithBootROMFile, freechips.rocketchip.subsystem.WithDTS, freechips.rocketchip.subsystem.WithNBigCores, freechips.rocketchip.subsystem.WithBufferlessBroadcastHub, freechips.rocketchip.subsystem.WithDefaultMemPort, freechips.rocketchip.subsystem.WithFastMulDiv, freechips.rocketchip.subsystem.WithoutMulDiv, freechips.rocketchip.subsystem.WithNoMMIOPort, freechips.rocketchip.subsystem.WithJtagDTM, freechips.rocketchip.subsystem.WithNBitPeripheryBus, freechips.rocketchip.subsystem.WithTimebase, freechips.rocketchip.subsystem.WithRV32, freechips.rocketchip.subsystem.WithRationalRocketTiles, freechips.rocketchip.subsystem.WithFPUWithoutDivSqrt)[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated sources:Set(/media/yunhao/DATA/riscv/freedom/rocket-chip/src/main/scala/subsystem/Configs.scala)[0m
[0m[[0m[0minfo[0m] [0m[0mCompiling 1 Scala source to /media/yunhao/DATA/riscv/freedom/rocket-chip/target/scala-2.12/classes ...[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.12:1.1.1:compile for Scala 2.12.4[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.12:1.1.1:compile for Scala 2.12.4[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] Running cached compiler 40d972c0 for Scala compiler version 2.12.4[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] The Scala compiler is invoked with:[0m
[0m[[0m[0mdebug[0m] [0m[0m	-deprecation[0m
[0m[[0m[0mdebug[0m] [0m[0m	-unchecked[0m
[0m[[0m[0mdebug[0m] [0m[0m	-Xsource:2.11[0m
[0m[[0m[0mdebug[0m] [0m[0m	-Xplugin:/home/yunhao/.ivy2/cache/org.scalamacros/paradise_2.12.4/jars/paradise_2.12.4-2.1.0.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-bootclasspath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/yunhao/.sbt/boot/scala-2.12.4/lib/scala-library.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-classpath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/media/yunhao/DATA/riscv/freedom/rocket-chip/target/scala-2.12/classes:/media/yunhao/DATA/riscv/freedom/rocket-chip/chisel3/target/scala-2.12/chisel3_2.12-3.2-SNAPSHOT.jar:/media/yunhao/DATA/riscv/freedom/rocket-chip/hardfloat/target/scala-2.12/classes:/media/yunhao/DATA/riscv/freedom/rocket-chip/macros/target/scala-2.12/classes:/media/yunhao/DATA/riscv/freedom/rocket-chip/lib/firrtl.jar:/home/yunhao/.sbt/boot/scala-2.12.4/lib/scala-reflect.jar:/home/yunhao/.ivy2/cache/com.github.scopt/scopt_2.12/jars/scopt_2.12-3.6.0.jar:/home/yunhao/.ivy2/cache/org.json4s/json4s-jackson_2.12/jars/json4s-jackson_2.12-3.5.3.jar:/home/yunhao/.ivy2/cache/org.json4s/json4s-core_2.12/jars/json4s-core_2.12-3.5.3.jar:/home/yunhao/.ivy2/cache/org.json4s/json4s-ast_2.12/jars/json4s-ast_2.12-3.5.3.jar:/home/yunhao/.ivy2/cache/org.json4s/json4s-scalap_2.12/jars/json4s-scalap_2.12-3.5.3.jar:/home/yunhao/.ivy2/cache/com.thoughtworks.paranamer/paranamer/bundles/paranamer-2.8.jar:/home/yunhao/.ivy2/cache/org.scala-lang.modules/scala-xml_2.12/bundles/scala-xml_2.12-1.0.6.jar:/home/yunhao/.ivy2/cache/com.fasterxml.jackson.core/jackson-databind/bundles/jackson-databind-2.8.4.jar:/home/yunhao/.ivy2/cache/com.fasterxml.jackson.core/jackson-annotations/bundles/jackson-annotations-2.8.0.jar:/home/yunhao/.ivy2/cache/com.fasterxml.jackson.core/jackson-core/bundles/jackson-core-2.8.4.jar[0m
[0m[[0m[0mdebug[0m] [0m[0mScala compilation took 4.481829767 s[0m
[0m[[0m[0minfo[0m] [0m[0mDone compiling.[0m
[0m[[0m[0mdebug[0m] [0m[0mNew invalidations:[0m
[0m[[0m[0mdebug[0m] [0m[0m	Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mPreviously invalidated, but (transitively) depend on new invalidations:[0m
[0m[[0m[0mdebug[0m] [0m[0m	Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mAll newly invalidated classes after taking into account (previously) recompiled classes:Set()[0m
