;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #12, @0
	JMN @12, #200
	SUB #12, @0
	SUB <12, @0
	SUB 12, @-10
	SUB #12, @0
	SUB 12, @10
	SUB 13, 2
	CMP 12, @10
	SUB @-127, 100
	CMP 12, @10
	CMP <-407, <-120
	MOV @121, 106
	MOV @121, 106
	ADD #270, <600
	MOV @127, 100
	ADD #270, <600
	SUB -207, <-120
	SUB #12, @0
	SUB 11, <-0
	SUB #12, @0
	SUB 151, @40
	SPL 0, <2
	SLT 121, 0
	SUB -207, <-120
	ADD 270, 60
	SUB @-127, 100
	SUB 12, @10
	CMP 12, @10
	SUB 30, 9
	SPL @0, <-802
	ADD 30, 9
	ADD 3, @40
	SUB 12, @10
	SUB @-127, 100
	SUB #72, @200
	CMP @12, @10
	MOV @127, 100
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-26
	MOV #72, @200
	CMP -207, <-120
	MOV -7, <-20
	SUB #12, @0
	MOV -1, <-26
