
GEI1049_Projet_session.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cb4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000039b8  08007e84  08007e84  00008e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b83c  0800b83c  0000d094  2**0
                  CONTENTS
  4 .ARM          00000008  0800b83c  0800b83c  0000c83c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b844  0800b844  0000d094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b844  0800b844  0000c844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b848  0800b848  0000c848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  0800b84c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  20000094  0800b8e0  0000d094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000470  0800b8e0  0000d470  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d094  2**0
                  CONTENTS, READONLY
 12 .debug_info   000174fc  00000000  00000000  0000d0c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b2b  00000000  00000000  000245c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  000280f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000101e  00000000  00000000  000295e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026a44  00000000  00000000  0002a5fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e911  00000000  00000000  00051042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8a68  00000000  00000000  0006f953  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001483bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006078  00000000  00000000  00148400  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0014e478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000094 	.word	0x20000094
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007e6c 	.word	0x08007e6c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000098 	.word	0x20000098
 800020c:	08007e6c 	.word	0x08007e6c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_uldivmod>:
 8000b7c:	b953      	cbnz	r3, 8000b94 <__aeabi_uldivmod+0x18>
 8000b7e:	b94a      	cbnz	r2, 8000b94 <__aeabi_uldivmod+0x18>
 8000b80:	2900      	cmp	r1, #0
 8000b82:	bf08      	it	eq
 8000b84:	2800      	cmpeq	r0, #0
 8000b86:	bf1c      	itt	ne
 8000b88:	f04f 31ff 	movne.w	r1, #4294967295
 8000b8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b90:	f000 b96a 	b.w	8000e68 <__aeabi_idiv0>
 8000b94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b9c:	f000 f806 	bl	8000bac <__udivmoddi4>
 8000ba0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba8:	b004      	add	sp, #16
 8000baa:	4770      	bx	lr

08000bac <__udivmoddi4>:
 8000bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb0:	9d08      	ldr	r5, [sp, #32]
 8000bb2:	460c      	mov	r4, r1
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d14e      	bne.n	8000c56 <__udivmoddi4+0xaa>
 8000bb8:	4694      	mov	ip, r2
 8000bba:	458c      	cmp	ip, r1
 8000bbc:	4686      	mov	lr, r0
 8000bbe:	fab2 f282 	clz	r2, r2
 8000bc2:	d962      	bls.n	8000c8a <__udivmoddi4+0xde>
 8000bc4:	b14a      	cbz	r2, 8000bda <__udivmoddi4+0x2e>
 8000bc6:	f1c2 0320 	rsb	r3, r2, #32
 8000bca:	4091      	lsls	r1, r2
 8000bcc:	fa20 f303 	lsr.w	r3, r0, r3
 8000bd0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bd4:	4319      	orrs	r1, r3
 8000bd6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bde:	fa1f f68c 	uxth.w	r6, ip
 8000be2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000be6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bea:	fb07 1114 	mls	r1, r7, r4, r1
 8000bee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bf2:	fb04 f106 	mul.w	r1, r4, r6
 8000bf6:	4299      	cmp	r1, r3
 8000bf8:	d90a      	bls.n	8000c10 <__udivmoddi4+0x64>
 8000bfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bfe:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c02:	f080 8112 	bcs.w	8000e2a <__udivmoddi4+0x27e>
 8000c06:	4299      	cmp	r1, r3
 8000c08:	f240 810f 	bls.w	8000e2a <__udivmoddi4+0x27e>
 8000c0c:	3c02      	subs	r4, #2
 8000c0e:	4463      	add	r3, ip
 8000c10:	1a59      	subs	r1, r3, r1
 8000c12:	fa1f f38e 	uxth.w	r3, lr
 8000c16:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c1a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c22:	fb00 f606 	mul.w	r6, r0, r6
 8000c26:	429e      	cmp	r6, r3
 8000c28:	d90a      	bls.n	8000c40 <__udivmoddi4+0x94>
 8000c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c32:	f080 80fc 	bcs.w	8000e2e <__udivmoddi4+0x282>
 8000c36:	429e      	cmp	r6, r3
 8000c38:	f240 80f9 	bls.w	8000e2e <__udivmoddi4+0x282>
 8000c3c:	4463      	add	r3, ip
 8000c3e:	3802      	subs	r0, #2
 8000c40:	1b9b      	subs	r3, r3, r6
 8000c42:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c46:	2100      	movs	r1, #0
 8000c48:	b11d      	cbz	r5, 8000c52 <__udivmoddi4+0xa6>
 8000c4a:	40d3      	lsrs	r3, r2
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	428b      	cmp	r3, r1
 8000c58:	d905      	bls.n	8000c66 <__udivmoddi4+0xba>
 8000c5a:	b10d      	cbz	r5, 8000c60 <__udivmoddi4+0xb4>
 8000c5c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c60:	2100      	movs	r1, #0
 8000c62:	4608      	mov	r0, r1
 8000c64:	e7f5      	b.n	8000c52 <__udivmoddi4+0xa6>
 8000c66:	fab3 f183 	clz	r1, r3
 8000c6a:	2900      	cmp	r1, #0
 8000c6c:	d146      	bne.n	8000cfc <__udivmoddi4+0x150>
 8000c6e:	42a3      	cmp	r3, r4
 8000c70:	d302      	bcc.n	8000c78 <__udivmoddi4+0xcc>
 8000c72:	4290      	cmp	r0, r2
 8000c74:	f0c0 80f0 	bcc.w	8000e58 <__udivmoddi4+0x2ac>
 8000c78:	1a86      	subs	r6, r0, r2
 8000c7a:	eb64 0303 	sbc.w	r3, r4, r3
 8000c7e:	2001      	movs	r0, #1
 8000c80:	2d00      	cmp	r5, #0
 8000c82:	d0e6      	beq.n	8000c52 <__udivmoddi4+0xa6>
 8000c84:	e9c5 6300 	strd	r6, r3, [r5]
 8000c88:	e7e3      	b.n	8000c52 <__udivmoddi4+0xa6>
 8000c8a:	2a00      	cmp	r2, #0
 8000c8c:	f040 8090 	bne.w	8000db0 <__udivmoddi4+0x204>
 8000c90:	eba1 040c 	sub.w	r4, r1, ip
 8000c94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c98:	fa1f f78c 	uxth.w	r7, ip
 8000c9c:	2101      	movs	r1, #1
 8000c9e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000ca2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ca6:	fb08 4416 	mls	r4, r8, r6, r4
 8000caa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cae:	fb07 f006 	mul.w	r0, r7, r6
 8000cb2:	4298      	cmp	r0, r3
 8000cb4:	d908      	bls.n	8000cc8 <__udivmoddi4+0x11c>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cbe:	d202      	bcs.n	8000cc6 <__udivmoddi4+0x11a>
 8000cc0:	4298      	cmp	r0, r3
 8000cc2:	f200 80cd 	bhi.w	8000e60 <__udivmoddi4+0x2b4>
 8000cc6:	4626      	mov	r6, r4
 8000cc8:	1a1c      	subs	r4, r3, r0
 8000cca:	fa1f f38e 	uxth.w	r3, lr
 8000cce:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cd2:	fb08 4410 	mls	r4, r8, r0, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb00 f707 	mul.w	r7, r0, r7
 8000cde:	429f      	cmp	r7, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x148>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x146>
 8000cec:	429f      	cmp	r7, r3
 8000cee:	f200 80b0 	bhi.w	8000e52 <__udivmoddi4+0x2a6>
 8000cf2:	4620      	mov	r0, r4
 8000cf4:	1bdb      	subs	r3, r3, r7
 8000cf6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cfa:	e7a5      	b.n	8000c48 <__udivmoddi4+0x9c>
 8000cfc:	f1c1 0620 	rsb	r6, r1, #32
 8000d00:	408b      	lsls	r3, r1
 8000d02:	fa22 f706 	lsr.w	r7, r2, r6
 8000d06:	431f      	orrs	r7, r3
 8000d08:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d0c:	fa04 f301 	lsl.w	r3, r4, r1
 8000d10:	ea43 030c 	orr.w	r3, r3, ip
 8000d14:	40f4      	lsrs	r4, r6
 8000d16:	fa00 f801 	lsl.w	r8, r0, r1
 8000d1a:	0c38      	lsrs	r0, r7, #16
 8000d1c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d20:	fbb4 fef0 	udiv	lr, r4, r0
 8000d24:	fa1f fc87 	uxth.w	ip, r7
 8000d28:	fb00 441e 	mls	r4, r0, lr, r4
 8000d2c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d30:	fb0e f90c 	mul.w	r9, lr, ip
 8000d34:	45a1      	cmp	r9, r4
 8000d36:	fa02 f201 	lsl.w	r2, r2, r1
 8000d3a:	d90a      	bls.n	8000d52 <__udivmoddi4+0x1a6>
 8000d3c:	193c      	adds	r4, r7, r4
 8000d3e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d42:	f080 8084 	bcs.w	8000e4e <__udivmoddi4+0x2a2>
 8000d46:	45a1      	cmp	r9, r4
 8000d48:	f240 8081 	bls.w	8000e4e <__udivmoddi4+0x2a2>
 8000d4c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d50:	443c      	add	r4, r7
 8000d52:	eba4 0409 	sub.w	r4, r4, r9
 8000d56:	fa1f f983 	uxth.w	r9, r3
 8000d5a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d5e:	fb00 4413 	mls	r4, r0, r3, r4
 8000d62:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d66:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	d907      	bls.n	8000d7e <__udivmoddi4+0x1d2>
 8000d6e:	193c      	adds	r4, r7, r4
 8000d70:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d74:	d267      	bcs.n	8000e46 <__udivmoddi4+0x29a>
 8000d76:	45a4      	cmp	ip, r4
 8000d78:	d965      	bls.n	8000e46 <__udivmoddi4+0x29a>
 8000d7a:	3b02      	subs	r3, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d82:	fba0 9302 	umull	r9, r3, r0, r2
 8000d86:	eba4 040c 	sub.w	r4, r4, ip
 8000d8a:	429c      	cmp	r4, r3
 8000d8c:	46ce      	mov	lr, r9
 8000d8e:	469c      	mov	ip, r3
 8000d90:	d351      	bcc.n	8000e36 <__udivmoddi4+0x28a>
 8000d92:	d04e      	beq.n	8000e32 <__udivmoddi4+0x286>
 8000d94:	b155      	cbz	r5, 8000dac <__udivmoddi4+0x200>
 8000d96:	ebb8 030e 	subs.w	r3, r8, lr
 8000d9a:	eb64 040c 	sbc.w	r4, r4, ip
 8000d9e:	fa04 f606 	lsl.w	r6, r4, r6
 8000da2:	40cb      	lsrs	r3, r1
 8000da4:	431e      	orrs	r6, r3
 8000da6:	40cc      	lsrs	r4, r1
 8000da8:	e9c5 6400 	strd	r6, r4, [r5]
 8000dac:	2100      	movs	r1, #0
 8000dae:	e750      	b.n	8000c52 <__udivmoddi4+0xa6>
 8000db0:	f1c2 0320 	rsb	r3, r2, #32
 8000db4:	fa20 f103 	lsr.w	r1, r0, r3
 8000db8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dbc:	fa24 f303 	lsr.w	r3, r4, r3
 8000dc0:	4094      	lsls	r4, r2
 8000dc2:	430c      	orrs	r4, r1
 8000dc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dc8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dcc:	fa1f f78c 	uxth.w	r7, ip
 8000dd0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd4:	fb08 3110 	mls	r1, r8, r0, r3
 8000dd8:	0c23      	lsrs	r3, r4, #16
 8000dda:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dde:	fb00 f107 	mul.w	r1, r0, r7
 8000de2:	4299      	cmp	r1, r3
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x24c>
 8000de6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dea:	f100 36ff 	add.w	r6, r0, #4294967295
 8000dee:	d22c      	bcs.n	8000e4a <__udivmoddi4+0x29e>
 8000df0:	4299      	cmp	r1, r3
 8000df2:	d92a      	bls.n	8000e4a <__udivmoddi4+0x29e>
 8000df4:	3802      	subs	r0, #2
 8000df6:	4463      	add	r3, ip
 8000df8:	1a5b      	subs	r3, r3, r1
 8000dfa:	b2a4      	uxth	r4, r4
 8000dfc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e00:	fb08 3311 	mls	r3, r8, r1, r3
 8000e04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e08:	fb01 f307 	mul.w	r3, r1, r7
 8000e0c:	42a3      	cmp	r3, r4
 8000e0e:	d908      	bls.n	8000e22 <__udivmoddi4+0x276>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e18:	d213      	bcs.n	8000e42 <__udivmoddi4+0x296>
 8000e1a:	42a3      	cmp	r3, r4
 8000e1c:	d911      	bls.n	8000e42 <__udivmoddi4+0x296>
 8000e1e:	3902      	subs	r1, #2
 8000e20:	4464      	add	r4, ip
 8000e22:	1ae4      	subs	r4, r4, r3
 8000e24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e28:	e739      	b.n	8000c9e <__udivmoddi4+0xf2>
 8000e2a:	4604      	mov	r4, r0
 8000e2c:	e6f0      	b.n	8000c10 <__udivmoddi4+0x64>
 8000e2e:	4608      	mov	r0, r1
 8000e30:	e706      	b.n	8000c40 <__udivmoddi4+0x94>
 8000e32:	45c8      	cmp	r8, r9
 8000e34:	d2ae      	bcs.n	8000d94 <__udivmoddi4+0x1e8>
 8000e36:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e3a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e3e:	3801      	subs	r0, #1
 8000e40:	e7a8      	b.n	8000d94 <__udivmoddi4+0x1e8>
 8000e42:	4631      	mov	r1, r6
 8000e44:	e7ed      	b.n	8000e22 <__udivmoddi4+0x276>
 8000e46:	4603      	mov	r3, r0
 8000e48:	e799      	b.n	8000d7e <__udivmoddi4+0x1d2>
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	e7d4      	b.n	8000df8 <__udivmoddi4+0x24c>
 8000e4e:	46d6      	mov	lr, sl
 8000e50:	e77f      	b.n	8000d52 <__udivmoddi4+0x1a6>
 8000e52:	4463      	add	r3, ip
 8000e54:	3802      	subs	r0, #2
 8000e56:	e74d      	b.n	8000cf4 <__udivmoddi4+0x148>
 8000e58:	4606      	mov	r6, r0
 8000e5a:	4623      	mov	r3, r4
 8000e5c:	4608      	mov	r0, r1
 8000e5e:	e70f      	b.n	8000c80 <__udivmoddi4+0xd4>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	e730      	b.n	8000cc8 <__udivmoddi4+0x11c>
 8000e66:	bf00      	nop

08000e68 <__aeabi_idiv0>:
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop

08000e6c <Get_Mode>:
int save[4] = {0, 0, 0, 0};
float RATIO = 0.9;
float CLOCKWISE_FACTOR = 66.879;
float COUNTER_CLW_FACTOR = 0;

int Get_Mode(int MSB_state, int LSB_state) {
 8000e6c:	b480      	push	{r7}
 8000e6e:	b085      	sub	sp, #20
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	6039      	str	r1, [r7, #0]
	static const int id_lookup[4] = {MANUAL_MODE, CIRCLE_MODE,  BACK_FORTH_MODE, SQUARE_MODE};
	int bin = ((MSB_state & 1) << 1) | (LSB_state & 1);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	f003 0202 	and.w	r2, r3, #2
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	f003 0301 	and.w	r3, r3, #1
 8000e84:	4313      	orrs	r3, r2
 8000e86:	60fb      	str	r3, [r7, #12]
	return id_lookup[bin];
 8000e88:	4a04      	ldr	r2, [pc, #16]	@ (8000e9c <Get_Mode+0x30>)
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3714      	adds	r7, #20
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr
 8000e9c:	08008270 	.word	0x08008270

08000ea0 <Get_Mode_String>:

char* Get_Mode_String() {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
	const size_t buffer_size = 8;
 8000ea6:	2308      	movs	r3, #8
 8000ea8:	603b      	str	r3, [r7, #0]
	char* str = malloc(buffer_size);
 8000eaa:	6838      	ldr	r0, [r7, #0]
 8000eac:	f005 fe6a 	bl	8006b84 <malloc>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	607b      	str	r3, [r7, #4]
	switch(curr_mode) {
 8000eb4:	4b11      	ldr	r3, [pc, #68]	@ (8000efc <Get_Mode_String+0x5c>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b03      	cmp	r3, #3
 8000eba:	d817      	bhi.n	8000eec <Get_Mode_String+0x4c>
 8000ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8000ec4 <Get_Mode_String+0x24>)
 8000ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec2:	bf00      	nop
 8000ec4:	08000ed5 	.word	0x08000ed5
 8000ec8:	08000edb 	.word	0x08000edb
 8000ecc:	08000ee1 	.word	0x08000ee1
 8000ed0:	08000ee7 	.word	0x08000ee7
		case MANUAL_MODE:
			str = "MANUAL";
 8000ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8000f00 <Get_Mode_String+0x60>)
 8000ed6:	607b      	str	r3, [r7, #4]
			break;
 8000ed8:	e00b      	b.n	8000ef2 <Get_Mode_String+0x52>
		case CIRCLE_MODE:
			str = "CIRCLE";
 8000eda:	4b0a      	ldr	r3, [pc, #40]	@ (8000f04 <Get_Mode_String+0x64>)
 8000edc:	607b      	str	r3, [r7, #4]
			break;
 8000ede:	e008      	b.n	8000ef2 <Get_Mode_String+0x52>
		case BACK_FORTH_MODE:
			str = "LINE";
 8000ee0:	4b09      	ldr	r3, [pc, #36]	@ (8000f08 <Get_Mode_String+0x68>)
 8000ee2:	607b      	str	r3, [r7, #4]
			break;
 8000ee4:	e005      	b.n	8000ef2 <Get_Mode_String+0x52>
		case SQUARE_MODE:
			str = "SQUARE";
 8000ee6:	4b09      	ldr	r3, [pc, #36]	@ (8000f0c <Get_Mode_String+0x6c>)
 8000ee8:	607b      	str	r3, [r7, #4]
			break;
 8000eea:	e002      	b.n	8000ef2 <Get_Mode_String+0x52>
		default:
			str = "ERROR";
 8000eec:	4b08      	ldr	r3, [pc, #32]	@ (8000f10 <Get_Mode_String+0x70>)
 8000eee:	607b      	str	r3, [r7, #4]
			break;
 8000ef0:	bf00      	nop
	}
	return str;
 8000ef2:	687b      	ldr	r3, [r7, #4]
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	200000b2 	.word	0x200000b2
 8000f00:	08007e84 	.word	0x08007e84
 8000f04:	08007e8c 	.word	0x08007e8c
 8000f08:	08007e94 	.word	0x08007e94
 8000f0c:	08007e9c 	.word	0x08007e9c
 8000f10:	08007ea4 	.word	0x08007ea4

08000f14 <Auto_Angle>:

void Auto_Angle(float value) {
 8000f14:	b5b0      	push	{r4, r5, r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	ed87 0a01 	vstr	s0, [r7, #4]
	// Initial setup
	if(timer_count == 0) {
 8000f1e:	4b49      	ldr	r3, [pc, #292]	@ (8001044 <Auto_Angle+0x130>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d16e      	bne.n	8001004 <Auto_Angle+0xf0>
		LCD_Manuel(0);
 8000f26:	2000      	movs	r0, #0
 8000f28:	f001 fb20 	bl	800256c <LCD_Manuel>
		LCD_Mode();
 8000f2c:	f001 fb6c 	bl	8002608 <LCD_Mode>

		// Calculate the duration for the turn
		turning_time = fabs(value) * TRACK_WIDTH;
 8000f30:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f34:	eef0 7ae7 	vabs.f32	s15, s15
 8000f38:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001048 <Auto_Angle+0x134>
 8000f3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f40:	4b42      	ldr	r3, [pc, #264]	@ (800104c <Auto_Angle+0x138>)
 8000f42:	edc3 7a00 	vstr	s15, [r3]

		// Determine direction of turn
		if (value > 0) {
 8000f46:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f52:	dd25      	ble.n	8000fa0 <Auto_Angle+0x8c>
			turning_time /= (360.0 * CLOCKWISE_FACTOR);
 8000f54:	4b3d      	ldr	r3, [pc, #244]	@ (800104c <Auto_Angle+0x138>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff fb0d 	bl	8000578 <__aeabi_f2d>
 8000f5e:	4604      	mov	r4, r0
 8000f60:	460d      	mov	r5, r1
 8000f62:	4b3b      	ldr	r3, [pc, #236]	@ (8001050 <Auto_Angle+0x13c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fb06 	bl	8000578 <__aeabi_f2d>
 8000f6c:	f04f 0200 	mov.w	r2, #0
 8000f70:	4b38      	ldr	r3, [pc, #224]	@ (8001054 <Auto_Angle+0x140>)
 8000f72:	f7ff fb59 	bl	8000628 <__aeabi_dmul>
 8000f76:	4602      	mov	r2, r0
 8000f78:	460b      	mov	r3, r1
 8000f7a:	4620      	mov	r0, r4
 8000f7c:	4629      	mov	r1, r5
 8000f7e:	f7ff fc7d 	bl	800087c <__aeabi_ddiv>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	4610      	mov	r0, r2
 8000f88:	4619      	mov	r1, r3
 8000f8a:	f7ff fda7 	bl	8000adc <__aeabi_d2f>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	4a2e      	ldr	r2, [pc, #184]	@ (800104c <Auto_Angle+0x138>)
 8000f92:	6013      	str	r3, [r2, #0]
			Droite(BASE_SPEED, &htim3);
 8000f94:	4930      	ldr	r1, [pc, #192]	@ (8001058 <Auto_Angle+0x144>)
 8000f96:	f44f 70e1 	mov.w	r0, #450	@ 0x1c2
 8000f9a:	f000 fa71 	bl	8001480 <Droite>
 8000f9e:	e024      	b.n	8000fea <Auto_Angle+0xd6>
		}
		else {
			turning_time /= (360.0 * COUNTER_CLW_FACTOR);
 8000fa0:	4b2a      	ldr	r3, [pc, #168]	@ (800104c <Auto_Angle+0x138>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fae7 	bl	8000578 <__aeabi_f2d>
 8000faa:	4604      	mov	r4, r0
 8000fac:	460d      	mov	r5, r1
 8000fae:	4b2b      	ldr	r3, [pc, #172]	@ (800105c <Auto_Angle+0x148>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff fae0 	bl	8000578 <__aeabi_f2d>
 8000fb8:	f04f 0200 	mov.w	r2, #0
 8000fbc:	4b25      	ldr	r3, [pc, #148]	@ (8001054 <Auto_Angle+0x140>)
 8000fbe:	f7ff fb33 	bl	8000628 <__aeabi_dmul>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	4620      	mov	r0, r4
 8000fc8:	4629      	mov	r1, r5
 8000fca:	f7ff fc57 	bl	800087c <__aeabi_ddiv>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	4610      	mov	r0, r2
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	f7ff fd81 	bl	8000adc <__aeabi_d2f>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800104c <Auto_Angle+0x138>)
 8000fde:	6013      	str	r3, [r2, #0]
			Gauche(BASE_SPEED, &htim3);
 8000fe0:	491d      	ldr	r1, [pc, #116]	@ (8001058 <Auto_Angle+0x144>)
 8000fe2:	f44f 70e1 	mov.w	r0, #450	@ 0x1c2
 8000fe6:	f000 faab 	bl	8001540 <Gauche>
		}

		// Convert turning time in µs
		turning_time *= 1e6;
 8000fea:	4b18      	ldr	r3, [pc, #96]	@ (800104c <Auto_Angle+0x138>)
 8000fec:	edd3 7a00 	vldr	s15, [r3]
 8000ff0:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001060 <Auto_Angle+0x14c>
 8000ff4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ff8:	4b14      	ldr	r3, [pc, #80]	@ (800104c <Auto_Angle+0x138>)
 8000ffa:	edc3 7a00 	vstr	s15, [r3]

		// Start timer
	    HAL_TIM_Base_Start_IT(&htim7);
 8000ffe:	4819      	ldr	r0, [pc, #100]	@ (8001064 <Auto_Angle+0x150>)
 8001000:	f003 fda0 	bl	8004b44 <HAL_TIM_Base_Start_IT>
	}

    // Stop when finished
	if(timer_count > (int)turning_time) {
 8001004:	4b11      	ldr	r3, [pc, #68]	@ (800104c <Auto_Angle+0x138>)
 8001006:	edd3 7a00 	vldr	s15, [r3]
 800100a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800100e:	ee17 2a90 	vmov	r2, s15
 8001012:	4b0c      	ldr	r3, [pc, #48]	@ (8001044 <Auto_Angle+0x130>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	429a      	cmp	r2, r3
 8001018:	da0f      	bge.n	800103a <Auto_Angle+0x126>

		// Stop timer
		HAL_TIM_Base_Stop_IT(&htim7);
 800101a:	4812      	ldr	r0, [pc, #72]	@ (8001064 <Auto_Angle+0x150>)
 800101c:	f003 fe02 	bl	8004c24 <HAL_TIM_Base_Stop_IT>

		// Stop the motors
		Stop(&htim3);
 8001020:	480d      	ldr	r0, [pc, #52]	@ (8001058 <Auto_Angle+0x144>)
 8001022:	f000 faed 	bl	8001600 <Stop>

		// Reset temporal counter
		timer_count = 0;
 8001026:	4b07      	ldr	r3, [pc, #28]	@ (8001044 <Auto_Angle+0x130>)
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]

		// Ready for next step
		curr_step++;
 800102c:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <Auto_Angle+0x154>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	3301      	adds	r3, #1
 8001032:	b2da      	uxtb	r2, r3
 8001034:	4b0c      	ldr	r3, [pc, #48]	@ (8001068 <Auto_Angle+0x154>)
 8001036:	701a      	strb	r2, [r3, #0]
	}

	return;
 8001038:	bf00      	nop
 800103a:	bf00      	nop
}
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bdb0      	pop	{r4, r5, r7, pc}
 8001042:	bf00      	nop
 8001044:	200000c8 	.word	0x200000c8
 8001048:	43880000 	.word	0x43880000
 800104c:	200000cc 	.word	0x200000cc
 8001050:	20000008 	.word	0x20000008
 8001054:	40768000 	.word	0x40768000
 8001058:	20000198 	.word	0x20000198
 800105c:	200000e0 	.word	0x200000e0
 8001060:	49742400 	.word	0x49742400
 8001064:	20000270 	.word	0x20000270
 8001068:	20000000 	.word	0x20000000
 800106c:	00000000 	.word	0x00000000

08001070 <Auto_Line>:

void Auto_Line(int dist, int min_speed, int max_speed) {
 8001070:	b580      	push	{r7, lr}
 8001072:	b088      	sub	sp, #32
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	607a      	str	r2, [r7, #4]
    // Constants
    const float accel_fraction = 0.4; // 40% of total time for acceleration
 800107c:	4b70      	ldr	r3, [pc, #448]	@ (8001240 <Auto_Line+0x1d0>)
 800107e:	61fb      	str	r3, [r7, #28]
    const float decel_fraction = 0.4; // 40% of total time for deceleration
 8001080:	4b6f      	ldr	r3, [pc, #444]	@ (8001240 <Auto_Line+0x1d0>)
 8001082:	61bb      	str	r3, [r7, #24]

    // Initial setup
    if (timer_count == 0) {
 8001084:	4b6f      	ldr	r3, [pc, #444]	@ (8001244 <Auto_Line+0x1d4>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d16f      	bne.n	800116c <Auto_Line+0xfc>
    	LCD_Manuel(0);
 800108c:	2000      	movs	r0, #0
 800108e:	f001 fa6d 	bl	800256c <LCD_Manuel>
    	LCD_Mode();
 8001092:	f001 fab9 	bl	8002608 <LCD_Mode>

    	// Calculate total pulses required
    	float total_pulses = dist / TRACK_RESOLUTION;
 8001096:	68f8      	ldr	r0, [r7, #12]
 8001098:	f7ff fa5c 	bl	8000554 <__aeabi_i2d>
 800109c:	a364      	add	r3, pc, #400	@ (adr r3, 8001230 <Auto_Line+0x1c0>)
 800109e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a2:	f7ff fbeb 	bl	800087c <__aeabi_ddiv>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4610      	mov	r0, r2
 80010ac:	4619      	mov	r1, r3
 80010ae:	f7ff fd15 	bl	8000adc <__aeabi_d2f>
 80010b2:	4603      	mov	r3, r0
 80010b4:	617b      	str	r3, [r7, #20]

        // Calculate total time
        turning_time = (min_speed + max_speed) / 2.0;
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4413      	add	r3, r2
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff fa49 	bl	8000554 <__aeabi_i2d>
 80010c2:	f04f 0200 	mov.w	r2, #0
 80010c6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010ca:	f7ff fbd7 	bl	800087c <__aeabi_ddiv>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	4610      	mov	r0, r2
 80010d4:	4619      	mov	r1, r3
 80010d6:	f7ff fd01 	bl	8000adc <__aeabi_d2f>
 80010da:	4603      	mov	r3, r0
 80010dc:	4a5a      	ldr	r2, [pc, #360]	@ (8001248 <Auto_Line+0x1d8>)
 80010de:	6013      	str	r3, [r2, #0]
        total_time = (int)((total_pulses / turning_time) * 1e7);
 80010e0:	4b59      	ldr	r3, [pc, #356]	@ (8001248 <Auto_Line+0x1d8>)
 80010e2:	edd3 7a00 	vldr	s15, [r3]
 80010e6:	ed97 7a05 	vldr	s14, [r7, #20]
 80010ea:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80010ee:	ee16 0a90 	vmov	r0, s13
 80010f2:	f7ff fa41 	bl	8000578 <__aeabi_f2d>
 80010f6:	a350      	add	r3, pc, #320	@ (adr r3, 8001238 <Auto_Line+0x1c8>)
 80010f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fc:	f7ff fa94 	bl	8000628 <__aeabi_dmul>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4610      	mov	r0, r2
 8001106:	4619      	mov	r1, r3
 8001108:	f7ff fca0 	bl	8000a4c <__aeabi_d2iz>
 800110c:	4603      	mov	r3, r0
 800110e:	4a4f      	ldr	r2, [pc, #316]	@ (800124c <Auto_Line+0x1dc>)
 8001110:	6013      	str	r3, [r2, #0]

        // Calculate time for each phase
        accel_time = (int)(total_time * accel_fraction);
 8001112:	4b4e      	ldr	r3, [pc, #312]	@ (800124c <Auto_Line+0x1dc>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	ee07 3a90 	vmov	s15, r3
 800111a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800111e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001126:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800112a:	ee17 2a90 	vmov	r2, s15
 800112e:	4b48      	ldr	r3, [pc, #288]	@ (8001250 <Auto_Line+0x1e0>)
 8001130:	601a      	str	r2, [r3, #0]
        decel_time = (int)(total_time * decel_fraction);
 8001132:	4b46      	ldr	r3, [pc, #280]	@ (800124c <Auto_Line+0x1dc>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	ee07 3a90 	vmov	s15, r3
 800113a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800113e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001142:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001146:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800114a:	ee17 2a90 	vmov	r2, s15
 800114e:	4b41      	ldr	r3, [pc, #260]	@ (8001254 <Auto_Line+0x1e4>)
 8001150:	601a      	str	r2, [r3, #0]
        mid_time = total_time - accel_time - decel_time;
 8001152:	4b3e      	ldr	r3, [pc, #248]	@ (800124c <Auto_Line+0x1dc>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	4b3e      	ldr	r3, [pc, #248]	@ (8001250 <Auto_Line+0x1e0>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	1ad2      	subs	r2, r2, r3
 800115c:	4b3d      	ldr	r3, [pc, #244]	@ (8001254 <Auto_Line+0x1e4>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	4a3d      	ldr	r2, [pc, #244]	@ (8001258 <Auto_Line+0x1e8>)
 8001164:	6013      	str	r3, [r2, #0]

        // Start timer
        HAL_TIM_Base_Start_IT(&htim7);
 8001166:	483d      	ldr	r0, [pc, #244]	@ (800125c <Auto_Line+0x1ec>)
 8001168:	f003 fcec 	bl	8004b44 <HAL_TIM_Base_Start_IT>
    }

    // Acceleration phase
    if (timer_count < accel_time) {
 800116c:	4b35      	ldr	r3, [pc, #212]	@ (8001244 <Auto_Line+0x1d4>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	4b37      	ldr	r3, [pc, #220]	@ (8001250 <Auto_Line+0x1e0>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	429a      	cmp	r2, r3
 8001176:	da0f      	bge.n	8001198 <Auto_Line+0x128>
        current_speed = min_speed + (max_speed - min_speed) * timer_count / accel_time;
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	4a31      	ldr	r2, [pc, #196]	@ (8001244 <Auto_Line+0x1d4>)
 8001180:	6812      	ldr	r2, [r2, #0]
 8001182:	fb03 f202 	mul.w	r2, r3, r2
 8001186:	4b32      	ldr	r3, [pc, #200]	@ (8001250 <Auto_Line+0x1e0>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	fb92 f2f3 	sdiv	r2, r2, r3
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	4413      	add	r3, r2
 8001192:	4a33      	ldr	r2, [pc, #204]	@ (8001260 <Auto_Line+0x1f0>)
 8001194:	6013      	str	r3, [r2, #0]
 8001196:	e03a      	b.n	800120e <Auto_Line+0x19e>
    }

    // Constant speed phase
    else if (timer_count < accel_time + mid_time) {
 8001198:	4b2d      	ldr	r3, [pc, #180]	@ (8001250 <Auto_Line+0x1e0>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4b2e      	ldr	r3, [pc, #184]	@ (8001258 <Auto_Line+0x1e8>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	441a      	add	r2, r3
 80011a2:	4b28      	ldr	r3, [pc, #160]	@ (8001244 <Auto_Line+0x1d4>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	dd03      	ble.n	80011b2 <Auto_Line+0x142>
        current_speed = max_speed;
 80011aa:	4a2d      	ldr	r2, [pc, #180]	@ (8001260 <Auto_Line+0x1f0>)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6013      	str	r3, [r2, #0]
 80011b0:	e02d      	b.n	800120e <Auto_Line+0x19e>
    }

    // Deceleration phase
    else if (timer_count < total_time) {
 80011b2:	4b24      	ldr	r3, [pc, #144]	@ (8001244 <Auto_Line+0x1d4>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	4b25      	ldr	r3, [pc, #148]	@ (800124c <Auto_Line+0x1dc>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	da17      	bge.n	80011ee <Auto_Line+0x17e>
        int decel_time_elapsed = timer_count - (accel_time + mid_time);
 80011be:	4b21      	ldr	r3, [pc, #132]	@ (8001244 <Auto_Line+0x1d4>)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	4b23      	ldr	r3, [pc, #140]	@ (8001250 <Auto_Line+0x1e0>)
 80011c4:	6819      	ldr	r1, [r3, #0]
 80011c6:	4b24      	ldr	r3, [pc, #144]	@ (8001258 <Auto_Line+0x1e8>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	440b      	add	r3, r1
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	613b      	str	r3, [r7, #16]
        current_speed = max_speed - (max_speed - min_speed) * decel_time_elapsed / decel_time;
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	fb03 f202 	mul.w	r2, r3, r2
 80011dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001254 <Auto_Line+0x1e4>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	fb92 f3f3 	sdiv	r3, r2, r3
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	4a1d      	ldr	r2, [pc, #116]	@ (8001260 <Auto_Line+0x1f0>)
 80011ea:	6013      	str	r3, [r2, #0]
 80011ec:	e00f      	b.n	800120e <Auto_Line+0x19e>
    }

    // Stop when finished
    else {
        // Stop timer
        HAL_TIM_Base_Stop_IT(&htim7);
 80011ee:	481b      	ldr	r0, [pc, #108]	@ (800125c <Auto_Line+0x1ec>)
 80011f0:	f003 fd18 	bl	8004c24 <HAL_TIM_Base_Stop_IT>

        // Stop the motors
        Stop(&htim3);
 80011f4:	481b      	ldr	r0, [pc, #108]	@ (8001264 <Auto_Line+0x1f4>)
 80011f6:	f000 fa03 	bl	8001600 <Stop>

        // Reset temporal counter
        timer_count = 0;
 80011fa:	4b12      	ldr	r3, [pc, #72]	@ (8001244 <Auto_Line+0x1d4>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]

        // Ready for next step
        curr_step++;
 8001200:	4b19      	ldr	r3, [pc, #100]	@ (8001268 <Auto_Line+0x1f8>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	3301      	adds	r3, #1
 8001206:	b2da      	uxtb	r2, r3
 8001208:	4b17      	ldr	r3, [pc, #92]	@ (8001268 <Auto_Line+0x1f8>)
 800120a:	701a      	strb	r2, [r3, #0]

        // Exit
        return;
 800120c:	e00a      	b.n	8001224 <Auto_Line+0x1b4>
    }

    // Adjust speed every iteration
    if(!pause)
 800120e:	4b17      	ldr	r3, [pc, #92]	@ (800126c <Auto_Line+0x1fc>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d105      	bne.n	8001222 <Auto_Line+0x1b2>
    	Avancer(current_speed, &htim3);
 8001216:	4b12      	ldr	r3, [pc, #72]	@ (8001260 <Auto_Line+0x1f0>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4912      	ldr	r1, [pc, #72]	@ (8001264 <Auto_Line+0x1f4>)
 800121c:	4618      	mov	r0, r3
 800121e:	f000 f8cf 	bl	80013c0 <Avancer>

    return;
 8001222:	bf00      	nop
}
 8001224:	3720      	adds	r7, #32
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	f3af 8000 	nop.w
 8001230:	e353f7cf 	.word	0xe353f7cf
 8001234:	40129ba5 	.word	0x40129ba5
 8001238:	00000000 	.word	0x00000000
 800123c:	416312d0 	.word	0x416312d0
 8001240:	3ecccccd 	.word	0x3ecccccd
 8001244:	200000c8 	.word	0x200000c8
 8001248:	200000cc 	.word	0x200000cc
 800124c:	200000b4 	.word	0x200000b4
 8001250:	200000b8 	.word	0x200000b8
 8001254:	200000bc 	.word	0x200000bc
 8001258:	200000c0 	.word	0x200000c0
 800125c:	20000270 	.word	0x20000270
 8001260:	200000c4 	.word	0x200000c4
 8001264:	20000198 	.word	0x20000198
 8001268:	20000000 	.word	0x20000000
 800126c:	200000b0 	.word	0x200000b0

08001270 <Pause>:
		break;
	}
	return;
}

void Pause() {
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
	pause = pause ^ 1;
 8001274:	4b19      	ldr	r3, [pc, #100]	@ (80012dc <Pause+0x6c>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	f083 0301 	eor.w	r3, r3, #1
 800127c:	b2da      	uxtb	r2, r3
 800127e:	4b17      	ldr	r3, [pc, #92]	@ (80012dc <Pause+0x6c>)
 8001280:	701a      	strb	r2, [r3, #0]

	// Save currrent CCR values
	save[0] = htim3.Instance -> CCR1;
 8001282:	4b17      	ldr	r3, [pc, #92]	@ (80012e0 <Pause+0x70>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001288:	461a      	mov	r2, r3
 800128a:	4b16      	ldr	r3, [pc, #88]	@ (80012e4 <Pause+0x74>)
 800128c:	601a      	str	r2, [r3, #0]
	save[1] = htim3.Instance -> CCR2;
 800128e:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <Pause+0x70>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001294:	461a      	mov	r2, r3
 8001296:	4b13      	ldr	r3, [pc, #76]	@ (80012e4 <Pause+0x74>)
 8001298:	605a      	str	r2, [r3, #4]
	save[2] = htim3.Instance -> CCR3;
 800129a:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <Pause+0x70>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b10      	ldr	r3, [pc, #64]	@ (80012e4 <Pause+0x74>)
 80012a4:	609a      	str	r2, [r3, #8]
	save[3] = htim3.Instance -> CCR4;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <Pause+0x70>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ac:	461a      	mov	r2, r3
 80012ae:	4b0d      	ldr	r3, [pc, #52]	@ (80012e4 <Pause+0x74>)
 80012b0:	60da      	str	r2, [r3, #12]

	// Stop
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 80012b2:	2100      	movs	r1, #0
 80012b4:	480a      	ldr	r0, [pc, #40]	@ (80012e0 <Pause+0x70>)
 80012b6:	f003 fe05 	bl	8004ec4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80012ba:	2104      	movs	r1, #4
 80012bc:	4808      	ldr	r0, [pc, #32]	@ (80012e0 <Pause+0x70>)
 80012be:	f003 fe01 	bl	8004ec4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 80012c2:	2108      	movs	r1, #8
 80012c4:	4806      	ldr	r0, [pc, #24]	@ (80012e0 <Pause+0x70>)
 80012c6:	f003 fdfd 	bl	8004ec4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80012ca:	210c      	movs	r1, #12
 80012cc:	4804      	ldr	r0, [pc, #16]	@ (80012e0 <Pause+0x70>)
 80012ce:	f003 fdf9 	bl	8004ec4 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(&htim7);
 80012d2:	4805      	ldr	r0, [pc, #20]	@ (80012e8 <Pause+0x78>)
 80012d4:	f003 fca6 	bl	8004c24 <HAL_TIM_Base_Stop_IT>

	return;
 80012d8:	bf00      	nop
}
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	200000b0 	.word	0x200000b0
 80012e0:	20000198 	.word	0x20000198
 80012e4:	200000d0 	.word	0x200000d0
 80012e8:	20000270 	.word	0x20000270

080012ec <Resume>:

void Resume() {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
	pause = pause ^ 1;
 80012f0:	4b17      	ldr	r3, [pc, #92]	@ (8001350 <Resume+0x64>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	f083 0301 	eor.w	r3, r3, #1
 80012f8:	b2da      	uxtb	r2, r3
 80012fa:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <Resume+0x64>)
 80012fc:	701a      	strb	r2, [r3, #0]

	// Restore saved CCR values
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80012fe:	2100      	movs	r1, #0
 8001300:	4814      	ldr	r0, [pc, #80]	@ (8001354 <Resume+0x68>)
 8001302:	f003 fd17 	bl	8004d34 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001306:	2104      	movs	r1, #4
 8001308:	4812      	ldr	r0, [pc, #72]	@ (8001354 <Resume+0x68>)
 800130a:	f003 fd13 	bl	8004d34 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800130e:	2108      	movs	r1, #8
 8001310:	4810      	ldr	r0, [pc, #64]	@ (8001354 <Resume+0x68>)
 8001312:	f003 fd0f 	bl	8004d34 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001316:	210c      	movs	r1, #12
 8001318:	480e      	ldr	r0, [pc, #56]	@ (8001354 <Resume+0x68>)
 800131a:	f003 fd0b 	bl	8004d34 <HAL_TIM_PWM_Start>
	htim3.Instance -> CCR1 = save[0];
 800131e:	4b0e      	ldr	r3, [pc, #56]	@ (8001358 <Resume+0x6c>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	4b0c      	ldr	r3, [pc, #48]	@ (8001354 <Resume+0x68>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3.Instance -> CCR2 = save[1];
 8001328:	4b0b      	ldr	r3, [pc, #44]	@ (8001358 <Resume+0x6c>)
 800132a:	685a      	ldr	r2, [r3, #4]
 800132c:	4b09      	ldr	r3, [pc, #36]	@ (8001354 <Resume+0x68>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3.Instance -> CCR3 = save[2];
 8001332:	4b09      	ldr	r3, [pc, #36]	@ (8001358 <Resume+0x6c>)
 8001334:	689a      	ldr	r2, [r3, #8]
 8001336:	4b07      	ldr	r3, [pc, #28]	@ (8001354 <Resume+0x68>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	63da      	str	r2, [r3, #60]	@ 0x3c
	htim3.Instance -> CCR4 = save[3];
 800133c:	4b06      	ldr	r3, [pc, #24]	@ (8001358 <Resume+0x6c>)
 800133e:	68da      	ldr	r2, [r3, #12]
 8001340:	4b04      	ldr	r3, [pc, #16]	@ (8001354 <Resume+0x68>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	641a      	str	r2, [r3, #64]	@ 0x40
	HAL_TIM_Base_Start_IT(&htim7);
 8001346:	4805      	ldr	r0, [pc, #20]	@ (800135c <Resume+0x70>)
 8001348:	f003 fbfc 	bl	8004b44 <HAL_TIM_Base_Start_IT>

	return;
 800134c:	bf00      	nop
}
 800134e:	bd80      	pop	{r7, pc}
 8001350:	200000b0 	.word	0x200000b0
 8001354:	20000198 	.word	0x20000198
 8001358:	200000d0 	.word	0x200000d0
 800135c:	20000270 	.word	0x20000270

08001360 <Constant_Tuning_Mode>:

void Constant_Tuning_Mode() {
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
	// If robot is not moving, do nothing
	if(curr_mode == MANUAL_MODE)
 8001364:	4b12      	ldr	r3, [pc, #72]	@ (80013b0 <Constant_Tuning_Mode+0x50>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d01f      	beq.n	80013ac <Constant_Tuning_Mode+0x4c>
		return;

	// Testing turning factors
	if(abs(DEBUG_MODE) == 1)
		// Manage ongoing step
		switch(curr_step) {
 800136c:	4b11      	ldr	r3, [pc, #68]	@ (80013b4 <Constant_Tuning_Mode+0x54>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	2b03      	cmp	r3, #3
 8001372:	d006      	beq.n	8001382 <Constant_Tuning_Mode+0x22>
 8001374:	2b03      	cmp	r3, #3
 8001376:	dc11      	bgt.n	800139c <Constant_Tuning_Mode+0x3c>
 8001378:	2b01      	cmp	r3, #1
 800137a:	d002      	beq.n	8001382 <Constant_Tuning_Mode+0x22>
 800137c:	2b02      	cmp	r3, #2
 800137e:	d008      	beq.n	8001392 <Constant_Tuning_Mode+0x32>
 8001380:	e00c      	b.n	800139c <Constant_Tuning_Mode+0x3c>
			case 1:
			case 3:
				// Steps 1 and 3: Move forward
				Auto_Line(100, BASE_SPEED, BASE_SPEED);
 8001382:	f44f 72e1 	mov.w	r2, #450	@ 0x1c2
 8001386:	f44f 71e1 	mov.w	r1, #450	@ 0x1c2
 800138a:	2064      	movs	r0, #100	@ 0x64
 800138c:	f7ff fe70 	bl	8001070 <Auto_Line>
				break;
 8001390:	e00b      	b.n	80013aa <Constant_Tuning_Mode+0x4a>

			case 2:
				// Step 2: Turn 90 degrees
				Auto_Angle(90.0 * DEBUG_MODE);
 8001392:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80013b8 <Constant_Tuning_Mode+0x58>
 8001396:	f7ff fdbd 	bl	8000f14 <Auto_Angle>
				break;
 800139a:	e006      	b.n	80013aa <Constant_Tuning_Mode+0x4a>

			default:
				// End of sequence: Reset current step and set to manual mode after drawing shape
				curr_step = 1;
 800139c:	4b05      	ldr	r3, [pc, #20]	@ (80013b4 <Constant_Tuning_Mode+0x54>)
 800139e:	2201      	movs	r2, #1
 80013a0:	701a      	strb	r2, [r3, #0]
				curr_mode = MANUAL_MODE;
 80013a2:	4b03      	ldr	r3, [pc, #12]	@ (80013b0 <Constant_Tuning_Mode+0x50>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	701a      	strb	r2, [r3, #0]
				break;
 80013a8:	bf00      	nop
		}

	// Testing auto circle ratio
	else if(DEBUG_MODE == 2)
		Auto_Circle();
	return;
 80013aa:	e000      	b.n	80013ae <Constant_Tuning_Mode+0x4e>
		return;
 80013ac:	bf00      	nop
}
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	200000b2 	.word	0x200000b2
 80013b4:	20000000 	.word	0x20000000
 80013b8:	42b40000 	.word	0x42b40000
 80013bc:	00000000 	.word	0x00000000

080013c0 <Avancer>:
 */

#include "gestion_moteurs.h"
#include "vitesse_affichage.h"

void Avancer(int Pulse, TIM_HandleTypeDef* htim3){
 80013c0:	b590      	push	{r4, r7, lr}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]

	htim3->Instance -> CCR2 = 0;
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	2200      	movs	r2, #0
 80013d0:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3->Instance -> CCR4 = 0;
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2200      	movs	r2, #0
 80013d8:	641a      	str	r2, [r3, #64]	@ 0x40

	if(Pulse > 499){
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80013e0:	db02      	blt.n	80013e8 <Avancer+0x28>
		Pulse = 499;
 80013e2:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80013e6:	607b      	str	r3, [r7, #4]
	}

	htim3->Instance -> CCR1 = Pulse;
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3->Instance -> CCR3 = htim3->Instance -> CCR1 * 0.9;
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff f89c 	bl	8000534 <__aeabi_ui2d>
 80013fc:	a31c      	add	r3, pc, #112	@ (adr r3, 8001470 <Avancer+0xb0>)
 80013fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001402:	f7ff f911 	bl	8000628 <__aeabi_dmul>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	4610      	mov	r0, r2
 800140c:	4619      	mov	r1, r3
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	681c      	ldr	r4, [r3, #0]
 8001412:	f7ff fb43 	bl	8000a9c <__aeabi_d2uiz>
 8001416:	4603      	mov	r3, r0
 8001418:	63e3      	str	r3, [r4, #60]	@ 0x3c


	LCD_Vitesse((uint16_t)(Pulse*0.2), (uint16_t)(Pulse*0.2), 0, 0);
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f7ff f89a 	bl	8000554 <__aeabi_i2d>
 8001420:	a315      	add	r3, pc, #84	@ (adr r3, 8001478 <Avancer+0xb8>)
 8001422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001426:	f7ff f8ff 	bl	8000628 <__aeabi_dmul>
 800142a:	4602      	mov	r2, r0
 800142c:	460b      	mov	r3, r1
 800142e:	4610      	mov	r0, r2
 8001430:	4619      	mov	r1, r3
 8001432:	f7ff fb33 	bl	8000a9c <__aeabi_d2uiz>
 8001436:	4603      	mov	r3, r0
 8001438:	b29c      	uxth	r4, r3
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f7ff f88a 	bl	8000554 <__aeabi_i2d>
 8001440:	a30d      	add	r3, pc, #52	@ (adr r3, 8001478 <Avancer+0xb8>)
 8001442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001446:	f7ff f8ef 	bl	8000628 <__aeabi_dmul>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	4610      	mov	r0, r2
 8001450:	4619      	mov	r1, r3
 8001452:	f7ff fb23 	bl	8000a9c <__aeabi_d2uiz>
 8001456:	4603      	mov	r3, r0
 8001458:	b299      	uxth	r1, r3
 800145a:	2300      	movs	r3, #0
 800145c:	2200      	movs	r2, #0
 800145e:	4620      	mov	r0, r4
 8001460:	f001 f8f0 	bl	8002644 <LCD_Vitesse>
	return;
 8001464:	bf00      	nop
}
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	bd90      	pop	{r4, r7, pc}
 800146c:	f3af 8000 	nop.w
 8001470:	cccccccd 	.word	0xcccccccd
 8001474:	3feccccc 	.word	0x3feccccc
 8001478:	9999999a 	.word	0x9999999a
 800147c:	3fc99999 	.word	0x3fc99999

08001480 <Droite>:

void Droite(int Pulse, TIM_HandleTypeDef* htim3){
 8001480:	b590      	push	{r4, r7, lr}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	6039      	str	r1, [r7, #0]

	htim3->Instance -> CCR2 = 0;
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2200      	movs	r2, #0
 8001490:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3->Instance -> CCR3 = 0;
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2200      	movs	r2, #0
 8001498:	63da      	str	r2, [r3, #60]	@ 0x3c

	if(Pulse > 499){
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80014a0:	db02      	blt.n	80014a8 <Droite+0x28>
		Pulse = 499;
 80014a2:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80014a6:	607b      	str	r3, [r7, #4]
	}
	htim3->Instance -> CCR1 = Pulse;
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3->Instance -> CCR4 = htim3->Instance -> CCR1 * 0.9;
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff f83c 	bl	8000534 <__aeabi_ui2d>
 80014bc:	a31c      	add	r3, pc, #112	@ (adr r3, 8001530 <Droite+0xb0>)
 80014be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c2:	f7ff f8b1 	bl	8000628 <__aeabi_dmul>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	4610      	mov	r0, r2
 80014cc:	4619      	mov	r1, r3
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	681c      	ldr	r4, [r3, #0]
 80014d2:	f7ff fae3 	bl	8000a9c <__aeabi_d2uiz>
 80014d6:	4603      	mov	r3, r0
 80014d8:	6423      	str	r3, [r4, #64]	@ 0x40

	LCD_Vitesse((uint16_t)(Pulse*0.2), (uint16_t)(Pulse*0.2), 0, 1);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f7ff f83a 	bl	8000554 <__aeabi_i2d>
 80014e0:	a315      	add	r3, pc, #84	@ (adr r3, 8001538 <Droite+0xb8>)
 80014e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e6:	f7ff f89f 	bl	8000628 <__aeabi_dmul>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	4610      	mov	r0, r2
 80014f0:	4619      	mov	r1, r3
 80014f2:	f7ff fad3 	bl	8000a9c <__aeabi_d2uiz>
 80014f6:	4603      	mov	r3, r0
 80014f8:	b29c      	uxth	r4, r3
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f7ff f82a 	bl	8000554 <__aeabi_i2d>
 8001500:	a30d      	add	r3, pc, #52	@ (adr r3, 8001538 <Droite+0xb8>)
 8001502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001506:	f7ff f88f 	bl	8000628 <__aeabi_dmul>
 800150a:	4602      	mov	r2, r0
 800150c:	460b      	mov	r3, r1
 800150e:	4610      	mov	r0, r2
 8001510:	4619      	mov	r1, r3
 8001512:	f7ff fac3 	bl	8000a9c <__aeabi_d2uiz>
 8001516:	4603      	mov	r3, r0
 8001518:	b299      	uxth	r1, r3
 800151a:	2301      	movs	r3, #1
 800151c:	2200      	movs	r2, #0
 800151e:	4620      	mov	r0, r4
 8001520:	f001 f890 	bl	8002644 <LCD_Vitesse>
	return;
 8001524:	bf00      	nop
}
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	bd90      	pop	{r4, r7, pc}
 800152c:	f3af 8000 	nop.w
 8001530:	cccccccd 	.word	0xcccccccd
 8001534:	3feccccc 	.word	0x3feccccc
 8001538:	9999999a 	.word	0x9999999a
 800153c:	3fc99999 	.word	0x3fc99999

08001540 <Gauche>:

void Gauche(int Pulse, TIM_HandleTypeDef* htim3){
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]

	htim3->Instance -> CCR1 = 0;
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	2200      	movs	r2, #0
 8001550:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3->Instance -> CCR4 = 0;
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2200      	movs	r2, #0
 8001558:	641a      	str	r2, [r3, #64]	@ 0x40

	if(Pulse > 499){
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001560:	db02      	blt.n	8001568 <Gauche+0x28>
		Pulse = 499;
 8001562:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8001566:	607b      	str	r3, [r7, #4]
	}
	htim3->Instance -> CCR2 = Pulse;
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3->Instance -> CCR3 = htim3->Instance -> CCR2 * 0.9;
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001576:	4618      	mov	r0, r3
 8001578:	f7fe ffdc 	bl	8000534 <__aeabi_ui2d>
 800157c:	a31c      	add	r3, pc, #112	@ (adr r3, 80015f0 <Gauche+0xb0>)
 800157e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001582:	f7ff f851 	bl	8000628 <__aeabi_dmul>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	4610      	mov	r0, r2
 800158c:	4619      	mov	r1, r3
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	681c      	ldr	r4, [r3, #0]
 8001592:	f7ff fa83 	bl	8000a9c <__aeabi_d2uiz>
 8001596:	4603      	mov	r3, r0
 8001598:	63e3      	str	r3, [r4, #60]	@ 0x3c

	LCD_Vitesse((uint16_t)(Pulse*0.2), (uint16_t)(Pulse*0.2), 1, 0);
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7fe ffda 	bl	8000554 <__aeabi_i2d>
 80015a0:	a315      	add	r3, pc, #84	@ (adr r3, 80015f8 <Gauche+0xb8>)
 80015a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a6:	f7ff f83f 	bl	8000628 <__aeabi_dmul>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4610      	mov	r0, r2
 80015b0:	4619      	mov	r1, r3
 80015b2:	f7ff fa73 	bl	8000a9c <__aeabi_d2uiz>
 80015b6:	4603      	mov	r3, r0
 80015b8:	b29c      	uxth	r4, r3
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7fe ffca 	bl	8000554 <__aeabi_i2d>
 80015c0:	a30d      	add	r3, pc, #52	@ (adr r3, 80015f8 <Gauche+0xb8>)
 80015c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c6:	f7ff f82f 	bl	8000628 <__aeabi_dmul>
 80015ca:	4602      	mov	r2, r0
 80015cc:	460b      	mov	r3, r1
 80015ce:	4610      	mov	r0, r2
 80015d0:	4619      	mov	r1, r3
 80015d2:	f7ff fa63 	bl	8000a9c <__aeabi_d2uiz>
 80015d6:	4603      	mov	r3, r0
 80015d8:	b299      	uxth	r1, r3
 80015da:	2300      	movs	r3, #0
 80015dc:	2201      	movs	r2, #1
 80015de:	4620      	mov	r0, r4
 80015e0:	f001 f830 	bl	8002644 <LCD_Vitesse>
}
 80015e4:	bf00      	nop
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd90      	pop	{r4, r7, pc}
 80015ec:	f3af 8000 	nop.w
 80015f0:	cccccccd 	.word	0xcccccccd
 80015f4:	3feccccc 	.word	0x3feccccc
 80015f8:	9999999a 	.word	0x9999999a
 80015fc:	3fc99999 	.word	0x3fc99999

08001600 <Stop>:
	htim3->Instance -> CCR4 = Pulse;
	htim3->Instance -> CCR2 = htim3->Instance -> CCR4 * 0.95;
	LCD_Vitesse((uint16_t)(Pulse*0.2), (uint16_t)(Pulse*0.2), 1, 1);
	return;
}
void Stop(TIM_HandleTypeDef* htim3){
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	htim3->Instance -> CCR1 = 0;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2200      	movs	r2, #0
 800160e:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3->Instance -> CCR2 = 0;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2200      	movs	r2, #0
 8001616:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3->Instance -> CCR3 = 0;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2200      	movs	r2, #0
 800161e:	63da      	str	r2, [r3, #60]	@ 0x3c
	htim3->Instance -> CCR4 = 0;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2200      	movs	r2, #0
 8001626:	641a      	str	r2, [r3, #64]	@ 0x40
	LCD_Vitesse(0, 0, 0, 0);
 8001628:	2300      	movs	r3, #0
 800162a:	2200      	movs	r2, #0
 800162c:	2100      	movs	r1, #0
 800162e:	2000      	movs	r0, #0
 8001630:	f001 f808 	bl	8002644 <LCD_Vitesse>
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b08a      	sub	sp, #40	@ 0x28
 8001640:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	60da      	str	r2, [r3, #12]
 8001650:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	613b      	str	r3, [r7, #16]
 8001656:	4b59      	ldr	r3, [pc, #356]	@ (80017bc <MX_GPIO_Init+0x180>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	4a58      	ldr	r2, [pc, #352]	@ (80017bc <MX_GPIO_Init+0x180>)
 800165c:	f043 0304 	orr.w	r3, r3, #4
 8001660:	6313      	str	r3, [r2, #48]	@ 0x30
 8001662:	4b56      	ldr	r3, [pc, #344]	@ (80017bc <MX_GPIO_Init+0x180>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001666:	f003 0304 	and.w	r3, r3, #4
 800166a:	613b      	str	r3, [r7, #16]
 800166c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	4b52      	ldr	r3, [pc, #328]	@ (80017bc <MX_GPIO_Init+0x180>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	4a51      	ldr	r2, [pc, #324]	@ (80017bc <MX_GPIO_Init+0x180>)
 8001678:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800167c:	6313      	str	r3, [r2, #48]	@ 0x30
 800167e:	4b4f      	ldr	r3, [pc, #316]	@ (80017bc <MX_GPIO_Init+0x180>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	60bb      	str	r3, [r7, #8]
 800168e:	4b4b      	ldr	r3, [pc, #300]	@ (80017bc <MX_GPIO_Init+0x180>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	4a4a      	ldr	r2, [pc, #296]	@ (80017bc <MX_GPIO_Init+0x180>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6313      	str	r3, [r2, #48]	@ 0x30
 800169a:	4b48      	ldr	r3, [pc, #288]	@ (80017bc <MX_GPIO_Init+0x180>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	60bb      	str	r3, [r7, #8]
 80016a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	607b      	str	r3, [r7, #4]
 80016aa:	4b44      	ldr	r3, [pc, #272]	@ (80017bc <MX_GPIO_Init+0x180>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	4a43      	ldr	r2, [pc, #268]	@ (80017bc <MX_GPIO_Init+0x180>)
 80016b0:	f043 0302 	orr.w	r3, r3, #2
 80016b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b6:	4b41      	ldr	r3, [pc, #260]	@ (80017bc <MX_GPIO_Init+0x180>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2120      	movs	r1, #32
 80016c6:	483e      	ldr	r0, [pc, #248]	@ (80017c0 <MX_GPIO_Init+0x184>)
 80016c8:	f001 fc8a 	bl	8002fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI_RST_Pin|SPI_CS_Pin|SPI_DC_Pin, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80016d2:	483c      	ldr	r0, [pc, #240]	@ (80017c4 <MX_GPIO_Init+0x188>)
 80016d4:	f001 fc84 	bl	8002fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Blue_Button_Pin;
 80016d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016de:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Blue_Button_GPIO_Port, &GPIO_InitStruct);
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	4619      	mov	r1, r3
 80016ee:	4836      	ldr	r0, [pc, #216]	@ (80017c8 <MX_GPIO_Init+0x18c>)
 80016f0:	f001 faca 	bl	8002c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Dipswitch_MSB_Pin|Dipswitch_LSB_Pin;
 80016f4:	230c      	movs	r3, #12
 80016f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f8:	2300      	movs	r3, #0
 80016fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016fc:	2302      	movs	r3, #2
 80016fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	4619      	mov	r1, r3
 8001706:	4830      	ldr	r0, [pc, #192]	@ (80017c8 <MX_GPIO_Init+0x18c>)
 8001708:	f001 fabe 	bl	8002c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800170c:	2320      	movs	r3, #32
 800170e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001710:	2301      	movs	r3, #1
 8001712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001718:	2300      	movs	r3, #0
 800171a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800171c:	f107 0314 	add.w	r3, r7, #20
 8001720:	4619      	mov	r1, r3
 8001722:	4827      	ldr	r0, [pc, #156]	@ (80017c0 <MX_GPIO_Init+0x184>)
 8001724:	f001 fab0 	bl	8002c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SPI_RST_Pin|SPI_CS_Pin|SPI_DC_Pin;
 8001728:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800172c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172e:	2301      	movs	r3, #1
 8001730:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001736:	2300      	movs	r3, #0
 8001738:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173a:	f107 0314 	add.w	r3, r7, #20
 800173e:	4619      	mov	r1, r3
 8001740:	4820      	ldr	r0, [pc, #128]	@ (80017c4 <MX_GPIO_Init+0x188>)
 8001742:	f001 faa1 	bl	8002c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encodeur_D_B_Pin;
 8001746:	2380      	movs	r3, #128	@ 0x80
 8001748:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800174a:	2300      	movs	r3, #0
 800174c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Encodeur_D_B_GPIO_Port, &GPIO_InitStruct);
 8001752:	f107 0314 	add.w	r3, r7, #20
 8001756:	4619      	mov	r1, r3
 8001758:	481b      	ldr	r0, [pc, #108]	@ (80017c8 <MX_GPIO_Init+0x18c>)
 800175a:	f001 fa95 	bl	8002c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = Encodeur_G_A_Pin|Encodeur_D_A_Pin;
 800175e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001764:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001768:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800176a:	2302      	movs	r3, #2
 800176c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176e:	f107 0314 	add.w	r3, r7, #20
 8001772:	4619      	mov	r1, r3
 8001774:	4812      	ldr	r0, [pc, #72]	@ (80017c0 <MX_GPIO_Init+0x184>)
 8001776:	f001 fa87 	bl	8002c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encodeur_G_B_Pin;
 800177a:	2340      	movs	r3, #64	@ 0x40
 800177c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800177e:	2300      	movs	r3, #0
 8001780:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Encodeur_G_B_GPIO_Port, &GPIO_InitStruct);
 8001786:	f107 0314 	add.w	r3, r7, #20
 800178a:	4619      	mov	r1, r3
 800178c:	480d      	ldr	r0, [pc, #52]	@ (80017c4 <MX_GPIO_Init+0x188>)
 800178e:	f001 fa7b 	bl	8002c88 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001792:	2200      	movs	r2, #0
 8001794:	2100      	movs	r1, #0
 8001796:	2017      	movs	r0, #23
 8001798:	f001 fa3f 	bl	8002c1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800179c:	2017      	movs	r0, #23
 800179e:	f001 fa58 	bl	8002c52 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017a2:	2200      	movs	r2, #0
 80017a4:	2100      	movs	r1, #0
 80017a6:	2028      	movs	r0, #40	@ 0x28
 80017a8:	f001 fa37 	bl	8002c1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017ac:	2028      	movs	r0, #40	@ 0x28
 80017ae:	f001 fa50 	bl	8002c52 <HAL_NVIC_EnableIRQ>

}
 80017b2:	bf00      	nop
 80017b4:	3728      	adds	r7, #40	@ 0x28
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40023800 	.word	0x40023800
 80017c0:	40020000 	.word	0x40020000
 80017c4:	40020400 	.word	0x40020400
 80017c8:	40020800 	.word	0x40020800

080017cc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017d0:	4b12      	ldr	r3, [pc, #72]	@ (800181c <MX_I2C1_Init+0x50>)
 80017d2:	4a13      	ldr	r2, [pc, #76]	@ (8001820 <MX_I2C1_Init+0x54>)
 80017d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017d6:	4b11      	ldr	r3, [pc, #68]	@ (800181c <MX_I2C1_Init+0x50>)
 80017d8:	4a12      	ldr	r2, [pc, #72]	@ (8001824 <MX_I2C1_Init+0x58>)
 80017da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017dc:	4b0f      	ldr	r3, [pc, #60]	@ (800181c <MX_I2C1_Init+0x50>)
 80017de:	2200      	movs	r2, #0
 80017e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017e2:	4b0e      	ldr	r3, [pc, #56]	@ (800181c <MX_I2C1_Init+0x50>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017e8:	4b0c      	ldr	r3, [pc, #48]	@ (800181c <MX_I2C1_Init+0x50>)
 80017ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017f0:	4b0a      	ldr	r3, [pc, #40]	@ (800181c <MX_I2C1_Init+0x50>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017f6:	4b09      	ldr	r3, [pc, #36]	@ (800181c <MX_I2C1_Init+0x50>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017fc:	4b07      	ldr	r3, [pc, #28]	@ (800181c <MX_I2C1_Init+0x50>)
 80017fe:	2200      	movs	r2, #0
 8001800:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001802:	4b06      	ldr	r3, [pc, #24]	@ (800181c <MX_I2C1_Init+0x50>)
 8001804:	2200      	movs	r2, #0
 8001806:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001808:	4804      	ldr	r0, [pc, #16]	@ (800181c <MX_I2C1_Init+0x50>)
 800180a:	f001 fc1b 	bl	8003044 <HAL_I2C_Init>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001814:	f000 f9ce 	bl	8001bb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001818:	bf00      	nop
 800181a:	bd80      	pop	{r7, pc}
 800181c:	200000e4 	.word	0x200000e4
 8001820:	40005400 	.word	0x40005400
 8001824:	000186a0 	.word	0x000186a0

08001828 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b08a      	sub	sp, #40	@ 0x28
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001830:	f107 0314 	add.w	r3, r7, #20
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	605a      	str	r2, [r3, #4]
 800183a:	609a      	str	r2, [r3, #8]
 800183c:	60da      	str	r2, [r3, #12]
 800183e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a19      	ldr	r2, [pc, #100]	@ (80018ac <HAL_I2C_MspInit+0x84>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d12c      	bne.n	80018a4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	613b      	str	r3, [r7, #16]
 800184e:	4b18      	ldr	r3, [pc, #96]	@ (80018b0 <HAL_I2C_MspInit+0x88>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	4a17      	ldr	r2, [pc, #92]	@ (80018b0 <HAL_I2C_MspInit+0x88>)
 8001854:	f043 0302 	orr.w	r3, r3, #2
 8001858:	6313      	str	r3, [r2, #48]	@ 0x30
 800185a:	4b15      	ldr	r3, [pc, #84]	@ (80018b0 <HAL_I2C_MspInit+0x88>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	f003 0302 	and.w	r3, r3, #2
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001866:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800186a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800186c:	2312      	movs	r3, #18
 800186e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001874:	2303      	movs	r3, #3
 8001876:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001878:	2304      	movs	r3, #4
 800187a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800187c:	f107 0314 	add.w	r3, r7, #20
 8001880:	4619      	mov	r1, r3
 8001882:	480c      	ldr	r0, [pc, #48]	@ (80018b4 <HAL_I2C_MspInit+0x8c>)
 8001884:	f001 fa00 	bl	8002c88 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001888:	2300      	movs	r3, #0
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <HAL_I2C_MspInit+0x88>)
 800188e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001890:	4a07      	ldr	r2, [pc, #28]	@ (80018b0 <HAL_I2C_MspInit+0x88>)
 8001892:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001896:	6413      	str	r3, [r2, #64]	@ 0x40
 8001898:	4b05      	ldr	r3, [pc, #20]	@ (80018b0 <HAL_I2C_MspInit+0x88>)
 800189a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80018a4:	bf00      	nop
 80018a6:	3728      	adds	r7, #40	@ 0x28
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40005400 	.word	0x40005400
 80018b0:	40023800 	.word	0x40023800
 80018b4:	40020400 	.word	0x40020400

080018b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018bc:	f001 f83c 	bl	8002938 <HAL_Init>

  /* USER CODE BEGIN Init */

  Initialisation_manette();
 80018c0:	f000 f97e 	bl	8001bc0 <Initialisation_manette>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018c4:	f000 f866 	bl	8001994 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018c8:	f7ff feb8 	bl	800163c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80018cc:	f000 fddc 	bl	8002488 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 80018d0:	f000 fc7e 	bl	80021d0 <MX_TIM6_Init>
  MX_TIM3_Init();
 80018d4:	f000 fb6c 	bl	8001fb0 <MX_TIM3_Init>
  MX_TIM7_Init();
 80018d8:	f000 fcb0 	bl	800223c <MX_TIM7_Init>
  MX_I2C1_Init();
 80018dc:	f7ff ff76 	bl	80017cc <MX_I2C1_Init>
  MX_SPI2_Init();
 80018e0:	f000 f990 	bl	8001c04 <MX_SPI2_Init>
  MX_TIM4_Init();
 80018e4:	f000 fbfc 	bl	80020e0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 80018e8:	4820      	ldr	r0, [pc, #128]	@ (800196c <main+0xb4>)
 80018ea:	f003 f92b 	bl	8004b44 <HAL_TIM_Base_Start_IT>

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1) != HAL_OK)
 80018ee:	2100      	movs	r1, #0
 80018f0:	481f      	ldr	r0, [pc, #124]	@ (8001970 <main+0xb8>)
 80018f2:	f003 fa1f 	bl	8004d34 <HAL_TIM_PWM_Start>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <main+0x48>
  {
      Error_Handler();
 80018fc:	f000 f95a 	bl	8001bb4 <Error_Handler>
  }

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2) != HAL_OK)
 8001900:	2104      	movs	r1, #4
 8001902:	481b      	ldr	r0, [pc, #108]	@ (8001970 <main+0xb8>)
 8001904:	f003 fa16 	bl	8004d34 <HAL_TIM_PWM_Start>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <main+0x5a>
  {
      Error_Handler();
 800190e:	f000 f951 	bl	8001bb4 <Error_Handler>
  }

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3) != HAL_OK)
 8001912:	2108      	movs	r1, #8
 8001914:	4816      	ldr	r0, [pc, #88]	@ (8001970 <main+0xb8>)
 8001916:	f003 fa0d 	bl	8004d34 <HAL_TIM_PWM_Start>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <main+0x6c>
  {
      Error_Handler();
 8001920:	f000 f948 	bl	8001bb4 <Error_Handler>
  }

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4) != HAL_OK)
 8001924:	210c      	movs	r1, #12
 8001926:	4812      	ldr	r0, [pc, #72]	@ (8001970 <main+0xb8>)
 8001928:	f003 fa04 	bl	8004d34 <HAL_TIM_PWM_Start>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <main+0x7e>
  {
      Error_Handler();
 8001932:	f000 f93f 	bl	8001bb4 <Error_Handler>
  }
  arrTimerVitesse = __HAL_TIM_GET_AUTORELOAD(&htim6);
 8001936:	4b0d      	ldr	r3, [pc, #52]	@ (800196c <main+0xb4>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800193c:	b29a      	uxth	r2, r3
 800193e:	4b0d      	ldr	r3, [pc, #52]	@ (8001974 <main+0xbc>)
 8001940:	801a      	strh	r2, [r3, #0]
  curr_mode = MANUAL_MODE;
 8001942:	4b0d      	ldr	r3, [pc, #52]	@ (8001978 <main+0xc0>)
 8001944:	2200      	movs	r2, #0
 8001946:	701a      	strb	r2, [r3, #0]
  curr_step = 1;
 8001948:	4b0c      	ldr	r3, [pc, #48]	@ (800197c <main+0xc4>)
 800194a:	2201      	movs	r2, #1
 800194c:	701a      	strb	r2, [r3, #0]
  if(DEBUG_MODE) {
	  CLOCKWISE_FACTOR = STARTING_VALUE;
 800194e:	4b0c      	ldr	r3, [pc, #48]	@ (8001980 <main+0xc8>)
 8001950:	4a0c      	ldr	r2, [pc, #48]	@ (8001984 <main+0xcc>)
 8001952:	601a      	str	r2, [r3, #0]
	  COUNTER_CLW_FACTOR = STARTING_VALUE;
 8001954:	4b0c      	ldr	r3, [pc, #48]	@ (8001988 <main+0xd0>)
 8001956:	4a0b      	ldr	r2, [pc, #44]	@ (8001984 <main+0xcc>)
 8001958:	601a      	str	r2, [r3, #0]
	  RATIO = STARTING_VALUE;
 800195a:	4b0c      	ldr	r3, [pc, #48]	@ (800198c <main+0xd4>)
 800195c:	4a09      	ldr	r2, [pc, #36]	@ (8001984 <main+0xcc>)
 800195e:	601a      	str	r2, [r3, #0]
  }
  LCD_Init(&LCD_Init_OK);
 8001960:	480b      	ldr	r0, [pc, #44]	@ (8001990 <main+0xd8>)
 8001962:	f000 fec1 	bl	80026e8 <LCD_Init>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(DEBUG_MODE)							// Find constant values
		  Constant_Tuning_Mode();
 8001966:	f7ff fcfb 	bl	8001360 <Constant_Tuning_Mode>
	if(DEBUG_MODE)							// Find constant values
 800196a:	e7fc      	b.n	8001966 <main+0xae>
 800196c:	20000228 	.word	0x20000228
 8001970:	20000198 	.word	0x20000198
 8001974:	20000138 	.word	0x20000138
 8001978:	200000b2 	.word	0x200000b2
 800197c:	20000000 	.word	0x20000000
 8001980:	20000008 	.word	0x20000008
 8001984:	4285b333 	.word	0x4285b333
 8001988:	200000e0 	.word	0x200000e0
 800198c:	20000004 	.word	0x20000004
 8001990:	2000013a 	.word	0x2000013a

08001994 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b094      	sub	sp, #80	@ 0x50
 8001998:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800199a:	f107 031c 	add.w	r3, r7, #28
 800199e:	2234      	movs	r2, #52	@ 0x34
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f005 fbce 	bl	8007144 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019a8:	f107 0308 	add.w	r3, r7, #8
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b8:	2300      	movs	r3, #0
 80019ba:	607b      	str	r3, [r7, #4]
 80019bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001a68 <SystemClock_Config+0xd4>)
 80019be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c0:	4a29      	ldr	r2, [pc, #164]	@ (8001a68 <SystemClock_Config+0xd4>)
 80019c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80019c8:	4b27      	ldr	r3, [pc, #156]	@ (8001a68 <SystemClock_Config+0xd4>)
 80019ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019d0:	607b      	str	r3, [r7, #4]
 80019d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80019d4:	2300      	movs	r3, #0
 80019d6:	603b      	str	r3, [r7, #0]
 80019d8:	4b24      	ldr	r3, [pc, #144]	@ (8001a6c <SystemClock_Config+0xd8>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80019e0:	4a22      	ldr	r2, [pc, #136]	@ (8001a6c <SystemClock_Config+0xd8>)
 80019e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019e6:	6013      	str	r3, [r2, #0]
 80019e8:	4b20      	ldr	r3, [pc, #128]	@ (8001a6c <SystemClock_Config+0xd8>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80019f0:	603b      	str	r3, [r7, #0]
 80019f2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019f4:	2302      	movs	r3, #2
 80019f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019f8:	2301      	movs	r3, #1
 80019fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019fc:	2310      	movs	r3, #16
 80019fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a00:	2302      	movs	r3, #2
 8001a02:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a04:	2300      	movs	r3, #0
 8001a06:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001a08:	2310      	movs	r3, #16
 8001a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001a0c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001a10:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001a12:	2304      	movs	r3, #4
 8001a14:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001a16:	2302      	movs	r3, #2
 8001a18:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a1e:	f107 031c 	add.w	r3, r7, #28
 8001a22:	4618      	mov	r0, r3
 8001a24:	f002 faf6 	bl	8004014 <HAL_RCC_OscConfig>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001a2e:	f000 f8c1 	bl	8001bb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a32:	230f      	movs	r3, #15
 8001a34:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a36:	2302      	movs	r3, #2
 8001a38:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a44:	2300      	movs	r3, #0
 8001a46:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a48:	f107 0308 	add.w	r3, r7, #8
 8001a4c:	2102      	movs	r1, #2
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f001 ff96 	bl	8003980 <HAL_RCC_ClockConfig>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001a5a:	f000 f8ab 	bl	8001bb4 <Error_Handler>
  }
}
 8001a5e:	bf00      	nop
 8001a60:	3750      	adds	r7, #80	@ 0x50
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40007000 	.word	0x40007000

08001a70 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001a70:	b590      	push	{r4, r7, lr}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	80fb      	strh	r3, [r7, #6]
	{
		nbPulseG++ ; // compte les pulses de lencodeur droit
	}
	*/

	if(GPIO_Pin == Blue_Button_Pin) {
 8001a7a:	88fb      	ldrh	r3, [r7, #6]
 8001a7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a80:	d167      	bne.n	8001b52 <HAL_GPIO_EXTI_Callback+0xe2>
		if(DEBUG_MODE && curr_mode == MANUAL_MODE) {
 8001a82:	4b39      	ldr	r3, [pc, #228]	@ (8001b68 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d13b      	bne.n	8001b02 <HAL_GPIO_EXTI_Callback+0x92>
			CLOCKWISE_FACTOR += STEP_VALUE;
 8001a8a:	4b38      	ldr	r3, [pc, #224]	@ (8001b6c <HAL_GPIO_EXTI_Callback+0xfc>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7fe fd72 	bl	8000578 <__aeabi_f2d>
 8001a94:	a332      	add	r3, pc, #200	@ (adr r3, 8001b60 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a9a:	f7fe fc0f 	bl	80002bc <__adddf3>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	4610      	mov	r0, r2
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	f7ff f819 	bl	8000adc <__aeabi_d2f>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	4a2f      	ldr	r2, [pc, #188]	@ (8001b6c <HAL_GPIO_EXTI_Callback+0xfc>)
 8001aae:	6013      	str	r3, [r2, #0]
			COUNTER_CLW_FACTOR += STEP_VALUE;
 8001ab0:	4b2f      	ldr	r3, [pc, #188]	@ (8001b70 <HAL_GPIO_EXTI_Callback+0x100>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7fe fd5f 	bl	8000578 <__aeabi_f2d>
 8001aba:	a329      	add	r3, pc, #164	@ (adr r3, 8001b60 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac0:	f7fe fbfc 	bl	80002bc <__adddf3>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	4610      	mov	r0, r2
 8001aca:	4619      	mov	r1, r3
 8001acc:	f7ff f806 	bl	8000adc <__aeabi_d2f>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	4a27      	ldr	r2, [pc, #156]	@ (8001b70 <HAL_GPIO_EXTI_Callback+0x100>)
 8001ad4:	6013      	str	r3, [r2, #0]
			RATIO += STEP_VALUE;
 8001ad6:	4b27      	ldr	r3, [pc, #156]	@ (8001b74 <HAL_GPIO_EXTI_Callback+0x104>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fd4c 	bl	8000578 <__aeabi_f2d>
 8001ae0:	a31f      	add	r3, pc, #124	@ (adr r3, 8001b60 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae6:	f7fe fbe9 	bl	80002bc <__adddf3>
 8001aea:	4602      	mov	r2, r0
 8001aec:	460b      	mov	r3, r1
 8001aee:	4610      	mov	r0, r2
 8001af0:	4619      	mov	r1, r3
 8001af2:	f7fe fff3 	bl	8000adc <__aeabi_d2f>
 8001af6:	4603      	mov	r3, r0
 8001af8:	4a1e      	ldr	r2, [pc, #120]	@ (8001b74 <HAL_GPIO_EXTI_Callback+0x104>)
 8001afa:	6013      	str	r3, [r2, #0]
			curr_mode = DEBUG_MODE;
 8001afc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b68 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	701a      	strb	r2, [r3, #0]
		}

		// Resume if auto mode paused
		if(pause)
 8001b02:	4b1d      	ldr	r3, [pc, #116]	@ (8001b78 <HAL_GPIO_EXTI_Callback+0x108>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d002      	beq.n	8001b10 <HAL_GPIO_EXTI_Callback+0xa0>
			Resume();
 8001b0a:	f7ff fbef 	bl	80012ec <Resume>
 8001b0e:	e005      	b.n	8001b1c <HAL_GPIO_EXTI_Callback+0xac>

		// Pause auto mode if button pressed while auto mode on
		else if(curr_mode != MANUAL_MODE)
 8001b10:	4b15      	ldr	r3, [pc, #84]	@ (8001b68 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <HAL_GPIO_EXTI_Callback+0xac>
			Pause();
 8001b18:	f7ff fbaa 	bl	8001270 <Pause>

		// Change current mode only on manual mode
		if(curr_mode == MANUAL_MODE) {
 8001b1c:	4b12      	ldr	r3, [pc, #72]	@ (8001b68 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d116      	bne.n	8001b52 <HAL_GPIO_EXTI_Callback+0xe2>
			dip_state = Get_Mode(HAL_GPIO_ReadPin(Dipswitch_MSB_GPIO_Port, Dipswitch_MSB_Pin), HAL_GPIO_ReadPin(Dipswitch_LSB_GPIO_Port, Dipswitch_LSB_Pin));
 8001b24:	2104      	movs	r1, #4
 8001b26:	4815      	ldr	r0, [pc, #84]	@ (8001b7c <HAL_GPIO_EXTI_Callback+0x10c>)
 8001b28:	f001 fa42 	bl	8002fb0 <HAL_GPIO_ReadPin>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	461c      	mov	r4, r3
 8001b30:	2108      	movs	r1, #8
 8001b32:	4812      	ldr	r0, [pc, #72]	@ (8001b7c <HAL_GPIO_EXTI_Callback+0x10c>)
 8001b34:	f001 fa3c 	bl	8002fb0 <HAL_GPIO_ReadPin>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4620      	mov	r0, r4
 8001b3e:	f7ff f995 	bl	8000e6c <Get_Mode>
 8001b42:	4603      	mov	r3, r0
 8001b44:	b2da      	uxtb	r2, r3
 8001b46:	4b0e      	ldr	r3, [pc, #56]	@ (8001b80 <HAL_GPIO_EXTI_Callback+0x110>)
 8001b48:	701a      	strb	r2, [r3, #0]
			curr_mode = dip_state;
 8001b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b80 <HAL_GPIO_EXTI_Callback+0x110>)
 8001b4c:	781a      	ldrb	r2, [r3, #0]
 8001b4e:	4b06      	ldr	r3, [pc, #24]	@ (8001b68 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001b50:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd90      	pop	{r4, r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	f3af 8000 	nop.w
 8001b60:	47ae147b 	.word	0x47ae147b
 8001b64:	3f847ae1 	.word	0x3f847ae1
 8001b68:	200000b2 	.word	0x200000b2
 8001b6c:	20000008 	.word	0x20000008
 8001b70:	200000e0 	.word	0x200000e0
 8001b74:	20000004 	.word	0x20000004
 8001b78:	200000b0 	.word	0x200000b0
 8001b7c:	40020800 	.word	0x40020800
 8001b80:	200000b1 	.word	0x200000b1

08001b84 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
    	}
    	*/

    }

    if(htim->Instance == TIM7) {	// Triggered every 10 µs
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a06      	ldr	r2, [pc, #24]	@ (8001bac <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d104      	bne.n	8001ba0 <HAL_TIM_PeriodElapsedCallback+0x1c>
    	timer_count += 10;
 8001b96:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	330a      	adds	r3, #10
 8001b9c:	4a04      	ldr	r2, [pc, #16]	@ (8001bb0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001b9e:	6013      	str	r3, [r2, #0]
    }
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	40001400 	.word	0x40001400
 8001bb0:	200000c8 	.word	0x200000c8

08001bb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bb8:	b672      	cpsid	i
}
 8001bba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bbc:	bf00      	nop
 8001bbe:	e7fd      	b.n	8001bbc <Error_Handler+0x8>

08001bc0 <Initialisation_manette>:
	max x and y data: 1-254 */

}


void Initialisation_manette(){
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af02      	add	r7, sp, #8

	HAL_I2C_Master_Transmit(&hi2c1, NUNCHUK_ADDRESS, initcomm1, 2, HAL_MAX_DELAY);
 8001bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	2302      	movs	r3, #2
 8001bce:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf8 <Initialisation_manette+0x38>)
 8001bd0:	21a4      	movs	r1, #164	@ 0xa4
 8001bd2:	480a      	ldr	r0, [pc, #40]	@ (8001bfc <Initialisation_manette+0x3c>)
 8001bd4:	f001 fb7a 	bl	80032cc <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8001bd8:	200a      	movs	r0, #10
 8001bda:	f000 ff1f 	bl	8002a1c <HAL_Delay>
	HAL_I2C_Master_Transmit(&hi2c1, NUNCHUK_ADDRESS, initcomm2, 2, HAL_MAX_DELAY);
 8001bde:	f04f 33ff 	mov.w	r3, #4294967295
 8001be2:	9300      	str	r3, [sp, #0]
 8001be4:	2302      	movs	r3, #2
 8001be6:	4a06      	ldr	r2, [pc, #24]	@ (8001c00 <Initialisation_manette+0x40>)
 8001be8:	21a4      	movs	r1, #164	@ 0xa4
 8001bea:	4804      	ldr	r0, [pc, #16]	@ (8001bfc <Initialisation_manette+0x3c>)
 8001bec:	f001 fb6e 	bl	80032cc <HAL_I2C_Master_Transmit>

}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	2000000c 	.word	0x2000000c
 8001bfc:	200000e4 	.word	0x200000e4
 8001c00:	20000010 	.word	0x20000010

08001c04 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001c08:	4b18      	ldr	r3, [pc, #96]	@ (8001c6c <MX_SPI2_Init+0x68>)
 8001c0a:	4a19      	ldr	r2, [pc, #100]	@ (8001c70 <MX_SPI2_Init+0x6c>)
 8001c0c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c0e:	4b17      	ldr	r3, [pc, #92]	@ (8001c6c <MX_SPI2_Init+0x68>)
 8001c10:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c14:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8001c16:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <MX_SPI2_Init+0x68>)
 8001c18:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c1c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c1e:	4b13      	ldr	r3, [pc, #76]	@ (8001c6c <MX_SPI2_Init+0x68>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c24:	4b11      	ldr	r3, [pc, #68]	@ (8001c6c <MX_SPI2_Init+0x68>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c2a:	4b10      	ldr	r3, [pc, #64]	@ (8001c6c <MX_SPI2_Init+0x68>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001c30:	4b0e      	ldr	r3, [pc, #56]	@ (8001c6c <MX_SPI2_Init+0x68>)
 8001c32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c36:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001c38:	4b0c      	ldr	r3, [pc, #48]	@ (8001c6c <MX_SPI2_Init+0x68>)
 8001c3a:	2208      	movs	r2, #8
 8001c3c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c6c <MX_SPI2_Init+0x68>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c44:	4b09      	ldr	r3, [pc, #36]	@ (8001c6c <MX_SPI2_Init+0x68>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c4a:	4b08      	ldr	r3, [pc, #32]	@ (8001c6c <MX_SPI2_Init+0x68>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001c50:	4b06      	ldr	r3, [pc, #24]	@ (8001c6c <MX_SPI2_Init+0x68>)
 8001c52:	220a      	movs	r2, #10
 8001c54:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001c56:	4805      	ldr	r0, [pc, #20]	@ (8001c6c <MX_SPI2_Init+0x68>)
 8001c58:	f002 fc7a 	bl	8004550 <HAL_SPI_Init>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8001c62:	f7ff ffa7 	bl	8001bb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	2000013c 	.word	0x2000013c
 8001c70:	40003800 	.word	0x40003800

08001c74 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08a      	sub	sp, #40	@ 0x28
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c7c:	f107 0314 	add.w	r3, r7, #20
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	60da      	str	r2, [r3, #12]
 8001c8a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a28      	ldr	r2, [pc, #160]	@ (8001d34 <HAL_SPI_MspInit+0xc0>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d14a      	bne.n	8001d2c <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	613b      	str	r3, [r7, #16]
 8001c9a:	4b27      	ldr	r3, [pc, #156]	@ (8001d38 <HAL_SPI_MspInit+0xc4>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9e:	4a26      	ldr	r2, [pc, #152]	@ (8001d38 <HAL_SPI_MspInit+0xc4>)
 8001ca0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ca4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ca6:	4b24      	ldr	r3, [pc, #144]	@ (8001d38 <HAL_SPI_MspInit+0xc4>)
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001caa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cae:	613b      	str	r3, [r7, #16]
 8001cb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	4b20      	ldr	r3, [pc, #128]	@ (8001d38 <HAL_SPI_MspInit+0xc4>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cba:	4a1f      	ldr	r2, [pc, #124]	@ (8001d38 <HAL_SPI_MspInit+0xc4>)
 8001cbc:	f043 0304 	orr.w	r3, r3, #4
 8001cc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d38 <HAL_SPI_MspInit+0xc4>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	f003 0304 	and.w	r3, r3, #4
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	4b19      	ldr	r3, [pc, #100]	@ (8001d38 <HAL_SPI_MspInit+0xc4>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd6:	4a18      	ldr	r2, [pc, #96]	@ (8001d38 <HAL_SPI_MspInit+0xc4>)
 8001cd8:	f043 0302 	orr.w	r3, r3, #2
 8001cdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cde:	4b16      	ldr	r3, [pc, #88]	@ (8001d38 <HAL_SPI_MspInit+0xc4>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	60bb      	str	r3, [r7, #8]
 8001ce8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001cea:	2302      	movs	r3, #2
 8001cec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8001cfa:	2307      	movs	r3, #7
 8001cfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cfe:	f107 0314 	add.w	r3, r7, #20
 8001d02:	4619      	mov	r1, r3
 8001d04:	480d      	ldr	r0, [pc, #52]	@ (8001d3c <HAL_SPI_MspInit+0xc8>)
 8001d06:	f000 ffbf 	bl	8002c88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d10:	2302      	movs	r3, #2
 8001d12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d1c:	2305      	movs	r3, #5
 8001d1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	4619      	mov	r1, r3
 8001d26:	4806      	ldr	r0, [pc, #24]	@ (8001d40 <HAL_SPI_MspInit+0xcc>)
 8001d28:	f000 ffae 	bl	8002c88 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001d2c:	bf00      	nop
 8001d2e:	3728      	adds	r7, #40	@ 0x28
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40003800 	.word	0x40003800
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	40020800 	.word	0x40020800
 8001d40:	40020400 	.word	0x40020400

08001d44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	607b      	str	r3, [r7, #4]
 8001d4e:	4b10      	ldr	r3, [pc, #64]	@ (8001d90 <HAL_MspInit+0x4c>)
 8001d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d52:	4a0f      	ldr	r2, [pc, #60]	@ (8001d90 <HAL_MspInit+0x4c>)
 8001d54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d90 <HAL_MspInit+0x4c>)
 8001d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d62:	607b      	str	r3, [r7, #4]
 8001d64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	603b      	str	r3, [r7, #0]
 8001d6a:	4b09      	ldr	r3, [pc, #36]	@ (8001d90 <HAL_MspInit+0x4c>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6e:	4a08      	ldr	r2, [pc, #32]	@ (8001d90 <HAL_MspInit+0x4c>)
 8001d70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d74:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d76:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <HAL_MspInit+0x4c>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d7e:	603b      	str	r3, [r7, #0]
 8001d80:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d82:	2007      	movs	r0, #7
 8001d84:	f000 ff3e 	bl	8002c04 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d88:	bf00      	nop
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40023800 	.word	0x40023800

08001d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <NMI_Handler+0x4>

08001d9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001da0:	bf00      	nop
 8001da2:	e7fd      	b.n	8001da0 <HardFault_Handler+0x4>

08001da4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001da8:	bf00      	nop
 8001daa:	e7fd      	b.n	8001da8 <MemManage_Handler+0x4>

08001dac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001db0:	bf00      	nop
 8001db2:	e7fd      	b.n	8001db0 <BusFault_Handler+0x4>

08001db4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db8:	bf00      	nop
 8001dba:	e7fd      	b.n	8001db8 <UsageFault_Handler+0x4>

08001dbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr

08001dca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr

08001de6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001de6:	b580      	push	{r7, lr}
 8001de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dea:	f000 fdf7 	bl	80029dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encodeur_G_A_Pin);
 8001df6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001dfa:	f001 f90b 	bl	8003014 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Encodeur_D_A_Pin);
 8001dfe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001e02:	f001 f907 	bl	8003014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Blue_Button_Pin);
 8001e0e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001e12:	f001 f8ff 	bl	8003014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e20:	4802      	ldr	r0, [pc, #8]	@ (8001e2c <TIM6_DAC_IRQHandler+0x10>)
 8001e22:	f003 f8bf 	bl	8004fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20000228 	.word	0x20000228

08001e30 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001e34:	4802      	ldr	r0, [pc, #8]	@ (8001e40 <TIM7_IRQHandler+0x10>)
 8001e36:	f003 f8b5 	bl	8004fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000270 	.word	0x20000270

08001e44 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]
 8001e54:	e00a      	b.n	8001e6c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e56:	f3af 8000 	nop.w
 8001e5a:	4601      	mov	r1, r0
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	1c5a      	adds	r2, r3, #1
 8001e60:	60ba      	str	r2, [r7, #8]
 8001e62:	b2ca      	uxtb	r2, r1
 8001e64:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	617b      	str	r3, [r7, #20]
 8001e6c:	697a      	ldr	r2, [r7, #20]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	dbf0      	blt.n	8001e56 <_read+0x12>
  }

  return len;
 8001e74:	687b      	ldr	r3, [r7, #4]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3718      	adds	r7, #24
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b086      	sub	sp, #24
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	60f8      	str	r0, [r7, #12]
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
 8001e8e:	e009      	b.n	8001ea4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	1c5a      	adds	r2, r3, #1
 8001e94:	60ba      	str	r2, [r7, #8]
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	617b      	str	r3, [r7, #20]
 8001ea4:	697a      	ldr	r2, [r7, #20]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	dbf1      	blt.n	8001e90 <_write+0x12>
  }
  return len;
 8001eac:	687b      	ldr	r3, [r7, #4]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <_close>:

int _close(int file)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ebe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ede:	605a      	str	r2, [r3, #4]
  return 0;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <_isatty>:

int _isatty(int file)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ef6:	2301      	movs	r3, #1
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3714      	adds	r7, #20
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
	...

08001f20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f28:	4a14      	ldr	r2, [pc, #80]	@ (8001f7c <_sbrk+0x5c>)
 8001f2a:	4b15      	ldr	r3, [pc, #84]	@ (8001f80 <_sbrk+0x60>)
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f34:	4b13      	ldr	r3, [pc, #76]	@ (8001f84 <_sbrk+0x64>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d102      	bne.n	8001f42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f3c:	4b11      	ldr	r3, [pc, #68]	@ (8001f84 <_sbrk+0x64>)
 8001f3e:	4a12      	ldr	r2, [pc, #72]	@ (8001f88 <_sbrk+0x68>)
 8001f40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f42:	4b10      	ldr	r3, [pc, #64]	@ (8001f84 <_sbrk+0x64>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4413      	add	r3, r2
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d207      	bcs.n	8001f60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f50:	f005 f956 	bl	8007200 <__errno>
 8001f54:	4603      	mov	r3, r0
 8001f56:	220c      	movs	r2, #12
 8001f58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5e:	e009      	b.n	8001f74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f60:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <_sbrk+0x64>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f66:	4b07      	ldr	r3, [pc, #28]	@ (8001f84 <_sbrk+0x64>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	4a05      	ldr	r2, [pc, #20]	@ (8001f84 <_sbrk+0x64>)
 8001f70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f72:	68fb      	ldr	r3, [r7, #12]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3718      	adds	r7, #24
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20020000 	.word	0x20020000
 8001f80:	00000400 	.word	0x00000400
 8001f84:	20000194 	.word	0x20000194
 8001f88:	20000470 	.word	0x20000470

08001f8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f90:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <SystemInit+0x20>)
 8001f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f96:	4a05      	ldr	r2, [pc, #20]	@ (8001fac <SystemInit+0x20>)
 8001f98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	e000ed00 	.word	0xe000ed00

08001fb0 <MX_TIM3_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08e      	sub	sp, #56	@ 0x38
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fb6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	605a      	str	r2, [r3, #4]
 8001fc0:	609a      	str	r2, [r3, #8]
 8001fc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fc4:	f107 0320 	add.w	r3, r7, #32
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fce:	1d3b      	adds	r3, r7, #4
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	605a      	str	r2, [r3, #4]
 8001fd6:	609a      	str	r2, [r3, #8]
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	611a      	str	r2, [r3, #16]
 8001fdc:	615a      	str	r2, [r3, #20]
 8001fde:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fe0:	4b3d      	ldr	r3, [pc, #244]	@ (80020d8 <MX_TIM3_Init+0x128>)
 8001fe2:	4a3e      	ldr	r2, [pc, #248]	@ (80020dc <MX_TIM3_Init+0x12c>)
 8001fe4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001fe6:	4b3c      	ldr	r3, [pc, #240]	@ (80020d8 <MX_TIM3_Init+0x128>)
 8001fe8:	2253      	movs	r2, #83	@ 0x53
 8001fea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fec:	4b3a      	ldr	r3, [pc, #232]	@ (80020d8 <MX_TIM3_Init+0x128>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500-1;
 8001ff2:	4b39      	ldr	r3, [pc, #228]	@ (80020d8 <MX_TIM3_Init+0x128>)
 8001ff4:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001ff8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ffa:	4b37      	ldr	r3, [pc, #220]	@ (80020d8 <MX_TIM3_Init+0x128>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002000:	4b35      	ldr	r3, [pc, #212]	@ (80020d8 <MX_TIM3_Init+0x128>)
 8002002:	2200      	movs	r2, #0
 8002004:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002006:	4834      	ldr	r0, [pc, #208]	@ (80020d8 <MX_TIM3_Init+0x128>)
 8002008:	f002 fd4c 	bl	8004aa4 <HAL_TIM_Base_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002012:	f7ff fdcf 	bl	8001bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002016:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800201a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800201c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002020:	4619      	mov	r1, r3
 8002022:	482d      	ldr	r0, [pc, #180]	@ (80020d8 <MX_TIM3_Init+0x128>)
 8002024:	f003 f970 	bl	8005308 <HAL_TIM_ConfigClockSource>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800202e:	f7ff fdc1 	bl	8001bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002032:	4829      	ldr	r0, [pc, #164]	@ (80020d8 <MX_TIM3_Init+0x128>)
 8002034:	f002 fe25 	bl	8004c82 <HAL_TIM_PWM_Init>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800203e:	f7ff fdb9 	bl	8001bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002042:	2300      	movs	r3, #0
 8002044:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002046:	2300      	movs	r3, #0
 8002048:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800204a:	f107 0320 	add.w	r3, r7, #32
 800204e:	4619      	mov	r1, r3
 8002050:	4821      	ldr	r0, [pc, #132]	@ (80020d8 <MX_TIM3_Init+0x128>)
 8002052:	f003 fd65 	bl	8005b20 <HAL_TIMEx_MasterConfigSynchronization>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800205c:	f7ff fdaa 	bl	8001bb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002060:	2360      	movs	r3, #96	@ 0x60
 8002062:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002064:	2300      	movs	r3, #0
 8002066:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002068:	2300      	movs	r3, #0
 800206a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002070:	1d3b      	adds	r3, r7, #4
 8002072:	2200      	movs	r2, #0
 8002074:	4619      	mov	r1, r3
 8002076:	4818      	ldr	r0, [pc, #96]	@ (80020d8 <MX_TIM3_Init+0x128>)
 8002078:	f003 f884 	bl	8005184 <HAL_TIM_PWM_ConfigChannel>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002082:	f7ff fd97 	bl	8001bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002086:	1d3b      	adds	r3, r7, #4
 8002088:	2204      	movs	r2, #4
 800208a:	4619      	mov	r1, r3
 800208c:	4812      	ldr	r0, [pc, #72]	@ (80020d8 <MX_TIM3_Init+0x128>)
 800208e:	f003 f879 	bl	8005184 <HAL_TIM_PWM_ConfigChannel>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002098:	f7ff fd8c 	bl	8001bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800209c:	1d3b      	adds	r3, r7, #4
 800209e:	2208      	movs	r2, #8
 80020a0:	4619      	mov	r1, r3
 80020a2:	480d      	ldr	r0, [pc, #52]	@ (80020d8 <MX_TIM3_Init+0x128>)
 80020a4:	f003 f86e 	bl	8005184 <HAL_TIM_PWM_ConfigChannel>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80020ae:	f7ff fd81 	bl	8001bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80020b2:	1d3b      	adds	r3, r7, #4
 80020b4:	220c      	movs	r2, #12
 80020b6:	4619      	mov	r1, r3
 80020b8:	4807      	ldr	r0, [pc, #28]	@ (80020d8 <MX_TIM3_Init+0x128>)
 80020ba:	f003 f863 	bl	8005184 <HAL_TIM_PWM_ConfigChannel>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 80020c4:	f7ff fd76 	bl	8001bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80020c8:	4803      	ldr	r0, [pc, #12]	@ (80020d8 <MX_TIM3_Init+0x128>)
 80020ca:	f000 f95d 	bl	8002388 <HAL_TIM_MspPostInit>

}
 80020ce:	bf00      	nop
 80020d0:	3738      	adds	r7, #56	@ 0x38
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	20000198 	.word	0x20000198
 80020dc:	40000400 	.word	0x40000400

080020e0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b08e      	sub	sp, #56	@ 0x38
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020ea:	2200      	movs	r2, #0
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	605a      	str	r2, [r3, #4]
 80020f0:	609a      	str	r2, [r3, #8]
 80020f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020f4:	f107 0320 	add.w	r3, r7, #32
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]
 800210a:	611a      	str	r2, [r3, #16]
 800210c:	615a      	str	r2, [r3, #20]
 800210e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002110:	4b2d      	ldr	r3, [pc, #180]	@ (80021c8 <MX_TIM4_Init+0xe8>)
 8002112:	4a2e      	ldr	r2, [pc, #184]	@ (80021cc <MX_TIM4_Init+0xec>)
 8002114:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 300-1;
 8002116:	4b2c      	ldr	r3, [pc, #176]	@ (80021c8 <MX_TIM4_Init+0xe8>)
 8002118:	f240 122b 	movw	r2, #299	@ 0x12b
 800211c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800211e:	4b2a      	ldr	r3, [pc, #168]	@ (80021c8 <MX_TIM4_Init+0xe8>)
 8002120:	2200      	movs	r2, #0
 8002122:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8002124:	4b28      	ldr	r3, [pc, #160]	@ (80021c8 <MX_TIM4_Init+0xe8>)
 8002126:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800212a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800212c:	4b26      	ldr	r3, [pc, #152]	@ (80021c8 <MX_TIM4_Init+0xe8>)
 800212e:	2200      	movs	r2, #0
 8002130:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002132:	4b25      	ldr	r3, [pc, #148]	@ (80021c8 <MX_TIM4_Init+0xe8>)
 8002134:	2200      	movs	r2, #0
 8002136:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002138:	4823      	ldr	r0, [pc, #140]	@ (80021c8 <MX_TIM4_Init+0xe8>)
 800213a:	f002 fcb3 	bl	8004aa4 <HAL_TIM_Base_Init>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8002144:	f7ff fd36 	bl	8001bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002148:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800214c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800214e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002152:	4619      	mov	r1, r3
 8002154:	481c      	ldr	r0, [pc, #112]	@ (80021c8 <MX_TIM4_Init+0xe8>)
 8002156:	f003 f8d7 	bl	8005308 <HAL_TIM_ConfigClockSource>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8002160:	f7ff fd28 	bl	8001bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002164:	4818      	ldr	r0, [pc, #96]	@ (80021c8 <MX_TIM4_Init+0xe8>)
 8002166:	f002 fd8c 	bl	8004c82 <HAL_TIM_PWM_Init>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8002170:	f7ff fd20 	bl	8001bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002174:	2300      	movs	r3, #0
 8002176:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002178:	2300      	movs	r3, #0
 800217a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800217c:	f107 0320 	add.w	r3, r7, #32
 8002180:	4619      	mov	r1, r3
 8002182:	4811      	ldr	r0, [pc, #68]	@ (80021c8 <MX_TIM4_Init+0xe8>)
 8002184:	f003 fccc 	bl	8005b20 <HAL_TIMEx_MasterConfigSynchronization>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800218e:	f7ff fd11 	bl	8001bb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002192:	2360      	movs	r3, #96	@ 0x60
 8002194:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 995;
 8002196:	f240 33e3 	movw	r3, #995	@ 0x3e3
 800219a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800219c:	2300      	movs	r3, #0
 800219e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021a0:	2300      	movs	r3, #0
 80021a2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021a4:	1d3b      	adds	r3, r7, #4
 80021a6:	2204      	movs	r2, #4
 80021a8:	4619      	mov	r1, r3
 80021aa:	4807      	ldr	r0, [pc, #28]	@ (80021c8 <MX_TIM4_Init+0xe8>)
 80021ac:	f002 ffea 	bl	8005184 <HAL_TIM_PWM_ConfigChannel>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 80021b6:	f7ff fcfd 	bl	8001bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80021ba:	4803      	ldr	r0, [pc, #12]	@ (80021c8 <MX_TIM4_Init+0xe8>)
 80021bc:	f000 f8e4 	bl	8002388 <HAL_TIM_MspPostInit>

}
 80021c0:	bf00      	nop
 80021c2:	3738      	adds	r7, #56	@ 0x38
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	200001e0 	.word	0x200001e0
 80021cc:	40000800 	.word	0x40000800

080021d0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021d6:	463b      	mov	r3, r7
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80021de:	4b15      	ldr	r3, [pc, #84]	@ (8002234 <MX_TIM6_Init+0x64>)
 80021e0:	4a15      	ldr	r2, [pc, #84]	@ (8002238 <MX_TIM6_Init+0x68>)
 80021e2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 42000-1;
 80021e4:	4b13      	ldr	r3, [pc, #76]	@ (8002234 <MX_TIM6_Init+0x64>)
 80021e6:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 80021ea:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ec:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <MX_TIM6_Init+0x64>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 400-1;
 80021f2:	4b10      	ldr	r3, [pc, #64]	@ (8002234 <MX_TIM6_Init+0x64>)
 80021f4:	f240 128f 	movw	r2, #399	@ 0x18f
 80021f8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <MX_TIM6_Init+0x64>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002200:	480c      	ldr	r0, [pc, #48]	@ (8002234 <MX_TIM6_Init+0x64>)
 8002202:	f002 fc4f 	bl	8004aa4 <HAL_TIM_Base_Init>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800220c:	f7ff fcd2 	bl	8001bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002210:	2320      	movs	r3, #32
 8002212:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002214:	2300      	movs	r3, #0
 8002216:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002218:	463b      	mov	r3, r7
 800221a:	4619      	mov	r1, r3
 800221c:	4805      	ldr	r0, [pc, #20]	@ (8002234 <MX_TIM6_Init+0x64>)
 800221e:	f003 fc7f 	bl	8005b20 <HAL_TIMEx_MasterConfigSynchronization>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002228:	f7ff fcc4 	bl	8001bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800222c:	bf00      	nop
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	20000228 	.word	0x20000228
 8002238:	40001000 	.word	0x40001000

0800223c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002242:	463b      	mov	r3, r7
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800224a:	4b14      	ldr	r3, [pc, #80]	@ (800229c <MX_TIM7_Init+0x60>)
 800224c:	4a14      	ldr	r2, [pc, #80]	@ (80022a0 <MX_TIM7_Init+0x64>)
 800224e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8002250:	4b12      	ldr	r3, [pc, #72]	@ (800229c <MX_TIM7_Init+0x60>)
 8002252:	2253      	movs	r2, #83	@ 0x53
 8002254:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002256:	4b11      	ldr	r3, [pc, #68]	@ (800229c <MX_TIM7_Init+0x60>)
 8002258:	2200      	movs	r2, #0
 800225a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 800225c:	4b0f      	ldr	r3, [pc, #60]	@ (800229c <MX_TIM7_Init+0x60>)
 800225e:	2209      	movs	r2, #9
 8002260:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002262:	4b0e      	ldr	r3, [pc, #56]	@ (800229c <MX_TIM7_Init+0x60>)
 8002264:	2200      	movs	r2, #0
 8002266:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002268:	480c      	ldr	r0, [pc, #48]	@ (800229c <MX_TIM7_Init+0x60>)
 800226a:	f002 fc1b 	bl	8004aa4 <HAL_TIM_Base_Init>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8002274:	f7ff fc9e 	bl	8001bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002278:	2300      	movs	r3, #0
 800227a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800227c:	2300      	movs	r3, #0
 800227e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002280:	463b      	mov	r3, r7
 8002282:	4619      	mov	r1, r3
 8002284:	4805      	ldr	r0, [pc, #20]	@ (800229c <MX_TIM7_Init+0x60>)
 8002286:	f003 fc4b 	bl	8005b20 <HAL_TIMEx_MasterConfigSynchronization>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8002290:	f7ff fc90 	bl	8001bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20000270 	.word	0x20000270
 80022a0:	40001400 	.word	0x40001400

080022a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a30      	ldr	r2, [pc, #192]	@ (8002374 <HAL_TIM_Base_MspInit+0xd0>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d10e      	bne.n	80022d4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022b6:	2300      	movs	r3, #0
 80022b8:	617b      	str	r3, [r7, #20]
 80022ba:	4b2f      	ldr	r3, [pc, #188]	@ (8002378 <HAL_TIM_Base_MspInit+0xd4>)
 80022bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022be:	4a2e      	ldr	r2, [pc, #184]	@ (8002378 <HAL_TIM_Base_MspInit+0xd4>)
 80022c0:	f043 0302 	orr.w	r3, r3, #2
 80022c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022c6:	4b2c      	ldr	r3, [pc, #176]	@ (8002378 <HAL_TIM_Base_MspInit+0xd4>)
 80022c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	617b      	str	r3, [r7, #20]
 80022d0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80022d2:	e04a      	b.n	800236a <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM4)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a28      	ldr	r2, [pc, #160]	@ (800237c <HAL_TIM_Base_MspInit+0xd8>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d10e      	bne.n	80022fc <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	613b      	str	r3, [r7, #16]
 80022e2:	4b25      	ldr	r3, [pc, #148]	@ (8002378 <HAL_TIM_Base_MspInit+0xd4>)
 80022e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e6:	4a24      	ldr	r2, [pc, #144]	@ (8002378 <HAL_TIM_Base_MspInit+0xd4>)
 80022e8:	f043 0304 	orr.w	r3, r3, #4
 80022ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80022ee:	4b22      	ldr	r3, [pc, #136]	@ (8002378 <HAL_TIM_Base_MspInit+0xd4>)
 80022f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f2:	f003 0304 	and.w	r3, r3, #4
 80022f6:	613b      	str	r3, [r7, #16]
 80022f8:	693b      	ldr	r3, [r7, #16]
}
 80022fa:	e036      	b.n	800236a <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM6)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a1f      	ldr	r2, [pc, #124]	@ (8002380 <HAL_TIM_Base_MspInit+0xdc>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d116      	bne.n	8002334 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	4b1b      	ldr	r3, [pc, #108]	@ (8002378 <HAL_TIM_Base_MspInit+0xd4>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230e:	4a1a      	ldr	r2, [pc, #104]	@ (8002378 <HAL_TIM_Base_MspInit+0xd4>)
 8002310:	f043 0310 	orr.w	r3, r3, #16
 8002314:	6413      	str	r3, [r2, #64]	@ 0x40
 8002316:	4b18      	ldr	r3, [pc, #96]	@ (8002378 <HAL_TIM_Base_MspInit+0xd4>)
 8002318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231a:	f003 0310 	and.w	r3, r3, #16
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002322:	2200      	movs	r2, #0
 8002324:	2100      	movs	r1, #0
 8002326:	2036      	movs	r0, #54	@ 0x36
 8002328:	f000 fc77 	bl	8002c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800232c:	2036      	movs	r0, #54	@ 0x36
 800232e:	f000 fc90 	bl	8002c52 <HAL_NVIC_EnableIRQ>
}
 8002332:	e01a      	b.n	800236a <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM7)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a12      	ldr	r2, [pc, #72]	@ (8002384 <HAL_TIM_Base_MspInit+0xe0>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d115      	bne.n	800236a <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	60bb      	str	r3, [r7, #8]
 8002342:	4b0d      	ldr	r3, [pc, #52]	@ (8002378 <HAL_TIM_Base_MspInit+0xd4>)
 8002344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002346:	4a0c      	ldr	r2, [pc, #48]	@ (8002378 <HAL_TIM_Base_MspInit+0xd4>)
 8002348:	f043 0320 	orr.w	r3, r3, #32
 800234c:	6413      	str	r3, [r2, #64]	@ 0x40
 800234e:	4b0a      	ldr	r3, [pc, #40]	@ (8002378 <HAL_TIM_Base_MspInit+0xd4>)
 8002350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002352:	f003 0320 	and.w	r3, r3, #32
 8002356:	60bb      	str	r3, [r7, #8]
 8002358:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800235a:	2200      	movs	r2, #0
 800235c:	2100      	movs	r1, #0
 800235e:	2037      	movs	r0, #55	@ 0x37
 8002360:	f000 fc5b 	bl	8002c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002364:	2037      	movs	r0, #55	@ 0x37
 8002366:	f000 fc74 	bl	8002c52 <HAL_NVIC_EnableIRQ>
}
 800236a:	bf00      	nop
 800236c:	3718      	adds	r7, #24
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40000400 	.word	0x40000400
 8002378:	40023800 	.word	0x40023800
 800237c:	40000800 	.word	0x40000800
 8002380:	40001000 	.word	0x40001000
 8002384:	40001400 	.word	0x40001400

08002388 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b08a      	sub	sp, #40	@ 0x28
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002390:	f107 0314 	add.w	r3, r7, #20
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	609a      	str	r2, [r3, #8]
 800239c:	60da      	str	r2, [r3, #12]
 800239e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a33      	ldr	r2, [pc, #204]	@ (8002474 <HAL_TIM_MspPostInit+0xec>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d13c      	bne.n	8002424 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	4b32      	ldr	r3, [pc, #200]	@ (8002478 <HAL_TIM_MspPostInit+0xf0>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b2:	4a31      	ldr	r2, [pc, #196]	@ (8002478 <HAL_TIM_MspPostInit+0xf0>)
 80023b4:	f043 0301 	orr.w	r3, r3, #1
 80023b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ba:	4b2f      	ldr	r3, [pc, #188]	@ (8002478 <HAL_TIM_MspPostInit+0xf0>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002478 <HAL_TIM_MspPostInit+0xf0>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ce:	4a2a      	ldr	r2, [pc, #168]	@ (8002478 <HAL_TIM_MspPostInit+0xf0>)
 80023d0:	f043 0302 	orr.w	r3, r3, #2
 80023d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023d6:	4b28      	ldr	r3, [pc, #160]	@ (8002478 <HAL_TIM_MspPostInit+0xf0>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = Gauche_av_Pin|Gauche_re_Pin;
 80023e2:	23c0      	movs	r3, #192	@ 0xc0
 80023e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e6:	2302      	movs	r3, #2
 80023e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ee:	2300      	movs	r3, #0
 80023f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023f2:	2302      	movs	r3, #2
 80023f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f6:	f107 0314 	add.w	r3, r7, #20
 80023fa:	4619      	mov	r1, r3
 80023fc:	481f      	ldr	r0, [pc, #124]	@ (800247c <HAL_TIM_MspPostInit+0xf4>)
 80023fe:	f000 fc43 	bl	8002c88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Droit_av_Pin|Droit_re_Pin;
 8002402:	2303      	movs	r3, #3
 8002404:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002406:	2302      	movs	r3, #2
 8002408:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240a:	2300      	movs	r3, #0
 800240c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800240e:	2300      	movs	r3, #0
 8002410:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002412:	2302      	movs	r3, #2
 8002414:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002416:	f107 0314 	add.w	r3, r7, #20
 800241a:	4619      	mov	r1, r3
 800241c:	4818      	ldr	r0, [pc, #96]	@ (8002480 <HAL_TIM_MspPostInit+0xf8>)
 800241e:	f000 fc33 	bl	8002c88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002422:	e022      	b.n	800246a <HAL_TIM_MspPostInit+0xe2>
  else if(timHandle->Instance==TIM4)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a16      	ldr	r2, [pc, #88]	@ (8002484 <HAL_TIM_MspPostInit+0xfc>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d11d      	bne.n	800246a <HAL_TIM_MspPostInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	60bb      	str	r3, [r7, #8]
 8002432:	4b11      	ldr	r3, [pc, #68]	@ (8002478 <HAL_TIM_MspPostInit+0xf0>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002436:	4a10      	ldr	r2, [pc, #64]	@ (8002478 <HAL_TIM_MspPostInit+0xf0>)
 8002438:	f043 0302 	orr.w	r3, r3, #2
 800243c:	6313      	str	r3, [r2, #48]	@ 0x30
 800243e:	4b0e      	ldr	r3, [pc, #56]	@ (8002478 <HAL_TIM_MspPostInit+0xf0>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	60bb      	str	r3, [r7, #8]
 8002448:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LCD_BL_Pin;
 800244a:	2380      	movs	r3, #128	@ 0x80
 800244c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244e:	2302      	movs	r3, #2
 8002450:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002452:	2300      	movs	r3, #0
 8002454:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002456:	2300      	movs	r3, #0
 8002458:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800245a:	2302      	movs	r3, #2
 800245c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 800245e:	f107 0314 	add.w	r3, r7, #20
 8002462:	4619      	mov	r1, r3
 8002464:	4806      	ldr	r0, [pc, #24]	@ (8002480 <HAL_TIM_MspPostInit+0xf8>)
 8002466:	f000 fc0f 	bl	8002c88 <HAL_GPIO_Init>
}
 800246a:	bf00      	nop
 800246c:	3728      	adds	r7, #40	@ 0x28
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	40000400 	.word	0x40000400
 8002478:	40023800 	.word	0x40023800
 800247c:	40020000 	.word	0x40020000
 8002480:	40020400 	.word	0x40020400
 8002484:	40000800 	.word	0x40000800

08002488 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800248c:	4b11      	ldr	r3, [pc, #68]	@ (80024d4 <MX_USART2_UART_Init+0x4c>)
 800248e:	4a12      	ldr	r2, [pc, #72]	@ (80024d8 <MX_USART2_UART_Init+0x50>)
 8002490:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002492:	4b10      	ldr	r3, [pc, #64]	@ (80024d4 <MX_USART2_UART_Init+0x4c>)
 8002494:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002498:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800249a:	4b0e      	ldr	r3, [pc, #56]	@ (80024d4 <MX_USART2_UART_Init+0x4c>)
 800249c:	2200      	movs	r2, #0
 800249e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80024a0:	4b0c      	ldr	r3, [pc, #48]	@ (80024d4 <MX_USART2_UART_Init+0x4c>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80024a6:	4b0b      	ldr	r3, [pc, #44]	@ (80024d4 <MX_USART2_UART_Init+0x4c>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80024ac:	4b09      	ldr	r3, [pc, #36]	@ (80024d4 <MX_USART2_UART_Init+0x4c>)
 80024ae:	220c      	movs	r2, #12
 80024b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024b2:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <MX_USART2_UART_Init+0x4c>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80024b8:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <MX_USART2_UART_Init+0x4c>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80024be:	4805      	ldr	r0, [pc, #20]	@ (80024d4 <MX_USART2_UART_Init+0x4c>)
 80024c0:	f003 fbbe 	bl	8005c40 <HAL_UART_Init>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80024ca:	f7ff fb73 	bl	8001bb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	200002b8 	.word	0x200002b8
 80024d8:	40004400 	.word	0x40004400

080024dc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b08a      	sub	sp, #40	@ 0x28
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e4:	f107 0314 	add.w	r3, r7, #20
 80024e8:	2200      	movs	r2, #0
 80024ea:	601a      	str	r2, [r3, #0]
 80024ec:	605a      	str	r2, [r3, #4]
 80024ee:	609a      	str	r2, [r3, #8]
 80024f0:	60da      	str	r2, [r3, #12]
 80024f2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a19      	ldr	r2, [pc, #100]	@ (8002560 <HAL_UART_MspInit+0x84>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d12b      	bne.n	8002556 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	613b      	str	r3, [r7, #16]
 8002502:	4b18      	ldr	r3, [pc, #96]	@ (8002564 <HAL_UART_MspInit+0x88>)
 8002504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002506:	4a17      	ldr	r2, [pc, #92]	@ (8002564 <HAL_UART_MspInit+0x88>)
 8002508:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800250c:	6413      	str	r3, [r2, #64]	@ 0x40
 800250e:	4b15      	ldr	r3, [pc, #84]	@ (8002564 <HAL_UART_MspInit+0x88>)
 8002510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002516:	613b      	str	r3, [r7, #16]
 8002518:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	60fb      	str	r3, [r7, #12]
 800251e:	4b11      	ldr	r3, [pc, #68]	@ (8002564 <HAL_UART_MspInit+0x88>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002522:	4a10      	ldr	r2, [pc, #64]	@ (8002564 <HAL_UART_MspInit+0x88>)
 8002524:	f043 0301 	orr.w	r3, r3, #1
 8002528:	6313      	str	r3, [r2, #48]	@ 0x30
 800252a:	4b0e      	ldr	r3, [pc, #56]	@ (8002564 <HAL_UART_MspInit+0x88>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002536:	230c      	movs	r3, #12
 8002538:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800253a:	2302      	movs	r3, #2
 800253c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253e:	2300      	movs	r3, #0
 8002540:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002542:	2303      	movs	r3, #3
 8002544:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002546:	2307      	movs	r3, #7
 8002548:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254a:	f107 0314 	add.w	r3, r7, #20
 800254e:	4619      	mov	r1, r3
 8002550:	4805      	ldr	r0, [pc, #20]	@ (8002568 <HAL_UART_MspInit+0x8c>)
 8002552:	f000 fb99 	bl	8002c88 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002556:	bf00      	nop
 8002558:	3728      	adds	r7, #40	@ 0x28
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40004400 	.word	0x40004400
 8002564:	40023800 	.word	0x40023800
 8002568:	40020000 	.word	0x40020000

0800256c <LCD_Manuel>:
#include <stdio.h>
#include <string.h>
#include "auto.h"

void LCD_Manuel(int a)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af02      	add	r7, sp, #8
 8002572:	6078      	str	r0, [r7, #4]
	if (a == 1){
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d10c      	bne.n	8002594 <LCD_Manuel+0x28>
	Paint_DrawString_EN (120, 75, "1",        &Font24,    MAGENTA,  WHITE);
 800257a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800257e:	9301      	str	r3, [sp, #4]
 8002580:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	4b1b      	ldr	r3, [pc, #108]	@ (80025f4 <LCD_Manuel+0x88>)
 8002588:	4a1b      	ldr	r2, [pc, #108]	@ (80025f8 <LCD_Manuel+0x8c>)
 800258a:	214b      	movs	r1, #75	@ 0x4b
 800258c:	2078      	movs	r0, #120	@ 0x78
 800258e:	f004 f84f 	bl	8006630 <Paint_DrawString_EN>
	Paint_DrawString_EN (120, 75, "3",        &Font24,    MAGENTA,  WHITE);
	}
	else{
	Paint_DrawString_EN (120, 75, "      ",        &Font24,    MAGENTA,  WHITE);
	}
}
 8002592:	e02b      	b.n	80025ec <LCD_Manuel+0x80>
	else if (a == 2){
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b02      	cmp	r3, #2
 8002598:	d10c      	bne.n	80025b4 <LCD_Manuel+0x48>
	Paint_DrawString_EN (120, 75, "2",        &Font24,    MAGENTA,  WHITE);
 800259a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800259e:	9301      	str	r3, [sp, #4]
 80025a0:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80025a4:	9300      	str	r3, [sp, #0]
 80025a6:	4b13      	ldr	r3, [pc, #76]	@ (80025f4 <LCD_Manuel+0x88>)
 80025a8:	4a14      	ldr	r2, [pc, #80]	@ (80025fc <LCD_Manuel+0x90>)
 80025aa:	214b      	movs	r1, #75	@ 0x4b
 80025ac:	2078      	movs	r0, #120	@ 0x78
 80025ae:	f004 f83f 	bl	8006630 <Paint_DrawString_EN>
}
 80025b2:	e01b      	b.n	80025ec <LCD_Manuel+0x80>
	else if (a==3){
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b03      	cmp	r3, #3
 80025b8:	d10c      	bne.n	80025d4 <LCD_Manuel+0x68>
	Paint_DrawString_EN (120, 75, "3",        &Font24,    MAGENTA,  WHITE);
 80025ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025be:	9301      	str	r3, [sp, #4]
 80025c0:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80025c4:	9300      	str	r3, [sp, #0]
 80025c6:	4b0b      	ldr	r3, [pc, #44]	@ (80025f4 <LCD_Manuel+0x88>)
 80025c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002600 <LCD_Manuel+0x94>)
 80025ca:	214b      	movs	r1, #75	@ 0x4b
 80025cc:	2078      	movs	r0, #120	@ 0x78
 80025ce:	f004 f82f 	bl	8006630 <Paint_DrawString_EN>
}
 80025d2:	e00b      	b.n	80025ec <LCD_Manuel+0x80>
	Paint_DrawString_EN (120, 75, "      ",        &Font24,    MAGENTA,  WHITE);
 80025d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025d8:	9301      	str	r3, [sp, #4]
 80025da:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	4b04      	ldr	r3, [pc, #16]	@ (80025f4 <LCD_Manuel+0x88>)
 80025e2:	4a08      	ldr	r2, [pc, #32]	@ (8002604 <LCD_Manuel+0x98>)
 80025e4:	214b      	movs	r1, #75	@ 0x4b
 80025e6:	2078      	movs	r0, #120	@ 0x78
 80025e8:	f004 f822 	bl	8006630 <Paint_DrawString_EN>
}
 80025ec:	bf00      	nop
 80025ee:	3708      	adds	r7, #8
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	20000030 	.word	0x20000030
 80025f8:	08007eac 	.word	0x08007eac
 80025fc:	08007eb0 	.word	0x08007eb0
 8002600:	08007eb4 	.word	0x08007eb4
 8002604:	08007eb8 	.word	0x08007eb8

08002608 <LCD_Mode>:

void LCD_Mode()
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af02      	add	r7, sp, #8
	char charMode[12];
	strcpy(charMode, Get_Mode_String());
 800260e:	f7fe fc47 	bl	8000ea0 <Get_Mode_String>
 8002612:	4602      	mov	r2, r0
 8002614:	1d3b      	adds	r3, r7, #4
 8002616:	4611      	mov	r1, r2
 8002618:	4618      	mov	r0, r3
 800261a:	f004 fe1e 	bl	800725a <strcpy>
	Paint_DrawString_EN (5, 75, charMode,        &Font24,    MAGENTA,  WHITE);
 800261e:	1d3a      	adds	r2, r7, #4
 8002620:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002624:	9301      	str	r3, [sp, #4]
 8002626:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 800262a:	9300      	str	r3, [sp, #0]
 800262c:	4b04      	ldr	r3, [pc, #16]	@ (8002640 <LCD_Mode+0x38>)
 800262e:	214b      	movs	r1, #75	@ 0x4b
 8002630:	2005      	movs	r0, #5
 8002632:	f003 fffd 	bl	8006630 <Paint_DrawString_EN>
}
 8002636:	bf00      	nop
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20000030 	.word	0x20000030

08002644 <LCD_Vitesse>:

void LCD_Vitesse(uint16_t vitesseG, uint16_t vitesseD, int encod_D, int encod_G)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08e      	sub	sp, #56	@ 0x38
 8002648:	af02      	add	r7, sp, #8
 800264a:	60ba      	str	r2, [r7, #8]
 800264c:	607b      	str	r3, [r7, #4]
 800264e:	4603      	mov	r3, r0
 8002650:	81fb      	strh	r3, [r7, #14]
 8002652:	460b      	mov	r3, r1
 8002654:	81bb      	strh	r3, [r7, #12]
	char buffVG[14];
	char buffVD[14];

	if(encod_G == 0)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d107      	bne.n	800266c <LCD_Vitesse+0x28>
	{
		sprintf(buffVG,
 800265c:	89fa      	ldrh	r2, [r7, #14]
 800265e:	f107 0320 	add.w	r3, r7, #32
 8002662:	491e      	ldr	r1, [pc, #120]	@ (80026dc <LCD_Vitesse+0x98>)
 8002664:	4618      	mov	r0, r3
 8002666:	f004 fc75 	bl	8006f54 <siprintf>
 800266a:	e006      	b.n	800267a <LCD_Vitesse+0x36>
		  "+%2d",
		   vitesseG);
	}
	else
	{
		sprintf(buffVG,
 800266c:	89fa      	ldrh	r2, [r7, #14]
 800266e:	f107 0320 	add.w	r3, r7, #32
 8002672:	491b      	ldr	r1, [pc, #108]	@ (80026e0 <LCD_Vitesse+0x9c>)
 8002674:	4618      	mov	r0, r3
 8002676:	f004 fc6d 	bl	8006f54 <siprintf>
			"-%2d",
			   vitesseG);
	}

	if(encod_D == 0)
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d107      	bne.n	8002690 <LCD_Vitesse+0x4c>
	{
		sprintf(buffVD,
 8002680:	89ba      	ldrh	r2, [r7, #12]
 8002682:	f107 0310 	add.w	r3, r7, #16
 8002686:	4915      	ldr	r1, [pc, #84]	@ (80026dc <LCD_Vitesse+0x98>)
 8002688:	4618      	mov	r0, r3
 800268a:	f004 fc63 	bl	8006f54 <siprintf>
 800268e:	e006      	b.n	800269e <LCD_Vitesse+0x5a>
		  "+%2d",
		   vitesseD);
	}
	else
	{
		sprintf(buffVD,
 8002690:	89ba      	ldrh	r2, [r7, #12]
 8002692:	f107 0310 	add.w	r3, r7, #16
 8002696:	4912      	ldr	r1, [pc, #72]	@ (80026e0 <LCD_Vitesse+0x9c>)
 8002698:	4618      	mov	r0, r3
 800269a:	f004 fc5b 	bl	8006f54 <siprintf>
			"-%2d",
			   vitesseD);
	}

	Paint_DrawString_EN (190, 100, buffVD,        &Font16,    MAGENTA,  WHITE);
 800269e:	f107 0210 	add.w	r2, r7, #16
 80026a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80026a6:	9301      	str	r3, [sp, #4]
 80026a8:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80026ac:	9300      	str	r3, [sp, #0]
 80026ae:	4b0d      	ldr	r3, [pc, #52]	@ (80026e4 <LCD_Vitesse+0xa0>)
 80026b0:	2164      	movs	r1, #100	@ 0x64
 80026b2:	20be      	movs	r0, #190	@ 0xbe
 80026b4:	f003 ffbc 	bl	8006630 <Paint_DrawString_EN>
	Paint_DrawString_EN (190, 125, buffVG,        &Font16,    MAGENTA,  WHITE);
 80026b8:	f107 0220 	add.w	r2, r7, #32
 80026bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80026c0:	9301      	str	r3, [sp, #4]
 80026c2:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80026c6:	9300      	str	r3, [sp, #0]
 80026c8:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <LCD_Vitesse+0xa0>)
 80026ca:	217d      	movs	r1, #125	@ 0x7d
 80026cc:	20be      	movs	r0, #190	@ 0xbe
 80026ce:	f003 ffaf 	bl	8006630 <Paint_DrawString_EN>
}
 80026d2:	bf00      	nop
 80026d4:	3730      	adds	r7, #48	@ 0x30
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	08007ec0 	.word	0x08007ec0
 80026e0:	08007ec8 	.word	0x08007ec8
 80026e4:	20000020 	.word	0x20000020

080026e8 <LCD_Init>:

void LCD_Init(uint8_t* a)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af02      	add	r7, sp, #8
 80026ee:	6078      	str	r0, [r7, #4]
	DEV_Module_Init();
 80026f0:	f003 fd7c 	bl	80061ec <DEV_Module_Init>


	LCD_2IN_SetBackLight(1000);
 80026f4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026f8:	f004 fa34 	bl	8006b64 <LCD_2IN_SetBackLight>
	LCD_2IN_Init();
 80026fc:	f004 f87a 	bl	80067f4 <LCD_2IN_Init>
	LCD_2IN_Clear(WHITE);
 8002700:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002704:	f004 f9e6 	bl	8006ad4 <LCD_2IN_Clear>


	Paint_NewImage(LCD_2IN_WIDTH,LCD_2IN_HEIGHT, ROTATE_90, WHITE);
 8002708:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800270c:	225a      	movs	r2, #90	@ 0x5a
 800270e:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8002712:	20f0      	movs	r0, #240	@ 0xf0
 8002714:	f003 fd8a 	bl	800622c <Paint_NewImage>


	Paint_SetClearFuntion(LCD_2IN_Clear);
 8002718:	4862      	ldr	r0, [pc, #392]	@ (80028a4 <LCD_Init+0x1bc>)
 800271a:	f003 fdd3 	bl	80062c4 <Paint_SetClearFuntion>
	Paint_SetDisplayFuntion(LCD_2IN_DrawPaint);
 800271e:	4862      	ldr	r0, [pc, #392]	@ (80028a8 <LCD_Init+0x1c0>)
 8002720:	f003 fde0 	bl	80062e4 <Paint_SetDisplayFuntion>

  printf("Paint_Clear\r\n");
 8002724:	4861      	ldr	r0, [pc, #388]	@ (80028ac <LCD_Init+0x1c4>)
 8002726:	f004 fc0d 	bl	8006f44 <puts>
	Paint_Clear(MAGENTA);
 800272a:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 800272e:	f003 fec3 	bl	80064b8 <Paint_Clear>
	DEV_Delay_ms(500);
 8002732:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002736:	f000 f971 	bl	8002a1c <HAL_Delay>


	Paint_SetRotate(ROTATE_270);
 800273a:	f44f 7087 	mov.w	r0, #270	@ 0x10e
 800273e:	f003 fde1 	bl	8006304 <Paint_SetRotate>
	Paint_DrawString_EN (50, 100, "DEMARRAGE DU",        &Font24,    MAGENTA,  WHITE);
 8002742:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002746:	9301      	str	r3, [sp, #4]
 8002748:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	4b58      	ldr	r3, [pc, #352]	@ (80028b0 <LCD_Init+0x1c8>)
 8002750:	4a58      	ldr	r2, [pc, #352]	@ (80028b4 <LCD_Init+0x1cc>)
 8002752:	2164      	movs	r1, #100	@ 0x64
 8002754:	2032      	movs	r0, #50	@ 0x32
 8002756:	f003 ff6b 	bl	8006630 <Paint_DrawString_EN>
	Paint_DrawString_EN (100, 125, "PROJET",        &Font24,    MAGENTA,  WHITE);
 800275a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800275e:	9301      	str	r3, [sp, #4]
 8002760:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	4b52      	ldr	r3, [pc, #328]	@ (80028b0 <LCD_Init+0x1c8>)
 8002768:	4a53      	ldr	r2, [pc, #332]	@ (80028b8 <LCD_Init+0x1d0>)
 800276a:	217d      	movs	r1, #125	@ 0x7d
 800276c:	2064      	movs	r0, #100	@ 0x64
 800276e:	f003 ff5f 	bl	8006630 <Paint_DrawString_EN>
	Paint_DrawString_EN (70, 150, "VROUM-VROUM",        &Font24,    MAGENTA,  WHITE);
 8002772:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002776:	9301      	str	r3, [sp, #4]
 8002778:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 800277c:	9300      	str	r3, [sp, #0]
 800277e:	4b4c      	ldr	r3, [pc, #304]	@ (80028b0 <LCD_Init+0x1c8>)
 8002780:	4a4e      	ldr	r2, [pc, #312]	@ (80028bc <LCD_Init+0x1d4>)
 8002782:	2196      	movs	r1, #150	@ 0x96
 8002784:	2046      	movs	r0, #70	@ 0x46
 8002786:	f003 ff53 	bl	8006630 <Paint_DrawString_EN>
	DEV_Delay_ms(500);
 800278a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800278e:	f000 f945 	bl	8002a1c <HAL_Delay>
	Paint_Clear(MAGENTA);
 8002792:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 8002796:	f003 fe8f 	bl	80064b8 <Paint_Clear>

	Paint_DrawString_EN (85, 100, "LE PROJET",        &Font24,    MAGENTA,  WHITE);
 800279a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800279e:	9301      	str	r3, [sp, #4]
 80027a0:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	4b42      	ldr	r3, [pc, #264]	@ (80028b0 <LCD_Init+0x1c8>)
 80027a8:	4a45      	ldr	r2, [pc, #276]	@ (80028c0 <LCD_Init+0x1d8>)
 80027aa:	2164      	movs	r1, #100	@ 0x64
 80027ac:	2055      	movs	r0, #85	@ 0x55
 80027ae:	f003 ff3f 	bl	8006630 <Paint_DrawString_EN>
	Paint_DrawString_EN (70, 125, "VROUM-VROUM",        &Font24,    MAGENTA,  WHITE);
 80027b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80027b6:	9301      	str	r3, [sp, #4]
 80027b8:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	4b3c      	ldr	r3, [pc, #240]	@ (80028b0 <LCD_Init+0x1c8>)
 80027c0:	4a3e      	ldr	r2, [pc, #248]	@ (80028bc <LCD_Init+0x1d4>)
 80027c2:	217d      	movs	r1, #125	@ 0x7d
 80027c4:	2046      	movs	r0, #70	@ 0x46
 80027c6:	f003 ff33 	bl	8006630 <Paint_DrawString_EN>
	Paint_DrawString_EN (85, 150, "VOUS SALUT",        &Font24,    MAGENTA,  WHITE);
 80027ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80027ce:	9301      	str	r3, [sp, #4]
 80027d0:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	4b36      	ldr	r3, [pc, #216]	@ (80028b0 <LCD_Init+0x1c8>)
 80027d8:	4a3a      	ldr	r2, [pc, #232]	@ (80028c4 <LCD_Init+0x1dc>)
 80027da:	2196      	movs	r1, #150	@ 0x96
 80027dc:	2055      	movs	r0, #85	@ 0x55
 80027de:	f003 ff27 	bl	8006630 <Paint_DrawString_EN>
	DEV_Delay_ms(500);
 80027e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80027e6:	f000 f919 	bl	8002a1c <HAL_Delay>
	Paint_Clear(MAGENTA);
 80027ea:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 80027ee:	f003 fe63 	bl	80064b8 <Paint_Clear>

	Paint_DrawString_EN (5, 1, "La date : ",        &Font24,    MAGENTA,  WHITE);
 80027f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80027f6:	9301      	str	r3, [sp, #4]
 80027f8:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80027fc:	9300      	str	r3, [sp, #0]
 80027fe:	4b2c      	ldr	r3, [pc, #176]	@ (80028b0 <LCD_Init+0x1c8>)
 8002800:	4a31      	ldr	r2, [pc, #196]	@ (80028c8 <LCD_Init+0x1e0>)
 8002802:	2101      	movs	r1, #1
 8002804:	2005      	movs	r0, #5
 8002806:	f003 ff13 	bl	8006630 <Paint_DrawString_EN>
	Paint_DrawString_EN (5, 25, "L'heure : ",        &Font24,    MAGENTA,  WHITE);
 800280a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800280e:	9301      	str	r3, [sp, #4]
 8002810:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	4b26      	ldr	r3, [pc, #152]	@ (80028b0 <LCD_Init+0x1c8>)
 8002818:	4a2c      	ldr	r2, [pc, #176]	@ (80028cc <LCD_Init+0x1e4>)
 800281a:	2119      	movs	r1, #25
 800281c:	2005      	movs	r0, #5
 800281e:	f003 ff07 	bl	8006630 <Paint_DrawString_EN>
	Paint_DrawString_EN (5, 50, "Mode actuel : ",        &Font24,    MAGENTA,  WHITE);
 8002822:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002826:	9301      	str	r3, [sp, #4]
 8002828:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	4b20      	ldr	r3, [pc, #128]	@ (80028b0 <LCD_Init+0x1c8>)
 8002830:	4a27      	ldr	r2, [pc, #156]	@ (80028d0 <LCD_Init+0x1e8>)
 8002832:	2132      	movs	r1, #50	@ 0x32
 8002834:	2005      	movs	r0, #5
 8002836:	f003 fefb 	bl	8006630 <Paint_DrawString_EN>


	LCD_Mode();
 800283a:	f7ff fee5 	bl	8002608 <LCD_Mode>
	LCD_Manuel(3);
 800283e:	2003      	movs	r0, #3
 8002840:	f7ff fe94 	bl	800256c <LCD_Manuel>

	Paint_DrawString_EN (5, 100, "Vitesse G :   %",        &Font24,    MAGENTA,  WHITE);
 8002844:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002848:	9301      	str	r3, [sp, #4]
 800284a:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 800284e:	9300      	str	r3, [sp, #0]
 8002850:	4b17      	ldr	r3, [pc, #92]	@ (80028b0 <LCD_Init+0x1c8>)
 8002852:	4a20      	ldr	r2, [pc, #128]	@ (80028d4 <LCD_Init+0x1ec>)
 8002854:	2164      	movs	r1, #100	@ 0x64
 8002856:	2005      	movs	r0, #5
 8002858:	f003 feea 	bl	8006630 <Paint_DrawString_EN>
	Paint_DrawString_EN (5, 125, "Vitesse D :   %",        &Font24,    MAGENTA,  WHITE);
 800285c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002860:	9301      	str	r3, [sp, #4]
 8002862:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	4b11      	ldr	r3, [pc, #68]	@ (80028b0 <LCD_Init+0x1c8>)
 800286a:	4a1b      	ldr	r2, [pc, #108]	@ (80028d8 <LCD_Init+0x1f0>)
 800286c:	217d      	movs	r1, #125	@ 0x7d
 800286e:	2005      	movs	r0, #5
 8002870:	f003 fede 	bl	8006630 <Paint_DrawString_EN>
	Paint_DrawString_EN (10, 220, "Attention aux enfants",        &Font20,    YELLOW,  RED);
 8002874:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002878:	9301      	str	r3, [sp, #4]
 800287a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800287e:	9300      	str	r3, [sp, #0]
 8002880:	4b16      	ldr	r3, [pc, #88]	@ (80028dc <LCD_Init+0x1f4>)
 8002882:	4a17      	ldr	r2, [pc, #92]	@ (80028e0 <LCD_Init+0x1f8>)
 8002884:	21dc      	movs	r1, #220	@ 0xdc
 8002886:	200a      	movs	r0, #10
 8002888:	f003 fed2 	bl	8006630 <Paint_DrawString_EN>

	DEV_Delay_ms(3000);
 800288c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002890:	f000 f8c4 	bl	8002a1c <HAL_Delay>

	*a = 1;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	701a      	strb	r2, [r3, #0]
	//DEV_Module_Exit();

}
 800289a:	bf00      	nop
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	08006ad5 	.word	0x08006ad5
 80028a8:	08006b35 	.word	0x08006b35
 80028ac:	08007ed0 	.word	0x08007ed0
 80028b0:	20000030 	.word	0x20000030
 80028b4:	08007ee0 	.word	0x08007ee0
 80028b8:	08007ef0 	.word	0x08007ef0
 80028bc:	08007ef8 	.word	0x08007ef8
 80028c0:	08007f04 	.word	0x08007f04
 80028c4:	08007f10 	.word	0x08007f10
 80028c8:	08007f1c 	.word	0x08007f1c
 80028cc:	08007f28 	.word	0x08007f28
 80028d0:	08007f34 	.word	0x08007f34
 80028d4:	08007f44 	.word	0x08007f44
 80028d8:	08007f54 	.word	0x08007f54
 80028dc:	20000028 	.word	0x20000028
 80028e0:	08007f64 	.word	0x08007f64

080028e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80028e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800291c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80028e8:	f7ff fb50 	bl	8001f8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028ec:	480c      	ldr	r0, [pc, #48]	@ (8002920 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028ee:	490d      	ldr	r1, [pc, #52]	@ (8002924 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80028f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002928 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80028f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028f4:	e002      	b.n	80028fc <LoopCopyDataInit>

080028f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028fa:	3304      	adds	r3, #4

080028fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002900:	d3f9      	bcc.n	80028f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002902:	4a0a      	ldr	r2, [pc, #40]	@ (800292c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002904:	4c0a      	ldr	r4, [pc, #40]	@ (8002930 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002906:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002908:	e001      	b.n	800290e <LoopFillZerobss>

0800290a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800290a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800290c:	3204      	adds	r2, #4

0800290e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800290e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002910:	d3fb      	bcc.n	800290a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002912:	f004 fc7b 	bl	800720c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002916:	f7fe ffcf 	bl	80018b8 <main>
  bx  lr    
 800291a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800291c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002920:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002924:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8002928:	0800b84c 	.word	0x0800b84c
  ldr r2, =_sbss
 800292c:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8002930:	20000470 	.word	0x20000470

08002934 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002934:	e7fe      	b.n	8002934 <ADC_IRQHandler>
	...

08002938 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800293c:	4b0e      	ldr	r3, [pc, #56]	@ (8002978 <HAL_Init+0x40>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a0d      	ldr	r2, [pc, #52]	@ (8002978 <HAL_Init+0x40>)
 8002942:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002946:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002948:	4b0b      	ldr	r3, [pc, #44]	@ (8002978 <HAL_Init+0x40>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a0a      	ldr	r2, [pc, #40]	@ (8002978 <HAL_Init+0x40>)
 800294e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002952:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002954:	4b08      	ldr	r3, [pc, #32]	@ (8002978 <HAL_Init+0x40>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a07      	ldr	r2, [pc, #28]	@ (8002978 <HAL_Init+0x40>)
 800295a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800295e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002960:	2003      	movs	r0, #3
 8002962:	f000 f94f 	bl	8002c04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002966:	2000      	movs	r0, #0
 8002968:	f000 f808 	bl	800297c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800296c:	f7ff f9ea 	bl	8001d44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	40023c00 	.word	0x40023c00

0800297c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002984:	4b12      	ldr	r3, [pc, #72]	@ (80029d0 <HAL_InitTick+0x54>)
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	4b12      	ldr	r3, [pc, #72]	@ (80029d4 <HAL_InitTick+0x58>)
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	4619      	mov	r1, r3
 800298e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002992:	fbb3 f3f1 	udiv	r3, r3, r1
 8002996:	fbb2 f3f3 	udiv	r3, r2, r3
 800299a:	4618      	mov	r0, r3
 800299c:	f000 f967 	bl	8002c6e <HAL_SYSTICK_Config>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e00e      	b.n	80029c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2b0f      	cmp	r3, #15
 80029ae:	d80a      	bhi.n	80029c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029b0:	2200      	movs	r2, #0
 80029b2:	6879      	ldr	r1, [r7, #4]
 80029b4:	f04f 30ff 	mov.w	r0, #4294967295
 80029b8:	f000 f92f 	bl	8002c1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029bc:	4a06      	ldr	r2, [pc, #24]	@ (80029d8 <HAL_InitTick+0x5c>)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029c2:	2300      	movs	r3, #0
 80029c4:	e000      	b.n	80029c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3708      	adds	r7, #8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	20000014 	.word	0x20000014
 80029d4:	2000001c 	.word	0x2000001c
 80029d8:	20000018 	.word	0x20000018

080029dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029e0:	4b06      	ldr	r3, [pc, #24]	@ (80029fc <HAL_IncTick+0x20>)
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	461a      	mov	r2, r3
 80029e6:	4b06      	ldr	r3, [pc, #24]	@ (8002a00 <HAL_IncTick+0x24>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4413      	add	r3, r2
 80029ec:	4a04      	ldr	r2, [pc, #16]	@ (8002a00 <HAL_IncTick+0x24>)
 80029ee:	6013      	str	r3, [r2, #0]
}
 80029f0:	bf00      	nop
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	2000001c 	.word	0x2000001c
 8002a00:	20000300 	.word	0x20000300

08002a04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  return uwTick;
 8002a08:	4b03      	ldr	r3, [pc, #12]	@ (8002a18 <HAL_GetTick+0x14>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	20000300 	.word	0x20000300

08002a1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a24:	f7ff ffee 	bl	8002a04 <HAL_GetTick>
 8002a28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a34:	d005      	beq.n	8002a42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a36:	4b0a      	ldr	r3, [pc, #40]	@ (8002a60 <HAL_Delay+0x44>)
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	4413      	add	r3, r2
 8002a40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a42:	bf00      	nop
 8002a44:	f7ff ffde 	bl	8002a04 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	68fa      	ldr	r2, [r7, #12]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d8f7      	bhi.n	8002a44 <HAL_Delay+0x28>
  {
  }
}
 8002a54:	bf00      	nop
 8002a56:	bf00      	nop
 8002a58:	3710      	adds	r7, #16
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	2000001c 	.word	0x2000001c

08002a64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f003 0307 	and.w	r3, r3, #7
 8002a72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a74:	4b0c      	ldr	r3, [pc, #48]	@ (8002aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a80:	4013      	ands	r3, r2
 8002a82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a96:	4a04      	ldr	r2, [pc, #16]	@ (8002aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	60d3      	str	r3, [r2, #12]
}
 8002a9c:	bf00      	nop
 8002a9e:	3714      	adds	r7, #20
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr
 8002aa8:	e000ed00 	.word	0xe000ed00

08002aac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ab0:	4b04      	ldr	r3, [pc, #16]	@ (8002ac4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	0a1b      	lsrs	r3, r3, #8
 8002ab6:	f003 0307 	and.w	r3, r3, #7
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	db0b      	blt.n	8002af2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ada:	79fb      	ldrb	r3, [r7, #7]
 8002adc:	f003 021f 	and.w	r2, r3, #31
 8002ae0:	4907      	ldr	r1, [pc, #28]	@ (8002b00 <__NVIC_EnableIRQ+0x38>)
 8002ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae6:	095b      	lsrs	r3, r3, #5
 8002ae8:	2001      	movs	r0, #1
 8002aea:	fa00 f202 	lsl.w	r2, r0, r2
 8002aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002af2:	bf00      	nop
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	e000e100 	.word	0xe000e100

08002b04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	6039      	str	r1, [r7, #0]
 8002b0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	db0a      	blt.n	8002b2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	490c      	ldr	r1, [pc, #48]	@ (8002b50 <__NVIC_SetPriority+0x4c>)
 8002b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b22:	0112      	lsls	r2, r2, #4
 8002b24:	b2d2      	uxtb	r2, r2
 8002b26:	440b      	add	r3, r1
 8002b28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b2c:	e00a      	b.n	8002b44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	b2da      	uxtb	r2, r3
 8002b32:	4908      	ldr	r1, [pc, #32]	@ (8002b54 <__NVIC_SetPriority+0x50>)
 8002b34:	79fb      	ldrb	r3, [r7, #7]
 8002b36:	f003 030f 	and.w	r3, r3, #15
 8002b3a:	3b04      	subs	r3, #4
 8002b3c:	0112      	lsls	r2, r2, #4
 8002b3e:	b2d2      	uxtb	r2, r2
 8002b40:	440b      	add	r3, r1
 8002b42:	761a      	strb	r2, [r3, #24]
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr
 8002b50:	e000e100 	.word	0xe000e100
 8002b54:	e000ed00 	.word	0xe000ed00

08002b58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b089      	sub	sp, #36	@ 0x24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f1c3 0307 	rsb	r3, r3, #7
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	bf28      	it	cs
 8002b76:	2304      	movcs	r3, #4
 8002b78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	3304      	adds	r3, #4
 8002b7e:	2b06      	cmp	r3, #6
 8002b80:	d902      	bls.n	8002b88 <NVIC_EncodePriority+0x30>
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	3b03      	subs	r3, #3
 8002b86:	e000      	b.n	8002b8a <NVIC_EncodePriority+0x32>
 8002b88:	2300      	movs	r3, #0
 8002b8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	43da      	mvns	r2, r3
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	401a      	ands	r2, r3
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ba0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8002baa:	43d9      	mvns	r1, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb0:	4313      	orrs	r3, r2
         );
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3724      	adds	r7, #36	@ 0x24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
	...

08002bc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bd0:	d301      	bcc.n	8002bd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e00f      	b.n	8002bf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002c00 <SysTick_Config+0x40>)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bde:	210f      	movs	r1, #15
 8002be0:	f04f 30ff 	mov.w	r0, #4294967295
 8002be4:	f7ff ff8e 	bl	8002b04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002be8:	4b05      	ldr	r3, [pc, #20]	@ (8002c00 <SysTick_Config+0x40>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bee:	4b04      	ldr	r3, [pc, #16]	@ (8002c00 <SysTick_Config+0x40>)
 8002bf0:	2207      	movs	r2, #7
 8002bf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	e000e010 	.word	0xe000e010

08002c04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f7ff ff29 	bl	8002a64 <__NVIC_SetPriorityGrouping>
}
 8002c12:	bf00      	nop
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b086      	sub	sp, #24
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	4603      	mov	r3, r0
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	607a      	str	r2, [r7, #4]
 8002c26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c2c:	f7ff ff3e 	bl	8002aac <__NVIC_GetPriorityGrouping>
 8002c30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	68b9      	ldr	r1, [r7, #8]
 8002c36:	6978      	ldr	r0, [r7, #20]
 8002c38:	f7ff ff8e 	bl	8002b58 <NVIC_EncodePriority>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c42:	4611      	mov	r1, r2
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff ff5d 	bl	8002b04 <__NVIC_SetPriority>
}
 8002c4a:	bf00      	nop
 8002c4c:	3718      	adds	r7, #24
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b082      	sub	sp, #8
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	4603      	mov	r3, r0
 8002c5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff ff31 	bl	8002ac8 <__NVIC_EnableIRQ>
}
 8002c66:	bf00      	nop
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b082      	sub	sp, #8
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f7ff ffa2 	bl	8002bc0 <SysTick_Config>
 8002c7c:	4603      	mov	r3, r0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
	...

08002c88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b089      	sub	sp, #36	@ 0x24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c92:	2300      	movs	r3, #0
 8002c94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c96:	2300      	movs	r3, #0
 8002c98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	61fb      	str	r3, [r7, #28]
 8002ca2:	e165      	b.n	8002f70 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	f040 8154 	bne.w	8002f6a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f003 0303 	and.w	r3, r3, #3
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d005      	beq.n	8002cda <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d130      	bne.n	8002d3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	2203      	movs	r2, #3
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	43db      	mvns	r3, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	68da      	ldr	r2, [r3, #12]
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfe:	69ba      	ldr	r2, [r7, #24]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d10:	2201      	movs	r2, #1
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	091b      	lsrs	r3, r3, #4
 8002d26:	f003 0201 	and.w	r2, r3, #1
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f003 0303 	and.w	r3, r3, #3
 8002d44:	2b03      	cmp	r3, #3
 8002d46:	d017      	beq.n	8002d78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	2203      	movs	r2, #3
 8002d54:	fa02 f303 	lsl.w	r3, r2, r3
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f003 0303 	and.w	r3, r3, #3
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	d123      	bne.n	8002dcc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	08da      	lsrs	r2, r3, #3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3208      	adds	r2, #8
 8002d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	220f      	movs	r2, #15
 8002d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002da0:	43db      	mvns	r3, r3
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	4013      	ands	r3, r2
 8002da6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	691a      	ldr	r2, [r3, #16]
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	f003 0307 	and.w	r3, r3, #7
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	08da      	lsrs	r2, r3, #3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	3208      	adds	r2, #8
 8002dc6:	69b9      	ldr	r1, [r7, #24]
 8002dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	2203      	movs	r2, #3
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4013      	ands	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f003 0203 	and.w	r2, r3, #3
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	f000 80ae 	beq.w	8002f6a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	4b5d      	ldr	r3, [pc, #372]	@ (8002f88 <HAL_GPIO_Init+0x300>)
 8002e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e16:	4a5c      	ldr	r2, [pc, #368]	@ (8002f88 <HAL_GPIO_Init+0x300>)
 8002e18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e1e:	4b5a      	ldr	r3, [pc, #360]	@ (8002f88 <HAL_GPIO_Init+0x300>)
 8002e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e26:	60fb      	str	r3, [r7, #12]
 8002e28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e2a:	4a58      	ldr	r2, [pc, #352]	@ (8002f8c <HAL_GPIO_Init+0x304>)
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	089b      	lsrs	r3, r3, #2
 8002e30:	3302      	adds	r3, #2
 8002e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	f003 0303 	and.w	r3, r3, #3
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	220f      	movs	r2, #15
 8002e42:	fa02 f303 	lsl.w	r3, r2, r3
 8002e46:	43db      	mvns	r3, r3
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a4f      	ldr	r2, [pc, #316]	@ (8002f90 <HAL_GPIO_Init+0x308>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d025      	beq.n	8002ea2 <HAL_GPIO_Init+0x21a>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a4e      	ldr	r2, [pc, #312]	@ (8002f94 <HAL_GPIO_Init+0x30c>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d01f      	beq.n	8002e9e <HAL_GPIO_Init+0x216>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a4d      	ldr	r2, [pc, #308]	@ (8002f98 <HAL_GPIO_Init+0x310>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d019      	beq.n	8002e9a <HAL_GPIO_Init+0x212>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a4c      	ldr	r2, [pc, #304]	@ (8002f9c <HAL_GPIO_Init+0x314>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d013      	beq.n	8002e96 <HAL_GPIO_Init+0x20e>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a4b      	ldr	r2, [pc, #300]	@ (8002fa0 <HAL_GPIO_Init+0x318>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d00d      	beq.n	8002e92 <HAL_GPIO_Init+0x20a>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a4a      	ldr	r2, [pc, #296]	@ (8002fa4 <HAL_GPIO_Init+0x31c>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d007      	beq.n	8002e8e <HAL_GPIO_Init+0x206>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a49      	ldr	r2, [pc, #292]	@ (8002fa8 <HAL_GPIO_Init+0x320>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d101      	bne.n	8002e8a <HAL_GPIO_Init+0x202>
 8002e86:	2306      	movs	r3, #6
 8002e88:	e00c      	b.n	8002ea4 <HAL_GPIO_Init+0x21c>
 8002e8a:	2307      	movs	r3, #7
 8002e8c:	e00a      	b.n	8002ea4 <HAL_GPIO_Init+0x21c>
 8002e8e:	2305      	movs	r3, #5
 8002e90:	e008      	b.n	8002ea4 <HAL_GPIO_Init+0x21c>
 8002e92:	2304      	movs	r3, #4
 8002e94:	e006      	b.n	8002ea4 <HAL_GPIO_Init+0x21c>
 8002e96:	2303      	movs	r3, #3
 8002e98:	e004      	b.n	8002ea4 <HAL_GPIO_Init+0x21c>
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	e002      	b.n	8002ea4 <HAL_GPIO_Init+0x21c>
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e000      	b.n	8002ea4 <HAL_GPIO_Init+0x21c>
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	69fa      	ldr	r2, [r7, #28]
 8002ea6:	f002 0203 	and.w	r2, r2, #3
 8002eaa:	0092      	lsls	r2, r2, #2
 8002eac:	4093      	lsls	r3, r2
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002eb4:	4935      	ldr	r1, [pc, #212]	@ (8002f8c <HAL_GPIO_Init+0x304>)
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	089b      	lsrs	r3, r3, #2
 8002eba:	3302      	adds	r3, #2
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ec2:	4b3a      	ldr	r3, [pc, #232]	@ (8002fac <HAL_GPIO_Init+0x324>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d003      	beq.n	8002ee6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ee6:	4a31      	ldr	r2, [pc, #196]	@ (8002fac <HAL_GPIO_Init+0x324>)
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002eec:	4b2f      	ldr	r3, [pc, #188]	@ (8002fac <HAL_GPIO_Init+0x324>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	69ba      	ldr	r2, [r7, #24]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d003      	beq.n	8002f10 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f10:	4a26      	ldr	r2, [pc, #152]	@ (8002fac <HAL_GPIO_Init+0x324>)
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f16:	4b25      	ldr	r3, [pc, #148]	@ (8002fac <HAL_GPIO_Init+0x324>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	43db      	mvns	r3, r3
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	4013      	ands	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d003      	beq.n	8002f3a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002f32:	69ba      	ldr	r2, [r7, #24]
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8002fac <HAL_GPIO_Init+0x324>)
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f40:	4b1a      	ldr	r3, [pc, #104]	@ (8002fac <HAL_GPIO_Init+0x324>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	69ba      	ldr	r2, [r7, #24]
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d003      	beq.n	8002f64 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f64:	4a11      	ldr	r2, [pc, #68]	@ (8002fac <HAL_GPIO_Init+0x324>)
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	61fb      	str	r3, [r7, #28]
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	2b0f      	cmp	r3, #15
 8002f74:	f67f ae96 	bls.w	8002ca4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f78:	bf00      	nop
 8002f7a:	bf00      	nop
 8002f7c:	3724      	adds	r7, #36	@ 0x24
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	40013800 	.word	0x40013800
 8002f90:	40020000 	.word	0x40020000
 8002f94:	40020400 	.word	0x40020400
 8002f98:	40020800 	.word	0x40020800
 8002f9c:	40020c00 	.word	0x40020c00
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	40021400 	.word	0x40021400
 8002fa8:	40021800 	.word	0x40021800
 8002fac:	40013c00 	.word	0x40013c00

08002fb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b085      	sub	sp, #20
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	460b      	mov	r3, r1
 8002fba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	691a      	ldr	r2, [r3, #16]
 8002fc0:	887b      	ldrh	r3, [r7, #2]
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d002      	beq.n	8002fce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	73fb      	strb	r3, [r7, #15]
 8002fcc:	e001      	b.n	8002fd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	460b      	mov	r3, r1
 8002fea:	807b      	strh	r3, [r7, #2]
 8002fec:	4613      	mov	r3, r2
 8002fee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ff0:	787b      	ldrb	r3, [r7, #1]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d003      	beq.n	8002ffe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ff6:	887a      	ldrh	r2, [r7, #2]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ffc:	e003      	b.n	8003006 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ffe:	887b      	ldrh	r3, [r7, #2]
 8003000:	041a      	lsls	r2, r3, #16
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	619a      	str	r2, [r3, #24]
}
 8003006:	bf00      	nop
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
	...

08003014 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	4603      	mov	r3, r0
 800301c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800301e:	4b08      	ldr	r3, [pc, #32]	@ (8003040 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003020:	695a      	ldr	r2, [r3, #20]
 8003022:	88fb      	ldrh	r3, [r7, #6]
 8003024:	4013      	ands	r3, r2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d006      	beq.n	8003038 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800302a:	4a05      	ldr	r2, [pc, #20]	@ (8003040 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800302c:	88fb      	ldrh	r3, [r7, #6]
 800302e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003030:	88fb      	ldrh	r3, [r7, #6]
 8003032:	4618      	mov	r0, r3
 8003034:	f7fe fd1c 	bl	8001a70 <HAL_GPIO_EXTI_Callback>
  }
}
 8003038:	bf00      	nop
 800303a:	3708      	adds	r7, #8
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40013c00 	.word	0x40013c00

08003044 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d101      	bne.n	8003056 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e12b      	b.n	80032ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800305c:	b2db      	uxtb	r3, r3
 800305e:	2b00      	cmp	r3, #0
 8003060:	d106      	bne.n	8003070 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f7fe fbdc 	bl	8001828 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2224      	movs	r2, #36	@ 0x24
 8003074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f022 0201 	bic.w	r2, r2, #1
 8003086:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003096:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030a8:	f000 fd5c 	bl	8003b64 <HAL_RCC_GetPCLK1Freq>
 80030ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	4a81      	ldr	r2, [pc, #516]	@ (80032b8 <HAL_I2C_Init+0x274>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d807      	bhi.n	80030c8 <HAL_I2C_Init+0x84>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	4a80      	ldr	r2, [pc, #512]	@ (80032bc <HAL_I2C_Init+0x278>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	bf94      	ite	ls
 80030c0:	2301      	movls	r3, #1
 80030c2:	2300      	movhi	r3, #0
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	e006      	b.n	80030d6 <HAL_I2C_Init+0x92>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	4a7d      	ldr	r2, [pc, #500]	@ (80032c0 <HAL_I2C_Init+0x27c>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	bf94      	ite	ls
 80030d0:	2301      	movls	r3, #1
 80030d2:	2300      	movhi	r3, #0
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e0e7      	b.n	80032ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	4a78      	ldr	r2, [pc, #480]	@ (80032c4 <HAL_I2C_Init+0x280>)
 80030e2:	fba2 2303 	umull	r2, r3, r2, r3
 80030e6:	0c9b      	lsrs	r3, r3, #18
 80030e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68ba      	ldr	r2, [r7, #8]
 80030fa:	430a      	orrs	r2, r1
 80030fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	4a6a      	ldr	r2, [pc, #424]	@ (80032b8 <HAL_I2C_Init+0x274>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d802      	bhi.n	8003118 <HAL_I2C_Init+0xd4>
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	3301      	adds	r3, #1
 8003116:	e009      	b.n	800312c <HAL_I2C_Init+0xe8>
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800311e:	fb02 f303 	mul.w	r3, r2, r3
 8003122:	4a69      	ldr	r2, [pc, #420]	@ (80032c8 <HAL_I2C_Init+0x284>)
 8003124:	fba2 2303 	umull	r2, r3, r2, r3
 8003128:	099b      	lsrs	r3, r3, #6
 800312a:	3301      	adds	r3, #1
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	6812      	ldr	r2, [r2, #0]
 8003130:	430b      	orrs	r3, r1
 8003132:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800313e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	495c      	ldr	r1, [pc, #368]	@ (80032b8 <HAL_I2C_Init+0x274>)
 8003148:	428b      	cmp	r3, r1
 800314a:	d819      	bhi.n	8003180 <HAL_I2C_Init+0x13c>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	1e59      	subs	r1, r3, #1
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	fbb1 f3f3 	udiv	r3, r1, r3
 800315a:	1c59      	adds	r1, r3, #1
 800315c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003160:	400b      	ands	r3, r1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00a      	beq.n	800317c <HAL_I2C_Init+0x138>
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	1e59      	subs	r1, r3, #1
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	005b      	lsls	r3, r3, #1
 8003170:	fbb1 f3f3 	udiv	r3, r1, r3
 8003174:	3301      	adds	r3, #1
 8003176:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800317a:	e051      	b.n	8003220 <HAL_I2C_Init+0x1dc>
 800317c:	2304      	movs	r3, #4
 800317e:	e04f      	b.n	8003220 <HAL_I2C_Init+0x1dc>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d111      	bne.n	80031ac <HAL_I2C_Init+0x168>
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	1e58      	subs	r0, r3, #1
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6859      	ldr	r1, [r3, #4]
 8003190:	460b      	mov	r3, r1
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	440b      	add	r3, r1
 8003196:	fbb0 f3f3 	udiv	r3, r0, r3
 800319a:	3301      	adds	r3, #1
 800319c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	bf0c      	ite	eq
 80031a4:	2301      	moveq	r3, #1
 80031a6:	2300      	movne	r3, #0
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	e012      	b.n	80031d2 <HAL_I2C_Init+0x18e>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	1e58      	subs	r0, r3, #1
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6859      	ldr	r1, [r3, #4]
 80031b4:	460b      	mov	r3, r1
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	440b      	add	r3, r1
 80031ba:	0099      	lsls	r1, r3, #2
 80031bc:	440b      	add	r3, r1
 80031be:	fbb0 f3f3 	udiv	r3, r0, r3
 80031c2:	3301      	adds	r3, #1
 80031c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	bf0c      	ite	eq
 80031cc:	2301      	moveq	r3, #1
 80031ce:	2300      	movne	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <HAL_I2C_Init+0x196>
 80031d6:	2301      	movs	r3, #1
 80031d8:	e022      	b.n	8003220 <HAL_I2C_Init+0x1dc>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10e      	bne.n	8003200 <HAL_I2C_Init+0x1bc>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	1e58      	subs	r0, r3, #1
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6859      	ldr	r1, [r3, #4]
 80031ea:	460b      	mov	r3, r1
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	440b      	add	r3, r1
 80031f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80031f4:	3301      	adds	r3, #1
 80031f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031fe:	e00f      	b.n	8003220 <HAL_I2C_Init+0x1dc>
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	1e58      	subs	r0, r3, #1
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6859      	ldr	r1, [r3, #4]
 8003208:	460b      	mov	r3, r1
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	440b      	add	r3, r1
 800320e:	0099      	lsls	r1, r3, #2
 8003210:	440b      	add	r3, r1
 8003212:	fbb0 f3f3 	udiv	r3, r0, r3
 8003216:	3301      	adds	r3, #1
 8003218:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800321c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003220:	6879      	ldr	r1, [r7, #4]
 8003222:	6809      	ldr	r1, [r1, #0]
 8003224:	4313      	orrs	r3, r2
 8003226:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	69da      	ldr	r2, [r3, #28]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a1b      	ldr	r3, [r3, #32]
 800323a:	431a      	orrs	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	430a      	orrs	r2, r1
 8003242:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800324e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	6911      	ldr	r1, [r2, #16]
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	68d2      	ldr	r2, [r2, #12]
 800325a:	4311      	orrs	r1, r2
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	6812      	ldr	r2, [r2, #0]
 8003260:	430b      	orrs	r3, r1
 8003262:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	695a      	ldr	r2, [r3, #20]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	699b      	ldr	r3, [r3, #24]
 8003276:	431a      	orrs	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	430a      	orrs	r2, r1
 800327e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f042 0201 	orr.w	r2, r2, #1
 800328e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2220      	movs	r2, #32
 800329a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	000186a0 	.word	0x000186a0
 80032bc:	001e847f 	.word	0x001e847f
 80032c0:	003d08ff 	.word	0x003d08ff
 80032c4:	431bde83 	.word	0x431bde83
 80032c8:	10624dd3 	.word	0x10624dd3

080032cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b088      	sub	sp, #32
 80032d0:	af02      	add	r7, sp, #8
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	607a      	str	r2, [r7, #4]
 80032d6:	461a      	mov	r2, r3
 80032d8:	460b      	mov	r3, r1
 80032da:	817b      	strh	r3, [r7, #10]
 80032dc:	4613      	mov	r3, r2
 80032de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032e0:	f7ff fb90 	bl	8002a04 <HAL_GetTick>
 80032e4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	2b20      	cmp	r3, #32
 80032f0:	f040 80e0 	bne.w	80034b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	9300      	str	r3, [sp, #0]
 80032f8:	2319      	movs	r3, #25
 80032fa:	2201      	movs	r2, #1
 80032fc:	4970      	ldr	r1, [pc, #448]	@ (80034c0 <HAL_I2C_Master_Transmit+0x1f4>)
 80032fe:	68f8      	ldr	r0, [r7, #12]
 8003300:	f000 f964 	bl	80035cc <I2C_WaitOnFlagUntilTimeout>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800330a:	2302      	movs	r3, #2
 800330c:	e0d3      	b.n	80034b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003314:	2b01      	cmp	r3, #1
 8003316:	d101      	bne.n	800331c <HAL_I2C_Master_Transmit+0x50>
 8003318:	2302      	movs	r3, #2
 800331a:	e0cc      	b.n	80034b6 <HAL_I2C_Master_Transmit+0x1ea>
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2201      	movs	r2, #1
 8003320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	2b01      	cmp	r3, #1
 8003330:	d007      	beq.n	8003342 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f042 0201 	orr.w	r2, r2, #1
 8003340:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003350:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2221      	movs	r2, #33	@ 0x21
 8003356:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2210      	movs	r2, #16
 800335e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	893a      	ldrh	r2, [r7, #8]
 8003372:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003378:	b29a      	uxth	r2, r3
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	4a50      	ldr	r2, [pc, #320]	@ (80034c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003382:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003384:	8979      	ldrh	r1, [r7, #10]
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	6a3a      	ldr	r2, [r7, #32]
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	f000 f89c 	bl	80034c8 <I2C_MasterRequestWrite>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e08d      	b.n	80034b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800339a:	2300      	movs	r3, #0
 800339c:	613b      	str	r3, [r7, #16]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	695b      	ldr	r3, [r3, #20]
 80033a4:	613b      	str	r3, [r7, #16]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	613b      	str	r3, [r7, #16]
 80033ae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80033b0:	e066      	b.n	8003480 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b2:	697a      	ldr	r2, [r7, #20]
 80033b4:	6a39      	ldr	r1, [r7, #32]
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	f000 fa22 	bl	8003800 <I2C_WaitOnTXEFlagUntilTimeout>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d00d      	beq.n	80033de <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	d107      	bne.n	80033da <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e06b      	b.n	80034b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e2:	781a      	ldrb	r2, [r3, #0]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ee:	1c5a      	adds	r2, r3, #1
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	3b01      	subs	r3, #1
 80033fc:	b29a      	uxth	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003406:	3b01      	subs	r3, #1
 8003408:	b29a      	uxth	r2, r3
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	695b      	ldr	r3, [r3, #20]
 8003414:	f003 0304 	and.w	r3, r3, #4
 8003418:	2b04      	cmp	r3, #4
 800341a:	d11b      	bne.n	8003454 <HAL_I2C_Master_Transmit+0x188>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003420:	2b00      	cmp	r3, #0
 8003422:	d017      	beq.n	8003454 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003428:	781a      	ldrb	r2, [r3, #0]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003434:	1c5a      	adds	r2, r3, #1
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800343e:	b29b      	uxth	r3, r3
 8003440:	3b01      	subs	r3, #1
 8003442:	b29a      	uxth	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800344c:	3b01      	subs	r3, #1
 800344e:	b29a      	uxth	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	6a39      	ldr	r1, [r7, #32]
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f000 fa19 	bl	8003890 <I2C_WaitOnBTFFlagUntilTimeout>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d00d      	beq.n	8003480 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003468:	2b04      	cmp	r3, #4
 800346a:	d107      	bne.n	800347c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800347a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e01a      	b.n	80034b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003484:	2b00      	cmp	r3, #0
 8003486:	d194      	bne.n	80033b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003496:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2220      	movs	r2, #32
 800349c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80034b0:	2300      	movs	r3, #0
 80034b2:	e000      	b.n	80034b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80034b4:	2302      	movs	r3, #2
  }
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3718      	adds	r7, #24
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	00100002 	.word	0x00100002
 80034c4:	ffff0000 	.word	0xffff0000

080034c8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b088      	sub	sp, #32
 80034cc:	af02      	add	r7, sp, #8
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	607a      	str	r2, [r7, #4]
 80034d2:	603b      	str	r3, [r7, #0]
 80034d4:	460b      	mov	r3, r1
 80034d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034dc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	2b08      	cmp	r3, #8
 80034e2:	d006      	beq.n	80034f2 <I2C_MasterRequestWrite+0x2a>
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d003      	beq.n	80034f2 <I2C_MasterRequestWrite+0x2a>
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80034f0:	d108      	bne.n	8003504 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	e00b      	b.n	800351c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003508:	2b12      	cmp	r3, #18
 800350a:	d107      	bne.n	800351c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800351a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	9300      	str	r3, [sp, #0]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f000 f84f 	bl	80035cc <I2C_WaitOnFlagUntilTimeout>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00d      	beq.n	8003550 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800353e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003542:	d103      	bne.n	800354c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800354a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e035      	b.n	80035bc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003558:	d108      	bne.n	800356c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800355a:	897b      	ldrh	r3, [r7, #10]
 800355c:	b2db      	uxtb	r3, r3
 800355e:	461a      	mov	r2, r3
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003568:	611a      	str	r2, [r3, #16]
 800356a:	e01b      	b.n	80035a4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800356c:	897b      	ldrh	r3, [r7, #10]
 800356e:	11db      	asrs	r3, r3, #7
 8003570:	b2db      	uxtb	r3, r3
 8003572:	f003 0306 	and.w	r3, r3, #6
 8003576:	b2db      	uxtb	r3, r3
 8003578:	f063 030f 	orn	r3, r3, #15
 800357c:	b2da      	uxtb	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	490e      	ldr	r1, [pc, #56]	@ (80035c4 <I2C_MasterRequestWrite+0xfc>)
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 f898 	bl	80036c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d001      	beq.n	800359a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e010      	b.n	80035bc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800359a:	897b      	ldrh	r3, [r7, #10]
 800359c:	b2da      	uxtb	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	4907      	ldr	r1, [pc, #28]	@ (80035c8 <I2C_MasterRequestWrite+0x100>)
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f000 f888 	bl	80036c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e000      	b.n	80035bc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3718      	adds	r7, #24
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	00010008 	.word	0x00010008
 80035c8:	00010002 	.word	0x00010002

080035cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	603b      	str	r3, [r7, #0]
 80035d8:	4613      	mov	r3, r2
 80035da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035dc:	e048      	b.n	8003670 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e4:	d044      	beq.n	8003670 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035e6:	f7ff fa0d 	bl	8002a04 <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	683a      	ldr	r2, [r7, #0]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d302      	bcc.n	80035fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d139      	bne.n	8003670 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	0c1b      	lsrs	r3, r3, #16
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b01      	cmp	r3, #1
 8003604:	d10d      	bne.n	8003622 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	695b      	ldr	r3, [r3, #20]
 800360c:	43da      	mvns	r2, r3
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	4013      	ands	r3, r2
 8003612:	b29b      	uxth	r3, r3
 8003614:	2b00      	cmp	r3, #0
 8003616:	bf0c      	ite	eq
 8003618:	2301      	moveq	r3, #1
 800361a:	2300      	movne	r3, #0
 800361c:	b2db      	uxtb	r3, r3
 800361e:	461a      	mov	r2, r3
 8003620:	e00c      	b.n	800363c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	43da      	mvns	r2, r3
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	4013      	ands	r3, r2
 800362e:	b29b      	uxth	r3, r3
 8003630:	2b00      	cmp	r3, #0
 8003632:	bf0c      	ite	eq
 8003634:	2301      	moveq	r3, #1
 8003636:	2300      	movne	r3, #0
 8003638:	b2db      	uxtb	r3, r3
 800363a:	461a      	mov	r2, r3
 800363c:	79fb      	ldrb	r3, [r7, #7]
 800363e:	429a      	cmp	r2, r3
 8003640:	d116      	bne.n	8003670 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2220      	movs	r2, #32
 800364c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365c:	f043 0220 	orr.w	r2, r3, #32
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e023      	b.n	80036b8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	0c1b      	lsrs	r3, r3, #16
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b01      	cmp	r3, #1
 8003678:	d10d      	bne.n	8003696 <I2C_WaitOnFlagUntilTimeout+0xca>
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	43da      	mvns	r2, r3
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	4013      	ands	r3, r2
 8003686:	b29b      	uxth	r3, r3
 8003688:	2b00      	cmp	r3, #0
 800368a:	bf0c      	ite	eq
 800368c:	2301      	moveq	r3, #1
 800368e:	2300      	movne	r3, #0
 8003690:	b2db      	uxtb	r3, r3
 8003692:	461a      	mov	r2, r3
 8003694:	e00c      	b.n	80036b0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	43da      	mvns	r2, r3
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	4013      	ands	r3, r2
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	bf0c      	ite	eq
 80036a8:	2301      	moveq	r3, #1
 80036aa:	2300      	movne	r3, #0
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	461a      	mov	r2, r3
 80036b0:	79fb      	ldrb	r3, [r7, #7]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d093      	beq.n	80035de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
 80036cc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036ce:	e071      	b.n	80037b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036de:	d123      	bne.n	8003728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036ee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2200      	movs	r2, #0
 80036fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2220      	movs	r2, #32
 8003704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003714:	f043 0204 	orr.w	r2, r3, #4
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e067      	b.n	80037f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800372e:	d041      	beq.n	80037b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003730:	f7ff f968 	bl	8002a04 <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	429a      	cmp	r2, r3
 800373e:	d302      	bcc.n	8003746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d136      	bne.n	80037b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	0c1b      	lsrs	r3, r3, #16
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b01      	cmp	r3, #1
 800374e:	d10c      	bne.n	800376a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	43da      	mvns	r2, r3
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	4013      	ands	r3, r2
 800375c:	b29b      	uxth	r3, r3
 800375e:	2b00      	cmp	r3, #0
 8003760:	bf14      	ite	ne
 8003762:	2301      	movne	r3, #1
 8003764:	2300      	moveq	r3, #0
 8003766:	b2db      	uxtb	r3, r3
 8003768:	e00b      	b.n	8003782 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	43da      	mvns	r2, r3
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	4013      	ands	r3, r2
 8003776:	b29b      	uxth	r3, r3
 8003778:	2b00      	cmp	r3, #0
 800377a:	bf14      	ite	ne
 800377c:	2301      	movne	r3, #1
 800377e:	2300      	moveq	r3, #0
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d016      	beq.n	80037b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2200      	movs	r2, #0
 800378a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2220      	movs	r2, #32
 8003790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a0:	f043 0220 	orr.w	r2, r3, #32
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e021      	b.n	80037f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	0c1b      	lsrs	r3, r3, #16
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d10c      	bne.n	80037d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	695b      	ldr	r3, [r3, #20]
 80037c4:	43da      	mvns	r2, r3
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	4013      	ands	r3, r2
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	bf14      	ite	ne
 80037d0:	2301      	movne	r3, #1
 80037d2:	2300      	moveq	r3, #0
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	e00b      	b.n	80037f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	43da      	mvns	r2, r3
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	4013      	ands	r3, r2
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	bf14      	ite	ne
 80037ea:	2301      	movne	r3, #1
 80037ec:	2300      	moveq	r3, #0
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f47f af6d 	bne.w	80036d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80037f6:	2300      	movs	r3, #0
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3710      	adds	r7, #16
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800380c:	e034      	b.n	8003878 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f000 f886 	bl	8003920 <I2C_IsAcknowledgeFailed>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e034      	b.n	8003888 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003824:	d028      	beq.n	8003878 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003826:	f7ff f8ed 	bl	8002a04 <HAL_GetTick>
 800382a:	4602      	mov	r2, r0
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	1ad3      	subs	r3, r2, r3
 8003830:	68ba      	ldr	r2, [r7, #8]
 8003832:	429a      	cmp	r2, r3
 8003834:	d302      	bcc.n	800383c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d11d      	bne.n	8003878 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	695b      	ldr	r3, [r3, #20]
 8003842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003846:	2b80      	cmp	r3, #128	@ 0x80
 8003848:	d016      	beq.n	8003878 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2220      	movs	r2, #32
 8003854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003864:	f043 0220 	orr.w	r2, r3, #32
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e007      	b.n	8003888 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003882:	2b80      	cmp	r3, #128	@ 0x80
 8003884:	d1c3      	bne.n	800380e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3710      	adds	r7, #16
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800389c:	e034      	b.n	8003908 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	f000 f83e 	bl	8003920 <I2C_IsAcknowledgeFailed>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e034      	b.n	8003918 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b4:	d028      	beq.n	8003908 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038b6:	f7ff f8a5 	bl	8002a04 <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	68ba      	ldr	r2, [r7, #8]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d302      	bcc.n	80038cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d11d      	bne.n	8003908 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	f003 0304 	and.w	r3, r3, #4
 80038d6:	2b04      	cmp	r3, #4
 80038d8:	d016      	beq.n	8003908 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2220      	movs	r2, #32
 80038e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f4:	f043 0220 	orr.w	r2, r3, #32
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e007      	b.n	8003918 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	f003 0304 	and.w	r3, r3, #4
 8003912:	2b04      	cmp	r3, #4
 8003914:	d1c3      	bne.n	800389e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	695b      	ldr	r3, [r3, #20]
 800392e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003932:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003936:	d11b      	bne.n	8003970 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003940:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2220      	movs	r2, #32
 800394c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395c:	f043 0204 	orr.w	r2, r3, #4
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e000      	b.n	8003972 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
	...

08003980 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e0cc      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003994:	4b68      	ldr	r3, [pc, #416]	@ (8003b38 <HAL_RCC_ClockConfig+0x1b8>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 030f 	and.w	r3, r3, #15
 800399c:	683a      	ldr	r2, [r7, #0]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d90c      	bls.n	80039bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039a2:	4b65      	ldr	r3, [pc, #404]	@ (8003b38 <HAL_RCC_ClockConfig+0x1b8>)
 80039a4:	683a      	ldr	r2, [r7, #0]
 80039a6:	b2d2      	uxtb	r2, r2
 80039a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039aa:	4b63      	ldr	r3, [pc, #396]	@ (8003b38 <HAL_RCC_ClockConfig+0x1b8>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 030f 	and.w	r3, r3, #15
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d001      	beq.n	80039bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e0b8      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d020      	beq.n	8003a0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d005      	beq.n	80039e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039d4:	4b59      	ldr	r3, [pc, #356]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	4a58      	ldr	r2, [pc, #352]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 80039da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80039de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0308 	and.w	r3, r3, #8
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d005      	beq.n	80039f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039ec:	4b53      	ldr	r3, [pc, #332]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	4a52      	ldr	r2, [pc, #328]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 80039f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80039f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039f8:	4b50      	ldr	r3, [pc, #320]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	494d      	ldr	r1, [pc, #308]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d044      	beq.n	8003aa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d107      	bne.n	8003a2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a1e:	4b47      	ldr	r3, [pc, #284]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d119      	bne.n	8003a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e07f      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d003      	beq.n	8003a3e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a3a:	2b03      	cmp	r3, #3
 8003a3c:	d107      	bne.n	8003a4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a3e:	4b3f      	ldr	r3, [pc, #252]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d109      	bne.n	8003a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e06f      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a4e:	4b3b      	ldr	r3, [pc, #236]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e067      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a5e:	4b37      	ldr	r3, [pc, #220]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f023 0203 	bic.w	r2, r3, #3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	4934      	ldr	r1, [pc, #208]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a70:	f7fe ffc8 	bl	8002a04 <HAL_GetTick>
 8003a74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a76:	e00a      	b.n	8003a8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a78:	f7fe ffc4 	bl	8002a04 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d901      	bls.n	8003a8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e04f      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a8e:	4b2b      	ldr	r3, [pc, #172]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	f003 020c 	and.w	r2, r3, #12
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d1eb      	bne.n	8003a78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003aa0:	4b25      	ldr	r3, [pc, #148]	@ (8003b38 <HAL_RCC_ClockConfig+0x1b8>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 030f 	and.w	r3, r3, #15
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d20c      	bcs.n	8003ac8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aae:	4b22      	ldr	r3, [pc, #136]	@ (8003b38 <HAL_RCC_ClockConfig+0x1b8>)
 8003ab0:	683a      	ldr	r2, [r7, #0]
 8003ab2:	b2d2      	uxtb	r2, r2
 8003ab4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ab6:	4b20      	ldr	r3, [pc, #128]	@ (8003b38 <HAL_RCC_ClockConfig+0x1b8>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 030f 	and.w	r3, r3, #15
 8003abe:	683a      	ldr	r2, [r7, #0]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d001      	beq.n	8003ac8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e032      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0304 	and.w	r3, r3, #4
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d008      	beq.n	8003ae6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ad4:	4b19      	ldr	r3, [pc, #100]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	4916      	ldr	r1, [pc, #88]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0308 	and.w	r3, r3, #8
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d009      	beq.n	8003b06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003af2:	4b12      	ldr	r3, [pc, #72]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	490e      	ldr	r1, [pc, #56]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b06:	f000 f855 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	091b      	lsrs	r3, r3, #4
 8003b12:	f003 030f 	and.w	r3, r3, #15
 8003b16:	490a      	ldr	r1, [pc, #40]	@ (8003b40 <HAL_RCC_ClockConfig+0x1c0>)
 8003b18:	5ccb      	ldrb	r3, [r1, r3]
 8003b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b1e:	4a09      	ldr	r2, [pc, #36]	@ (8003b44 <HAL_RCC_ClockConfig+0x1c4>)
 8003b20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003b22:	4b09      	ldr	r3, [pc, #36]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7fe ff28 	bl	800297c <HAL_InitTick>

  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3710      	adds	r7, #16
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	40023c00 	.word	0x40023c00
 8003b3c:	40023800 	.word	0x40023800
 8003b40:	08008280 	.word	0x08008280
 8003b44:	20000014 	.word	0x20000014
 8003b48:	20000018 	.word	0x20000018

08003b4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b50:	4b03      	ldr	r3, [pc, #12]	@ (8003b60 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b52:	681b      	ldr	r3, [r3, #0]
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	20000014 	.word	0x20000014

08003b64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b68:	f7ff fff0 	bl	8003b4c <HAL_RCC_GetHCLKFreq>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	4b05      	ldr	r3, [pc, #20]	@ (8003b84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	0a9b      	lsrs	r3, r3, #10
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	4903      	ldr	r1, [pc, #12]	@ (8003b88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b7a:	5ccb      	ldrb	r3, [r1, r3]
 8003b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	40023800 	.word	0x40023800
 8003b88:	08008290 	.word	0x08008290

08003b8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b90:	f7ff ffdc 	bl	8003b4c <HAL_RCC_GetHCLKFreq>
 8003b94:	4602      	mov	r2, r0
 8003b96:	4b05      	ldr	r3, [pc, #20]	@ (8003bac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	0b5b      	lsrs	r3, r3, #13
 8003b9c:	f003 0307 	and.w	r3, r3, #7
 8003ba0:	4903      	ldr	r1, [pc, #12]	@ (8003bb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ba2:	5ccb      	ldrb	r3, [r1, r3]
 8003ba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	40023800 	.word	0x40023800
 8003bb0:	08008290 	.word	0x08008290

08003bb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bb8:	b0ae      	sub	sp, #184	@ 0xb8
 8003bba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bda:	4bcb      	ldr	r3, [pc, #812]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f003 030c 	and.w	r3, r3, #12
 8003be2:	2b0c      	cmp	r3, #12
 8003be4:	f200 8206 	bhi.w	8003ff4 <HAL_RCC_GetSysClockFreq+0x440>
 8003be8:	a201      	add	r2, pc, #4	@ (adr r2, 8003bf0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bee:	bf00      	nop
 8003bf0:	08003c25 	.word	0x08003c25
 8003bf4:	08003ff5 	.word	0x08003ff5
 8003bf8:	08003ff5 	.word	0x08003ff5
 8003bfc:	08003ff5 	.word	0x08003ff5
 8003c00:	08003c2d 	.word	0x08003c2d
 8003c04:	08003ff5 	.word	0x08003ff5
 8003c08:	08003ff5 	.word	0x08003ff5
 8003c0c:	08003ff5 	.word	0x08003ff5
 8003c10:	08003c35 	.word	0x08003c35
 8003c14:	08003ff5 	.word	0x08003ff5
 8003c18:	08003ff5 	.word	0x08003ff5
 8003c1c:	08003ff5 	.word	0x08003ff5
 8003c20:	08003e25 	.word	0x08003e25
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c24:	4bb9      	ldr	r3, [pc, #740]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x358>)
 8003c26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c2a:	e1e7      	b.n	8003ffc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c2c:	4bb8      	ldr	r3, [pc, #736]	@ (8003f10 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003c2e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c32:	e1e3      	b.n	8003ffc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c34:	4bb4      	ldr	r3, [pc, #720]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c40:	4bb1      	ldr	r3, [pc, #708]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d071      	beq.n	8003d30 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c4c:	4bae      	ldr	r3, [pc, #696]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	099b      	lsrs	r3, r3, #6
 8003c52:	2200      	movs	r2, #0
 8003c54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c58:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003c5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c64:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003c68:	2300      	movs	r3, #0
 8003c6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003c6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003c72:	4622      	mov	r2, r4
 8003c74:	462b      	mov	r3, r5
 8003c76:	f04f 0000 	mov.w	r0, #0
 8003c7a:	f04f 0100 	mov.w	r1, #0
 8003c7e:	0159      	lsls	r1, r3, #5
 8003c80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c84:	0150      	lsls	r0, r2, #5
 8003c86:	4602      	mov	r2, r0
 8003c88:	460b      	mov	r3, r1
 8003c8a:	4621      	mov	r1, r4
 8003c8c:	1a51      	subs	r1, r2, r1
 8003c8e:	6439      	str	r1, [r7, #64]	@ 0x40
 8003c90:	4629      	mov	r1, r5
 8003c92:	eb63 0301 	sbc.w	r3, r3, r1
 8003c96:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c98:	f04f 0200 	mov.w	r2, #0
 8003c9c:	f04f 0300 	mov.w	r3, #0
 8003ca0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003ca4:	4649      	mov	r1, r9
 8003ca6:	018b      	lsls	r3, r1, #6
 8003ca8:	4641      	mov	r1, r8
 8003caa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cae:	4641      	mov	r1, r8
 8003cb0:	018a      	lsls	r2, r1, #6
 8003cb2:	4641      	mov	r1, r8
 8003cb4:	1a51      	subs	r1, r2, r1
 8003cb6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003cb8:	4649      	mov	r1, r9
 8003cba:	eb63 0301 	sbc.w	r3, r3, r1
 8003cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003cc0:	f04f 0200 	mov.w	r2, #0
 8003cc4:	f04f 0300 	mov.w	r3, #0
 8003cc8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003ccc:	4649      	mov	r1, r9
 8003cce:	00cb      	lsls	r3, r1, #3
 8003cd0:	4641      	mov	r1, r8
 8003cd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cd6:	4641      	mov	r1, r8
 8003cd8:	00ca      	lsls	r2, r1, #3
 8003cda:	4610      	mov	r0, r2
 8003cdc:	4619      	mov	r1, r3
 8003cde:	4603      	mov	r3, r0
 8003ce0:	4622      	mov	r2, r4
 8003ce2:	189b      	adds	r3, r3, r2
 8003ce4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ce6:	462b      	mov	r3, r5
 8003ce8:	460a      	mov	r2, r1
 8003cea:	eb42 0303 	adc.w	r3, r2, r3
 8003cee:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cf0:	f04f 0200 	mov.w	r2, #0
 8003cf4:	f04f 0300 	mov.w	r3, #0
 8003cf8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003cfc:	4629      	mov	r1, r5
 8003cfe:	024b      	lsls	r3, r1, #9
 8003d00:	4621      	mov	r1, r4
 8003d02:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d06:	4621      	mov	r1, r4
 8003d08:	024a      	lsls	r2, r1, #9
 8003d0a:	4610      	mov	r0, r2
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d12:	2200      	movs	r2, #0
 8003d14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d18:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003d1c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003d20:	f7fc ff2c 	bl	8000b7c <__aeabi_uldivmod>
 8003d24:	4602      	mov	r2, r0
 8003d26:	460b      	mov	r3, r1
 8003d28:	4613      	mov	r3, r2
 8003d2a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d2e:	e067      	b.n	8003e00 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d30:	4b75      	ldr	r3, [pc, #468]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	099b      	lsrs	r3, r3, #6
 8003d36:	2200      	movs	r2, #0
 8003d38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d3c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003d40:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d48:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d4e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003d52:	4622      	mov	r2, r4
 8003d54:	462b      	mov	r3, r5
 8003d56:	f04f 0000 	mov.w	r0, #0
 8003d5a:	f04f 0100 	mov.w	r1, #0
 8003d5e:	0159      	lsls	r1, r3, #5
 8003d60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d64:	0150      	lsls	r0, r2, #5
 8003d66:	4602      	mov	r2, r0
 8003d68:	460b      	mov	r3, r1
 8003d6a:	4621      	mov	r1, r4
 8003d6c:	1a51      	subs	r1, r2, r1
 8003d6e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003d70:	4629      	mov	r1, r5
 8003d72:	eb63 0301 	sbc.w	r3, r3, r1
 8003d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d78:	f04f 0200 	mov.w	r2, #0
 8003d7c:	f04f 0300 	mov.w	r3, #0
 8003d80:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003d84:	4649      	mov	r1, r9
 8003d86:	018b      	lsls	r3, r1, #6
 8003d88:	4641      	mov	r1, r8
 8003d8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d8e:	4641      	mov	r1, r8
 8003d90:	018a      	lsls	r2, r1, #6
 8003d92:	4641      	mov	r1, r8
 8003d94:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d98:	4649      	mov	r1, r9
 8003d9a:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d9e:	f04f 0200 	mov.w	r2, #0
 8003da2:	f04f 0300 	mov.w	r3, #0
 8003da6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003daa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003dae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003db2:	4692      	mov	sl, r2
 8003db4:	469b      	mov	fp, r3
 8003db6:	4623      	mov	r3, r4
 8003db8:	eb1a 0303 	adds.w	r3, sl, r3
 8003dbc:	623b      	str	r3, [r7, #32]
 8003dbe:	462b      	mov	r3, r5
 8003dc0:	eb4b 0303 	adc.w	r3, fp, r3
 8003dc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dc6:	f04f 0200 	mov.w	r2, #0
 8003dca:	f04f 0300 	mov.w	r3, #0
 8003dce:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003dd2:	4629      	mov	r1, r5
 8003dd4:	028b      	lsls	r3, r1, #10
 8003dd6:	4621      	mov	r1, r4
 8003dd8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ddc:	4621      	mov	r1, r4
 8003dde:	028a      	lsls	r2, r1, #10
 8003de0:	4610      	mov	r0, r2
 8003de2:	4619      	mov	r1, r3
 8003de4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003de8:	2200      	movs	r2, #0
 8003dea:	673b      	str	r3, [r7, #112]	@ 0x70
 8003dec:	677a      	str	r2, [r7, #116]	@ 0x74
 8003dee:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003df2:	f7fc fec3 	bl	8000b7c <__aeabi_uldivmod>
 8003df6:	4602      	mov	r2, r0
 8003df8:	460b      	mov	r3, r1
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e00:	4b41      	ldr	r3, [pc, #260]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	0c1b      	lsrs	r3, r3, #16
 8003e06:	f003 0303 	and.w	r3, r3, #3
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	005b      	lsls	r3, r3, #1
 8003e0e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003e12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e22:	e0eb      	b.n	8003ffc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e24:	4b38      	ldr	r3, [pc, #224]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e30:	4b35      	ldr	r3, [pc, #212]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d06b      	beq.n	8003f14 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e3c:	4b32      	ldr	r3, [pc, #200]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	099b      	lsrs	r3, r3, #6
 8003e42:	2200      	movs	r2, #0
 8003e44:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e46:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e48:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e50:	2300      	movs	r3, #0
 8003e52:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e54:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003e58:	4622      	mov	r2, r4
 8003e5a:	462b      	mov	r3, r5
 8003e5c:	f04f 0000 	mov.w	r0, #0
 8003e60:	f04f 0100 	mov.w	r1, #0
 8003e64:	0159      	lsls	r1, r3, #5
 8003e66:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e6a:	0150      	lsls	r0, r2, #5
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	460b      	mov	r3, r1
 8003e70:	4621      	mov	r1, r4
 8003e72:	1a51      	subs	r1, r2, r1
 8003e74:	61b9      	str	r1, [r7, #24]
 8003e76:	4629      	mov	r1, r5
 8003e78:	eb63 0301 	sbc.w	r3, r3, r1
 8003e7c:	61fb      	str	r3, [r7, #28]
 8003e7e:	f04f 0200 	mov.w	r2, #0
 8003e82:	f04f 0300 	mov.w	r3, #0
 8003e86:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003e8a:	4659      	mov	r1, fp
 8003e8c:	018b      	lsls	r3, r1, #6
 8003e8e:	4651      	mov	r1, sl
 8003e90:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e94:	4651      	mov	r1, sl
 8003e96:	018a      	lsls	r2, r1, #6
 8003e98:	4651      	mov	r1, sl
 8003e9a:	ebb2 0801 	subs.w	r8, r2, r1
 8003e9e:	4659      	mov	r1, fp
 8003ea0:	eb63 0901 	sbc.w	r9, r3, r1
 8003ea4:	f04f 0200 	mov.w	r2, #0
 8003ea8:	f04f 0300 	mov.w	r3, #0
 8003eac:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003eb0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003eb4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003eb8:	4690      	mov	r8, r2
 8003eba:	4699      	mov	r9, r3
 8003ebc:	4623      	mov	r3, r4
 8003ebe:	eb18 0303 	adds.w	r3, r8, r3
 8003ec2:	613b      	str	r3, [r7, #16]
 8003ec4:	462b      	mov	r3, r5
 8003ec6:	eb49 0303 	adc.w	r3, r9, r3
 8003eca:	617b      	str	r3, [r7, #20]
 8003ecc:	f04f 0200 	mov.w	r2, #0
 8003ed0:	f04f 0300 	mov.w	r3, #0
 8003ed4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003ed8:	4629      	mov	r1, r5
 8003eda:	024b      	lsls	r3, r1, #9
 8003edc:	4621      	mov	r1, r4
 8003ede:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ee2:	4621      	mov	r1, r4
 8003ee4:	024a      	lsls	r2, r1, #9
 8003ee6:	4610      	mov	r0, r2
 8003ee8:	4619      	mov	r1, r3
 8003eea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003eee:	2200      	movs	r2, #0
 8003ef0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ef2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003ef4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003ef8:	f7fc fe40 	bl	8000b7c <__aeabi_uldivmod>
 8003efc:	4602      	mov	r2, r0
 8003efe:	460b      	mov	r3, r1
 8003f00:	4613      	mov	r3, r2
 8003f02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f06:	e065      	b.n	8003fd4 <HAL_RCC_GetSysClockFreq+0x420>
 8003f08:	40023800 	.word	0x40023800
 8003f0c:	00f42400 	.word	0x00f42400
 8003f10:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f14:	4b3d      	ldr	r3, [pc, #244]	@ (800400c <HAL_RCC_GetSysClockFreq+0x458>)
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	099b      	lsrs	r3, r3, #6
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	4611      	mov	r1, r2
 8003f20:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f24:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f26:	2300      	movs	r3, #0
 8003f28:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f2a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003f2e:	4642      	mov	r2, r8
 8003f30:	464b      	mov	r3, r9
 8003f32:	f04f 0000 	mov.w	r0, #0
 8003f36:	f04f 0100 	mov.w	r1, #0
 8003f3a:	0159      	lsls	r1, r3, #5
 8003f3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f40:	0150      	lsls	r0, r2, #5
 8003f42:	4602      	mov	r2, r0
 8003f44:	460b      	mov	r3, r1
 8003f46:	4641      	mov	r1, r8
 8003f48:	1a51      	subs	r1, r2, r1
 8003f4a:	60b9      	str	r1, [r7, #8]
 8003f4c:	4649      	mov	r1, r9
 8003f4e:	eb63 0301 	sbc.w	r3, r3, r1
 8003f52:	60fb      	str	r3, [r7, #12]
 8003f54:	f04f 0200 	mov.w	r2, #0
 8003f58:	f04f 0300 	mov.w	r3, #0
 8003f5c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003f60:	4659      	mov	r1, fp
 8003f62:	018b      	lsls	r3, r1, #6
 8003f64:	4651      	mov	r1, sl
 8003f66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f6a:	4651      	mov	r1, sl
 8003f6c:	018a      	lsls	r2, r1, #6
 8003f6e:	4651      	mov	r1, sl
 8003f70:	1a54      	subs	r4, r2, r1
 8003f72:	4659      	mov	r1, fp
 8003f74:	eb63 0501 	sbc.w	r5, r3, r1
 8003f78:	f04f 0200 	mov.w	r2, #0
 8003f7c:	f04f 0300 	mov.w	r3, #0
 8003f80:	00eb      	lsls	r3, r5, #3
 8003f82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f86:	00e2      	lsls	r2, r4, #3
 8003f88:	4614      	mov	r4, r2
 8003f8a:	461d      	mov	r5, r3
 8003f8c:	4643      	mov	r3, r8
 8003f8e:	18e3      	adds	r3, r4, r3
 8003f90:	603b      	str	r3, [r7, #0]
 8003f92:	464b      	mov	r3, r9
 8003f94:	eb45 0303 	adc.w	r3, r5, r3
 8003f98:	607b      	str	r3, [r7, #4]
 8003f9a:	f04f 0200 	mov.w	r2, #0
 8003f9e:	f04f 0300 	mov.w	r3, #0
 8003fa2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fa6:	4629      	mov	r1, r5
 8003fa8:	028b      	lsls	r3, r1, #10
 8003faa:	4621      	mov	r1, r4
 8003fac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fb0:	4621      	mov	r1, r4
 8003fb2:	028a      	lsls	r2, r1, #10
 8003fb4:	4610      	mov	r0, r2
 8003fb6:	4619      	mov	r1, r3
 8003fb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fc0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003fc2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003fc6:	f7fc fdd9 	bl	8000b7c <__aeabi_uldivmod>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	460b      	mov	r3, r1
 8003fce:	4613      	mov	r3, r2
 8003fd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003fd4:	4b0d      	ldr	r3, [pc, #52]	@ (800400c <HAL_RCC_GetSysClockFreq+0x458>)
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	0f1b      	lsrs	r3, r3, #28
 8003fda:	f003 0307 	and.w	r3, r3, #7
 8003fde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003fe2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003fe6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ff2:	e003      	b.n	8003ffc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ff4:	4b06      	ldr	r3, [pc, #24]	@ (8004010 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003ff6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ffa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ffc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004000:	4618      	mov	r0, r3
 8004002:	37b8      	adds	r7, #184	@ 0xb8
 8004004:	46bd      	mov	sp, r7
 8004006:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800400a:	bf00      	nop
 800400c:	40023800 	.word	0x40023800
 8004010:	00f42400 	.word	0x00f42400

08004014 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b086      	sub	sp, #24
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e28d      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	f000 8083 	beq.w	800413a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004034:	4b94      	ldr	r3, [pc, #592]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	f003 030c 	and.w	r3, r3, #12
 800403c:	2b04      	cmp	r3, #4
 800403e:	d019      	beq.n	8004074 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004040:	4b91      	ldr	r3, [pc, #580]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f003 030c 	and.w	r3, r3, #12
        || \
 8004048:	2b08      	cmp	r3, #8
 800404a:	d106      	bne.n	800405a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800404c:	4b8e      	ldr	r3, [pc, #568]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004054:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004058:	d00c      	beq.n	8004074 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800405a:	4b8b      	ldr	r3, [pc, #556]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004062:	2b0c      	cmp	r3, #12
 8004064:	d112      	bne.n	800408c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004066:	4b88      	ldr	r3, [pc, #544]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800406e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004072:	d10b      	bne.n	800408c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004074:	4b84      	ldr	r3, [pc, #528]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d05b      	beq.n	8004138 <HAL_RCC_OscConfig+0x124>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d157      	bne.n	8004138 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e25a      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004094:	d106      	bne.n	80040a4 <HAL_RCC_OscConfig+0x90>
 8004096:	4b7c      	ldr	r3, [pc, #496]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a7b      	ldr	r2, [pc, #492]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 800409c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040a0:	6013      	str	r3, [r2, #0]
 80040a2:	e01d      	b.n	80040e0 <HAL_RCC_OscConfig+0xcc>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040ac:	d10c      	bne.n	80040c8 <HAL_RCC_OscConfig+0xb4>
 80040ae:	4b76      	ldr	r3, [pc, #472]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a75      	ldr	r2, [pc, #468]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 80040b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	4b73      	ldr	r3, [pc, #460]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a72      	ldr	r2, [pc, #456]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 80040c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040c4:	6013      	str	r3, [r2, #0]
 80040c6:	e00b      	b.n	80040e0 <HAL_RCC_OscConfig+0xcc>
 80040c8:	4b6f      	ldr	r3, [pc, #444]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a6e      	ldr	r2, [pc, #440]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 80040ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040d2:	6013      	str	r3, [r2, #0]
 80040d4:	4b6c      	ldr	r3, [pc, #432]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a6b      	ldr	r2, [pc, #428]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 80040da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d013      	beq.n	8004110 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e8:	f7fe fc8c 	bl	8002a04 <HAL_GetTick>
 80040ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040f0:	f7fe fc88 	bl	8002a04 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b64      	cmp	r3, #100	@ 0x64
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e21f      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004102:	4b61      	ldr	r3, [pc, #388]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d0f0      	beq.n	80040f0 <HAL_RCC_OscConfig+0xdc>
 800410e:	e014      	b.n	800413a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004110:	f7fe fc78 	bl	8002a04 <HAL_GetTick>
 8004114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004116:	e008      	b.n	800412a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004118:	f7fe fc74 	bl	8002a04 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b64      	cmp	r3, #100	@ 0x64
 8004124:	d901      	bls.n	800412a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e20b      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800412a:	4b57      	ldr	r3, [pc, #348]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1f0      	bne.n	8004118 <HAL_RCC_OscConfig+0x104>
 8004136:	e000      	b.n	800413a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004138:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0302 	and.w	r3, r3, #2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d06f      	beq.n	8004226 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004146:	4b50      	ldr	r3, [pc, #320]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f003 030c 	and.w	r3, r3, #12
 800414e:	2b00      	cmp	r3, #0
 8004150:	d017      	beq.n	8004182 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004152:	4b4d      	ldr	r3, [pc, #308]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f003 030c 	and.w	r3, r3, #12
        || \
 800415a:	2b08      	cmp	r3, #8
 800415c:	d105      	bne.n	800416a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800415e:	4b4a      	ldr	r3, [pc, #296]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d00b      	beq.n	8004182 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800416a:	4b47      	ldr	r3, [pc, #284]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004172:	2b0c      	cmp	r3, #12
 8004174:	d11c      	bne.n	80041b0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004176:	4b44      	ldr	r3, [pc, #272]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800417e:	2b00      	cmp	r3, #0
 8004180:	d116      	bne.n	80041b0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004182:	4b41      	ldr	r3, [pc, #260]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	d005      	beq.n	800419a <HAL_RCC_OscConfig+0x186>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d001      	beq.n	800419a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e1d3      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800419a:	4b3b      	ldr	r3, [pc, #236]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	00db      	lsls	r3, r3, #3
 80041a8:	4937      	ldr	r1, [pc, #220]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ae:	e03a      	b.n	8004226 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d020      	beq.n	80041fa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041b8:	4b34      	ldr	r3, [pc, #208]	@ (800428c <HAL_RCC_OscConfig+0x278>)
 80041ba:	2201      	movs	r2, #1
 80041bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041be:	f7fe fc21 	bl	8002a04 <HAL_GetTick>
 80041c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041c4:	e008      	b.n	80041d8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041c6:	f7fe fc1d 	bl	8002a04 <HAL_GetTick>
 80041ca:	4602      	mov	r2, r0
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d901      	bls.n	80041d8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e1b4      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041d8:	4b2b      	ldr	r3, [pc, #172]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0f0      	beq.n	80041c6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041e4:	4b28      	ldr	r3, [pc, #160]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	691b      	ldr	r3, [r3, #16]
 80041f0:	00db      	lsls	r3, r3, #3
 80041f2:	4925      	ldr	r1, [pc, #148]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	600b      	str	r3, [r1, #0]
 80041f8:	e015      	b.n	8004226 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041fa:	4b24      	ldr	r3, [pc, #144]	@ (800428c <HAL_RCC_OscConfig+0x278>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004200:	f7fe fc00 	bl	8002a04 <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004206:	e008      	b.n	800421a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004208:	f7fe fbfc 	bl	8002a04 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b02      	cmp	r3, #2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e193      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800421a:	4b1b      	ldr	r3, [pc, #108]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1f0      	bne.n	8004208 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0308 	and.w	r3, r3, #8
 800422e:	2b00      	cmp	r3, #0
 8004230:	d036      	beq.n	80042a0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d016      	beq.n	8004268 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800423a:	4b15      	ldr	r3, [pc, #84]	@ (8004290 <HAL_RCC_OscConfig+0x27c>)
 800423c:	2201      	movs	r2, #1
 800423e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004240:	f7fe fbe0 	bl	8002a04 <HAL_GetTick>
 8004244:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004246:	e008      	b.n	800425a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004248:	f7fe fbdc 	bl	8002a04 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	2b02      	cmp	r3, #2
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e173      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800425a:	4b0b      	ldr	r3, [pc, #44]	@ (8004288 <HAL_RCC_OscConfig+0x274>)
 800425c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d0f0      	beq.n	8004248 <HAL_RCC_OscConfig+0x234>
 8004266:	e01b      	b.n	80042a0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004268:	4b09      	ldr	r3, [pc, #36]	@ (8004290 <HAL_RCC_OscConfig+0x27c>)
 800426a:	2200      	movs	r2, #0
 800426c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800426e:	f7fe fbc9 	bl	8002a04 <HAL_GetTick>
 8004272:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004274:	e00e      	b.n	8004294 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004276:	f7fe fbc5 	bl	8002a04 <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	2b02      	cmp	r3, #2
 8004282:	d907      	bls.n	8004294 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e15c      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
 8004288:	40023800 	.word	0x40023800
 800428c:	42470000 	.word	0x42470000
 8004290:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004294:	4b8a      	ldr	r3, [pc, #552]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 8004296:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d1ea      	bne.n	8004276 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0304 	and.w	r3, r3, #4
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f000 8097 	beq.w	80043dc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042ae:	2300      	movs	r3, #0
 80042b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042b2:	4b83      	ldr	r3, [pc, #524]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 80042b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10f      	bne.n	80042de <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042be:	2300      	movs	r3, #0
 80042c0:	60bb      	str	r3, [r7, #8]
 80042c2:	4b7f      	ldr	r3, [pc, #508]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 80042c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c6:	4a7e      	ldr	r2, [pc, #504]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 80042c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80042ce:	4b7c      	ldr	r3, [pc, #496]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 80042d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042d6:	60bb      	str	r3, [r7, #8]
 80042d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042da:	2301      	movs	r3, #1
 80042dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042de:	4b79      	ldr	r3, [pc, #484]	@ (80044c4 <HAL_RCC_OscConfig+0x4b0>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d118      	bne.n	800431c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042ea:	4b76      	ldr	r3, [pc, #472]	@ (80044c4 <HAL_RCC_OscConfig+0x4b0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a75      	ldr	r2, [pc, #468]	@ (80044c4 <HAL_RCC_OscConfig+0x4b0>)
 80042f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042f6:	f7fe fb85 	bl	8002a04 <HAL_GetTick>
 80042fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042fc:	e008      	b.n	8004310 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042fe:	f7fe fb81 	bl	8002a04 <HAL_GetTick>
 8004302:	4602      	mov	r2, r0
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	2b02      	cmp	r3, #2
 800430a:	d901      	bls.n	8004310 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e118      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004310:	4b6c      	ldr	r3, [pc, #432]	@ (80044c4 <HAL_RCC_OscConfig+0x4b0>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004318:	2b00      	cmp	r3, #0
 800431a:	d0f0      	beq.n	80042fe <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	2b01      	cmp	r3, #1
 8004322:	d106      	bne.n	8004332 <HAL_RCC_OscConfig+0x31e>
 8004324:	4b66      	ldr	r3, [pc, #408]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 8004326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004328:	4a65      	ldr	r2, [pc, #404]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 800432a:	f043 0301 	orr.w	r3, r3, #1
 800432e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004330:	e01c      	b.n	800436c <HAL_RCC_OscConfig+0x358>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	2b05      	cmp	r3, #5
 8004338:	d10c      	bne.n	8004354 <HAL_RCC_OscConfig+0x340>
 800433a:	4b61      	ldr	r3, [pc, #388]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 800433c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800433e:	4a60      	ldr	r2, [pc, #384]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 8004340:	f043 0304 	orr.w	r3, r3, #4
 8004344:	6713      	str	r3, [r2, #112]	@ 0x70
 8004346:	4b5e      	ldr	r3, [pc, #376]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 8004348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800434a:	4a5d      	ldr	r2, [pc, #372]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 800434c:	f043 0301 	orr.w	r3, r3, #1
 8004350:	6713      	str	r3, [r2, #112]	@ 0x70
 8004352:	e00b      	b.n	800436c <HAL_RCC_OscConfig+0x358>
 8004354:	4b5a      	ldr	r3, [pc, #360]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 8004356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004358:	4a59      	ldr	r2, [pc, #356]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 800435a:	f023 0301 	bic.w	r3, r3, #1
 800435e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004360:	4b57      	ldr	r3, [pc, #348]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 8004362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004364:	4a56      	ldr	r2, [pc, #344]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 8004366:	f023 0304 	bic.w	r3, r3, #4
 800436a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d015      	beq.n	80043a0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004374:	f7fe fb46 	bl	8002a04 <HAL_GetTick>
 8004378:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800437a:	e00a      	b.n	8004392 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800437c:	f7fe fb42 	bl	8002a04 <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	f241 3288 	movw	r2, #5000	@ 0x1388
 800438a:	4293      	cmp	r3, r2
 800438c:	d901      	bls.n	8004392 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e0d7      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004392:	4b4b      	ldr	r3, [pc, #300]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 8004394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004396:	f003 0302 	and.w	r3, r3, #2
 800439a:	2b00      	cmp	r3, #0
 800439c:	d0ee      	beq.n	800437c <HAL_RCC_OscConfig+0x368>
 800439e:	e014      	b.n	80043ca <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043a0:	f7fe fb30 	bl	8002a04 <HAL_GetTick>
 80043a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043a6:	e00a      	b.n	80043be <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043a8:	f7fe fb2c 	bl	8002a04 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e0c1      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043be:	4b40      	ldr	r3, [pc, #256]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 80043c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d1ee      	bne.n	80043a8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80043ca:	7dfb      	ldrb	r3, [r7, #23]
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d105      	bne.n	80043dc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043d0:	4b3b      	ldr	r3, [pc, #236]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 80043d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d4:	4a3a      	ldr	r2, [pc, #232]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 80043d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f000 80ad 	beq.w	8004540 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043e6:	4b36      	ldr	r3, [pc, #216]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 030c 	and.w	r3, r3, #12
 80043ee:	2b08      	cmp	r3, #8
 80043f0:	d060      	beq.n	80044b4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d145      	bne.n	8004486 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043fa:	4b33      	ldr	r3, [pc, #204]	@ (80044c8 <HAL_RCC_OscConfig+0x4b4>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004400:	f7fe fb00 	bl	8002a04 <HAL_GetTick>
 8004404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004406:	e008      	b.n	800441a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004408:	f7fe fafc 	bl	8002a04 <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	2b02      	cmp	r3, #2
 8004414:	d901      	bls.n	800441a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e093      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800441a:	4b29      	ldr	r3, [pc, #164]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1f0      	bne.n	8004408 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	69da      	ldr	r2, [r3, #28]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a1b      	ldr	r3, [r3, #32]
 800442e:	431a      	orrs	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004434:	019b      	lsls	r3, r3, #6
 8004436:	431a      	orrs	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800443c:	085b      	lsrs	r3, r3, #1
 800443e:	3b01      	subs	r3, #1
 8004440:	041b      	lsls	r3, r3, #16
 8004442:	431a      	orrs	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004448:	061b      	lsls	r3, r3, #24
 800444a:	431a      	orrs	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004450:	071b      	lsls	r3, r3, #28
 8004452:	491b      	ldr	r1, [pc, #108]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 8004454:	4313      	orrs	r3, r2
 8004456:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004458:	4b1b      	ldr	r3, [pc, #108]	@ (80044c8 <HAL_RCC_OscConfig+0x4b4>)
 800445a:	2201      	movs	r2, #1
 800445c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800445e:	f7fe fad1 	bl	8002a04 <HAL_GetTick>
 8004462:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004464:	e008      	b.n	8004478 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004466:	f7fe facd 	bl	8002a04 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	2b02      	cmp	r3, #2
 8004472:	d901      	bls.n	8004478 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e064      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004478:	4b11      	ldr	r3, [pc, #68]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d0f0      	beq.n	8004466 <HAL_RCC_OscConfig+0x452>
 8004484:	e05c      	b.n	8004540 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004486:	4b10      	ldr	r3, [pc, #64]	@ (80044c8 <HAL_RCC_OscConfig+0x4b4>)
 8004488:	2200      	movs	r2, #0
 800448a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800448c:	f7fe faba 	bl	8002a04 <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004492:	e008      	b.n	80044a6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004494:	f7fe fab6 	bl	8002a04 <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e04d      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044a6:	4b06      	ldr	r3, [pc, #24]	@ (80044c0 <HAL_RCC_OscConfig+0x4ac>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1f0      	bne.n	8004494 <HAL_RCC_OscConfig+0x480>
 80044b2:	e045      	b.n	8004540 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d107      	bne.n	80044cc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e040      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
 80044c0:	40023800 	.word	0x40023800
 80044c4:	40007000 	.word	0x40007000
 80044c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044cc:	4b1f      	ldr	r3, [pc, #124]	@ (800454c <HAL_RCC_OscConfig+0x538>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	699b      	ldr	r3, [r3, #24]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d030      	beq.n	800453c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d129      	bne.n	800453c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d122      	bne.n	800453c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044fc:	4013      	ands	r3, r2
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004502:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004504:	4293      	cmp	r3, r2
 8004506:	d119      	bne.n	800453c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004512:	085b      	lsrs	r3, r3, #1
 8004514:	3b01      	subs	r3, #1
 8004516:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004518:	429a      	cmp	r2, r3
 800451a:	d10f      	bne.n	800453c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004526:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004528:	429a      	cmp	r2, r3
 800452a:	d107      	bne.n	800453c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004536:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004538:	429a      	cmp	r2, r3
 800453a:	d001      	beq.n	8004540 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e000      	b.n	8004542 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3718      	adds	r7, #24
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	40023800 	.word	0x40023800

08004550 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b082      	sub	sp, #8
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d101      	bne.n	8004562 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e07b      	b.n	800465a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004566:	2b00      	cmp	r3, #0
 8004568:	d108      	bne.n	800457c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004572:	d009      	beq.n	8004588 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	61da      	str	r2, [r3, #28]
 800457a:	e005      	b.n	8004588 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d106      	bne.n	80045a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7fd fb66 	bl	8001c74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2202      	movs	r2, #2
 80045ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045be:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80045d0:	431a      	orrs	r2, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045da:	431a      	orrs	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	691b      	ldr	r3, [r3, #16]
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	431a      	orrs	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	431a      	orrs	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045f8:	431a      	orrs	r2, r3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004602:	431a      	orrs	r2, r3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a1b      	ldr	r3, [r3, #32]
 8004608:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800460c:	ea42 0103 	orr.w	r1, r2, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004614:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	430a      	orrs	r2, r1
 800461e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	0c1b      	lsrs	r3, r3, #16
 8004626:	f003 0104 	and.w	r1, r3, #4
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462e:	f003 0210 	and.w	r2, r3, #16
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	69da      	ldr	r2, [r3, #28]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004648:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3708      	adds	r7, #8
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}

08004662 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004662:	b580      	push	{r7, lr}
 8004664:	b088      	sub	sp, #32
 8004666:	af00      	add	r7, sp, #0
 8004668:	60f8      	str	r0, [r7, #12]
 800466a:	60b9      	str	r1, [r7, #8]
 800466c:	603b      	str	r3, [r7, #0]
 800466e:	4613      	mov	r3, r2
 8004670:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004672:	f7fe f9c7 	bl	8002a04 <HAL_GetTick>
 8004676:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004678:	88fb      	ldrh	r3, [r7, #6]
 800467a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004682:	b2db      	uxtb	r3, r3
 8004684:	2b01      	cmp	r3, #1
 8004686:	d001      	beq.n	800468c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004688:	2302      	movs	r3, #2
 800468a:	e12a      	b.n	80048e2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d002      	beq.n	8004698 <HAL_SPI_Transmit+0x36>
 8004692:	88fb      	ldrh	r3, [r7, #6]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d101      	bne.n	800469c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e122      	b.n	80048e2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d101      	bne.n	80046aa <HAL_SPI_Transmit+0x48>
 80046a6:	2302      	movs	r3, #2
 80046a8:	e11b      	b.n	80048e2 <HAL_SPI_Transmit+0x280>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2201      	movs	r2, #1
 80046ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2203      	movs	r2, #3
 80046b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	68ba      	ldr	r2, [r7, #8]
 80046c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	88fa      	ldrh	r2, [r7, #6]
 80046ca:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	88fa      	ldrh	r2, [r7, #6]
 80046d0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2200      	movs	r2, #0
 80046d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2200      	movs	r2, #0
 80046dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2200      	movs	r2, #0
 80046e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046f8:	d10f      	bne.n	800471a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004708:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004718:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004724:	2b40      	cmp	r3, #64	@ 0x40
 8004726:	d007      	beq.n	8004738 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004736:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004740:	d152      	bne.n	80047e8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d002      	beq.n	8004750 <HAL_SPI_Transmit+0xee>
 800474a:	8b7b      	ldrh	r3, [r7, #26]
 800474c:	2b01      	cmp	r3, #1
 800474e:	d145      	bne.n	80047dc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004754:	881a      	ldrh	r2, [r3, #0]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004760:	1c9a      	adds	r2, r3, #2
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800476a:	b29b      	uxth	r3, r3
 800476c:	3b01      	subs	r3, #1
 800476e:	b29a      	uxth	r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004774:	e032      	b.n	80047dc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f003 0302 	and.w	r3, r3, #2
 8004780:	2b02      	cmp	r3, #2
 8004782:	d112      	bne.n	80047aa <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004788:	881a      	ldrh	r2, [r3, #0]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004794:	1c9a      	adds	r2, r3, #2
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800479e:	b29b      	uxth	r3, r3
 80047a0:	3b01      	subs	r3, #1
 80047a2:	b29a      	uxth	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80047a8:	e018      	b.n	80047dc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047aa:	f7fe f92b 	bl	8002a04 <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	683a      	ldr	r2, [r7, #0]
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d803      	bhi.n	80047c2 <HAL_SPI_Transmit+0x160>
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c0:	d102      	bne.n	80047c8 <HAL_SPI_Transmit+0x166>
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d109      	bne.n	80047dc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e082      	b.n	80048e2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d1c7      	bne.n	8004776 <HAL_SPI_Transmit+0x114>
 80047e6:	e053      	b.n	8004890 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d002      	beq.n	80047f6 <HAL_SPI_Transmit+0x194>
 80047f0:	8b7b      	ldrh	r3, [r7, #26]
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d147      	bne.n	8004886 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	330c      	adds	r3, #12
 8004800:	7812      	ldrb	r2, [r2, #0]
 8004802:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004808:	1c5a      	adds	r2, r3, #1
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004812:	b29b      	uxth	r3, r3
 8004814:	3b01      	subs	r3, #1
 8004816:	b29a      	uxth	r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800481c:	e033      	b.n	8004886 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f003 0302 	and.w	r3, r3, #2
 8004828:	2b02      	cmp	r3, #2
 800482a:	d113      	bne.n	8004854 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	330c      	adds	r3, #12
 8004836:	7812      	ldrb	r2, [r2, #0]
 8004838:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800483e:	1c5a      	adds	r2, r3, #1
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004848:	b29b      	uxth	r3, r3
 800484a:	3b01      	subs	r3, #1
 800484c:	b29a      	uxth	r2, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004852:	e018      	b.n	8004886 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004854:	f7fe f8d6 	bl	8002a04 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	69fb      	ldr	r3, [r7, #28]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	683a      	ldr	r2, [r7, #0]
 8004860:	429a      	cmp	r2, r3
 8004862:	d803      	bhi.n	800486c <HAL_SPI_Transmit+0x20a>
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800486a:	d102      	bne.n	8004872 <HAL_SPI_Transmit+0x210>
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d109      	bne.n	8004886 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e02d      	b.n	80048e2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800488a:	b29b      	uxth	r3, r3
 800488c:	2b00      	cmp	r3, #0
 800488e:	d1c6      	bne.n	800481e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004890:	69fa      	ldr	r2, [r7, #28]
 8004892:	6839      	ldr	r1, [r7, #0]
 8004894:	68f8      	ldr	r0, [r7, #12]
 8004896:	f000 f8b1 	bl	80049fc <SPI_EndRxTxTransaction>
 800489a:	4603      	mov	r3, r0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d002      	beq.n	80048a6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2220      	movs	r2, #32
 80048a4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d10a      	bne.n	80048c4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048ae:	2300      	movs	r3, #0
 80048b0:	617b      	str	r3, [r7, #20]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	617b      	str	r3, [r7, #20]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	617b      	str	r3, [r7, #20]
 80048c2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d001      	beq.n	80048e0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e000      	b.n	80048e2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80048e0:	2300      	movs	r3, #0
  }
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3720      	adds	r7, #32
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
	...

080048ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b088      	sub	sp, #32
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	603b      	str	r3, [r7, #0]
 80048f8:	4613      	mov	r3, r2
 80048fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80048fc:	f7fe f882 	bl	8002a04 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004904:	1a9b      	subs	r3, r3, r2
 8004906:	683a      	ldr	r2, [r7, #0]
 8004908:	4413      	add	r3, r2
 800490a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800490c:	f7fe f87a 	bl	8002a04 <HAL_GetTick>
 8004910:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004912:	4b39      	ldr	r3, [pc, #228]	@ (80049f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	015b      	lsls	r3, r3, #5
 8004918:	0d1b      	lsrs	r3, r3, #20
 800491a:	69fa      	ldr	r2, [r7, #28]
 800491c:	fb02 f303 	mul.w	r3, r2, r3
 8004920:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004922:	e054      	b.n	80049ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800492a:	d050      	beq.n	80049ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800492c:	f7fe f86a 	bl	8002a04 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	69fa      	ldr	r2, [r7, #28]
 8004938:	429a      	cmp	r2, r3
 800493a:	d902      	bls.n	8004942 <SPI_WaitFlagStateUntilTimeout+0x56>
 800493c:	69fb      	ldr	r3, [r7, #28]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d13d      	bne.n	80049be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	685a      	ldr	r2, [r3, #4]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004950:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800495a:	d111      	bne.n	8004980 <SPI_WaitFlagStateUntilTimeout+0x94>
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004964:	d004      	beq.n	8004970 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800496e:	d107      	bne.n	8004980 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800497e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004984:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004988:	d10f      	bne.n	80049aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004998:	601a      	str	r2, [r3, #0]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2201      	movs	r2, #1
 80049ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e017      	b.n	80049ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d101      	bne.n	80049c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	3b01      	subs	r3, #1
 80049cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	689a      	ldr	r2, [r3, #8]
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	4013      	ands	r3, r2
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	429a      	cmp	r2, r3
 80049dc:	bf0c      	ite	eq
 80049de:	2301      	moveq	r3, #1
 80049e0:	2300      	movne	r3, #0
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	461a      	mov	r2, r3
 80049e6:	79fb      	ldrb	r3, [r7, #7]
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d19b      	bne.n	8004924 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3720      	adds	r7, #32
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	20000014 	.word	0x20000014

080049fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b088      	sub	sp, #32
 8004a00:	af02      	add	r7, sp, #8
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	9300      	str	r3, [sp, #0]
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	2102      	movs	r1, #2
 8004a12:	68f8      	ldr	r0, [r7, #12]
 8004a14:	f7ff ff6a 	bl	80048ec <SPI_WaitFlagStateUntilTimeout>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d007      	beq.n	8004a2e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a22:	f043 0220 	orr.w	r2, r3, #32
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	e032      	b.n	8004a94 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004a2e:	4b1b      	ldr	r3, [pc, #108]	@ (8004a9c <SPI_EndRxTxTransaction+0xa0>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a1b      	ldr	r2, [pc, #108]	@ (8004aa0 <SPI_EndRxTxTransaction+0xa4>)
 8004a34:	fba2 2303 	umull	r2, r3, r2, r3
 8004a38:	0d5b      	lsrs	r3, r3, #21
 8004a3a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004a3e:	fb02 f303 	mul.w	r3, r2, r3
 8004a42:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a4c:	d112      	bne.n	8004a74 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	9300      	str	r3, [sp, #0]
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	2200      	movs	r2, #0
 8004a56:	2180      	movs	r1, #128	@ 0x80
 8004a58:	68f8      	ldr	r0, [r7, #12]
 8004a5a:	f7ff ff47 	bl	80048ec <SPI_WaitFlagStateUntilTimeout>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d016      	beq.n	8004a92 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a68:	f043 0220 	orr.w	r2, r3, #32
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004a70:	2303      	movs	r3, #3
 8004a72:	e00f      	b.n	8004a94 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d00a      	beq.n	8004a90 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a8a:	2b80      	cmp	r3, #128	@ 0x80
 8004a8c:	d0f2      	beq.n	8004a74 <SPI_EndRxTxTransaction+0x78>
 8004a8e:	e000      	b.n	8004a92 <SPI_EndRxTxTransaction+0x96>
        break;
 8004a90:	bf00      	nop
  }

  return HAL_OK;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3718      	adds	r7, #24
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	20000014 	.word	0x20000014
 8004aa0:	165e9f81 	.word	0x165e9f81

08004aa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d101      	bne.n	8004ab6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e041      	b.n	8004b3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d106      	bne.n	8004ad0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7fd fbea 	bl	80022a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	3304      	adds	r3, #4
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	4610      	mov	r0, r2
 8004ae4:	f000 fd00 	bl	80054e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3708      	adds	r7, #8
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
	...

08004b44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b085      	sub	sp, #20
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d001      	beq.n	8004b5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e04e      	b.n	8004bfa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2202      	movs	r2, #2
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68da      	ldr	r2, [r3, #12]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f042 0201 	orr.w	r2, r2, #1
 8004b72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a23      	ldr	r2, [pc, #140]	@ (8004c08 <HAL_TIM_Base_Start_IT+0xc4>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d022      	beq.n	8004bc4 <HAL_TIM_Base_Start_IT+0x80>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b86:	d01d      	beq.n	8004bc4 <HAL_TIM_Base_Start_IT+0x80>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a1f      	ldr	r2, [pc, #124]	@ (8004c0c <HAL_TIM_Base_Start_IT+0xc8>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d018      	beq.n	8004bc4 <HAL_TIM_Base_Start_IT+0x80>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a1e      	ldr	r2, [pc, #120]	@ (8004c10 <HAL_TIM_Base_Start_IT+0xcc>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d013      	beq.n	8004bc4 <HAL_TIM_Base_Start_IT+0x80>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a1c      	ldr	r2, [pc, #112]	@ (8004c14 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d00e      	beq.n	8004bc4 <HAL_TIM_Base_Start_IT+0x80>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a1b      	ldr	r2, [pc, #108]	@ (8004c18 <HAL_TIM_Base_Start_IT+0xd4>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d009      	beq.n	8004bc4 <HAL_TIM_Base_Start_IT+0x80>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a19      	ldr	r2, [pc, #100]	@ (8004c1c <HAL_TIM_Base_Start_IT+0xd8>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d004      	beq.n	8004bc4 <HAL_TIM_Base_Start_IT+0x80>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a18      	ldr	r2, [pc, #96]	@ (8004c20 <HAL_TIM_Base_Start_IT+0xdc>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d111      	bne.n	8004be8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	f003 0307 	and.w	r3, r3, #7
 8004bce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2b06      	cmp	r3, #6
 8004bd4:	d010      	beq.n	8004bf8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f042 0201 	orr.w	r2, r2, #1
 8004be4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004be6:	e007      	b.n	8004bf8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f042 0201 	orr.w	r2, r2, #1
 8004bf6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3714      	adds	r7, #20
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	40010000 	.word	0x40010000
 8004c0c:	40000400 	.word	0x40000400
 8004c10:	40000800 	.word	0x40000800
 8004c14:	40000c00 	.word	0x40000c00
 8004c18:	40010400 	.word	0x40010400
 8004c1c:	40014000 	.word	0x40014000
 8004c20:	40001800 	.word	0x40001800

08004c24 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68da      	ldr	r2, [r3, #12]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f022 0201 	bic.w	r2, r2, #1
 8004c3a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	6a1a      	ldr	r2, [r3, #32]
 8004c42:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004c46:	4013      	ands	r3, r2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d10f      	bne.n	8004c6c <HAL_TIM_Base_Stop_IT+0x48>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6a1a      	ldr	r2, [r3, #32]
 8004c52:	f240 4344 	movw	r3, #1092	@ 0x444
 8004c56:	4013      	ands	r3, r2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d107      	bne.n	8004c6c <HAL_TIM_Base_Stop_IT+0x48>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f022 0201 	bic.w	r2, r2, #1
 8004c6a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr

08004c82 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c82:	b580      	push	{r7, lr}
 8004c84:	b082      	sub	sp, #8
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d101      	bne.n	8004c94 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e041      	b.n	8004d18 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d106      	bne.n	8004cae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f000 f839 	bl	8004d20 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2202      	movs	r2, #2
 8004cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	3304      	adds	r3, #4
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	4610      	mov	r0, r2
 8004cc2:	f000 fc11 	bl	80054e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2201      	movs	r2, #1
 8004d0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2201      	movs	r2, #1
 8004d12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3708      	adds	r7, #8
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d28:	bf00      	nop
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d109      	bne.n	8004d58 <HAL_TIM_PWM_Start+0x24>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	bf14      	ite	ne
 8004d50:	2301      	movne	r3, #1
 8004d52:	2300      	moveq	r3, #0
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	e022      	b.n	8004d9e <HAL_TIM_PWM_Start+0x6a>
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	2b04      	cmp	r3, #4
 8004d5c:	d109      	bne.n	8004d72 <HAL_TIM_PWM_Start+0x3e>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	bf14      	ite	ne
 8004d6a:	2301      	movne	r3, #1
 8004d6c:	2300      	moveq	r3, #0
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	e015      	b.n	8004d9e <HAL_TIM_PWM_Start+0x6a>
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	2b08      	cmp	r3, #8
 8004d76:	d109      	bne.n	8004d8c <HAL_TIM_PWM_Start+0x58>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d7e:	b2db      	uxtb	r3, r3
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	bf14      	ite	ne
 8004d84:	2301      	movne	r3, #1
 8004d86:	2300      	moveq	r3, #0
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	e008      	b.n	8004d9e <HAL_TIM_PWM_Start+0x6a>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	bf14      	ite	ne
 8004d98:	2301      	movne	r3, #1
 8004d9a:	2300      	moveq	r3, #0
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d001      	beq.n	8004da6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e07c      	b.n	8004ea0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d104      	bne.n	8004db6 <HAL_TIM_PWM_Start+0x82>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2202      	movs	r2, #2
 8004db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004db4:	e013      	b.n	8004dde <HAL_TIM_PWM_Start+0xaa>
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	2b04      	cmp	r3, #4
 8004dba:	d104      	bne.n	8004dc6 <HAL_TIM_PWM_Start+0x92>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2202      	movs	r2, #2
 8004dc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004dc4:	e00b      	b.n	8004dde <HAL_TIM_PWM_Start+0xaa>
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	2b08      	cmp	r3, #8
 8004dca:	d104      	bne.n	8004dd6 <HAL_TIM_PWM_Start+0xa2>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2202      	movs	r2, #2
 8004dd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dd4:	e003      	b.n	8004dde <HAL_TIM_PWM_Start+0xaa>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2202      	movs	r2, #2
 8004dda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2201      	movs	r2, #1
 8004de4:	6839      	ldr	r1, [r7, #0]
 8004de6:	4618      	mov	r0, r3
 8004de8:	f000 fe74 	bl	8005ad4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a2d      	ldr	r2, [pc, #180]	@ (8004ea8 <HAL_TIM_PWM_Start+0x174>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d004      	beq.n	8004e00 <HAL_TIM_PWM_Start+0xcc>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a2c      	ldr	r2, [pc, #176]	@ (8004eac <HAL_TIM_PWM_Start+0x178>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d101      	bne.n	8004e04 <HAL_TIM_PWM_Start+0xd0>
 8004e00:	2301      	movs	r3, #1
 8004e02:	e000      	b.n	8004e06 <HAL_TIM_PWM_Start+0xd2>
 8004e04:	2300      	movs	r3, #0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d007      	beq.n	8004e1a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e18:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a22      	ldr	r2, [pc, #136]	@ (8004ea8 <HAL_TIM_PWM_Start+0x174>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d022      	beq.n	8004e6a <HAL_TIM_PWM_Start+0x136>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e2c:	d01d      	beq.n	8004e6a <HAL_TIM_PWM_Start+0x136>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a1f      	ldr	r2, [pc, #124]	@ (8004eb0 <HAL_TIM_PWM_Start+0x17c>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d018      	beq.n	8004e6a <HAL_TIM_PWM_Start+0x136>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a1d      	ldr	r2, [pc, #116]	@ (8004eb4 <HAL_TIM_PWM_Start+0x180>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d013      	beq.n	8004e6a <HAL_TIM_PWM_Start+0x136>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a1c      	ldr	r2, [pc, #112]	@ (8004eb8 <HAL_TIM_PWM_Start+0x184>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d00e      	beq.n	8004e6a <HAL_TIM_PWM_Start+0x136>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a16      	ldr	r2, [pc, #88]	@ (8004eac <HAL_TIM_PWM_Start+0x178>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d009      	beq.n	8004e6a <HAL_TIM_PWM_Start+0x136>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a18      	ldr	r2, [pc, #96]	@ (8004ebc <HAL_TIM_PWM_Start+0x188>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d004      	beq.n	8004e6a <HAL_TIM_PWM_Start+0x136>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a16      	ldr	r2, [pc, #88]	@ (8004ec0 <HAL_TIM_PWM_Start+0x18c>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d111      	bne.n	8004e8e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f003 0307 	and.w	r3, r3, #7
 8004e74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2b06      	cmp	r3, #6
 8004e7a:	d010      	beq.n	8004e9e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f042 0201 	orr.w	r2, r2, #1
 8004e8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e8c:	e007      	b.n	8004e9e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f042 0201 	orr.w	r2, r2, #1
 8004e9c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e9e:	2300      	movs	r3, #0
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3710      	adds	r7, #16
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	40010000 	.word	0x40010000
 8004eac:	40010400 	.word	0x40010400
 8004eb0:	40000400 	.word	0x40000400
 8004eb4:	40000800 	.word	0x40000800
 8004eb8:	40000c00 	.word	0x40000c00
 8004ebc:	40014000 	.word	0x40014000
 8004ec0:	40001800 	.word	0x40001800

08004ec4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	6839      	ldr	r1, [r7, #0]
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f000 fdfc 	bl	8005ad4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a2e      	ldr	r2, [pc, #184]	@ (8004f9c <HAL_TIM_PWM_Stop+0xd8>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d004      	beq.n	8004ef0 <HAL_TIM_PWM_Stop+0x2c>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a2d      	ldr	r2, [pc, #180]	@ (8004fa0 <HAL_TIM_PWM_Stop+0xdc>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d101      	bne.n	8004ef4 <HAL_TIM_PWM_Stop+0x30>
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e000      	b.n	8004ef6 <HAL_TIM_PWM_Stop+0x32>
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d017      	beq.n	8004f2a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	6a1a      	ldr	r2, [r3, #32]
 8004f00:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004f04:	4013      	ands	r3, r2
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10f      	bne.n	8004f2a <HAL_TIM_PWM_Stop+0x66>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	6a1a      	ldr	r2, [r3, #32]
 8004f10:	f240 4344 	movw	r3, #1092	@ 0x444
 8004f14:	4013      	ands	r3, r2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d107      	bne.n	8004f2a <HAL_TIM_PWM_Stop+0x66>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f28:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	6a1a      	ldr	r2, [r3, #32]
 8004f30:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004f34:	4013      	ands	r3, r2
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d10f      	bne.n	8004f5a <HAL_TIM_PWM_Stop+0x96>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	6a1a      	ldr	r2, [r3, #32]
 8004f40:	f240 4344 	movw	r3, #1092	@ 0x444
 8004f44:	4013      	ands	r3, r2
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d107      	bne.n	8004f5a <HAL_TIM_PWM_Stop+0x96>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f022 0201 	bic.w	r2, r2, #1
 8004f58:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d104      	bne.n	8004f6a <HAL_TIM_PWM_Stop+0xa6>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f68:	e013      	b.n	8004f92 <HAL_TIM_PWM_Stop+0xce>
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	2b04      	cmp	r3, #4
 8004f6e:	d104      	bne.n	8004f7a <HAL_TIM_PWM_Stop+0xb6>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f78:	e00b      	b.n	8004f92 <HAL_TIM_PWM_Stop+0xce>
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	2b08      	cmp	r3, #8
 8004f7e:	d104      	bne.n	8004f8a <HAL_TIM_PWM_Stop+0xc6>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f88:	e003      	b.n	8004f92 <HAL_TIM_PWM_Stop+0xce>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3708      	adds	r7, #8
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	40010000 	.word	0x40010000
 8004fa0:	40010400 	.word	0x40010400

08004fa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	f003 0302 	and.w	r3, r3, #2
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d020      	beq.n	8005008 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f003 0302 	and.w	r3, r3, #2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d01b      	beq.n	8005008 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f06f 0202 	mvn.w	r2, #2
 8004fd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	699b      	ldr	r3, [r3, #24]
 8004fe6:	f003 0303 	and.w	r3, r3, #3
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 fa5b 	bl	80054aa <HAL_TIM_IC_CaptureCallback>
 8004ff4:	e005      	b.n	8005002 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 fa4d 	bl	8005496 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f000 fa5e 	bl	80054be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	f003 0304 	and.w	r3, r3, #4
 800500e:	2b00      	cmp	r3, #0
 8005010:	d020      	beq.n	8005054 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b00      	cmp	r3, #0
 800501a:	d01b      	beq.n	8005054 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f06f 0204 	mvn.w	r2, #4
 8005024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2202      	movs	r2, #2
 800502a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005036:	2b00      	cmp	r3, #0
 8005038:	d003      	beq.n	8005042 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 fa35 	bl	80054aa <HAL_TIM_IC_CaptureCallback>
 8005040:	e005      	b.n	800504e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 fa27 	bl	8005496 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 fa38 	bl	80054be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	f003 0308 	and.w	r3, r3, #8
 800505a:	2b00      	cmp	r3, #0
 800505c:	d020      	beq.n	80050a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f003 0308 	and.w	r3, r3, #8
 8005064:	2b00      	cmp	r3, #0
 8005066:	d01b      	beq.n	80050a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f06f 0208 	mvn.w	r2, #8
 8005070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2204      	movs	r2, #4
 8005076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	69db      	ldr	r3, [r3, #28]
 800507e:	f003 0303 	and.w	r3, r3, #3
 8005082:	2b00      	cmp	r3, #0
 8005084:	d003      	beq.n	800508e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 fa0f 	bl	80054aa <HAL_TIM_IC_CaptureCallback>
 800508c:	e005      	b.n	800509a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 fa01 	bl	8005496 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 fa12 	bl	80054be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	f003 0310 	and.w	r3, r3, #16
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d020      	beq.n	80050ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f003 0310 	and.w	r3, r3, #16
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d01b      	beq.n	80050ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f06f 0210 	mvn.w	r2, #16
 80050bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2208      	movs	r2, #8
 80050c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	69db      	ldr	r3, [r3, #28]
 80050ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d003      	beq.n	80050da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 f9e9 	bl	80054aa <HAL_TIM_IC_CaptureCallback>
 80050d8:	e005      	b.n	80050e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f9db 	bl	8005496 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f000 f9ec 	bl	80054be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	f003 0301 	and.w	r3, r3, #1
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00c      	beq.n	8005110 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f003 0301 	and.w	r3, r3, #1
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d007      	beq.n	8005110 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f06f 0201 	mvn.w	r2, #1
 8005108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f7fc fd3a 	bl	8001b84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00c      	beq.n	8005134 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005120:	2b00      	cmp	r3, #0
 8005122:	d007      	beq.n	8005134 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800512c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 fd7c 	bl	8005c2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00c      	beq.n	8005158 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005144:	2b00      	cmp	r3, #0
 8005146:	d007      	beq.n	8005158 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 f9bd 	bl	80054d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	f003 0320 	and.w	r3, r3, #32
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00c      	beq.n	800517c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f003 0320 	and.w	r3, r3, #32
 8005168:	2b00      	cmp	r3, #0
 800516a:	d007      	beq.n	800517c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f06f 0220 	mvn.w	r2, #32
 8005174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 fd4e 	bl	8005c18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800517c:	bf00      	nop
 800517e:	3710      	adds	r7, #16
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b086      	sub	sp, #24
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005190:	2300      	movs	r3, #0
 8005192:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800519a:	2b01      	cmp	r3, #1
 800519c:	d101      	bne.n	80051a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800519e:	2302      	movs	r3, #2
 80051a0:	e0ae      	b.n	8005300 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2b0c      	cmp	r3, #12
 80051ae:	f200 809f 	bhi.w	80052f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80051b2:	a201      	add	r2, pc, #4	@ (adr r2, 80051b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80051b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051b8:	080051ed 	.word	0x080051ed
 80051bc:	080052f1 	.word	0x080052f1
 80051c0:	080052f1 	.word	0x080052f1
 80051c4:	080052f1 	.word	0x080052f1
 80051c8:	0800522d 	.word	0x0800522d
 80051cc:	080052f1 	.word	0x080052f1
 80051d0:	080052f1 	.word	0x080052f1
 80051d4:	080052f1 	.word	0x080052f1
 80051d8:	0800526f 	.word	0x0800526f
 80051dc:	080052f1 	.word	0x080052f1
 80051e0:	080052f1 	.word	0x080052f1
 80051e4:	080052f1 	.word	0x080052f1
 80051e8:	080052af 	.word	0x080052af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	68b9      	ldr	r1, [r7, #8]
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 fa24 	bl	8005640 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	699a      	ldr	r2, [r3, #24]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f042 0208 	orr.w	r2, r2, #8
 8005206:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	699a      	ldr	r2, [r3, #24]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f022 0204 	bic.w	r2, r2, #4
 8005216:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	6999      	ldr	r1, [r3, #24]
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	691a      	ldr	r2, [r3, #16]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	430a      	orrs	r2, r1
 8005228:	619a      	str	r2, [r3, #24]
      break;
 800522a:	e064      	b.n	80052f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68b9      	ldr	r1, [r7, #8]
 8005232:	4618      	mov	r0, r3
 8005234:	f000 fa74 	bl	8005720 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	699a      	ldr	r2, [r3, #24]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005246:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	699a      	ldr	r2, [r3, #24]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005256:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	6999      	ldr	r1, [r3, #24]
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	691b      	ldr	r3, [r3, #16]
 8005262:	021a      	lsls	r2, r3, #8
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	430a      	orrs	r2, r1
 800526a:	619a      	str	r2, [r3, #24]
      break;
 800526c:	e043      	b.n	80052f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68b9      	ldr	r1, [r7, #8]
 8005274:	4618      	mov	r0, r3
 8005276:	f000 fac9 	bl	800580c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	69da      	ldr	r2, [r3, #28]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f042 0208 	orr.w	r2, r2, #8
 8005288:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	69da      	ldr	r2, [r3, #28]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f022 0204 	bic.w	r2, r2, #4
 8005298:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	69d9      	ldr	r1, [r3, #28]
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	691a      	ldr	r2, [r3, #16]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	430a      	orrs	r2, r1
 80052aa:	61da      	str	r2, [r3, #28]
      break;
 80052ac:	e023      	b.n	80052f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68b9      	ldr	r1, [r7, #8]
 80052b4:	4618      	mov	r0, r3
 80052b6:	f000 fb1d 	bl	80058f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	69da      	ldr	r2, [r3, #28]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	69da      	ldr	r2, [r3, #28]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	69d9      	ldr	r1, [r3, #28]
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	021a      	lsls	r2, r3, #8
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	430a      	orrs	r2, r1
 80052ec:	61da      	str	r2, [r3, #28]
      break;
 80052ee:	e002      	b.n	80052f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	75fb      	strb	r3, [r7, #23]
      break;
 80052f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005300:	4618      	mov	r0, r3
 8005302:	3718      	adds	r7, #24
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}

08005308 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005312:	2300      	movs	r3, #0
 8005314:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800531c:	2b01      	cmp	r3, #1
 800531e:	d101      	bne.n	8005324 <HAL_TIM_ConfigClockSource+0x1c>
 8005320:	2302      	movs	r3, #2
 8005322:	e0b4      	b.n	800548e <HAL_TIM_ConfigClockSource+0x186>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2201      	movs	r2, #1
 8005328:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2202      	movs	r2, #2
 8005330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005342:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800534a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68ba      	ldr	r2, [r7, #8]
 8005352:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800535c:	d03e      	beq.n	80053dc <HAL_TIM_ConfigClockSource+0xd4>
 800535e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005362:	f200 8087 	bhi.w	8005474 <HAL_TIM_ConfigClockSource+0x16c>
 8005366:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800536a:	f000 8086 	beq.w	800547a <HAL_TIM_ConfigClockSource+0x172>
 800536e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005372:	d87f      	bhi.n	8005474 <HAL_TIM_ConfigClockSource+0x16c>
 8005374:	2b70      	cmp	r3, #112	@ 0x70
 8005376:	d01a      	beq.n	80053ae <HAL_TIM_ConfigClockSource+0xa6>
 8005378:	2b70      	cmp	r3, #112	@ 0x70
 800537a:	d87b      	bhi.n	8005474 <HAL_TIM_ConfigClockSource+0x16c>
 800537c:	2b60      	cmp	r3, #96	@ 0x60
 800537e:	d050      	beq.n	8005422 <HAL_TIM_ConfigClockSource+0x11a>
 8005380:	2b60      	cmp	r3, #96	@ 0x60
 8005382:	d877      	bhi.n	8005474 <HAL_TIM_ConfigClockSource+0x16c>
 8005384:	2b50      	cmp	r3, #80	@ 0x50
 8005386:	d03c      	beq.n	8005402 <HAL_TIM_ConfigClockSource+0xfa>
 8005388:	2b50      	cmp	r3, #80	@ 0x50
 800538a:	d873      	bhi.n	8005474 <HAL_TIM_ConfigClockSource+0x16c>
 800538c:	2b40      	cmp	r3, #64	@ 0x40
 800538e:	d058      	beq.n	8005442 <HAL_TIM_ConfigClockSource+0x13a>
 8005390:	2b40      	cmp	r3, #64	@ 0x40
 8005392:	d86f      	bhi.n	8005474 <HAL_TIM_ConfigClockSource+0x16c>
 8005394:	2b30      	cmp	r3, #48	@ 0x30
 8005396:	d064      	beq.n	8005462 <HAL_TIM_ConfigClockSource+0x15a>
 8005398:	2b30      	cmp	r3, #48	@ 0x30
 800539a:	d86b      	bhi.n	8005474 <HAL_TIM_ConfigClockSource+0x16c>
 800539c:	2b20      	cmp	r3, #32
 800539e:	d060      	beq.n	8005462 <HAL_TIM_ConfigClockSource+0x15a>
 80053a0:	2b20      	cmp	r3, #32
 80053a2:	d867      	bhi.n	8005474 <HAL_TIM_ConfigClockSource+0x16c>
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d05c      	beq.n	8005462 <HAL_TIM_ConfigClockSource+0x15a>
 80053a8:	2b10      	cmp	r3, #16
 80053aa:	d05a      	beq.n	8005462 <HAL_TIM_ConfigClockSource+0x15a>
 80053ac:	e062      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053be:	f000 fb69 	bl	8005a94 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80053d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	68ba      	ldr	r2, [r7, #8]
 80053d8:	609a      	str	r2, [r3, #8]
      break;
 80053da:	e04f      	b.n	800547c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053ec:	f000 fb52 	bl	8005a94 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	689a      	ldr	r2, [r3, #8]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80053fe:	609a      	str	r2, [r3, #8]
      break;
 8005400:	e03c      	b.n	800547c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800540e:	461a      	mov	r2, r3
 8005410:	f000 fac6 	bl	80059a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2150      	movs	r1, #80	@ 0x50
 800541a:	4618      	mov	r0, r3
 800541c:	f000 fb1f 	bl	8005a5e <TIM_ITRx_SetConfig>
      break;
 8005420:	e02c      	b.n	800547c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800542e:	461a      	mov	r2, r3
 8005430:	f000 fae5 	bl	80059fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2160      	movs	r1, #96	@ 0x60
 800543a:	4618      	mov	r0, r3
 800543c:	f000 fb0f 	bl	8005a5e <TIM_ITRx_SetConfig>
      break;
 8005440:	e01c      	b.n	800547c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800544e:	461a      	mov	r2, r3
 8005450:	f000 faa6 	bl	80059a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	2140      	movs	r1, #64	@ 0x40
 800545a:	4618      	mov	r0, r3
 800545c:	f000 faff 	bl	8005a5e <TIM_ITRx_SetConfig>
      break;
 8005460:	e00c      	b.n	800547c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4619      	mov	r1, r3
 800546c:	4610      	mov	r0, r2
 800546e:	f000 faf6 	bl	8005a5e <TIM_ITRx_SetConfig>
      break;
 8005472:	e003      	b.n	800547c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	73fb      	strb	r3, [r7, #15]
      break;
 8005478:	e000      	b.n	800547c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800547a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800548c:	7bfb      	ldrb	r3, [r7, #15]
}
 800548e:	4618      	mov	r0, r3
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}

08005496 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005496:	b480      	push	{r7}
 8005498:	b083      	sub	sp, #12
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800549e:	bf00      	nop
 80054a0:	370c      	adds	r7, #12
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr

080054aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054aa:	b480      	push	{r7}
 80054ac:	b083      	sub	sp, #12
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054b2:	bf00      	nop
 80054b4:	370c      	adds	r7, #12
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr

080054be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054be:	b480      	push	{r7}
 80054c0:	b083      	sub	sp, #12
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054c6:	bf00      	nop
 80054c8:	370c      	adds	r7, #12
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr

080054d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054d2:	b480      	push	{r7}
 80054d4:	b083      	sub	sp, #12
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054da:	bf00      	nop
 80054dc:	370c      	adds	r7, #12
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
	...

080054e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b085      	sub	sp, #20
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a46      	ldr	r2, [pc, #280]	@ (8005614 <TIM_Base_SetConfig+0x12c>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d013      	beq.n	8005528 <TIM_Base_SetConfig+0x40>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005506:	d00f      	beq.n	8005528 <TIM_Base_SetConfig+0x40>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a43      	ldr	r2, [pc, #268]	@ (8005618 <TIM_Base_SetConfig+0x130>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d00b      	beq.n	8005528 <TIM_Base_SetConfig+0x40>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a42      	ldr	r2, [pc, #264]	@ (800561c <TIM_Base_SetConfig+0x134>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d007      	beq.n	8005528 <TIM_Base_SetConfig+0x40>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a41      	ldr	r2, [pc, #260]	@ (8005620 <TIM_Base_SetConfig+0x138>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d003      	beq.n	8005528 <TIM_Base_SetConfig+0x40>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	4a40      	ldr	r2, [pc, #256]	@ (8005624 <TIM_Base_SetConfig+0x13c>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d108      	bne.n	800553a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800552e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	4313      	orrs	r3, r2
 8005538:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a35      	ldr	r2, [pc, #212]	@ (8005614 <TIM_Base_SetConfig+0x12c>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d02b      	beq.n	800559a <TIM_Base_SetConfig+0xb2>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005548:	d027      	beq.n	800559a <TIM_Base_SetConfig+0xb2>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a32      	ldr	r2, [pc, #200]	@ (8005618 <TIM_Base_SetConfig+0x130>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d023      	beq.n	800559a <TIM_Base_SetConfig+0xb2>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a31      	ldr	r2, [pc, #196]	@ (800561c <TIM_Base_SetConfig+0x134>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d01f      	beq.n	800559a <TIM_Base_SetConfig+0xb2>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a30      	ldr	r2, [pc, #192]	@ (8005620 <TIM_Base_SetConfig+0x138>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d01b      	beq.n	800559a <TIM_Base_SetConfig+0xb2>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a2f      	ldr	r2, [pc, #188]	@ (8005624 <TIM_Base_SetConfig+0x13c>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d017      	beq.n	800559a <TIM_Base_SetConfig+0xb2>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a2e      	ldr	r2, [pc, #184]	@ (8005628 <TIM_Base_SetConfig+0x140>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d013      	beq.n	800559a <TIM_Base_SetConfig+0xb2>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a2d      	ldr	r2, [pc, #180]	@ (800562c <TIM_Base_SetConfig+0x144>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d00f      	beq.n	800559a <TIM_Base_SetConfig+0xb2>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a2c      	ldr	r2, [pc, #176]	@ (8005630 <TIM_Base_SetConfig+0x148>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d00b      	beq.n	800559a <TIM_Base_SetConfig+0xb2>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a2b      	ldr	r2, [pc, #172]	@ (8005634 <TIM_Base_SetConfig+0x14c>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d007      	beq.n	800559a <TIM_Base_SetConfig+0xb2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a2a      	ldr	r2, [pc, #168]	@ (8005638 <TIM_Base_SetConfig+0x150>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d003      	beq.n	800559a <TIM_Base_SetConfig+0xb2>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a29      	ldr	r2, [pc, #164]	@ (800563c <TIM_Base_SetConfig+0x154>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d108      	bne.n	80055ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	689a      	ldr	r2, [r3, #8]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	4a10      	ldr	r2, [pc, #64]	@ (8005614 <TIM_Base_SetConfig+0x12c>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d003      	beq.n	80055e0 <TIM_Base_SetConfig+0xf8>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	4a12      	ldr	r2, [pc, #72]	@ (8005624 <TIM_Base_SetConfig+0x13c>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d103      	bne.n	80055e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	691a      	ldr	r2, [r3, #16]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d105      	bne.n	8005606 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	f023 0201 	bic.w	r2, r3, #1
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	611a      	str	r2, [r3, #16]
  }
}
 8005606:	bf00      	nop
 8005608:	3714      	adds	r7, #20
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr
 8005612:	bf00      	nop
 8005614:	40010000 	.word	0x40010000
 8005618:	40000400 	.word	0x40000400
 800561c:	40000800 	.word	0x40000800
 8005620:	40000c00 	.word	0x40000c00
 8005624:	40010400 	.word	0x40010400
 8005628:	40014000 	.word	0x40014000
 800562c:	40014400 	.word	0x40014400
 8005630:	40014800 	.word	0x40014800
 8005634:	40001800 	.word	0x40001800
 8005638:	40001c00 	.word	0x40001c00
 800563c:	40002000 	.word	0x40002000

08005640 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005640:	b480      	push	{r7}
 8005642:	b087      	sub	sp, #28
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a1b      	ldr	r3, [r3, #32]
 800564e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6a1b      	ldr	r3, [r3, #32]
 8005654:	f023 0201 	bic.w	r2, r3, #1
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	699b      	ldr	r3, [r3, #24]
 8005666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800566e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f023 0303 	bic.w	r3, r3, #3
 8005676:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	4313      	orrs	r3, r2
 8005680:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	f023 0302 	bic.w	r3, r3, #2
 8005688:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	697a      	ldr	r2, [r7, #20]
 8005690:	4313      	orrs	r3, r2
 8005692:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	4a20      	ldr	r2, [pc, #128]	@ (8005718 <TIM_OC1_SetConfig+0xd8>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d003      	beq.n	80056a4 <TIM_OC1_SetConfig+0x64>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a1f      	ldr	r2, [pc, #124]	@ (800571c <TIM_OC1_SetConfig+0xdc>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d10c      	bne.n	80056be <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	f023 0308 	bic.w	r3, r3, #8
 80056aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	f023 0304 	bic.w	r3, r3, #4
 80056bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a15      	ldr	r2, [pc, #84]	@ (8005718 <TIM_OC1_SetConfig+0xd8>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d003      	beq.n	80056ce <TIM_OC1_SetConfig+0x8e>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a14      	ldr	r2, [pc, #80]	@ (800571c <TIM_OC1_SetConfig+0xdc>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d111      	bne.n	80056f2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	693a      	ldr	r2, [r7, #16]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	699b      	ldr	r3, [r3, #24]
 80056ec:	693a      	ldr	r2, [r7, #16]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	693a      	ldr	r2, [r7, #16]
 80056f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	685a      	ldr	r2, [r3, #4]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	697a      	ldr	r2, [r7, #20]
 800570a:	621a      	str	r2, [r3, #32]
}
 800570c:	bf00      	nop
 800570e:	371c      	adds	r7, #28
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr
 8005718:	40010000 	.word	0x40010000
 800571c:	40010400 	.word	0x40010400

08005720 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005720:	b480      	push	{r7}
 8005722:	b087      	sub	sp, #28
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a1b      	ldr	r3, [r3, #32]
 800572e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6a1b      	ldr	r3, [r3, #32]
 8005734:	f023 0210 	bic.w	r2, r3, #16
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	699b      	ldr	r3, [r3, #24]
 8005746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800574e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005756:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	021b      	lsls	r3, r3, #8
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	4313      	orrs	r3, r2
 8005762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	f023 0320 	bic.w	r3, r3, #32
 800576a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	011b      	lsls	r3, r3, #4
 8005772:	697a      	ldr	r2, [r7, #20]
 8005774:	4313      	orrs	r3, r2
 8005776:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	4a22      	ldr	r2, [pc, #136]	@ (8005804 <TIM_OC2_SetConfig+0xe4>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d003      	beq.n	8005788 <TIM_OC2_SetConfig+0x68>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a21      	ldr	r2, [pc, #132]	@ (8005808 <TIM_OC2_SetConfig+0xe8>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d10d      	bne.n	80057a4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800578e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	011b      	lsls	r3, r3, #4
 8005796:	697a      	ldr	r2, [r7, #20]
 8005798:	4313      	orrs	r3, r2
 800579a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4a17      	ldr	r2, [pc, #92]	@ (8005804 <TIM_OC2_SetConfig+0xe4>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d003      	beq.n	80057b4 <TIM_OC2_SetConfig+0x94>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	4a16      	ldr	r2, [pc, #88]	@ (8005808 <TIM_OC2_SetConfig+0xe8>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d113      	bne.n	80057dc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	695b      	ldr	r3, [r3, #20]
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	693a      	ldr	r2, [r7, #16]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	009b      	lsls	r3, r3, #2
 80057d6:	693a      	ldr	r2, [r7, #16]
 80057d8:	4313      	orrs	r3, r2
 80057da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	693a      	ldr	r2, [r7, #16]
 80057e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	68fa      	ldr	r2, [r7, #12]
 80057e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	685a      	ldr	r2, [r3, #4]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	697a      	ldr	r2, [r7, #20]
 80057f4:	621a      	str	r2, [r3, #32]
}
 80057f6:	bf00      	nop
 80057f8:	371c      	adds	r7, #28
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop
 8005804:	40010000 	.word	0x40010000
 8005808:	40010400 	.word	0x40010400

0800580c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800580c:	b480      	push	{r7}
 800580e:	b087      	sub	sp, #28
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a1b      	ldr	r3, [r3, #32]
 8005820:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	69db      	ldr	r3, [r3, #28]
 8005832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800583a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f023 0303 	bic.w	r3, r3, #3
 8005842:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	4313      	orrs	r3, r2
 800584c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005854:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	021b      	lsls	r3, r3, #8
 800585c:	697a      	ldr	r2, [r7, #20]
 800585e:	4313      	orrs	r3, r2
 8005860:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a21      	ldr	r2, [pc, #132]	@ (80058ec <TIM_OC3_SetConfig+0xe0>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d003      	beq.n	8005872 <TIM_OC3_SetConfig+0x66>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a20      	ldr	r2, [pc, #128]	@ (80058f0 <TIM_OC3_SetConfig+0xe4>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d10d      	bne.n	800588e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005878:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	021b      	lsls	r3, r3, #8
 8005880:	697a      	ldr	r2, [r7, #20]
 8005882:	4313      	orrs	r3, r2
 8005884:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800588c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a16      	ldr	r2, [pc, #88]	@ (80058ec <TIM_OC3_SetConfig+0xe0>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d003      	beq.n	800589e <TIM_OC3_SetConfig+0x92>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a15      	ldr	r2, [pc, #84]	@ (80058f0 <TIM_OC3_SetConfig+0xe4>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d113      	bne.n	80058c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80058ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	695b      	ldr	r3, [r3, #20]
 80058b2:	011b      	lsls	r3, r3, #4
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	011b      	lsls	r3, r3, #4
 80058c0:	693a      	ldr	r2, [r7, #16]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	693a      	ldr	r2, [r7, #16]
 80058ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	68fa      	ldr	r2, [r7, #12]
 80058d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	685a      	ldr	r2, [r3, #4]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	697a      	ldr	r2, [r7, #20]
 80058de:	621a      	str	r2, [r3, #32]
}
 80058e0:	bf00      	nop
 80058e2:	371c      	adds	r7, #28
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr
 80058ec:	40010000 	.word	0x40010000
 80058f0:	40010400 	.word	0x40010400

080058f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b087      	sub	sp, #28
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a1b      	ldr	r3, [r3, #32]
 8005908:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	69db      	ldr	r3, [r3, #28]
 800591a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800592a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	021b      	lsls	r3, r3, #8
 8005932:	68fa      	ldr	r2, [r7, #12]
 8005934:	4313      	orrs	r3, r2
 8005936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800593e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	031b      	lsls	r3, r3, #12
 8005946:	693a      	ldr	r2, [r7, #16]
 8005948:	4313      	orrs	r3, r2
 800594a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	4a12      	ldr	r2, [pc, #72]	@ (8005998 <TIM_OC4_SetConfig+0xa4>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d003      	beq.n	800595c <TIM_OC4_SetConfig+0x68>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	4a11      	ldr	r2, [pc, #68]	@ (800599c <TIM_OC4_SetConfig+0xa8>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d109      	bne.n	8005970 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005962:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	019b      	lsls	r3, r3, #6
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	4313      	orrs	r3, r2
 800596e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	697a      	ldr	r2, [r7, #20]
 8005974:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	685a      	ldr	r2, [r3, #4]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	621a      	str	r2, [r3, #32]
}
 800598a:	bf00      	nop
 800598c:	371c      	adds	r7, #28
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	40010000 	.word	0x40010000
 800599c:	40010400 	.word	0x40010400

080059a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b087      	sub	sp, #28
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	60f8      	str	r0, [r7, #12]
 80059a8:	60b9      	str	r1, [r7, #8]
 80059aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6a1b      	ldr	r3, [r3, #32]
 80059b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6a1b      	ldr	r3, [r3, #32]
 80059b6:	f023 0201 	bic.w	r2, r3, #1
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	699b      	ldr	r3, [r3, #24]
 80059c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80059ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	011b      	lsls	r3, r3, #4
 80059d0:	693a      	ldr	r2, [r7, #16]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	f023 030a 	bic.w	r3, r3, #10
 80059dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	693a      	ldr	r2, [r7, #16]
 80059ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	697a      	ldr	r2, [r7, #20]
 80059f0:	621a      	str	r2, [r3, #32]
}
 80059f2:	bf00      	nop
 80059f4:	371c      	adds	r7, #28
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr

080059fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059fe:	b480      	push	{r7}
 8005a00:	b087      	sub	sp, #28
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	60f8      	str	r0, [r7, #12]
 8005a06:	60b9      	str	r1, [r7, #8]
 8005a08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6a1b      	ldr	r3, [r3, #32]
 8005a0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6a1b      	ldr	r3, [r3, #32]
 8005a14:	f023 0210 	bic.w	r2, r3, #16
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	699b      	ldr	r3, [r3, #24]
 8005a20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	031b      	lsls	r3, r3, #12
 8005a2e:	693a      	ldr	r2, [r7, #16]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005a3a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	011b      	lsls	r3, r3, #4
 8005a40:	697a      	ldr	r2, [r7, #20]
 8005a42:	4313      	orrs	r3, r2
 8005a44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	693a      	ldr	r2, [r7, #16]
 8005a4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	697a      	ldr	r2, [r7, #20]
 8005a50:	621a      	str	r2, [r3, #32]
}
 8005a52:	bf00      	nop
 8005a54:	371c      	adds	r7, #28
 8005a56:	46bd      	mov	sp, r7
 8005a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5c:	4770      	bx	lr

08005a5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a5e:	b480      	push	{r7}
 8005a60:	b085      	sub	sp, #20
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
 8005a66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a76:	683a      	ldr	r2, [r7, #0]
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	f043 0307 	orr.w	r3, r3, #7
 8005a80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	609a      	str	r2, [r3, #8]
}
 8005a88:	bf00      	nop
 8005a8a:	3714      	adds	r7, #20
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr

08005a94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b087      	sub	sp, #28
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	60f8      	str	r0, [r7, #12]
 8005a9c:	60b9      	str	r1, [r7, #8]
 8005a9e:	607a      	str	r2, [r7, #4]
 8005aa0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005aae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	021a      	lsls	r2, r3, #8
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	431a      	orrs	r2, r3
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	697a      	ldr	r2, [r7, #20]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	697a      	ldr	r2, [r7, #20]
 8005ac6:	609a      	str	r2, [r3, #8]
}
 8005ac8:	bf00      	nop
 8005aca:	371c      	adds	r7, #28
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr

08005ad4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b087      	sub	sp, #28
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	f003 031f 	and.w	r3, r3, #31
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6a1a      	ldr	r2, [r3, #32]
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	43db      	mvns	r3, r3
 8005af6:	401a      	ands	r2, r3
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6a1a      	ldr	r2, [r3, #32]
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	f003 031f 	and.w	r3, r3, #31
 8005b06:	6879      	ldr	r1, [r7, #4]
 8005b08:	fa01 f303 	lsl.w	r3, r1, r3
 8005b0c:	431a      	orrs	r2, r3
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	621a      	str	r2, [r3, #32]
}
 8005b12:	bf00      	nop
 8005b14:	371c      	adds	r7, #28
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr
	...

08005b20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b085      	sub	sp, #20
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d101      	bne.n	8005b38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b34:	2302      	movs	r3, #2
 8005b36:	e05a      	b.n	8005bee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2202      	movs	r2, #2
 8005b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a21      	ldr	r2, [pc, #132]	@ (8005bfc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d022      	beq.n	8005bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b84:	d01d      	beq.n	8005bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a1d      	ldr	r2, [pc, #116]	@ (8005c00 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d018      	beq.n	8005bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a1b      	ldr	r2, [pc, #108]	@ (8005c04 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d013      	beq.n	8005bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a1a      	ldr	r2, [pc, #104]	@ (8005c08 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d00e      	beq.n	8005bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a18      	ldr	r2, [pc, #96]	@ (8005c0c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d009      	beq.n	8005bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a17      	ldr	r2, [pc, #92]	@ (8005c10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d004      	beq.n	8005bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a15      	ldr	r2, [pc, #84]	@ (8005c14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d10c      	bne.n	8005bdc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	68ba      	ldr	r2, [r7, #8]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68ba      	ldr	r2, [r7, #8]
 8005bda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005bec:	2300      	movs	r3, #0
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3714      	adds	r7, #20
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr
 8005bfa:	bf00      	nop
 8005bfc:	40010000 	.word	0x40010000
 8005c00:	40000400 	.word	0x40000400
 8005c04:	40000800 	.word	0x40000800
 8005c08:	40000c00 	.word	0x40000c00
 8005c0c:	40010400 	.word	0x40010400
 8005c10:	40014000 	.word	0x40014000
 8005c14:	40001800 	.word	0x40001800

08005c18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c20:	bf00      	nop
 8005c22:	370c      	adds	r7, #12
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b083      	sub	sp, #12
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c34:	bf00      	nop
 8005c36:	370c      	adds	r7, #12
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3e:	4770      	bx	lr

08005c40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b082      	sub	sp, #8
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d101      	bne.n	8005c52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e042      	b.n	8005cd8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d106      	bne.n	8005c6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f7fc fc38 	bl	80024dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2224      	movs	r2, #36	@ 0x24
 8005c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	68da      	ldr	r2, [r3, #12]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 f82b 	bl	8005ce0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	691a      	ldr	r2, [r3, #16]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	695a      	ldr	r2, [r3, #20]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ca8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68da      	ldr	r2, [r3, #12]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005cb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2220      	movs	r2, #32
 8005cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2220      	movs	r2, #32
 8005ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3708      	adds	r7, #8
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ce4:	b0c0      	sub	sp, #256	@ 0x100
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	691b      	ldr	r3, [r3, #16]
 8005cf4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cfc:	68d9      	ldr	r1, [r3, #12]
 8005cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	ea40 0301 	orr.w	r3, r0, r1
 8005d08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d0e:	689a      	ldr	r2, [r3, #8]
 8005d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d14:	691b      	ldr	r3, [r3, #16]
 8005d16:	431a      	orrs	r2, r3
 8005d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d1c:	695b      	ldr	r3, [r3, #20]
 8005d1e:	431a      	orrs	r2, r3
 8005d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d24:	69db      	ldr	r3, [r3, #28]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005d38:	f021 010c 	bic.w	r1, r1, #12
 8005d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005d46:	430b      	orrs	r3, r1
 8005d48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d5a:	6999      	ldr	r1, [r3, #24]
 8005d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	ea40 0301 	orr.w	r3, r0, r1
 8005d66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	4b8f      	ldr	r3, [pc, #572]	@ (8005fac <UART_SetConfig+0x2cc>)
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d005      	beq.n	8005d80 <UART_SetConfig+0xa0>
 8005d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	4b8d      	ldr	r3, [pc, #564]	@ (8005fb0 <UART_SetConfig+0x2d0>)
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d104      	bne.n	8005d8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d80:	f7fd ff04 	bl	8003b8c <HAL_RCC_GetPCLK2Freq>
 8005d84:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005d88:	e003      	b.n	8005d92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d8a:	f7fd feeb 	bl	8003b64 <HAL_RCC_GetPCLK1Freq>
 8005d8e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d96:	69db      	ldr	r3, [r3, #28]
 8005d98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d9c:	f040 810c 	bne.w	8005fb8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005da0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005da4:	2200      	movs	r2, #0
 8005da6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005daa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005dae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005db2:	4622      	mov	r2, r4
 8005db4:	462b      	mov	r3, r5
 8005db6:	1891      	adds	r1, r2, r2
 8005db8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005dba:	415b      	adcs	r3, r3
 8005dbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005dbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005dc2:	4621      	mov	r1, r4
 8005dc4:	eb12 0801 	adds.w	r8, r2, r1
 8005dc8:	4629      	mov	r1, r5
 8005dca:	eb43 0901 	adc.w	r9, r3, r1
 8005dce:	f04f 0200 	mov.w	r2, #0
 8005dd2:	f04f 0300 	mov.w	r3, #0
 8005dd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005dda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005dde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005de2:	4690      	mov	r8, r2
 8005de4:	4699      	mov	r9, r3
 8005de6:	4623      	mov	r3, r4
 8005de8:	eb18 0303 	adds.w	r3, r8, r3
 8005dec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005df0:	462b      	mov	r3, r5
 8005df2:	eb49 0303 	adc.w	r3, r9, r3
 8005df6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005e06:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005e0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005e0e:	460b      	mov	r3, r1
 8005e10:	18db      	adds	r3, r3, r3
 8005e12:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e14:	4613      	mov	r3, r2
 8005e16:	eb42 0303 	adc.w	r3, r2, r3
 8005e1a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e1c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005e20:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005e24:	f7fa feaa 	bl	8000b7c <__aeabi_uldivmod>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	4b61      	ldr	r3, [pc, #388]	@ (8005fb4 <UART_SetConfig+0x2d4>)
 8005e2e:	fba3 2302 	umull	r2, r3, r3, r2
 8005e32:	095b      	lsrs	r3, r3, #5
 8005e34:	011c      	lsls	r4, r3, #4
 8005e36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005e40:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005e44:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005e48:	4642      	mov	r2, r8
 8005e4a:	464b      	mov	r3, r9
 8005e4c:	1891      	adds	r1, r2, r2
 8005e4e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005e50:	415b      	adcs	r3, r3
 8005e52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e54:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005e58:	4641      	mov	r1, r8
 8005e5a:	eb12 0a01 	adds.w	sl, r2, r1
 8005e5e:	4649      	mov	r1, r9
 8005e60:	eb43 0b01 	adc.w	fp, r3, r1
 8005e64:	f04f 0200 	mov.w	r2, #0
 8005e68:	f04f 0300 	mov.w	r3, #0
 8005e6c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e70:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005e74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e78:	4692      	mov	sl, r2
 8005e7a:	469b      	mov	fp, r3
 8005e7c:	4643      	mov	r3, r8
 8005e7e:	eb1a 0303 	adds.w	r3, sl, r3
 8005e82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e86:	464b      	mov	r3, r9
 8005e88:	eb4b 0303 	adc.w	r3, fp, r3
 8005e8c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e9c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005ea0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	18db      	adds	r3, r3, r3
 8005ea8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005eaa:	4613      	mov	r3, r2
 8005eac:	eb42 0303 	adc.w	r3, r2, r3
 8005eb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005eb2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005eb6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005eba:	f7fa fe5f 	bl	8000b7c <__aeabi_uldivmod>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	4611      	mov	r1, r2
 8005ec4:	4b3b      	ldr	r3, [pc, #236]	@ (8005fb4 <UART_SetConfig+0x2d4>)
 8005ec6:	fba3 2301 	umull	r2, r3, r3, r1
 8005eca:	095b      	lsrs	r3, r3, #5
 8005ecc:	2264      	movs	r2, #100	@ 0x64
 8005ece:	fb02 f303 	mul.w	r3, r2, r3
 8005ed2:	1acb      	subs	r3, r1, r3
 8005ed4:	00db      	lsls	r3, r3, #3
 8005ed6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005eda:	4b36      	ldr	r3, [pc, #216]	@ (8005fb4 <UART_SetConfig+0x2d4>)
 8005edc:	fba3 2302 	umull	r2, r3, r3, r2
 8005ee0:	095b      	lsrs	r3, r3, #5
 8005ee2:	005b      	lsls	r3, r3, #1
 8005ee4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005ee8:	441c      	add	r4, r3
 8005eea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005ef4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005ef8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005efc:	4642      	mov	r2, r8
 8005efe:	464b      	mov	r3, r9
 8005f00:	1891      	adds	r1, r2, r2
 8005f02:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005f04:	415b      	adcs	r3, r3
 8005f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005f0c:	4641      	mov	r1, r8
 8005f0e:	1851      	adds	r1, r2, r1
 8005f10:	6339      	str	r1, [r7, #48]	@ 0x30
 8005f12:	4649      	mov	r1, r9
 8005f14:	414b      	adcs	r3, r1
 8005f16:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f18:	f04f 0200 	mov.w	r2, #0
 8005f1c:	f04f 0300 	mov.w	r3, #0
 8005f20:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005f24:	4659      	mov	r1, fp
 8005f26:	00cb      	lsls	r3, r1, #3
 8005f28:	4651      	mov	r1, sl
 8005f2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f2e:	4651      	mov	r1, sl
 8005f30:	00ca      	lsls	r2, r1, #3
 8005f32:	4610      	mov	r0, r2
 8005f34:	4619      	mov	r1, r3
 8005f36:	4603      	mov	r3, r0
 8005f38:	4642      	mov	r2, r8
 8005f3a:	189b      	adds	r3, r3, r2
 8005f3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005f40:	464b      	mov	r3, r9
 8005f42:	460a      	mov	r2, r1
 8005f44:	eb42 0303 	adc.w	r3, r2, r3
 8005f48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005f58:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005f5c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005f60:	460b      	mov	r3, r1
 8005f62:	18db      	adds	r3, r3, r3
 8005f64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f66:	4613      	mov	r3, r2
 8005f68:	eb42 0303 	adc.w	r3, r2, r3
 8005f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005f72:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005f76:	f7fa fe01 	bl	8000b7c <__aeabi_uldivmod>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8005fb4 <UART_SetConfig+0x2d4>)
 8005f80:	fba3 1302 	umull	r1, r3, r3, r2
 8005f84:	095b      	lsrs	r3, r3, #5
 8005f86:	2164      	movs	r1, #100	@ 0x64
 8005f88:	fb01 f303 	mul.w	r3, r1, r3
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	00db      	lsls	r3, r3, #3
 8005f90:	3332      	adds	r3, #50	@ 0x32
 8005f92:	4a08      	ldr	r2, [pc, #32]	@ (8005fb4 <UART_SetConfig+0x2d4>)
 8005f94:	fba2 2303 	umull	r2, r3, r2, r3
 8005f98:	095b      	lsrs	r3, r3, #5
 8005f9a:	f003 0207 	and.w	r2, r3, #7
 8005f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4422      	add	r2, r4
 8005fa6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005fa8:	e106      	b.n	80061b8 <UART_SetConfig+0x4d8>
 8005faa:	bf00      	nop
 8005fac:	40011000 	.word	0x40011000
 8005fb0:	40011400 	.word	0x40011400
 8005fb4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005fb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005fc2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005fc6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005fca:	4642      	mov	r2, r8
 8005fcc:	464b      	mov	r3, r9
 8005fce:	1891      	adds	r1, r2, r2
 8005fd0:	6239      	str	r1, [r7, #32]
 8005fd2:	415b      	adcs	r3, r3
 8005fd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005fda:	4641      	mov	r1, r8
 8005fdc:	1854      	adds	r4, r2, r1
 8005fde:	4649      	mov	r1, r9
 8005fe0:	eb43 0501 	adc.w	r5, r3, r1
 8005fe4:	f04f 0200 	mov.w	r2, #0
 8005fe8:	f04f 0300 	mov.w	r3, #0
 8005fec:	00eb      	lsls	r3, r5, #3
 8005fee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ff2:	00e2      	lsls	r2, r4, #3
 8005ff4:	4614      	mov	r4, r2
 8005ff6:	461d      	mov	r5, r3
 8005ff8:	4643      	mov	r3, r8
 8005ffa:	18e3      	adds	r3, r4, r3
 8005ffc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006000:	464b      	mov	r3, r9
 8006002:	eb45 0303 	adc.w	r3, r5, r3
 8006006:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800600a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	2200      	movs	r2, #0
 8006012:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006016:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800601a:	f04f 0200 	mov.w	r2, #0
 800601e:	f04f 0300 	mov.w	r3, #0
 8006022:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006026:	4629      	mov	r1, r5
 8006028:	008b      	lsls	r3, r1, #2
 800602a:	4621      	mov	r1, r4
 800602c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006030:	4621      	mov	r1, r4
 8006032:	008a      	lsls	r2, r1, #2
 8006034:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006038:	f7fa fda0 	bl	8000b7c <__aeabi_uldivmod>
 800603c:	4602      	mov	r2, r0
 800603e:	460b      	mov	r3, r1
 8006040:	4b60      	ldr	r3, [pc, #384]	@ (80061c4 <UART_SetConfig+0x4e4>)
 8006042:	fba3 2302 	umull	r2, r3, r3, r2
 8006046:	095b      	lsrs	r3, r3, #5
 8006048:	011c      	lsls	r4, r3, #4
 800604a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800604e:	2200      	movs	r2, #0
 8006050:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006054:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006058:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800605c:	4642      	mov	r2, r8
 800605e:	464b      	mov	r3, r9
 8006060:	1891      	adds	r1, r2, r2
 8006062:	61b9      	str	r1, [r7, #24]
 8006064:	415b      	adcs	r3, r3
 8006066:	61fb      	str	r3, [r7, #28]
 8006068:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800606c:	4641      	mov	r1, r8
 800606e:	1851      	adds	r1, r2, r1
 8006070:	6139      	str	r1, [r7, #16]
 8006072:	4649      	mov	r1, r9
 8006074:	414b      	adcs	r3, r1
 8006076:	617b      	str	r3, [r7, #20]
 8006078:	f04f 0200 	mov.w	r2, #0
 800607c:	f04f 0300 	mov.w	r3, #0
 8006080:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006084:	4659      	mov	r1, fp
 8006086:	00cb      	lsls	r3, r1, #3
 8006088:	4651      	mov	r1, sl
 800608a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800608e:	4651      	mov	r1, sl
 8006090:	00ca      	lsls	r2, r1, #3
 8006092:	4610      	mov	r0, r2
 8006094:	4619      	mov	r1, r3
 8006096:	4603      	mov	r3, r0
 8006098:	4642      	mov	r2, r8
 800609a:	189b      	adds	r3, r3, r2
 800609c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80060a0:	464b      	mov	r3, r9
 80060a2:	460a      	mov	r2, r1
 80060a4:	eb42 0303 	adc.w	r3, r2, r3
 80060a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80060ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80060b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80060b8:	f04f 0200 	mov.w	r2, #0
 80060bc:	f04f 0300 	mov.w	r3, #0
 80060c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80060c4:	4649      	mov	r1, r9
 80060c6:	008b      	lsls	r3, r1, #2
 80060c8:	4641      	mov	r1, r8
 80060ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060ce:	4641      	mov	r1, r8
 80060d0:	008a      	lsls	r2, r1, #2
 80060d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80060d6:	f7fa fd51 	bl	8000b7c <__aeabi_uldivmod>
 80060da:	4602      	mov	r2, r0
 80060dc:	460b      	mov	r3, r1
 80060de:	4611      	mov	r1, r2
 80060e0:	4b38      	ldr	r3, [pc, #224]	@ (80061c4 <UART_SetConfig+0x4e4>)
 80060e2:	fba3 2301 	umull	r2, r3, r3, r1
 80060e6:	095b      	lsrs	r3, r3, #5
 80060e8:	2264      	movs	r2, #100	@ 0x64
 80060ea:	fb02 f303 	mul.w	r3, r2, r3
 80060ee:	1acb      	subs	r3, r1, r3
 80060f0:	011b      	lsls	r3, r3, #4
 80060f2:	3332      	adds	r3, #50	@ 0x32
 80060f4:	4a33      	ldr	r2, [pc, #204]	@ (80061c4 <UART_SetConfig+0x4e4>)
 80060f6:	fba2 2303 	umull	r2, r3, r2, r3
 80060fa:	095b      	lsrs	r3, r3, #5
 80060fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006100:	441c      	add	r4, r3
 8006102:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006106:	2200      	movs	r2, #0
 8006108:	673b      	str	r3, [r7, #112]	@ 0x70
 800610a:	677a      	str	r2, [r7, #116]	@ 0x74
 800610c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006110:	4642      	mov	r2, r8
 8006112:	464b      	mov	r3, r9
 8006114:	1891      	adds	r1, r2, r2
 8006116:	60b9      	str	r1, [r7, #8]
 8006118:	415b      	adcs	r3, r3
 800611a:	60fb      	str	r3, [r7, #12]
 800611c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006120:	4641      	mov	r1, r8
 8006122:	1851      	adds	r1, r2, r1
 8006124:	6039      	str	r1, [r7, #0]
 8006126:	4649      	mov	r1, r9
 8006128:	414b      	adcs	r3, r1
 800612a:	607b      	str	r3, [r7, #4]
 800612c:	f04f 0200 	mov.w	r2, #0
 8006130:	f04f 0300 	mov.w	r3, #0
 8006134:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006138:	4659      	mov	r1, fp
 800613a:	00cb      	lsls	r3, r1, #3
 800613c:	4651      	mov	r1, sl
 800613e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006142:	4651      	mov	r1, sl
 8006144:	00ca      	lsls	r2, r1, #3
 8006146:	4610      	mov	r0, r2
 8006148:	4619      	mov	r1, r3
 800614a:	4603      	mov	r3, r0
 800614c:	4642      	mov	r2, r8
 800614e:	189b      	adds	r3, r3, r2
 8006150:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006152:	464b      	mov	r3, r9
 8006154:	460a      	mov	r2, r1
 8006156:	eb42 0303 	adc.w	r3, r2, r3
 800615a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800615c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	663b      	str	r3, [r7, #96]	@ 0x60
 8006166:	667a      	str	r2, [r7, #100]	@ 0x64
 8006168:	f04f 0200 	mov.w	r2, #0
 800616c:	f04f 0300 	mov.w	r3, #0
 8006170:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006174:	4649      	mov	r1, r9
 8006176:	008b      	lsls	r3, r1, #2
 8006178:	4641      	mov	r1, r8
 800617a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800617e:	4641      	mov	r1, r8
 8006180:	008a      	lsls	r2, r1, #2
 8006182:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006186:	f7fa fcf9 	bl	8000b7c <__aeabi_uldivmod>
 800618a:	4602      	mov	r2, r0
 800618c:	460b      	mov	r3, r1
 800618e:	4b0d      	ldr	r3, [pc, #52]	@ (80061c4 <UART_SetConfig+0x4e4>)
 8006190:	fba3 1302 	umull	r1, r3, r3, r2
 8006194:	095b      	lsrs	r3, r3, #5
 8006196:	2164      	movs	r1, #100	@ 0x64
 8006198:	fb01 f303 	mul.w	r3, r1, r3
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	011b      	lsls	r3, r3, #4
 80061a0:	3332      	adds	r3, #50	@ 0x32
 80061a2:	4a08      	ldr	r2, [pc, #32]	@ (80061c4 <UART_SetConfig+0x4e4>)
 80061a4:	fba2 2303 	umull	r2, r3, r2, r3
 80061a8:	095b      	lsrs	r3, r3, #5
 80061aa:	f003 020f 	and.w	r2, r3, #15
 80061ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4422      	add	r2, r4
 80061b6:	609a      	str	r2, [r3, #8]
}
 80061b8:	bf00      	nop
 80061ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80061be:	46bd      	mov	sp, r7
 80061c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061c4:	51eb851f 	.word	0x51eb851f

080061c8 <DEV_SPI_WRite>:
	HAL_Delay(xms);
}


void DEV_SPI_WRite(UBYTE _dat)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	4603      	mov	r3, r0
 80061d0:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&_dat, 1, 500);
 80061d2:	1df9      	adds	r1, r7, #7
 80061d4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80061d8:	2201      	movs	r2, #1
 80061da:	4803      	ldr	r0, [pc, #12]	@ (80061e8 <DEV_SPI_WRite+0x20>)
 80061dc:	f7fe fa41 	bl	8004662 <HAL_SPI_Transmit>
}
 80061e0:	bf00      	nop
 80061e2:	3708      	adds	r7, #8
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	2000013c 	.word	0x2000013c

080061ec <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	af00      	add	r7, sp, #0
    DEV_Digital_Write(DEV_DC_PIN, 1);
 80061f0:	2201      	movs	r2, #1
 80061f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80061f6:	480b      	ldr	r0, [pc, #44]	@ (8006224 <DEV_Module_Init+0x38>)
 80061f8:	f7fc fef2 	bl	8002fe0 <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_CS_PIN, 1);
 80061fc:	2201      	movs	r2, #1
 80061fe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006202:	4808      	ldr	r0, [pc, #32]	@ (8006224 <DEV_Module_Init+0x38>)
 8006204:	f7fc feec 	bl	8002fe0 <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_RST_PIN, 1);
 8006208:	2201      	movs	r2, #1
 800620a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800620e:	4805      	ldr	r0, [pc, #20]	@ (8006224 <DEV_Module_Init+0x38>)
 8006210:	f7fc fee6 	bl	8002fe0 <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8006214:	2104      	movs	r1, #4
 8006216:	4804      	ldr	r0, [pc, #16]	@ (8006228 <DEV_Module_Init+0x3c>)
 8006218:	f7fe fd8c 	bl	8004d34 <HAL_TIM_PWM_Start>
		return 0;
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	bd80      	pop	{r7, pc}
 8006222:	bf00      	nop
 8006224:	40020400 	.word	0x40020400
 8006228:	20000198 	.word	0x20000198

0800622c <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 800622c:	b590      	push	{r4, r7, lr}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	4604      	mov	r4, r0
 8006234:	4608      	mov	r0, r1
 8006236:	4611      	mov	r1, r2
 8006238:	461a      	mov	r2, r3
 800623a:	4623      	mov	r3, r4
 800623c:	80fb      	strh	r3, [r7, #6]
 800623e:	4603      	mov	r3, r0
 8006240:	80bb      	strh	r3, [r7, #4]
 8006242:	460b      	mov	r3, r1
 8006244:	807b      	strh	r3, [r7, #2]
 8006246:	4613      	mov	r3, r2
 8006248:	803b      	strh	r3, [r7, #0]
    Paint.WidthMemory = Width;
 800624a:	4a1c      	ldr	r2, [pc, #112]	@ (80062bc <Paint_NewImage+0x90>)
 800624c:	88fb      	ldrh	r3, [r7, #6]
 800624e:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 8006250:	4a1a      	ldr	r2, [pc, #104]	@ (80062bc <Paint_NewImage+0x90>)
 8006252:	88bb      	ldrh	r3, [r7, #4]
 8006254:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 8006256:	4a19      	ldr	r2, [pc, #100]	@ (80062bc <Paint_NewImage+0x90>)
 8006258:	883b      	ldrh	r3, [r7, #0]
 800625a:	8193      	strh	r3, [r2, #12]
    Paint.WidthByte = Width;
 800625c:	4a17      	ldr	r2, [pc, #92]	@ (80062bc <Paint_NewImage+0x90>)
 800625e:	88fb      	ldrh	r3, [r7, #6]
 8006260:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 8006262:	4a16      	ldr	r2, [pc, #88]	@ (80062bc <Paint_NewImage+0x90>)
 8006264:	88bb      	ldrh	r3, [r7, #4]
 8006266:	8293      	strh	r3, [r2, #20]
    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
 8006268:	4b14      	ldr	r3, [pc, #80]	@ (80062bc <Paint_NewImage+0x90>)
 800626a:	8a5b      	ldrh	r3, [r3, #18]
 800626c:	b29b      	uxth	r3, r3
 800626e:	4619      	mov	r1, r3
 8006270:	4b12      	ldr	r3, [pc, #72]	@ (80062bc <Paint_NewImage+0x90>)
 8006272:	8a9b      	ldrh	r3, [r3, #20]
 8006274:	b29b      	uxth	r3, r3
 8006276:	461a      	mov	r2, r3
 8006278:	4811      	ldr	r0, [pc, #68]	@ (80062c0 <Paint_NewImage+0x94>)
 800627a:	f000 fdfb 	bl	8006e74 <iprintf>
   
    Paint.Rotate = Rotate;
 800627e:	4a0f      	ldr	r2, [pc, #60]	@ (80062bc <Paint_NewImage+0x90>)
 8006280:	887b      	ldrh	r3, [r7, #2]
 8006282:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8006284:	4b0d      	ldr	r3, [pc, #52]	@ (80062bc <Paint_NewImage+0x90>)
 8006286:	2200      	movs	r2, #0
 8006288:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 800628a:	887b      	ldrh	r3, [r7, #2]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d002      	beq.n	8006296 <Paint_NewImage+0x6a>
 8006290:	887b      	ldrh	r3, [r7, #2]
 8006292:	2bb4      	cmp	r3, #180	@ 0xb4
 8006294:	d106      	bne.n	80062a4 <Paint_NewImage+0x78>
        Paint.Width = Width;
 8006296:	4a09      	ldr	r2, [pc, #36]	@ (80062bc <Paint_NewImage+0x90>)
 8006298:	88fb      	ldrh	r3, [r7, #6]
 800629a:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 800629c:	4a07      	ldr	r2, [pc, #28]	@ (80062bc <Paint_NewImage+0x90>)
 800629e:	88bb      	ldrh	r3, [r7, #4]
 80062a0:	80d3      	strh	r3, [r2, #6]
 80062a2:	e006      	b.n	80062b2 <Paint_NewImage+0x86>
    } else {
        Paint.Width = Height;
 80062a4:	4a05      	ldr	r2, [pc, #20]	@ (80062bc <Paint_NewImage+0x90>)
 80062a6:	88bb      	ldrh	r3, [r7, #4]
 80062a8:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 80062aa:	4a04      	ldr	r2, [pc, #16]	@ (80062bc <Paint_NewImage+0x90>)
 80062ac:	88fb      	ldrh	r3, [r7, #6]
 80062ae:	80d3      	strh	r3, [r2, #6]
    }
}
 80062b0:	bf00      	nop
 80062b2:	bf00      	nop
 80062b4:	370c      	adds	r7, #12
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd90      	pop	{r4, r7, pc}
 80062ba:	bf00      	nop
 80062bc:	20000304 	.word	0x20000304
 80062c0:	08007f7c 	.word	0x08007f7c

080062c4 <Paint_SetClearFuntion>:
function:	Select Clear Funtion
parameter:
      Clear :   Pointer to Clear funtion 
******************************************************************************/
void Paint_SetClearFuntion(void (*Clear)(UWORD))
{
 80062c4:	b480      	push	{r7}
 80062c6:	b083      	sub	sp, #12
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  CLEAR=Clear;
 80062cc:	4a04      	ldr	r2, [pc, #16]	@ (80062e0 <Paint_SetClearFuntion+0x1c>)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6013      	str	r3, [r2, #0]
}
 80062d2:	bf00      	nop
 80062d4:	370c      	adds	r7, #12
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop
 80062e0:	20000320 	.word	0x20000320

080062e4 <Paint_SetDisplayFuntion>:
function:	Select DisplayF untion
parameter:
      Display :   Pointer to display funtion 
******************************************************************************/
void Paint_SetDisplayFuntion(void (*Display)(UWORD,UWORD,UWORD))
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  DISPLAY=Display;
 80062ec:	4a04      	ldr	r2, [pc, #16]	@ (8006300 <Paint_SetDisplayFuntion+0x1c>)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6013      	str	r3, [r2, #0]
}
 80062f2:	bf00      	nop
 80062f4:	370c      	adds	r7, #12
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop
 8006300:	2000031c 	.word	0x2000031c

08006304 <Paint_SetRotate>:
function:	Select Image Rotate
parameter:
    Rotate   :   0,90,180,270
******************************************************************************/
void Paint_SetRotate(UWORD Rotate)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b082      	sub	sp, #8
 8006308:	af00      	add	r7, sp, #0
 800630a:	4603      	mov	r3, r0
 800630c:	80fb      	strh	r3, [r7, #6]
    if(Rotate == ROTATE_0 || Rotate == ROTATE_90 || Rotate == ROTATE_180 || Rotate == ROTATE_270) {
 800630e:	88fb      	ldrh	r3, [r7, #6]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d009      	beq.n	8006328 <Paint_SetRotate+0x24>
 8006314:	88fb      	ldrh	r3, [r7, #6]
 8006316:	2b5a      	cmp	r3, #90	@ 0x5a
 8006318:	d006      	beq.n	8006328 <Paint_SetRotate+0x24>
 800631a:	88fb      	ldrh	r3, [r7, #6]
 800631c:	2bb4      	cmp	r3, #180	@ 0xb4
 800631e:	d003      	beq.n	8006328 <Paint_SetRotate+0x24>
 8006320:	88fb      	ldrh	r3, [r7, #6]
 8006322:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8006326:	d108      	bne.n	800633a <Paint_SetRotate+0x36>
        Debug("Set image Rotate %d\r\n", Rotate);
 8006328:	88fb      	ldrh	r3, [r7, #6]
 800632a:	4619      	mov	r1, r3
 800632c:	4807      	ldr	r0, [pc, #28]	@ (800634c <Paint_SetRotate+0x48>)
 800632e:	f000 fda1 	bl	8006e74 <iprintf>
        Paint.Rotate = Rotate;
 8006332:	4a07      	ldr	r2, [pc, #28]	@ (8006350 <Paint_SetRotate+0x4c>)
 8006334:	88fb      	ldrh	r3, [r7, #6]
 8006336:	81d3      	strh	r3, [r2, #14]
 8006338:	e003      	b.n	8006342 <Paint_SetRotate+0x3e>
    } else {
        Debug("rotate = 0, 90, 180, 270\r\n");
 800633a:	4806      	ldr	r0, [pc, #24]	@ (8006354 <Paint_SetRotate+0x50>)
 800633c:	f000 fe02 	bl	8006f44 <puts>
      //  exit(0);
    }
}
 8006340:	bf00      	nop
 8006342:	bf00      	nop
 8006344:	3708      	adds	r7, #8
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	08007fa0 	.word	0x08007fa0
 8006350:	20000304 	.word	0x20000304
 8006354:	08007fc0 	.word	0x08007fc0

08006358 <Paint_SetPixel>:
    Xpoint  :   At point X
    Ypoint  :   At point Y
    Color   :   Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	4603      	mov	r3, r0
 8006360:	80fb      	strh	r3, [r7, #6]
 8006362:	460b      	mov	r3, r1
 8006364:	80bb      	strh	r3, [r7, #4]
 8006366:	4613      	mov	r3, r2
 8006368:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 800636a:	4b50      	ldr	r3, [pc, #320]	@ (80064ac <Paint_SetPixel+0x154>)
 800636c:	889b      	ldrh	r3, [r3, #4]
 800636e:	b29b      	uxth	r3, r3
 8006370:	88fa      	ldrh	r2, [r7, #6]
 8006372:	429a      	cmp	r2, r3
 8006374:	d805      	bhi.n	8006382 <Paint_SetPixel+0x2a>
 8006376:	4b4d      	ldr	r3, [pc, #308]	@ (80064ac <Paint_SetPixel+0x154>)
 8006378:	88db      	ldrh	r3, [r3, #6]
 800637a:	b29b      	uxth	r3, r3
 800637c:	88ba      	ldrh	r2, [r7, #4]
 800637e:	429a      	cmp	r2, r3
 8006380:	d903      	bls.n	800638a <Paint_SetPixel+0x32>
        Debug("Exceeding display boundaries\r\n");
 8006382:	484b      	ldr	r0, [pc, #300]	@ (80064b0 <Paint_SetPixel+0x158>)
 8006384:	f000 fdde 	bl	8006f44 <puts>
        return;
 8006388:	e08c      	b.n	80064a4 <Paint_SetPixel+0x14c>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 800638a:	4b48      	ldr	r3, [pc, #288]	@ (80064ac <Paint_SetPixel+0x154>)
 800638c:	89db      	ldrh	r3, [r3, #14]
 800638e:	b29b      	uxth	r3, r3
 8006390:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8006394:	d02d      	beq.n	80063f2 <Paint_SetPixel+0x9a>
 8006396:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800639a:	f300 8080 	bgt.w	800649e <Paint_SetPixel+0x146>
 800639e:	2bb4      	cmp	r3, #180	@ 0xb4
 80063a0:	d016      	beq.n	80063d0 <Paint_SetPixel+0x78>
 80063a2:	2bb4      	cmp	r3, #180	@ 0xb4
 80063a4:	dc7b      	bgt.n	800649e <Paint_SetPixel+0x146>
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d002      	beq.n	80063b0 <Paint_SetPixel+0x58>
 80063aa:	2b5a      	cmp	r3, #90	@ 0x5a
 80063ac:	d005      	beq.n	80063ba <Paint_SetPixel+0x62>
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;

    default:
        return;
 80063ae:	e076      	b.n	800649e <Paint_SetPixel+0x146>
        X = Xpoint;
 80063b0:	88fb      	ldrh	r3, [r7, #6]
 80063b2:	81fb      	strh	r3, [r7, #14]
        Y = Ypoint;  
 80063b4:	88bb      	ldrh	r3, [r7, #4]
 80063b6:	81bb      	strh	r3, [r7, #12]
        break;
 80063b8:	e026      	b.n	8006408 <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Ypoint - 1;
 80063ba:	4b3c      	ldr	r3, [pc, #240]	@ (80064ac <Paint_SetPixel+0x154>)
 80063bc:	891b      	ldrh	r3, [r3, #8]
 80063be:	b29a      	uxth	r2, r3
 80063c0:	88bb      	ldrh	r3, [r7, #4]
 80063c2:	1ad3      	subs	r3, r2, r3
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	3b01      	subs	r3, #1
 80063c8:	81fb      	strh	r3, [r7, #14]
        Y = Xpoint;
 80063ca:	88fb      	ldrh	r3, [r7, #6]
 80063cc:	81bb      	strh	r3, [r7, #12]
        break;
 80063ce:	e01b      	b.n	8006408 <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Xpoint - 1;
 80063d0:	4b36      	ldr	r3, [pc, #216]	@ (80064ac <Paint_SetPixel+0x154>)
 80063d2:	891b      	ldrh	r3, [r3, #8]
 80063d4:	b29a      	uxth	r2, r3
 80063d6:	88fb      	ldrh	r3, [r7, #6]
 80063d8:	1ad3      	subs	r3, r2, r3
 80063da:	b29b      	uxth	r3, r3
 80063dc:	3b01      	subs	r3, #1
 80063de:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Ypoint - 1;
 80063e0:	4b32      	ldr	r3, [pc, #200]	@ (80064ac <Paint_SetPixel+0x154>)
 80063e2:	895b      	ldrh	r3, [r3, #10]
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	88bb      	ldrh	r3, [r7, #4]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	3b01      	subs	r3, #1
 80063ee:	81bb      	strh	r3, [r7, #12]
        break;
 80063f0:	e00a      	b.n	8006408 <Paint_SetPixel+0xb0>
        X = Ypoint;
 80063f2:	88bb      	ldrh	r3, [r7, #4]
 80063f4:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Xpoint - 1;
 80063f6:	4b2d      	ldr	r3, [pc, #180]	@ (80064ac <Paint_SetPixel+0x154>)
 80063f8:	895b      	ldrh	r3, [r3, #10]
 80063fa:	b29a      	uxth	r2, r3
 80063fc:	88fb      	ldrh	r3, [r7, #6]
 80063fe:	1ad3      	subs	r3, r2, r3
 8006400:	b29b      	uxth	r3, r3
 8006402:	3b01      	subs	r3, #1
 8006404:	81bb      	strh	r3, [r7, #12]
        break;
 8006406:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 8006408:	4b28      	ldr	r3, [pc, #160]	@ (80064ac <Paint_SetPixel+0x154>)
 800640a:	8a1b      	ldrh	r3, [r3, #16]
 800640c:	b29b      	uxth	r3, r3
 800640e:	2b03      	cmp	r3, #3
 8006410:	d847      	bhi.n	80064a2 <Paint_SetPixel+0x14a>
 8006412:	a201      	add	r2, pc, #4	@ (adr r2, 8006418 <Paint_SetPixel+0xc0>)
 8006414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006418:	0800646f 	.word	0x0800646f
 800641c:	08006429 	.word	0x08006429
 8006420:	0800643b 	.word	0x0800643b
 8006424:	0800644d 	.word	0x0800644d
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 8006428:	4b20      	ldr	r3, [pc, #128]	@ (80064ac <Paint_SetPixel+0x154>)
 800642a:	891b      	ldrh	r3, [r3, #8]
 800642c:	b29a      	uxth	r2, r3
 800642e:	89fb      	ldrh	r3, [r7, #14]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	b29b      	uxth	r3, r3
 8006434:	3b01      	subs	r3, #1
 8006436:	81fb      	strh	r3, [r7, #14]
        break;
 8006438:	e01a      	b.n	8006470 <Paint_SetPixel+0x118>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 800643a:	4b1c      	ldr	r3, [pc, #112]	@ (80064ac <Paint_SetPixel+0x154>)
 800643c:	895b      	ldrh	r3, [r3, #10]
 800643e:	b29a      	uxth	r2, r3
 8006440:	89bb      	ldrh	r3, [r7, #12]
 8006442:	1ad3      	subs	r3, r2, r3
 8006444:	b29b      	uxth	r3, r3
 8006446:	3b01      	subs	r3, #1
 8006448:	81bb      	strh	r3, [r7, #12]
        break;
 800644a:	e011      	b.n	8006470 <Paint_SetPixel+0x118>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 800644c:	4b17      	ldr	r3, [pc, #92]	@ (80064ac <Paint_SetPixel+0x154>)
 800644e:	891b      	ldrh	r3, [r3, #8]
 8006450:	b29a      	uxth	r2, r3
 8006452:	89fb      	ldrh	r3, [r7, #14]
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	b29b      	uxth	r3, r3
 8006458:	3b01      	subs	r3, #1
 800645a:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Y - 1;
 800645c:	4b13      	ldr	r3, [pc, #76]	@ (80064ac <Paint_SetPixel+0x154>)
 800645e:	895b      	ldrh	r3, [r3, #10]
 8006460:	b29a      	uxth	r2, r3
 8006462:	89bb      	ldrh	r3, [r7, #12]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	b29b      	uxth	r3, r3
 8006468:	3b01      	subs	r3, #1
 800646a:	81bb      	strh	r3, [r7, #12]
        break;
 800646c:	e000      	b.n	8006470 <Paint_SetPixel+0x118>
        break;
 800646e:	bf00      	nop
    default:
        return;
    }

    // printf("x = %d, y = %d\r\n", X, Y);
    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8006470:	4b0e      	ldr	r3, [pc, #56]	@ (80064ac <Paint_SetPixel+0x154>)
 8006472:	891b      	ldrh	r3, [r3, #8]
 8006474:	b29b      	uxth	r3, r3
 8006476:	89fa      	ldrh	r2, [r7, #14]
 8006478:	429a      	cmp	r2, r3
 800647a:	d805      	bhi.n	8006488 <Paint_SetPixel+0x130>
 800647c:	4b0b      	ldr	r3, [pc, #44]	@ (80064ac <Paint_SetPixel+0x154>)
 800647e:	895b      	ldrh	r3, [r3, #10]
 8006480:	b29b      	uxth	r3, r3
 8006482:	89ba      	ldrh	r2, [r7, #12]
 8006484:	429a      	cmp	r2, r3
 8006486:	d903      	bls.n	8006490 <Paint_SetPixel+0x138>
        Debug("Exceeding display boundaries\r\n");
 8006488:	4809      	ldr	r0, [pc, #36]	@ (80064b0 <Paint_SetPixel+0x158>)
 800648a:	f000 fd5b 	bl	8006f44 <puts>
        return;
 800648e:	e009      	b.n	80064a4 <Paint_SetPixel+0x14c>
    }
    
   // UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
		DISPLAY(X,Y, Color);
 8006490:	4b08      	ldr	r3, [pc, #32]	@ (80064b4 <Paint_SetPixel+0x15c>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	887a      	ldrh	r2, [r7, #2]
 8006496:	89b9      	ldrh	r1, [r7, #12]
 8006498:	89f8      	ldrh	r0, [r7, #14]
 800649a:	4798      	blx	r3
 800649c:	e002      	b.n	80064a4 <Paint_SetPixel+0x14c>
        return;
 800649e:	bf00      	nop
 80064a0:	e000      	b.n	80064a4 <Paint_SetPixel+0x14c>
        return;
 80064a2:	bf00      	nop
}
 80064a4:	3710      	adds	r7, #16
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
 80064aa:	bf00      	nop
 80064ac:	20000304 	.word	0x20000304
 80064b0:	0800807c 	.word	0x0800807c
 80064b4:	2000031c 	.word	0x2000031c

080064b8 <Paint_Clear>:
function:	Clear the color of the picture
parameter:
    Color   :   Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{	
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
 80064be:	4603      	mov	r3, r0
 80064c0:	80fb      	strh	r3, [r7, #6]
	CLEAR(Color);
 80064c2:	4b04      	ldr	r3, [pc, #16]	@ (80064d4 <Paint_Clear+0x1c>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	88fa      	ldrh	r2, [r7, #6]
 80064c8:	4610      	mov	r0, r2
 80064ca:	4798      	blx	r3
}
 80064cc:	bf00      	nop
 80064ce:	3708      	adds	r7, #8
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	20000320 	.word	0x20000320

080064d8 <Paint_DrawChar>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Background, UWORD Color_Foreground)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b088      	sub	sp, #32
 80064dc:	af00      	add	r7, sp, #0
 80064de:	607b      	str	r3, [r7, #4]
 80064e0:	4603      	mov	r3, r0
 80064e2:	81fb      	strh	r3, [r7, #14]
 80064e4:	460b      	mov	r3, r1
 80064e6:	81bb      	strh	r3, [r7, #12]
 80064e8:	4613      	mov	r3, r2
 80064ea:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 80064ec:	4b4e      	ldr	r3, [pc, #312]	@ (8006628 <Paint_DrawChar+0x150>)
 80064ee:	889b      	ldrh	r3, [r3, #4]
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	89fa      	ldrh	r2, [r7, #14]
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d805      	bhi.n	8006504 <Paint_DrawChar+0x2c>
 80064f8:	4b4b      	ldr	r3, [pc, #300]	@ (8006628 <Paint_DrawChar+0x150>)
 80064fa:	88db      	ldrh	r3, [r3, #6]
 80064fc:	b29b      	uxth	r3, r3
 80064fe:	89ba      	ldrh	r2, [r7, #12]
 8006500:	429a      	cmp	r2, r3
 8006502:	d903      	bls.n	800650c <Paint_DrawChar+0x34>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 8006504:	4849      	ldr	r0, [pc, #292]	@ (800662c <Paint_DrawChar+0x154>)
 8006506:	f000 fd1d 	bl	8006f44 <puts>
        return;
 800650a:	e089      	b.n	8006620 <Paint_DrawChar+0x148>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 800650c:	7afb      	ldrb	r3, [r7, #11]
 800650e:	3b20      	subs	r3, #32
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	88d2      	ldrh	r2, [r2, #6]
 8006514:	fb02 f303 	mul.w	r3, r2, r3
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	8892      	ldrh	r2, [r2, #4]
 800651c:	08d2      	lsrs	r2, r2, #3
 800651e:	b292      	uxth	r2, r2
 8006520:	4611      	mov	r1, r2
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	8892      	ldrh	r2, [r2, #4]
 8006526:	f002 0207 	and.w	r2, r2, #7
 800652a:	b292      	uxth	r2, r2
 800652c:	2a00      	cmp	r2, #0
 800652e:	bf14      	ite	ne
 8006530:	2201      	movne	r2, #1
 8006532:	2200      	moveq	r2, #0
 8006534:	b2d2      	uxtb	r2, r2
 8006536:	440a      	add	r2, r1
 8006538:	fb02 f303 	mul.w	r3, r2, r3
 800653c:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	4413      	add	r3, r2
 8006546:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 8006548:	2300      	movs	r3, #0
 800654a:	83fb      	strh	r3, [r7, #30]
 800654c:	e063      	b.n	8006616 <Paint_DrawChar+0x13e>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 800654e:	2300      	movs	r3, #0
 8006550:	83bb      	strh	r3, [r7, #28]
 8006552:	e04e      	b.n	80065f2 <Paint_DrawChar+0x11a>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8006554:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006556:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800655a:	4293      	cmp	r3, r2
 800655c:	d118      	bne.n	8006590 <Paint_DrawChar+0xb8>
                if (*ptr & (0x80 >> (Column % 8)))
 800655e:	69bb      	ldr	r3, [r7, #24]
 8006560:	781b      	ldrb	r3, [r3, #0]
 8006562:	4619      	mov	r1, r3
 8006564:	8bbb      	ldrh	r3, [r7, #28]
 8006566:	f003 0307 	and.w	r3, r3, #7
 800656a:	2280      	movs	r2, #128	@ 0x80
 800656c:	fa42 f303 	asr.w	r3, r2, r3
 8006570:	400b      	ands	r3, r1
 8006572:	2b00      	cmp	r3, #0
 8006574:	d031      	beq.n	80065da <Paint_DrawChar+0x102>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 8006576:	89fa      	ldrh	r2, [r7, #14]
 8006578:	8bbb      	ldrh	r3, [r7, #28]
 800657a:	4413      	add	r3, r2
 800657c:	b298      	uxth	r0, r3
 800657e:	89ba      	ldrh	r2, [r7, #12]
 8006580:	8bfb      	ldrh	r3, [r7, #30]
 8006582:	4413      	add	r3, r2
 8006584:	b29b      	uxth	r3, r3
 8006586:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8006588:	4619      	mov	r1, r3
 800658a:	f7ff fee5 	bl	8006358 <Paint_SetPixel>
 800658e:	e024      	b.n	80065da <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 8006590:	69bb      	ldr	r3, [r7, #24]
 8006592:	781b      	ldrb	r3, [r3, #0]
 8006594:	4619      	mov	r1, r3
 8006596:	8bbb      	ldrh	r3, [r7, #28]
 8006598:	f003 0307 	and.w	r3, r3, #7
 800659c:	2280      	movs	r2, #128	@ 0x80
 800659e:	fa42 f303 	asr.w	r3, r2, r3
 80065a2:	400b      	ands	r3, r1
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d00c      	beq.n	80065c2 <Paint_DrawChar+0xea>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 80065a8:	89fa      	ldrh	r2, [r7, #14]
 80065aa:	8bbb      	ldrh	r3, [r7, #28]
 80065ac:	4413      	add	r3, r2
 80065ae:	b298      	uxth	r0, r3
 80065b0:	89ba      	ldrh	r2, [r7, #12]
 80065b2:	8bfb      	ldrh	r3, [r7, #30]
 80065b4:	4413      	add	r3, r2
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80065ba:	4619      	mov	r1, r3
 80065bc:	f7ff fecc 	bl	8006358 <Paint_SetPixel>
 80065c0:	e00b      	b.n	80065da <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 80065c2:	89fa      	ldrh	r2, [r7, #14]
 80065c4:	8bbb      	ldrh	r3, [r7, #28]
 80065c6:	4413      	add	r3, r2
 80065c8:	b298      	uxth	r0, r3
 80065ca:	89ba      	ldrh	r2, [r7, #12]
 80065cc:	8bfb      	ldrh	r3, [r7, #30]
 80065ce:	4413      	add	r3, r2
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80065d4:	4619      	mov	r1, r3
 80065d6:	f7ff febf 	bl	8006358 <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 80065da:	8bbb      	ldrh	r3, [r7, #28]
 80065dc:	f003 0307 	and.w	r3, r3, #7
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	2b07      	cmp	r3, #7
 80065e4:	d102      	bne.n	80065ec <Paint_DrawChar+0x114>
                ptr++;
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	3301      	adds	r3, #1
 80065ea:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 80065ec:	8bbb      	ldrh	r3, [r7, #28]
 80065ee:	3301      	adds	r3, #1
 80065f0:	83bb      	strh	r3, [r7, #28]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	889b      	ldrh	r3, [r3, #4]
 80065f6:	8bba      	ldrh	r2, [r7, #28]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d3ab      	bcc.n	8006554 <Paint_DrawChar+0x7c>
        }// Write a line
        if (Font->Width % 8 != 0)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	889b      	ldrh	r3, [r3, #4]
 8006600:	f003 0307 	and.w	r3, r3, #7
 8006604:	b29b      	uxth	r3, r3
 8006606:	2b00      	cmp	r3, #0
 8006608:	d002      	beq.n	8006610 <Paint_DrawChar+0x138>
            ptr++;
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	3301      	adds	r3, #1
 800660e:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 8006610:	8bfb      	ldrh	r3, [r7, #30]
 8006612:	3301      	adds	r3, #1
 8006614:	83fb      	strh	r3, [r7, #30]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	88db      	ldrh	r3, [r3, #6]
 800661a:	8bfa      	ldrh	r2, [r7, #30]
 800661c:	429a      	cmp	r2, r3
 800661e:	d396      	bcc.n	800654e <Paint_DrawChar+0x76>
    }// Write all
}
 8006620:	3720      	adds	r7, #32
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
 8006626:	bf00      	nop
 8006628:	20000304 	.word	0x20000304
 800662c:	08008198 	.word	0x08008198

08006630 <Paint_DrawString_EN>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Background, UWORD Color_Foreground )
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b088      	sub	sp, #32
 8006634:	af02      	add	r7, sp, #8
 8006636:	60ba      	str	r2, [r7, #8]
 8006638:	607b      	str	r3, [r7, #4]
 800663a:	4603      	mov	r3, r0
 800663c:	81fb      	strh	r3, [r7, #14]
 800663e:	460b      	mov	r3, r1
 8006640:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 8006642:	89fb      	ldrh	r3, [r7, #14]
 8006644:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 8006646:	89bb      	ldrh	r3, [r7, #12]
 8006648:	82bb      	strh	r3, [r7, #20]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 800664a:	4b23      	ldr	r3, [pc, #140]	@ (80066d8 <Paint_DrawString_EN+0xa8>)
 800664c:	889b      	ldrh	r3, [r3, #4]
 800664e:	b29b      	uxth	r3, r3
 8006650:	89fa      	ldrh	r2, [r7, #14]
 8006652:	429a      	cmp	r2, r3
 8006654:	d805      	bhi.n	8006662 <Paint_DrawString_EN+0x32>
 8006656:	4b20      	ldr	r3, [pc, #128]	@ (80066d8 <Paint_DrawString_EN+0xa8>)
 8006658:	88db      	ldrh	r3, [r3, #6]
 800665a:	b29b      	uxth	r3, r3
 800665c:	89ba      	ldrh	r2, [r7, #12]
 800665e:	429a      	cmp	r2, r3
 8006660:	d933      	bls.n	80066ca <Paint_DrawString_EN+0x9a>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 8006662:	481e      	ldr	r0, [pc, #120]	@ (80066dc <Paint_DrawString_EN+0xac>)
 8006664:	f000 fc6e 	bl	8006f44 <puts>
        return;
 8006668:	e033      	b.n	80066d2 <Paint_DrawString_EN+0xa2>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 800666a:	8afb      	ldrh	r3, [r7, #22]
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	8892      	ldrh	r2, [r2, #4]
 8006670:	4413      	add	r3, r2
 8006672:	4a19      	ldr	r2, [pc, #100]	@ (80066d8 <Paint_DrawString_EN+0xa8>)
 8006674:	8892      	ldrh	r2, [r2, #4]
 8006676:	b292      	uxth	r2, r2
 8006678:	4293      	cmp	r3, r2
 800667a:	dd06      	ble.n	800668a <Paint_DrawString_EN+0x5a>
            Xpoint = Xstart;
 800667c:	89fb      	ldrh	r3, [r7, #14]
 800667e:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	88da      	ldrh	r2, [r3, #6]
 8006684:	8abb      	ldrh	r3, [r7, #20]
 8006686:	4413      	add	r3, r2
 8006688:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 800668a:	8abb      	ldrh	r3, [r7, #20]
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	88d2      	ldrh	r2, [r2, #6]
 8006690:	4413      	add	r3, r2
 8006692:	4a11      	ldr	r2, [pc, #68]	@ (80066d8 <Paint_DrawString_EN+0xa8>)
 8006694:	88d2      	ldrh	r2, [r2, #6]
 8006696:	b292      	uxth	r2, r2
 8006698:	4293      	cmp	r3, r2
 800669a:	dd03      	ble.n	80066a4 <Paint_DrawString_EN+0x74>
            Xpoint = Xstart;
 800669c:	89fb      	ldrh	r3, [r7, #14]
 800669e:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 80066a0:	89bb      	ldrh	r3, [r7, #12]
 80066a2:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	781a      	ldrb	r2, [r3, #0]
 80066a8:	8ab9      	ldrh	r1, [r7, #20]
 80066aa:	8af8      	ldrh	r0, [r7, #22]
 80066ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80066ae:	9301      	str	r3, [sp, #4]
 80066b0:	8c3b      	ldrh	r3, [r7, #32]
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f7ff ff0f 	bl	80064d8 <Paint_DrawChar>

        //The next character of the address
        pString ++;
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	3301      	adds	r3, #1
 80066be:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	889a      	ldrh	r2, [r3, #4]
 80066c4:	8afb      	ldrh	r3, [r7, #22]
 80066c6:	4413      	add	r3, r2
 80066c8:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	781b      	ldrb	r3, [r3, #0]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d1cb      	bne.n	800666a <Paint_DrawString_EN+0x3a>
    }
}
 80066d2:	3718      	adds	r7, #24
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	20000304 	.word	0x20000304
 80066dc:	080081d8 	.word	0x080081d8

080066e0 <LCD_2IN_Reset>:
/*******************************************************************************
function:
	Hardware reset
*******************************************************************************/
static void LCD_2IN_Reset(void)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	af00      	add	r7, sp, #0
	LCD_2IN_RST_1;
 80066e4:	2201      	movs	r2, #1
 80066e6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80066ea:	480d      	ldr	r0, [pc, #52]	@ (8006720 <LCD_2IN_Reset+0x40>)
 80066ec:	f7fc fc78 	bl	8002fe0 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 80066f0:	2064      	movs	r0, #100	@ 0x64
 80066f2:	f7fc f993 	bl	8002a1c <HAL_Delay>
	LCD_2IN_RST_0;
 80066f6:	2200      	movs	r2, #0
 80066f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80066fc:	4808      	ldr	r0, [pc, #32]	@ (8006720 <LCD_2IN_Reset+0x40>)
 80066fe:	f7fc fc6f 	bl	8002fe0 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 8006702:	2064      	movs	r0, #100	@ 0x64
 8006704:	f7fc f98a 	bl	8002a1c <HAL_Delay>
	LCD_2IN_RST_1;
 8006708:	2201      	movs	r2, #1
 800670a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800670e:	4804      	ldr	r0, [pc, #16]	@ (8006720 <LCD_2IN_Reset+0x40>)
 8006710:	f7fc fc66 	bl	8002fe0 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 8006714:	2064      	movs	r0, #100	@ 0x64
 8006716:	f7fc f981 	bl	8002a1c <HAL_Delay>
}
 800671a:	bf00      	nop
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop
 8006720:	40020400 	.word	0x40020400

08006724 <LCD_2IN_Write_Command>:
/*******************************************************************************
function:
		Write data and commands
*******************************************************************************/
static void LCD_2IN_Write_Command(UBYTE data)	 
{	
 8006724:	b580      	push	{r7, lr}
 8006726:	b082      	sub	sp, #8
 8006728:	af00      	add	r7, sp, #0
 800672a:	4603      	mov	r3, r0
 800672c:	71fb      	strb	r3, [r7, #7]
	LCD_2IN_CS_0;
 800672e:	2200      	movs	r2, #0
 8006730:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006734:	4808      	ldr	r0, [pc, #32]	@ (8006758 <LCD_2IN_Write_Command+0x34>)
 8006736:	f7fc fc53 	bl	8002fe0 <HAL_GPIO_WritePin>
	LCD_2IN_DC_0;
 800673a:	2200      	movs	r2, #0
 800673c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006740:	4805      	ldr	r0, [pc, #20]	@ (8006758 <LCD_2IN_Write_Command+0x34>)
 8006742:	f7fc fc4d 	bl	8002fe0 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE(data);
 8006746:	79fb      	ldrb	r3, [r7, #7]
 8006748:	4618      	mov	r0, r3
 800674a:	f7ff fd3d 	bl	80061c8 <DEV_SPI_WRite>
}
 800674e:	bf00      	nop
 8006750:	3708      	adds	r7, #8
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
 8006756:	bf00      	nop
 8006758:	40020400 	.word	0x40020400

0800675c <LCD_2IN_WriteData_Byte>:

static void LCD_2IN_WriteData_Byte(UBYTE data) 
{	
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
 8006762:	4603      	mov	r3, r0
 8006764:	71fb      	strb	r3, [r7, #7]
	LCD_2IN_CS_0;
 8006766:	2200      	movs	r2, #0
 8006768:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800676c:	480b      	ldr	r0, [pc, #44]	@ (800679c <LCD_2IN_WriteData_Byte+0x40>)
 800676e:	f7fc fc37 	bl	8002fe0 <HAL_GPIO_WritePin>
	LCD_2IN_DC_1;
 8006772:	2201      	movs	r2, #1
 8006774:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006778:	4808      	ldr	r0, [pc, #32]	@ (800679c <LCD_2IN_WriteData_Byte+0x40>)
 800677a:	f7fc fc31 	bl	8002fe0 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE(data);  
 800677e:	79fb      	ldrb	r3, [r7, #7]
 8006780:	4618      	mov	r0, r3
 8006782:	f7ff fd21 	bl	80061c8 <DEV_SPI_WRite>
	LCD_2IN_CS_1;
 8006786:	2201      	movs	r2, #1
 8006788:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800678c:	4803      	ldr	r0, [pc, #12]	@ (800679c <LCD_2IN_WriteData_Byte+0x40>)
 800678e:	f7fc fc27 	bl	8002fe0 <HAL_GPIO_WritePin>
}  
 8006792:	bf00      	nop
 8006794:	3708      	adds	r7, #8
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	40020400 	.word	0x40020400

080067a0 <LCD_2IN_WriteData_Word>:

void LCD_2IN_WriteData_Word(UWORD data)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	4603      	mov	r3, r0
 80067a8:	80fb      	strh	r3, [r7, #6]
	LCD_2IN_CS_0;
 80067aa:	2200      	movs	r2, #0
 80067ac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80067b0:	480f      	ldr	r0, [pc, #60]	@ (80067f0 <LCD_2IN_WriteData_Word+0x50>)
 80067b2:	f7fc fc15 	bl	8002fe0 <HAL_GPIO_WritePin>
	LCD_2IN_DC_1;
 80067b6:	2201      	movs	r2, #1
 80067b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80067bc:	480c      	ldr	r0, [pc, #48]	@ (80067f0 <LCD_2IN_WriteData_Word+0x50>)
 80067be:	f7fc fc0f 	bl	8002fe0 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE((data>>8) & 0xff);
 80067c2:	88fb      	ldrh	r3, [r7, #6]
 80067c4:	0a1b      	lsrs	r3, r3, #8
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7ff fcfc 	bl	80061c8 <DEV_SPI_WRite>
	DEV_SPI_WRITE(data);
 80067d0:	88fb      	ldrh	r3, [r7, #6]
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	4618      	mov	r0, r3
 80067d6:	f7ff fcf7 	bl	80061c8 <DEV_SPI_WRite>
	LCD_2IN_CS_1;
 80067da:	2201      	movs	r2, #1
 80067dc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80067e0:	4803      	ldr	r0, [pc, #12]	@ (80067f0 <LCD_2IN_WriteData_Word+0x50>)
 80067e2:	f7fc fbfd 	bl	8002fe0 <HAL_GPIO_WritePin>
}	  
 80067e6:	bf00      	nop
 80067e8:	3708      	adds	r7, #8
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}
 80067ee:	bf00      	nop
 80067f0:	40020400 	.word	0x40020400

080067f4 <LCD_2IN_Init>:
/******************************************************************************
function:	
		Common register initialization
******************************************************************************/
void LCD_2IN_Init(void)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	af00      	add	r7, sp, #0
	LCD_2IN_Reset();
 80067f8:	f7ff ff72 	bl	80066e0 <LCD_2IN_Reset>

	LCD_2IN_Write_Command(0x36);
 80067fc:	2036      	movs	r0, #54	@ 0x36
 80067fe:	f7ff ff91 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x00); 
 8006802:	2000      	movs	r0, #0
 8006804:	f7ff ffaa 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x3A); 
 8006808:	203a      	movs	r0, #58	@ 0x3a
 800680a:	f7ff ff8b 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x05);
 800680e:	2005      	movs	r0, #5
 8006810:	f7ff ffa4 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x21); 
 8006814:	2021      	movs	r0, #33	@ 0x21
 8006816:	f7ff ff85 	bl	8006724 <LCD_2IN_Write_Command>

	LCD_2IN_Write_Command(0x2A);
 800681a:	202a      	movs	r0, #42	@ 0x2a
 800681c:	f7ff ff82 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x00);
 8006820:	2000      	movs	r0, #0
 8006822:	f7ff ff9b 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x00);
 8006826:	2000      	movs	r0, #0
 8006828:	f7ff ff98 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x01);
 800682c:	2001      	movs	r0, #1
 800682e:	f7ff ff95 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x3F);
 8006832:	203f      	movs	r0, #63	@ 0x3f
 8006834:	f7ff ff92 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2B);
 8006838:	202b      	movs	r0, #43	@ 0x2b
 800683a:	f7ff ff73 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x00);
 800683e:	2000      	movs	r0, #0
 8006840:	f7ff ff8c 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x00);
 8006844:	2000      	movs	r0, #0
 8006846:	f7ff ff89 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x00);
 800684a:	2000      	movs	r0, #0
 800684c:	f7ff ff86 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0xEF);
 8006850:	20ef      	movs	r0, #239	@ 0xef
 8006852:	f7ff ff83 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xB2);
 8006856:	20b2      	movs	r0, #178	@ 0xb2
 8006858:	f7ff ff64 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x0C);
 800685c:	200c      	movs	r0, #12
 800685e:	f7ff ff7d 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x0C);
 8006862:	200c      	movs	r0, #12
 8006864:	f7ff ff7a 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x00);
 8006868:	2000      	movs	r0, #0
 800686a:	f7ff ff77 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x33);
 800686e:	2033      	movs	r0, #51	@ 0x33
 8006870:	f7ff ff74 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x33);
 8006874:	2033      	movs	r0, #51	@ 0x33
 8006876:	f7ff ff71 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xB7);
 800687a:	20b7      	movs	r0, #183	@ 0xb7
 800687c:	f7ff ff52 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x35); 
 8006880:	2035      	movs	r0, #53	@ 0x35
 8006882:	f7ff ff6b 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xBB);
 8006886:	20bb      	movs	r0, #187	@ 0xbb
 8006888:	f7ff ff4c 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x1F);
 800688c:	201f      	movs	r0, #31
 800688e:	f7ff ff65 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC0);
 8006892:	20c0      	movs	r0, #192	@ 0xc0
 8006894:	f7ff ff46 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x2C);
 8006898:	202c      	movs	r0, #44	@ 0x2c
 800689a:	f7ff ff5f 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC2);
 800689e:	20c2      	movs	r0, #194	@ 0xc2
 80068a0:	f7ff ff40 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x01);
 80068a4:	2001      	movs	r0, #1
 80068a6:	f7ff ff59 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC3);
 80068aa:	20c3      	movs	r0, #195	@ 0xc3
 80068ac:	f7ff ff3a 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x12);   
 80068b0:	2012      	movs	r0, #18
 80068b2:	f7ff ff53 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC4);
 80068b6:	20c4      	movs	r0, #196	@ 0xc4
 80068b8:	f7ff ff34 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x20);
 80068bc:	2020      	movs	r0, #32
 80068be:	f7ff ff4d 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC6);
 80068c2:	20c6      	movs	r0, #198	@ 0xc6
 80068c4:	f7ff ff2e 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x0F); 
 80068c8:	200f      	movs	r0, #15
 80068ca:	f7ff ff47 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xD0);
 80068ce:	20d0      	movs	r0, #208	@ 0xd0
 80068d0:	f7ff ff28 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0xA4);
 80068d4:	20a4      	movs	r0, #164	@ 0xa4
 80068d6:	f7ff ff41 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0xA1);
 80068da:	20a1      	movs	r0, #161	@ 0xa1
 80068dc:	f7ff ff3e 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xE0);
 80068e0:	20e0      	movs	r0, #224	@ 0xe0
 80068e2:	f7ff ff1f 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0xD0);
 80068e6:	20d0      	movs	r0, #208	@ 0xd0
 80068e8:	f7ff ff38 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x08);
 80068ec:	2008      	movs	r0, #8
 80068ee:	f7ff ff35 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x11);
 80068f2:	2011      	movs	r0, #17
 80068f4:	f7ff ff32 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x08);
 80068f8:	2008      	movs	r0, #8
 80068fa:	f7ff ff2f 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x0C);
 80068fe:	200c      	movs	r0, #12
 8006900:	f7ff ff2c 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x15);
 8006904:	2015      	movs	r0, #21
 8006906:	f7ff ff29 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x39);
 800690a:	2039      	movs	r0, #57	@ 0x39
 800690c:	f7ff ff26 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x33);
 8006910:	2033      	movs	r0, #51	@ 0x33
 8006912:	f7ff ff23 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x50);
 8006916:	2050      	movs	r0, #80	@ 0x50
 8006918:	f7ff ff20 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x36);
 800691c:	2036      	movs	r0, #54	@ 0x36
 800691e:	f7ff ff1d 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x13);
 8006922:	2013      	movs	r0, #19
 8006924:	f7ff ff1a 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x14);
 8006928:	2014      	movs	r0, #20
 800692a:	f7ff ff17 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x29);
 800692e:	2029      	movs	r0, #41	@ 0x29
 8006930:	f7ff ff14 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x2D);
 8006934:	202d      	movs	r0, #45	@ 0x2d
 8006936:	f7ff ff11 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xE1);
 800693a:	20e1      	movs	r0, #225	@ 0xe1
 800693c:	f7ff fef2 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0xD0);
 8006940:	20d0      	movs	r0, #208	@ 0xd0
 8006942:	f7ff ff0b 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x08);
 8006946:	2008      	movs	r0, #8
 8006948:	f7ff ff08 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x10);
 800694c:	2010      	movs	r0, #16
 800694e:	f7ff ff05 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x08);
 8006952:	2008      	movs	r0, #8
 8006954:	f7ff ff02 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x06);
 8006958:	2006      	movs	r0, #6
 800695a:	f7ff feff 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x06);
 800695e:	2006      	movs	r0, #6
 8006960:	f7ff fefc 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x39);
 8006964:	2039      	movs	r0, #57	@ 0x39
 8006966:	f7ff fef9 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x44);
 800696a:	2044      	movs	r0, #68	@ 0x44
 800696c:	f7ff fef6 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x51);
 8006970:	2051      	movs	r0, #81	@ 0x51
 8006972:	f7ff fef3 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x0B);
 8006976:	200b      	movs	r0, #11
 8006978:	f7ff fef0 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x16);
 800697c:	2016      	movs	r0, #22
 800697e:	f7ff feed 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x14);
 8006982:	2014      	movs	r0, #20
 8006984:	f7ff feea 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x2F);
 8006988:	202f      	movs	r0, #47	@ 0x2f
 800698a:	f7ff fee7 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x31);
 800698e:	2031      	movs	r0, #49	@ 0x31
 8006990:	f7ff fee4 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_Write_Command(0x21);
 8006994:	2021      	movs	r0, #33	@ 0x21
 8006996:	f7ff fec5 	bl	8006724 <LCD_2IN_Write_Command>

	LCD_2IN_Write_Command(0x11);
 800699a:	2011      	movs	r0, #17
 800699c:	f7ff fec2 	bl	8006724 <LCD_2IN_Write_Command>

	LCD_2IN_Write_Command(0x29);
 80069a0:	2029      	movs	r0, #41	@ 0x29
 80069a2:	f7ff febf 	bl	8006724 <LCD_2IN_Write_Command>
}
 80069a6:	bf00      	nop
 80069a8:	bd80      	pop	{r7, pc}

080069aa <LCD_2IN_SetWindow>:
	  Ystart:	Start UWORD y coordinate
	  Xend  :	End UWORD coordinates
	  Yend  :	End UWORD coordinatesen
******************************************************************************/
void LCD_2IN_SetWindow(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD  Yend)
{ 
 80069aa:	b590      	push	{r4, r7, lr}
 80069ac:	b083      	sub	sp, #12
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	4604      	mov	r4, r0
 80069b2:	4608      	mov	r0, r1
 80069b4:	4611      	mov	r1, r2
 80069b6:	461a      	mov	r2, r3
 80069b8:	4623      	mov	r3, r4
 80069ba:	80fb      	strh	r3, [r7, #6]
 80069bc:	4603      	mov	r3, r0
 80069be:	80bb      	strh	r3, [r7, #4]
 80069c0:	460b      	mov	r3, r1
 80069c2:	807b      	strh	r3, [r7, #2]
 80069c4:	4613      	mov	r3, r2
 80069c6:	803b      	strh	r3, [r7, #0]
	LCD_2IN_Write_Command(0x2a);
 80069c8:	202a      	movs	r0, #42	@ 0x2a
 80069ca:	f7ff feab 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(Xstart >>8);
 80069ce:	88fb      	ldrh	r3, [r7, #6]
 80069d0:	0a1b      	lsrs	r3, r3, #8
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	4618      	mov	r0, r3
 80069d8:	f7ff fec0 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Xstart & 0xff);
 80069dc:	88fb      	ldrh	r3, [r7, #6]
 80069de:	b2db      	uxtb	r3, r3
 80069e0:	4618      	mov	r0, r3
 80069e2:	f7ff febb 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte((Xend - 1) >> 8);
 80069e6:	887b      	ldrh	r3, [r7, #2]
 80069e8:	3b01      	subs	r3, #1
 80069ea:	121b      	asrs	r3, r3, #8
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7ff feb4 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte((Xend - 1) & 0xff);
 80069f4:	887b      	ldrh	r3, [r7, #2]
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	3b01      	subs	r3, #1
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7ff fead 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2b);
 8006a02:	202b      	movs	r0, #43	@ 0x2b
 8006a04:	f7ff fe8e 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(Ystart >>8);
 8006a08:	88bb      	ldrh	r3, [r7, #4]
 8006a0a:	0a1b      	lsrs	r3, r3, #8
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	4618      	mov	r0, r3
 8006a12:	f7ff fea3 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Ystart & 0xff);
 8006a16:	88bb      	ldrh	r3, [r7, #4]
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f7ff fe9e 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte((Yend - 1) >> 8);
 8006a20:	883b      	ldrh	r3, [r7, #0]
 8006a22:	3b01      	subs	r3, #1
 8006a24:	121b      	asrs	r3, r3, #8
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f7ff fe97 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte((Yend - 1) & 0xff);
 8006a2e:	883b      	ldrh	r3, [r7, #0]
 8006a30:	b2db      	uxtb	r3, r3
 8006a32:	3b01      	subs	r3, #1
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	4618      	mov	r0, r3
 8006a38:	f7ff fe90 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2C);
 8006a3c:	202c      	movs	r0, #44	@ 0x2c
 8006a3e:	f7ff fe71 	bl	8006724 <LCD_2IN_Write_Command>
}
 8006a42:	bf00      	nop
 8006a44:	370c      	adds	r7, #12
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd90      	pop	{r4, r7, pc}

08006a4a <LCD_2IN_SetCursor>:
	  Xstart: 	Start UWORD x coordinate
	  Ystart:	Start UWORD y coordinate

******************************************************************************/
void LCD_2IN_SetCursor(UWORD X, UWORD Y)
{ 
 8006a4a:	b580      	push	{r7, lr}
 8006a4c:	b082      	sub	sp, #8
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	4603      	mov	r3, r0
 8006a52:	460a      	mov	r2, r1
 8006a54:	80fb      	strh	r3, [r7, #6]
 8006a56:	4613      	mov	r3, r2
 8006a58:	80bb      	strh	r3, [r7, #4]
	LCD_2IN_Write_Command(0x2a);
 8006a5a:	202a      	movs	r0, #42	@ 0x2a
 8006a5c:	f7ff fe62 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(X >> 8);
 8006a60:	88fb      	ldrh	r3, [r7, #6]
 8006a62:	0a1b      	lsrs	r3, r3, #8
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7ff fe77 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(X);
 8006a6e:	88fb      	ldrh	r3, [r7, #6]
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	4618      	mov	r0, r3
 8006a74:	f7ff fe72 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(X >> 8);
 8006a78:	88fb      	ldrh	r3, [r7, #6]
 8006a7a:	0a1b      	lsrs	r3, r3, #8
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	b2db      	uxtb	r3, r3
 8006a80:	4618      	mov	r0, r3
 8006a82:	f7ff fe6b 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(X);
 8006a86:	88fb      	ldrh	r3, [r7, #6]
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f7ff fe66 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2b);
 8006a90:	202b      	movs	r0, #43	@ 0x2b
 8006a92:	f7ff fe47 	bl	8006724 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(Y >> 8);
 8006a96:	88bb      	ldrh	r3, [r7, #4]
 8006a98:	0a1b      	lsrs	r3, r3, #8
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f7ff fe5c 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Y);
 8006aa4:	88bb      	ldrh	r3, [r7, #4]
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7ff fe57 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Y >> 8);
 8006aae:	88bb      	ldrh	r3, [r7, #4]
 8006ab0:	0a1b      	lsrs	r3, r3, #8
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f7ff fe50 	bl	800675c <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Y);
 8006abc:	88bb      	ldrh	r3, [r7, #4]
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f7ff fe4b 	bl	800675c <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2C);
 8006ac6:	202c      	movs	r0, #44	@ 0x2c
 8006ac8:	f7ff fe2c 	bl	8006724 <LCD_2IN_Write_Command>
}
 8006acc:	bf00      	nop
 8006ace:	3708      	adds	r7, #8
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <LCD_2IN_Clear>:
function:	Clear screen function, refresh the screen to a certain color
parameter	:
	  Color :		The color you want to clear all the screen
******************************************************************************/
void LCD_2IN_Clear(UWORD Color)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b084      	sub	sp, #16
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	4603      	mov	r3, r0
 8006adc:	80fb      	strh	r3, [r7, #6]
    UWORD i,j;
    LCD_2IN_SetWindow(0, 0, LCD_2IN_WIDTH, LCD_2IN_HEIGHT);
 8006ade:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8006ae2:	22f0      	movs	r2, #240	@ 0xf0
 8006ae4:	2100      	movs	r1, #0
 8006ae6:	2000      	movs	r0, #0
 8006ae8:	f7ff ff5f 	bl	80069aa <LCD_2IN_SetWindow>

	DEV_Digital_Write(DEV_DC_PIN, 1);
 8006aec:	2201      	movs	r2, #1
 8006aee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006af2:	480f      	ldr	r0, [pc, #60]	@ (8006b30 <LCD_2IN_Clear+0x5c>)
 8006af4:	f7fc fa74 	bl	8002fe0 <HAL_GPIO_WritePin>
	for(i = 0; i < LCD_2IN_WIDTH; i++){
 8006af8:	2300      	movs	r3, #0
 8006afa:	81fb      	strh	r3, [r7, #14]
 8006afc:	e010      	b.n	8006b20 <LCD_2IN_Clear+0x4c>
		for(j = 0; j < LCD_2IN_HEIGHT; j++){
 8006afe:	2300      	movs	r3, #0
 8006b00:	81bb      	strh	r3, [r7, #12]
 8006b02:	e006      	b.n	8006b12 <LCD_2IN_Clear+0x3e>
			LCD_2IN_WriteData_Word(Color);
 8006b04:	88fb      	ldrh	r3, [r7, #6]
 8006b06:	4618      	mov	r0, r3
 8006b08:	f7ff fe4a 	bl	80067a0 <LCD_2IN_WriteData_Word>
		for(j = 0; j < LCD_2IN_HEIGHT; j++){
 8006b0c:	89bb      	ldrh	r3, [r7, #12]
 8006b0e:	3301      	adds	r3, #1
 8006b10:	81bb      	strh	r3, [r7, #12]
 8006b12:	89bb      	ldrh	r3, [r7, #12]
 8006b14:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8006b18:	d3f4      	bcc.n	8006b04 <LCD_2IN_Clear+0x30>
	for(i = 0; i < LCD_2IN_WIDTH; i++){
 8006b1a:	89fb      	ldrh	r3, [r7, #14]
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	81fb      	strh	r3, [r7, #14]
 8006b20:	89fb      	ldrh	r3, [r7, #14]
 8006b22:	2bef      	cmp	r3, #239	@ 0xef
 8006b24:	d9eb      	bls.n	8006afe <LCD_2IN_Clear+0x2a>
		}
	 }
}
 8006b26:	bf00      	nop
 8006b28:	bf00      	nop
 8006b2a:	3710      	adds	r7, #16
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	40020400 	.word	0x40020400

08006b34 <LCD_2IN_DrawPaint>:
	    X	: 	Set the X coordinate
	    Y	:	Set the Y coordinate
	  Color :	Set the color
******************************************************************************/
void LCD_2IN_DrawPaint(UWORD x, UWORD y, UWORD Color)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b082      	sub	sp, #8
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	80fb      	strh	r3, [r7, #6]
 8006b3e:	460b      	mov	r3, r1
 8006b40:	80bb      	strh	r3, [r7, #4]
 8006b42:	4613      	mov	r3, r2
 8006b44:	807b      	strh	r3, [r7, #2]
	LCD_2IN_SetCursor(x, y);
 8006b46:	88ba      	ldrh	r2, [r7, #4]
 8006b48:	88fb      	ldrh	r3, [r7, #6]
 8006b4a:	4611      	mov	r1, r2
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f7ff ff7c 	bl	8006a4a <LCD_2IN_SetCursor>
	LCD_2IN_WriteData_Word(Color); 	    
 8006b52:	887b      	ldrh	r3, [r7, #2]
 8006b54:	4618      	mov	r0, r3
 8006b56:	f7ff fe23 	bl	80067a0 <LCD_2IN_WriteData_Word>
}
 8006b5a:	bf00      	nop
 8006b5c:	3708      	adds	r7, #8
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
	...

08006b64 <LCD_2IN_SetBackLight>:
	Setting backlight
parameter	:
	  value : Range 0~1000   Duty cycle is value/1000	
*******************************************************************************/
void LCD_2IN_SetBackLight(UWORD Value)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	80fb      	strh	r3, [r7, #6]
	DEV_Set_PWM(Value);
 8006b6e:	4a04      	ldr	r2, [pc, #16]	@ (8006b80 <LCD_2IN_SetBackLight+0x1c>)
 8006b70:	88fb      	ldrh	r3, [r7, #6]
 8006b72:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8006b74:	bf00      	nop
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr
 8006b80:	40000800 	.word	0x40000800

08006b84 <malloc>:
 8006b84:	4b02      	ldr	r3, [pc, #8]	@ (8006b90 <malloc+0xc>)
 8006b86:	4601      	mov	r1, r0
 8006b88:	6818      	ldr	r0, [r3, #0]
 8006b8a:	f000 b825 	b.w	8006bd8 <_malloc_r>
 8006b8e:	bf00      	nop
 8006b90:	20000044 	.word	0x20000044

08006b94 <sbrk_aligned>:
 8006b94:	b570      	push	{r4, r5, r6, lr}
 8006b96:	4e0f      	ldr	r6, [pc, #60]	@ (8006bd4 <sbrk_aligned+0x40>)
 8006b98:	460c      	mov	r4, r1
 8006b9a:	6831      	ldr	r1, [r6, #0]
 8006b9c:	4605      	mov	r5, r0
 8006b9e:	b911      	cbnz	r1, 8006ba6 <sbrk_aligned+0x12>
 8006ba0:	f000 fb0c 	bl	80071bc <_sbrk_r>
 8006ba4:	6030      	str	r0, [r6, #0]
 8006ba6:	4621      	mov	r1, r4
 8006ba8:	4628      	mov	r0, r5
 8006baa:	f000 fb07 	bl	80071bc <_sbrk_r>
 8006bae:	1c43      	adds	r3, r0, #1
 8006bb0:	d103      	bne.n	8006bba <sbrk_aligned+0x26>
 8006bb2:	f04f 34ff 	mov.w	r4, #4294967295
 8006bb6:	4620      	mov	r0, r4
 8006bb8:	bd70      	pop	{r4, r5, r6, pc}
 8006bba:	1cc4      	adds	r4, r0, #3
 8006bbc:	f024 0403 	bic.w	r4, r4, #3
 8006bc0:	42a0      	cmp	r0, r4
 8006bc2:	d0f8      	beq.n	8006bb6 <sbrk_aligned+0x22>
 8006bc4:	1a21      	subs	r1, r4, r0
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	f000 faf8 	bl	80071bc <_sbrk_r>
 8006bcc:	3001      	adds	r0, #1
 8006bce:	d1f2      	bne.n	8006bb6 <sbrk_aligned+0x22>
 8006bd0:	e7ef      	b.n	8006bb2 <sbrk_aligned+0x1e>
 8006bd2:	bf00      	nop
 8006bd4:	20000324 	.word	0x20000324

08006bd8 <_malloc_r>:
 8006bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bdc:	1ccd      	adds	r5, r1, #3
 8006bde:	f025 0503 	bic.w	r5, r5, #3
 8006be2:	3508      	adds	r5, #8
 8006be4:	2d0c      	cmp	r5, #12
 8006be6:	bf38      	it	cc
 8006be8:	250c      	movcc	r5, #12
 8006bea:	2d00      	cmp	r5, #0
 8006bec:	4606      	mov	r6, r0
 8006bee:	db01      	blt.n	8006bf4 <_malloc_r+0x1c>
 8006bf0:	42a9      	cmp	r1, r5
 8006bf2:	d904      	bls.n	8006bfe <_malloc_r+0x26>
 8006bf4:	230c      	movs	r3, #12
 8006bf6:	6033      	str	r3, [r6, #0]
 8006bf8:	2000      	movs	r0, #0
 8006bfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006cd4 <_malloc_r+0xfc>
 8006c02:	f000 f869 	bl	8006cd8 <__malloc_lock>
 8006c06:	f8d8 3000 	ldr.w	r3, [r8]
 8006c0a:	461c      	mov	r4, r3
 8006c0c:	bb44      	cbnz	r4, 8006c60 <_malloc_r+0x88>
 8006c0e:	4629      	mov	r1, r5
 8006c10:	4630      	mov	r0, r6
 8006c12:	f7ff ffbf 	bl	8006b94 <sbrk_aligned>
 8006c16:	1c43      	adds	r3, r0, #1
 8006c18:	4604      	mov	r4, r0
 8006c1a:	d158      	bne.n	8006cce <_malloc_r+0xf6>
 8006c1c:	f8d8 4000 	ldr.w	r4, [r8]
 8006c20:	4627      	mov	r7, r4
 8006c22:	2f00      	cmp	r7, #0
 8006c24:	d143      	bne.n	8006cae <_malloc_r+0xd6>
 8006c26:	2c00      	cmp	r4, #0
 8006c28:	d04b      	beq.n	8006cc2 <_malloc_r+0xea>
 8006c2a:	6823      	ldr	r3, [r4, #0]
 8006c2c:	4639      	mov	r1, r7
 8006c2e:	4630      	mov	r0, r6
 8006c30:	eb04 0903 	add.w	r9, r4, r3
 8006c34:	f000 fac2 	bl	80071bc <_sbrk_r>
 8006c38:	4581      	cmp	r9, r0
 8006c3a:	d142      	bne.n	8006cc2 <_malloc_r+0xea>
 8006c3c:	6821      	ldr	r1, [r4, #0]
 8006c3e:	1a6d      	subs	r5, r5, r1
 8006c40:	4629      	mov	r1, r5
 8006c42:	4630      	mov	r0, r6
 8006c44:	f7ff ffa6 	bl	8006b94 <sbrk_aligned>
 8006c48:	3001      	adds	r0, #1
 8006c4a:	d03a      	beq.n	8006cc2 <_malloc_r+0xea>
 8006c4c:	6823      	ldr	r3, [r4, #0]
 8006c4e:	442b      	add	r3, r5
 8006c50:	6023      	str	r3, [r4, #0]
 8006c52:	f8d8 3000 	ldr.w	r3, [r8]
 8006c56:	685a      	ldr	r2, [r3, #4]
 8006c58:	bb62      	cbnz	r2, 8006cb4 <_malloc_r+0xdc>
 8006c5a:	f8c8 7000 	str.w	r7, [r8]
 8006c5e:	e00f      	b.n	8006c80 <_malloc_r+0xa8>
 8006c60:	6822      	ldr	r2, [r4, #0]
 8006c62:	1b52      	subs	r2, r2, r5
 8006c64:	d420      	bmi.n	8006ca8 <_malloc_r+0xd0>
 8006c66:	2a0b      	cmp	r2, #11
 8006c68:	d917      	bls.n	8006c9a <_malloc_r+0xc2>
 8006c6a:	1961      	adds	r1, r4, r5
 8006c6c:	42a3      	cmp	r3, r4
 8006c6e:	6025      	str	r5, [r4, #0]
 8006c70:	bf18      	it	ne
 8006c72:	6059      	strne	r1, [r3, #4]
 8006c74:	6863      	ldr	r3, [r4, #4]
 8006c76:	bf08      	it	eq
 8006c78:	f8c8 1000 	streq.w	r1, [r8]
 8006c7c:	5162      	str	r2, [r4, r5]
 8006c7e:	604b      	str	r3, [r1, #4]
 8006c80:	4630      	mov	r0, r6
 8006c82:	f000 f82f 	bl	8006ce4 <__malloc_unlock>
 8006c86:	f104 000b 	add.w	r0, r4, #11
 8006c8a:	1d23      	adds	r3, r4, #4
 8006c8c:	f020 0007 	bic.w	r0, r0, #7
 8006c90:	1ac2      	subs	r2, r0, r3
 8006c92:	bf1c      	itt	ne
 8006c94:	1a1b      	subne	r3, r3, r0
 8006c96:	50a3      	strne	r3, [r4, r2]
 8006c98:	e7af      	b.n	8006bfa <_malloc_r+0x22>
 8006c9a:	6862      	ldr	r2, [r4, #4]
 8006c9c:	42a3      	cmp	r3, r4
 8006c9e:	bf0c      	ite	eq
 8006ca0:	f8c8 2000 	streq.w	r2, [r8]
 8006ca4:	605a      	strne	r2, [r3, #4]
 8006ca6:	e7eb      	b.n	8006c80 <_malloc_r+0xa8>
 8006ca8:	4623      	mov	r3, r4
 8006caa:	6864      	ldr	r4, [r4, #4]
 8006cac:	e7ae      	b.n	8006c0c <_malloc_r+0x34>
 8006cae:	463c      	mov	r4, r7
 8006cb0:	687f      	ldr	r7, [r7, #4]
 8006cb2:	e7b6      	b.n	8006c22 <_malloc_r+0x4a>
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	42a3      	cmp	r3, r4
 8006cba:	d1fb      	bne.n	8006cb4 <_malloc_r+0xdc>
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	6053      	str	r3, [r2, #4]
 8006cc0:	e7de      	b.n	8006c80 <_malloc_r+0xa8>
 8006cc2:	230c      	movs	r3, #12
 8006cc4:	6033      	str	r3, [r6, #0]
 8006cc6:	4630      	mov	r0, r6
 8006cc8:	f000 f80c 	bl	8006ce4 <__malloc_unlock>
 8006ccc:	e794      	b.n	8006bf8 <_malloc_r+0x20>
 8006cce:	6005      	str	r5, [r0, #0]
 8006cd0:	e7d6      	b.n	8006c80 <_malloc_r+0xa8>
 8006cd2:	bf00      	nop
 8006cd4:	20000328 	.word	0x20000328

08006cd8 <__malloc_lock>:
 8006cd8:	4801      	ldr	r0, [pc, #4]	@ (8006ce0 <__malloc_lock+0x8>)
 8006cda:	f000 babc 	b.w	8007256 <__retarget_lock_acquire_recursive>
 8006cde:	bf00      	nop
 8006ce0:	2000046c 	.word	0x2000046c

08006ce4 <__malloc_unlock>:
 8006ce4:	4801      	ldr	r0, [pc, #4]	@ (8006cec <__malloc_unlock+0x8>)
 8006ce6:	f000 bab7 	b.w	8007258 <__retarget_lock_release_recursive>
 8006cea:	bf00      	nop
 8006cec:	2000046c 	.word	0x2000046c

08006cf0 <std>:
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	b510      	push	{r4, lr}
 8006cf4:	4604      	mov	r4, r0
 8006cf6:	e9c0 3300 	strd	r3, r3, [r0]
 8006cfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006cfe:	6083      	str	r3, [r0, #8]
 8006d00:	8181      	strh	r1, [r0, #12]
 8006d02:	6643      	str	r3, [r0, #100]	@ 0x64
 8006d04:	81c2      	strh	r2, [r0, #14]
 8006d06:	6183      	str	r3, [r0, #24]
 8006d08:	4619      	mov	r1, r3
 8006d0a:	2208      	movs	r2, #8
 8006d0c:	305c      	adds	r0, #92	@ 0x5c
 8006d0e:	f000 fa19 	bl	8007144 <memset>
 8006d12:	4b0d      	ldr	r3, [pc, #52]	@ (8006d48 <std+0x58>)
 8006d14:	6263      	str	r3, [r4, #36]	@ 0x24
 8006d16:	4b0d      	ldr	r3, [pc, #52]	@ (8006d4c <std+0x5c>)
 8006d18:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d50 <std+0x60>)
 8006d1c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d54 <std+0x64>)
 8006d20:	6323      	str	r3, [r4, #48]	@ 0x30
 8006d22:	4b0d      	ldr	r3, [pc, #52]	@ (8006d58 <std+0x68>)
 8006d24:	6224      	str	r4, [r4, #32]
 8006d26:	429c      	cmp	r4, r3
 8006d28:	d006      	beq.n	8006d38 <std+0x48>
 8006d2a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006d2e:	4294      	cmp	r4, r2
 8006d30:	d002      	beq.n	8006d38 <std+0x48>
 8006d32:	33d0      	adds	r3, #208	@ 0xd0
 8006d34:	429c      	cmp	r4, r3
 8006d36:	d105      	bne.n	8006d44 <std+0x54>
 8006d38:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006d3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d40:	f000 ba88 	b.w	8007254 <__retarget_lock_init_recursive>
 8006d44:	bd10      	pop	{r4, pc}
 8006d46:	bf00      	nop
 8006d48:	08006f95 	.word	0x08006f95
 8006d4c:	08006fb7 	.word	0x08006fb7
 8006d50:	08006fef 	.word	0x08006fef
 8006d54:	08007013 	.word	0x08007013
 8006d58:	2000032c 	.word	0x2000032c

08006d5c <stdio_exit_handler>:
 8006d5c:	4a02      	ldr	r2, [pc, #8]	@ (8006d68 <stdio_exit_handler+0xc>)
 8006d5e:	4903      	ldr	r1, [pc, #12]	@ (8006d6c <stdio_exit_handler+0x10>)
 8006d60:	4803      	ldr	r0, [pc, #12]	@ (8006d70 <stdio_exit_handler+0x14>)
 8006d62:	f000 b869 	b.w	8006e38 <_fwalk_sglue>
 8006d66:	bf00      	nop
 8006d68:	20000038 	.word	0x20000038
 8006d6c:	08007c75 	.word	0x08007c75
 8006d70:	20000048 	.word	0x20000048

08006d74 <cleanup_stdio>:
 8006d74:	6841      	ldr	r1, [r0, #4]
 8006d76:	4b0c      	ldr	r3, [pc, #48]	@ (8006da8 <cleanup_stdio+0x34>)
 8006d78:	4299      	cmp	r1, r3
 8006d7a:	b510      	push	{r4, lr}
 8006d7c:	4604      	mov	r4, r0
 8006d7e:	d001      	beq.n	8006d84 <cleanup_stdio+0x10>
 8006d80:	f000 ff78 	bl	8007c74 <_fflush_r>
 8006d84:	68a1      	ldr	r1, [r4, #8]
 8006d86:	4b09      	ldr	r3, [pc, #36]	@ (8006dac <cleanup_stdio+0x38>)
 8006d88:	4299      	cmp	r1, r3
 8006d8a:	d002      	beq.n	8006d92 <cleanup_stdio+0x1e>
 8006d8c:	4620      	mov	r0, r4
 8006d8e:	f000 ff71 	bl	8007c74 <_fflush_r>
 8006d92:	68e1      	ldr	r1, [r4, #12]
 8006d94:	4b06      	ldr	r3, [pc, #24]	@ (8006db0 <cleanup_stdio+0x3c>)
 8006d96:	4299      	cmp	r1, r3
 8006d98:	d004      	beq.n	8006da4 <cleanup_stdio+0x30>
 8006d9a:	4620      	mov	r0, r4
 8006d9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006da0:	f000 bf68 	b.w	8007c74 <_fflush_r>
 8006da4:	bd10      	pop	{r4, pc}
 8006da6:	bf00      	nop
 8006da8:	2000032c 	.word	0x2000032c
 8006dac:	20000394 	.word	0x20000394
 8006db0:	200003fc 	.word	0x200003fc

08006db4 <global_stdio_init.part.0>:
 8006db4:	b510      	push	{r4, lr}
 8006db6:	4b0b      	ldr	r3, [pc, #44]	@ (8006de4 <global_stdio_init.part.0+0x30>)
 8006db8:	4c0b      	ldr	r4, [pc, #44]	@ (8006de8 <global_stdio_init.part.0+0x34>)
 8006dba:	4a0c      	ldr	r2, [pc, #48]	@ (8006dec <global_stdio_init.part.0+0x38>)
 8006dbc:	601a      	str	r2, [r3, #0]
 8006dbe:	4620      	mov	r0, r4
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	2104      	movs	r1, #4
 8006dc4:	f7ff ff94 	bl	8006cf0 <std>
 8006dc8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006dcc:	2201      	movs	r2, #1
 8006dce:	2109      	movs	r1, #9
 8006dd0:	f7ff ff8e 	bl	8006cf0 <std>
 8006dd4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006dd8:	2202      	movs	r2, #2
 8006dda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dde:	2112      	movs	r1, #18
 8006de0:	f7ff bf86 	b.w	8006cf0 <std>
 8006de4:	20000464 	.word	0x20000464
 8006de8:	2000032c 	.word	0x2000032c
 8006dec:	08006d5d 	.word	0x08006d5d

08006df0 <__sfp_lock_acquire>:
 8006df0:	4801      	ldr	r0, [pc, #4]	@ (8006df8 <__sfp_lock_acquire+0x8>)
 8006df2:	f000 ba30 	b.w	8007256 <__retarget_lock_acquire_recursive>
 8006df6:	bf00      	nop
 8006df8:	2000046d 	.word	0x2000046d

08006dfc <__sfp_lock_release>:
 8006dfc:	4801      	ldr	r0, [pc, #4]	@ (8006e04 <__sfp_lock_release+0x8>)
 8006dfe:	f000 ba2b 	b.w	8007258 <__retarget_lock_release_recursive>
 8006e02:	bf00      	nop
 8006e04:	2000046d 	.word	0x2000046d

08006e08 <__sinit>:
 8006e08:	b510      	push	{r4, lr}
 8006e0a:	4604      	mov	r4, r0
 8006e0c:	f7ff fff0 	bl	8006df0 <__sfp_lock_acquire>
 8006e10:	6a23      	ldr	r3, [r4, #32]
 8006e12:	b11b      	cbz	r3, 8006e1c <__sinit+0x14>
 8006e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e18:	f7ff bff0 	b.w	8006dfc <__sfp_lock_release>
 8006e1c:	4b04      	ldr	r3, [pc, #16]	@ (8006e30 <__sinit+0x28>)
 8006e1e:	6223      	str	r3, [r4, #32]
 8006e20:	4b04      	ldr	r3, [pc, #16]	@ (8006e34 <__sinit+0x2c>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d1f5      	bne.n	8006e14 <__sinit+0xc>
 8006e28:	f7ff ffc4 	bl	8006db4 <global_stdio_init.part.0>
 8006e2c:	e7f2      	b.n	8006e14 <__sinit+0xc>
 8006e2e:	bf00      	nop
 8006e30:	08006d75 	.word	0x08006d75
 8006e34:	20000464 	.word	0x20000464

08006e38 <_fwalk_sglue>:
 8006e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e3c:	4607      	mov	r7, r0
 8006e3e:	4688      	mov	r8, r1
 8006e40:	4614      	mov	r4, r2
 8006e42:	2600      	movs	r6, #0
 8006e44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e48:	f1b9 0901 	subs.w	r9, r9, #1
 8006e4c:	d505      	bpl.n	8006e5a <_fwalk_sglue+0x22>
 8006e4e:	6824      	ldr	r4, [r4, #0]
 8006e50:	2c00      	cmp	r4, #0
 8006e52:	d1f7      	bne.n	8006e44 <_fwalk_sglue+0xc>
 8006e54:	4630      	mov	r0, r6
 8006e56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e5a:	89ab      	ldrh	r3, [r5, #12]
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	d907      	bls.n	8006e70 <_fwalk_sglue+0x38>
 8006e60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e64:	3301      	adds	r3, #1
 8006e66:	d003      	beq.n	8006e70 <_fwalk_sglue+0x38>
 8006e68:	4629      	mov	r1, r5
 8006e6a:	4638      	mov	r0, r7
 8006e6c:	47c0      	blx	r8
 8006e6e:	4306      	orrs	r6, r0
 8006e70:	3568      	adds	r5, #104	@ 0x68
 8006e72:	e7e9      	b.n	8006e48 <_fwalk_sglue+0x10>

08006e74 <iprintf>:
 8006e74:	b40f      	push	{r0, r1, r2, r3}
 8006e76:	b507      	push	{r0, r1, r2, lr}
 8006e78:	4906      	ldr	r1, [pc, #24]	@ (8006e94 <iprintf+0x20>)
 8006e7a:	ab04      	add	r3, sp, #16
 8006e7c:	6808      	ldr	r0, [r1, #0]
 8006e7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e82:	6881      	ldr	r1, [r0, #8]
 8006e84:	9301      	str	r3, [sp, #4]
 8006e86:	f000 fbcb 	bl	8007620 <_vfiprintf_r>
 8006e8a:	b003      	add	sp, #12
 8006e8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e90:	b004      	add	sp, #16
 8006e92:	4770      	bx	lr
 8006e94:	20000044 	.word	0x20000044

08006e98 <_puts_r>:
 8006e98:	6a03      	ldr	r3, [r0, #32]
 8006e9a:	b570      	push	{r4, r5, r6, lr}
 8006e9c:	6884      	ldr	r4, [r0, #8]
 8006e9e:	4605      	mov	r5, r0
 8006ea0:	460e      	mov	r6, r1
 8006ea2:	b90b      	cbnz	r3, 8006ea8 <_puts_r+0x10>
 8006ea4:	f7ff ffb0 	bl	8006e08 <__sinit>
 8006ea8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006eaa:	07db      	lsls	r3, r3, #31
 8006eac:	d405      	bmi.n	8006eba <_puts_r+0x22>
 8006eae:	89a3      	ldrh	r3, [r4, #12]
 8006eb0:	0598      	lsls	r0, r3, #22
 8006eb2:	d402      	bmi.n	8006eba <_puts_r+0x22>
 8006eb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006eb6:	f000 f9ce 	bl	8007256 <__retarget_lock_acquire_recursive>
 8006eba:	89a3      	ldrh	r3, [r4, #12]
 8006ebc:	0719      	lsls	r1, r3, #28
 8006ebe:	d502      	bpl.n	8006ec6 <_puts_r+0x2e>
 8006ec0:	6923      	ldr	r3, [r4, #16]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d135      	bne.n	8006f32 <_puts_r+0x9a>
 8006ec6:	4621      	mov	r1, r4
 8006ec8:	4628      	mov	r0, r5
 8006eca:	f000 f8e5 	bl	8007098 <__swsetup_r>
 8006ece:	b380      	cbz	r0, 8006f32 <_puts_r+0x9a>
 8006ed0:	f04f 35ff 	mov.w	r5, #4294967295
 8006ed4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ed6:	07da      	lsls	r2, r3, #31
 8006ed8:	d405      	bmi.n	8006ee6 <_puts_r+0x4e>
 8006eda:	89a3      	ldrh	r3, [r4, #12]
 8006edc:	059b      	lsls	r3, r3, #22
 8006ede:	d402      	bmi.n	8006ee6 <_puts_r+0x4e>
 8006ee0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ee2:	f000 f9b9 	bl	8007258 <__retarget_lock_release_recursive>
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	bd70      	pop	{r4, r5, r6, pc}
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	da04      	bge.n	8006ef8 <_puts_r+0x60>
 8006eee:	69a2      	ldr	r2, [r4, #24]
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	dc17      	bgt.n	8006f24 <_puts_r+0x8c>
 8006ef4:	290a      	cmp	r1, #10
 8006ef6:	d015      	beq.n	8006f24 <_puts_r+0x8c>
 8006ef8:	6823      	ldr	r3, [r4, #0]
 8006efa:	1c5a      	adds	r2, r3, #1
 8006efc:	6022      	str	r2, [r4, #0]
 8006efe:	7019      	strb	r1, [r3, #0]
 8006f00:	68a3      	ldr	r3, [r4, #8]
 8006f02:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006f06:	3b01      	subs	r3, #1
 8006f08:	60a3      	str	r3, [r4, #8]
 8006f0a:	2900      	cmp	r1, #0
 8006f0c:	d1ed      	bne.n	8006eea <_puts_r+0x52>
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	da11      	bge.n	8006f36 <_puts_r+0x9e>
 8006f12:	4622      	mov	r2, r4
 8006f14:	210a      	movs	r1, #10
 8006f16:	4628      	mov	r0, r5
 8006f18:	f000 f87f 	bl	800701a <__swbuf_r>
 8006f1c:	3001      	adds	r0, #1
 8006f1e:	d0d7      	beq.n	8006ed0 <_puts_r+0x38>
 8006f20:	250a      	movs	r5, #10
 8006f22:	e7d7      	b.n	8006ed4 <_puts_r+0x3c>
 8006f24:	4622      	mov	r2, r4
 8006f26:	4628      	mov	r0, r5
 8006f28:	f000 f877 	bl	800701a <__swbuf_r>
 8006f2c:	3001      	adds	r0, #1
 8006f2e:	d1e7      	bne.n	8006f00 <_puts_r+0x68>
 8006f30:	e7ce      	b.n	8006ed0 <_puts_r+0x38>
 8006f32:	3e01      	subs	r6, #1
 8006f34:	e7e4      	b.n	8006f00 <_puts_r+0x68>
 8006f36:	6823      	ldr	r3, [r4, #0]
 8006f38:	1c5a      	adds	r2, r3, #1
 8006f3a:	6022      	str	r2, [r4, #0]
 8006f3c:	220a      	movs	r2, #10
 8006f3e:	701a      	strb	r2, [r3, #0]
 8006f40:	e7ee      	b.n	8006f20 <_puts_r+0x88>
	...

08006f44 <puts>:
 8006f44:	4b02      	ldr	r3, [pc, #8]	@ (8006f50 <puts+0xc>)
 8006f46:	4601      	mov	r1, r0
 8006f48:	6818      	ldr	r0, [r3, #0]
 8006f4a:	f7ff bfa5 	b.w	8006e98 <_puts_r>
 8006f4e:	bf00      	nop
 8006f50:	20000044 	.word	0x20000044

08006f54 <siprintf>:
 8006f54:	b40e      	push	{r1, r2, r3}
 8006f56:	b500      	push	{lr}
 8006f58:	b09c      	sub	sp, #112	@ 0x70
 8006f5a:	ab1d      	add	r3, sp, #116	@ 0x74
 8006f5c:	9002      	str	r0, [sp, #8]
 8006f5e:	9006      	str	r0, [sp, #24]
 8006f60:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006f64:	4809      	ldr	r0, [pc, #36]	@ (8006f8c <siprintf+0x38>)
 8006f66:	9107      	str	r1, [sp, #28]
 8006f68:	9104      	str	r1, [sp, #16]
 8006f6a:	4909      	ldr	r1, [pc, #36]	@ (8006f90 <siprintf+0x3c>)
 8006f6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f70:	9105      	str	r1, [sp, #20]
 8006f72:	6800      	ldr	r0, [r0, #0]
 8006f74:	9301      	str	r3, [sp, #4]
 8006f76:	a902      	add	r1, sp, #8
 8006f78:	f000 fa2c 	bl	80073d4 <_svfiprintf_r>
 8006f7c:	9b02      	ldr	r3, [sp, #8]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	701a      	strb	r2, [r3, #0]
 8006f82:	b01c      	add	sp, #112	@ 0x70
 8006f84:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f88:	b003      	add	sp, #12
 8006f8a:	4770      	bx	lr
 8006f8c:	20000044 	.word	0x20000044
 8006f90:	ffff0208 	.word	0xffff0208

08006f94 <__sread>:
 8006f94:	b510      	push	{r4, lr}
 8006f96:	460c      	mov	r4, r1
 8006f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f9c:	f000 f8fc 	bl	8007198 <_read_r>
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	bfab      	itete	ge
 8006fa4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006fa6:	89a3      	ldrhlt	r3, [r4, #12]
 8006fa8:	181b      	addge	r3, r3, r0
 8006faa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006fae:	bfac      	ite	ge
 8006fb0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006fb2:	81a3      	strhlt	r3, [r4, #12]
 8006fb4:	bd10      	pop	{r4, pc}

08006fb6 <__swrite>:
 8006fb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fba:	461f      	mov	r7, r3
 8006fbc:	898b      	ldrh	r3, [r1, #12]
 8006fbe:	05db      	lsls	r3, r3, #23
 8006fc0:	4605      	mov	r5, r0
 8006fc2:	460c      	mov	r4, r1
 8006fc4:	4616      	mov	r6, r2
 8006fc6:	d505      	bpl.n	8006fd4 <__swrite+0x1e>
 8006fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fcc:	2302      	movs	r3, #2
 8006fce:	2200      	movs	r2, #0
 8006fd0:	f000 f8d0 	bl	8007174 <_lseek_r>
 8006fd4:	89a3      	ldrh	r3, [r4, #12]
 8006fd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006fde:	81a3      	strh	r3, [r4, #12]
 8006fe0:	4632      	mov	r2, r6
 8006fe2:	463b      	mov	r3, r7
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fea:	f000 b8f7 	b.w	80071dc <_write_r>

08006fee <__sseek>:
 8006fee:	b510      	push	{r4, lr}
 8006ff0:	460c      	mov	r4, r1
 8006ff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ff6:	f000 f8bd 	bl	8007174 <_lseek_r>
 8006ffa:	1c43      	adds	r3, r0, #1
 8006ffc:	89a3      	ldrh	r3, [r4, #12]
 8006ffe:	bf15      	itete	ne
 8007000:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007002:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007006:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800700a:	81a3      	strheq	r3, [r4, #12]
 800700c:	bf18      	it	ne
 800700e:	81a3      	strhne	r3, [r4, #12]
 8007010:	bd10      	pop	{r4, pc}

08007012 <__sclose>:
 8007012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007016:	f000 b89d 	b.w	8007154 <_close_r>

0800701a <__swbuf_r>:
 800701a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800701c:	460e      	mov	r6, r1
 800701e:	4614      	mov	r4, r2
 8007020:	4605      	mov	r5, r0
 8007022:	b118      	cbz	r0, 800702c <__swbuf_r+0x12>
 8007024:	6a03      	ldr	r3, [r0, #32]
 8007026:	b90b      	cbnz	r3, 800702c <__swbuf_r+0x12>
 8007028:	f7ff feee 	bl	8006e08 <__sinit>
 800702c:	69a3      	ldr	r3, [r4, #24]
 800702e:	60a3      	str	r3, [r4, #8]
 8007030:	89a3      	ldrh	r3, [r4, #12]
 8007032:	071a      	lsls	r2, r3, #28
 8007034:	d501      	bpl.n	800703a <__swbuf_r+0x20>
 8007036:	6923      	ldr	r3, [r4, #16]
 8007038:	b943      	cbnz	r3, 800704c <__swbuf_r+0x32>
 800703a:	4621      	mov	r1, r4
 800703c:	4628      	mov	r0, r5
 800703e:	f000 f82b 	bl	8007098 <__swsetup_r>
 8007042:	b118      	cbz	r0, 800704c <__swbuf_r+0x32>
 8007044:	f04f 37ff 	mov.w	r7, #4294967295
 8007048:	4638      	mov	r0, r7
 800704a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800704c:	6823      	ldr	r3, [r4, #0]
 800704e:	6922      	ldr	r2, [r4, #16]
 8007050:	1a98      	subs	r0, r3, r2
 8007052:	6963      	ldr	r3, [r4, #20]
 8007054:	b2f6      	uxtb	r6, r6
 8007056:	4283      	cmp	r3, r0
 8007058:	4637      	mov	r7, r6
 800705a:	dc05      	bgt.n	8007068 <__swbuf_r+0x4e>
 800705c:	4621      	mov	r1, r4
 800705e:	4628      	mov	r0, r5
 8007060:	f000 fe08 	bl	8007c74 <_fflush_r>
 8007064:	2800      	cmp	r0, #0
 8007066:	d1ed      	bne.n	8007044 <__swbuf_r+0x2a>
 8007068:	68a3      	ldr	r3, [r4, #8]
 800706a:	3b01      	subs	r3, #1
 800706c:	60a3      	str	r3, [r4, #8]
 800706e:	6823      	ldr	r3, [r4, #0]
 8007070:	1c5a      	adds	r2, r3, #1
 8007072:	6022      	str	r2, [r4, #0]
 8007074:	701e      	strb	r6, [r3, #0]
 8007076:	6962      	ldr	r2, [r4, #20]
 8007078:	1c43      	adds	r3, r0, #1
 800707a:	429a      	cmp	r2, r3
 800707c:	d004      	beq.n	8007088 <__swbuf_r+0x6e>
 800707e:	89a3      	ldrh	r3, [r4, #12]
 8007080:	07db      	lsls	r3, r3, #31
 8007082:	d5e1      	bpl.n	8007048 <__swbuf_r+0x2e>
 8007084:	2e0a      	cmp	r6, #10
 8007086:	d1df      	bne.n	8007048 <__swbuf_r+0x2e>
 8007088:	4621      	mov	r1, r4
 800708a:	4628      	mov	r0, r5
 800708c:	f000 fdf2 	bl	8007c74 <_fflush_r>
 8007090:	2800      	cmp	r0, #0
 8007092:	d0d9      	beq.n	8007048 <__swbuf_r+0x2e>
 8007094:	e7d6      	b.n	8007044 <__swbuf_r+0x2a>
	...

08007098 <__swsetup_r>:
 8007098:	b538      	push	{r3, r4, r5, lr}
 800709a:	4b29      	ldr	r3, [pc, #164]	@ (8007140 <__swsetup_r+0xa8>)
 800709c:	4605      	mov	r5, r0
 800709e:	6818      	ldr	r0, [r3, #0]
 80070a0:	460c      	mov	r4, r1
 80070a2:	b118      	cbz	r0, 80070ac <__swsetup_r+0x14>
 80070a4:	6a03      	ldr	r3, [r0, #32]
 80070a6:	b90b      	cbnz	r3, 80070ac <__swsetup_r+0x14>
 80070a8:	f7ff feae 	bl	8006e08 <__sinit>
 80070ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070b0:	0719      	lsls	r1, r3, #28
 80070b2:	d422      	bmi.n	80070fa <__swsetup_r+0x62>
 80070b4:	06da      	lsls	r2, r3, #27
 80070b6:	d407      	bmi.n	80070c8 <__swsetup_r+0x30>
 80070b8:	2209      	movs	r2, #9
 80070ba:	602a      	str	r2, [r5, #0]
 80070bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070c0:	81a3      	strh	r3, [r4, #12]
 80070c2:	f04f 30ff 	mov.w	r0, #4294967295
 80070c6:	e033      	b.n	8007130 <__swsetup_r+0x98>
 80070c8:	0758      	lsls	r0, r3, #29
 80070ca:	d512      	bpl.n	80070f2 <__swsetup_r+0x5a>
 80070cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070ce:	b141      	cbz	r1, 80070e2 <__swsetup_r+0x4a>
 80070d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070d4:	4299      	cmp	r1, r3
 80070d6:	d002      	beq.n	80070de <__swsetup_r+0x46>
 80070d8:	4628      	mov	r0, r5
 80070da:	f000 f8d5 	bl	8007288 <_free_r>
 80070de:	2300      	movs	r3, #0
 80070e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80070e2:	89a3      	ldrh	r3, [r4, #12]
 80070e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80070e8:	81a3      	strh	r3, [r4, #12]
 80070ea:	2300      	movs	r3, #0
 80070ec:	6063      	str	r3, [r4, #4]
 80070ee:	6923      	ldr	r3, [r4, #16]
 80070f0:	6023      	str	r3, [r4, #0]
 80070f2:	89a3      	ldrh	r3, [r4, #12]
 80070f4:	f043 0308 	orr.w	r3, r3, #8
 80070f8:	81a3      	strh	r3, [r4, #12]
 80070fa:	6923      	ldr	r3, [r4, #16]
 80070fc:	b94b      	cbnz	r3, 8007112 <__swsetup_r+0x7a>
 80070fe:	89a3      	ldrh	r3, [r4, #12]
 8007100:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007104:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007108:	d003      	beq.n	8007112 <__swsetup_r+0x7a>
 800710a:	4621      	mov	r1, r4
 800710c:	4628      	mov	r0, r5
 800710e:	f000 fdff 	bl	8007d10 <__smakebuf_r>
 8007112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007116:	f013 0201 	ands.w	r2, r3, #1
 800711a:	d00a      	beq.n	8007132 <__swsetup_r+0x9a>
 800711c:	2200      	movs	r2, #0
 800711e:	60a2      	str	r2, [r4, #8]
 8007120:	6962      	ldr	r2, [r4, #20]
 8007122:	4252      	negs	r2, r2
 8007124:	61a2      	str	r2, [r4, #24]
 8007126:	6922      	ldr	r2, [r4, #16]
 8007128:	b942      	cbnz	r2, 800713c <__swsetup_r+0xa4>
 800712a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800712e:	d1c5      	bne.n	80070bc <__swsetup_r+0x24>
 8007130:	bd38      	pop	{r3, r4, r5, pc}
 8007132:	0799      	lsls	r1, r3, #30
 8007134:	bf58      	it	pl
 8007136:	6962      	ldrpl	r2, [r4, #20]
 8007138:	60a2      	str	r2, [r4, #8]
 800713a:	e7f4      	b.n	8007126 <__swsetup_r+0x8e>
 800713c:	2000      	movs	r0, #0
 800713e:	e7f7      	b.n	8007130 <__swsetup_r+0x98>
 8007140:	20000044 	.word	0x20000044

08007144 <memset>:
 8007144:	4402      	add	r2, r0
 8007146:	4603      	mov	r3, r0
 8007148:	4293      	cmp	r3, r2
 800714a:	d100      	bne.n	800714e <memset+0xa>
 800714c:	4770      	bx	lr
 800714e:	f803 1b01 	strb.w	r1, [r3], #1
 8007152:	e7f9      	b.n	8007148 <memset+0x4>

08007154 <_close_r>:
 8007154:	b538      	push	{r3, r4, r5, lr}
 8007156:	4d06      	ldr	r5, [pc, #24]	@ (8007170 <_close_r+0x1c>)
 8007158:	2300      	movs	r3, #0
 800715a:	4604      	mov	r4, r0
 800715c:	4608      	mov	r0, r1
 800715e:	602b      	str	r3, [r5, #0]
 8007160:	f7fa fea9 	bl	8001eb6 <_close>
 8007164:	1c43      	adds	r3, r0, #1
 8007166:	d102      	bne.n	800716e <_close_r+0x1a>
 8007168:	682b      	ldr	r3, [r5, #0]
 800716a:	b103      	cbz	r3, 800716e <_close_r+0x1a>
 800716c:	6023      	str	r3, [r4, #0]
 800716e:	bd38      	pop	{r3, r4, r5, pc}
 8007170:	20000468 	.word	0x20000468

08007174 <_lseek_r>:
 8007174:	b538      	push	{r3, r4, r5, lr}
 8007176:	4d07      	ldr	r5, [pc, #28]	@ (8007194 <_lseek_r+0x20>)
 8007178:	4604      	mov	r4, r0
 800717a:	4608      	mov	r0, r1
 800717c:	4611      	mov	r1, r2
 800717e:	2200      	movs	r2, #0
 8007180:	602a      	str	r2, [r5, #0]
 8007182:	461a      	mov	r2, r3
 8007184:	f7fa febe 	bl	8001f04 <_lseek>
 8007188:	1c43      	adds	r3, r0, #1
 800718a:	d102      	bne.n	8007192 <_lseek_r+0x1e>
 800718c:	682b      	ldr	r3, [r5, #0]
 800718e:	b103      	cbz	r3, 8007192 <_lseek_r+0x1e>
 8007190:	6023      	str	r3, [r4, #0]
 8007192:	bd38      	pop	{r3, r4, r5, pc}
 8007194:	20000468 	.word	0x20000468

08007198 <_read_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	4d07      	ldr	r5, [pc, #28]	@ (80071b8 <_read_r+0x20>)
 800719c:	4604      	mov	r4, r0
 800719e:	4608      	mov	r0, r1
 80071a0:	4611      	mov	r1, r2
 80071a2:	2200      	movs	r2, #0
 80071a4:	602a      	str	r2, [r5, #0]
 80071a6:	461a      	mov	r2, r3
 80071a8:	f7fa fe4c 	bl	8001e44 <_read>
 80071ac:	1c43      	adds	r3, r0, #1
 80071ae:	d102      	bne.n	80071b6 <_read_r+0x1e>
 80071b0:	682b      	ldr	r3, [r5, #0]
 80071b2:	b103      	cbz	r3, 80071b6 <_read_r+0x1e>
 80071b4:	6023      	str	r3, [r4, #0]
 80071b6:	bd38      	pop	{r3, r4, r5, pc}
 80071b8:	20000468 	.word	0x20000468

080071bc <_sbrk_r>:
 80071bc:	b538      	push	{r3, r4, r5, lr}
 80071be:	4d06      	ldr	r5, [pc, #24]	@ (80071d8 <_sbrk_r+0x1c>)
 80071c0:	2300      	movs	r3, #0
 80071c2:	4604      	mov	r4, r0
 80071c4:	4608      	mov	r0, r1
 80071c6:	602b      	str	r3, [r5, #0]
 80071c8:	f7fa feaa 	bl	8001f20 <_sbrk>
 80071cc:	1c43      	adds	r3, r0, #1
 80071ce:	d102      	bne.n	80071d6 <_sbrk_r+0x1a>
 80071d0:	682b      	ldr	r3, [r5, #0]
 80071d2:	b103      	cbz	r3, 80071d6 <_sbrk_r+0x1a>
 80071d4:	6023      	str	r3, [r4, #0]
 80071d6:	bd38      	pop	{r3, r4, r5, pc}
 80071d8:	20000468 	.word	0x20000468

080071dc <_write_r>:
 80071dc:	b538      	push	{r3, r4, r5, lr}
 80071de:	4d07      	ldr	r5, [pc, #28]	@ (80071fc <_write_r+0x20>)
 80071e0:	4604      	mov	r4, r0
 80071e2:	4608      	mov	r0, r1
 80071e4:	4611      	mov	r1, r2
 80071e6:	2200      	movs	r2, #0
 80071e8:	602a      	str	r2, [r5, #0]
 80071ea:	461a      	mov	r2, r3
 80071ec:	f7fa fe47 	bl	8001e7e <_write>
 80071f0:	1c43      	adds	r3, r0, #1
 80071f2:	d102      	bne.n	80071fa <_write_r+0x1e>
 80071f4:	682b      	ldr	r3, [r5, #0]
 80071f6:	b103      	cbz	r3, 80071fa <_write_r+0x1e>
 80071f8:	6023      	str	r3, [r4, #0]
 80071fa:	bd38      	pop	{r3, r4, r5, pc}
 80071fc:	20000468 	.word	0x20000468

08007200 <__errno>:
 8007200:	4b01      	ldr	r3, [pc, #4]	@ (8007208 <__errno+0x8>)
 8007202:	6818      	ldr	r0, [r3, #0]
 8007204:	4770      	bx	lr
 8007206:	bf00      	nop
 8007208:	20000044 	.word	0x20000044

0800720c <__libc_init_array>:
 800720c:	b570      	push	{r4, r5, r6, lr}
 800720e:	4d0d      	ldr	r5, [pc, #52]	@ (8007244 <__libc_init_array+0x38>)
 8007210:	4c0d      	ldr	r4, [pc, #52]	@ (8007248 <__libc_init_array+0x3c>)
 8007212:	1b64      	subs	r4, r4, r5
 8007214:	10a4      	asrs	r4, r4, #2
 8007216:	2600      	movs	r6, #0
 8007218:	42a6      	cmp	r6, r4
 800721a:	d109      	bne.n	8007230 <__libc_init_array+0x24>
 800721c:	4d0b      	ldr	r5, [pc, #44]	@ (800724c <__libc_init_array+0x40>)
 800721e:	4c0c      	ldr	r4, [pc, #48]	@ (8007250 <__libc_init_array+0x44>)
 8007220:	f000 fe24 	bl	8007e6c <_init>
 8007224:	1b64      	subs	r4, r4, r5
 8007226:	10a4      	asrs	r4, r4, #2
 8007228:	2600      	movs	r6, #0
 800722a:	42a6      	cmp	r6, r4
 800722c:	d105      	bne.n	800723a <__libc_init_array+0x2e>
 800722e:	bd70      	pop	{r4, r5, r6, pc}
 8007230:	f855 3b04 	ldr.w	r3, [r5], #4
 8007234:	4798      	blx	r3
 8007236:	3601      	adds	r6, #1
 8007238:	e7ee      	b.n	8007218 <__libc_init_array+0xc>
 800723a:	f855 3b04 	ldr.w	r3, [r5], #4
 800723e:	4798      	blx	r3
 8007240:	3601      	adds	r6, #1
 8007242:	e7f2      	b.n	800722a <__libc_init_array+0x1e>
 8007244:	0800b844 	.word	0x0800b844
 8007248:	0800b844 	.word	0x0800b844
 800724c:	0800b844 	.word	0x0800b844
 8007250:	0800b848 	.word	0x0800b848

08007254 <__retarget_lock_init_recursive>:
 8007254:	4770      	bx	lr

08007256 <__retarget_lock_acquire_recursive>:
 8007256:	4770      	bx	lr

08007258 <__retarget_lock_release_recursive>:
 8007258:	4770      	bx	lr

0800725a <strcpy>:
 800725a:	4603      	mov	r3, r0
 800725c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007260:	f803 2b01 	strb.w	r2, [r3], #1
 8007264:	2a00      	cmp	r2, #0
 8007266:	d1f9      	bne.n	800725c <strcpy+0x2>
 8007268:	4770      	bx	lr

0800726a <memcpy>:
 800726a:	440a      	add	r2, r1
 800726c:	4291      	cmp	r1, r2
 800726e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007272:	d100      	bne.n	8007276 <memcpy+0xc>
 8007274:	4770      	bx	lr
 8007276:	b510      	push	{r4, lr}
 8007278:	f811 4b01 	ldrb.w	r4, [r1], #1
 800727c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007280:	4291      	cmp	r1, r2
 8007282:	d1f9      	bne.n	8007278 <memcpy+0xe>
 8007284:	bd10      	pop	{r4, pc}
	...

08007288 <_free_r>:
 8007288:	b538      	push	{r3, r4, r5, lr}
 800728a:	4605      	mov	r5, r0
 800728c:	2900      	cmp	r1, #0
 800728e:	d041      	beq.n	8007314 <_free_r+0x8c>
 8007290:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007294:	1f0c      	subs	r4, r1, #4
 8007296:	2b00      	cmp	r3, #0
 8007298:	bfb8      	it	lt
 800729a:	18e4      	addlt	r4, r4, r3
 800729c:	f7ff fd1c 	bl	8006cd8 <__malloc_lock>
 80072a0:	4a1d      	ldr	r2, [pc, #116]	@ (8007318 <_free_r+0x90>)
 80072a2:	6813      	ldr	r3, [r2, #0]
 80072a4:	b933      	cbnz	r3, 80072b4 <_free_r+0x2c>
 80072a6:	6063      	str	r3, [r4, #4]
 80072a8:	6014      	str	r4, [r2, #0]
 80072aa:	4628      	mov	r0, r5
 80072ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072b0:	f7ff bd18 	b.w	8006ce4 <__malloc_unlock>
 80072b4:	42a3      	cmp	r3, r4
 80072b6:	d908      	bls.n	80072ca <_free_r+0x42>
 80072b8:	6820      	ldr	r0, [r4, #0]
 80072ba:	1821      	adds	r1, r4, r0
 80072bc:	428b      	cmp	r3, r1
 80072be:	bf01      	itttt	eq
 80072c0:	6819      	ldreq	r1, [r3, #0]
 80072c2:	685b      	ldreq	r3, [r3, #4]
 80072c4:	1809      	addeq	r1, r1, r0
 80072c6:	6021      	streq	r1, [r4, #0]
 80072c8:	e7ed      	b.n	80072a6 <_free_r+0x1e>
 80072ca:	461a      	mov	r2, r3
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	b10b      	cbz	r3, 80072d4 <_free_r+0x4c>
 80072d0:	42a3      	cmp	r3, r4
 80072d2:	d9fa      	bls.n	80072ca <_free_r+0x42>
 80072d4:	6811      	ldr	r1, [r2, #0]
 80072d6:	1850      	adds	r0, r2, r1
 80072d8:	42a0      	cmp	r0, r4
 80072da:	d10b      	bne.n	80072f4 <_free_r+0x6c>
 80072dc:	6820      	ldr	r0, [r4, #0]
 80072de:	4401      	add	r1, r0
 80072e0:	1850      	adds	r0, r2, r1
 80072e2:	4283      	cmp	r3, r0
 80072e4:	6011      	str	r1, [r2, #0]
 80072e6:	d1e0      	bne.n	80072aa <_free_r+0x22>
 80072e8:	6818      	ldr	r0, [r3, #0]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	6053      	str	r3, [r2, #4]
 80072ee:	4408      	add	r0, r1
 80072f0:	6010      	str	r0, [r2, #0]
 80072f2:	e7da      	b.n	80072aa <_free_r+0x22>
 80072f4:	d902      	bls.n	80072fc <_free_r+0x74>
 80072f6:	230c      	movs	r3, #12
 80072f8:	602b      	str	r3, [r5, #0]
 80072fa:	e7d6      	b.n	80072aa <_free_r+0x22>
 80072fc:	6820      	ldr	r0, [r4, #0]
 80072fe:	1821      	adds	r1, r4, r0
 8007300:	428b      	cmp	r3, r1
 8007302:	bf04      	itt	eq
 8007304:	6819      	ldreq	r1, [r3, #0]
 8007306:	685b      	ldreq	r3, [r3, #4]
 8007308:	6063      	str	r3, [r4, #4]
 800730a:	bf04      	itt	eq
 800730c:	1809      	addeq	r1, r1, r0
 800730e:	6021      	streq	r1, [r4, #0]
 8007310:	6054      	str	r4, [r2, #4]
 8007312:	e7ca      	b.n	80072aa <_free_r+0x22>
 8007314:	bd38      	pop	{r3, r4, r5, pc}
 8007316:	bf00      	nop
 8007318:	20000328 	.word	0x20000328

0800731c <__ssputs_r>:
 800731c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007320:	688e      	ldr	r6, [r1, #8]
 8007322:	461f      	mov	r7, r3
 8007324:	42be      	cmp	r6, r7
 8007326:	680b      	ldr	r3, [r1, #0]
 8007328:	4682      	mov	sl, r0
 800732a:	460c      	mov	r4, r1
 800732c:	4690      	mov	r8, r2
 800732e:	d82d      	bhi.n	800738c <__ssputs_r+0x70>
 8007330:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007334:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007338:	d026      	beq.n	8007388 <__ssputs_r+0x6c>
 800733a:	6965      	ldr	r5, [r4, #20]
 800733c:	6909      	ldr	r1, [r1, #16]
 800733e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007342:	eba3 0901 	sub.w	r9, r3, r1
 8007346:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800734a:	1c7b      	adds	r3, r7, #1
 800734c:	444b      	add	r3, r9
 800734e:	106d      	asrs	r5, r5, #1
 8007350:	429d      	cmp	r5, r3
 8007352:	bf38      	it	cc
 8007354:	461d      	movcc	r5, r3
 8007356:	0553      	lsls	r3, r2, #21
 8007358:	d527      	bpl.n	80073aa <__ssputs_r+0x8e>
 800735a:	4629      	mov	r1, r5
 800735c:	f7ff fc3c 	bl	8006bd8 <_malloc_r>
 8007360:	4606      	mov	r6, r0
 8007362:	b360      	cbz	r0, 80073be <__ssputs_r+0xa2>
 8007364:	6921      	ldr	r1, [r4, #16]
 8007366:	464a      	mov	r2, r9
 8007368:	f7ff ff7f 	bl	800726a <memcpy>
 800736c:	89a3      	ldrh	r3, [r4, #12]
 800736e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007372:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007376:	81a3      	strh	r3, [r4, #12]
 8007378:	6126      	str	r6, [r4, #16]
 800737a:	6165      	str	r5, [r4, #20]
 800737c:	444e      	add	r6, r9
 800737e:	eba5 0509 	sub.w	r5, r5, r9
 8007382:	6026      	str	r6, [r4, #0]
 8007384:	60a5      	str	r5, [r4, #8]
 8007386:	463e      	mov	r6, r7
 8007388:	42be      	cmp	r6, r7
 800738a:	d900      	bls.n	800738e <__ssputs_r+0x72>
 800738c:	463e      	mov	r6, r7
 800738e:	6820      	ldr	r0, [r4, #0]
 8007390:	4632      	mov	r2, r6
 8007392:	4641      	mov	r1, r8
 8007394:	f000 fcf8 	bl	8007d88 <memmove>
 8007398:	68a3      	ldr	r3, [r4, #8]
 800739a:	1b9b      	subs	r3, r3, r6
 800739c:	60a3      	str	r3, [r4, #8]
 800739e:	6823      	ldr	r3, [r4, #0]
 80073a0:	4433      	add	r3, r6
 80073a2:	6023      	str	r3, [r4, #0]
 80073a4:	2000      	movs	r0, #0
 80073a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073aa:	462a      	mov	r2, r5
 80073ac:	f000 fd28 	bl	8007e00 <_realloc_r>
 80073b0:	4606      	mov	r6, r0
 80073b2:	2800      	cmp	r0, #0
 80073b4:	d1e0      	bne.n	8007378 <__ssputs_r+0x5c>
 80073b6:	6921      	ldr	r1, [r4, #16]
 80073b8:	4650      	mov	r0, sl
 80073ba:	f7ff ff65 	bl	8007288 <_free_r>
 80073be:	230c      	movs	r3, #12
 80073c0:	f8ca 3000 	str.w	r3, [sl]
 80073c4:	89a3      	ldrh	r3, [r4, #12]
 80073c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073ca:	81a3      	strh	r3, [r4, #12]
 80073cc:	f04f 30ff 	mov.w	r0, #4294967295
 80073d0:	e7e9      	b.n	80073a6 <__ssputs_r+0x8a>
	...

080073d4 <_svfiprintf_r>:
 80073d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073d8:	4698      	mov	r8, r3
 80073da:	898b      	ldrh	r3, [r1, #12]
 80073dc:	061b      	lsls	r3, r3, #24
 80073de:	b09d      	sub	sp, #116	@ 0x74
 80073e0:	4607      	mov	r7, r0
 80073e2:	460d      	mov	r5, r1
 80073e4:	4614      	mov	r4, r2
 80073e6:	d510      	bpl.n	800740a <_svfiprintf_r+0x36>
 80073e8:	690b      	ldr	r3, [r1, #16]
 80073ea:	b973      	cbnz	r3, 800740a <_svfiprintf_r+0x36>
 80073ec:	2140      	movs	r1, #64	@ 0x40
 80073ee:	f7ff fbf3 	bl	8006bd8 <_malloc_r>
 80073f2:	6028      	str	r0, [r5, #0]
 80073f4:	6128      	str	r0, [r5, #16]
 80073f6:	b930      	cbnz	r0, 8007406 <_svfiprintf_r+0x32>
 80073f8:	230c      	movs	r3, #12
 80073fa:	603b      	str	r3, [r7, #0]
 80073fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007400:	b01d      	add	sp, #116	@ 0x74
 8007402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007406:	2340      	movs	r3, #64	@ 0x40
 8007408:	616b      	str	r3, [r5, #20]
 800740a:	2300      	movs	r3, #0
 800740c:	9309      	str	r3, [sp, #36]	@ 0x24
 800740e:	2320      	movs	r3, #32
 8007410:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007414:	f8cd 800c 	str.w	r8, [sp, #12]
 8007418:	2330      	movs	r3, #48	@ 0x30
 800741a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80075b8 <_svfiprintf_r+0x1e4>
 800741e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007422:	f04f 0901 	mov.w	r9, #1
 8007426:	4623      	mov	r3, r4
 8007428:	469a      	mov	sl, r3
 800742a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800742e:	b10a      	cbz	r2, 8007434 <_svfiprintf_r+0x60>
 8007430:	2a25      	cmp	r2, #37	@ 0x25
 8007432:	d1f9      	bne.n	8007428 <_svfiprintf_r+0x54>
 8007434:	ebba 0b04 	subs.w	fp, sl, r4
 8007438:	d00b      	beq.n	8007452 <_svfiprintf_r+0x7e>
 800743a:	465b      	mov	r3, fp
 800743c:	4622      	mov	r2, r4
 800743e:	4629      	mov	r1, r5
 8007440:	4638      	mov	r0, r7
 8007442:	f7ff ff6b 	bl	800731c <__ssputs_r>
 8007446:	3001      	adds	r0, #1
 8007448:	f000 80a7 	beq.w	800759a <_svfiprintf_r+0x1c6>
 800744c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800744e:	445a      	add	r2, fp
 8007450:	9209      	str	r2, [sp, #36]	@ 0x24
 8007452:	f89a 3000 	ldrb.w	r3, [sl]
 8007456:	2b00      	cmp	r3, #0
 8007458:	f000 809f 	beq.w	800759a <_svfiprintf_r+0x1c6>
 800745c:	2300      	movs	r3, #0
 800745e:	f04f 32ff 	mov.w	r2, #4294967295
 8007462:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007466:	f10a 0a01 	add.w	sl, sl, #1
 800746a:	9304      	str	r3, [sp, #16]
 800746c:	9307      	str	r3, [sp, #28]
 800746e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007472:	931a      	str	r3, [sp, #104]	@ 0x68
 8007474:	4654      	mov	r4, sl
 8007476:	2205      	movs	r2, #5
 8007478:	f814 1b01 	ldrb.w	r1, [r4], #1
 800747c:	484e      	ldr	r0, [pc, #312]	@ (80075b8 <_svfiprintf_r+0x1e4>)
 800747e:	f7f8 fec7 	bl	8000210 <memchr>
 8007482:	9a04      	ldr	r2, [sp, #16]
 8007484:	b9d8      	cbnz	r0, 80074be <_svfiprintf_r+0xea>
 8007486:	06d0      	lsls	r0, r2, #27
 8007488:	bf44      	itt	mi
 800748a:	2320      	movmi	r3, #32
 800748c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007490:	0711      	lsls	r1, r2, #28
 8007492:	bf44      	itt	mi
 8007494:	232b      	movmi	r3, #43	@ 0x2b
 8007496:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800749a:	f89a 3000 	ldrb.w	r3, [sl]
 800749e:	2b2a      	cmp	r3, #42	@ 0x2a
 80074a0:	d015      	beq.n	80074ce <_svfiprintf_r+0xfa>
 80074a2:	9a07      	ldr	r2, [sp, #28]
 80074a4:	4654      	mov	r4, sl
 80074a6:	2000      	movs	r0, #0
 80074a8:	f04f 0c0a 	mov.w	ip, #10
 80074ac:	4621      	mov	r1, r4
 80074ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074b2:	3b30      	subs	r3, #48	@ 0x30
 80074b4:	2b09      	cmp	r3, #9
 80074b6:	d94b      	bls.n	8007550 <_svfiprintf_r+0x17c>
 80074b8:	b1b0      	cbz	r0, 80074e8 <_svfiprintf_r+0x114>
 80074ba:	9207      	str	r2, [sp, #28]
 80074bc:	e014      	b.n	80074e8 <_svfiprintf_r+0x114>
 80074be:	eba0 0308 	sub.w	r3, r0, r8
 80074c2:	fa09 f303 	lsl.w	r3, r9, r3
 80074c6:	4313      	orrs	r3, r2
 80074c8:	9304      	str	r3, [sp, #16]
 80074ca:	46a2      	mov	sl, r4
 80074cc:	e7d2      	b.n	8007474 <_svfiprintf_r+0xa0>
 80074ce:	9b03      	ldr	r3, [sp, #12]
 80074d0:	1d19      	adds	r1, r3, #4
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	9103      	str	r1, [sp, #12]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	bfbb      	ittet	lt
 80074da:	425b      	neglt	r3, r3
 80074dc:	f042 0202 	orrlt.w	r2, r2, #2
 80074e0:	9307      	strge	r3, [sp, #28]
 80074e2:	9307      	strlt	r3, [sp, #28]
 80074e4:	bfb8      	it	lt
 80074e6:	9204      	strlt	r2, [sp, #16]
 80074e8:	7823      	ldrb	r3, [r4, #0]
 80074ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80074ec:	d10a      	bne.n	8007504 <_svfiprintf_r+0x130>
 80074ee:	7863      	ldrb	r3, [r4, #1]
 80074f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80074f2:	d132      	bne.n	800755a <_svfiprintf_r+0x186>
 80074f4:	9b03      	ldr	r3, [sp, #12]
 80074f6:	1d1a      	adds	r2, r3, #4
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	9203      	str	r2, [sp, #12]
 80074fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007500:	3402      	adds	r4, #2
 8007502:	9305      	str	r3, [sp, #20]
 8007504:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80075c8 <_svfiprintf_r+0x1f4>
 8007508:	7821      	ldrb	r1, [r4, #0]
 800750a:	2203      	movs	r2, #3
 800750c:	4650      	mov	r0, sl
 800750e:	f7f8 fe7f 	bl	8000210 <memchr>
 8007512:	b138      	cbz	r0, 8007524 <_svfiprintf_r+0x150>
 8007514:	9b04      	ldr	r3, [sp, #16]
 8007516:	eba0 000a 	sub.w	r0, r0, sl
 800751a:	2240      	movs	r2, #64	@ 0x40
 800751c:	4082      	lsls	r2, r0
 800751e:	4313      	orrs	r3, r2
 8007520:	3401      	adds	r4, #1
 8007522:	9304      	str	r3, [sp, #16]
 8007524:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007528:	4824      	ldr	r0, [pc, #144]	@ (80075bc <_svfiprintf_r+0x1e8>)
 800752a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800752e:	2206      	movs	r2, #6
 8007530:	f7f8 fe6e 	bl	8000210 <memchr>
 8007534:	2800      	cmp	r0, #0
 8007536:	d036      	beq.n	80075a6 <_svfiprintf_r+0x1d2>
 8007538:	4b21      	ldr	r3, [pc, #132]	@ (80075c0 <_svfiprintf_r+0x1ec>)
 800753a:	bb1b      	cbnz	r3, 8007584 <_svfiprintf_r+0x1b0>
 800753c:	9b03      	ldr	r3, [sp, #12]
 800753e:	3307      	adds	r3, #7
 8007540:	f023 0307 	bic.w	r3, r3, #7
 8007544:	3308      	adds	r3, #8
 8007546:	9303      	str	r3, [sp, #12]
 8007548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800754a:	4433      	add	r3, r6
 800754c:	9309      	str	r3, [sp, #36]	@ 0x24
 800754e:	e76a      	b.n	8007426 <_svfiprintf_r+0x52>
 8007550:	fb0c 3202 	mla	r2, ip, r2, r3
 8007554:	460c      	mov	r4, r1
 8007556:	2001      	movs	r0, #1
 8007558:	e7a8      	b.n	80074ac <_svfiprintf_r+0xd8>
 800755a:	2300      	movs	r3, #0
 800755c:	3401      	adds	r4, #1
 800755e:	9305      	str	r3, [sp, #20]
 8007560:	4619      	mov	r1, r3
 8007562:	f04f 0c0a 	mov.w	ip, #10
 8007566:	4620      	mov	r0, r4
 8007568:	f810 2b01 	ldrb.w	r2, [r0], #1
 800756c:	3a30      	subs	r2, #48	@ 0x30
 800756e:	2a09      	cmp	r2, #9
 8007570:	d903      	bls.n	800757a <_svfiprintf_r+0x1a6>
 8007572:	2b00      	cmp	r3, #0
 8007574:	d0c6      	beq.n	8007504 <_svfiprintf_r+0x130>
 8007576:	9105      	str	r1, [sp, #20]
 8007578:	e7c4      	b.n	8007504 <_svfiprintf_r+0x130>
 800757a:	fb0c 2101 	mla	r1, ip, r1, r2
 800757e:	4604      	mov	r4, r0
 8007580:	2301      	movs	r3, #1
 8007582:	e7f0      	b.n	8007566 <_svfiprintf_r+0x192>
 8007584:	ab03      	add	r3, sp, #12
 8007586:	9300      	str	r3, [sp, #0]
 8007588:	462a      	mov	r2, r5
 800758a:	4b0e      	ldr	r3, [pc, #56]	@ (80075c4 <_svfiprintf_r+0x1f0>)
 800758c:	a904      	add	r1, sp, #16
 800758e:	4638      	mov	r0, r7
 8007590:	f3af 8000 	nop.w
 8007594:	1c42      	adds	r2, r0, #1
 8007596:	4606      	mov	r6, r0
 8007598:	d1d6      	bne.n	8007548 <_svfiprintf_r+0x174>
 800759a:	89ab      	ldrh	r3, [r5, #12]
 800759c:	065b      	lsls	r3, r3, #25
 800759e:	f53f af2d 	bmi.w	80073fc <_svfiprintf_r+0x28>
 80075a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075a4:	e72c      	b.n	8007400 <_svfiprintf_r+0x2c>
 80075a6:	ab03      	add	r3, sp, #12
 80075a8:	9300      	str	r3, [sp, #0]
 80075aa:	462a      	mov	r2, r5
 80075ac:	4b05      	ldr	r3, [pc, #20]	@ (80075c4 <_svfiprintf_r+0x1f0>)
 80075ae:	a904      	add	r1, sp, #16
 80075b0:	4638      	mov	r0, r7
 80075b2:	f000 f9bb 	bl	800792c <_printf_i>
 80075b6:	e7ed      	b.n	8007594 <_svfiprintf_r+0x1c0>
 80075b8:	0800b808 	.word	0x0800b808
 80075bc:	0800b812 	.word	0x0800b812
 80075c0:	00000000 	.word	0x00000000
 80075c4:	0800731d 	.word	0x0800731d
 80075c8:	0800b80e 	.word	0x0800b80e

080075cc <__sfputc_r>:
 80075cc:	6893      	ldr	r3, [r2, #8]
 80075ce:	3b01      	subs	r3, #1
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	b410      	push	{r4}
 80075d4:	6093      	str	r3, [r2, #8]
 80075d6:	da08      	bge.n	80075ea <__sfputc_r+0x1e>
 80075d8:	6994      	ldr	r4, [r2, #24]
 80075da:	42a3      	cmp	r3, r4
 80075dc:	db01      	blt.n	80075e2 <__sfputc_r+0x16>
 80075de:	290a      	cmp	r1, #10
 80075e0:	d103      	bne.n	80075ea <__sfputc_r+0x1e>
 80075e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075e6:	f7ff bd18 	b.w	800701a <__swbuf_r>
 80075ea:	6813      	ldr	r3, [r2, #0]
 80075ec:	1c58      	adds	r0, r3, #1
 80075ee:	6010      	str	r0, [r2, #0]
 80075f0:	7019      	strb	r1, [r3, #0]
 80075f2:	4608      	mov	r0, r1
 80075f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075f8:	4770      	bx	lr

080075fa <__sfputs_r>:
 80075fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075fc:	4606      	mov	r6, r0
 80075fe:	460f      	mov	r7, r1
 8007600:	4614      	mov	r4, r2
 8007602:	18d5      	adds	r5, r2, r3
 8007604:	42ac      	cmp	r4, r5
 8007606:	d101      	bne.n	800760c <__sfputs_r+0x12>
 8007608:	2000      	movs	r0, #0
 800760a:	e007      	b.n	800761c <__sfputs_r+0x22>
 800760c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007610:	463a      	mov	r2, r7
 8007612:	4630      	mov	r0, r6
 8007614:	f7ff ffda 	bl	80075cc <__sfputc_r>
 8007618:	1c43      	adds	r3, r0, #1
 800761a:	d1f3      	bne.n	8007604 <__sfputs_r+0xa>
 800761c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007620 <_vfiprintf_r>:
 8007620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007624:	460d      	mov	r5, r1
 8007626:	b09d      	sub	sp, #116	@ 0x74
 8007628:	4614      	mov	r4, r2
 800762a:	4698      	mov	r8, r3
 800762c:	4606      	mov	r6, r0
 800762e:	b118      	cbz	r0, 8007638 <_vfiprintf_r+0x18>
 8007630:	6a03      	ldr	r3, [r0, #32]
 8007632:	b90b      	cbnz	r3, 8007638 <_vfiprintf_r+0x18>
 8007634:	f7ff fbe8 	bl	8006e08 <__sinit>
 8007638:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800763a:	07d9      	lsls	r1, r3, #31
 800763c:	d405      	bmi.n	800764a <_vfiprintf_r+0x2a>
 800763e:	89ab      	ldrh	r3, [r5, #12]
 8007640:	059a      	lsls	r2, r3, #22
 8007642:	d402      	bmi.n	800764a <_vfiprintf_r+0x2a>
 8007644:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007646:	f7ff fe06 	bl	8007256 <__retarget_lock_acquire_recursive>
 800764a:	89ab      	ldrh	r3, [r5, #12]
 800764c:	071b      	lsls	r3, r3, #28
 800764e:	d501      	bpl.n	8007654 <_vfiprintf_r+0x34>
 8007650:	692b      	ldr	r3, [r5, #16]
 8007652:	b99b      	cbnz	r3, 800767c <_vfiprintf_r+0x5c>
 8007654:	4629      	mov	r1, r5
 8007656:	4630      	mov	r0, r6
 8007658:	f7ff fd1e 	bl	8007098 <__swsetup_r>
 800765c:	b170      	cbz	r0, 800767c <_vfiprintf_r+0x5c>
 800765e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007660:	07dc      	lsls	r4, r3, #31
 8007662:	d504      	bpl.n	800766e <_vfiprintf_r+0x4e>
 8007664:	f04f 30ff 	mov.w	r0, #4294967295
 8007668:	b01d      	add	sp, #116	@ 0x74
 800766a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800766e:	89ab      	ldrh	r3, [r5, #12]
 8007670:	0598      	lsls	r0, r3, #22
 8007672:	d4f7      	bmi.n	8007664 <_vfiprintf_r+0x44>
 8007674:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007676:	f7ff fdef 	bl	8007258 <__retarget_lock_release_recursive>
 800767a:	e7f3      	b.n	8007664 <_vfiprintf_r+0x44>
 800767c:	2300      	movs	r3, #0
 800767e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007680:	2320      	movs	r3, #32
 8007682:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007686:	f8cd 800c 	str.w	r8, [sp, #12]
 800768a:	2330      	movs	r3, #48	@ 0x30
 800768c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800783c <_vfiprintf_r+0x21c>
 8007690:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007694:	f04f 0901 	mov.w	r9, #1
 8007698:	4623      	mov	r3, r4
 800769a:	469a      	mov	sl, r3
 800769c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076a0:	b10a      	cbz	r2, 80076a6 <_vfiprintf_r+0x86>
 80076a2:	2a25      	cmp	r2, #37	@ 0x25
 80076a4:	d1f9      	bne.n	800769a <_vfiprintf_r+0x7a>
 80076a6:	ebba 0b04 	subs.w	fp, sl, r4
 80076aa:	d00b      	beq.n	80076c4 <_vfiprintf_r+0xa4>
 80076ac:	465b      	mov	r3, fp
 80076ae:	4622      	mov	r2, r4
 80076b0:	4629      	mov	r1, r5
 80076b2:	4630      	mov	r0, r6
 80076b4:	f7ff ffa1 	bl	80075fa <__sfputs_r>
 80076b8:	3001      	adds	r0, #1
 80076ba:	f000 80a7 	beq.w	800780c <_vfiprintf_r+0x1ec>
 80076be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076c0:	445a      	add	r2, fp
 80076c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80076c4:	f89a 3000 	ldrb.w	r3, [sl]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	f000 809f 	beq.w	800780c <_vfiprintf_r+0x1ec>
 80076ce:	2300      	movs	r3, #0
 80076d0:	f04f 32ff 	mov.w	r2, #4294967295
 80076d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076d8:	f10a 0a01 	add.w	sl, sl, #1
 80076dc:	9304      	str	r3, [sp, #16]
 80076de:	9307      	str	r3, [sp, #28]
 80076e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80076e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80076e6:	4654      	mov	r4, sl
 80076e8:	2205      	movs	r2, #5
 80076ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ee:	4853      	ldr	r0, [pc, #332]	@ (800783c <_vfiprintf_r+0x21c>)
 80076f0:	f7f8 fd8e 	bl	8000210 <memchr>
 80076f4:	9a04      	ldr	r2, [sp, #16]
 80076f6:	b9d8      	cbnz	r0, 8007730 <_vfiprintf_r+0x110>
 80076f8:	06d1      	lsls	r1, r2, #27
 80076fa:	bf44      	itt	mi
 80076fc:	2320      	movmi	r3, #32
 80076fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007702:	0713      	lsls	r3, r2, #28
 8007704:	bf44      	itt	mi
 8007706:	232b      	movmi	r3, #43	@ 0x2b
 8007708:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800770c:	f89a 3000 	ldrb.w	r3, [sl]
 8007710:	2b2a      	cmp	r3, #42	@ 0x2a
 8007712:	d015      	beq.n	8007740 <_vfiprintf_r+0x120>
 8007714:	9a07      	ldr	r2, [sp, #28]
 8007716:	4654      	mov	r4, sl
 8007718:	2000      	movs	r0, #0
 800771a:	f04f 0c0a 	mov.w	ip, #10
 800771e:	4621      	mov	r1, r4
 8007720:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007724:	3b30      	subs	r3, #48	@ 0x30
 8007726:	2b09      	cmp	r3, #9
 8007728:	d94b      	bls.n	80077c2 <_vfiprintf_r+0x1a2>
 800772a:	b1b0      	cbz	r0, 800775a <_vfiprintf_r+0x13a>
 800772c:	9207      	str	r2, [sp, #28]
 800772e:	e014      	b.n	800775a <_vfiprintf_r+0x13a>
 8007730:	eba0 0308 	sub.w	r3, r0, r8
 8007734:	fa09 f303 	lsl.w	r3, r9, r3
 8007738:	4313      	orrs	r3, r2
 800773a:	9304      	str	r3, [sp, #16]
 800773c:	46a2      	mov	sl, r4
 800773e:	e7d2      	b.n	80076e6 <_vfiprintf_r+0xc6>
 8007740:	9b03      	ldr	r3, [sp, #12]
 8007742:	1d19      	adds	r1, r3, #4
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	9103      	str	r1, [sp, #12]
 8007748:	2b00      	cmp	r3, #0
 800774a:	bfbb      	ittet	lt
 800774c:	425b      	neglt	r3, r3
 800774e:	f042 0202 	orrlt.w	r2, r2, #2
 8007752:	9307      	strge	r3, [sp, #28]
 8007754:	9307      	strlt	r3, [sp, #28]
 8007756:	bfb8      	it	lt
 8007758:	9204      	strlt	r2, [sp, #16]
 800775a:	7823      	ldrb	r3, [r4, #0]
 800775c:	2b2e      	cmp	r3, #46	@ 0x2e
 800775e:	d10a      	bne.n	8007776 <_vfiprintf_r+0x156>
 8007760:	7863      	ldrb	r3, [r4, #1]
 8007762:	2b2a      	cmp	r3, #42	@ 0x2a
 8007764:	d132      	bne.n	80077cc <_vfiprintf_r+0x1ac>
 8007766:	9b03      	ldr	r3, [sp, #12]
 8007768:	1d1a      	adds	r2, r3, #4
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	9203      	str	r2, [sp, #12]
 800776e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007772:	3402      	adds	r4, #2
 8007774:	9305      	str	r3, [sp, #20]
 8007776:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800784c <_vfiprintf_r+0x22c>
 800777a:	7821      	ldrb	r1, [r4, #0]
 800777c:	2203      	movs	r2, #3
 800777e:	4650      	mov	r0, sl
 8007780:	f7f8 fd46 	bl	8000210 <memchr>
 8007784:	b138      	cbz	r0, 8007796 <_vfiprintf_r+0x176>
 8007786:	9b04      	ldr	r3, [sp, #16]
 8007788:	eba0 000a 	sub.w	r0, r0, sl
 800778c:	2240      	movs	r2, #64	@ 0x40
 800778e:	4082      	lsls	r2, r0
 8007790:	4313      	orrs	r3, r2
 8007792:	3401      	adds	r4, #1
 8007794:	9304      	str	r3, [sp, #16]
 8007796:	f814 1b01 	ldrb.w	r1, [r4], #1
 800779a:	4829      	ldr	r0, [pc, #164]	@ (8007840 <_vfiprintf_r+0x220>)
 800779c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80077a0:	2206      	movs	r2, #6
 80077a2:	f7f8 fd35 	bl	8000210 <memchr>
 80077a6:	2800      	cmp	r0, #0
 80077a8:	d03f      	beq.n	800782a <_vfiprintf_r+0x20a>
 80077aa:	4b26      	ldr	r3, [pc, #152]	@ (8007844 <_vfiprintf_r+0x224>)
 80077ac:	bb1b      	cbnz	r3, 80077f6 <_vfiprintf_r+0x1d6>
 80077ae:	9b03      	ldr	r3, [sp, #12]
 80077b0:	3307      	adds	r3, #7
 80077b2:	f023 0307 	bic.w	r3, r3, #7
 80077b6:	3308      	adds	r3, #8
 80077b8:	9303      	str	r3, [sp, #12]
 80077ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077bc:	443b      	add	r3, r7
 80077be:	9309      	str	r3, [sp, #36]	@ 0x24
 80077c0:	e76a      	b.n	8007698 <_vfiprintf_r+0x78>
 80077c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80077c6:	460c      	mov	r4, r1
 80077c8:	2001      	movs	r0, #1
 80077ca:	e7a8      	b.n	800771e <_vfiprintf_r+0xfe>
 80077cc:	2300      	movs	r3, #0
 80077ce:	3401      	adds	r4, #1
 80077d0:	9305      	str	r3, [sp, #20]
 80077d2:	4619      	mov	r1, r3
 80077d4:	f04f 0c0a 	mov.w	ip, #10
 80077d8:	4620      	mov	r0, r4
 80077da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077de:	3a30      	subs	r2, #48	@ 0x30
 80077e0:	2a09      	cmp	r2, #9
 80077e2:	d903      	bls.n	80077ec <_vfiprintf_r+0x1cc>
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d0c6      	beq.n	8007776 <_vfiprintf_r+0x156>
 80077e8:	9105      	str	r1, [sp, #20]
 80077ea:	e7c4      	b.n	8007776 <_vfiprintf_r+0x156>
 80077ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80077f0:	4604      	mov	r4, r0
 80077f2:	2301      	movs	r3, #1
 80077f4:	e7f0      	b.n	80077d8 <_vfiprintf_r+0x1b8>
 80077f6:	ab03      	add	r3, sp, #12
 80077f8:	9300      	str	r3, [sp, #0]
 80077fa:	462a      	mov	r2, r5
 80077fc:	4b12      	ldr	r3, [pc, #72]	@ (8007848 <_vfiprintf_r+0x228>)
 80077fe:	a904      	add	r1, sp, #16
 8007800:	4630      	mov	r0, r6
 8007802:	f3af 8000 	nop.w
 8007806:	4607      	mov	r7, r0
 8007808:	1c78      	adds	r0, r7, #1
 800780a:	d1d6      	bne.n	80077ba <_vfiprintf_r+0x19a>
 800780c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800780e:	07d9      	lsls	r1, r3, #31
 8007810:	d405      	bmi.n	800781e <_vfiprintf_r+0x1fe>
 8007812:	89ab      	ldrh	r3, [r5, #12]
 8007814:	059a      	lsls	r2, r3, #22
 8007816:	d402      	bmi.n	800781e <_vfiprintf_r+0x1fe>
 8007818:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800781a:	f7ff fd1d 	bl	8007258 <__retarget_lock_release_recursive>
 800781e:	89ab      	ldrh	r3, [r5, #12]
 8007820:	065b      	lsls	r3, r3, #25
 8007822:	f53f af1f 	bmi.w	8007664 <_vfiprintf_r+0x44>
 8007826:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007828:	e71e      	b.n	8007668 <_vfiprintf_r+0x48>
 800782a:	ab03      	add	r3, sp, #12
 800782c:	9300      	str	r3, [sp, #0]
 800782e:	462a      	mov	r2, r5
 8007830:	4b05      	ldr	r3, [pc, #20]	@ (8007848 <_vfiprintf_r+0x228>)
 8007832:	a904      	add	r1, sp, #16
 8007834:	4630      	mov	r0, r6
 8007836:	f000 f879 	bl	800792c <_printf_i>
 800783a:	e7e4      	b.n	8007806 <_vfiprintf_r+0x1e6>
 800783c:	0800b808 	.word	0x0800b808
 8007840:	0800b812 	.word	0x0800b812
 8007844:	00000000 	.word	0x00000000
 8007848:	080075fb 	.word	0x080075fb
 800784c:	0800b80e 	.word	0x0800b80e

08007850 <_printf_common>:
 8007850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007854:	4616      	mov	r6, r2
 8007856:	4698      	mov	r8, r3
 8007858:	688a      	ldr	r2, [r1, #8]
 800785a:	690b      	ldr	r3, [r1, #16]
 800785c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007860:	4293      	cmp	r3, r2
 8007862:	bfb8      	it	lt
 8007864:	4613      	movlt	r3, r2
 8007866:	6033      	str	r3, [r6, #0]
 8007868:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800786c:	4607      	mov	r7, r0
 800786e:	460c      	mov	r4, r1
 8007870:	b10a      	cbz	r2, 8007876 <_printf_common+0x26>
 8007872:	3301      	adds	r3, #1
 8007874:	6033      	str	r3, [r6, #0]
 8007876:	6823      	ldr	r3, [r4, #0]
 8007878:	0699      	lsls	r1, r3, #26
 800787a:	bf42      	ittt	mi
 800787c:	6833      	ldrmi	r3, [r6, #0]
 800787e:	3302      	addmi	r3, #2
 8007880:	6033      	strmi	r3, [r6, #0]
 8007882:	6825      	ldr	r5, [r4, #0]
 8007884:	f015 0506 	ands.w	r5, r5, #6
 8007888:	d106      	bne.n	8007898 <_printf_common+0x48>
 800788a:	f104 0a19 	add.w	sl, r4, #25
 800788e:	68e3      	ldr	r3, [r4, #12]
 8007890:	6832      	ldr	r2, [r6, #0]
 8007892:	1a9b      	subs	r3, r3, r2
 8007894:	42ab      	cmp	r3, r5
 8007896:	dc26      	bgt.n	80078e6 <_printf_common+0x96>
 8007898:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800789c:	6822      	ldr	r2, [r4, #0]
 800789e:	3b00      	subs	r3, #0
 80078a0:	bf18      	it	ne
 80078a2:	2301      	movne	r3, #1
 80078a4:	0692      	lsls	r2, r2, #26
 80078a6:	d42b      	bmi.n	8007900 <_printf_common+0xb0>
 80078a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80078ac:	4641      	mov	r1, r8
 80078ae:	4638      	mov	r0, r7
 80078b0:	47c8      	blx	r9
 80078b2:	3001      	adds	r0, #1
 80078b4:	d01e      	beq.n	80078f4 <_printf_common+0xa4>
 80078b6:	6823      	ldr	r3, [r4, #0]
 80078b8:	6922      	ldr	r2, [r4, #16]
 80078ba:	f003 0306 	and.w	r3, r3, #6
 80078be:	2b04      	cmp	r3, #4
 80078c0:	bf02      	ittt	eq
 80078c2:	68e5      	ldreq	r5, [r4, #12]
 80078c4:	6833      	ldreq	r3, [r6, #0]
 80078c6:	1aed      	subeq	r5, r5, r3
 80078c8:	68a3      	ldr	r3, [r4, #8]
 80078ca:	bf0c      	ite	eq
 80078cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078d0:	2500      	movne	r5, #0
 80078d2:	4293      	cmp	r3, r2
 80078d4:	bfc4      	itt	gt
 80078d6:	1a9b      	subgt	r3, r3, r2
 80078d8:	18ed      	addgt	r5, r5, r3
 80078da:	2600      	movs	r6, #0
 80078dc:	341a      	adds	r4, #26
 80078de:	42b5      	cmp	r5, r6
 80078e0:	d11a      	bne.n	8007918 <_printf_common+0xc8>
 80078e2:	2000      	movs	r0, #0
 80078e4:	e008      	b.n	80078f8 <_printf_common+0xa8>
 80078e6:	2301      	movs	r3, #1
 80078e8:	4652      	mov	r2, sl
 80078ea:	4641      	mov	r1, r8
 80078ec:	4638      	mov	r0, r7
 80078ee:	47c8      	blx	r9
 80078f0:	3001      	adds	r0, #1
 80078f2:	d103      	bne.n	80078fc <_printf_common+0xac>
 80078f4:	f04f 30ff 	mov.w	r0, #4294967295
 80078f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078fc:	3501      	adds	r5, #1
 80078fe:	e7c6      	b.n	800788e <_printf_common+0x3e>
 8007900:	18e1      	adds	r1, r4, r3
 8007902:	1c5a      	adds	r2, r3, #1
 8007904:	2030      	movs	r0, #48	@ 0x30
 8007906:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800790a:	4422      	add	r2, r4
 800790c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007910:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007914:	3302      	adds	r3, #2
 8007916:	e7c7      	b.n	80078a8 <_printf_common+0x58>
 8007918:	2301      	movs	r3, #1
 800791a:	4622      	mov	r2, r4
 800791c:	4641      	mov	r1, r8
 800791e:	4638      	mov	r0, r7
 8007920:	47c8      	blx	r9
 8007922:	3001      	adds	r0, #1
 8007924:	d0e6      	beq.n	80078f4 <_printf_common+0xa4>
 8007926:	3601      	adds	r6, #1
 8007928:	e7d9      	b.n	80078de <_printf_common+0x8e>
	...

0800792c <_printf_i>:
 800792c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007930:	7e0f      	ldrb	r7, [r1, #24]
 8007932:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007934:	2f78      	cmp	r7, #120	@ 0x78
 8007936:	4691      	mov	r9, r2
 8007938:	4680      	mov	r8, r0
 800793a:	460c      	mov	r4, r1
 800793c:	469a      	mov	sl, r3
 800793e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007942:	d807      	bhi.n	8007954 <_printf_i+0x28>
 8007944:	2f62      	cmp	r7, #98	@ 0x62
 8007946:	d80a      	bhi.n	800795e <_printf_i+0x32>
 8007948:	2f00      	cmp	r7, #0
 800794a:	f000 80d2 	beq.w	8007af2 <_printf_i+0x1c6>
 800794e:	2f58      	cmp	r7, #88	@ 0x58
 8007950:	f000 80b9 	beq.w	8007ac6 <_printf_i+0x19a>
 8007954:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007958:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800795c:	e03a      	b.n	80079d4 <_printf_i+0xa8>
 800795e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007962:	2b15      	cmp	r3, #21
 8007964:	d8f6      	bhi.n	8007954 <_printf_i+0x28>
 8007966:	a101      	add	r1, pc, #4	@ (adr r1, 800796c <_printf_i+0x40>)
 8007968:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800796c:	080079c5 	.word	0x080079c5
 8007970:	080079d9 	.word	0x080079d9
 8007974:	08007955 	.word	0x08007955
 8007978:	08007955 	.word	0x08007955
 800797c:	08007955 	.word	0x08007955
 8007980:	08007955 	.word	0x08007955
 8007984:	080079d9 	.word	0x080079d9
 8007988:	08007955 	.word	0x08007955
 800798c:	08007955 	.word	0x08007955
 8007990:	08007955 	.word	0x08007955
 8007994:	08007955 	.word	0x08007955
 8007998:	08007ad9 	.word	0x08007ad9
 800799c:	08007a03 	.word	0x08007a03
 80079a0:	08007a93 	.word	0x08007a93
 80079a4:	08007955 	.word	0x08007955
 80079a8:	08007955 	.word	0x08007955
 80079ac:	08007afb 	.word	0x08007afb
 80079b0:	08007955 	.word	0x08007955
 80079b4:	08007a03 	.word	0x08007a03
 80079b8:	08007955 	.word	0x08007955
 80079bc:	08007955 	.word	0x08007955
 80079c0:	08007a9b 	.word	0x08007a9b
 80079c4:	6833      	ldr	r3, [r6, #0]
 80079c6:	1d1a      	adds	r2, r3, #4
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	6032      	str	r2, [r6, #0]
 80079cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80079d4:	2301      	movs	r3, #1
 80079d6:	e09d      	b.n	8007b14 <_printf_i+0x1e8>
 80079d8:	6833      	ldr	r3, [r6, #0]
 80079da:	6820      	ldr	r0, [r4, #0]
 80079dc:	1d19      	adds	r1, r3, #4
 80079de:	6031      	str	r1, [r6, #0]
 80079e0:	0606      	lsls	r6, r0, #24
 80079e2:	d501      	bpl.n	80079e8 <_printf_i+0xbc>
 80079e4:	681d      	ldr	r5, [r3, #0]
 80079e6:	e003      	b.n	80079f0 <_printf_i+0xc4>
 80079e8:	0645      	lsls	r5, r0, #25
 80079ea:	d5fb      	bpl.n	80079e4 <_printf_i+0xb8>
 80079ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80079f0:	2d00      	cmp	r5, #0
 80079f2:	da03      	bge.n	80079fc <_printf_i+0xd0>
 80079f4:	232d      	movs	r3, #45	@ 0x2d
 80079f6:	426d      	negs	r5, r5
 80079f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079fc:	4859      	ldr	r0, [pc, #356]	@ (8007b64 <_printf_i+0x238>)
 80079fe:	230a      	movs	r3, #10
 8007a00:	e011      	b.n	8007a26 <_printf_i+0xfa>
 8007a02:	6821      	ldr	r1, [r4, #0]
 8007a04:	6833      	ldr	r3, [r6, #0]
 8007a06:	0608      	lsls	r0, r1, #24
 8007a08:	f853 5b04 	ldr.w	r5, [r3], #4
 8007a0c:	d402      	bmi.n	8007a14 <_printf_i+0xe8>
 8007a0e:	0649      	lsls	r1, r1, #25
 8007a10:	bf48      	it	mi
 8007a12:	b2ad      	uxthmi	r5, r5
 8007a14:	2f6f      	cmp	r7, #111	@ 0x6f
 8007a16:	4853      	ldr	r0, [pc, #332]	@ (8007b64 <_printf_i+0x238>)
 8007a18:	6033      	str	r3, [r6, #0]
 8007a1a:	bf14      	ite	ne
 8007a1c:	230a      	movne	r3, #10
 8007a1e:	2308      	moveq	r3, #8
 8007a20:	2100      	movs	r1, #0
 8007a22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007a26:	6866      	ldr	r6, [r4, #4]
 8007a28:	60a6      	str	r6, [r4, #8]
 8007a2a:	2e00      	cmp	r6, #0
 8007a2c:	bfa2      	ittt	ge
 8007a2e:	6821      	ldrge	r1, [r4, #0]
 8007a30:	f021 0104 	bicge.w	r1, r1, #4
 8007a34:	6021      	strge	r1, [r4, #0]
 8007a36:	b90d      	cbnz	r5, 8007a3c <_printf_i+0x110>
 8007a38:	2e00      	cmp	r6, #0
 8007a3a:	d04b      	beq.n	8007ad4 <_printf_i+0x1a8>
 8007a3c:	4616      	mov	r6, r2
 8007a3e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007a42:	fb03 5711 	mls	r7, r3, r1, r5
 8007a46:	5dc7      	ldrb	r7, [r0, r7]
 8007a48:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007a4c:	462f      	mov	r7, r5
 8007a4e:	42bb      	cmp	r3, r7
 8007a50:	460d      	mov	r5, r1
 8007a52:	d9f4      	bls.n	8007a3e <_printf_i+0x112>
 8007a54:	2b08      	cmp	r3, #8
 8007a56:	d10b      	bne.n	8007a70 <_printf_i+0x144>
 8007a58:	6823      	ldr	r3, [r4, #0]
 8007a5a:	07df      	lsls	r7, r3, #31
 8007a5c:	d508      	bpl.n	8007a70 <_printf_i+0x144>
 8007a5e:	6923      	ldr	r3, [r4, #16]
 8007a60:	6861      	ldr	r1, [r4, #4]
 8007a62:	4299      	cmp	r1, r3
 8007a64:	bfde      	ittt	le
 8007a66:	2330      	movle	r3, #48	@ 0x30
 8007a68:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a6c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007a70:	1b92      	subs	r2, r2, r6
 8007a72:	6122      	str	r2, [r4, #16]
 8007a74:	f8cd a000 	str.w	sl, [sp]
 8007a78:	464b      	mov	r3, r9
 8007a7a:	aa03      	add	r2, sp, #12
 8007a7c:	4621      	mov	r1, r4
 8007a7e:	4640      	mov	r0, r8
 8007a80:	f7ff fee6 	bl	8007850 <_printf_common>
 8007a84:	3001      	adds	r0, #1
 8007a86:	d14a      	bne.n	8007b1e <_printf_i+0x1f2>
 8007a88:	f04f 30ff 	mov.w	r0, #4294967295
 8007a8c:	b004      	add	sp, #16
 8007a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a92:	6823      	ldr	r3, [r4, #0]
 8007a94:	f043 0320 	orr.w	r3, r3, #32
 8007a98:	6023      	str	r3, [r4, #0]
 8007a9a:	4833      	ldr	r0, [pc, #204]	@ (8007b68 <_printf_i+0x23c>)
 8007a9c:	2778      	movs	r7, #120	@ 0x78
 8007a9e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007aa2:	6823      	ldr	r3, [r4, #0]
 8007aa4:	6831      	ldr	r1, [r6, #0]
 8007aa6:	061f      	lsls	r7, r3, #24
 8007aa8:	f851 5b04 	ldr.w	r5, [r1], #4
 8007aac:	d402      	bmi.n	8007ab4 <_printf_i+0x188>
 8007aae:	065f      	lsls	r7, r3, #25
 8007ab0:	bf48      	it	mi
 8007ab2:	b2ad      	uxthmi	r5, r5
 8007ab4:	6031      	str	r1, [r6, #0]
 8007ab6:	07d9      	lsls	r1, r3, #31
 8007ab8:	bf44      	itt	mi
 8007aba:	f043 0320 	orrmi.w	r3, r3, #32
 8007abe:	6023      	strmi	r3, [r4, #0]
 8007ac0:	b11d      	cbz	r5, 8007aca <_printf_i+0x19e>
 8007ac2:	2310      	movs	r3, #16
 8007ac4:	e7ac      	b.n	8007a20 <_printf_i+0xf4>
 8007ac6:	4827      	ldr	r0, [pc, #156]	@ (8007b64 <_printf_i+0x238>)
 8007ac8:	e7e9      	b.n	8007a9e <_printf_i+0x172>
 8007aca:	6823      	ldr	r3, [r4, #0]
 8007acc:	f023 0320 	bic.w	r3, r3, #32
 8007ad0:	6023      	str	r3, [r4, #0]
 8007ad2:	e7f6      	b.n	8007ac2 <_printf_i+0x196>
 8007ad4:	4616      	mov	r6, r2
 8007ad6:	e7bd      	b.n	8007a54 <_printf_i+0x128>
 8007ad8:	6833      	ldr	r3, [r6, #0]
 8007ada:	6825      	ldr	r5, [r4, #0]
 8007adc:	6961      	ldr	r1, [r4, #20]
 8007ade:	1d18      	adds	r0, r3, #4
 8007ae0:	6030      	str	r0, [r6, #0]
 8007ae2:	062e      	lsls	r6, r5, #24
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	d501      	bpl.n	8007aec <_printf_i+0x1c0>
 8007ae8:	6019      	str	r1, [r3, #0]
 8007aea:	e002      	b.n	8007af2 <_printf_i+0x1c6>
 8007aec:	0668      	lsls	r0, r5, #25
 8007aee:	d5fb      	bpl.n	8007ae8 <_printf_i+0x1bc>
 8007af0:	8019      	strh	r1, [r3, #0]
 8007af2:	2300      	movs	r3, #0
 8007af4:	6123      	str	r3, [r4, #16]
 8007af6:	4616      	mov	r6, r2
 8007af8:	e7bc      	b.n	8007a74 <_printf_i+0x148>
 8007afa:	6833      	ldr	r3, [r6, #0]
 8007afc:	1d1a      	adds	r2, r3, #4
 8007afe:	6032      	str	r2, [r6, #0]
 8007b00:	681e      	ldr	r6, [r3, #0]
 8007b02:	6862      	ldr	r2, [r4, #4]
 8007b04:	2100      	movs	r1, #0
 8007b06:	4630      	mov	r0, r6
 8007b08:	f7f8 fb82 	bl	8000210 <memchr>
 8007b0c:	b108      	cbz	r0, 8007b12 <_printf_i+0x1e6>
 8007b0e:	1b80      	subs	r0, r0, r6
 8007b10:	6060      	str	r0, [r4, #4]
 8007b12:	6863      	ldr	r3, [r4, #4]
 8007b14:	6123      	str	r3, [r4, #16]
 8007b16:	2300      	movs	r3, #0
 8007b18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b1c:	e7aa      	b.n	8007a74 <_printf_i+0x148>
 8007b1e:	6923      	ldr	r3, [r4, #16]
 8007b20:	4632      	mov	r2, r6
 8007b22:	4649      	mov	r1, r9
 8007b24:	4640      	mov	r0, r8
 8007b26:	47d0      	blx	sl
 8007b28:	3001      	adds	r0, #1
 8007b2a:	d0ad      	beq.n	8007a88 <_printf_i+0x15c>
 8007b2c:	6823      	ldr	r3, [r4, #0]
 8007b2e:	079b      	lsls	r3, r3, #30
 8007b30:	d413      	bmi.n	8007b5a <_printf_i+0x22e>
 8007b32:	68e0      	ldr	r0, [r4, #12]
 8007b34:	9b03      	ldr	r3, [sp, #12]
 8007b36:	4298      	cmp	r0, r3
 8007b38:	bfb8      	it	lt
 8007b3a:	4618      	movlt	r0, r3
 8007b3c:	e7a6      	b.n	8007a8c <_printf_i+0x160>
 8007b3e:	2301      	movs	r3, #1
 8007b40:	4632      	mov	r2, r6
 8007b42:	4649      	mov	r1, r9
 8007b44:	4640      	mov	r0, r8
 8007b46:	47d0      	blx	sl
 8007b48:	3001      	adds	r0, #1
 8007b4a:	d09d      	beq.n	8007a88 <_printf_i+0x15c>
 8007b4c:	3501      	adds	r5, #1
 8007b4e:	68e3      	ldr	r3, [r4, #12]
 8007b50:	9903      	ldr	r1, [sp, #12]
 8007b52:	1a5b      	subs	r3, r3, r1
 8007b54:	42ab      	cmp	r3, r5
 8007b56:	dcf2      	bgt.n	8007b3e <_printf_i+0x212>
 8007b58:	e7eb      	b.n	8007b32 <_printf_i+0x206>
 8007b5a:	2500      	movs	r5, #0
 8007b5c:	f104 0619 	add.w	r6, r4, #25
 8007b60:	e7f5      	b.n	8007b4e <_printf_i+0x222>
 8007b62:	bf00      	nop
 8007b64:	0800b819 	.word	0x0800b819
 8007b68:	0800b82a 	.word	0x0800b82a

08007b6c <__sflush_r>:
 8007b6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b74:	0716      	lsls	r6, r2, #28
 8007b76:	4605      	mov	r5, r0
 8007b78:	460c      	mov	r4, r1
 8007b7a:	d454      	bmi.n	8007c26 <__sflush_r+0xba>
 8007b7c:	684b      	ldr	r3, [r1, #4]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	dc02      	bgt.n	8007b88 <__sflush_r+0x1c>
 8007b82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	dd48      	ble.n	8007c1a <__sflush_r+0xae>
 8007b88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b8a:	2e00      	cmp	r6, #0
 8007b8c:	d045      	beq.n	8007c1a <__sflush_r+0xae>
 8007b8e:	2300      	movs	r3, #0
 8007b90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b94:	682f      	ldr	r7, [r5, #0]
 8007b96:	6a21      	ldr	r1, [r4, #32]
 8007b98:	602b      	str	r3, [r5, #0]
 8007b9a:	d030      	beq.n	8007bfe <__sflush_r+0x92>
 8007b9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b9e:	89a3      	ldrh	r3, [r4, #12]
 8007ba0:	0759      	lsls	r1, r3, #29
 8007ba2:	d505      	bpl.n	8007bb0 <__sflush_r+0x44>
 8007ba4:	6863      	ldr	r3, [r4, #4]
 8007ba6:	1ad2      	subs	r2, r2, r3
 8007ba8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007baa:	b10b      	cbz	r3, 8007bb0 <__sflush_r+0x44>
 8007bac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007bae:	1ad2      	subs	r2, r2, r3
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bb4:	6a21      	ldr	r1, [r4, #32]
 8007bb6:	4628      	mov	r0, r5
 8007bb8:	47b0      	blx	r6
 8007bba:	1c43      	adds	r3, r0, #1
 8007bbc:	89a3      	ldrh	r3, [r4, #12]
 8007bbe:	d106      	bne.n	8007bce <__sflush_r+0x62>
 8007bc0:	6829      	ldr	r1, [r5, #0]
 8007bc2:	291d      	cmp	r1, #29
 8007bc4:	d82b      	bhi.n	8007c1e <__sflush_r+0xb2>
 8007bc6:	4a2a      	ldr	r2, [pc, #168]	@ (8007c70 <__sflush_r+0x104>)
 8007bc8:	410a      	asrs	r2, r1
 8007bca:	07d6      	lsls	r6, r2, #31
 8007bcc:	d427      	bmi.n	8007c1e <__sflush_r+0xb2>
 8007bce:	2200      	movs	r2, #0
 8007bd0:	6062      	str	r2, [r4, #4]
 8007bd2:	04d9      	lsls	r1, r3, #19
 8007bd4:	6922      	ldr	r2, [r4, #16]
 8007bd6:	6022      	str	r2, [r4, #0]
 8007bd8:	d504      	bpl.n	8007be4 <__sflush_r+0x78>
 8007bda:	1c42      	adds	r2, r0, #1
 8007bdc:	d101      	bne.n	8007be2 <__sflush_r+0x76>
 8007bde:	682b      	ldr	r3, [r5, #0]
 8007be0:	b903      	cbnz	r3, 8007be4 <__sflush_r+0x78>
 8007be2:	6560      	str	r0, [r4, #84]	@ 0x54
 8007be4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007be6:	602f      	str	r7, [r5, #0]
 8007be8:	b1b9      	cbz	r1, 8007c1a <__sflush_r+0xae>
 8007bea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007bee:	4299      	cmp	r1, r3
 8007bf0:	d002      	beq.n	8007bf8 <__sflush_r+0x8c>
 8007bf2:	4628      	mov	r0, r5
 8007bf4:	f7ff fb48 	bl	8007288 <_free_r>
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	6363      	str	r3, [r4, #52]	@ 0x34
 8007bfc:	e00d      	b.n	8007c1a <__sflush_r+0xae>
 8007bfe:	2301      	movs	r3, #1
 8007c00:	4628      	mov	r0, r5
 8007c02:	47b0      	blx	r6
 8007c04:	4602      	mov	r2, r0
 8007c06:	1c50      	adds	r0, r2, #1
 8007c08:	d1c9      	bne.n	8007b9e <__sflush_r+0x32>
 8007c0a:	682b      	ldr	r3, [r5, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d0c6      	beq.n	8007b9e <__sflush_r+0x32>
 8007c10:	2b1d      	cmp	r3, #29
 8007c12:	d001      	beq.n	8007c18 <__sflush_r+0xac>
 8007c14:	2b16      	cmp	r3, #22
 8007c16:	d11e      	bne.n	8007c56 <__sflush_r+0xea>
 8007c18:	602f      	str	r7, [r5, #0]
 8007c1a:	2000      	movs	r0, #0
 8007c1c:	e022      	b.n	8007c64 <__sflush_r+0xf8>
 8007c1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c22:	b21b      	sxth	r3, r3
 8007c24:	e01b      	b.n	8007c5e <__sflush_r+0xf2>
 8007c26:	690f      	ldr	r7, [r1, #16]
 8007c28:	2f00      	cmp	r7, #0
 8007c2a:	d0f6      	beq.n	8007c1a <__sflush_r+0xae>
 8007c2c:	0793      	lsls	r3, r2, #30
 8007c2e:	680e      	ldr	r6, [r1, #0]
 8007c30:	bf08      	it	eq
 8007c32:	694b      	ldreq	r3, [r1, #20]
 8007c34:	600f      	str	r7, [r1, #0]
 8007c36:	bf18      	it	ne
 8007c38:	2300      	movne	r3, #0
 8007c3a:	eba6 0807 	sub.w	r8, r6, r7
 8007c3e:	608b      	str	r3, [r1, #8]
 8007c40:	f1b8 0f00 	cmp.w	r8, #0
 8007c44:	dde9      	ble.n	8007c1a <__sflush_r+0xae>
 8007c46:	6a21      	ldr	r1, [r4, #32]
 8007c48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007c4a:	4643      	mov	r3, r8
 8007c4c:	463a      	mov	r2, r7
 8007c4e:	4628      	mov	r0, r5
 8007c50:	47b0      	blx	r6
 8007c52:	2800      	cmp	r0, #0
 8007c54:	dc08      	bgt.n	8007c68 <__sflush_r+0xfc>
 8007c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c5e:	81a3      	strh	r3, [r4, #12]
 8007c60:	f04f 30ff 	mov.w	r0, #4294967295
 8007c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c68:	4407      	add	r7, r0
 8007c6a:	eba8 0800 	sub.w	r8, r8, r0
 8007c6e:	e7e7      	b.n	8007c40 <__sflush_r+0xd4>
 8007c70:	dfbffffe 	.word	0xdfbffffe

08007c74 <_fflush_r>:
 8007c74:	b538      	push	{r3, r4, r5, lr}
 8007c76:	690b      	ldr	r3, [r1, #16]
 8007c78:	4605      	mov	r5, r0
 8007c7a:	460c      	mov	r4, r1
 8007c7c:	b913      	cbnz	r3, 8007c84 <_fflush_r+0x10>
 8007c7e:	2500      	movs	r5, #0
 8007c80:	4628      	mov	r0, r5
 8007c82:	bd38      	pop	{r3, r4, r5, pc}
 8007c84:	b118      	cbz	r0, 8007c8e <_fflush_r+0x1a>
 8007c86:	6a03      	ldr	r3, [r0, #32]
 8007c88:	b90b      	cbnz	r3, 8007c8e <_fflush_r+0x1a>
 8007c8a:	f7ff f8bd 	bl	8006e08 <__sinit>
 8007c8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d0f3      	beq.n	8007c7e <_fflush_r+0xa>
 8007c96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c98:	07d0      	lsls	r0, r2, #31
 8007c9a:	d404      	bmi.n	8007ca6 <_fflush_r+0x32>
 8007c9c:	0599      	lsls	r1, r3, #22
 8007c9e:	d402      	bmi.n	8007ca6 <_fflush_r+0x32>
 8007ca0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ca2:	f7ff fad8 	bl	8007256 <__retarget_lock_acquire_recursive>
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	4621      	mov	r1, r4
 8007caa:	f7ff ff5f 	bl	8007b6c <__sflush_r>
 8007cae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007cb0:	07da      	lsls	r2, r3, #31
 8007cb2:	4605      	mov	r5, r0
 8007cb4:	d4e4      	bmi.n	8007c80 <_fflush_r+0xc>
 8007cb6:	89a3      	ldrh	r3, [r4, #12]
 8007cb8:	059b      	lsls	r3, r3, #22
 8007cba:	d4e1      	bmi.n	8007c80 <_fflush_r+0xc>
 8007cbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cbe:	f7ff facb 	bl	8007258 <__retarget_lock_release_recursive>
 8007cc2:	e7dd      	b.n	8007c80 <_fflush_r+0xc>

08007cc4 <__swhatbuf_r>:
 8007cc4:	b570      	push	{r4, r5, r6, lr}
 8007cc6:	460c      	mov	r4, r1
 8007cc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ccc:	2900      	cmp	r1, #0
 8007cce:	b096      	sub	sp, #88	@ 0x58
 8007cd0:	4615      	mov	r5, r2
 8007cd2:	461e      	mov	r6, r3
 8007cd4:	da0d      	bge.n	8007cf2 <__swhatbuf_r+0x2e>
 8007cd6:	89a3      	ldrh	r3, [r4, #12]
 8007cd8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007cdc:	f04f 0100 	mov.w	r1, #0
 8007ce0:	bf14      	ite	ne
 8007ce2:	2340      	movne	r3, #64	@ 0x40
 8007ce4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ce8:	2000      	movs	r0, #0
 8007cea:	6031      	str	r1, [r6, #0]
 8007cec:	602b      	str	r3, [r5, #0]
 8007cee:	b016      	add	sp, #88	@ 0x58
 8007cf0:	bd70      	pop	{r4, r5, r6, pc}
 8007cf2:	466a      	mov	r2, sp
 8007cf4:	f000 f862 	bl	8007dbc <_fstat_r>
 8007cf8:	2800      	cmp	r0, #0
 8007cfa:	dbec      	blt.n	8007cd6 <__swhatbuf_r+0x12>
 8007cfc:	9901      	ldr	r1, [sp, #4]
 8007cfe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007d02:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007d06:	4259      	negs	r1, r3
 8007d08:	4159      	adcs	r1, r3
 8007d0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d0e:	e7eb      	b.n	8007ce8 <__swhatbuf_r+0x24>

08007d10 <__smakebuf_r>:
 8007d10:	898b      	ldrh	r3, [r1, #12]
 8007d12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d14:	079d      	lsls	r5, r3, #30
 8007d16:	4606      	mov	r6, r0
 8007d18:	460c      	mov	r4, r1
 8007d1a:	d507      	bpl.n	8007d2c <__smakebuf_r+0x1c>
 8007d1c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007d20:	6023      	str	r3, [r4, #0]
 8007d22:	6123      	str	r3, [r4, #16]
 8007d24:	2301      	movs	r3, #1
 8007d26:	6163      	str	r3, [r4, #20]
 8007d28:	b003      	add	sp, #12
 8007d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d2c:	ab01      	add	r3, sp, #4
 8007d2e:	466a      	mov	r2, sp
 8007d30:	f7ff ffc8 	bl	8007cc4 <__swhatbuf_r>
 8007d34:	9f00      	ldr	r7, [sp, #0]
 8007d36:	4605      	mov	r5, r0
 8007d38:	4639      	mov	r1, r7
 8007d3a:	4630      	mov	r0, r6
 8007d3c:	f7fe ff4c 	bl	8006bd8 <_malloc_r>
 8007d40:	b948      	cbnz	r0, 8007d56 <__smakebuf_r+0x46>
 8007d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d46:	059a      	lsls	r2, r3, #22
 8007d48:	d4ee      	bmi.n	8007d28 <__smakebuf_r+0x18>
 8007d4a:	f023 0303 	bic.w	r3, r3, #3
 8007d4e:	f043 0302 	orr.w	r3, r3, #2
 8007d52:	81a3      	strh	r3, [r4, #12]
 8007d54:	e7e2      	b.n	8007d1c <__smakebuf_r+0xc>
 8007d56:	89a3      	ldrh	r3, [r4, #12]
 8007d58:	6020      	str	r0, [r4, #0]
 8007d5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d5e:	81a3      	strh	r3, [r4, #12]
 8007d60:	9b01      	ldr	r3, [sp, #4]
 8007d62:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007d66:	b15b      	cbz	r3, 8007d80 <__smakebuf_r+0x70>
 8007d68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d6c:	4630      	mov	r0, r6
 8007d6e:	f000 f837 	bl	8007de0 <_isatty_r>
 8007d72:	b128      	cbz	r0, 8007d80 <__smakebuf_r+0x70>
 8007d74:	89a3      	ldrh	r3, [r4, #12]
 8007d76:	f023 0303 	bic.w	r3, r3, #3
 8007d7a:	f043 0301 	orr.w	r3, r3, #1
 8007d7e:	81a3      	strh	r3, [r4, #12]
 8007d80:	89a3      	ldrh	r3, [r4, #12]
 8007d82:	431d      	orrs	r5, r3
 8007d84:	81a5      	strh	r5, [r4, #12]
 8007d86:	e7cf      	b.n	8007d28 <__smakebuf_r+0x18>

08007d88 <memmove>:
 8007d88:	4288      	cmp	r0, r1
 8007d8a:	b510      	push	{r4, lr}
 8007d8c:	eb01 0402 	add.w	r4, r1, r2
 8007d90:	d902      	bls.n	8007d98 <memmove+0x10>
 8007d92:	4284      	cmp	r4, r0
 8007d94:	4623      	mov	r3, r4
 8007d96:	d807      	bhi.n	8007da8 <memmove+0x20>
 8007d98:	1e43      	subs	r3, r0, #1
 8007d9a:	42a1      	cmp	r1, r4
 8007d9c:	d008      	beq.n	8007db0 <memmove+0x28>
 8007d9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007da2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007da6:	e7f8      	b.n	8007d9a <memmove+0x12>
 8007da8:	4402      	add	r2, r0
 8007daa:	4601      	mov	r1, r0
 8007dac:	428a      	cmp	r2, r1
 8007dae:	d100      	bne.n	8007db2 <memmove+0x2a>
 8007db0:	bd10      	pop	{r4, pc}
 8007db2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007db6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007dba:	e7f7      	b.n	8007dac <memmove+0x24>

08007dbc <_fstat_r>:
 8007dbc:	b538      	push	{r3, r4, r5, lr}
 8007dbe:	4d07      	ldr	r5, [pc, #28]	@ (8007ddc <_fstat_r+0x20>)
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	4604      	mov	r4, r0
 8007dc4:	4608      	mov	r0, r1
 8007dc6:	4611      	mov	r1, r2
 8007dc8:	602b      	str	r3, [r5, #0]
 8007dca:	f7fa f880 	bl	8001ece <_fstat>
 8007dce:	1c43      	adds	r3, r0, #1
 8007dd0:	d102      	bne.n	8007dd8 <_fstat_r+0x1c>
 8007dd2:	682b      	ldr	r3, [r5, #0]
 8007dd4:	b103      	cbz	r3, 8007dd8 <_fstat_r+0x1c>
 8007dd6:	6023      	str	r3, [r4, #0]
 8007dd8:	bd38      	pop	{r3, r4, r5, pc}
 8007dda:	bf00      	nop
 8007ddc:	20000468 	.word	0x20000468

08007de0 <_isatty_r>:
 8007de0:	b538      	push	{r3, r4, r5, lr}
 8007de2:	4d06      	ldr	r5, [pc, #24]	@ (8007dfc <_isatty_r+0x1c>)
 8007de4:	2300      	movs	r3, #0
 8007de6:	4604      	mov	r4, r0
 8007de8:	4608      	mov	r0, r1
 8007dea:	602b      	str	r3, [r5, #0]
 8007dec:	f7fa f87f 	bl	8001eee <_isatty>
 8007df0:	1c43      	adds	r3, r0, #1
 8007df2:	d102      	bne.n	8007dfa <_isatty_r+0x1a>
 8007df4:	682b      	ldr	r3, [r5, #0]
 8007df6:	b103      	cbz	r3, 8007dfa <_isatty_r+0x1a>
 8007df8:	6023      	str	r3, [r4, #0]
 8007dfa:	bd38      	pop	{r3, r4, r5, pc}
 8007dfc:	20000468 	.word	0x20000468

08007e00 <_realloc_r>:
 8007e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e04:	4680      	mov	r8, r0
 8007e06:	4615      	mov	r5, r2
 8007e08:	460c      	mov	r4, r1
 8007e0a:	b921      	cbnz	r1, 8007e16 <_realloc_r+0x16>
 8007e0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e10:	4611      	mov	r1, r2
 8007e12:	f7fe bee1 	b.w	8006bd8 <_malloc_r>
 8007e16:	b92a      	cbnz	r2, 8007e24 <_realloc_r+0x24>
 8007e18:	f7ff fa36 	bl	8007288 <_free_r>
 8007e1c:	2400      	movs	r4, #0
 8007e1e:	4620      	mov	r0, r4
 8007e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e24:	f000 f81a 	bl	8007e5c <_malloc_usable_size_r>
 8007e28:	4285      	cmp	r5, r0
 8007e2a:	4606      	mov	r6, r0
 8007e2c:	d802      	bhi.n	8007e34 <_realloc_r+0x34>
 8007e2e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007e32:	d8f4      	bhi.n	8007e1e <_realloc_r+0x1e>
 8007e34:	4629      	mov	r1, r5
 8007e36:	4640      	mov	r0, r8
 8007e38:	f7fe fece 	bl	8006bd8 <_malloc_r>
 8007e3c:	4607      	mov	r7, r0
 8007e3e:	2800      	cmp	r0, #0
 8007e40:	d0ec      	beq.n	8007e1c <_realloc_r+0x1c>
 8007e42:	42b5      	cmp	r5, r6
 8007e44:	462a      	mov	r2, r5
 8007e46:	4621      	mov	r1, r4
 8007e48:	bf28      	it	cs
 8007e4a:	4632      	movcs	r2, r6
 8007e4c:	f7ff fa0d 	bl	800726a <memcpy>
 8007e50:	4621      	mov	r1, r4
 8007e52:	4640      	mov	r0, r8
 8007e54:	f7ff fa18 	bl	8007288 <_free_r>
 8007e58:	463c      	mov	r4, r7
 8007e5a:	e7e0      	b.n	8007e1e <_realloc_r+0x1e>

08007e5c <_malloc_usable_size_r>:
 8007e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e60:	1f18      	subs	r0, r3, #4
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	bfbc      	itt	lt
 8007e66:	580b      	ldrlt	r3, [r1, r0]
 8007e68:	18c0      	addlt	r0, r0, r3
 8007e6a:	4770      	bx	lr

08007e6c <_init>:
 8007e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6e:	bf00      	nop
 8007e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e72:	bc08      	pop	{r3}
 8007e74:	469e      	mov	lr, r3
 8007e76:	4770      	bx	lr

08007e78 <_fini>:
 8007e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e7a:	bf00      	nop
 8007e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e7e:	bc08      	pop	{r3}
 8007e80:	469e      	mov	lr, r3
 8007e82:	4770      	bx	lr
