# Verilog Learn Project

*author: 单精度非激动兔兔*

*environment: Vivado 2024.1*